Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 10 18:25:56 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 108 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 368 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.269        0.000                      0                21488        0.028        0.000                      0                21488        1.178        0.000                       0                  8384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0        {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1        {0.000 8.333}        16.667          60.000          
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk  {0.000 1.667}        3.333           300.000         
  clk_out2_linebuffer_test_clk_wiz_0_1        {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1        {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1      {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1_1      {0.000 8.333}        16.667          60.000          
  clk_out2_linebuffer_test_clk_wiz_0_1_1      {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1_1      {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0_1      {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0             34.945        0.000                      0                  179        0.152        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1             10.247        0.000                      0                  449        0.233        0.000                      0                  449        7.833        0.000                       0                   216  
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.666        0.000                       0                     8  
  clk_out2_linebuffer_test_clk_wiz_0_1                                                                                                                                                          1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1              0.910        0.000                      0                   97        0.221        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                         12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1                                                                                                                                                         37.845        0.000                       0                     3  
clk_fpga_0                                          0.269        0.000                      0                20319        0.028        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0_1           34.947        0.000                      0                  179        0.152        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1_1           10.253        0.000                      0                  449        0.233        0.000                      0                  449        7.833        0.000                       0                   216  
  clk_out2_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                        1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1_1            0.912        0.000                      0                   97        0.221        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                       12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         34.945        0.000                      0                  179        0.036        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1_1  clk_out1_linebuffer_test_clk_wiz_0_1         10.247        0.000                      0                  449        0.056        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1_1  clk_out3_linebuffer_test_clk_wiz_0_1          0.910        0.000                      0                   97        0.079        0.000                      0                   97  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       34.945        0.000                      0                  179        0.036        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1    clk_out1_linebuffer_test_clk_wiz_0_1_1       10.247        0.000                      0                  449        0.056        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1    clk_out3_linebuffer_test_clk_wiz_0_1_1        0.910        0.000                      0                   97        0.079        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.276        0.000                      0                  444        0.201        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             35.016ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.269ns (21.198%)  route 4.717ns (78.802%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.878     2.812    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     2.936 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          0.724     3.660    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.384    39.315    
                         clock uncertainty           -0.115    39.199    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    38.675    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 35.016    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.297    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.211    -0.471    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.022    -0.449    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.244    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.051    -0.193 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.211    -0.471    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107    -0.364    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.232    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059    -0.410    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.047    -0.437    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.048    -0.153 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.192ns (57.586%)  route 0.141ns (42.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.202    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.051    -0.151 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.107    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.335 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.090    -0.245    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.098    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.012    -0.457    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.156 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091    -0.379    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.236    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.023    -0.461    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X37Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.126ns (18.304%)  route 5.026ns (81.696%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.729     5.136    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.260 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.126ns (18.488%)  route 4.964ns (81.512%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.668     5.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.199 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 10.308    

Slack (MET) :             10.617ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.122ns (19.424%)  route 4.654ns (80.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.692     4.761    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.885 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.885    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[3]
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029    15.502    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 10.617    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.122ns (19.483%)  route 4.637ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.674     4.743    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.867 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.867    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.031    15.504    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.122ns (19.623%)  route 4.596ns (80.377%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.633     4.702    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.826 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.826    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[1]
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.766ns (13.294%)  route 4.996ns (86.706%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.335     3.961    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.085 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1/O
                         net (fo=1, routed)           0.661     4.746    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.870 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.870    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.081    15.557    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.126ns (20.123%)  route 4.470ns (79.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.173     4.580    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.002ns (17.915%)  route 4.591ns (82.085%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.598     4.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.332     4.701 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.701    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.766ns (13.682%)  route 4.833ns (86.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.153     3.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1/O
                         net (fo=1, routed)           0.680     4.583    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.707 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    15.553    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.709ns (31.787%)  route 3.667ns (68.213%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.736    -0.839    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.720     1.300    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.324     1.624 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19/O
                         net (fo=1, routed)           0.834     2.458    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.784 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16/O
                         net (fo=2, routed)           0.815     3.599    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.723 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1/O
                         net (fo=1, routed)           0.000     3.723    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1_n_0
    SLICE_X35Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     4.239    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.299     4.538 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.538    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.486    15.123    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.569    15.692    
                         clock uncertainty           -0.178    15.514    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 11.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120    -0.405    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.458%)  route 0.209ns (52.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT4 (Prop_lut4_I3_O)        0.048    -0.146 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.131    -0.396    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.321    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                         clock pessimism              0.245    -0.570    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.465    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.556%)  route 0.197ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.197    -0.206    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092    -0.414    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.540%)  route 0.205ns (52.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.205    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120    -0.407    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/Q
                         net (fo=1, routed)           0.109    -0.319    linebuffer_test_i/o_buf_controller/inst/addr[14]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.245    -0.570    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.465    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.121    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.182    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092    -0.433    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.105%)  route 0.144ns (36.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.253    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.280    -0.507    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.416    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.387%)  route 0.175ns (45.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.175    -0.205    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.160 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.855    -0.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.244    -0.545    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121    -0.424    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk
  To Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         linebuffer_test_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y98  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y97  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y96  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y95  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y74  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y73  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y92  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y91  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.344ns (34.290%)  route 2.576ns (65.710%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.565     2.002    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.126    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X41Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.343 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.430     2.773    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.299     3.072 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.072    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.095    
                         clock uncertainty           -0.142     3.953    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.344ns (35.360%)  route 2.457ns (64.640%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.442     1.880    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.004 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=1, routed)           0.000     2.004    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     2.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.433     2.654    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.299     2.953 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.953    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031     3.983    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.051    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.442    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.457    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.578    -0.552    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.195    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.260    -0.537    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.416    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.518    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.414    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[2]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.246    -0.551    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.107    -0.444    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.172    -0.211    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.066    -0.468    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y81         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.120    -0.416    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.277ns (63.794%)  route 0.157ns (36.206%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.157    -0.264    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y69         MUXF7 (Prop_muxf7_S_O)       0.149    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.846    -0.798    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.280    -0.518    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134    -0.384    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.974%)  route 0.194ns (51.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.194    -0.214    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.169 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.169    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism              0.260    -0.533    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.441    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.164ns (32.888%)  route 6.457ns (67.112%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.675     2.983    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X35Y2          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.419     3.402 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.883     4.285    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X34Y2          LUT3 (Prop_lut3_I0_O)        0.299     4.584 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.584    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.117 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.825     5.943    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X36Y2          LUT5 (Prop_lut5_I3_O)        0.124     6.067 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.444     6.511    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.635 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.305     6.939    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.124     7.063 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.369     7.432    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X37Y3          LUT5 (Prop_lut5_I3_O)        0.124     7.556 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.338     7.894    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_42
    SLICE_X36Y3          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     8.509 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           0.960     9.469    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X38Y5          LUT3 (Prop_lut3_I0_O)        0.306     9.775 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.681    10.455    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.579 f  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.646    11.226    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X39Y5          LUT6 (Prop_lut6_I1_O)        0.124    11.350 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.573    11.923    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I2_O)        0.124    12.047 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    12.480    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I3_O)        0.124    12.604 r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.604    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.575    12.767    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y5          FDRE                                         r  linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.029    12.873    linebuffer_test_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.583ns (17.353%)  route 7.540ns (82.647%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.632    12.101    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X13Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y22         FDRE (Setup_fdre_C_CE)      -0.205    12.456    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[49]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.583ns (17.353%)  route 7.540ns (82.647%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.632    12.101    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    12.492    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[48]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.583ns (17.353%)  route 7.540ns (82.647%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.632    12.101    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    12.492    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[50]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.583ns (17.353%)  route 7.540ns (82.647%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.632    12.101    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    12.492    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[51]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.583ns (17.353%)  route 7.540ns (82.647%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.632    12.101    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.493    12.685    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y22         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y22         FDRE (Setup_fdre_C_CE)      -0.169    12.492    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[55]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -12.101    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.583ns (17.548%)  route 7.438ns (82.452%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.531    11.999    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.486    12.678    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]/C
                         clock pessimism              0.130    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X15Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.449    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[52]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.583ns (17.548%)  route 7.438ns (82.452%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.531    11.999    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.486    12.678    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]/C
                         clock pessimism              0.130    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X15Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.449    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[53]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.583ns (17.548%)  route 7.438ns (82.452%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.900    10.294    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X13Y25         LUT4 (Prop_lut4_I3_O)        0.124    10.418 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_3/O
                         net (fo=9, routed)           0.927    11.344    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.124    11.468 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1/O
                         net (fo=8, routed)           0.531    11.999    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.486    12.678    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X15Y23         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]/C
                         clock pessimism              0.130    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X15Y23         FDRE (Setup_fdre_C_CE)      -0.205    12.449    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[54]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.583ns (18.485%)  route 6.981ns (81.515%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.670     2.978    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X27Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.419     3.397 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]/Q
                         net (fo=1, routed)           0.974     4.371    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]
    SLICE_X29Y35         LUT4 (Prop_lut4_I0_O)        0.296     4.667 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.778     5.445    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.569 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           1.106     6.675    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.799 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.861     7.660    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X18Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.784 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.727     8.512    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.636 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.634     9.270    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X12Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.394 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.459     9.853    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.977 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.471    10.448    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y28         LUT4 (Prop_lut4_I0_O)        0.124    10.572 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          0.969    11.542    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X12Y24         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X12Y24         FDRE (Setup_fdre_C_R)       -0.524    12.134    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[48]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  0.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.597%)  route 0.224ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X23Y14         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[11]/Q
                         net (fo=3, routed)           0.224     1.262    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[10]
    SLICE_X21Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X21Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.070     1.234    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.252ns (61.570%)  route 0.157ns (38.430%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X25Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]/Q
                         net (fo=2, routed)           0.157     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2[10]
    SLICE_X22Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.243 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[11]_i_3/O
                         net (fo=1, routed)           0.000     1.243    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3[11]_i_3_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.309 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.309    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_im2[10]
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.105     1.275    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_predict_addr_lsh_ireg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.350%)  route 0.227ns (61.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.556     0.897    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y13         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=5, routed)           0.227     1.264    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[3]
    SLICE_X21Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X21Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.066     1.230    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.435%)  route 0.174ns (57.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i_reg_0
    SLICE_X22Y9          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[26]/Q
                         net (fo=2, routed)           0.174     1.201    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/Q[26]
    SLICE_X20Y9          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_ready_i_reg
    SLICE_X20Y9          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[26]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y9          FDRE (Hold_fdre_C_D)        -0.002     1.163    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.307%)  route 0.198ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y38         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.198     1.224    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_payload_i_reg[57][8]
    SLICE_X21Y35         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.825     1.195    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X21Y35         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.022     1.183    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.231%)  route 0.175ns (57.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[3]/Q
                         net (fo=2, routed)           0.175     1.203    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][27]
    SLICE_X22Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)        -0.006     1.158    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.211%)  route 0.175ns (57.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[2]/Q
                         net (fo=2, routed)           0.175     1.203    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][26]
    SLICE_X22Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)        -0.007     1.157    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.066%)  route 0.176ns (57.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X21Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[6]/Q
                         net (fo=2, routed)           0.176     1.204    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][30]
    SLICE_X22Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)        -0.006     1.158    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.939%)  route 0.161ns (52.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.552     0.893    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X20Y19         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y19         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[22]/Q
                         net (fo=1, routed)           0.161     1.201    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[22]
    SLICE_X22Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X22Y18         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y18         FDRE (Hold_fdre_C_D)        -0.006     1.149    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.297%)  route 0.198ns (60.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y52         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]/Q
                         net (fo=2, routed)           0.198     1.225    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[38]
    SLICE_X20Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_aclk
    SLICE_X20Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[13]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.006     1.172    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y19   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17   linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y38  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X28Y38  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.995    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.995    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.995    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             34.947ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.995    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.995    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.947    

Slack (MET) :             35.018ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.269ns (21.198%)  route 4.717ns (78.802%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.878     2.812    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     2.936 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          0.724     3.660    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.384    39.315    
                         clock uncertainty           -0.114    39.201    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    38.677    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 35.018    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.960    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.960    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.960    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.960    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.069    

Slack (MET) :             35.069ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.960    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.297    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.211    -0.471    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.022    -0.449    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.244    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.051    -0.193 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.211    -0.471    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107    -0.364    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.232    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059    -0.410    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.047    -0.437    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.048    -0.153 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.192ns (57.586%)  route 0.141ns (42.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.202    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.051    -0.151 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
                         clock pessimism             -0.208    -0.470    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.107    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.335 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.090    -0.245    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.098    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.363    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.208    -0.469    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.012    -0.457    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.156 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.211    -0.470    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091    -0.379    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.236    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.023    -0.461    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X37Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X38Y46    linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y46    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X42Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X43Y47    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.126ns (18.304%)  route 5.026ns (81.696%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.729     5.136    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.260 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.513    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 10.253    

Slack (MET) :             10.314ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.126ns (18.488%)  route 4.964ns (81.512%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.668     5.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.199 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.513    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.513    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.122ns (19.424%)  route 4.654ns (80.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.692     4.761    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.885 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.885    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[3]
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.172    15.479    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029    15.508    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.508    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.643ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.122ns (19.483%)  route 4.637ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.674     4.743    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.867 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.867    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.172    15.479    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.031    15.510    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.510    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 10.643    

Slack (MET) :             10.683ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.122ns (19.623%)  route 4.596ns (80.377%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.633     4.702    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.826 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.826    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[1]
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.172    15.480    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    15.509    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.509    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 10.683    

Slack (MET) :             10.693ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.766ns (13.294%)  route 4.996ns (86.706%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.335     3.961    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.085 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1/O
                         net (fo=1, routed)           0.661     4.746    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.870 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.870    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.081    15.563    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 10.693    

Slack (MET) :             10.807ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.126ns (20.123%)  route 4.470ns (79.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.173     4.580    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 10.807    

Slack (MET) :             10.810ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.002ns (17.915%)  route 4.591ns (82.085%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.598     4.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.332     4.701 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.701    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 10.810    

Slack (MET) :             10.852ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.766ns (13.682%)  route 4.833ns (86.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.153     3.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1/O
                         net (fo=1, routed)           0.680     4.583    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.707 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    15.559    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 10.852    

Slack (MET) :             11.012ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.709ns (31.787%)  route 3.667ns (68.213%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.736    -0.839    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.720     1.300    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.324     1.624 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19/O
                         net (fo=1, routed)           0.834     2.458    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.784 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16/O
                         net (fo=2, routed)           0.815     3.599    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.723 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1/O
                         net (fo=1, routed)           0.000     3.723    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1_n_0
    SLICE_X35Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     4.239    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.299     4.538 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.538    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.486    15.123    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.569    15.692    
                         clock uncertainty           -0.172    15.520    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.549    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.549    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 11.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120    -0.405    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.458%)  route 0.209ns (52.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT4 (Prop_lut4_I3_O)        0.048    -0.146 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.131    -0.396    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.321    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                         clock pessimism              0.245    -0.570    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.465    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.556%)  route 0.197ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.197    -0.206    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092    -0.414    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.540%)  route 0.205ns (52.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.205    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120    -0.407    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/Q
                         net (fo=1, routed)           0.109    -0.319    linebuffer_test_i/o_buf_controller/inst/addr[14]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.245    -0.570    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.465    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.260    -0.527    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.121    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.182    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.525    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092    -0.433    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.105%)  route 0.144ns (36.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.253    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.280    -0.507    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.416    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.387%)  route 0.175ns (45.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.175    -0.205    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.160 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.855    -0.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.244    -0.545    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121    -0.424    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y5      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X43Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X37Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.344ns (34.290%)  route 2.576ns (65.710%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.565     2.002    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.126    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X41Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.343 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.430     2.773    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.299     3.072 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.072    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.095    
                         clock uncertainty           -0.141     3.955    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029     3.984    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.344ns (35.360%)  route 2.457ns (64.640%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.442     1.880    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.004 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=1, routed)           0.000     2.004    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     2.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.433     2.654    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.299     2.953 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.953    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031     3.985    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.746    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.746    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.746    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.746    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.746    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.782    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.782    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.782    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.141     3.951    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.782    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.782    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.051    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.442    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism              0.246    -0.549    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.457    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.578    -0.552    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.195    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.260    -0.537    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.416    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.518    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.414    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[2]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.246    -0.551    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.107    -0.444    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.172    -0.211    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.066    -0.468    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y81         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.120    -0.416    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.277ns (63.794%)  route 0.157ns (36.206%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.157    -0.264    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y69         MUXF7 (Prop_muxf7_S_O)       0.149    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.846    -0.798    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.280    -0.518    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134    -0.384    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.974%)  route 0.194ns (51.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.194    -0.214    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.169 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.169    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism              0.260    -0.533    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.441    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X38Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y67     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y81     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             35.016ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.269ns (21.198%)  route 4.717ns (78.802%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.878     2.812    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     2.936 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          0.724     3.660    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.384    39.315    
                         clock uncertainty           -0.115    39.199    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    38.675    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 35.016    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.297    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.211    -0.471    
                         clock uncertainty            0.115    -0.355    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.022    -0.333    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.244    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.051    -0.193 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.211    -0.471    
                         clock uncertainty            0.115    -0.355    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107    -0.248    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.232    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059    -0.294    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.047    -0.321    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.048    -0.153 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.192ns (57.586%)  route 0.141ns (42.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.202    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.051    -0.151 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.107    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.335 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.090    -0.245    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.098    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.012    -0.341    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.156 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091    -0.263    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.236    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.023    -0.345    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.126ns (18.304%)  route 5.026ns (81.696%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.729     5.136    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.260 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.126ns (18.488%)  route 4.964ns (81.512%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.668     5.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.199 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 10.308    

Slack (MET) :             10.617ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.122ns (19.424%)  route 4.654ns (80.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.692     4.761    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.885 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.885    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[3]
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029    15.502    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 10.617    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.122ns (19.483%)  route 4.637ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.674     4.743    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.867 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.867    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.031    15.504    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.122ns (19.623%)  route 4.596ns (80.377%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.633     4.702    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.826 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.826    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[1]
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.766ns (13.294%)  route 4.996ns (86.706%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.335     3.961    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.085 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1/O
                         net (fo=1, routed)           0.661     4.746    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.870 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.870    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.081    15.557    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.126ns (20.123%)  route 4.470ns (79.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.173     4.580    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.002ns (17.915%)  route 4.591ns (82.085%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.598     4.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.332     4.701 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.701    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.766ns (13.682%)  route 4.833ns (86.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.153     3.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1/O
                         net (fo=1, routed)           0.680     4.583    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.707 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    15.553    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.709ns (31.787%)  route 3.667ns (68.213%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.736    -0.839    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.720     1.300    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.324     1.624 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19/O
                         net (fo=1, routed)           0.834     2.458    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.784 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16/O
                         net (fo=2, routed)           0.815     3.599    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.723 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1/O
                         net (fo=1, routed)           0.000     3.723    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1_n_0
    SLICE_X35Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     4.239    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.299     4.538 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.538    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.486    15.123    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.569    15.692    
                         clock uncertainty           -0.178    15.514    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 11.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120    -0.227    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.458%)  route 0.209ns (52.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT4 (Prop_lut4_I3_O)        0.048    -0.146 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.131    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.321    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                         clock pessimism              0.245    -0.570    
                         clock uncertainty            0.178    -0.392    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.556%)  route 0.197ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.197    -0.206    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092    -0.236    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.540%)  route 0.205ns (52.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.205    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/Q
                         net (fo=1, routed)           0.109    -0.319    linebuffer_test_i/o_buf_controller/inst/addr[14]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.245    -0.570    
                         clock uncertainty            0.178    -0.392    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.121    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.182    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092    -0.255    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.105%)  route 0.144ns (36.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.253    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.280    -0.507    
                         clock uncertainty            0.178    -0.329    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.238    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.387%)  route 0.175ns (45.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.175    -0.205    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.160 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.855    -0.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.244    -0.545    
                         clock uncertainty            0.178    -0.367    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.344ns (34.290%)  route 2.576ns (65.710%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.565     2.002    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.126    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X41Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.343 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.430     2.773    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.299     3.072 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.072    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.095    
                         clock uncertainty           -0.142     3.953    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.344ns (35.360%)  route 2.457ns (64.640%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.442     1.880    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.004 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=1, routed)           0.000     2.004    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     2.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.433     2.654    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.299     2.953 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.953    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031     3.983    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.051    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.299    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.314    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.578    -0.552    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.195    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.260    -0.537    
                         clock uncertainty            0.142    -0.394    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.273    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.375    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.271    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[2]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.246    -0.551    
                         clock uncertainty            0.142    -0.408    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.107    -0.301    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.172    -0.211    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.066    -0.325    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y81         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.120    -0.273    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.277ns (63.794%)  route 0.157ns (36.206%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.157    -0.264    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y69         MUXF7 (Prop_muxf7_S_O)       0.149    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.846    -0.798    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.280    -0.518    
                         clock uncertainty            0.142    -0.375    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134    -0.241    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.974%)  route 0.194ns (51.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.194    -0.214    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.169 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.169    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.298    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             34.945ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.269ns (19.905%)  route 5.106ns (80.095%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.179     4.049    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X42Y46         FDRE (Setup_fdre_C_CE)      -0.169    38.993    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.993    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                 34.945    

Slack (MET) :             35.016ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 1.269ns (21.198%)  route 4.717ns (78.802%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.878     2.812    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I2_O)        0.124     2.936 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          0.724     3.660    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.384    39.315    
                         clock uncertainty           -0.115    39.199    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    38.675    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 35.016    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    

Slack (MET) :             35.067ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.269ns (20.408%)  route 4.949ns (79.592%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.478    -1.849 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[2]/Q
                         net (fo=3, routed)           0.688    -1.161    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.295    -0.866 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.607    -0.259    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124    -0.135 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.282     0.147    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I2_O)        0.124     0.271 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          1.538     1.810    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X41Y49         LUT6 (Prop_lut6_I2_O)        0.124     1.934 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.812     2.746    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.870 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          1.022     3.892    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.958    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[31]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -3.892    
  -------------------------------------------------------------------
                         slack                                 35.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.059    -0.297    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.211    -0.471    
                         clock uncertainty            0.115    -0.355    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.022    -0.333    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[26]/Q
                         net (fo=1, routed)           0.099    -0.244    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[26]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.051    -0.193 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[27]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]/C
                         clock pessimism             -0.211    -0.471    
                         clock uncertainty            0.115    -0.355    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.107    -0.248    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.232    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.059    -0.294    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[23]/Q
                         net (fo=1, routed)           0.104    -0.239    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[23]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.047    -0.321    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.259%)  route 0.141ns (42.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT5 (Prop_lut5_I3_O)        0.048    -0.153 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[4]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.107    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.192ns (57.586%)  route 0.141ns (42.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.202    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.051    -0.151 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]/C
                         clock pessimism             -0.208    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.107    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.158%)  route 0.090ns (26.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.335 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[9]/Q
                         net (fo=1, routed)           0.090    -0.245    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[9]
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.098    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[10]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.247    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.639%)  route 0.120ns (48.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.208    -0.469    
                         clock uncertainty            0.115    -0.353    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.012    -0.341    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[1]/Q
                         net (fo=9, routed)           0.141    -0.201    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[1]
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.156 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[3]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                         clock pessimism             -0.211    -0.470    
                         clock uncertainty            0.115    -0.354    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091    -0.263    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.120    -0.236    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y46         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.023    -0.345    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.247ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.126ns (18.304%)  route 5.026ns (81.696%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.729     5.136    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.260 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.260    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 10.247    

Slack (MET) :             10.308ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.126ns (18.488%)  route 4.964ns (81.512%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.668     5.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.199 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     5.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    15.507    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                 10.308    

Slack (MET) :             10.617ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.122ns (19.424%)  route 4.654ns (80.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.692     4.761    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.885 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     4.885    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[3]
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)        0.029    15.502    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.502    
                         arrival time                          -4.885    
  -------------------------------------------------------------------
                         slack                                 10.617    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 1.122ns (19.483%)  route 4.637ns (80.517%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 15.196 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.674     4.743    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.867 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     4.867    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[2]
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.559    15.196    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y88         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.651    
                         clock uncertainty           -0.178    15.473    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)        0.031    15.504    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.504    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.677ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 1.122ns (19.623%)  route 4.596ns (80.377%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 15.197 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[3]/Q
                         net (fo=18, routed)          3.274     2.900    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X36Y88         LUT3 (Prop_lut3_I1_O)        0.153     3.053 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2/O
                         net (fo=2, routed)           0.688     3.742    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[0]_i_2_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.327     4.069 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2/O
                         net (fo=3, routed)           0.633     4.702    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_2_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.124     4.826 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.826    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in5_out[1]
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.560    15.197    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.652    
                         clock uncertainty           -0.178    15.474    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.029    15.503    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.503    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                 10.677    

Slack (MET) :             10.686ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.766ns (13.294%)  route 4.996ns (86.706%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.335     3.961    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.124     4.085 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1/O
                         net (fo=1, routed)           0.661     4.746    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_4__1_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I5_O)        0.124     4.870 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.870    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.081    15.557    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 10.686    

Slack (MET) :             10.801ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.126ns (20.123%)  route 4.470ns (79.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.304     4.075    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     4.407 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.173     4.580    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.704 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.704    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.803ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 1.002ns (17.915%)  route 4.591ns (82.085%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.993     3.619    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.771 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.598     4.369    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.332     4.701 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.701    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.701    
  -------------------------------------------------------------------
                         slack                                 10.803    

Slack (MET) :             10.846ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.766ns (13.682%)  route 4.833ns (86.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.683    -0.892    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X6Y42          FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          4.153     3.779    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X38Y94         LUT6 (Prop_lut6_I3_O)        0.124     3.903 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1/O
                         net (fo=1, routed)           0.680     4.583    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_2__1_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.124     4.707 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.707    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X38Y94         FDRE (Setup_fdre_C_D)        0.077    15.553    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 1.709ns (31.787%)  route 3.667ns (68.213%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 15.123 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.736    -0.839    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y90         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.420 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/Q
                         net (fo=17, routed)          1.720     1.300    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[0]
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.324     1.624 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19/O
                         net (fo=1, routed)           0.834     2.458    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_19_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.326     2.784 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16/O
                         net (fo=2, routed)           0.815     3.599    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_16_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124     3.723 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1/O
                         net (fo=1, routed)           0.000     3.723    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_7__1_n_0
    SLICE_X35Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     3.940 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2/O
                         net (fo=1, routed)           0.299     4.239    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.299     4.538 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000     4.538    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_2[3]
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.486    15.123    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.569    15.692    
                         clock uncertainty           -0.178    15.514    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.543    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                 11.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.350%)  route 0.183ns (49.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120    -0.227    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.189ns (47.458%)  route 0.209ns (52.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT4 (Prop_lut4_I3_O)        0.048    -0.146 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.131    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/Q
                         net (fo=1, routed)           0.108    -0.321    linebuffer_test_i/o_buf_controller/inst/addr[15]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.213 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_4
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]/C
                         clock pessimism              0.245    -0.570    
                         clock uncertainty            0.178    -0.392    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.556%)  route 0.197ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/Q
                         net (fo=13, routed)          0.197    -0.206    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in2_in
    SLICE_X40Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y96         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.092    -0.236    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.540%)  route 0.205ns (52.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.205    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[5]
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120    -0.229    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.560    -0.570    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/Q
                         net (fo=1, routed)           0.109    -0.319    linebuffer_test_i/o_buf_controller/inst/addr[14]
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.208 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.208    linebuffer_test_i/o_buf_controller/inst/addr_reg[17]_i_1_n_5
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.829    -0.815    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y50         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[16]/C
                         clock pessimism              0.245    -0.570    
                         clock uncertainty            0.178    -0.392    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/o_buf_controller/inst/addr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.059%)  route 0.209ns (52.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y89         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.209    -0.194    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.149 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y91         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.260    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X42Y91         FDSE (Hold_fdse_C_D)         0.121    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.520%)  route 0.182ns (49.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.589    -0.541    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.182    -0.218    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.173 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.173    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[7]_i_1__0_n_0
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.859    -0.785    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.092    -0.255    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.105%)  route 0.144ns (36.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.144    -0.253    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.155 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[1]
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.280    -0.507    
                         clock uncertainty            0.178    -0.329    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091    -0.238    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.387%)  route 0.175ns (45.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.585    -0.545    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=5, routed)           0.175    -0.205    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X38Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.160 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1_n_0
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.855    -0.789    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y91         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.244    -0.545    
                         clock uncertainty            0.178    -0.367    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)         0.121    -0.246    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.344ns (34.290%)  route 2.576ns (65.710%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.565     2.002    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.126 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.126    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X41Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.343 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.430     2.773    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I2_O)        0.299     3.072 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.072    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.556     3.527    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.095    
                         clock uncertainty           -0.142     3.953    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029     3.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.982    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.344ns (35.360%)  route 2.457ns (64.640%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.727    -0.848    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/Q
                         net (fo=4, routed)           1.127     0.735    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     0.859 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.454     1.313    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X37Y68         LUT3 (Prop_lut3_I1_O)        0.124     1.437 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.442     1.880    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.004 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4/O
                         net (fo=1, routed)           0.000     2.004    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_4_n_0
    SLICE_X41Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     2.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.433     2.654    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]_i_2_n_0
    SLICE_X41Y67         LUT6 (Prop_lut6_I0_O)        0.299     2.953 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.953    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X41Y67         FDRE (Setup_fdre_C_D)        0.031     3.983    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.983    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.090ns (30.886%)  route 2.439ns (69.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.568     2.686    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X39Y68         FDRE (Setup_fdre_C_CE)      -0.205     3.744    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.744    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.090ns (32.636%)  route 2.250ns (67.364%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.732    -0.843    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.424 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.634     0.210    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X40Y67         LUT2 (Prop_lut2_I0_O)        0.299     0.509 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.171     0.680    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I5_O)        0.124     0.804 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.444     1.248    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I3_O)        0.124     1.372 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.622     1.994    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.379     2.497    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.552     3.523    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.091    
                         clock uncertainty           -0.142     3.949    
    SLICE_X38Y68         FDRE (Setup_fdre_C_CE)      -0.169     3.780    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.780    
                         arrival time                          -2.497    
  -------------------------------------------------------------------
                         slack                                  1.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.192ns (58.506%)  route 0.136ns (41.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT5 (Prop_lut5_I4_O)        0.051    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.107    -0.299    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=2, routed)           0.136    -0.272    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_End
    SLICE_X41Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism              0.246    -0.549    
                         clock uncertainty            0.142    -0.406    
    SLICE_X41Y68         FDRE (Hold_fdre_C_D)         0.092    -0.314    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.797%)  route 0.195ns (51.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.578    -0.552    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.195    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X38Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.260    -0.537    
                         clock uncertainty            0.142    -0.394    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.121    -0.273    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.375    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.271    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.579    -0.551    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.180    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[2]
    SLICE_X39Y68         LUT3 (Prop_lut3_I0_O)        0.042    -0.187 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.847    -0.797    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.246    -0.551    
                         clock uncertainty            0.142    -0.408    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.107    -0.301    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.755%)  route 0.172ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.172    -0.211    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X41Y67         FDRE (Hold_fdre_C_D)         0.066    -0.325    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y81         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y81         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.848    -0.796    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y80         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.536    
                         clock uncertainty            0.142    -0.393    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.120    -0.273    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.277ns (63.794%)  route 0.157ns (36.206%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.157    -0.264    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y69         MUXF7 (Prop_muxf7_S_O)       0.149    -0.115 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.846    -0.798    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y69         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.280    -0.518    
                         clock uncertainty            0.142    -0.375    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.134    -0.241    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.974%)  route 0.194ns (51.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y68         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.194    -0.214    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X40Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.169 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1/O
                         net (fo=1, routed)           0.000    -0.169    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_i_1_n_0
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)         0.092    -0.298    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/rd_wrn_reg
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.580ns (8.315%)  route 6.395ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.169    10.025    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y0          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y0          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X12Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.301    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.580ns (8.315%)  route 6.395ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.169    10.025    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X12Y0          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y0          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X12Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.343    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.874     9.730    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y3          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X11Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    12.302    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.580ns (8.682%)  route 6.100ns (91.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.874     9.730    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y3          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y3          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X11Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    12.302    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.580ns (9.567%)  route 5.483ns (90.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.256     9.113    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y16         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.494    12.686    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X15Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    12.289    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 0.580ns (9.567%)  route 5.483ns (90.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.256     9.113    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X15Y16         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.494    12.686    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X15Y16         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X15Y16         FDPE (Recov_fdpe_C_PRE)     -0.359    12.289    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.289    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.580ns (9.778%)  route 5.352ns (90.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.125     8.982    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X10Y15         FDPE (Recov_fdpe_C_PRE)     -0.361    12.294    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.580ns (9.778%)  route 5.352ns (90.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.125     8.982    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y15         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.501    12.693    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y15         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X10Y15         FDPE (Recov_fdpe_C_PRE)     -0.319    12.336    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.580ns (9.936%)  route 5.257ns (90.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.031     8.887    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.545    12.737    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.361    12.338    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.493ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.580ns (9.936%)  route 5.257ns (90.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.742     3.050    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y52         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     3.506 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.227     7.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y15          LUT1 (Prop_lut1_I0_O)        0.124     7.857 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.031     8.887    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y9           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.545    12.737    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y9           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y9           FDPE (Recov_fdpe_C_PRE)     -0.319    12.380    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.362%)  route 0.232ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.232     1.288    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X20Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.818     1.188    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X20Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.251%)  route 0.234ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.234     1.289    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.155    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.251%)  route 0.234ns (58.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.551     0.892    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y20         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.056 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.234     1.289    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X18Y21         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.819     1.189    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X18Y21         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.155    
    SLICE_X18Y21         FDCE (Remov_fdce_C_CLR)     -0.092     1.063    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.931%)  route 0.280ns (63.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.550     0.891    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y22         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22         FDPE (Prop_fdpe_C_Q)         0.164     1.054 f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.280     1.335    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y22         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.817     1.187    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y22         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X21Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.061    linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.274    





