// Seed: 2646508466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial #1 id_12[-1] = id_20;
  integer id_26;
  final if (1) $display;
  module_0 modCall_1 (
      id_18,
      id_8,
      id_4,
      id_10
  );
  assign modCall_1.id_1 = 0;
  wire id_27, id_28;
  integer id_29;
  logic [7:0][-1] id_30;
  assign id_13 = (-1 - -1'b0);
  wire id_31, id_32;
  wire id_33 = id_14[1];
  assign id_32 = 1;
  wire id_34;
  always_comb begin : LABEL_0
    if (id_20) begin : LABEL_0
      if (-1)
        @(posedge id_8) begin : LABEL_0
          id_1 = -1;
        end
      id_25 <= id_26;
    end
  end
  initial id_10 = 1'b0;
  wire id_35;
endmodule
