#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 10 16:18:17 2023
# Process ID: 20900
# Current directory: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1
# Command line: vivado.exe -log ethernet_2port.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_2port.tcl
# Log file: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1/ethernet_2port.vds
# Journal file: G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ethernet_2port.tcl -notrace
Command: synth_design -top ethernet_2port -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19020 
WARNING: [Synth 8-976] rgmii_rx_ctl_delay has already been declared [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:74]
WARNING: [Synth 8-2654] second declaration of rgmii_rx_ctl_delay ignored [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:74]
INFO: [Synth 8-994] rgmii_rx_ctl_delay is declared here [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:50]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 795.426 ; gain = 188.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_2port' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:29]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33335]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_config.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:449]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:453]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (2#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:237]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:237]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (3#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (4#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_config.v:57]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (5#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_ov5640_rgb565_800_600' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/lut_ov5640_rgb565_800_600.v:30]
INFO: [Synth 8-6155] done synthesizing module 'lut_ov5640_rgb565_800_600' (6#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/lut_ov5640_rgb565_800_600.v:30]
INFO: [Synth 8-6157] synthesizing module 'cmos_select' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/cmos_select.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cmos_select' (7#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/cmos_select.v:9]
INFO: [Synth 8-6157] synthesizing module 'camera_delay' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/camera_delay.v:1]
INFO: [Synth 8-6155] done synthesizing module 'camera_delay' (8#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/camera_delay.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:184]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (9#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:28]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:35]
INFO: [Synth 8-6157] synthesizing module 'smi_config' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:2]
	Parameter REF_CLK bound to: 50000 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter IDLE bound to: 17'b00000000000000001 
	Parameter W_PAGE_0A43 bound to: 17'b00000000000000010 
	Parameter R_CHECK bound to: 17'b00000000000000100 
	Parameter ETH_UNLINK bound to: 17'b00000000000001000 
	Parameter ETH_1000M bound to: 17'b00000000000010000 
	Parameter ETH_100M bound to: 17'b00000000000100000 
	Parameter ETH_10M bound to: 17'b00000000001000000 
	Parameter R_WAIT bound to: 17'b00000000010000000 
	Parameter W_PAGE_171 bound to: 17'b00000000100000000 
	Parameter R_REG_16 bound to: 17'b00000001000000000 
	Parameter W_REG_16 bound to: 17'b00000010000000000 
	Parameter R_REG_17 bound to: 17'b00000100000000000 
	Parameter W_REG_17 bound to: 17'b00001000000000000 
	Parameter RW_END bound to: 17'b00010000000000000 
	Parameter R_REG_1A bound to: 17'b00100000000000000 
	Parameter READ_ID bound to: 17'b01000000000000000 
	Parameter CHECK_ID bound to: 17'b10000000000000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:14]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:15]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:20]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:21]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:22]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:23]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:26]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:27]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:28]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:29]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:66]
INFO: [Synth 8-6157] synthesizing module 'smi_read_write' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:2]
	Parameter REF_CLK bound to: 50000 - type: integer 
	Parameter MDC_CLK bound to: 500 - type: integer 
	Parameter HALF_CYCLE bound to: 50 - type: integer 
	Parameter CYCLE bound to: 100 - type: integer 
	Parameter ST bound to: 2'b01 
	Parameter W_OP bound to: 2'b01 
	Parameter R_OP bound to: 2'b10 
	Parameter W_TA bound to: 2'b10 
	Parameter IDLE bound to: 10'b0000000001 
	Parameter WAIT_REQ bound to: 10'b0000000010 
	Parameter W_MDIO bound to: 10'b0000000100 
	Parameter R_MDIO bound to: 10'b0000001000 
	Parameter R_TA_Z bound to: 10'b0000010000 
	Parameter R_DATA bound to: 10'b0000100000 
	Parameter W_END bound to: 10'b0001000000 
	Parameter R_END bound to: 10'b0010000000 
	Parameter R_TA_0 bound to: 10'b0100000000 
	Parameter END_WAIT bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:34]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:35]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:39]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:40]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:41]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:42]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:43]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:94]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (10#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (11#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ODDR_inst'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'IOBUF_inst'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:58]
INFO: [Synth 8-6155] done synthesizing module 'smi_read_write' (12#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_read_write.v:2]
WARNING: [Synth 8-7023] instance 'smi_inst' of module 'smi_read_write' has 14 connections declared, but only 12 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:321]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'smi_inst'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:321]
INFO: [Synth 8-6155] done synthesizing module 'smi_config' (13#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:2]
WARNING: [Synth 8-7023] instance 'smi_config_inst' of module 'smi_config' has 6 connections declared, but only 4 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:46]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR__parameterized0' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR__parameterized0' (13#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:49468]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (14#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (15#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34811]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (17#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d0_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:80]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:81]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:139]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii' (18#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'camera_fifo' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1/.Xil/Vivado-20900-DESKTOP-AOVMD3L/realtime/camera_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'camera_fifo' (19#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1/.Xil/Vivado-20900-DESKTOP-AOVMD3L/realtime/camera_fifo_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'rd_data_count' does not match port width (12) of module 'camera_fifo' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:93]
WARNING: [Synth 8-7023] instance 'camera_fifo_inst' of module 'camera_fifo' has 13 connections declared, but only 10 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:82]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:7]
	Parameter IDLE bound to: 10'b0000000001 
	Parameter ARP_REQ bound to: 10'b0000000010 
	Parameter ARP_SEND bound to: 10'b0000000100 
	Parameter ARP_WAIT bound to: 10'b0000001000 
	Parameter GEN_REQ bound to: 10'b0000010000 
	Parameter CHECK_FIFO bound to: 10'b0000100000 
	Parameter SEND bound to: 10'b0001000000 
	Parameter WAIT bound to: 10'b0010000000 
	Parameter CHECK_ARP bound to: 10'b0100000000 
	Parameter WAIT_SYNC bound to: 10'b1000000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (20#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 3'b001 
	Parameter ARP bound to: 3'b010 
	Parameter IP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (21#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (22#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_REQUEST_WAIT bound to: 5'b00010 
	Parameter ARP_REQUEST bound to: 5'b00100 
	Parameter ARP_REPLY_WAIT bound to: 5'b01000 
	Parameter ARP_REPLY bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (23#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 6'b000001 
	Parameter WAIT_DATA_LENGTH bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter WAIT_MAC bound to: 6'b010000 
	Parameter IP_SEND bound to: 6'b100000 
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (24#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 19 connections declared, but only 18 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:158]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 3'b001 
	Parameter UDP bound to: 3'b010 
	Parameter ICMP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (25#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 7'b0000001 
	Parameter HEADER_CHECKSUM bound to: 7'b0000010 
	Parameter GEN_CHECKSUM bound to: 7'b0000100 
	Parameter GEN_ODD_CHECKSUM bound to: 7'b0001000 
	Parameter GEN_CHECKSUM_END bound to: 7'b0010000 
	Parameter SEND_WAIT bound to: 7'b0100000 
	Parameter UDP_SEND bound to: 7'b1000000 
WARNING: [Synth 8-6014] Unused sequential element ram_write_addr_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:125]
WARNING: [Synth 8-6014] Unused sequential element ram_wr_data_d0_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:150]
WARNING: [Synth 8-6014] Unused sequential element ram_wr_data_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:151]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:166]
WARNING: [Synth 8-3848] Net udp_ram_data_req in module/entity udp_tx does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:24]
WARNING: [Synth 8-3848] Net udp_tx_end in module/entity udp_tx does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (26#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (27#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_top' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_rx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_PREAMBLE bound to: 8'b00000010 
	Parameter REC_MAC_HEAD bound to: 8'b00000100 
	Parameter REC_IDENTIFY bound to: 8'b00001000 
	Parameter REC_DATA bound to: 8'b00010000 
	Parameter REC_CRC bound to: 8'b00100000 
	Parameter REC_ERROR bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
WARNING: [Synth 8-6014] Unused sequential element rx_dv_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:200]
WARNING: [Synth 8-6014] Unused sequential element mac_crc_cnt_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:238]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx' (28#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_rx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter REC_HEADER0 bound to: 5'b00010 
	Parameter REC_HEADER1 bound to: 5'b00100 
	Parameter REC_DATA bound to: 5'b01000 
	Parameter REC_END bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element ip_rx_data_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:169]
INFO: [Synth 8-6155] done synthesizing module 'ip_rx' (29#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/ip_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
	Parameter IDLE bound to: 8'b00000001 
	Parameter REC_HEAD bound to: 8'b00000010 
	Parameter REC_DATA bound to: 8'b00000100 
	Parameter REC_ODD_DATA bound to: 8'b00001000 
	Parameter VERIFY_CHECKSUM bound to: 8'b00010000 
	Parameter REC_ERROR bound to: 8'b00100000 
	Parameter REC_END_WAIT bound to: 8'b01000000 
	Parameter REC_END bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'dpram' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/dpram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram' (30#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/dpram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (31#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/udp_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 4'b0001 
	Parameter ARP_REC_DATA bound to: 4'b0010 
	Parameter ARP_WAIT bound to: 4'b0100 
	Parameter ARP_END bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (32#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/arp_rx.v:7]
WARNING: [Synth 8-7023] instance 'arp0' of module 'arp_rx' has 13 connections declared, but only 12 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:161]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_top' (33#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/rx/mac_rx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:7]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT bound to: 11'b00010000000 
	Parameter SEND bound to: 11'b00100000000 
	Parameter REC_END bound to: 11'b01000000000 
	Parameter SEND_END bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'dpram__parameterized0' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/dpram.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dpram__parameterized0' (33#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/dpram.v:1]
WARNING: [Synth 8-689] width (11) of port connection 'rdaddress' does not match port width (8) of module 'dpram__parameterized0' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:313]
WARNING: [Synth 8-689] width (11) of port connection 'wraddress' does not match port width (8) of module 'dpram__parameterized0' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:314]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:20]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (34#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/icmp_reply.v:7]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (35#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (36#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/mac_top.v:7]
WARNING: [Synth 8-3848] Net udp_rec_ram_read_addr in module/entity mac_test does not have driver. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:45]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (37#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mac/mac_test.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/reset.v:2]
INFO: [Synth 8-6155] done synthesizing module 'reset' (38#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/reset.v:2]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_test0'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_gmii_to_rgmii_m0'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:55]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (39#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
WARNING: [Synth 8-7023] instance 'u1' of module 'ethernet_test' has 17 connections declared, but only 16 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:192]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test__parameterized0' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
	Parameter IDELAY_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-7023] instance 'smi_config_inst' of module 'smi_config' has 6 connections declared, but only 4 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:46]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii__parameterized0' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
	Parameter IDELAY_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 3 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (39#1) [G:/xilinx_2019_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d0_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:80]
WARNING: [Synth 8-6014] Unused sequential element speed_selection_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:81]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:139]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii__parameterized0' (39#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:2]
WARNING: [Synth 8-689] width (11) of port connection 'rd_data_count' does not match port width (12) of module 'camera_fifo' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:93]
WARNING: [Synth 8-7023] instance 'camera_fifo_inst' of module 'camera_fifo' has 13 connections declared, but only 10 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_gmii_to_rgmii_m0'. This will prevent further optimization [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:55]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test__parameterized0' (39#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/ethernet_test.v:5]
WARNING: [Synth 8-7023] instance 'u2' of module 'ethernet_test' has 17 connections declared, but only 16 given [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:214]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_2port' (40#1) [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/new/ethernet_2port.v:29]
WARNING: [Synth 8-3917] design ethernet_2port has port cmos1_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ethernet_2port has port cmos2_rst_n driven by constant 1
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design udp_tx has unconnected port udp_ram_data_req
WARNING: [Synth 8-3331] design udp_tx has unconnected port udp_tx_end
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[23]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[22]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[21]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[20]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[19]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[18]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[17]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[16]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[15]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[14]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[13]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[12]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[11]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[10]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[9]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[8]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port source_ip_addr[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[31]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[30]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[29]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[28]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[27]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[26]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[25]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[24]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[23]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[22]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[21]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[20]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[19]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[18]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[17]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[16]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[15]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[14]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[13]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[12]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[11]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[10]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[9]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[8]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port destination_ip_addr[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[7]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[6]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[5]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[4]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[3]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[2]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[1]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_data[0]
WARNING: [Synth 8-3331] design udp_tx has unconnected port ram_wr_en
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_test has unconnected port reg_conf_done
WARNING: [Synth 8-3331] design util_gmii_to_rgmii__parameterized0 has unconnected port speed_selection[1]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii__parameterized0 has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design ethernet_test__parameterized0 has unconnected port key_in
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[1]
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port key_in
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 865.707 ; gain = 259.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 865.707 ; gain = 259.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 865.707 ; gain = 259.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo/camera_fifo_in_context.xdc] for cell 'u1/camera_fifo_inst'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo/camera_fifo_in_context.xdc] for cell 'u1/camera_fifo_inst'
Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo/camera_fifo_in_context.xdc] for cell 'u2/camera_fifo_inst'
Finished Parsing XDC File [g:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/ip/camera_fifo/camera_fifo/camera_fifo_in_context.xdc] for cell 'u2/camera_fifo_inst'
Parsing XDC File [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'cmos1_pclk_IBUF'. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc:137]
WARNING: [Vivado 12-507] No nets matched 'cmos2_pclk_IBUF'. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc:138]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc:145]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-reset_path' is not supported by synthesis. The constraint will not be passed to synthesis. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc:146]
Finished Parsing XDC File [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ethernet_2port_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_2port_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_2port_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1031.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1031.621 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u1/camera_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u2/camera_fifo_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u1/camera_fifo_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u2/camera_fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                WAIT_REQ |                       0000000010 |                       0000000010
                  W_MDIO |                       0000000100 |                       0000000100
                   W_END |                       0001000000 |                       0001000000
                  R_MDIO |                       0000001000 |                       0000001000
                  R_TA_Z |                       0000010000 |                       0000010000
                  R_TA_0 |                       0100000000 |                       0100000000
                  R_DATA |                       0000100000 |                       0000100000
                   R_END |                       0010000000 |                       0010000000
                END_WAIT |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'smi_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                00000000000000001 |                00000000000000001
                 READ_ID |                01000000000000000 |                01000000000000000
                CHECK_ID |                10000000000000000 |                10000000000000000
             W_PAGE_0A43 |                00000000000000010 |                00000000000000010
                R_REG_1A |                00100000000000000 |                00100000000000000
                 R_CHECK |                00000000000000100 |                00000000000000100
              ETH_UNLINK |                00000000000001000 |                00000000000001000
                  R_WAIT |                00000000010000000 |                00000000010000000
               ETH_1000M |                00000000000010000 |                00000000000010000
                ETH_100M |                00000000000100000 |                00000000000100000
                 ETH_10M |                00000000001000000 |                00000000001000000
              W_PAGE_171 |                00000000100000000 |                00000000100000000
                R_REG_16 |                00000001000000000 |                00000001000000000
                W_REG_16 |                00000010000000000 |                00000010000000000
                R_REG_17 |                00000100000000000 |                00000100000000000
                W_REG_17 |                00001000000000000 |                00001000000000000
                  RW_END |                00010000000000000 |                00010000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'smi_config'
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:137]
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ip_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-5546] ROM "crc_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crc_rec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_destination_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'icmp_reply'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_test'
WARNING: [Synth 8-3936] Found unconnected internal register 'gmii_txd_r_d1_reg' and it is trimmed from '8' to '4' bits. [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/imports/src/util_gmii_to_rgmii.v:137]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0110 |                             0000
           S_WR_DEV_ADDR |                             1001 |                             0001
           S_WR_REG_ADDR |                             0100 |                             0010
          S_WR_REG_ADDR1 |                             0101 |                             1101
               S_WR_DATA |                             0000 |                             0011
          S_RD_DEV_ADDR0 |                             1011 |                             0110
           S_WR_ERR_NACK |                             1010 |                             0101
               S_WR_STOP |                             0001 |                             1011
                S_WR_ACK |                             0010 |                             0100
           S_RD_REG_ADDR |                             1101 |                             0111
          S_RD_REG_ADDR1 |                             1110 |                             1110
          S_RD_DEV_ADDR1 |                             1111 |                             1000
               S_RD_DATA |                             1100 |                             1001
               S_RD_STOP |                             0111 |                             1010
                S_RD_ACK |                             1000 |                             1111
                  S_WAIT |                             0011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/mdio/smi_config.v:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              SEND_START |                           000010 |                           000010
           SEND_PREAMBLE |                           000100 |                           000100
               SEND_DATA |                           001000 |                           001000
                SEND_CRC |                           010000 |                           010000
                SEND_END |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'send_state_reg' in module 'mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                     ARP |                              010 |                              010
                      IP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
        ARP_REQUEST_WAIT |                            00010 |                            00010
             ARP_REQUEST |                            00100 |                            00100
          ARP_REPLY_WAIT |                            01000 |                            01000
               ARP_REPLY |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
        WAIT_DATA_LENGTH |                           000010 |                           000010
            GEN_CHECKSUM |                           000100 |                           000100
               SEND_WAIT |                           001000 |                           001000
                WAIT_MAC |                           010000 |                           010000
                 IP_SEND |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                     UDP |                              010 |                              010
                    ICMP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
               SEND_WAIT |                          0100000 |                          0100000
                UDP_SEND |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
            REC_PREAMBLE |                         00000010 |                         00000010
            REC_MAC_HEAD |                         00000100 |                         00000100
            REC_IDENTIFY |                         00001000 |                         00001000
                REC_DATA |                         00010000 |                         00010000
                 REC_CRC |                         00100000 |                         00100000
                 REC_END |                         10000000 |                         10000000
               REC_ERROR |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rec_state_reg' in module 'mac_rx'
INFO: [Synth 8-6430] The Block RAM "dpram:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                REC_HEAD |                         00000010 |                         00000010
                REC_DATA |                         00000100 |                         00000100
            REC_ODD_DATA |                         00001000 |                         00001000
         VERIFY_CHECKSUM |                         00010000 |                         00010000
               REC_ERROR |                         00100000 |                         00100000
            REC_END_WAIT |                         01000000 |                         01000000
                 REC_END |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
            ARP_REC_DATA |                             0010 |                             0010
                ARP_WAIT |                             0100 |                             0100
                 ARP_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'arp_rx'
INFO: [Synth 8-6430] The Block RAM "dpram__parameterized0:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                REC_DATA |                      00000000010 |                      00000000010
            REC_ODD_DATA |                      00000000100 |                      00000000100
         VERIFY_CHECKSUM |                      00000001000 |                      00000001000
               REC_ERROR |                      00000010000 |                      00000010000
            REC_END_WAIT |                      00000100000 |                      00000100000
                 REC_END |                      01000000000 |                      01000000000
               SEND_WAIT |                      00010000000 |                      00010000000
                    SEND |                      00100000000 |                      00100000000
                SEND_END |                      10000000000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'icmp_reply'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                 ARP_REQ |                       0000000010 |                       0000000010
                ARP_SEND |                       0000000100 |                       0000000100
                ARP_WAIT |                       0000001000 |                       0000001000
               WAIT_SYNC |                       1000000000 |                       1000000000
              CHECK_FIFO |                       0000100000 |                       0000100000
                 GEN_REQ |                       0000010000 |                       0000010000
                    SEND |                       0001000000 |                       0001000000
               CHECK_ARP |                       0100000000 |                       0100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |smi_read_write__GC0                |           1|      1038|
|2     |smi_config__GC0                    |           1|      1783|
|3     |mac_test                           |           2|     28038|
|4     |ethernet_test__GC0                 |           1|       495|
|5     |ethernet_test__parameterized0__GC0 |           1|       495|
|6     |ethernet_2port__GC0                |           1|     19125|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 36    
	   2 Input     28 Bit       Adders := 4     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 34    
	   2 Input     16 Bit       Adders := 18    
	   3 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
	   3 Input      1 Bit         XORs := 24    
	   6 Input      1 Bit         XORs := 28    
	   8 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 28    
	  10 Input      1 Bit         XORs := 8     
	   9 Input      1 Bit         XORs := 12    
	  12 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 12    
	               32 Bit    Registers := 60    
	               28 Bit    Registers := 4     
	               20 Bit    Registers := 6     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	               17 Bit    Registers := 18    
	               16 Bit    Registers := 58    
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 63    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 225   
+---RAMs : 
	              16K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 18    
	   7 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 58    
	   4 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	   3 Input     28 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 6     
	  18 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 26    
	   2 Input     16 Bit        Muxes := 46    
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 10    
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 16    
	  11 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 71    
	   3 Input      8 Bit        Muxes := 4     
	  43 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 20    
	   5 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 32    
	   6 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 34    
	   3 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 92    
	   5 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 50    
	   4 Input      3 Bit        Muxes := 4     
	  15 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 42    
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 168   
	   3 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 14    
	  16 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 14    
	  18 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module smi_read_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module smi_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module mac_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_tx_mode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module crc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module arp_tx 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  43 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ip_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 8     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ip_tx_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module crc__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 3     
	  12 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module mac_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ip_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module udp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module arp_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   6 Input     48 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dpram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module icmp_reply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
Module arp_cache 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mac_test 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module util_gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module util_gmii_to_rgmii__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
Module i2c_master_bit_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_ov5640_rgb565_800_600__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_ov5640_rgb565_800_600 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cmos_select 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module camera_delay 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mac_rx_source_mac_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'i2c_config_m1/i2c_master_top_m0/ack_in_reg' into 'i2c_config_m0/i2c_master_top_m0/ack_in_reg' [G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.srcs/sources_1/i2c_master/i2c_master_top.v:210]
WARNING: [Synth 8-3917] design ethernet_2port has port cmos1_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ethernet_2port has port cmos2_rst_n driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM udp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM udp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "mac_test:/mac_top0/mac_rx0/udp0/udp_receive_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM udp_receive_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM icmp0/icmp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icmp0/icmp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "mac_test:/mac_top0/icmp0/icmp_receive_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icmp0/icmp_receive_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM udp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icmp0/icmp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM udp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM icmp0/icmp_receive_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_17_reg[0]' (FDC) to 'smi_config:/i_0/write_reg_16_reg[9]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[1]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[1]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[2]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[2]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[3]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[3]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[4]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[4]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[5]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[5]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[6]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[6]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[7]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[7]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[8]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[8]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[9]' (FDC) to 'smi_config:/i_0/write_reg_16_reg[11]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[10]' (FDC) to 'smi_config:/i_0/write_reg_16_reg[12]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[11]' (FDC) to 'smi_config:/i_0/write_reg_16_reg[14]'
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[12]' (FDC) to 'smi_config:/i_0/write_reg_16_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (smi_config:/i_0/\write_reg_16_reg[14] )
INFO: [Synth 8-3886] merging instance 'smi_config:/i_0/write_reg_16_reg[15]' (FDC) to 'smi_config:/i_0/write_reg_17_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[16]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[16]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[1]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[2]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[3]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[4]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[5]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[6]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[7]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[8]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[8]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[9]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[9]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[10]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[10]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[11]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[11]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[12]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[12]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[13]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[13]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp2_reg[14]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[14]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp3_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[17]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[18]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[19]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[20]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[21]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[22]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[23]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[24]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[25]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[26]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[27]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[28]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[29]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[30]' (FDCE) to 'mac_test:/mac_top0/icmp0/reply_check_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/reply_check_out_reg[31]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[16]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[1]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[3]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[2]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[3]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[5]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[4]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[5]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[7]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[6]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[7]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[14]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[8]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[9]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[10]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[11]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[12]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[13]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[14]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/checksum_tmp4_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[17]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[18]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[19]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[20]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[21]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[22]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[23]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[24]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[25]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[26]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[27]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[28]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[29]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/icmp0/check_out_reg[30]' (FDCE) to 'mac_test:/mac_top0/icmp0/check_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac_test:/mac_top0/\icmp0/check_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[17]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[18]' (FDCE) to 'mac_test:/mac_top0/mac_tx0/ip0/check_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac_test:/mac_top0/\mac_tx0/ip0/check_out_reg[19] )
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[8]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mac_test:/mac_top0/\mac_tx0/ipmode/ip_send_type_reg[0] )
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[9]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ipmode/ip_send_type_reg[1]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[2]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[10]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ipmode/ip_send_type_reg[2]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[3]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[11]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ipmode/ip_send_type_reg[3]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[4]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[12]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[5]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[13]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ipmode/ip_send_type_reg[5]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[6]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[14]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Synth 8-3886] merging instance 'mac_test:/mac_top0/mac_tx0/ipmode/ip_send_type_reg[6]' (FDC) to 'mac_test:/mac_top0/mac_tx0/arp_tx0/op_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac_test:/mac_top0/\icmp0/state_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac_test:/mac_top0/\mac_tx0/udp0/state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mac_test:/mac_top0/\mac_tx0/ip0/checksum_tmp3_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram__parameterized0: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mac_test:/mac_top0/i_90/icmp0/icmp_receive_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |smi_read_write__GC0                |           2|       447|
|2     |smi_config__GC0                    |           2|       453|
|3     |mac_test                           |           2|      7197|
|4     |ethernet_test__GC0                 |           1|       191|
|5     |ethernet_test__parameterized0__GC0 |           1|       191|
|6     |ethernet_2port__GC0                |           1|      3155|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1033.746 ; gain = 427.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram__parameterized0: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |smi_read_write__GC0                |           2|       447|
|2     |smi_config__GC0                    |           2|       453|
|3     |mac_test                           |           2|      7197|
|4     |ethernet_test__GC0                 |           1|       191|
|5     |ethernet_test__parameterized0__GC0 |           1|       191|
|6     |ethernet_2port__GC0                |           1|      3155|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u1/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u2/mac_test0/mac_top0/icmp0/icmp_receive_ram/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1036.676 ; gain = 430.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[0] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[0]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[1] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[1]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[2] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[2]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[3] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[3]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[4] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[4]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[5] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[5]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[6] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[6]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[7] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[7]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[8] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[8]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[9] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[9]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[10] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[10]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[11] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[11]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[12] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[12]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[13] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[13]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[14] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[14]_inv.
INFO: [Synth 8-5365] Flop mac_top0/mac_tx0/ip0/checkout_buf_reg[15] is being inverted and renamed to mac_top0/mac_tx0/ip0/checkout_buf_reg[15]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ethernet_2port | camera_delay_inst/cmos_href_buf_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ethernet_2port | camera_delay_inst/cmos_data_d2_reg[7]  | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+---------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |camera_fifo   |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |camera_fifo    |     1|
|2     |camera_fifo__2 |     1|
|3     |BUFG           |     3|
|4     |BUFIO          |     2|
|5     |CARRY4         |   586|
|6     |IDDR           |    10|
|7     |IDELAYCTRL     |     1|
|8     |IDELAYE2       |     5|
|9     |IDELAYE2_1     |     5|
|10    |LUT1           |   277|
|11    |LUT2           |  1323|
|12    |LUT3           |   849|
|13    |LUT4           |   862|
|14    |LUT5           |   703|
|15    |LUT6           |  1612|
|16    |MUXF7          |   114|
|17    |MUXF8          |     2|
|18    |ODDR           |     2|
|19    |ODDR_1         |    12|
|20    |RAMB18E1       |     2|
|21    |SRL16E         |     9|
|22    |FDCE           |  4112|
|23    |FDPE           |   486|
|24    |FDRE           |   141|
|25    |IBUF           |    36|
|26    |IBUFGDS        |     1|
|27    |IOBUF          |     6|
|28    |OBUF           |    18|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------------------+------+
|      |Instance                   |Module                             |Cells |
+------+---------------------------+-----------------------------------+------+
|1     |top                        |                                   | 11251|
|2     |  camera_delay_inst        |camera_delay                       |    18|
|3     |  cmos_select_inst         |cmos_select                        |    54|
|4     |  i2c_config_m0            |i2c_config                         |   486|
|5     |    i2c_master_top_m0      |i2c_master_top_20                  |   453|
|6     |      byte_controller      |i2c_master_byte_ctrl_21            |   250|
|7     |        bit_controller     |i2c_master_bit_ctrl_22             |   190|
|8     |  i2c_config_m1            |i2c_config_0                       |   484|
|9     |    i2c_master_top_m0      |i2c_master_top                     |   451|
|10    |      byte_controller      |i2c_master_byte_ctrl               |   249|
|11    |        bit_controller     |i2c_master_bit_ctrl                |   189|
|12    |  u1                       |ethernet_test                      |  5074|
|13    |    smi_config_inst        |smi_config__1                      |   494|
|14    |      smi_inst             |smi_read_write__1                  |   244|
|15    |    mac_test0              |mac_test__3                        |  4416|
|16    |      mac_top0             |mac_top_3                          |  4206|
|17    |        cache0             |arp_cache_4                        |   277|
|18    |        icmp0              |icmp_reply_5                       |   894|
|19    |          icmp_receive_ram |dpram__parameterized0_19           |     9|
|20    |        mac_rx0            |mac_rx_top_6                       |  1426|
|21    |          c0               |crc_16                             |    61|
|22    |          arp0             |arp_rx_15                          |   299|
|23    |          ip0              |ip_rx_17                           |   507|
|24    |          mac0             |mac_rx_18                          |   559|
|25    |        mac_tx0            |mac_tx_top_7                       |  1609|
|26    |          c0               |crc_9                              |    61|
|27    |          arp_tx0          |arp_tx_8                           |   304|
|28    |          ip0              |ip_tx_10                           |   551|
|29    |          ipmode           |ip_tx_mode_11                      |   137|
|30    |          mac0             |mac_tx_12                          |   190|
|31    |          mode0            |mac_tx_mode_13                     |    79|
|32    |          udp0             |udp_tx_14                          |   287|
|33    |    util_gmii_to_rgmii_m0  |util_gmii_to_rgmii                 |    57|
|34    |    reset_m0               |reset_2                            |    71|
|35    |  u2                       |ethernet_test__parameterized0      |  5074|
|36    |    smi_config_inst        |smi_config                         |   494|
|37    |      smi_inst             |smi_read_write                     |   244|
|38    |    mac_test0              |mac_test                           |  4416|
|39    |      mac_top0             |mac_top                            |  4206|
|40    |        cache0             |arp_cache                          |   277|
|41    |        icmp0              |icmp_reply                         |   894|
|42    |          icmp_receive_ram |dpram__parameterized0              |     9|
|43    |        mac_rx0            |mac_rx_top                         |  1426|
|44    |          c0               |crc_1                              |    61|
|45    |          arp0             |arp_rx                             |   299|
|46    |          ip0              |ip_rx                              |   507|
|47    |          mac0             |mac_rx                             |   559|
|48    |        mac_tx0            |mac_tx_top                         |  1609|
|49    |          c0               |crc                                |    61|
|50    |          arp_tx0          |arp_tx                             |   304|
|51    |          ip0              |ip_tx                              |   551|
|52    |          ipmode           |ip_tx_mode                         |   137|
|53    |          mac0             |mac_tx                             |   190|
|54    |          mode0            |mac_tx_mode                        |    79|
|55    |          udp0             |udp_tx                             |   287|
|56    |    util_gmii_to_rgmii_m0  |util_gmii_to_rgmii__parameterized0 |    57|
|57    |    reset_m0               |reset                              |    71|
+------+---------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1040.465 ; gain = 265.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1040.465 ; gain = 433.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 745 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1054.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
331 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1054.574 ; gain = 705.867
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1054.574 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/ax7103b/vivado/video_ethernet/video_ethernet/eth_test.runs/synth_1/ethernet_2port.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_2port_utilization_synth.rpt -pb ethernet_2port_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 16:19:30 2023...
