Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADC32_ADC32_sch_tb_isim_beh.exe -prj C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADC32_ADC32_sch_tb_beh.prj work.ADC32_ADC32_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/CLA.vf" into library work
Analyzing Verilog file "C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/add.vf" into library work
Analyzing Verilog file "C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADD4b.vf" into library work
Analyzing Verilog file "C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADC32.vf" into library work
Analyzing Verilog file "C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADCtest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 105160 KB
Fuse CPU Usage: 451 ms
Compiling module XOR2
Compiling module AND2
Compiling module OR2
Compiling module add_MUSER_ADC32
Compiling module AND3
Compiling module AND4
Compiling module OR3
Compiling module OR4
Compiling module CLA_MUSER_ADC32
Compiling module ADD4b_MUSER_ADC32
Compiling module ADC32
Compiling module ADC32_ADC32_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/CST/Desktop/Exp8/Exp8/Framework_ADC/ADC32_ADC32_sch_tb_isim_beh.exe
Fuse Memory Usage: 109752 KB
Fuse CPU Usage: 545 ms
