catch { setDesignMode -bottomRoutingLayer M2 }
catch { setDesignMode -process 65 }
catch { setAnalysisMode -analysisType single }
catch { setAnalysisMode -asyncChecks noAsync }
catch { setExtractRCMode  -layerIndependent 1 -engine preRoute -total_c_th 0 -relative_c_th 1 -coupling_c_th 0.1 }
catch {setNanoRouteMode -quiet -routeWithViaInPin "true"}

catch { setPlaceMode -place_global_reorder_scan false }
catch { setIlmMode -keepHighFanoutPorts true -keepLoopBack false -keepInstInSdc false -keepFlatten true }
catch { setDelayCalMode -engine aae }
catch { setImportMode -discardFloatingVNets false }
catch { setImportMode -keepEmptyModule true }
catch { setFPlanMode -defaultTechSite sc9_cln65lp }
catch { setFPlanMode -maxIoHeight false }
catch { setFPlanMode -place_check_ignore_fixed_cell_list {} }
catch { setFPlanMode -powerRailLayer {} }
