"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[1654],{77121:(e,i,n)=>{n.r(i),n.d(i,{assets:()=>c,contentTitle:()=>l,default:()=>h,frontMatter:()=>a,metadata:()=>t,toc:()=>d});const t=JSON.parse('{"id":"Schematic/Summary/power_boot_configuration","title":"Power, Reset, and Boot Configuration","description":"The schematic integrates the complete power, decoupling, reset, and boot-mode circuitry required to bring the STM32F103C8Tx microcontroller into a stable and predictable operating state. The additions ensure clean startup behavior, noise-robust supply rails, a reliable manual reset mechanism, and selectable bootloader access for programming over USB or UART.","source":"@site/docs/02_Schematic/Summary/02_power_boot_configuration.md","sourceDirName":"02_Schematic/Summary","slug":"/Schematic/Summary/power_boot_configuration","permalink":"/STM32-HW-Design-with-KiCAD/docs/Schematic/Summary/power_boot_configuration","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/02_Schematic/Summary/02_power_boot_configuration.md","tags":[],"version":"current","sidebarPosition":2,"frontMatter":{},"sidebar":"SchematicSidebar","previous":{"title":"Power and Decoupling Network","permalink":"/STM32-HW-Design-with-KiCAD/docs/Schematic/Summary/power_decoupling_network"},"next":{"title":"Pin-Out and STM32CubeIDE","permalink":"/STM32-HW-Design-with-KiCAD/docs/Schematic/Summary/pinout-stm32cube"}}');var r=n(74848),o=n(28453);const s=n.p+"assets/images/pin_config-b196b9ee6db3cf38a62241f5770877e8.png",a={},l="Power, Reset, and Boot Configuration",c={},d=[{value:"Decoupling",id:"decoupling",level:2},{value:"NRST conditioning circuit",id:"nrst-conditioning-circuit",level:2},{value:"C9 (100 uF)",id:"c9-100-uf",level:3},{value:"SW1 (manual reset switch)",id:"sw1-manual-reset-switch",level:3},{value:"Internal pull-up (implicit)",id:"internal-pull-up-implicit",level:3},{value:"BOOT0 configuration circuit",id:"boot0-configuration-circuit",level:2},{value:"R1 (pull-down resistor)",id:"r1-pull-down-resistor",level:3},{value:"SW1 BOOT0 selector",id:"sw1-boot0-selector",level:3},{value:"Summary of function",id:"summary-of-function",level:2}];function u(e){const i={h1:"h1",h2:"h2",h3:"h3",header:"header",hr:"hr",li:"li",p:"p",ul:"ul",...(0,o.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(i.header,{children:(0,r.jsx)(i.h1,{id:"power-reset-and-boot-configuration",children:"Power, Reset, and Boot Configuration"})}),"\n",(0,r.jsx)(i.p,{children:"The schematic integrates the complete power, decoupling, reset, and boot-mode circuitry required to bring the STM32F103C8Tx microcontroller into a stable and predictable operating state. The additions ensure clean startup behavior, noise-robust supply rails, a reliable manual reset mechanism, and selectable bootloader access for programming over USB or UART."}),"\n",(0,r.jsx)(i.hr,{}),"\n",(0,r.jsx)(i.h2,{id:"decoupling",children:"Decoupling"}),"\n","\n",(0,r.jsx)("div",{style:{textAlign:"center"},children:(0,r.jsx)("img",{src:s,alt:"pin_config",style:{width:"500px"}})}),"\n",(0,r.jsx)(i.p,{children:"The decoupling network provides broadband noise suppression and stabilizes the MCU\u2019s supply pins."}),"\n",(0,r.jsx)(i.p,{children:"Multiple capacitors are connected in parallel across the +3.3 V rail:"}),"\n",(0,r.jsxs)(i.ul,{children:["\n",(0,r.jsx)(i.li,{children:"Several 100 nF ceramic capacitors positioned close to each VDD pin"}),"\n",(0,r.jsx)(i.li,{children:"Additional small-value capacitors (10 nF) to suppress high-frequency transients"}),"\n",(0,r.jsx)(i.li,{children:"Bulk capacitors (1 uF) on both the digital and analog rails"}),"\n",(0,r.jsx)(i.li,{children:"A ferrite bead separating VDDA from VDD to reduce digital switching noise reaching the ADC domain"}),"\n"]}),"\n",(0,r.jsx)(i.p,{children:"This structure minimizes supply impedance across a wide frequency range, reduces jitter, and protects the microcontroller from unstable input voltage during load transients."}),"\n",(0,r.jsx)(i.hr,{}),"\n",(0,r.jsx)(i.h2,{id:"nrst-conditioning-circuit",children:"NRST conditioning circuit"}),"\n",(0,r.jsx)(i.h3,{id:"c9-100-uf",children:"C9 (100 uF)"}),"\n",(0,r.jsx)(i.p,{children:"C9 is connected from NRST to ground and provides a long, clean power-on reset pulse. By holding NRST low during power-up, the MCU is prevented from starting until the supply rails are fully stable. The larger value (100 uF) extends this stabilization time, which improves reliability on noisy power sources, brown-outs, or slow USB-powered startup conditions."}),"\n",(0,r.jsx)(i.h3,{id:"sw1-manual-reset-switch",children:"SW1 (manual reset switch)"}),"\n",(0,r.jsx)(i.p,{children:"The SPDT switch allows manual assertion and release of the NRST line:"}),"\n",(0,r.jsxs)(i.ul,{children:["\n",(0,r.jsx)(i.li,{children:"Switching to ground forces a hardware reset"}),"\n",(0,r.jsx)(i.li,{children:"Switching to +3.3 V releases the reset and allows execution of user firmware"}),"\n"]}),"\n",(0,r.jsx)(i.p,{children:"This provides deterministic, debuggable control over MCU resets without requiring power cycling."}),"\n",(0,r.jsx)(i.h3,{id:"internal-pull-up-implicit",children:"Internal pull-up (implicit)"}),"\n",(0,r.jsx)(i.p,{children:"The NRST pin includes an internal pull-up resistor. This removes the need for an external pull-up device. After reset is released, the internal pull-up restores NRST to logic high once the reset capacitor charge decays."}),"\n",(0,r.jsx)(i.p,{children:"Net labeling on NRST ensures clarity during PCB routing and avoids ambiguous autogenerated names."}),"\n",(0,r.jsx)(i.hr,{}),"\n",(0,r.jsx)(i.h2,{id:"boot0-configuration-circuit",children:"BOOT0 configuration circuit"}),"\n",(0,r.jsx)(i.h3,{id:"r1-pull-down-resistor",children:"R1 (pull-down resistor)"}),"\n",(0,r.jsx)(i.p,{children:"R1 ties the BOOT0 pin to ground. As a result, BOOT0 defaults to logic low, so the STM32F103 boots from internal flash memory during normal operation. This pull-down guarantees a defined logic level and prevents the pin from floating, which could otherwise cause unpredictable boot behavior."}),"\n",(0,r.jsx)(i.h3,{id:"sw1-boot0-selector",children:"SW1 BOOT0 selector"}),"\n",(0,r.jsx)(i.p,{children:"The BOOT0 selector switch allows the user to toggle the boot mode:"}),"\n",(0,r.jsxs)(i.ul,{children:["\n",(0,r.jsx)(i.li,{children:"When switched to +3.3 V, BOOT0 is driven high, activating the system memory bootloader at the next reset"}),"\n",(0,r.jsx)(i.li,{children:"When switched back to ground, BOOT0 returns to its normal flash-boot state"}),"\n"]}),"\n",(0,r.jsx)(i.p,{children:"Enabling the internal bootloader allows programming via:"}),"\n",(0,r.jsxs)(i.ul,{children:["\n",(0,r.jsx)(i.li,{children:"USB DFU (supported on the USB-capable STM32F1 variants)"}),"\n",(0,r.jsx)(i.li,{children:"UART"}),"\n",(0,r.jsx)(i.li,{children:"CAN (where applicable)"}),"\n"]}),"\n",(0,r.jsx)(i.p,{children:"This eliminates the requirement for an external SWD or JTAG debugger when loading firmware or recovering a device."}),"\n",(0,r.jsx)(i.p,{children:"Net labeling on BOOT0 and its switch positions makes routing and design maintenance more straightforward."}),"\n",(0,r.jsx)(i.hr,{}),"\n",(0,r.jsx)(i.h2,{id:"summary-of-function",children:"Summary of function"}),"\n",(0,r.jsx)(i.p,{children:"With the decoupling, reset conditioning, and boot-selection circuitry fully integrated, the system now provides:"}),"\n",(0,r.jsxs)(i.ul,{children:["\n",(0,r.jsx)(i.li,{children:"Stable and noise-robust digital and analog supply rails"}),"\n",(0,r.jsx)(i.li,{children:"Controlled, extended power-on reset behavior"}),"\n",(0,r.jsx)(i.li,{children:"Manual reset capability for debugging and firmware testing"}),"\n",(0,r.jsx)(i.li,{children:"Selectable bootloader access without requiring external tools"}),"\n",(0,r.jsx)(i.li,{children:"Clearly labeled nets to facilitate PCB layout and signal identification"}),"\n"]}),"\n",(0,r.jsx)(i.p,{children:"These additions complete the essential startup infrastructure for the STM32F103C8Tx and establish a solid foundation for reliable operation, firmware development, and future expansion."})]})}function h(e={}){const{wrapper:i}={...(0,o.R)(),...e.components};return i?(0,r.jsx)(i,{...e,children:(0,r.jsx)(u,{...e})}):u(e)}},28453:(e,i,n)=>{n.d(i,{R:()=>s,x:()=>a});var t=n(96540);const r={},o=t.createContext(r);function s(e){const i=t.useContext(o);return t.useMemo((function(){return"function"==typeof e?e(i):{...i,...e}}),[i,e])}function a(e){let i;return i=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),t.createElement(o.Provider,{value:i},e.children)}}}]);