Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Y:/Desktop/calc/test_float_calc_isim_beh.exe -prj Y:/Desktop/calc/test_float_calc_beh.prj work.test_float_calc work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"Y:/Desktop/calc/count_digits_low.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/count_digits_high.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/float_add.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/float_sub.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/float_mul.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/float_div.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/float_calc.v\" into library work
Analyzing Verilog file \"Y:/Desktop/calc/test_float_calc.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Y:/Desktop/calc/float_calc.v" Line 37: Port e is not connected to this instance
Completed static elaboration
Compiling module count_digits_low
Compiling module count_digits_high
Compiling module float_add
Compiling module float_sub
Compiling module float_mul
Compiling module float_div
Compiling module float_calc
Compiling module test_float_calc
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable Y:/Desktop/calc/test_float_calc_isim_beh.exe
Fuse Memory Usage: 17712 KB
Fuse CPU Usage: 358 ms
