<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i82489reg.h source code [netbsd/sys/arch/x86/include/i82489reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/include/i82489reg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>include</a>/<a href='i82489reg.h.html'>i82489reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: i82489reg.h,v 1.19 2019/06/14 05:59:39 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998, 2008 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Frank van der Linden.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Registers and constants for the 82489DX and Pentium (and up) integrated</i></td></tr>
<tr><th id="35">35</th><td><i> * "local" APIC.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_ID" data-ref="_M/LAPIC_ID">LAPIC_ID</dfn>	0x020	/* ID. (xAPIC: RW, x2APIC: RO) */</u></td></tr>
<tr><th id="39">39</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_ID_MASK" data-ref="_M/LAPIC_ID_MASK">LAPIC_ID_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="40">40</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_ID_SHIFT" data-ref="_M/LAPIC_ID_SHIFT">LAPIC_ID_SHIFT</dfn>		24</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/LAPIC_VERS" data-ref="_M/LAPIC_VERS">LAPIC_VERS</dfn>	0x030	/* Version. RO */</u></td></tr>
<tr><th id="43">43</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_VERSION_MASK" data-ref="_M/LAPIC_VERSION_MASK">LAPIC_VERSION_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="44">44</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_VERSION_LVT_MASK" data-ref="_M/LAPIC_VERSION_LVT_MASK">LAPIC_VERSION_LVT_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="45">45</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_VERSION_LVT_SHIFT" data-ref="_M/LAPIC_VERSION_LVT_SHIFT">LAPIC_VERSION_LVT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="46">46</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_VERSION_DIRECTED_EOI" data-ref="_M/LAPIC_VERSION_DIRECTED_EOI">LAPIC_VERSION_DIRECTED_EOI</dfn> 0x01000000</u></td></tr>
<tr><th id="47">47</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_VERSION_EXTAPIC_SPACE" data-ref="_M/LAPIC_VERSION_EXTAPIC_SPACE">LAPIC_VERSION_EXTAPIC_SPACE</dfn> 0x80000000</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/LAPIC_TPRI" data-ref="_M/LAPIC_TPRI">LAPIC_TPRI</dfn>	0x080	/* Task Prio. RW */</u></td></tr>
<tr><th id="50">50</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_TPRI_MASK" data-ref="_M/LAPIC_TPRI_MASK">LAPIC_TPRI_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="51">51</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_TPRI_INT_MASK" data-ref="_M/LAPIC_TPRI_INT_MASK">LAPIC_TPRI_INT_MASK</dfn>	0x000000f0</u></td></tr>
<tr><th id="52">52</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_TPRI_SUB_MASK" data-ref="_M/LAPIC_TPRI_SUB_MASK">LAPIC_TPRI_SUB_MASK</dfn>	0x0000000f</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/LAPIC_APRI" data-ref="_M/LAPIC_APRI">LAPIC_APRI</dfn>	0x090	/* Arbitration prio (xAPIC: RO, x2APIC: NA) */</u></td></tr>
<tr><th id="55">55</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_APRI_MASK" data-ref="_M/LAPIC_APRI_MASK">LAPIC_APRI_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/LAPIC_PPRI" data-ref="_M/LAPIC_PPRI">LAPIC_PPRI</dfn>	0x0a0	/* Processor prio. RO */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/LAPIC_EOI" data-ref="_M/LAPIC_EOI">LAPIC_EOI</dfn>	0x0b0	/* End Int. W */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/LAPIC_RRR" data-ref="_M/LAPIC_RRR">LAPIC_RRR</dfn>	0x0c0	/* Remote read (xAPIC: RO, x2APIC: NA) */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LDR" data-ref="_M/LAPIC_LDR">LAPIC_LDR</dfn>	0x0d0	/* Logical dest. (xAPIC: RW, x2APIC: RO) */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DFR" data-ref="_M/LAPIC_DFR">LAPIC_DFR</dfn>	0x0e0	/* Dest. format (xAPIC: RW, x2APIC: NA) */</u></td></tr>
<tr><th id="63">63</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DFR_MASK" data-ref="_M/LAPIC_DFR_MASK">LAPIC_DFR_MASK</dfn>		0xf0000000</u></td></tr>
<tr><th id="64">64</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DFR_FLAT" data-ref="_M/LAPIC_DFR_FLAT">LAPIC_DFR_FLAT</dfn>		0xf0000000</u></td></tr>
<tr><th id="65">65</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DFR_CLUSTER" data-ref="_M/LAPIC_DFR_CLUSTER">LAPIC_DFR_CLUSTER</dfn>	0x00000000</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/LAPIC_SVR" data-ref="_M/LAPIC_SVR">LAPIC_SVR</dfn>	0x0f0	/* Spurious intvec RW */</u></td></tr>
<tr><th id="68">68</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_VECTOR_MASK" data-ref="_M/LAPIC_SVR_VECTOR_MASK">LAPIC_SVR_VECTOR_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="69">69</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_VEC_FIX" data-ref="_M/LAPIC_SVR_VEC_FIX">LAPIC_SVR_VEC_FIX</dfn>	0x0000000f</u></td></tr>
<tr><th id="70">70</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_VEC_PROG" data-ref="_M/LAPIC_SVR_VEC_PROG">LAPIC_SVR_VEC_PROG</dfn>	0x000000f0</u></td></tr>
<tr><th id="71">71</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_ENABLE" data-ref="_M/LAPIC_SVR_ENABLE">LAPIC_SVR_ENABLE</dfn>		0x00000100</u></td></tr>
<tr><th id="72">72</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_SWEN" data-ref="_M/LAPIC_SVR_SWEN">LAPIC_SVR_SWEN</dfn>		0x00000100</u></td></tr>
<tr><th id="73">73</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_FOCUS" data-ref="_M/LAPIC_SVR_FOCUS">LAPIC_SVR_FOCUS</dfn>		0x00000200</u></td></tr>
<tr><th id="74">74</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_FDIS" data-ref="_M/LAPIC_SVR_FDIS">LAPIC_SVR_FDIS</dfn>		0x00000200</u></td></tr>
<tr><th id="75">75</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SVR_EOI_BC_DIS" data-ref="_M/LAPIC_SVR_EOI_BC_DIS">LAPIC_SVR_EOI_BC_DIS</dfn>	0x00001000</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/LAPIC_ISR" data-ref="_M/LAPIC_ISR">LAPIC_ISR</dfn>	0x100	/* In-Service Status RO */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/LAPIC_TMR" data-ref="_M/LAPIC_TMR">LAPIC_TMR</dfn>	0x180	/* Trigger Mode RO */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/LAPIC_IRR" data-ref="_M/LAPIC_IRR">LAPIC_IRR</dfn>	0x200	/* Interrupt Req RO */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/LAPIC_ESR" data-ref="_M/LAPIC_ESR">LAPIC_ESR</dfn>	0x280	/* Err status. RW */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* Common definitions for ICR, LVT and MSIDATA */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/LAPIC_VECTOR_MASK" data-ref="_M/LAPIC_VECTOR_MASK">LAPIC_VECTOR_MASK</dfn>    __BITS(7, 0)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_MASK" data-ref="_M/LAPIC_DLMODE_MASK">LAPIC_DLMODE_MASK</dfn>    __BITS(10, 8)	/* Delivery Mode */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_FIXED" data-ref="_M/LAPIC_DLMODE_FIXED">LAPIC_DLMODE_FIXED</dfn>   __SHIFTIN(0, LAPIC_DLMODE_MASK)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_LOW" data-ref="_M/LAPIC_DLMODE_LOW">LAPIC_DLMODE_LOW</dfn>     __SHIFTIN(1, LAPIC_DLMODE_MASK) /* NA in x2APIC */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_SMI" data-ref="_M/LAPIC_DLMODE_SMI">LAPIC_DLMODE_SMI</dfn>     __SHIFTIN(2, LAPIC_DLMODE_MASK)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_NMI" data-ref="_M/LAPIC_DLMODE_NMI">LAPIC_DLMODE_NMI</dfn>     __SHIFTIN(4, LAPIC_DLMODE_MASK)</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_INIT" data-ref="_M/LAPIC_DLMODE_INIT">LAPIC_DLMODE_INIT</dfn>    __SHIFTIN(5, LAPIC_DLMODE_MASK)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_STARTUP" data-ref="_M/LAPIC_DLMODE_STARTUP">LAPIC_DLMODE_STARTUP</dfn> __SHIFTIN(6, LAPIC_DLMODE_MASK) /* NA in LVT,MSI*/</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLMODE_EXTINT" data-ref="_M/LAPIC_DLMODE_EXTINT">LAPIC_DLMODE_EXTINT</dfn>  __SHIFTIN(7, LAPIC_DLMODE_MASK) /* NA in x2APIC */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLSTAT_BUSY" data-ref="_M/LAPIC_DLSTAT_BUSY">LAPIC_DLSTAT_BUSY</dfn>    __BIT(12)	/* NA in x2APIC nor MSI */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DLSTAT_IDLE" data-ref="_M/LAPIC_DLSTAT_IDLE">LAPIC_DLSTAT_IDLE</dfn>    0x00000000</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LEVEL_MASK" data-ref="_M/LAPIC_LEVEL_MASK">LAPIC_LEVEL_MASK</dfn>     __BIT(14)	/* LAPIC_LVT_LINT_RIRR in LVT LINT */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LEVEL_ASSERT" data-ref="_M/LAPIC_LEVEL_ASSERT">LAPIC_LEVEL_ASSERT</dfn>   LAPIC_LEVEL_MASK</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LEVEL_DEASSERT" data-ref="_M/LAPIC_LEVEL_DEASSERT">LAPIC_LEVEL_DEASSERT</dfn> 0x00000000</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/LAPIC_TRIGMODE_MASK" data-ref="_M/LAPIC_TRIGMODE_MASK">LAPIC_TRIGMODE_MASK</dfn>   __BIT(15)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/LAPIC_TRIGMODE_EDGE" data-ref="_M/LAPIC_TRIGMODE_EDGE">LAPIC_TRIGMODE_EDGE</dfn>   0x00000000</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/LAPIC_TRIGMODE_LEVEL" data-ref="_M/LAPIC_TRIGMODE_LEVEL">LAPIC_TRIGMODE_LEVEL</dfn>  LAPIC_TRIGMODE_MASK</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* Common definitions for LVT */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_MASKED" data-ref="_M/LAPIC_LVT_MASKED">LAPIC_LVT_MASKED</dfn>     __BIT(16)</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_CMCI" data-ref="_M/LAPIC_LVT_CMCI">LAPIC_LVT_CMCI</dfn>	0x2f0	/* Loc.vec (CMCI) RW */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/LAPIC_ICRLO" data-ref="_M/LAPIC_ICRLO">LAPIC_ICRLO</dfn>	0x300	/* Int. cmd. (xAPIC: RW, x2APIC: RW64) */</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DSTMODE_MASK" data-ref="_M/LAPIC_DSTMODE_MASK">LAPIC_DSTMODE_MASK</dfn>	__BIT(11)</u></td></tr>
<tr><th id="111">111</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DSTMODE_PHYS" data-ref="_M/LAPIC_DSTMODE_PHYS">LAPIC_DSTMODE_PHYS</dfn>	__SHIFTIN(0, LAPIC_DSTMODE_MASK)</u></td></tr>
<tr><th id="112">112</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DSTMODE_LOG" data-ref="_M/LAPIC_DSTMODE_LOG">LAPIC_DSTMODE_LOG</dfn>	__SHIFTIN(1, LAPIC_DSTMODE_MASK)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DEST_MASK" data-ref="_M/LAPIC_DEST_MASK">LAPIC_DEST_MASK</dfn>		__BITS(19, 18)</u></td></tr>
<tr><th id="115">115</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DEST_DEFAULT" data-ref="_M/LAPIC_DEST_DEFAULT">LAPIC_DEST_DEFAULT</dfn>	__SHIFTIN(0, LAPIC_DEST_MASK)</u></td></tr>
<tr><th id="116">116</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DEST_SELF" data-ref="_M/LAPIC_DEST_SELF">LAPIC_DEST_SELF</dfn>		__SHIFTIN(1, LAPIC_DEST_MASK)</u></td></tr>
<tr><th id="117">117</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DEST_ALLINCL" data-ref="_M/LAPIC_DEST_ALLINCL">LAPIC_DEST_ALLINCL</dfn>	__SHIFTIN(2, LAPIC_DEST_MASK)</u></td></tr>
<tr><th id="118">118</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DEST_ALLEXCL" data-ref="_M/LAPIC_DEST_ALLEXCL">LAPIC_DEST_ALLEXCL</dfn>	__SHIFTIN(3, LAPIC_DEST_MASK)</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/LAPIC_ICRHI" data-ref="_M/LAPIC_ICRHI">LAPIC_ICRHI</dfn>	0x310	/* Int. cmd. (xAPIC: RW, x2APIC: NA) */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_TIMER" data-ref="_M/LAPIC_LVT_TIMER">LAPIC_LVT_TIMER</dfn>	0x320	/* Loc.vec.(timer) RW */</u></td></tr>
<tr><th id="123">123</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_TMM" data-ref="_M/LAPIC_LVT_TMM">LAPIC_LVT_TMM</dfn>		__BITS(18, 17)</u></td></tr>
<tr><th id="124">124</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_TMM_ONESHOT" data-ref="_M/LAPIC_LVT_TMM_ONESHOT">LAPIC_LVT_TMM_ONESHOT</dfn>	__SHIFTIN(0, LAPIC_LVT_TMM)</u></td></tr>
<tr><th id="125">125</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_TMM_PERIODIC" data-ref="_M/LAPIC_LVT_TMM_PERIODIC">LAPIC_LVT_TMM_PERIODIC</dfn>	__SHIFTIN(1, LAPIC_LVT_TMM)</u></td></tr>
<tr><th id="126">126</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_TMM_TSCDLT" data-ref="_M/LAPIC_LVT_TMM_TSCDLT">LAPIC_LVT_TMM_TSCDLT</dfn>	__SHIFTIN(2, LAPIC_LVT_TMM)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_THERM" data-ref="_M/LAPIC_LVT_THERM">LAPIC_LVT_THERM</dfn>	0x330	/* Loc.vec (Thermal) RW */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_PCINT" data-ref="_M/LAPIC_LVT_PCINT">LAPIC_LVT_PCINT</dfn>	0x340	/* Loc.vec (Perf Mon) RW */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_LINT0" data-ref="_M/LAPIC_LVT_LINT0">LAPIC_LVT_LINT0</dfn>	0x350	/* Loc.vec (LINT0) RW */</u></td></tr>
<tr><th id="131">131</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_LINT_INP_POL" data-ref="_M/LAPIC_LVT_LINT_INP_POL">LAPIC_LVT_LINT_INP_POL</dfn>	__BIT(13)</u></td></tr>
<tr><th id="132">132</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_LVT_LINT_RIRR" data-ref="_M/LAPIC_LVT_LINT_RIRR">LAPIC_LVT_LINT_RIRR</dfn>	__BIT(14)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_LINT1" data-ref="_M/LAPIC_LVT_LINT1">LAPIC_LVT_LINT1</dfn>	0x360	/* Loc.vec (LINT1) RW */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/LAPIC_LVT_ERR" data-ref="_M/LAPIC_LVT_ERR">LAPIC_LVT_ERR</dfn>	0x370	/* Loc.vec (ERROR) RW */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/LAPIC_ICR_TIMER" data-ref="_M/LAPIC_ICR_TIMER">LAPIC_ICR_TIMER</dfn>	0x380	/* Initial count RW */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/LAPIC_CCR_TIMER" data-ref="_M/LAPIC_CCR_TIMER">LAPIC_CCR_TIMER</dfn>	0x390	/* Current count RO */</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/LAPIC_DCR_TIMER" data-ref="_M/LAPIC_DCR_TIMER">LAPIC_DCR_TIMER</dfn>	0x3e0	/* Divisor config RW */</u></td></tr>
<tr><th id="140">140</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV1" data-ref="_M/LAPIC_DCRT_DIV1">LAPIC_DCRT_DIV1</dfn>		0x0b</u></td></tr>
<tr><th id="141">141</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV2" data-ref="_M/LAPIC_DCRT_DIV2">LAPIC_DCRT_DIV2</dfn>		0x00</u></td></tr>
<tr><th id="142">142</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV4" data-ref="_M/LAPIC_DCRT_DIV4">LAPIC_DCRT_DIV4</dfn>		0x01</u></td></tr>
<tr><th id="143">143</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV8" data-ref="_M/LAPIC_DCRT_DIV8">LAPIC_DCRT_DIV8</dfn>		0x02</u></td></tr>
<tr><th id="144">144</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV16" data-ref="_M/LAPIC_DCRT_DIV16">LAPIC_DCRT_DIV16</dfn>		0x03</u></td></tr>
<tr><th id="145">145</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV32" data-ref="_M/LAPIC_DCRT_DIV32">LAPIC_DCRT_DIV32</dfn>		0x08</u></td></tr>
<tr><th id="146">146</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV64" data-ref="_M/LAPIC_DCRT_DIV64">LAPIC_DCRT_DIV64</dfn>		0x09</u></td></tr>
<tr><th id="147">147</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_DCRT_DIV128" data-ref="_M/LAPIC_DCRT_DIV128">LAPIC_DCRT_DIV128</dfn>	0x0a</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/LAPIC_SELF_IPI" data-ref="_M/LAPIC_SELF_IPI">LAPIC_SELF_IPI</dfn>	0x3f0	/* SELF IPI (xAPIC: NA, x2APIC: W) */</u></td></tr>
<tr><th id="150">150</th><td><u>#	define <dfn class="macro" id="_M/LAPIC_SELF_IPI_VEC_MASK" data-ref="_M/LAPIC_SELF_IPI_VEC_MASK">LAPIC_SELF_IPI_VEC_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/LAPIC_MSIADDR_BASE" data-ref="_M/LAPIC_MSIADDR_BASE">LAPIC_MSIADDR_BASE</dfn>	0xfee00000</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_MSIADDR_DSTID_MASK" data-ref="_M/LAPIC_MSIADDR_DSTID_MASK">LAPIC_MSIADDR_DSTID_MASK</dfn>	__BITS(19, 12)</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_MSIADDR_RSVD0_MASK" data-ref="_M/LAPIC_MSIADDR_RSVD0_MASK">LAPIC_MSIADDR_RSVD0_MASK</dfn>	__BITS(11, 4)</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_MSIADDR_RH" data-ref="_M/LAPIC_MSIADDR_RH">LAPIC_MSIADDR_RH</dfn>		__BIT(3)</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_MSIADDR_DM" data-ref="_M/LAPIC_MSIADDR_DM">LAPIC_MSIADDR_DM</dfn>		__BIT(2)</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/LAPIC_MSIADDR_RSVD1_MASK" data-ref="_M/LAPIC_MSIADDR_RSVD1_MASK">LAPIC_MSIADDR_RSVD1_MASK</dfn>	__BITS(1, 0)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/LAPIC_BASE" data-ref="_M/LAPIC_BASE">LAPIC_BASE</dfn>		0xfee00000</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/LAPIC_IRQ_MASK" data-ref="_M/LAPIC_IRQ_MASK">LAPIC_IRQ_MASK</dfn>(i)	(1 &lt;&lt; ((i) + 1))</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* Extended APIC registers, valid when CPUID features4 EAPIC is present */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_FR" data-ref="_M/LEAPIC_FR">LEAPIC_FR</dfn>	0x400	/* Feature register */</u></td></tr>
<tr><th id="165">165</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_FR_ELC" data-ref="_M/LEAPIC_FR_ELC">LEAPIC_FR_ELC</dfn>		__BITS(23,16) /* Ext. Lvt Count RO */</u></td></tr>
<tr><th id="166">166</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_FR_EIDCAP" data-ref="_M/LEAPIC_FR_EIDCAP">LEAPIC_FR_EIDCAP</dfn>		__BIT(2)     /* Ext. Apic ID Cap. RO */</u></td></tr>
<tr><th id="167">167</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_FR_SEIOCAP" data-ref="_M/LEAPIC_FR_SEIOCAP">LEAPIC_FR_SEIOCAP</dfn>	__BIT(1)     /* Specific EOI Cap. RO */</u></td></tr>
<tr><th id="168">168</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_FR_IERCAP" data-ref="_M/LEAPIC_FR_IERCAP">LEAPIC_FR_IERCAP</dfn>		__BIT(0)     /* Intr. Enable Reg. RO */</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_CR" data-ref="_M/LEAPIC_CR">LEAPIC_CR</dfn>	0x410	/* Control Register */</u></td></tr>
<tr><th id="171">171</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_CR_EID_ENABLE" data-ref="_M/LEAPIC_CR_EID_ENABLE">LEAPIC_CR_EID_ENABLE</dfn>	__BIT(2)     /* Ext. Apic ID enable */</u></td></tr>
<tr><th id="172">172</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_CR_SEOI_ENABLE" data-ref="_M/LEAPIC_CR_SEOI_ENABLE">LEAPIC_CR_SEOI_ENABLE</dfn>	__BIT(1)     /* Specific EOI enable */</u></td></tr>
<tr><th id="173">173</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_CR_IER_ENABLE" data-ref="_M/LEAPIC_CR_IER_ENABLE">LEAPIC_CR_IER_ENABLE</dfn>	__BIT(0)     /* Enable writes to IER */</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_SEOIR" data-ref="_M/LEAPIC_SEOIR">LEAPIC_SEOIR</dfn>	0x420	/* Specific EOI Register */</u></td></tr>
<tr><th id="176">176</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_SEOI_VEC" data-ref="_M/LEAPIC_SEOI_VEC">LEAPIC_SEOI_VEC</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_480" data-ref="_M/LEAPIC_IER_480">LEAPIC_IER_480</dfn>	0x480	/* Interrupts 0-31 */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_490" data-ref="_M/LEAPIC_IER_490">LEAPIC_IER_490</dfn>	0x490	/* Interrupts 32-63 */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_4B0" data-ref="_M/LEAPIC_IER_4B0">LEAPIC_IER_4B0</dfn>	0x4B0	/* Interrupts 64-95 */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_4C0" data-ref="_M/LEAPIC_IER_4C0">LEAPIC_IER_4C0</dfn>	0x4C0	/* Interrupts 96-127 */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_4D0" data-ref="_M/LEAPIC_IER_4D0">LEAPIC_IER_4D0</dfn>	0x4D0	/* Interrupts 128-159 */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_4E0" data-ref="_M/LEAPIC_IER_4E0">LEAPIC_IER_4E0</dfn>	0x4E0	/* Interrupts 160-191 */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_IER_4F0" data-ref="_M/LEAPIC_IER_4F0">LEAPIC_IER_4F0</dfn>	0x4F0	/* Interrupts 192-255 */</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* Extended Local Vector Table Entries */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_500" data-ref="_M/LEAPIC_LVTR_500">LEAPIC_LVTR_500</dfn>	0x500</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_504" data-ref="_M/LEAPIC_LVTR_504">LEAPIC_LVTR_504</dfn>	0x504</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_508" data-ref="_M/LEAPIC_LVTR_508">LEAPIC_LVTR_508</dfn>	0x508</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_50C" data-ref="_M/LEAPIC_LVTR_50C">LEAPIC_LVTR_50C</dfn>	0x50C</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_510" data-ref="_M/LEAPIC_LVTR_510">LEAPIC_LVTR_510</dfn>	0x510</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_514" data-ref="_M/LEAPIC_LVTR_514">LEAPIC_LVTR_514</dfn>	0x514</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_518" data-ref="_M/LEAPIC_LVTR_518">LEAPIC_LVTR_518</dfn>	0x518</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_51C" data-ref="_M/LEAPIC_LVTR_51C">LEAPIC_LVTR_51C</dfn>	0x51C</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_520" data-ref="_M/LEAPIC_LVTR_520">LEAPIC_LVTR_520</dfn>	0x520</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_524" data-ref="_M/LEAPIC_LVTR_524">LEAPIC_LVTR_524</dfn>	0x524</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_528" data-ref="_M/LEAPIC_LVTR_528">LEAPIC_LVTR_528</dfn>	0x528</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_52C" data-ref="_M/LEAPIC_LVTR_52C">LEAPIC_LVTR_52C</dfn>	0x52C</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/LEAPIC_LVTR_530" data-ref="_M/LEAPIC_LVTR_530">LEAPIC_LVTR_530</dfn>	0x530</u></td></tr>
<tr><th id="200">200</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_LVTR_MASK" data-ref="_M/LEAPIC_LVTR_MASK">LEAPIC_LVTR_MASK</dfn>		__BIT(16)     /* interrupt masked RW */</u></td></tr>
<tr><th id="201">201</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_LVTR_DSTAT" data-ref="_M/LEAPIC_LVTR_DSTAT">LEAPIC_LVTR_DSTAT</dfn>	__BIT(12)	/* delivery state RO */</u></td></tr>
<tr><th id="202">202</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_LVTR_MSGTYPE" data-ref="_M/LEAPIC_LVTR_MSGTYPE">LEAPIC_LVTR_MSGTYPE</dfn>	__BITS(10,8)	/* Message type */</u></td></tr>
<tr><th id="203">203</th><td><u>#	define <dfn class="macro" id="_M/LEAPIC_LVTR_VEC" data-ref="_M/LEAPIC_LVTR_VEC">LEAPIC_LVTR_VEC</dfn>		__BITS(7,0)	/* the intr. vector */</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../amd64/amd64/db_interface.c.html'>netbsd/sys/arch/amd64/amd64/db_interface.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
