// Seed: 1262574130
module module_0 (
    id_1
);
  output reg id_1;
  always id_1 = 1;
  wire [-1 : -1] id_2;
  logic id_3;
  ;
  assign id_1 = id_2;
  assign module_1.id_19 = 0;
  assign id_1 = id_3;
  wire id_4 = id_3;
  real [-1 : -1] id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd27
) (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    input wor id_4,
    output tri1 id_5,
    input uwire id_6
    , id_21,
    input wire id_7
    , id_22,
    output tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wire id_11
    , id_23,
    input wand void _id_12,
    output supply0 id_13,
    input wire id_14,
    output tri id_15,
    input wand id_16,
    input uwire id_17,
    input supply0 id_18,
    output supply0 id_19
);
  assign id_13 = id_10;
  union packed {
    logic id_24;
    logic id_25;
    logic id_26;
    logic id_27[id_12 : 1];
  } id_28;
  initial id_28.id_26 = 1;
  module_0 modCall_1 (id_28.id_26);
endmodule
