//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_35, debug
.address_size 64

	// .weak	cudaMalloc
.visible .func _Z10Curates_cafffRfS_S_S_
(
	.param .b32 _Z10Curates_cafffRfS_S_S__param_0,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_1,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_2,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_3,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_4,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_5,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_6
)
;
.visible .func _Z10Curates_kmffffffRfS_S_S_
(
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_9
)
;
.visible .func _Z10Curates_kvffffffRfS_S_S_
(
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_9
)
;
.visible .func _Z10Curates_nafffffffffffffRfS_S_S_
(
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_16
)
;
.visible .const .align 4 .b8 cCm[1536];
.visible .const .align 8 .b8 cE[3072];
.visible .const .align 8 .b8 cF[3072];
.visible .const .align 2 .b8 cFIdxs[4608];
.visible .const .align 2 .b8 cKs[768];
.visible .const .align 2 .b8 cSegToComp[768];
.visible .const .align 2 .b8 cBoolModel[4608];
.visible .const .align 2 .b8 cRelStarts[198];
.visible .const .align 2 .b8 cRelEnds[198];
.visible .const .align 2 .b8 cFathers[198];
.visible .const .align 2 .b8 cRelVec[372];
.visible .const .align 2 .b8 cSegStartI[374];
.visible .const .align 2 .b8 cSegEndI[374];
.visible .const .align 2 .b8 cCompByLevel32[1792];
.visible .const .align 2 .b8 cCompByFLevel32[1792];
.visible .const .align 2 .b8 cLRelStarts[48];
.visible .const .align 2 .b8 cLRelEnds[48];
.visible .const .align 2 .b8 cFLRelStarts[46];
.visible .const .align 2 .b8 cFLRelEnds[46];
.visible .const .align 2 .b8 cSonNoVec[768];
.extern .shared .align 1 .b8 smem[];

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.local .align 8 .b8 	__local_depot0[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<4>;


	.loc 3 64 1
func_begin0:
	.loc	3 0 0

	.loc 3 64 1

	mov.u64 	%rd3, __local_depot0;
	cvta.local.u64 	%SP, %rd3;
	ld.param.u64 	%rd1, [cudaMalloc_param_0];
	ld.param.u64 	%rd2, [cudaMalloc_param_1];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	mov.u32 	%r1, 30;
func_exec_begin0:
	.loc	3 66 3
tmp0:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp1:
func_end0:
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.local .align 8 .b8 	__local_depot1[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<4>;


	.loc 3 69 1
func_begin1:
	.loc	3 0 0

	.loc 3 69 1

	mov.u64 	%rd3, __local_depot1;
	cvta.local.u64 	%SP, %rd3;
	ld.param.u64 	%rd1, [cudaFuncGetAttributes_param_0];
	ld.param.u64 	%rd2, [cudaFuncGetAttributes_param_1];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	mov.u32 	%r1, 30;
func_exec_begin1:
	.loc	3 71 3
tmp2:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp3:
func_end1:
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.local .align 8 .b8 	__local_depot2[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<3>;


	.loc 3 74 1
func_begin2:
	.loc	3 0 0

	.loc 3 74 1

	mov.u64 	%rd2, __local_depot2;
	cvta.local.u64 	%SP, %rd2;
	ld.param.u64 	%rd1, [cudaDeviceGetAttribute_param_0];
	ld.param.u32 	%r1, [cudaDeviceGetAttribute_param_1];
	ld.param.u32 	%r2, [cudaDeviceGetAttribute_param_2];
	st.u64 	[%SP+0], %rd1;
	st.u32 	[%SP+8], %r1;
	st.u32 	[%SP+12], %r2;
	mov.u32 	%r3, 30;
func_exec_begin2:
	.loc	3 76 3
tmp4:
	mov.b32 	%r4, %r3;
	st.param.b32	[func_retval0+0], %r4;
	ret;
tmp5:
func_end2:
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.local .align 8 .b8 	__local_depot3[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<3>;
	.reg .b64 	%rd<3>;


	.loc 3 79 1
func_begin3:
	.loc	3 0 0

	.loc 3 79 1

	mov.u64 	%rd2, __local_depot3;
	cvta.local.u64 	%SP, %rd2;
	ld.param.u64 	%rd1, [cudaGetDevice_param_0];
	st.u64 	[%SP+0], %rd1;
	mov.u32 	%r1, 30;
func_exec_begin3:
	.loc	3 81 3
tmp6:
	mov.b32 	%r2, %r1;
	st.param.b32	[func_retval0+0], %r2;
	ret;
tmp7:
func_end3:
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.local .align 8 .b8 	__local_depot4[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<5>;


	.loc 3 84 1
func_begin4:
	.loc	3 0 0

	.loc 3 84 1

	mov.u64 	%rd4, __local_depot4;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0];
	ld.param.u64 	%rd2, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1];
	ld.param.u32 	%r1, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2];
	ld.param.u64 	%rd3, [cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.u32 	[%SP+16], %r1;
	st.u64 	[%SP+24], %rd3;
	mov.u32 	%r2, 30;
func_exec_begin4:
	.loc	3 86 3
tmp8:
	mov.b32 	%r3, %r2;
	st.param.b32	[func_retval0+0], %r3;
	ret;
tmp9:
func_end4:
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.local .align 8 .b8 	__local_depot5[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	.loc 3 89 1
func_begin5:
	.loc	3 0 0

	.loc 3 89 1

	mov.u64 	%rd4, __local_depot5;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0];
	ld.param.u64 	%rd2, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1];
	ld.param.u32 	%r1, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2];
	ld.param.u64 	%rd3, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3];
	ld.param.u32 	%r2, [cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.u32 	[%SP+16], %r1;
	st.u64 	[%SP+24], %rd3;
	st.u32 	[%SP+32], %r2;
	mov.u32 	%r3, 30;
func_exec_begin5:
	.loc	3 91 3
tmp10:
	mov.b32 	%r4, %r3;
	st.param.b32	[func_retval0+0], %r4;
	ret;
tmp11:
func_end5:
}

	// .weak	_Z3expf
.weak .func  (.param .b32 func_retval0) _Z3expf(
	.param .b32 _Z3expf_param_0
)
{
	.reg .f32 	%f<6>;


	.loc 7 106 1
func_begin6:
	.loc	7 0 0

	.loc 7 106 1

	ld.param.f32 	%f1, [_Z3expf_param_0];
	mov.f32 	%f2, %f1;
tmp12:
func_exec_begin6:
	.loc	7 108 8
	bra.uni	tmp13;
tmp13:
	.loc	5 1297 12
	mul.ftz.f32 	%f3, %f2, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f4, %f3;
tmp14:
	.loc	7 108 8
	mov.f32 	%f5, %f4;
	st.param.f32	[func_retval0+0], %f5;
	ret;
tmp15:
func_end6:
}

	// .weak	_Z4fabsf
.weak .func  (.param .b32 func_retval0) _Z4fabsf(
	.param .b32 _Z4fabsf_param_0
)
{
	.reg .f32 	%f<5>;


	.loc 7 121 1
func_begin7:
	.loc	7 0 0

	.loc 7 121 1

	ld.param.f32 	%f1, [_Z4fabsf_param_0];
	mov.f32 	%f2, %f1;
tmp16:
func_exec_begin7:
	.loc	7 123 8
	bra.uni	tmp17;
tmp17:
	.loc	4 609 10
	abs.ftz.f32 	%f3, %f2;
tmp18:
	.loc	7 123 8
	mov.f32 	%f4, %f3;
	st.param.f32	[func_retval0+0], %f4;
	ret;
tmp19:
func_end7:
}

	// .weak	_Z3powff
.weak .func  (.param .b32 func_retval0) _Z3powff(
	.param .b32 _Z3powff_param_0,
	.param .b32 _Z3powff_param_1
)
{
	.reg .f32 	%f<9>;


	.loc 7 248 1
func_begin8:
	.loc	7 0 0

	.loc 7 248 1

	ld.param.f32 	%f1, [_Z3powff_param_0];
	ld.param.f32 	%f2, [_Z3powff_param_1];
	mov.f32 	%f3, %f1;
tmp20:
	mov.f32 	%f4, %f2;
tmp21:
func_exec_begin8:
	.loc	7 251 8
	bra.uni	tmp22;
tmp22:
	.loc	5 1586 12
	lg2.approx.ftz.f32 	%f5, %f3;
	mul.ftz.f32 	%f6, %f4, %f5;
	ex2.approx.ftz.f32 	%f7, %f6;
tmp23:
	.loc	7 251 8
	mov.f32 	%f8, %f7;
	st.param.f32	[func_retval0+0], %f8;
	ret;
tmp24:
func_end8:
}

.func _ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv(

)
{



	.loc 4 168 1
func_begin9:
	.loc	4 0 0

	.loc 4 168 1

func_exec_begin9:
	.loc	4 170 1
	bar.sync 	0;
tmp25:
	.loc	4 171 2
	ret;
tmp26:
func_end9:
}

	// .globl	_Z9Cuefun_caf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_caf(
	.param .b32 _Z9Cuefun_caf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 82 1
func_begin10:
	.loc	8 0 0

	.loc 8 82 1

	ld.param.f32 	%f4, [_Z9Cuefun_caf_param_0];
func_exec_begin10:
	.loc	8 83 15
tmp27:
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 0
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB10_2;
	bra.uni 	BB10_1;

BB10_1:
	.loc	8 84 1
tmp28:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp29:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp30:
	.loc	8 84 26
	bra.uni	tmp31;
tmp31:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp32:
	.loc	8 84 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB10_3;
tmp33:

BB10_2:
	.loc	8 86 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 86 49
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 1
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp34:
	.loc	8 86 16
	bra.uni	tmp35;
tmp35:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp36:
	.loc	8 86 16
	mov.f32 	%f16, %f10;
tmp37:

BB10_3:
	.loc	8 87 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp38:
func_end10:
}

	// .globl	_Z9Cuefun_kmf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_kmf(
	.param .b32 _Z9Cuefun_kmf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 89 1
func_begin11:
	.loc	8 0 0

	.loc 8 89 1

	ld.param.f32 	%f4, [_Z9Cuefun_kmf_param_0];
func_exec_begin11:
	.loc	8 90 15
tmp39:
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 2
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB11_2;
	bra.uni 	BB11_1;

BB11_1:
	.loc	8 91 1
tmp40:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp41:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp42:
	.loc	8 91 26
	bra.uni	tmp43;
tmp43:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp44:
	.loc	8 91 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB11_3;
tmp45:

BB11_2:
	.loc	8 93 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 93 49
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 3
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp46:
	.loc	8 93 16
	bra.uni	tmp47;
tmp47:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp48:
	.loc	8 93 16
	mov.f32 	%f16, %f10;
tmp49:

BB11_3:
	.loc	8 94 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp50:
func_end11:
}

	// .globl	_Z9Cuefun_kvf
.visible .func  (.param .b32 func_retval0) _Z9Cuefun_kvf(
	.param .b32 _Z9Cuefun_kvf_param_0
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<5>;


	.loc 8 96 1
func_begin12:
	.loc	8 0 0

	.loc 8 96 1

	ld.param.f32 	%f4, [_Z9Cuefun_kvf_param_0];
func_exec_begin12:
	.loc	8 97 15
tmp51:
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f5, [retval0+0];
	
	//{
	}// Callseq End 4
	cvt.ftz.f64.f32	%fd1, %f5;
	setp.lt.f64	%p1, %fd1, 0d3F1A36E2EB1C432D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB12_2;
	bra.uni 	BB12_1;

BB12_1:
	.loc	8 98 1
tmp52:
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd4;
tmp53:
	mov.f32 	%f12, 0f40000000;
	mov.f32 	%f13, %f12;
tmp54:
	.loc	8 98 26
	bra.uni	tmp55;
tmp55:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f14, %f11, %f13;
	mov.f32 	%f15, 0f3F800000;
tmp56:
	.loc	8 98 26
	sub.ftz.f32 	%f16, %f15, %f14;
	bra.uni 	BB12_3;
tmp57:

BB12_2:
	.loc	8 100 1
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f6, %fd2;
	.loc	8 100 49
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 5
	sub.ftz.f32 	%f8, %f7, 0f3F800000;
	cvt.ftz.f64.f32	%fd3, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd3;
tmp58:
	.loc	8 100 16
	bra.uni	tmp59;
tmp59:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f10, %f6, %f9;
tmp60:
	.loc	8 100 16
	mov.f32 	%f16, %f10;
tmp61:

BB12_3:
	.loc	8 101 1
	st.param.f32	[func_retval0+0], %f16;
	ret;
tmp62:
func_end12:
}

	// .globl	_Z10Cutrap0_naffff
.visible .func  (.param .b32 func_retval0) _Z10Cutrap0_naffff(
	.param .b32 _Z10Cutrap0_naffff_param_0,
	.param .b32 _Z10Cutrap0_naffff_param_1,
	.param .b32 _Z10Cutrap0_naffff_param_2,
	.param .b32 _Z10Cutrap0_naffff_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<27>;
	.reg .f64 	%fd<8>;


	.loc 8 103 1
func_begin13:
	.loc	8 0 0

	.loc 8 103 1

	ld.param.f32 	%f4, [_Z10Cutrap0_naffff_param_0];
	ld.param.f32 	%f5, [_Z10Cutrap0_naffff_param_1];
	ld.param.f32 	%f6, [_Z10Cutrap0_naffff_param_2];
	ld.param.f32 	%f7, [_Z10Cutrap0_naffff_param_3];
func_exec_begin13:
	.loc	8 104 1
tmp63:
	sub.ftz.f32 	%f8, %f4, %f5;
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.rn.ftz.f32.f64	%f9, %fd1;
	cvt.ftz.f64.f32	%fd2, %f7;
	cvt.rn.ftz.f32.f64	%f10, %fd2;
tmp64:
	.loc	8 104 33
	bra.uni	tmp65;
tmp65:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f11, %f9, %f10;
tmp66:
	.loc	8 104 15
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f11;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z4fabsf, 
	(
	param0
	);
	ld.param.f32	%f12, [retval0+0];
	
	//{
	}// Callseq End 6
	cvt.ftz.f64.f32	%fd3, %f12;
	setp.gt.f64	%p1, %fd3, 0d3EB0C6F7A0B5ED8D;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB13_2;
	bra.uni 	BB13_1;

BB13_1:
	.loc	8 105 1
tmp67:
	sub.ftz.f32 	%f13, %f4, %f5;
	mul.ftz.f32 	%f14, %f6, %f13;
	cvt.ftz.f64.f32	%fd4, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd4;
	sub.ftz.f32 	%f16, %f4, %f5;
	neg.ftz.f32 	%f17, %f16;
	cvt.ftz.f64.f32	%fd5, %f17;
	cvt.rn.ftz.f32.f64	%f18, %fd5;
	cvt.ftz.f64.f32	%fd6, %f7;
	cvt.rn.ftz.f32.f64	%f19, %fd6;
tmp68:
	.loc	8 105 88
	bra.uni	tmp69;
tmp69:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f20, %f18, %f19;
tmp70:
	.loc	8 105 71
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f20;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f21, [retval0+0];
	
	//{
	}// Callseq End 7
	mov.f32 	%f22, 0f3F800000;
	sub.ftz.f32 	%f23, %f22, %f21;
	cvt.ftz.f64.f32	%fd7, %f23;
	cvt.rn.ftz.f32.f64	%f24, %fd7;
tmp71:
	.loc	8 105 16
	bra.uni	tmp72;
tmp72:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f25, %f15, %f24;
tmp73:
	.loc	8 105 16
	mov.f32 	%f26, %f25;
	bra.uni 	BB13_3;
tmp74:

BB13_2:
	.loc	8 107 1
	mul.ftz.f32 	%f26, %f6, %f7;
tmp75:

BB13_3:
	.loc	8 108 1
	st.param.f32	[func_retval0+0], %f26;
	ret;
tmp76:
func_end13:
}

	// .globl	_Z11Cutrates_cafffRfS_S_S_
.visible .func _Z11Cutrates_cafffRfS_S_S_(
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_cafffRfS_S_S__param_2,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_3,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_4,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_cafffRfS_S_S__param_6
)
{
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<5>;


	.loc 8 112 1
func_begin14:
	.loc	8 0 0

	.loc 8 112 1

	ld.param.f32 	%f1, [_Z11Cutrates_cafffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_cafffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_cafffRfS_S_S__param_2];
	ld.param.u64 	%rd1, [_Z11Cutrates_cafffRfS_S_S__param_3];
	ld.param.u64 	%rd2, [_Z11Cutrates_cafffRfS_S_S__param_4];
	ld.param.u64 	%rd3, [_Z11Cutrates_cafffRfS_S_S__param_5];
	ld.param.u64 	%rd4, [_Z11Cutrates_cafffRfS_S_S__param_6];
func_exec_begin14:
	.loc	8 114 1
tmp77:
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd2;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd4;
	call.uni 
	_Z10Curates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 8
tmp78:
	.loc	8 115 2
	ret;
tmp79:
func_end14:
}

	// .globl	_Z10Curates_cafffRfS_S_S_
.visible .func _Z10Curates_cafffRfS_S_S_(
	.param .b32 _Z10Curates_cafffRfS_S_S__param_0,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_1,
	.param .b32 _Z10Curates_cafffRfS_S_S__param_2,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_3,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_4,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_5,
	.param .b64 _Z10Curates_cafffRfS_S_S__param_6
)
{
	.local .align 4 .b8 	__local_depot15[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<46>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<6>;


	.loc 8 116 1
func_begin15:
	.loc	8 0 0

	.loc 8 116 1

	mov.u64 	%rd5, __local_depot15;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_cafffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_cafffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_cafffRfS_S_S__param_2];
	ld.param.u64 	%rd1, [_Z10Curates_cafffRfS_S_S__param_3];
	ld.param.u64 	%rd2, [_Z10Curates_cafffRfS_S_S__param_4];
	ld.param.u64 	%rd3, [_Z10Curates_cafffRfS_S_S__param_5];
	ld.param.u64 	%rd4, [_Z10Curates_cafffRfS_S_S__param_6];
	st.f32 	[%SP+0], %f2;
	st.f32 	[%SP+4], %f3;
func_exec_begin15:
	.loc	8 119 1
tmp80:
	add.ftz.f32 	%f4, %f1, 0f41D80000;
	neg.ftz.f32 	%f5, %f4;
	cvt.ftz.f64.f32	%fd1, %f5;
tmp81:
	mov.f64 	%fd2, 0d400E666666666666;
	mov.f64 	%fd3, %fd2;
tmp82:
	.loc	8 119 107
	bra.uni	tmp83;
tmp83:
	.loc	4 1478 3
	div.rn.f64 	%fd4, %fd1, %fd3;
tmp84:
	.loc	8 119 107
	cvt.rn.ftz.f32.f64	%f6, %fd4;
	.loc	8 119 84
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_caf, 
	(
	param0
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 9
	cvt.ftz.f64.f32	%fd5, %f7;
	mul.f64 	%fd6, %fd5, 0d3FCAC083126E978D;
	cvt.rn.ftz.f32.f64	%f8, %fd6;
tmp85:
	mov.f32 	%f9, 0fC2960000;
	.loc	8 120 1
	sub.ftz.f32 	%f10, %f9, %f1;
	cvt.ftz.f64.f32	%fd7, %f10;
	cvt.rn.ftz.f32.f64	%f11, %fd7;
tmp86:
	mov.f32 	%f12, 0f41880000;
	mov.f32 	%f13, %f12;
tmp87:
	.loc	8 120 102
	bra.uni	tmp88;
tmp88:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f14, %f11, %f13;
tmp89:
	.loc	8 120 85
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f14;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f15, [retval0+0];
	
	//{
	}// Callseq End 10
	cvt.ftz.f64.f32	%fd8, %f15;
	mul.f64 	%fd9, %fd8, 0d3FEE147AE147AE14;
	cvt.rn.ftz.f32.f64	%f16, %fd9;
tmp90:
	.loc	8 122 1
	add.ftz.f32 	%f17, %f8, %f16;
	cvt.ftz.f64.f32	%fd10, %f17;
	mov.f64 	%fd11, 0d3FD3F10FB72AD48A;
	mov.f64 	%fd12, %fd11;
tmp91:
	.loc	8 122 20
	bra.uni	tmp92;
tmp92:
	.loc	4 1478 3
	div.rn.f64 	%fd13, %fd12, %fd10;
tmp93:
	.loc	8 122 20
	cvt.rn.ftz.f32.f64	%f18, %fd13;
	st.f32 	[%rd4], %f18;
	.loc	8 123 1
	cvt.ftz.f64.f32	%fd14, %f8;
	cvt.rn.ftz.f32.f64	%f19, %fd14;
	add.ftz.f32 	%f20, %f8, %f16;
	cvt.ftz.f64.f32	%fd15, %f20;
	cvt.rn.ftz.f32.f64	%f21, %fd15;
tmp94:
	.loc	8 123 20
	bra.uni	tmp95;
tmp95:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f22, %f19, %f21;
tmp96:
	.loc	8 123 20
	st.f32 	[%rd3], %f22;
	mov.f32 	%f23, 0fC1500000;
	.loc	8 125 1
	sub.ftz.f32 	%f24, %f23, %f1;
	cvt.ftz.f64.f32	%fd16, %f24;
	cvt.rn.ftz.f32.f64	%f25, %fd16;
tmp97:
	mov.f32 	%f26, 0f42480000;
	mov.f32 	%f27, %f26;
tmp98:
	.loc	8 125 90
	bra.uni	tmp99;
tmp99:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f28, %f25, %f27;
tmp100:
	.loc	8 125 73
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f28;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f29, [retval0+0];
	
	//{
	}// Callseq End 11
	cvt.ftz.f64.f32	%fd17, %f29;
	mul.f64 	%fd18, %fd17, 0d3F3DF3300DE4C511;
	cvt.rn.ftz.f32.f64	%f30, %fd18;
tmp101:
	.loc	8 126 1
	neg.ftz.f32 	%f31, %f1;
	sub.ftz.f32 	%f32, %f31, 0f41700000;
	cvt.ftz.f64.f32	%fd19, %f32;
	cvt.rn.ftz.f32.f64	%f33, %fd19;
tmp102:
	mov.f32 	%f34, 0f41E00000;
	mov.f32 	%f35, %f34;
tmp103:
	.loc	8 126 112
	bra.uni	tmp104;
tmp104:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f36, %f33, %f35;
tmp105:
	.loc	8 126 95
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f36;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f37, [retval0+0];
	
	//{
	}// Callseq End 12
	add.ftz.f32 	%f38, %f37, 0f3F800000;
	cvt.ftz.f64.f32	%fd20, %f38;
	mov.f64 	%fd21, 0d3F7A9FBE76C8B439;
	mov.f64 	%fd22, %fd21;
tmp106:
	.loc	8 126 51
	bra.uni	tmp107;
tmp107:
	.loc	4 1478 3
	div.rn.f64 	%fd23, %fd22, %fd20;
tmp108:
	.loc	8 126 51
	cvt.rn.ftz.f32.f64	%f39, %fd23;
tmp109:
	.loc	8 127 1
	add.ftz.f32 	%f40, %f30, %f39;
	cvt.ftz.f64.f32	%fd24, %f40;
	mov.f64 	%fd25, %fd11;
tmp110:
	.loc	8 127 20
	bra.uni	tmp111;
tmp111:
	.loc	4 1478 3
	div.rn.f64 	%fd26, %fd25, %fd24;
tmp112:
	.loc	8 127 20
	cvt.rn.ftz.f32.f64	%f41, %fd26;
	st.f32 	[%rd2], %f41;
	.loc	8 128 1
	cvt.ftz.f64.f32	%fd27, %f30;
	cvt.rn.ftz.f32.f64	%f42, %fd27;
	add.ftz.f32 	%f43, %f30, %f39;
	cvt.ftz.f64.f32	%fd28, %f43;
	cvt.rn.ftz.f32.f64	%f44, %fd28;
tmp113:
	.loc	8 128 20
	bra.uni	tmp114;
tmp114:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f45, %f42, %f44;
tmp115:
	.loc	8 128 20
	st.f32 	[%rd1], %f45;
tmp116:
	.loc	8 129 2
	ret;
tmp117:
func_end15:
}

	// .globl	_Z11Curates_kcafffffRfS_S_S_
.visible .func _Z11Curates_kcafffffRfS_S_S_(
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_0,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_1,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_2,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_3,
	.param .b32 _Z11Curates_kcafffffRfS_S_S__param_4,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_5,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_6,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_7,
	.param .b64 _Z11Curates_kcafffffRfS_S_S__param_8
)
{
	.local .align 4 .b8 	__local_depot16[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<19>;
	.reg .f64 	%fd<7>;
	.reg .b64 	%rd<6>;


	.loc 8 130 1
func_begin16:
	.loc	8 0 0

	.loc 8 130 1

	mov.u64 	%rd5, __local_depot16;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z11Curates_kcafffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Curates_kcafffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Curates_kcafffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Curates_kcafffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Curates_kcafffffRfS_S_S__param_4];
	ld.param.u64 	%rd1, [_Z11Curates_kcafffffRfS_S_S__param_5];
	ld.param.u64 	%rd2, [_Z11Curates_kcafffffRfS_S_S__param_6];
	ld.param.u64 	%rd3, [_Z11Curates_kcafffffRfS_S_S__param_7];
	ld.param.u64 	%rd4, [_Z11Curates_kcafffffRfS_S_S__param_8];
	st.f32 	[%SP+0], %f2;
func_exec_begin16:
	.loc	8 133 1
tmp118:
	mul.ftz.f32 	%f6, %f4, %f1;
	.loc	8 133 9
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3powff, 
	(
	param0, 
	param1
	);
	ld.param.f32	%f7, [retval0+0];
	
	//{
	}// Callseq End 13
	st.f32 	[%rd1], %f7;
	.loc	8 134 1
	st.f32 	[%rd2], %f5;
	.loc	8 136 1
	ld.f32 	%f8, [%rd1];
	ld.f32 	%f9, [%rd2];
	add.ftz.f32 	%f10, %f8, %f9;
	cvt.ftz.f64.f32	%fd1, %f10;
	mov.f64 	%fd2, 0d3FD3F10FB72AD48A;
	mov.f64 	%fd3, %fd2;
tmp119:
	.loc	8 136 20
	bra.uni	tmp120;
tmp120:
	.loc	4 1478 3
	div.rn.f64 	%fd4, %fd3, %fd1;
tmp121:
	.loc	8 136 20
	cvt.rn.ftz.f32.f64	%f11, %fd4;
	st.f32 	[%rd4], %f11;
	.loc	8 137 1
	ld.f32 	%f12, [%rd1];
	cvt.ftz.f64.f32	%fd5, %f12;
	cvt.rn.ftz.f32.f64	%f13, %fd5;
	ld.f32 	%f14, [%rd1];
	ld.f32 	%f15, [%rd2];
	add.ftz.f32 	%f16, %f14, %f15;
	cvt.ftz.f64.f32	%fd6, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd6;
tmp122:
	.loc	8 137 20
	bra.uni	tmp123;
tmp123:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f18, %f13, %f17;
tmp124:
	.loc	8 137 20
	st.f32 	[%rd3], %f18;
tmp125:
	.loc	8 139 2
	ret;
tmp126:
func_end16:
}

	// .globl	_Z11Cutrates_kmffffffRfS_S_S_
.visible .func _Z11Cutrates_kmffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z11Cutrates_kmffffffRfS_S_S__param_9
)
{
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<5>;


	.loc 8 140 1
func_begin17:
	.loc	8 0 0

	.loc 8 140 1

	ld.param.f32 	%f1, [_Z11Cutrates_kmffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_kmffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_kmffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_kmffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_kmffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_kmffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z11Cutrates_kmffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z11Cutrates_kmffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z11Cutrates_kmffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z11Cutrates_kmffffffRfS_S_S__param_9];
func_exec_begin17:
	.loc	8 143 1
tmp127:
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd2;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd4;
	call.uni 
	_Z10Curates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 14
tmp128:
	.loc	8 144 2
	ret;
tmp129:
func_end17:
}

	// .globl	_Z10Curates_kmffffffRfS_S_S_
.visible .func _Z10Curates_kmffffffRfS_S_S_(
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kmffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kmffffffRfS_S_S__param_9
)
{
	.local .align 4 .b8 	__local_depot18[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<33>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<6>;


	.loc 8 145 1
func_begin18:
	.loc	8 0 0

	.loc 8 145 1

	mov.u64 	%rd5, __local_depot18;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_kmffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_kmffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_kmffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_kmffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_kmffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_kmffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z10Curates_kmffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z10Curates_kmffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z10Curates_kmffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z10Curates_kmffffffRfS_S_S__param_9];
	st.f32 	[%SP+0], %f2;
func_exec_begin18:
	.loc	8 149 1
tmp130:
	mul.ftz.f32 	%f7, %f5, %f4;
	sub.ftz.f32 	%f8, %f1, %f3;
	neg.ftz.f32 	%f9, %f8;
	cvt.ftz.f64.f32	%fd1, %f9;
	cvt.rn.ftz.f32.f64	%f10, %fd1;
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd2;
tmp131:
	.loc	8 149 51
	bra.uni	tmp132;
tmp132:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f12, %f10, %f11;
tmp133:
	.loc	8 149 28
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f12;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kmf, 
	(
	param0
	);
	ld.param.f32	%f13, [retval0+0];
	
	//{
	}// Callseq End 15
	mul.ftz.f32 	%f14, %f7, %f13;
	st.f32 	[%rd1], %f14;
	.loc	8 151 1
	mul.ftz.f32 	%f15, %f6, %f4;
	sub.ftz.f32 	%f16, %f1, %f3;
	cvt.ftz.f64.f32	%fd3, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd3;
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f18, %fd4;
tmp134:
	.loc	8 151 51
	bra.uni	tmp135;
tmp135:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f19, %f17, %f18;
tmp136:
	.loc	8 151 28
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f19;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kmf, 
	(
	param0
	);
	ld.param.f32	%f20, [retval0+0];
	
	//{
	}// Callseq End 16
	mul.ftz.f32 	%f21, %f15, %f20;
	st.f32 	[%rd2], %f21;
	.loc	8 153 1
	ld.f32 	%f22, [%rd1];
	ld.f32 	%f23, [%rd2];
	add.ftz.f32 	%f24, %f22, %f23;
	cvt.ftz.f64.f32	%fd5, %f24;
	mov.f64 	%fd6, 0d3FD3F10FB72AD48A;
	mov.f64 	%fd7, %fd6;
tmp137:
	.loc	8 153 20
	bra.uni	tmp138;
tmp138:
	.loc	4 1478 3
	div.rn.f64 	%fd8, %fd7, %fd5;
tmp139:
	.loc	8 153 20
	cvt.rn.ftz.f32.f64	%f25, %fd8;
	st.f32 	[%rd4], %f25;
	.loc	8 154 1
	ld.f32 	%f26, [%rd1];
	cvt.ftz.f64.f32	%fd9, %f26;
	cvt.rn.ftz.f32.f64	%f27, %fd9;
	ld.f32 	%f28, [%rd1];
	ld.f32 	%f29, [%rd2];
	add.ftz.f32 	%f30, %f28, %f29;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
tmp140:
	.loc	8 154 20
	bra.uni	tmp141;
tmp141:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f32, %f27, %f31;
tmp142:
	.loc	8 154 20
	st.f32 	[%rd3], %f32;
tmp143:
	.loc	8 155 2
	ret;
tmp144:
func_end18:
}

	// .globl	_Z11Cutrates_kvffffffRfS_S_S_
.visible .func _Z11Cutrates_kvffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z11Cutrates_kvffffffRfS_S_S__param_9
)
{
	.reg .f32 	%f<7>;
	.reg .b64 	%rd<5>;


	.loc 8 156 1
func_begin19:
	.loc	8 0 0

	.loc 8 156 1

	ld.param.f32 	%f1, [_Z11Cutrates_kvffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_kvffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_kvffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_kvffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_kvffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_kvffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z11Cutrates_kvffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z11Cutrates_kvffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z11Cutrates_kvffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z11Cutrates_kvffffffRfS_S_S__param_9];
func_exec_begin19:
	.loc	8 159 1
tmp145:
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd2;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd4;
	call.uni 
	_Z10Curates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 17
tmp146:
	.loc	8 160 2
	ret;
tmp147:
func_end19:
}

	// .globl	_Z10Curates_kvffffffRfS_S_S_
.visible .func _Z10Curates_kvffffffRfS_S_S_(
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_kvffffffRfS_S_S__param_5,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_6,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_7,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_8,
	.param .b64 _Z10Curates_kvffffffRfS_S_S__param_9
)
{
	.local .align 4 .b8 	__local_depot20[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<33>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<6>;


	.loc 8 161 1
func_begin20:
	.loc	8 0 0

	.loc 8 161 1

	mov.u64 	%rd5, __local_depot20;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_kvffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_kvffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_kvffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_kvffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_kvffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_kvffffffRfS_S_S__param_5];
	ld.param.u64 	%rd1, [_Z10Curates_kvffffffRfS_S_S__param_6];
	ld.param.u64 	%rd2, [_Z10Curates_kvffffffRfS_S_S__param_7];
	ld.param.u64 	%rd3, [_Z10Curates_kvffffffRfS_S_S__param_8];
	ld.param.u64 	%rd4, [_Z10Curates_kvffffffRfS_S_S__param_9];
	st.f32 	[%SP+0], %f2;
func_exec_begin20:
	.loc	8 165 1
tmp148:
	mul.ftz.f32 	%f7, %f5, %f4;
	sub.ftz.f32 	%f8, %f1, %f3;
	neg.ftz.f32 	%f9, %f8;
	cvt.ftz.f64.f32	%fd1, %f9;
	cvt.rn.ftz.f32.f64	%f10, %fd1;
	cvt.ftz.f64.f32	%fd2, %f4;
	cvt.rn.ftz.f32.f64	%f11, %fd2;
tmp149:
	.loc	8 165 51
	bra.uni	tmp150;
tmp150:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f12, %f10, %f11;
tmp151:
	.loc	8 165 28
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f12;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kvf, 
	(
	param0
	);
	ld.param.f32	%f13, [retval0+0];
	
	//{
	}// Callseq End 18
	mul.ftz.f32 	%f14, %f7, %f13;
	st.f32 	[%rd1], %f14;
	.loc	8 167 1
	mul.ftz.f32 	%f15, %f6, %f4;
	sub.ftz.f32 	%f16, %f1, %f3;
	cvt.ftz.f64.f32	%fd3, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd3;
	cvt.ftz.f64.f32	%fd4, %f4;
	cvt.rn.ftz.f32.f64	%f18, %fd4;
tmp152:
	.loc	8 167 51
	bra.uni	tmp153;
tmp153:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f19, %f17, %f18;
tmp154:
	.loc	8 167 28
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f19;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z9Cuefun_kvf, 
	(
	param0
	);
	ld.param.f32	%f20, [retval0+0];
	
	//{
	}// Callseq End 19
	mul.ftz.f32 	%f21, %f15, %f20;
	st.f32 	[%rd2], %f21;
	.loc	8 169 1
	ld.f32 	%f22, [%rd1];
	ld.f32 	%f23, [%rd2];
	add.ftz.f32 	%f24, %f22, %f23;
	cvt.ftz.f64.f32	%fd5, %f24;
	mov.f64 	%fd6, 0d3FD3F10FB72AD48A;
	mov.f64 	%fd7, %fd6;
tmp155:
	.loc	8 169 20
	bra.uni	tmp156;
tmp156:
	.loc	4 1478 3
	div.rn.f64 	%fd8, %fd7, %fd5;
tmp157:
	.loc	8 169 20
	cvt.rn.ftz.f32.f64	%f25, %fd8;
	st.f32 	[%rd4], %f25;
	.loc	8 170 1
	ld.f32 	%f26, [%rd1];
	cvt.ftz.f64.f32	%fd9, %f26;
	cvt.rn.ftz.f32.f64	%f27, %fd9;
	ld.f32 	%f28, [%rd1];
	ld.f32 	%f29, [%rd2];
	add.ftz.f32 	%f30, %f28, %f29;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
tmp158:
	.loc	8 170 20
	bra.uni	tmp159;
tmp159:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f32, %f27, %f31;
tmp160:
	.loc	8 170 20
	st.f32 	[%rd3], %f32;
tmp161:
	.loc	8 171 2
	ret;
tmp162:
func_end20:
}

	// .globl	_Z11Cutrates_nafffffffffffffRfS_S_S_
.visible .func _Z11Cutrates_nafffffffffffffRfS_S_S_(
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z11Cutrates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z11Cutrates_nafffffffffffffRfS_S_S__param_16
)
{
	.reg .f32 	%f<14>;
	.reg .b64 	%rd<5>;


	.loc 8 172 1
func_begin21:
	.loc	8 0 0

	.loc 8 172 1

	ld.param.f32 	%f1, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_5];
	ld.param.f32 	%f7, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_6];
	ld.param.f32 	%f8, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_7];
	ld.param.f32 	%f9, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_8];
	ld.param.f32 	%f10, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_9];
	ld.param.f32 	%f11, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_10];
	ld.param.f32 	%f12, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_11];
	ld.param.f32 	%f13, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_12];
	ld.param.u64 	%rd1, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_13];
	ld.param.u64 	%rd2, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_14];
	ld.param.u64 	%rd3, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_15];
	ld.param.u64 	%rd4, [_Z11Cutrates_nafffffffffffffRfS_S_S__param_16];
func_exec_begin21:
	.loc	8 177 1
tmp163:
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b32 param6;
	st.param.f32	[param6+0], %f7;
	.param .b32 param7;
	st.param.f32	[param7+0], %f8;
	.param .b32 param8;
	st.param.f32	[param8+0], %f9;
	.param .b32 param9;
	st.param.f32	[param9+0], %f10;
	.param .b32 param10;
	st.param.f32	[param10+0], %f11;
	.param .b32 param11;
	st.param.f32	[param11+0], %f12;
	.param .b32 param12;
	st.param.f32	[param12+0], %f13;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd1;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd2;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd3;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd4;
	call.uni 
	_Z10Curates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 20
tmp164:
	.loc	8 178 2
	ret;
tmp165:
func_end21:
}

	// .globl	_Z10Curates_nafffffffffffffRfS_S_S_
.visible .func _Z10Curates_nafffffffffffffRfS_S_S_(
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_0,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_1,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_2,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_3,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_4,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_5,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_6,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_7,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_8,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_9,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_10,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_11,
	.param .b32 _Z10Curates_nafffffffffffffRfS_S_S__param_12,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_13,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_14,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_15,
	.param .b64 _Z10Curates_nafffffffffffffRfS_S_S__param_16
)
{
	.local .align 4 .b8 	__local_depot22[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<37>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<6>;


	.loc 8 179 1
func_begin22:
	.loc	8 0 0

	.loc 8 179 1

	mov.u64 	%rd5, __local_depot22;
	cvta.local.u64 	%SP, %rd5;
	ld.param.f32 	%f1, [_Z10Curates_nafffffffffffffRfS_S_S__param_0];
	ld.param.f32 	%f2, [_Z10Curates_nafffffffffffffRfS_S_S__param_1];
	ld.param.f32 	%f3, [_Z10Curates_nafffffffffffffRfS_S_S__param_2];
	ld.param.f32 	%f4, [_Z10Curates_nafffffffffffffRfS_S_S__param_3];
	ld.param.f32 	%f5, [_Z10Curates_nafffffffffffffRfS_S_S__param_4];
	ld.param.f32 	%f6, [_Z10Curates_nafffffffffffffRfS_S_S__param_5];
	ld.param.f32 	%f7, [_Z10Curates_nafffffffffffffRfS_S_S__param_6];
	ld.param.f32 	%f8, [_Z10Curates_nafffffffffffffRfS_S_S__param_7];
	ld.param.f32 	%f9, [_Z10Curates_nafffffffffffffRfS_S_S__param_8];
	ld.param.f32 	%f10, [_Z10Curates_nafffffffffffffRfS_S_S__param_9];
	ld.param.f32 	%f11, [_Z10Curates_nafffffffffffffRfS_S_S__param_10];
	ld.param.f32 	%f12, [_Z10Curates_nafffffffffffffRfS_S_S__param_11];
	ld.param.f32 	%f13, [_Z10Curates_nafffffffffffffRfS_S_S__param_12];
	ld.param.u64 	%rd1, [_Z10Curates_nafffffffffffffRfS_S_S__param_13];
	ld.param.u64 	%rd2, [_Z10Curates_nafffffffffffffRfS_S_S__param_14];
	ld.param.u64 	%rd3, [_Z10Curates_nafffffffffffffRfS_S_S__param_15];
	ld.param.u64 	%rd4, [_Z10Curates_nafffffffffffffRfS_S_S__param_16];
	st.f32 	[%SP+0], %f2;
func_exec_begin22:
	.loc	8 181 42
tmp166:
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f5;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f14, [retval0+0];
	
	//{
	}// Callseq End 21
tmp167:
	.loc	8 182 1
	neg.ftz.f32 	%f15, %f1;
	neg.ftz.f32 	%f16, %f3;
	.loc	8 182 43
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f15;
	.param .b32 param1;
	st.param.f32	[param1+0], %f16;
	.param .b32 param2;
	st.param.f32	[param2+0], %f6;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f17, [retval0+0];
	
	//{
	}// Callseq End 22
tmp168:
	.loc	8 184 1
	add.ftz.f32 	%f18, %f14, %f17;
	cvt.ftz.f64.f32	%fd1, %f18;
	mov.f64 	%fd2, 0d3FD3F10FB72AD48A;
	mov.f64 	%fd3, %fd2;
tmp169:
	.loc	8 184 20
	bra.uni	tmp170;
tmp170:
	.loc	4 1478 3
	div.rn.f64 	%fd4, %fd3, %fd1;
tmp171:
	.loc	8 184 20
	cvt.rn.ftz.f32.f64	%f19, %fd4;
	st.f32 	[%rd4], %f19;
	.loc	8 185 1
	cvt.ftz.f64.f32	%fd5, %f14;
	cvt.rn.ftz.f32.f64	%f20, %fd5;
	add.ftz.f32 	%f21, %f14, %f17;
	cvt.ftz.f64.f32	%fd6, %f21;
	cvt.rn.ftz.f32.f64	%f22, %fd6;
tmp172:
	.loc	8 185 20
	bra.uni	tmp173;
tmp173:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f23, %f20, %f22;
tmp174:
	.loc	8 185 20
	st.f32 	[%rd3], %f23;
	.loc	8 187 42
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f7;
	.param .b32 param2;
	st.param.f32	[param2+0], %f13;
	.param .b32 param3;
	st.param.f32	[param3+0], %f9;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f24, [retval0+0];
	
	//{
	}// Callseq End 23
tmp175:
	.loc	8 188 1
	neg.ftz.f32 	%f25, %f1;
	neg.ftz.f32 	%f26, %f8;
	.loc	8 188 43
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f25;
	.param .b32 param1;
	st.param.f32	[param1+0], %f26;
	.param .b32 param2;
	st.param.f32	[param2+0], %f12;
	.param .b32 param3;
	st.param.f32	[param3+0], %f9;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z10Cutrap0_naffff, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.f32	%f27, [retval0+0];
	
	//{
	}// Callseq End 24
tmp176:
	.loc	8 189 1
	add.ftz.f32 	%f28, %f24, %f27;
	cvt.ftz.f64.f32	%fd7, %f28;
	mov.f64 	%fd8, %fd2;
tmp177:
	.loc	8 189 20
	bra.uni	tmp178;
tmp178:
	.loc	4 1478 3
	div.rn.f64 	%fd9, %fd8, %fd7;
tmp179:
	.loc	8 189 20
	cvt.rn.ftz.f32.f64	%f29, %fd9;
	st.f32 	[%rd2], %f29;
	.loc	8 190 1
	sub.ftz.f32 	%f30, %f1, %f10;
	cvt.ftz.f64.f32	%fd10, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd10;
	cvt.ftz.f64.f32	%fd11, %f11;
	cvt.rn.ftz.f32.f64	%f32, %fd11;
tmp180:
	.loc	8 190 49
	bra.uni	tmp181;
tmp181:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f33, %f31, %f32;
tmp182:
	.loc	8 190 32
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f33;
	.param .b32 retval0;
	call.uni (retval0), 
	_Z3expf, 
	(
	param0
	);
	ld.param.f32	%f34, [retval0+0];
	
	//{
	}// Callseq End 25
	add.ftz.f32 	%f35, %f34, 0f3F800000;
	rcp.approx.ftz.f32 	%f36, %f35;
	st.f32 	[%rd1], %f36;
tmp183:
	.loc	8 191 2
	ret;
tmp184:
func_end22:
}

	// .globl	_Z14CuInitModel_cafRfS_fffS_
.visible .func _Z14CuInitModel_cafRfS_fffS_(
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_0,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_1,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_2,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_3,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_4,
	.param .b32 _Z14CuInitModel_cafRfS_fffS__param_5,
	.param .b64 _Z14CuInitModel_cafRfS_fffS__param_6
)
{
	.local .align 8 .b8 	__local_depot23[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<9>;


	.loc 8 196 1
func_begin23:
	.loc	8 0 0

	.loc 8 196 1

	mov.u64 	%rd8, __local_depot23;
	cvta.local.u64 	%SP, %rd8;
	ld.param.f32 	%f1, [_Z14CuInitModel_cafRfS_fffS__param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_cafRfS_fffS__param_1];
	ld.param.u64 	%rd2, [_Z14CuInitModel_cafRfS_fffS__param_2];
	ld.param.f32 	%f2, [_Z14CuInitModel_cafRfS_fffS__param_3];
	ld.param.f32 	%f3, [_Z14CuInitModel_cafRfS_fffS__param_4];
	ld.param.f32 	%f4, [_Z14CuInitModel_cafRfS_fffS__param_5];
	ld.param.u64 	%rd3, [_Z14CuInitModel_cafRfS_fffS__param_6];
	st.f32 	[%SP+0], %f4;
	st.u64 	[%SP+8], %rd3;
tmp185:
func_exec_begin23:
	.loc	8 199 1
	cvt.ftz.f64.f32	%fd1, %f1;
	add.f64 	%fd2, %fd1, 0d0000000000000000;
	cvt.rn.ftz.f32.f64	%f5, %fd2;
	add.u64 	%rd4, %SP, 16;
	add.u64 	%rd5, %SP, 20;
	add.u64 	%rd6, %SP, 24;
	add.u64 	%rd7, %SP, 28;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f5;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd7;
	call.uni 
	_Z11Cutrates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 26
	.loc	8 200 1
	ld.f32 	%f6, [%SP+24];
	st.f32 	[%rd1], %f6;
	.loc	8 201 1
	ld.f32 	%f7, [%SP+16];
	st.f32 	[%rd2], %f7;
tmp186:
	.loc	8 202 2
	ret;
tmp187:
func_end23:
}

	// .globl	_Z15CuInitModel_cadfRffS_
.visible .func _Z15CuInitModel_cadfRffS_(
	.param .b32 _Z15CuInitModel_cadfRffS__param_0,
	.param .b64 _Z15CuInitModel_cadfRffS__param_1,
	.param .b32 _Z15CuInitModel_cadfRffS__param_2,
	.param .b64 _Z15CuInitModel_cadfRffS__param_3
)
{
	.local .align 4 .b8 	__local_depot24[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<4>;


	.loc 8 205 1
func_begin24:
	.loc	8 0 0

	.loc 8 205 1

	mov.u64 	%rd3, __local_depot24;
	cvta.local.u64 	%SP, %rd3;
	ld.param.f32 	%f1, [_Z15CuInitModel_cadfRffS__param_0];
	ld.param.u64 	%rd1, [_Z15CuInitModel_cadfRffS__param_1];
	ld.param.f32 	%f2, [_Z15CuInitModel_cadfRffS__param_2];
	ld.param.u64 	%rd2, [_Z15CuInitModel_cadfRffS__param_3];
	st.f32 	[%SP+0], %f1;
	st.f32 	[%SP+4], %f2;
	mov.u32 	%r1, 953267991;
func_exec_begin24:
	.loc	8 206 1
tmp188:
	st.u32 	[%rd1], %r1;
	.loc	8 207 1
	ld.f32 	%f3, [%rd1];
	st.f32 	[%rd2], %f3;
tmp189:
	.loc	8 208 2
	ret;
tmp190:
func_end24:
}

	// .globl	_Z15CuInitModel_kcafRffffff
.visible .func _Z15CuInitModel_kcafRffffff(
	.param .b32 _Z15CuInitModel_kcafRffffff_param_0,
	.param .b64 _Z15CuInitModel_kcafRffffff_param_1,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_2,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_3,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_4,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_5,
	.param .b32 _Z15CuInitModel_kcafRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot25[20];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<7>;


	.loc 8 211 1
func_begin25:
	.loc	8 0 0

	.loc 8 211 1

	mov.u64 	%rd6, __local_depot25;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuInitModel_kcafRffffff_param_0];
	ld.param.u64 	%rd1, [_Z15CuInitModel_kcafRffffff_param_1];
	ld.param.f32 	%f2, [_Z15CuInitModel_kcafRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuInitModel_kcafRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuInitModel_kcafRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuInitModel_kcafRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuInitModel_kcafRffffff_param_6];
	st.f32 	[%SP+0], %f1;
	add.u64 	%rd2, %SP, 4;
	add.u64 	%rd3, %SP, 8;
	add.u64 	%rd4, %SP, 12;
	add.u64 	%rd5, %SP, 16;
tmp191:
func_exec_begin25:
	.loc	8 213 1
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd2;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd3;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd4;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5;
	call.uni 
	_Z11Curates_kcafffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 27
	.loc	8 214 1
	ld.f32 	%f7, [%SP+12];
	st.f32 	[%rd1], %f7;
tmp192:
	.loc	8 215 2
	ret;
tmp193:
func_end25:
}

	// .globl	_Z14CuInitModel_kmfRffffff
.visible .func _Z14CuInitModel_kmfRffffff(
	.param .b32 _Z14CuInitModel_kmfRffffff_param_0,
	.param .b64 _Z14CuInitModel_kmfRffffff_param_1,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_2,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_3,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_4,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_5,
	.param .b32 _Z14CuInitModel_kmfRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot26[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<7>;


	.loc 8 218 1
func_begin26:
	.loc	8 0 0

	.loc 8 218 1

	mov.u64 	%rd6, __local_depot26;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z14CuInitModel_kmfRffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_kmfRffffff_param_1];
	ld.param.f32 	%f2, [_Z14CuInitModel_kmfRffffff_param_2];
	ld.param.f32 	%f3, [_Z14CuInitModel_kmfRffffff_param_3];
	ld.param.f32 	%f4, [_Z14CuInitModel_kmfRffffff_param_4];
	ld.param.f32 	%f5, [_Z14CuInitModel_kmfRffffff_param_5];
	ld.param.f32 	%f6, [_Z14CuInitModel_kmfRffffff_param_6];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp194:
func_exec_begin26:
	.loc	8 221 1
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 28
	.loc	8 222 1
	ld.f32 	%f7, [%SP+8];
	st.f32 	[%rd1], %f7;
tmp195:
	.loc	8 223 2
	ret;
tmp196:
func_end26:
}

	// .globl	_Z14CuInitModel_kvfRffffff
.visible .func _Z14CuInitModel_kvfRffffff(
	.param .b32 _Z14CuInitModel_kvfRffffff_param_0,
	.param .b64 _Z14CuInitModel_kvfRffffff_param_1,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_2,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_3,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_4,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_5,
	.param .b32 _Z14CuInitModel_kvfRffffff_param_6
)
{
	.local .align 4 .b8 	__local_depot27[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<8>;
	.reg .b64 	%rd<7>;


	.loc 8 226 1
func_begin27:
	.loc	8 0 0

	.loc 8 226 1

	mov.u64 	%rd6, __local_depot27;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z14CuInitModel_kvfRffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_kvfRffffff_param_1];
	ld.param.f32 	%f2, [_Z14CuInitModel_kvfRffffff_param_2];
	ld.param.f32 	%f3, [_Z14CuInitModel_kvfRffffff_param_3];
	ld.param.f32 	%f4, [_Z14CuInitModel_kvfRffffff_param_4];
	ld.param.f32 	%f5, [_Z14CuInitModel_kvfRffffff_param_5];
	ld.param.f32 	%f6, [_Z14CuInitModel_kvfRffffff_param_6];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp197:
func_exec_begin27:
	.loc	8 229 1
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 29
	.loc	8 230 1
	ld.f32 	%f7, [%SP+8];
	st.f32 	[%rd1], %f7;
tmp198:
	.loc	8 231 2
	ret;
tmp199:
func_end27:
}

	// .globl	_Z14CuInitModel_nafRfS_ffffffffffff
.visible .func _Z14CuInitModel_nafRfS_ffffffffffff(
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_0,
	.param .b64 _Z14CuInitModel_nafRfS_ffffffffffff_param_1,
	.param .b64 _Z14CuInitModel_nafRfS_ffffffffffff_param_2,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_3,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_4,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_5,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_6,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_7,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_8,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_9,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_10,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_11,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_12,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_13,
	.param .b32 _Z14CuInitModel_nafRfS_ffffffffffff_param_14
)
{
	.local .align 4 .b8 	__local_depot28[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<17>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<8>;


	.loc 8 234 1
func_begin28:
	.loc	8 0 0

	.loc 8 234 1

	mov.u64 	%rd7, __local_depot28;
	cvta.local.u64 	%SP, %rd7;
	ld.param.f32 	%f1, [_Z14CuInitModel_nafRfS_ffffffffffff_param_0];
	ld.param.u64 	%rd1, [_Z14CuInitModel_nafRfS_ffffffffffff_param_1];
	ld.param.u64 	%rd2, [_Z14CuInitModel_nafRfS_ffffffffffff_param_2];
	ld.param.f32 	%f2, [_Z14CuInitModel_nafRfS_ffffffffffff_param_3];
	ld.param.f32 	%f3, [_Z14CuInitModel_nafRfS_ffffffffffff_param_4];
	ld.param.f32 	%f4, [_Z14CuInitModel_nafRfS_ffffffffffff_param_5];
	ld.param.f32 	%f5, [_Z14CuInitModel_nafRfS_ffffffffffff_param_6];
	ld.param.f32 	%f6, [_Z14CuInitModel_nafRfS_ffffffffffff_param_7];
	ld.param.f32 	%f7, [_Z14CuInitModel_nafRfS_ffffffffffff_param_8];
	ld.param.f32 	%f8, [_Z14CuInitModel_nafRfS_ffffffffffff_param_9];
	ld.param.f32 	%f9, [_Z14CuInitModel_nafRfS_ffffffffffff_param_10];
	ld.param.f32 	%f10, [_Z14CuInitModel_nafRfS_ffffffffffff_param_11];
	ld.param.f32 	%f11, [_Z14CuInitModel_nafRfS_ffffffffffff_param_12];
	ld.param.f32 	%f12, [_Z14CuInitModel_nafRfS_ffffffffffff_param_13];
	ld.param.f32 	%f13, [_Z14CuInitModel_nafRfS_ffffffffffff_param_14];
tmp200:
func_exec_begin28:
	.loc	8 237 1
	cvt.ftz.f64.f32	%fd1, %f1;
	add.f64 	%fd2, %fd1, 0dC014000000000000;
	cvt.rn.ftz.f32.f64	%f14, %fd2;
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SP, 4;
	add.u64 	%rd5, %SP, 8;
	add.u64 	%rd6, %SP, 12;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f14;
	.param .b32 param1;
	st.param.f32	[param1+0], %f2;
	.param .b32 param2;
	st.param.f32	[param2+0], %f3;
	.param .b32 param3;
	st.param.f32	[param3+0], %f4;
	.param .b32 param4;
	st.param.f32	[param4+0], %f5;
	.param .b32 param5;
	st.param.f32	[param5+0], %f6;
	.param .b32 param6;
	st.param.f32	[param6+0], %f7;
	.param .b32 param7;
	st.param.f32	[param7+0], %f8;
	.param .b32 param8;
	st.param.f32	[param8+0], %f9;
	.param .b32 param9;
	st.param.f32	[param9+0], %f10;
	.param .b32 param10;
	st.param.f32	[param10+0], %f11;
	.param .b32 param11;
	st.param.f32	[param11+0], %f12;
	.param .b32 param12;
	st.param.f32	[param12+0], %f13;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd3;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd4;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd5;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd6;
	call.uni 
	_Z11Cutrates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 30
	.loc	8 238 1
	ld.f32 	%f15, [%SP+8];
	st.f32 	[%rd1], %f15;
	.loc	8 239 1
	ld.f32 	%f16, [%SP+0];
	st.f32 	[%rd2], %f16;
tmp201:
	.loc	8 240 2
	ret;
tmp202:
func_end28:
}

	// .globl	_Z15CuDerivModel_caffRfS_fffS_
.visible .func _Z15CuDerivModel_caffRfS_fffS_(
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_0,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_1,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_2,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_3,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_4,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_5,
	.param .b32 _Z15CuDerivModel_caffRfS_fffS__param_6,
	.param .b64 _Z15CuDerivModel_caffRfS_fffS__param_7
)
{
	.local .align 8 .b8 	__local_depot29[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<129>;
	.reg .b64 	%rd<9>;


	.loc 8 243 1
func_begin29:
	.loc	8 0 0

	.loc 8 243 1

	mov.u64 	%rd8, __local_depot29;
	cvta.local.u64 	%SP, %rd8;
	ld.param.f32 	%f1, [_Z15CuDerivModel_caffRfS_fffS__param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_caffRfS_fffS__param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_caffRfS_fffS__param_2];
	ld.param.u64 	%rd2, [_Z15CuDerivModel_caffRfS_fffS__param_3];
	ld.param.f32 	%f3, [_Z15CuDerivModel_caffRfS_fffS__param_4];
	ld.param.f32 	%f4, [_Z15CuDerivModel_caffRfS_fffS__param_5];
	ld.param.f32 	%f5, [_Z15CuDerivModel_caffRfS_fffS__param_6];
	ld.param.u64 	%rd3, [_Z15CuDerivModel_caffRfS_fffS__param_7];
	st.f32 	[%SP+0], %f5;
	st.u64 	[%SP+8], %rd3;
tmp203:
func_exec_begin29:
	.loc	8 246 1
	cvt.ftz.f64.f32	%fd19, %f2;
	add.f64 	%fd20, %fd19, 0d0000000000000000;
	cvt.rn.ftz.f32.f64	%f6, %fd20;
	add.u64 	%rd4, %SP, 16;
	add.u64 	%rd5, %SP, 20;
	add.u64 	%rd6, %SP, 24;
	add.u64 	%rd7, %SP, 28;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f6;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd7;
	call.uni 
	_Z11Cutrates_cafffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 31
	.loc	8 247 1
	ld.f32 	%f7, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f7;
	cvt.ftz.f64.f32	%fd21, %f1;
	ld.f32 	%f8, [%SP+28];
	cvt.ftz.f64.f32	%fd22, %f8;
	mov.f64 	%fd23, 0dBFF0000000000000;
	mov.f64 	%fd24, %fd23;
tmp204:
	.loc	8 247 75
	bra.uni	tmp205;
tmp205:
	.loc	4 1478 3
	div.rn.f64 	%fd25, %fd24, %fd22;
tmp206:
	.loc	8 247 75
	mul.f64 	%fd2, %fd21, %fd25;
tmp207:
	mov.f64 	%fd26, 0d4338000000000000;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	.loc	8 247 45
	bra.uni	tmp208;
tmp208:
	.loc	6 249 10
	fma.rn.f64 	%fd28, %fd2, %fd27, %fd26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd28;
	}
	fma.rn.f64 	%fd29, %fd2, %fd27, %fd26;
	mov.f64 	%fd30, 0dC338000000000000;
	add.rn.f64 	%fd31, %fd29, %fd30;
	mov.f64 	%fd32, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd33, %fd31, %fd32, %fd2;
	mov.f64 	%fd34, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd35, %fd31, %fd34, %fd33;
	mov.f64 	%fd36, 0d3E928AF3FCA213EA;
	mov.f64 	%fd37, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd38, %fd37, %fd35, %fd36;
	mov.f64 	%fd39, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd40, %fd38, %fd35, %fd39;
	mov.f64 	%fd41, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd42, %fd40, %fd35, %fd41;
	mov.f64 	%fd43, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd44, %fd42, %fd35, %fd43;
	mov.f64 	%fd45, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd46, %fd44, %fd35, %fd45;
	mov.f64 	%fd47, 0d3F81111111122322;
	fma.rn.f64 	%fd48, %fd46, %fd35, %fd47;
	mov.f64 	%fd49, 0d3FA55555555502A1;
	fma.rn.f64 	%fd50, %fd48, %fd35, %fd49;
	mov.f64 	%fd51, 0d3FC5555555555511;
	fma.rn.f64 	%fd52, %fd50, %fd35, %fd51;
	mov.f64 	%fd53, 0d3FE000000000000B;
	fma.rn.f64 	%fd54, %fd52, %fd35, %fd53;
	mov.f64 	%fd55, 0d3FF0000000000000;
	fma.rn.f64 	%fd56, %fd54, %fd35, %fd55;
	fma.rn.f64 	%fd3, %fd56, %fd35, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd3;
	}
	shl.b32 	%r5, %r1, 20;
	add.s32 	%r6, %r5, %r4;
	mov.b64 	%fd127, {%r3, %r6};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f9, %r7;
	abs.ftz.f32 	%f10, %f9;
	setp.lt.ftz.f32	%p1, %f10, 0f4086232B;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB29_7;
	bra.uni 	BB29_1;

BB29_1:
	setp.lt.f64	%p4, %fd2, 0d0000000000000000;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB29_3;
	bra.uni 	BB29_2;

BB29_2:
	mov.f64 	%fd127, 0d0000000000000000;
	bra.uni 	BB29_4;

BB29_3:
	add.f64 	%fd127, %fd2, 0d7FF0000000000000;

BB29_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd2;
	}
	mov.b32 	 %f11, %r8;
	abs.ftz.f32 	%f12, %f11;
	setp.lt.ftz.f32	%p6, %f12, 0f40874800;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB29_6;
	bra.uni 	BB29_5;

BB29_5:
	div.s32 	%r9, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd3;
	}
	shl.b32 	%r12, %r9, 20;
	add.s32 	%r13, %r11, %r12;
	mov.b64 	%fd58, {%r10, %r13};
	sub.s32 	%r14, %r1, %r9;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, 1072693248;
	mov.u32 	%r17, 0;
	mov.b64 	%fd59, {%r17, %r16};
	mul.f64 	%fd127, %fd58, %fd59;
tmp209:

BB29_6:

BB29_7:
	mov.f64 	%fd60, 0d3FF0000000000000;
	.loc	8 247 45
	sub.f64 	%fd61, %fd60, %fd127;
	ld.f32 	%f13, [%SP+24];
	cvt.ftz.f64.f32	%fd62, %f13;
	cvt.rn.ftz.f32.f64	%f14, %fd62;
	ld.f32 	%f15, [%SP+28];
	cvt.ftz.f64.f32	%fd63, %f15;
	cvt.rn.ftz.f32.f64	%f16, %fd63;
tmp210:
	.loc	8 247 183
	bra.uni	tmp211;
tmp211:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f17, %f14, %f16;
tmp212:
	.loc	8 247 183
	neg.ftz.f32 	%f18, %f17;
	cvt.ftz.f64.f32	%fd64, %f18;
	ld.f32 	%f19, [%SP+28];
	cvt.ftz.f64.f32	%fd65, %f19;
	mov.f64 	%fd66, 0dBFF0000000000000;
	mov.f64 	%fd67, %fd66;
tmp213:
	.loc	8 247 0
	bra.uni	tmp214;
tmp214:
	.loc	4 1478 3
	div.rn.f64 	%fd68, %fd67, %fd65;
tmp215:
	mov.f64 	%fd69, %fd68;
tmp216:
	.loc	8 247 163
	bra.uni	tmp217;
tmp217:
	.loc	4 1478 3
	div.rn.f64 	%fd70, %fd64, %fd69;
tmp218:
	.loc	8 247 163
	ld.f32 	%f20, [%rd1];
	cvt.ftz.f64.f32	%fd71, %f20;
	sub.f64 	%fd72, %fd70, %fd71;
	mul.f64 	%fd73, %fd61, %fd72;
	add.f64 	%fd74, %fd1, %fd73;
	cvt.rn.ftz.f32.f64	%f21, %fd74;
	st.f32 	[%rd1], %f21;
	.loc	8 248 1
	ld.f32 	%f22, [%rd2];
	cvt.ftz.f64.f32	%fd10, %f22;
	cvt.ftz.f64.f32	%fd75, %f1;
	ld.f32 	%f23, [%SP+20];
	cvt.ftz.f64.f32	%fd76, %f23;
	mov.f64 	%fd77, %fd66;
tmp219:
	.loc	8 248 75
	bra.uni	tmp220;
tmp220:
	.loc	4 1478 3
	div.rn.f64 	%fd78, %fd77, %fd76;
tmp221:
	.loc	8 248 75
	mul.f64 	%fd11, %fd75, %fd78;
tmp222:
	mov.f64 	%fd79, 0d4338000000000000;
	mov.f64 	%fd80, 0d3FF71547652B82FE;
	.loc	8 248 45
	bra.uni	tmp223;
tmp223:
	.loc	6 249 10
	fma.rn.f64 	%fd81, %fd11, %fd80, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd81;
	}
	fma.rn.f64 	%fd82, %fd11, %fd80, %fd79;
	mov.f64 	%fd83, 0dC338000000000000;
	add.rn.f64 	%fd84, %fd82, %fd83;
	mov.f64 	%fd85, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd86, %fd84, %fd85, %fd11;
	mov.f64 	%fd87, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd88, %fd84, %fd87, %fd86;
	mov.f64 	%fd89, 0d3E928AF3FCA213EA;
	mov.f64 	%fd90, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd91, %fd90, %fd88, %fd89;
	mov.f64 	%fd92, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd93, %fd91, %fd88, %fd92;
	mov.f64 	%fd94, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd95, %fd93, %fd88, %fd94;
	mov.f64 	%fd96, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd97, %fd95, %fd88, %fd96;
	mov.f64 	%fd98, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd99, %fd97, %fd88, %fd98;
	mov.f64 	%fd100, 0d3F81111111122322;
	fma.rn.f64 	%fd101, %fd99, %fd88, %fd100;
	mov.f64 	%fd102, 0d3FA55555555502A1;
	fma.rn.f64 	%fd103, %fd101, %fd88, %fd102;
	mov.f64 	%fd104, 0d3FC5555555555511;
	fma.rn.f64 	%fd105, %fd103, %fd88, %fd104;
	mov.f64 	%fd106, 0d3FE000000000000B;
	fma.rn.f64 	%fd107, %fd105, %fd88, %fd106;
	fma.rn.f64 	%fd108, %fd107, %fd88, %fd60;
	fma.rn.f64 	%fd12, %fd108, %fd88, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd12;
	}
	shl.b32 	%r20, %r2, 20;
	add.s32 	%r21, %r20, %r19;
	mov.b64 	%fd128, {%r18, %r21};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd11;
	}
	mov.b32 	 %f24, %r22;
	abs.ftz.f32 	%f25, %f24;
	setp.lt.ftz.f32	%p8, %f25, 0f4086232B;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	BB29_14;
	bra.uni 	BB29_8;

BB29_8:
	setp.lt.f64	%p11, %fd11, 0d0000000000000000;
	not.pred 	%p12, %p11;
	@%p12 bra 	BB29_10;
	bra.uni 	BB29_9;

BB29_9:
	mov.f64 	%fd128, 0d0000000000000000;
	bra.uni 	BB29_11;

BB29_10:
	add.f64 	%fd128, %fd11, 0d7FF0000000000000;

BB29_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd11;
	}
	mov.b32 	 %f26, %r23;
	abs.ftz.f32 	%f27, %f26;
	setp.lt.ftz.f32	%p13, %f27, 0f40874800;
	not.pred 	%p14, %p13;
	@%p14 bra 	BB29_13;
	bra.uni 	BB29_12;

BB29_12:
	div.s32 	%r24, %r2, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd12;
	}
	shl.b32 	%r27, %r24, 20;
	add.s32 	%r28, %r26, %r27;
	mov.b64 	%fd110, {%r25, %r28};
	sub.s32 	%r29, %r2, %r24;
	shl.b32 	%r30, %r29, 20;
	add.s32 	%r31, %r30, 1072693248;
	mov.u32 	%r32, 0;
	mov.b64 	%fd111, {%r32, %r31};
	mul.f64 	%fd128, %fd110, %fd111;
tmp224:

BB29_13:

BB29_14:
	mov.f64 	%fd112, 0d3FF0000000000000;
	.loc	8 248 45
	sub.f64 	%fd113, %fd112, %fd128;
	ld.f32 	%f28, [%SP+16];
	cvt.ftz.f64.f32	%fd114, %f28;
	cvt.rn.ftz.f32.f64	%f29, %fd114;
	ld.f32 	%f30, [%SP+20];
	cvt.ftz.f64.f32	%fd115, %f30;
	cvt.rn.ftz.f32.f64	%f31, %fd115;
tmp225:
	.loc	8 248 183
	bra.uni	tmp226;
tmp226:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f32, %f29, %f31;
tmp227:
	.loc	8 248 183
	neg.ftz.f32 	%f33, %f32;
	cvt.ftz.f64.f32	%fd116, %f33;
	ld.f32 	%f34, [%SP+20];
	cvt.ftz.f64.f32	%fd117, %f34;
	mov.f64 	%fd118, 0dBFF0000000000000;
	mov.f64 	%fd119, %fd118;
tmp228:
	.loc	8 248 0
	bra.uni	tmp229;
tmp229:
	.loc	4 1478 3
	div.rn.f64 	%fd120, %fd119, %fd117;
tmp230:
	mov.f64 	%fd121, %fd120;
tmp231:
	.loc	8 248 163
	bra.uni	tmp232;
tmp232:
	.loc	4 1478 3
	div.rn.f64 	%fd122, %fd116, %fd121;
tmp233:
	.loc	8 248 163
	ld.f32 	%f35, [%rd2];
	cvt.ftz.f64.f32	%fd123, %f35;
	sub.f64 	%fd124, %fd122, %fd123;
	mul.f64 	%fd125, %fd113, %fd124;
	add.f64 	%fd126, %fd10, %fd125;
	cvt.rn.ftz.f32.f64	%f36, %fd126;
	st.f32 	[%rd2], %f36;
tmp234:
	.loc	8 249 2
	ret;
tmp235:
func_end29:
}

	// .globl	_Z16CuDerivModel_cadffRffS_
.visible .func _Z16CuDerivModel_cadffRffS_(
	.param .b32 _Z16CuDerivModel_cadffRffS__param_0,
	.param .b32 _Z16CuDerivModel_cadffRffS__param_1,
	.param .b64 _Z16CuDerivModel_cadffRffS__param_2,
	.param .b32 _Z16CuDerivModel_cadffRffS__param_3,
	.param .b64 _Z16CuDerivModel_cadffRffS__param_4
)
{
	.local .align 4 .b8 	__local_depot30[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<64>;
	.reg .b64 	%rd<4>;


	.loc 8 251 1
func_begin30:
	.loc	8 0 0

	.loc 8 251 1

	mov.u64 	%rd3, __local_depot30;
	cvta.local.u64 	%SP, %rd3;
	ld.param.f32 	%f4, [_Z16CuDerivModel_cadffRffS__param_0];
	ld.param.f32 	%f5, [_Z16CuDerivModel_cadffRffS__param_1];
	ld.param.u64 	%rd1, [_Z16CuDerivModel_cadffRffS__param_2];
	ld.param.f32 	%f6, [_Z16CuDerivModel_cadffRffS__param_3];
	ld.param.u64 	%rd2, [_Z16CuDerivModel_cadffRffS__param_4];
	st.f32 	[%SP+0], %f5;
func_exec_begin30:
	.loc	8 253 1
tmp236:
	cvt.ftz.f64.f32	%fd10, %f6;
	mul.f64 	%fd11, %fd10, 0dC0C3880000000000;
tmp237:
	mov.f64 	%fd12, 0d40D2D84400000000;
	mov.f64 	%fd13, %fd12;
tmp238:
	.loc	8 253 62
	bra.uni	tmp239;
tmp239:
	.loc	4 1478 3
	div.rn.f64 	%fd14, %fd11, %fd13;
tmp240:
	.loc	8 253 62
	cvt.rn.ftz.f32.f64	%f16, %fd14;
tmp241:
	.loc	8 254 1
	cvt.ftz.f64.f32	%fd15, %f16;
	setp.le.f64	%p1, %fd15, 0d0000000000000000;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB30_2;
	bra.uni 	BB30_1;

BB30_1:
	mov.f32 	%f7, 0f00000000;
	.loc	8 255 1
tmp242:
	mov.f32 	%f16, %f7;
tmp243:

BB30_2:
	.loc	8 257 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd16, %f4;
	mul.f64 	%fd2, %fd16, 0dBF747AE147AE147B;
tmp244:
	mov.f64 	%fd17, 0d4338000000000000;
	mov.f64 	%fd18, 0d3FF71547652B82FE;
	.loc	8 257 47
	bra.uni	tmp245;
tmp245:
	.loc	6 249 10
	fma.rn.f64 	%fd19, %fd2, %fd18, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd19;
	}
	fma.rn.f64 	%fd20, %fd2, %fd18, %fd17;
	mov.f64 	%fd21, 0dC338000000000000;
	add.rn.f64 	%fd22, %fd20, %fd21;
	mov.f64 	%fd23, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd24, %fd22, %fd23, %fd2;
	mov.f64 	%fd25, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd26, %fd22, %fd25, %fd24;
	mov.f64 	%fd27, 0d3E928AF3FCA213EA;
	mov.f64 	%fd28, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd29, %fd28, %fd26, %fd27;
	mov.f64 	%fd30, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd31, %fd29, %fd26, %fd30;
	mov.f64 	%fd32, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd33, %fd31, %fd26, %fd32;
	mov.f64 	%fd34, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd35, %fd33, %fd26, %fd34;
	mov.f64 	%fd36, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd37, %fd35, %fd26, %fd36;
	mov.f64 	%fd38, 0d3F81111111122322;
	fma.rn.f64 	%fd39, %fd37, %fd26, %fd38;
	mov.f64 	%fd40, 0d3FA55555555502A1;
	fma.rn.f64 	%fd41, %fd39, %fd26, %fd40;
	mov.f64 	%fd42, 0d3FC5555555555511;
	fma.rn.f64 	%fd43, %fd41, %fd26, %fd42;
	mov.f64 	%fd44, 0d3FE000000000000B;
	fma.rn.f64 	%fd45, %fd43, %fd26, %fd44;
	mov.f64 	%fd46, 0d3FF0000000000000;
	fma.rn.f64 	%fd47, %fd45, %fd26, %fd46;
	fma.rn.f64 	%fd3, %fd47, %fd26, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd3;
	}
	shl.b32 	%r4, %r1, 20;
	add.s32 	%r5, %r4, %r3;
	mov.b64 	%fd63, {%r2, %r5};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	mov.b32 	 %f9, %r6;
	abs.ftz.f32 	%f10, %f9;
	setp.lt.ftz.f32	%p3, %f10, 0f4086232B;
	not.pred 	%p4, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB30_9;
	bra.uni 	BB30_3;

BB30_3:
	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB30_5;
	bra.uni 	BB30_4;

BB30_4:
	mov.f64 	%fd63, 0d0000000000000000;
	bra.uni 	BB30_6;

BB30_5:
	add.f64 	%fd63, %fd2, 0d7FF0000000000000;

BB30_6:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f11, %r7;
	abs.ftz.f32 	%f12, %f11;
	setp.lt.ftz.f32	%p8, %f12, 0f40874800;
	not.pred 	%p9, %p8;
	@%p9 bra 	BB30_8;
	bra.uni 	BB30_7;

BB30_7:
	div.s32 	%r8, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd3;
	}
	shl.b32 	%r11, %r8, 20;
	add.s32 	%r12, %r10, %r11;
	mov.b64 	%fd49, {%r9, %r12};
	sub.s32 	%r13, %r1, %r8;
	shl.b32 	%r14, %r13, 20;
	add.s32 	%r15, %r14, 1072693248;
	mov.u32 	%r16, 0;
	mov.b64 	%fd50, {%r16, %r15};
	mul.f64 	%fd63, %fd49, %fd50;
tmp246:

BB30_8:

BB30_9:
	mov.f64 	%fd51, 0d3FF0000000000000;
	.loc	8 257 47
	sub.f64 	%fd52, %fd51, %fd63;
	cvt.ftz.f64.f32	%fd53, %f16;
	add.f64 	%fd54, %fd53, 0d3EA0C6F7A0B5ED8D;
	neg.f64 	%fd55, %fd54;
tmp247:
	mov.f64 	%fd56, 0dBF747AE147AE147B;
	mov.f64 	%fd57, %fd56;
tmp248:
	.loc	8 257 109
	bra.uni	tmp249;
tmp249:
	.loc	4 1478 3
	div.rn.f64 	%fd58, %fd55, %fd57;
tmp250:
	.loc	8 257 109
	ld.f32 	%f13, [%rd1];
	cvt.ftz.f64.f32	%fd59, %f13;
	sub.f64 	%fd60, %fd58, %fd59;
	mul.f64 	%fd61, %fd52, %fd60;
	add.f64 	%fd62, %fd1, %fd61;
	cvt.rn.ftz.f32.f64	%f14, %fd62;
	st.f32 	[%rd1], %f14;
	.loc	8 258 1
	ld.f32 	%f15, [%rd1];
	st.f32 	[%rd2], %f15;
tmp251:
	.loc	8 259 2
	ret;
tmp252:
func_end30:
}

	// .globl	_Z16CuDerivModel_kcaffRffffff
.visible .func _Z16CuDerivModel_kcaffRffffff(
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_0,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_1,
	.param .b64 _Z16CuDerivModel_kcaffRffffff_param_2,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_3,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_4,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_5,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_6,
	.param .b32 _Z16CuDerivModel_kcaffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot31[20];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<8>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<65>;
	.reg .b64 	%rd<7>;


	.loc 8 261 1
func_begin31:
	.loc	8 0 0

	.loc 8 261 1

	mov.u64 	%rd6, __local_depot31;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z16CuDerivModel_kcaffRffffff_param_0];
	ld.param.f32 	%f2, [_Z16CuDerivModel_kcaffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z16CuDerivModel_kcaffRffffff_param_2];
	ld.param.f32 	%f3, [_Z16CuDerivModel_kcaffRffffff_param_3];
	ld.param.f32 	%f4, [_Z16CuDerivModel_kcaffRffffff_param_4];
	ld.param.f32 	%f5, [_Z16CuDerivModel_kcaffRffffff_param_5];
	ld.param.f32 	%f6, [_Z16CuDerivModel_kcaffRffffff_param_6];
	ld.param.f32 	%f7, [_Z16CuDerivModel_kcaffRffffff_param_7];
	st.f32 	[%SP+0], %f2;
	add.u64 	%rd2, %SP, 4;
	add.u64 	%rd3, %SP, 8;
	add.u64 	%rd4, %SP, 12;
	add.u64 	%rd5, %SP, 16;
tmp253:
func_exec_begin31:
	.loc	8 264 1
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f7;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd2;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd3;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd4;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5;
	call.uni 
	_Z11Curates_kcafffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 32
	.loc	8 265 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd10, %f1;
	ld.f32 	%f9, [%SP+16];
	cvt.ftz.f64.f32	%fd11, %f9;
	mov.f64 	%fd12, 0dBFF0000000000000;
	mov.f64 	%fd13, %fd12;
tmp254:
	.loc	8 265 75
	bra.uni	tmp255;
tmp255:
	.loc	4 1478 3
	div.rn.f64 	%fd14, %fd13, %fd11;
tmp256:
	.loc	8 265 75
	mul.f64 	%fd2, %fd10, %fd14;
tmp257:
	mov.f64 	%fd15, 0d4338000000000000;
	mov.f64 	%fd16, 0d3FF71547652B82FE;
	.loc	8 265 45
	bra.uni	tmp258;
tmp258:
	.loc	6 249 10
	fma.rn.f64 	%fd17, %fd2, %fd16, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd17;
	}
	fma.rn.f64 	%fd18, %fd2, %fd16, %fd15;
	mov.f64 	%fd19, 0dC338000000000000;
	add.rn.f64 	%fd20, %fd18, %fd19;
	mov.f64 	%fd21, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd22, %fd20, %fd21, %fd2;
	mov.f64 	%fd23, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd24, %fd20, %fd23, %fd22;
	mov.f64 	%fd25, 0d3E928AF3FCA213EA;
	mov.f64 	%fd26, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F81111111122322;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	mov.f64 	%fd38, 0d3FA55555555502A1;
	fma.rn.f64 	%fd39, %fd37, %fd24, %fd38;
	mov.f64 	%fd40, 0d3FC5555555555511;
	fma.rn.f64 	%fd41, %fd39, %fd24, %fd40;
	mov.f64 	%fd42, 0d3FE000000000000B;
	fma.rn.f64 	%fd43, %fd41, %fd24, %fd42;
	mov.f64 	%fd44, 0d3FF0000000000000;
	fma.rn.f64 	%fd45, %fd43, %fd24, %fd44;
	fma.rn.f64 	%fd3, %fd45, %fd24, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd3;
	}
	shl.b32 	%r4, %r1, 20;
	add.s32 	%r5, %r4, %r3;
	mov.b64 	%fd64, {%r2, %r5};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	mov.b32 	 %f10, %r6;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f4086232B;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB31_7;
	bra.uni 	BB31_1;

BB31_1:
	setp.lt.f64	%p4, %fd2, 0d0000000000000000;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB31_3;
	bra.uni 	BB31_2;

BB31_2:
	mov.f64 	%fd64, 0d0000000000000000;
	bra.uni 	BB31_4;

BB31_3:
	add.f64 	%fd64, %fd2, 0d7FF0000000000000;

BB31_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f12, %r7;
	abs.ftz.f32 	%f13, %f12;
	setp.lt.ftz.f32	%p6, %f13, 0f40874800;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB31_6;
	bra.uni 	BB31_5;

BB31_5:
	div.s32 	%r8, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd3;
	}
	shl.b32 	%r11, %r8, 20;
	add.s32 	%r12, %r10, %r11;
	mov.b64 	%fd47, {%r9, %r12};
	sub.s32 	%r13, %r1, %r8;
	shl.b32 	%r14, %r13, 20;
	add.s32 	%r15, %r14, 1072693248;
	mov.u32 	%r16, 0;
	mov.b64 	%fd48, {%r16, %r15};
	mul.f64 	%fd64, %fd47, %fd48;
tmp259:

BB31_6:

BB31_7:
	mov.f64 	%fd49, 0d3FF0000000000000;
	.loc	8 265 45
	sub.f64 	%fd50, %fd49, %fd64;
	ld.f32 	%f14, [%SP+12];
	cvt.ftz.f64.f32	%fd51, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd51;
	ld.f32 	%f16, [%SP+16];
	cvt.ftz.f64.f32	%fd52, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd52;
tmp260:
	.loc	8 265 183
	bra.uni	tmp261;
tmp261:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f18, %f15, %f17;
tmp262:
	.loc	8 265 183
	neg.ftz.f32 	%f19, %f18;
	cvt.ftz.f64.f32	%fd53, %f19;
	ld.f32 	%f20, [%SP+16];
	cvt.ftz.f64.f32	%fd54, %f20;
	mov.f64 	%fd55, 0dBFF0000000000000;
	mov.f64 	%fd56, %fd55;
tmp263:
	.loc	8 265 0
	bra.uni	tmp264;
tmp264:
	.loc	4 1478 3
	div.rn.f64 	%fd57, %fd56, %fd54;
tmp265:
	mov.f64 	%fd58, %fd57;
tmp266:
	.loc	8 265 163
	bra.uni	tmp267;
tmp267:
	.loc	4 1478 3
	div.rn.f64 	%fd59, %fd53, %fd58;
tmp268:
	.loc	8 265 163
	ld.f32 	%f21, [%rd1];
	cvt.ftz.f64.f32	%fd60, %f21;
	sub.f64 	%fd61, %fd59, %fd60;
	mul.f64 	%fd62, %fd50, %fd61;
	add.f64 	%fd63, %fd1, %fd62;
	cvt.rn.ftz.f32.f64	%f22, %fd63;
	st.f32 	[%rd1], %f22;
tmp269:
	.loc	8 266 2
	ret;
tmp270:
func_end31:
}

	// .globl	_Z15CuDerivModel_kmffRffffff
.visible .func _Z15CuDerivModel_kmffRffffff(
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_0,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_1,
	.param .b64 _Z15CuDerivModel_kmffRffffff_param_2,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_3,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_4,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_5,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_6,
	.param .b32 _Z15CuDerivModel_kmffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot32[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<8>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<65>;
	.reg .b64 	%rd<7>;


	.loc 8 268 1
func_begin32:
	.loc	8 0 0

	.loc 8 268 1

	mov.u64 	%rd6, __local_depot32;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuDerivModel_kmffRffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_kmffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_kmffRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuDerivModel_kmffRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuDerivModel_kmffRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuDerivModel_kmffRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuDerivModel_kmffRffffff_param_6];
	ld.param.f32 	%f7, [_Z15CuDerivModel_kmffRffffff_param_7];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp271:
func_exec_begin32:
	.loc	8 271 1
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kmffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 33
	.loc	8 272 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd10, %f1;
	ld.f32 	%f9, [%SP+12];
	cvt.ftz.f64.f32	%fd11, %f9;
	mov.f64 	%fd12, 0dBFF0000000000000;
	mov.f64 	%fd13, %fd12;
tmp272:
	.loc	8 272 75
	bra.uni	tmp273;
tmp273:
	.loc	4 1478 3
	div.rn.f64 	%fd14, %fd13, %fd11;
tmp274:
	.loc	8 272 75
	mul.f64 	%fd2, %fd10, %fd14;
tmp275:
	mov.f64 	%fd15, 0d4338000000000000;
	mov.f64 	%fd16, 0d3FF71547652B82FE;
	.loc	8 272 45
	bra.uni	tmp276;
tmp276:
	.loc	6 249 10
	fma.rn.f64 	%fd17, %fd2, %fd16, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd17;
	}
	fma.rn.f64 	%fd18, %fd2, %fd16, %fd15;
	mov.f64 	%fd19, 0dC338000000000000;
	add.rn.f64 	%fd20, %fd18, %fd19;
	mov.f64 	%fd21, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd22, %fd20, %fd21, %fd2;
	mov.f64 	%fd23, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd24, %fd20, %fd23, %fd22;
	mov.f64 	%fd25, 0d3E928AF3FCA213EA;
	mov.f64 	%fd26, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F81111111122322;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	mov.f64 	%fd38, 0d3FA55555555502A1;
	fma.rn.f64 	%fd39, %fd37, %fd24, %fd38;
	mov.f64 	%fd40, 0d3FC5555555555511;
	fma.rn.f64 	%fd41, %fd39, %fd24, %fd40;
	mov.f64 	%fd42, 0d3FE000000000000B;
	fma.rn.f64 	%fd43, %fd41, %fd24, %fd42;
	mov.f64 	%fd44, 0d3FF0000000000000;
	fma.rn.f64 	%fd45, %fd43, %fd24, %fd44;
	fma.rn.f64 	%fd3, %fd45, %fd24, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd3;
	}
	shl.b32 	%r4, %r1, 20;
	add.s32 	%r5, %r4, %r3;
	mov.b64 	%fd64, {%r2, %r5};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	mov.b32 	 %f10, %r6;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f4086232B;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB32_7;
	bra.uni 	BB32_1;

BB32_1:
	setp.lt.f64	%p4, %fd2, 0d0000000000000000;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB32_3;
	bra.uni 	BB32_2;

BB32_2:
	mov.f64 	%fd64, 0d0000000000000000;
	bra.uni 	BB32_4;

BB32_3:
	add.f64 	%fd64, %fd2, 0d7FF0000000000000;

BB32_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f12, %r7;
	abs.ftz.f32 	%f13, %f12;
	setp.lt.ftz.f32	%p6, %f13, 0f40874800;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB32_6;
	bra.uni 	BB32_5;

BB32_5:
	div.s32 	%r8, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd3;
	}
	shl.b32 	%r11, %r8, 20;
	add.s32 	%r12, %r10, %r11;
	mov.b64 	%fd47, {%r9, %r12};
	sub.s32 	%r13, %r1, %r8;
	shl.b32 	%r14, %r13, 20;
	add.s32 	%r15, %r14, 1072693248;
	mov.u32 	%r16, 0;
	mov.b64 	%fd48, {%r16, %r15};
	mul.f64 	%fd64, %fd47, %fd48;
tmp277:

BB32_6:

BB32_7:
	mov.f64 	%fd49, 0d3FF0000000000000;
	.loc	8 272 45
	sub.f64 	%fd50, %fd49, %fd64;
	ld.f32 	%f14, [%SP+8];
	cvt.ftz.f64.f32	%fd51, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd51;
	ld.f32 	%f16, [%SP+12];
	cvt.ftz.f64.f32	%fd52, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd52;
tmp278:
	.loc	8 272 183
	bra.uni	tmp279;
tmp279:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f18, %f15, %f17;
tmp280:
	.loc	8 272 183
	neg.ftz.f32 	%f19, %f18;
	cvt.ftz.f64.f32	%fd53, %f19;
	ld.f32 	%f20, [%SP+12];
	cvt.ftz.f64.f32	%fd54, %f20;
	mov.f64 	%fd55, 0dBFF0000000000000;
	mov.f64 	%fd56, %fd55;
tmp281:
	.loc	8 272 0
	bra.uni	tmp282;
tmp282:
	.loc	4 1478 3
	div.rn.f64 	%fd57, %fd56, %fd54;
tmp283:
	mov.f64 	%fd58, %fd57;
tmp284:
	.loc	8 272 163
	bra.uni	tmp285;
tmp285:
	.loc	4 1478 3
	div.rn.f64 	%fd59, %fd53, %fd58;
tmp286:
	.loc	8 272 163
	ld.f32 	%f21, [%rd1];
	cvt.ftz.f64.f32	%fd60, %f21;
	sub.f64 	%fd61, %fd59, %fd60;
	mul.f64 	%fd62, %fd50, %fd61;
	add.f64 	%fd63, %fd1, %fd62;
	cvt.rn.ftz.f32.f64	%f22, %fd63;
	st.f32 	[%rd1], %f22;
tmp287:
	.loc	8 273 2
	ret;
tmp288:
func_end32:
}

	// .globl	_Z15CuDerivModel_kvffRffffff
.visible .func _Z15CuDerivModel_kvffRffffff(
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_0,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_1,
	.param .b64 _Z15CuDerivModel_kvffRffffff_param_2,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_3,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_4,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_5,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_6,
	.param .b32 _Z15CuDerivModel_kvffRffffff_param_7
)
{
	.local .align 4 .b8 	__local_depot33[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<8>;
	.reg .f32 	%f<23>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<65>;
	.reg .b64 	%rd<7>;


	.loc 8 275 1
func_begin33:
	.loc	8 0 0

	.loc 8 275 1

	mov.u64 	%rd6, __local_depot33;
	cvta.local.u64 	%SP, %rd6;
	ld.param.f32 	%f1, [_Z15CuDerivModel_kvffRffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_kvffRffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_kvffRffffff_param_2];
	ld.param.f32 	%f3, [_Z15CuDerivModel_kvffRffffff_param_3];
	ld.param.f32 	%f4, [_Z15CuDerivModel_kvffRffffff_param_4];
	ld.param.f32 	%f5, [_Z15CuDerivModel_kvffRffffff_param_5];
	ld.param.f32 	%f6, [_Z15CuDerivModel_kvffRffffff_param_6];
	ld.param.f32 	%f7, [_Z15CuDerivModel_kvffRffffff_param_7];
	add.u64 	%rd2, %SP, 0;
	add.u64 	%rd3, %SP, 4;
	add.u64 	%rd4, %SP, 8;
	add.u64 	%rd5, %SP, 12;
tmp289:
func_exec_begin33:
	.loc	8 278 1
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f2;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd3;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4;
	.param .b64 param9;
	st.param.b64	[param9+0], %rd5;
	call.uni 
	_Z11Cutrates_kvffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9
	);
	
	//{
	}// Callseq End 34
	.loc	8 279 1
	ld.f32 	%f8, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f8;
	cvt.ftz.f64.f32	%fd10, %f1;
	ld.f32 	%f9, [%SP+12];
	cvt.ftz.f64.f32	%fd11, %f9;
	mov.f64 	%fd12, 0dBFF0000000000000;
	mov.f64 	%fd13, %fd12;
tmp290:
	.loc	8 279 75
	bra.uni	tmp291;
tmp291:
	.loc	4 1478 3
	div.rn.f64 	%fd14, %fd13, %fd11;
tmp292:
	.loc	8 279 75
	mul.f64 	%fd2, %fd10, %fd14;
tmp293:
	mov.f64 	%fd15, 0d4338000000000000;
	mov.f64 	%fd16, 0d3FF71547652B82FE;
	.loc	8 279 45
	bra.uni	tmp294;
tmp294:
	.loc	6 249 10
	fma.rn.f64 	%fd17, %fd2, %fd16, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd17;
	}
	fma.rn.f64 	%fd18, %fd2, %fd16, %fd15;
	mov.f64 	%fd19, 0dC338000000000000;
	add.rn.f64 	%fd20, %fd18, %fd19;
	mov.f64 	%fd21, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd22, %fd20, %fd21, %fd2;
	mov.f64 	%fd23, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd24, %fd20, %fd23, %fd22;
	mov.f64 	%fd25, 0d3E928AF3FCA213EA;
	mov.f64 	%fd26, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F81111111122322;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	mov.f64 	%fd38, 0d3FA55555555502A1;
	fma.rn.f64 	%fd39, %fd37, %fd24, %fd38;
	mov.f64 	%fd40, 0d3FC5555555555511;
	fma.rn.f64 	%fd41, %fd39, %fd24, %fd40;
	mov.f64 	%fd42, 0d3FE000000000000B;
	fma.rn.f64 	%fd43, %fd41, %fd24, %fd42;
	mov.f64 	%fd44, 0d3FF0000000000000;
	fma.rn.f64 	%fd45, %fd43, %fd24, %fd44;
	fma.rn.f64 	%fd3, %fd45, %fd24, %fd44;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd3;
	}
	shl.b32 	%r4, %r1, 20;
	add.s32 	%r5, %r4, %r3;
	mov.b64 	%fd64, {%r2, %r5};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd2;
	}
	mov.b32 	 %f10, %r6;
	abs.ftz.f32 	%f11, %f10;
	setp.lt.ftz.f32	%p1, %f11, 0f4086232B;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB33_7;
	bra.uni 	BB33_1;

BB33_1:
	setp.lt.f64	%p4, %fd2, 0d0000000000000000;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB33_3;
	bra.uni 	BB33_2;

BB33_2:
	mov.f64 	%fd64, 0d0000000000000000;
	bra.uni 	BB33_4;

BB33_3:
	add.f64 	%fd64, %fd2, 0d7FF0000000000000;

BB33_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f12, %r7;
	abs.ftz.f32 	%f13, %f12;
	setp.lt.ftz.f32	%p6, %f13, 0f40874800;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB33_6;
	bra.uni 	BB33_5;

BB33_5:
	div.s32 	%r8, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r10}, %fd3;
	}
	shl.b32 	%r11, %r8, 20;
	add.s32 	%r12, %r10, %r11;
	mov.b64 	%fd47, {%r9, %r12};
	sub.s32 	%r13, %r1, %r8;
	shl.b32 	%r14, %r13, 20;
	add.s32 	%r15, %r14, 1072693248;
	mov.u32 	%r16, 0;
	mov.b64 	%fd48, {%r16, %r15};
	mul.f64 	%fd64, %fd47, %fd48;
tmp295:

BB33_6:

BB33_7:
	mov.f64 	%fd49, 0d3FF0000000000000;
	.loc	8 279 45
	sub.f64 	%fd50, %fd49, %fd64;
	ld.f32 	%f14, [%SP+8];
	cvt.ftz.f64.f32	%fd51, %f14;
	cvt.rn.ftz.f32.f64	%f15, %fd51;
	ld.f32 	%f16, [%SP+12];
	cvt.ftz.f64.f32	%fd52, %f16;
	cvt.rn.ftz.f32.f64	%f17, %fd52;
tmp296:
	.loc	8 279 183
	bra.uni	tmp297;
tmp297:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f18, %f15, %f17;
tmp298:
	.loc	8 279 183
	neg.ftz.f32 	%f19, %f18;
	cvt.ftz.f64.f32	%fd53, %f19;
	ld.f32 	%f20, [%SP+12];
	cvt.ftz.f64.f32	%fd54, %f20;
	mov.f64 	%fd55, 0dBFF0000000000000;
	mov.f64 	%fd56, %fd55;
tmp299:
	.loc	8 279 0
	bra.uni	tmp300;
tmp300:
	.loc	4 1478 3
	div.rn.f64 	%fd57, %fd56, %fd54;
tmp301:
	mov.f64 	%fd58, %fd57;
tmp302:
	.loc	8 279 163
	bra.uni	tmp303;
tmp303:
	.loc	4 1478 3
	div.rn.f64 	%fd59, %fd53, %fd58;
tmp304:
	.loc	8 279 163
	ld.f32 	%f21, [%rd1];
	cvt.ftz.f64.f32	%fd60, %f21;
	sub.f64 	%fd61, %fd59, %fd60;
	mul.f64 	%fd62, %fd50, %fd61;
	add.f64 	%fd63, %fd1, %fd62;
	cvt.rn.ftz.f32.f64	%f22, %fd63;
	st.f32 	[%rd1], %f22;
tmp305:
	.loc	8 280 2
	ret;
tmp306:
func_end33:
}

	// .globl	_Z15CuDerivModel_naffRfS_ffffffffffff
.visible .func _Z15CuDerivModel_naffRfS_ffffffffffff(
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_0,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_1,
	.param .b64 _Z15CuDerivModel_naffRfS_ffffffffffff_param_2,
	.param .b64 _Z15CuDerivModel_naffRfS_ffffffffffff_param_3,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_4,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_5,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_6,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_7,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_8,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_9,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_10,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_11,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_12,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_13,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_14,
	.param .b32 _Z15CuDerivModel_naffRfS_ffffffffffff_param_15
)
{
	.local .align 4 .b8 	__local_depot34[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .f32 	%f<46>;
	.reg .b32 	%r<33>;
	.reg .f64 	%fd<129>;
	.reg .b64 	%rd<8>;


	.loc 8 282 1
func_begin34:
	.loc	8 0 0

	.loc 8 282 1

	mov.u64 	%rd7, __local_depot34;
	cvta.local.u64 	%SP, %rd7;
	ld.param.f32 	%f1, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_0];
	ld.param.f32 	%f2, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_1];
	ld.param.u64 	%rd1, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_2];
	ld.param.u64 	%rd2, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_3];
	ld.param.f32 	%f3, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_4];
	ld.param.f32 	%f4, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_5];
	ld.param.f32 	%f5, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_6];
	ld.param.f32 	%f6, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_7];
	ld.param.f32 	%f7, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_8];
	ld.param.f32 	%f8, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_9];
	ld.param.f32 	%f9, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_10];
	ld.param.f32 	%f10, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_11];
	ld.param.f32 	%f11, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_12];
	ld.param.f32 	%f12, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_13];
	ld.param.f32 	%f13, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_14];
	ld.param.f32 	%f14, [_Z15CuDerivModel_naffRfS_ffffffffffff_param_15];
tmp307:
func_exec_begin34:
	.loc	8 285 1
	cvt.ftz.f64.f32	%fd19, %f2;
	add.f64 	%fd20, %fd19, 0dC014000000000000;
	cvt.rn.ftz.f32.f64	%f15, %fd20;
	add.u64 	%rd3, %SP, 0;
	add.u64 	%rd4, %SP, 4;
	add.u64 	%rd5, %SP, 8;
	add.u64 	%rd6, %SP, 12;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f15;
	.param .b32 param1;
	st.param.f32	[param1+0], %f3;
	.param .b32 param2;
	st.param.f32	[param2+0], %f4;
	.param .b32 param3;
	st.param.f32	[param3+0], %f5;
	.param .b32 param4;
	st.param.f32	[param4+0], %f6;
	.param .b32 param5;
	st.param.f32	[param5+0], %f7;
	.param .b32 param6;
	st.param.f32	[param6+0], %f8;
	.param .b32 param7;
	st.param.f32	[param7+0], %f9;
	.param .b32 param8;
	st.param.f32	[param8+0], %f10;
	.param .b32 param9;
	st.param.f32	[param9+0], %f11;
	.param .b32 param10;
	st.param.f32	[param10+0], %f12;
	.param .b32 param11;
	st.param.f32	[param11+0], %f13;
	.param .b32 param12;
	st.param.f32	[param12+0], %f14;
	.param .b64 param13;
	st.param.b64	[param13+0], %rd3;
	.param .b64 param14;
	st.param.b64	[param14+0], %rd4;
	.param .b64 param15;
	st.param.b64	[param15+0], %rd5;
	.param .b64 param16;
	st.param.b64	[param16+0], %rd6;
	call.uni 
	_Z11Cutrates_nafffffffffffffRfS_S_S_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 35
	.loc	8 286 1
	ld.f32 	%f16, [%rd1];
	cvt.ftz.f64.f32	%fd1, %f16;
	cvt.ftz.f64.f32	%fd21, %f1;
	ld.f32 	%f17, [%SP+12];
	cvt.ftz.f64.f32	%fd22, %f17;
	mov.f64 	%fd23, 0dBFF0000000000000;
	mov.f64 	%fd24, %fd23;
tmp308:
	.loc	8 286 75
	bra.uni	tmp309;
tmp309:
	.loc	4 1478 3
	div.rn.f64 	%fd25, %fd24, %fd22;
tmp310:
	.loc	8 286 75
	mul.f64 	%fd2, %fd21, %fd25;
tmp311:
	mov.f64 	%fd26, 0d4338000000000000;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	.loc	8 286 45
	bra.uni	tmp312;
tmp312:
	.loc	6 249 10
	fma.rn.f64 	%fd28, %fd2, %fd27, %fd26;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1, %temp}, %fd28;
	}
	fma.rn.f64 	%fd29, %fd2, %fd27, %fd26;
	mov.f64 	%fd30, 0dC338000000000000;
	add.rn.f64 	%fd31, %fd29, %fd30;
	mov.f64 	%fd32, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd33, %fd31, %fd32, %fd2;
	mov.f64 	%fd34, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd35, %fd31, %fd34, %fd33;
	mov.f64 	%fd36, 0d3E928AF3FCA213EA;
	mov.f64 	%fd37, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd38, %fd37, %fd35, %fd36;
	mov.f64 	%fd39, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd40, %fd38, %fd35, %fd39;
	mov.f64 	%fd41, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd42, %fd40, %fd35, %fd41;
	mov.f64 	%fd43, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd44, %fd42, %fd35, %fd43;
	mov.f64 	%fd45, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd46, %fd44, %fd35, %fd45;
	mov.f64 	%fd47, 0d3F81111111122322;
	fma.rn.f64 	%fd48, %fd46, %fd35, %fd47;
	mov.f64 	%fd49, 0d3FA55555555502A1;
	fma.rn.f64 	%fd50, %fd48, %fd35, %fd49;
	mov.f64 	%fd51, 0d3FC5555555555511;
	fma.rn.f64 	%fd52, %fd50, %fd35, %fd51;
	mov.f64 	%fd53, 0d3FE000000000000B;
	fma.rn.f64 	%fd54, %fd52, %fd35, %fd53;
	mov.f64 	%fd55, 0d3FF0000000000000;
	fma.rn.f64 	%fd56, %fd54, %fd35, %fd55;
	fma.rn.f64 	%fd3, %fd56, %fd35, %fd55;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd3;
	}
	shl.b32 	%r5, %r1, 20;
	add.s32 	%r6, %r5, %r4;
	mov.b64 	%fd127, {%r3, %r6};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd2;
	}
	mov.b32 	 %f18, %r7;
	abs.ftz.f32 	%f19, %f18;
	setp.lt.ftz.f32	%p1, %f19, 0f4086232B;
	not.pred 	%p2, %p1;
	not.pred 	%p3, %p2;
	@%p3 bra 	BB34_7;
	bra.uni 	BB34_1;

BB34_1:
	setp.lt.f64	%p4, %fd2, 0d0000000000000000;
	not.pred 	%p5, %p4;
	@%p5 bra 	BB34_3;
	bra.uni 	BB34_2;

BB34_2:
	mov.f64 	%fd127, 0d0000000000000000;
	bra.uni 	BB34_4;

BB34_3:
	add.f64 	%fd127, %fd2, 0d7FF0000000000000;

BB34_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd2;
	}
	mov.b32 	 %f20, %r8;
	abs.ftz.f32 	%f21, %f20;
	setp.lt.ftz.f32	%p6, %f21, 0f40874800;
	not.pred 	%p7, %p6;
	@%p7 bra 	BB34_6;
	bra.uni 	BB34_5;

BB34_5:
	div.s32 	%r9, %r1, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd3;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd3;
	}
	shl.b32 	%r12, %r9, 20;
	add.s32 	%r13, %r11, %r12;
	mov.b64 	%fd58, {%r10, %r13};
	sub.s32 	%r14, %r1, %r9;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, 1072693248;
	mov.u32 	%r17, 0;
	mov.b64 	%fd59, {%r17, %r16};
	mul.f64 	%fd127, %fd58, %fd59;
tmp313:

BB34_6:

BB34_7:
	mov.f64 	%fd60, 0d3FF0000000000000;
	.loc	8 286 45
	sub.f64 	%fd61, %fd60, %fd127;
	ld.f32 	%f22, [%SP+8];
	cvt.ftz.f64.f32	%fd62, %f22;
	cvt.rn.ftz.f32.f64	%f23, %fd62;
	ld.f32 	%f24, [%SP+12];
	cvt.ftz.f64.f32	%fd63, %f24;
	cvt.rn.ftz.f32.f64	%f25, %fd63;
tmp314:
	.loc	8 286 183
	bra.uni	tmp315;
tmp315:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f26, %f23, %f25;
tmp316:
	.loc	8 286 183
	neg.ftz.f32 	%f27, %f26;
	cvt.ftz.f64.f32	%fd64, %f27;
	ld.f32 	%f28, [%SP+12];
	cvt.ftz.f64.f32	%fd65, %f28;
	mov.f64 	%fd66, 0dBFF0000000000000;
	mov.f64 	%fd67, %fd66;
tmp317:
	.loc	8 286 0
	bra.uni	tmp318;
tmp318:
	.loc	4 1478 3
	div.rn.f64 	%fd68, %fd67, %fd65;
tmp319:
	mov.f64 	%fd69, %fd68;
tmp320:
	.loc	8 286 163
	bra.uni	tmp321;
tmp321:
	.loc	4 1478 3
	div.rn.f64 	%fd70, %fd64, %fd69;
tmp322:
	.loc	8 286 163
	ld.f32 	%f29, [%rd1];
	cvt.ftz.f64.f32	%fd71, %f29;
	sub.f64 	%fd72, %fd70, %fd71;
	mul.f64 	%fd73, %fd61, %fd72;
	add.f64 	%fd74, %fd1, %fd73;
	cvt.rn.ftz.f32.f64	%f30, %fd74;
	st.f32 	[%rd1], %f30;
	.loc	8 287 1
	ld.f32 	%f31, [%rd2];
	cvt.ftz.f64.f32	%fd10, %f31;
	cvt.ftz.f64.f32	%fd75, %f1;
	ld.f32 	%f32, [%SP+4];
	cvt.ftz.f64.f32	%fd76, %f32;
	mov.f64 	%fd77, %fd66;
tmp323:
	.loc	8 287 75
	bra.uni	tmp324;
tmp324:
	.loc	4 1478 3
	div.rn.f64 	%fd78, %fd77, %fd76;
tmp325:
	.loc	8 287 75
	mul.f64 	%fd11, %fd75, %fd78;
tmp326:
	mov.f64 	%fd79, 0d4338000000000000;
	mov.f64 	%fd80, 0d3FF71547652B82FE;
	.loc	8 287 45
	bra.uni	tmp327;
tmp327:
	.loc	6 249 10
	fma.rn.f64 	%fd81, %fd11, %fd80, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd81;
	}
	fma.rn.f64 	%fd82, %fd11, %fd80, %fd79;
	mov.f64 	%fd83, 0dC338000000000000;
	add.rn.f64 	%fd84, %fd82, %fd83;
	mov.f64 	%fd85, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd86, %fd84, %fd85, %fd11;
	mov.f64 	%fd87, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd88, %fd84, %fd87, %fd86;
	mov.f64 	%fd89, 0d3E928AF3FCA213EA;
	mov.f64 	%fd90, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd91, %fd90, %fd88, %fd89;
	mov.f64 	%fd92, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd93, %fd91, %fd88, %fd92;
	mov.f64 	%fd94, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd95, %fd93, %fd88, %fd94;
	mov.f64 	%fd96, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd97, %fd95, %fd88, %fd96;
	mov.f64 	%fd98, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd99, %fd97, %fd88, %fd98;
	mov.f64 	%fd100, 0d3F81111111122322;
	fma.rn.f64 	%fd101, %fd99, %fd88, %fd100;
	mov.f64 	%fd102, 0d3FA55555555502A1;
	fma.rn.f64 	%fd103, %fd101, %fd88, %fd102;
	mov.f64 	%fd104, 0d3FC5555555555511;
	fma.rn.f64 	%fd105, %fd103, %fd88, %fd104;
	mov.f64 	%fd106, 0d3FE000000000000B;
	fma.rn.f64 	%fd107, %fd105, %fd88, %fd106;
	fma.rn.f64 	%fd108, %fd107, %fd88, %fd60;
	fma.rn.f64 	%fd12, %fd108, %fd88, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd12;
	}
	shl.b32 	%r20, %r2, 20;
	add.s32 	%r21, %r20, %r19;
	mov.b64 	%fd128, {%r18, %r21};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd11;
	}
	mov.b32 	 %f33, %r22;
	abs.ftz.f32 	%f34, %f33;
	setp.lt.ftz.f32	%p8, %f34, 0f4086232B;
	not.pred 	%p9, %p8;
	not.pred 	%p10, %p9;
	@%p10 bra 	BB34_14;
	bra.uni 	BB34_8;

BB34_8:
	setp.lt.f64	%p11, %fd11, 0d0000000000000000;
	not.pred 	%p12, %p11;
	@%p12 bra 	BB34_10;
	bra.uni 	BB34_9;

BB34_9:
	mov.f64 	%fd128, 0d0000000000000000;
	bra.uni 	BB34_11;

BB34_10:
	add.f64 	%fd128, %fd11, 0d7FF0000000000000;

BB34_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd11;
	}
	mov.b32 	 %f35, %r23;
	abs.ftz.f32 	%f36, %f35;
	setp.lt.ftz.f32	%p13, %f36, 0f40874800;
	not.pred 	%p14, %p13;
	@%p14 bra 	BB34_13;
	bra.uni 	BB34_12;

BB34_12:
	div.s32 	%r24, %r2, 2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd12;
	}
	shl.b32 	%r27, %r24, 20;
	add.s32 	%r28, %r26, %r27;
	mov.b64 	%fd110, {%r25, %r28};
	sub.s32 	%r29, %r2, %r24;
	shl.b32 	%r30, %r29, 20;
	add.s32 	%r31, %r30, 1072693248;
	mov.u32 	%r32, 0;
	mov.b64 	%fd111, {%r32, %r31};
	mul.f64 	%fd128, %fd110, %fd111;
tmp328:

BB34_13:

BB34_14:
	mov.f64 	%fd112, 0d3FF0000000000000;
	.loc	8 287 45
	sub.f64 	%fd113, %fd112, %fd128;
	ld.f32 	%f37, [%SP+0];
	cvt.ftz.f64.f32	%fd114, %f37;
	cvt.rn.ftz.f32.f64	%f38, %fd114;
	ld.f32 	%f39, [%SP+4];
	cvt.ftz.f64.f32	%fd115, %f39;
	cvt.rn.ftz.f32.f64	%f40, %fd115;
tmp329:
	.loc	8 287 183
	bra.uni	tmp330;
tmp330:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f41, %f38, %f40;
tmp331:
	.loc	8 287 183
	neg.ftz.f32 	%f42, %f41;
	cvt.ftz.f64.f32	%fd116, %f42;
	ld.f32 	%f43, [%SP+4];
	cvt.ftz.f64.f32	%fd117, %f43;
	mov.f64 	%fd118, 0dBFF0000000000000;
	mov.f64 	%fd119, %fd118;
tmp332:
	.loc	8 287 0
	bra.uni	tmp333;
tmp333:
	.loc	4 1478 3
	div.rn.f64 	%fd120, %fd119, %fd117;
tmp334:
	mov.f64 	%fd121, %fd120;
tmp335:
	.loc	8 287 163
	bra.uni	tmp336;
tmp336:
	.loc	4 1478 3
	div.rn.f64 	%fd122, %fd116, %fd121;
tmp337:
	.loc	8 287 163
	ld.f32 	%f44, [%rd2];
	cvt.ftz.f64.f32	%fd123, %f44;
	sub.f64 	%fd124, %fd122, %fd123;
	mul.f64 	%fd125, %fd113, %fd124;
	add.f64 	%fd126, %fd10, %fd125;
	cvt.rn.ftz.f32.f64	%f45, %fd126;
	st.f32 	[%rd2], %f45;
tmp338:
	.loc	8 288 2
	ret;
tmp339:
func_end34:
}

	// .globl	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_
.visible .func _Z20CuBreakpointModel_caRdRffS0_S0_fffS0_(
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_0,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_1,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_2,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_3,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_4,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_5,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_6,
	.param .b32 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_7,
	.param .b64 _Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_8
)
{
	.local .align 4 .b8 	__local_depot35[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<14>;
	.reg .f64 	%fd<16>;
	.reg .b64 	%rd<7>;


	.loc 8 294 1
func_begin35:
	.loc	8 0 0

	.loc 8 294 1

	mov.u64 	%rd6, __local_depot35;
	cvta.local.u64 	%SP, %rd6;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_3];
	ld.param.u64 	%rd4, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_4];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_5];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_6];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_7];
	ld.param.u64 	%rd5, [_Z20CuBreakpointModel_caRdRffS0_S0_fffS0__param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
func_exec_begin35:
	.loc	8 297 1
tmp340:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACC702220C21;
	ld.f32 	%f5, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f5;
	mul.f64 	%fd4, %fd2, %fd3;
	ld.f32 	%f6, [%rd3];
	cvt.ftz.f64.f32	%fd5, %f6;
	mul.f64 	%fd6, %fd4, %fd5;
	ld.f32 	%f7, [%rd4];
	cvt.ftz.f64.f32	%fd7, %f7;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f8, %fd8;
tmp341:
	.loc	8 298 1
	cvt.ftz.f64.f32	%fd9, %f8;
	mul.f64 	%fd10, %fd9, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0f430C0000;
	cvt.ftz.f64.f32	%fd11, %f9;
	mul.f64 	%fd12, %fd10, %fd11;
	cvt.rn.ftz.f32.f64	%f10, %fd12;
	st.f32 	[%rd5], %f10;
	.loc	8 299 1
	ld.f32 	%f11, [%rd5];
	cvt.ftz.f64.f32	%fd13, %f11;
	ld.f64 	%fd14, [%rd1];
	add.f64 	%fd15, %fd14, %fd13;
	st.f64 	[%rd1], %fd15;
	.loc	8 300 1
	ld.f32 	%f12, [%rd2];
	add.ftz.f32 	%f13, %f12, %f8;
	st.f32 	[%rd2], %f13;
tmp342:
	.loc	8 301 2
	ret;
tmp343:
func_end35:
}

	// .globl	_Z21CuBreakpointModel_cadRdRffS0_fS0_
.visible .func _Z21CuBreakpointModel_cadRdRffS0_fS0_(
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_0,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_1,
	.param .b32 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_2,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_3,
	.param .b32 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_4,
	.param .b64 _Z21CuBreakpointModel_cadRdRffS0_fS0__param_5
)
{
	.local .align 8 .b8 	__local_depot36[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<3>;
	.reg .b64 	%rd<6>;


	.loc 8 305 1
func_begin36:
	.loc	8 0 0

	.loc 8 305 1

	mov.u64 	%rd5, __local_depot36;
	cvta.local.u64 	%SP, %rd5;
	ld.param.u64 	%rd1, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_0];
	ld.param.u64 	%rd2, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_1];
	ld.param.f32 	%f1, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_2];
	ld.param.u64 	%rd3, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_3];
	ld.param.f32 	%f2, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_4];
	ld.param.u64 	%rd4, [_Z21CuBreakpointModel_cadRdRffS0_fS0__param_5];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	st.f32 	[%SP+16], %f1;
	st.u64 	[%SP+24], %rd3;
	st.f32 	[%SP+32], %f2;
	st.u64 	[%SP+40], %rd4;
func_exec_begin36:
	.loc	8 308 2
tmp344:
	ret;
tmp345:
func_end36:
}

	// .globl	_Z21CuBreakpointModel_kcaRdRffS0_fffff
.visible .func _Z21CuBreakpointModel_kcaRdRffS0_fffff(
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_0,
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_1,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_2,
	.param .b64 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_3,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_4,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_5,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_6,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_7,
	.param .b32 _Z21CuBreakpointModel_kcaRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot37[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<5>;


	.loc 8 312 1
func_begin37:
	.loc	8 0 0

	.loc 8 312 1

	mov.u64 	%rd4, __local_depot37;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z21CuBreakpointModel_kcaRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin37:
	.loc	8 315 1
tmp346:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACC702220C21;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp347:
	.loc	8 316 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp348:
	.loc	8 317 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 318 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp349:
	.loc	8 319 2
	ret;
tmp350:
func_end37:
}

	// .globl	_Z20CuBreakpointModel_kmRdRffS0_fffff
.visible .func _Z20CuBreakpointModel_kmRdRffS0_fffff(
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_0,
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_1,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_2,
	.param .b64 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_3,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_4,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_5,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_6,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_7,
	.param .b32 _Z20CuBreakpointModel_kmRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot38[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<5>;


	.loc 8 323 1
func_begin38:
	.loc	8 0 0

	.loc 8 323 1

	mov.u64 	%rd4, __local_depot38;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_kmRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin38:
	.loc	8 326 1
tmp351:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACC702220C21;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp352:
	.loc	8 327 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp353:
	.loc	8 328 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 329 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp354:
	.loc	8 330 2
	ret;
tmp355:
func_end38:
}

	// .globl	_Z20CuBreakpointModel_kvRdRffS0_fffff
.visible .func _Z20CuBreakpointModel_kvRdRffS0_fffff(
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_0,
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_1,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_2,
	.param .b64 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_3,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_4,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_5,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_6,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_7,
	.param .b32 _Z20CuBreakpointModel_kvRdRffS0_fffff_param_8
)
{
	.local .align 4 .b8 	__local_depot39[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<13>;
	.reg .f64 	%fd<12>;
	.reg .b64 	%rd<5>;


	.loc 8 334 1
func_begin39:
	.loc	8 0 0

	.loc 8 334 1

	mov.u64 	%rd4, __local_depot39;
	cvta.local.u64 	%SP, %rd4;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_3];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_4];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_5];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_6];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_7];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_kvRdRffS0_fffff_param_8];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
func_exec_begin39:
	.loc	8 337 1
tmp356:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACC702220C21;
	ld.f32 	%f7, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f7;
	mul.f64 	%fd4, %fd2, %fd3;
	cvt.rn.ftz.f32.f64	%f8, %fd4;
tmp357:
	.loc	8 338 1
	cvt.ftz.f64.f32	%fd5, %f8;
	mul.f64 	%fd6, %fd5, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f9, %f1, 0fC2B40000;
	cvt.ftz.f64.f32	%fd7, %f9;
	mul.f64 	%fd8, %fd6, %fd7;
	cvt.rn.ftz.f32.f64	%f10, %fd8;
tmp358:
	.loc	8 339 1
	cvt.ftz.f64.f32	%fd9, %f10;
	ld.f64 	%fd10, [%rd1];
	add.f64 	%fd11, %fd10, %fd9;
	st.f64 	[%rd1], %fd11;
	.loc	8 340 1
	ld.f32 	%f11, [%rd2];
	add.ftz.f32 	%f12, %f11, %f8;
	st.f32 	[%rd2], %f12;
tmp359:
	.loc	8 341 2
	ret;
tmp360:
func_end39:
}

	// .globl	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff
.visible .func _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff(
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_0,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_1,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_2,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_3,
	.param .b64 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_4,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_5,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_6,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_7,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_8,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_9,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_10,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_11,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_12,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_13,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_14,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_15,
	.param .b32 _Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_16
)
{
	.local .align 4 .b8 	__local_depot40[44];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .f32 	%f<23>;
	.reg .f64 	%fd<18>;
	.reg .b64 	%rd<6>;


	.loc 8 345 1
func_begin40:
	.loc	8 0 0

	.loc 8 345 1

	mov.u64 	%rd5, __local_depot40;
	cvta.local.u64 	%SP, %rd5;
	ld.param.u64 	%rd1, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_0];
	ld.param.u64 	%rd2, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_1];
	ld.param.f32 	%f1, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_2];
	ld.param.u64 	%rd3, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_3];
	ld.param.u64 	%rd4, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_4];
	ld.param.f32 	%f2, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_5];
	ld.param.f32 	%f3, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_6];
	ld.param.f32 	%f4, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_7];
	ld.param.f32 	%f5, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_8];
	ld.param.f32 	%f6, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_9];
	ld.param.f32 	%f7, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_10];
	ld.param.f32 	%f8, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_11];
	ld.param.f32 	%f9, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_12];
	ld.param.f32 	%f10, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_13];
	ld.param.f32 	%f11, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_14];
	ld.param.f32 	%f12, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_15];
	ld.param.f32 	%f13, [_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff_param_16];
	st.f32 	[%SP+0], %f3;
	st.f32 	[%SP+4], %f4;
	st.f32 	[%SP+8], %f5;
	st.f32 	[%SP+12], %f6;
	st.f32 	[%SP+16], %f7;
	st.f32 	[%SP+20], %f8;
	st.f32 	[%SP+24], %f9;
	st.f32 	[%SP+28], %f10;
	st.f32 	[%SP+32], %f11;
	st.f32 	[%SP+36], %f12;
	st.f32 	[%SP+40], %f13;
func_exec_begin40:
	.loc	8 348 1
tmp361:
	cvt.ftz.f64.f32	%fd1, %f2;
	mul.f64 	%fd2, %fd1, 0d4009ACC702220C21;
	ld.f32 	%f14, [%rd3];
	cvt.ftz.f64.f32	%fd3, %f14;
	mul.f64 	%fd4, %fd2, %fd3;
	ld.f32 	%f15, [%rd3];
	cvt.ftz.f64.f32	%fd5, %f15;
	mul.f64 	%fd6, %fd4, %fd5;
	ld.f32 	%f16, [%rd3];
	cvt.ftz.f64.f32	%fd7, %f16;
	mul.f64 	%fd8, %fd6, %fd7;
	ld.f32 	%f17, [%rd4];
	cvt.ftz.f64.f32	%fd9, %f17;
	mul.f64 	%fd10, %fd8, %fd9;
	cvt.rn.ftz.f32.f64	%f18, %fd10;
tmp362:
	.loc	8 349 1
	cvt.ftz.f64.f32	%fd11, %f18;
	mul.f64 	%fd12, %fd11, 0d3F1A36E2EB1C432D;
	sub.ftz.f32 	%f19, %f1, 0f42700000;
	cvt.ftz.f64.f32	%fd13, %f19;
	mul.f64 	%fd14, %fd12, %fd13;
	cvt.rn.ftz.f32.f64	%f20, %fd14;
tmp363:
	.loc	8 350 1
	cvt.ftz.f64.f32	%fd15, %f20;
	ld.f64 	%fd16, [%rd1];
	add.f64 	%fd17, %fd16, %fd15;
	st.f64 	[%rd1], %fd17;
	.loc	8 351 1
	ld.f32 	%f21, [%rd2];
	add.ftz.f32 	%f22, %f21, %f18;
	st.f32 	[%rd2], %f22;
tmp364:
	.loc	8 352 2
	ret;
tmp365:
func_end40:
}

	// .globl	_Z8BeforeLU4HMatPdS0_t
.visible .func _Z8BeforeLU4HMatPdS0_t(
	.param .align 8 .b8 _Z8BeforeLU4HMatPdS0_t_param_0[208],
	.param .b64 _Z8BeforeLU4HMatPdS0_t_param_1,
	.param .b64 _Z8BeforeLU4HMatPdS0_t_param_2,
	.param .b32 _Z8BeforeLU4HMatPdS0_t_param_3
)
{
	.local .align 8 .b8 	__local_depot41[208];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b16 	%rs<44>;
	.reg .b32 	%r<62>;
	.reg .f64 	%fd<41>;
	.reg .b64 	%rd<137>;


	.loc 1 188 1
func_begin41:
	.loc	1 0 0

	.loc 1 188 1

	mov.u64 	%rd136, __local_depot41;
	cvta.local.u64 	%SP, %rd136;
	ld.param.u64 	%rd3, [_Z8BeforeLU4HMatPdS0_t_param_1];
	ld.param.u64 	%rd4, [_Z8BeforeLU4HMatPdS0_t_param_2];
	ld.param.u16 	%rs20, [_Z8BeforeLU4HMatPdS0_t_param_3];
	mov.u64 	%rd1, _Z8BeforeLU4HMatPdS0_t_param_0;
	mov.u32 	%r61, 0;
	add.u64 	%rd2, %SP, 0;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB41_2;
	bra.uni 	BB41_1;

BB41_1:
	cvt.s64.s32	%rd5, %r61;
	shl.b64 	%rd6, %rd5, 3;
	add.s64 	%rd7, %rd1, %rd6;
	ld.local.u64 	%rd8, [%rd7];
	cvt.s64.s32	%rd9, %r61;
	shl.b64 	%rd10, %rd9, 3;
	add.s64 	%rd11, %rd2, %rd10;
	st.u64 	[%rd11], %rd8;
	add.s32 	%r61, %r61, 1;
	setp.lt.u32	%p2, %r61, 26;
	@%p2 bra 	BB41_1;
	bra.uni 	BB41_2;

BB41_2:
func_exec_begin41:
	.loc	1 190 1
tmp366:
	mov.u32 	%r4, %tid.x;
	cvt.u16.u32	%rs1, %r4;
tmp367:
	.loc	1 193 1
	mov.u64 	%rd12, cLRelStarts;
	cvta.const.u64 	%rd13, %rd12;
	ld.u16 	%rs21, [%rd13];
	mov.b16 	%rs22, %rs21;
tmp368:
	mov.u16 	%rs23, 0;
	.loc	1 195 6
tmp369:
	mov.b16 	%rs39, %rs23;
tmp370:

BB41_3:
	.loc	1 195 1
	cvt.u32.u16	%r5, %rs39;
	cvt.u32.u16	%r6, %rs20;
	setp.le.s32	%p3, %r5, %r6;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB41_24;
	bra.uni 	BB41_4;

BB41_4:
	.loc	1 197 6
tmp371:
	cvt.u64.u16	%rd14, %rs39;
	mov.u64 	%rd15, cLRelStarts;
	cvta.const.u64 	%rd16, %rd15;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd16, %rd17;
	ld.u16 	%rs24, [%rd18];
	mov.b16 	%rs40, %rs24;
tmp372:

BB41_5:
	.loc	1 197 1
	cvt.u32.u16	%r7, %rs40;
	cvt.u64.u16	%rd19, %rs39;
	mov.u64 	%rd20, cLRelEnds;
	cvta.const.u64 	%rd21, %rd20;
	shl.b64 	%rd22, %rd19, 1;
	add.s64 	%rd23, %rd21, %rd22;
	ld.u16 	%rs25, [%rd23];
	cvt.u32.u16	%r8, %rs25;
	setp.le.s32	%p5, %r7, %r8;
	not.pred 	%p6, %p5;
	@%p6 bra 	BB41_12;
	bra.uni 	BB41_6;

BB41_6:
	.loc	1 199 1
tmp373:
	cvt.u32.u16	%r39, %rs40;
	mul.lo.s32 	%r40, %r39, 32;
	cvt.u32.u16	%r41, %rs1;
	add.s32 	%r42, %r40, %r41;
	cvt.s64.s32	%rd87, %r42;
	shl.b64 	%rd88, %rd87, 1;
	mov.u64 	%rd89, cCompByLevel32;
	cvta.const.u64 	%rd90, %rd89;
	add.s64 	%rd91, %rd90, %rd88;
	ld.u16 	%rs36, [%rd91];
	cvt.u32.u16	%r43, %rs36;
	sub.s32 	%r44, %r43, 1;
	cvt.u16.u32	%rs6, %r44;
tmp374:
	.loc	1 200 6
	cvt.u64.u16	%rd92, %rs6;
	shl.b64 	%rd93, %rd92, 1;
	mov.u64 	%rd94, cSegStartI;
	cvta.const.u64 	%rd95, %rd94;
	add.s64 	%rd96, %rd95, %rd93;
	ld.u16 	%rs37, [%rd96];
	cvt.u32.u16	%r45, %rs37;
	sub.s32 	%r46, %r45, 1;
	cvt.u16.u32	%rs41, %r46;
tmp375:

BB41_7:
	.loc	1 200 1
	cvt.u32.u16	%r47, %rs41;
	cvt.u64.u16	%rd97, %rs6;
	mov.u64 	%rd98, cSegEndI;
	cvta.const.u64 	%rd99, %rd98;
	shl.b64 	%rd100, %rd97, 1;
	add.s64 	%rd101, %rd99, %rd100;
	ld.u16 	%rs38, [%rd101];
	cvt.u32.u16	%r48, %rs38;
	setp.lt.s32	%p13, %r47, %r48;
	not.pred 	%p14, %p13;
	@%p14 bra 	BB41_10;
	bra.uni 	BB41_8;

BB41_8:
	.loc	1 201 1
tmp376:
	cvt.u32.u16	%r49, %rs41;
	sub.s32 	%r50, %r49, 1;
	cvt.s64.s32	%rd102, %r50;
	shl.b64 	%rd103, %rd102, 3;
	add.s64 	%rd104, %rd3, %rd103;
	ld.f64 	%fd21, [%rd104];
	mov.f64 	%fd22, %fd21;
tmp377:
	.loc	1 203 1
	cvt.u64.u16	%rd105, %rs41;
	shl.b64 	%rd106, %rd105, 3;
	add.s64 	%rd107, %rd3, %rd106;
	ld.f64 	%fd23, [%rd107];
	cvt.u32.u16	%r51, %rs41;
	sub.s32 	%r52, %r51, 1;
	mov.u64 	%rd108, cF;
	cvta.const.u64 	%rd109, %rd108;
	cvt.s64.s32	%rd110, %r52;
	shl.b64 	%rd111, %rd110, 3;
	add.s64 	%rd112, %rd109, %rd111;
	ld.f64 	%fd24, [%rd112];
	cvt.u32.u16	%r53, %rs41;
	sub.s32 	%r54, %r53, 1;
	mov.u64 	%rd113, cE;
	cvta.const.u64 	%rd114, %rd113;
	cvt.s64.s32	%rd115, %r54;
	shl.b64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd114, %rd116;
	ld.f64 	%fd25, [%rd117];
	mov.f64 	%fd26, %fd25;
tmp378:
	mov.f64 	%fd27, %fd22;
tmp379:
	.loc	1 203 171
	bra.uni	tmp380;
tmp380:
	.loc	4 1478 3
	div.rn.f64 	%fd28, %fd26, %fd27;
tmp381:
	.loc	1 203 171
	mul.f64 	%fd29, %fd24, %fd28;
	sub.f64 	%fd30, %fd23, %fd29;
	cvt.u64.u16	%rd118, %rs41;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd3, %rd119;
	st.f64 	[%rd120], %fd30;
	.loc	1 204 1
	cvt.u32.u16	%r55, %rs41;
	sub.s32 	%r56, %r55, 1;
	cvt.s64.s32	%rd121, %r56;
	shl.b64 	%rd122, %rd121, 3;
	add.s64 	%rd123, %rd3, %rd122;
	ld.f64 	%fd31, [%rd123];
	mov.f64 	%fd32, %fd31;
tmp382:
	.loc	1 205 1
	cvt.u32.u16	%r57, %rs41;
	sub.s32 	%r58, %r57, 1;
	cvt.s64.s32	%rd124, %r58;
	shl.b64 	%rd125, %rd124, 3;
	add.s64 	%rd126, %rd4, %rd125;
	ld.f64 	%fd33, [%rd126];
	mov.f64 	%fd34, %fd33;
tmp383:
	.loc	1 206 1
	cvt.u64.u16	%rd127, %rs41;
	shl.b64 	%rd128, %rd127, 3;
	add.s64 	%rd129, %rd4, %rd128;
	ld.f64 	%fd35, [%rd129];
	cvt.u32.u16	%r59, %rs41;
	sub.s32 	%r60, %r59, 1;
	cvt.s64.s32	%rd130, %r60;
	shl.b64 	%rd131, %rd130, 3;
	add.s64 	%rd132, %rd114, %rd131;
	ld.f64 	%fd36, [%rd132];
	mul.f64 	%fd37, %fd34, %fd36;
tmp384:
	mov.f64 	%fd38, %fd32;
tmp385:
	.loc	1 206 108
	bra.uni	tmp386;
tmp386:
	.loc	4 1478 3
	div.rn.f64 	%fd39, %fd37, %fd38;
tmp387:
	.loc	1 206 108
	sub.f64 	%fd40, %fd35, %fd39;
	cvt.u64.u16	%rd133, %rs41;
	shl.b64 	%rd134, %rd133, 3;
	add.s64 	%rd135, %rd4, %rd134;
	st.f64 	[%rd135], %fd40;
tmp388:

	.loc	1 200 0
	add.s16 	%rs41, %rs41, 1;
tmp389:
	bra.uni 	BB41_7;
tmp390:

BB41_10:

	.loc	1 197 247
	add.s16 	%rs40, %rs40, 1;
tmp391:
	bra.uni 	BB41_5;
tmp392:

BB41_12:
	.loc	1 209 1
	cvt.u32.u16	%r9, %rs39;
	cvt.u32.u16	%r10, %rs20;
	setp.lt.s32	%p7, %r9, %r10;
	not.pred 	%p8, %p7;
	@%p8 bra 	BB41_22;
	bra.uni 	BB41_13;

BB41_13:
	.loc	1 210 6
tmp393:
	cvt.u64.u16	%rd24, %rs39;
	mov.u64 	%rd25, cFLRelStarts;
	cvta.const.u64 	%rd26, %rd25;
	shl.b64 	%rd27, %rd24, 1;
	add.s64 	%rd28, %rd26, %rd27;
	ld.u16 	%rs26, [%rd28];
	mov.b16 	%rs42, %rs26;
tmp394:

BB41_14:
	.loc	1 210 1
	cvt.u32.u16	%r11, %rs42;
	cvt.u64.u16	%rd29, %rs39;
	mov.u64 	%rd30, cFLRelEnds;
	cvta.const.u64 	%rd31, %rd30;
	shl.b64 	%rd32, %rd29, 1;
	add.s64 	%rd33, %rd31, %rd32;
	ld.u16 	%rs27, [%rd33];
	cvt.u32.u16	%r12, %rs27;
	setp.le.s32	%p9, %r11, %r12;
	not.pred 	%p10, %p9;
	@%p10 bra 	BB41_21;
	bra.uni 	BB41_15;

BB41_15:
	.loc	1 211 1
tmp395:
	cvt.u32.u16	%r13, %rs42;
	mul.lo.s32 	%r14, %r13, 32;
	cvt.u32.u16	%r15, %rs1;
	add.s32 	%r16, %r14, %r15;
	cvt.s64.s32	%rd34, %r16;
	shl.b64 	%rd35, %rd34, 1;
	mov.u64 	%rd36, cCompByFLevel32;
	cvta.const.u64 	%rd37, %rd36;
	add.s64 	%rd38, %rd37, %rd35;
	ld.u16 	%rs28, [%rd38];
	cvt.u32.u16	%r17, %rs28;
	sub.s32 	%r18, %r17, 1;
	cvt.u16.u32	%rs29, %r18;
tmp396:
	.loc	1 212 1
	cvt.u64.u16	%rd39, %rs29;
	shl.b64 	%rd40, %rd39, 1;
	mov.u64 	%rd41, cFathers;
	cvta.const.u64 	%rd42, %rd41;
	add.s64 	%rd43, %rd42, %rd40;
	ld.u16 	%rs30, [%rd43];
	cvt.u32.u16	%r19, %rs30;
	sub.s32 	%r20, %r19, 1;
	cvt.u16.u32	%rs13, %r20;
tmp397:
	.loc	1 213 1
	cvt.u64.u16	%rd44, %rs29;
	shl.b64 	%rd45, %rd44, 1;
	mov.u64 	%rd46, cRelStarts;
	cvta.const.u64 	%rd47, %rd46;
	add.s64 	%rd48, %rd47, %rd45;
	ld.u16 	%rs31, [%rd48];
	mov.b16 	%rs32, %rs31;
tmp398:
	.loc	1 214 1
	cvt.u64.u16	%rd49, %rs29;
	shl.b64 	%rd50, %rd49, 1;
	mov.u64 	%rd51, cRelEnds;
	cvta.const.u64 	%rd52, %rd51;
	add.s64 	%rd53, %rd52, %rd50;
	ld.u16 	%rs33, [%rd53];
	mov.b16 	%rs14, %rs33;
tmp399:
	.loc	1 215 6
	mov.b16 	%rs43, %rs32;
tmp400:

BB41_16:
	.loc	1 215 1
	cvt.u32.u16	%r21, %rs43;
	cvt.u32.u16	%r22, %rs14;
	setp.le.s32	%p11, %r21, %r22;
	not.pred 	%p12, %p11;
	@%p12 bra 	BB41_19;
	bra.uni 	BB41_17;

BB41_17:
	.loc	1 216 1
tmp401:
	cvt.u32.u16	%r23, %rs43;
	sub.s32 	%r24, %r23, 1;
	mov.u64 	%rd54, cRelVec;
	cvta.const.u64 	%rd55, %rd54;
	cvt.s64.s32	%rd56, %r24;
	shl.b64 	%rd57, %rd56, 1;
	add.s64 	%rd58, %rd55, %rd57;
	ld.u16 	%rs34, [%rd58];
	cvt.u32.u16	%r25, %rs34;
	sub.s32 	%r26, %r25, 1;
	cvt.u16.u32	%rs35, %r26;
tmp402:
	.loc	1 217 1
	cvt.u32.u16	%r27, %rs35;
	sub.s32 	%r28, %r27, 1;
	cvt.s64.s32	%rd59, %r28;
	shl.b64 	%rd60, %rd59, 3;
	add.s64 	%rd61, %rd3, %rd60;
	ld.f64 	%fd1, [%rd61];
	mov.f64 	%fd2, %fd1;
tmp403:
	.loc	1 218 1
	cvt.u32.u16	%r29, %rs35;
	sub.s32 	%r30, %r29, 1;
	cvt.s64.s32	%rd62, %r30;
	shl.b64 	%rd63, %rd62, 3;
	mov.u64 	%rd64, cF;
	cvta.const.u64 	%rd65, %rd64;
	add.s64 	%rd66, %rd65, %rd63;
	ld.f64 	%fd3, [%rd66];
	cvt.u32.u16	%r31, %rs35;
	sub.s32 	%r32, %r31, 1;
	cvt.s64.s32	%rd67, %r32;
	shl.b64 	%rd68, %rd67, 3;
	mov.u64 	%rd69, cE;
	cvta.const.u64 	%rd70, %rd69;
	add.s64 	%rd71, %rd70, %rd68;
	ld.f64 	%fd4, [%rd71];
	mov.f64 	%fd5, %fd4;
tmp404:
	mov.f64 	%fd6, %fd2;
tmp405:
	.loc	1 218 126
	bra.uni	tmp406;
tmp406:
	.loc	4 1478 3
	div.rn.f64 	%fd7, %fd5, %fd6;
tmp407:
	.loc	1 218 126
	mul.f64 	%fd8, %fd3, %fd7;
	cvt.u64.u16	%rd72, %rs13;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd74, %rd3, %rd73;
	ld.f64 	%fd9, [%rd74];
	sub.f64 	%fd10, %fd9, %fd8;
	st.f64 	[%rd74], %fd10;
	.loc	1 219 1
	cvt.u32.u16	%r33, %rs35;
	sub.s32 	%r34, %r33, 1;
	cvt.s64.s32	%rd75, %r34;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd77, %rd3, %rd76;
	ld.f64 	%fd11, [%rd77];
	mov.f64 	%fd12, %fd11;
tmp408:
	.loc	1 220 1
	cvt.u32.u16	%r35, %rs35;
	sub.s32 	%r36, %r35, 1;
	cvt.s64.s32	%rd78, %r36;
	shl.b64 	%rd79, %rd78, 3;
	add.s64 	%rd80, %rd4, %rd79;
	ld.f64 	%fd13, [%rd80];
	mov.f64 	%fd14, %fd13;
tmp409:
	.loc	1 221 1
	cvt.u32.u16	%r37, %rs35;
	sub.s32 	%r38, %r37, 1;
	cvt.s64.s32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 3;
	add.s64 	%rd83, %rd70, %rd82;
	ld.f64 	%fd15, [%rd83];
	mul.f64 	%fd16, %fd14, %fd15;
tmp410:
	mov.f64 	%fd17, %fd12;
tmp411:
	.loc	1 221 63
	bra.uni	tmp412;
tmp412:
	.loc	4 1478 3
	div.rn.f64 	%fd18, %fd16, %fd17;
tmp413:
	.loc	1 221 63
	cvt.u64.u16	%rd84, %rs13;
	shl.b64 	%rd85, %rd84, 3;
	add.s64 	%rd86, %rd4, %rd85;
	ld.f64 	%fd19, [%rd86];
	sub.f64 	%fd20, %fd19, %fd18;
	st.f64 	[%rd86], %fd20;
tmp414:

	.loc	1 215 187
	add.s16 	%rs43, %rs43, 1;
tmp415:
	bra.uni 	BB41_16;
tmp416:

BB41_19:

	.loc	1 210 249
	add.s16 	%rs42, %rs42, 1;
tmp417:
	bra.uni 	BB41_14;
tmp418:

BB41_21:

BB41_22:

	.loc	1 195 148
	add.s16 	%rs39, %rs39, 1;
tmp419:
	bra.uni 	BB41_3;
tmp420:

BB41_24:
	.loc	1 226 2
	ret;
tmp421:
func_end41:
}

	// .globl	_Z5BkSub4HMatPdS0_S0_S0_t
.visible .func _Z5BkSub4HMatPdS0_S0_S0_t(
	.param .align 8 .b8 _Z5BkSub4HMatPdS0_S0_S0_t_param_0[208],
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_1,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_2,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_3,
	.param .b64 _Z5BkSub4HMatPdS0_S0_S0_t_param_4,
	.param .b32 _Z5BkSub4HMatPdS0_S0_S0_t_param_5
)
{
	.local .align 8 .b8 	__local_depot42[208];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<57>;
	.reg .f32 	%f<61>;
	.reg .b32 	%r<114>;
	.reg .f64 	%fd<241>;
	.reg .b64 	%rd<531>;


	.loc 1 229 1
func_begin42:
	.loc	1 0 0

	.loc 1 229 1

	mov.u64 	%rd530, __local_depot42;
	cvta.local.u64 	%SP, %rd530;
	ld.param.u64 	%rd5, [_Z5BkSub4HMatPdS0_S0_S0_t_param_3];
	ld.param.u64 	%rd6, [_Z5BkSub4HMatPdS0_S0_S0_t_param_4];
	ld.param.u16 	%rs16, [_Z5BkSub4HMatPdS0_S0_S0_t_param_5];
	mov.u64 	%rd1, _Z5BkSub4HMatPdS0_S0_S0_t_param_0;
	mov.u32 	%r113, 0;
	add.u64 	%rd2, %SP, 0;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB42_2;
	bra.uni 	BB42_1;

BB42_1:
	cvt.s64.s32	%rd7, %r113;
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd1, %rd8;
	ld.local.u64 	%rd10, [%rd9];
	cvt.s64.s32	%rd11, %r113;
	shl.b64 	%rd12, %rd11, 3;
	add.s64 	%rd13, %rd2, %rd12;
	st.u64 	[%rd13], %rd10;
	add.s32 	%r113, %r113, 1;
	setp.lt.u32	%p2, %r113, 26;
	@%p2 bra 	BB42_1;
	bra.uni 	BB42_2;

BB42_2:
func_exec_begin42:
	.loc	1 233 1
tmp422:
	mov.u32 	%r4, %tid.x;
	cvt.u16.u32	%rs1, %r4;
tmp423:
	mov.u32 	%r5, %tid.x;
	add.s32 	%r6, %r5, 32;
	cvt.u16.u32	%rs2, %r6;
tmp424:
	mov.u32 	%r7, %tid.x;
	add.s32 	%r8, %r7, 64;
	cvt.u16.u32	%rs3, %r8;
tmp425:
	mov.u32 	%r9, %tid.x;
	add.s32 	%r10, %r9, 96;
	cvt.u16.u32	%rs4, %r10;
tmp426:
	mov.u32 	%r11, %tid.x;
	add.s32 	%r12, %r11, 128;
	cvt.u16.u32	%rs5, %r12;
tmp427:
	mov.u32 	%r13, %tid.x;
	add.s32 	%r14, %r13, 160;
	cvt.u16.u32	%rs6, %r14;
tmp428:
	mov.u32 	%r15, %tid.x;
	add.s32 	%r16, %r15, 192;
	cvt.u16.u32	%rs7, %r16;
tmp429:
	mov.u32 	%r17, %tid.x;
	add.s32 	%r18, %r17, 224;
	cvt.u16.u32	%rs8, %r18;
tmp430:
	mov.u32 	%r19, %tid.x;
	add.s32 	%r20, %r19, 256;
	cvt.u16.u32	%rs9, %r20;
tmp431:
	mov.u32 	%r21, %tid.x;
	add.s32 	%r22, %r21, 288;
	cvt.u16.u32	%rs10, %r22;
tmp432:
	mov.u32 	%r23, %tid.x;
	add.s32 	%r24, %r23, 320;
	cvt.u16.u32	%rs11, %r24;
tmp433:
	mov.u32 	%r25, %tid.x;
	add.s32 	%r26, %r25, 352;
	cvt.u16.u32	%rs12, %r26;
tmp434:
	.loc	1 236 1
	mov.u64 	%rd3, %rd6;
	.loc	1 237 1
	mov.u64 	%rd4, %rd5;
	.loc	1 240 1
	cvt.u64.u16	%rd14, %rs1;
	shl.b64 	%rd15, %rd14, 3;
	add.s64 	%rd16, %rd3, %rd15;
	ld.f64 	%fd1, [%rd16];
	cvt.u64.u16	%rd17, %rs1;
	shl.b64 	%rd18, %rd17, 3;
	add.s64 	%rd19, %rd4, %rd18;
	ld.f64 	%fd2, [%rd19];
	mov.f64 	%fd3, %fd1;
tmp435:
	mov.f64 	%fd4, %fd2;
tmp436:
	.loc	1 240 63
	bra.uni	tmp437;
tmp437:
	.loc	4 1478 3
	div.rn.f64 	%fd5, %fd3, %fd4;
tmp438:
	.loc	1 240 63
	cvt.u64.u16	%rd20, %rs1;
	shl.b64 	%rd21, %rd20, 3;
	add.s64 	%rd22, %rd3, %rd21;
	st.f64 	[%rd22], %fd5;
	.loc	1 240 1
	cvt.u64.u16	%rd23, %rs1;
	mov.u64 	%rd24, cF;
	cvta.const.u64 	%rd25, %rd24;
	shl.b64 	%rd26, %rd23, 3;
	add.s64 	%rd27, %rd25, %rd26;
	ld.f64 	%fd6, [%rd27];
	neg.f64 	%fd7, %fd6;
	cvt.u64.u16	%rd28, %rs1;
	shl.b64 	%rd29, %rd28, 3;
	add.s64 	%rd30, %rd4, %rd29;
	ld.f64 	%fd8, [%rd30];
tmp439:
	mov.f64 	%fd9, %fd8;
tmp440:
	.loc	1 240 63
	bra.uni	tmp441;
tmp441:
	.loc	4 1478 3
	div.rn.f64 	%fd10, %fd7, %fd9;
tmp442:
	.loc	1 240 63
	cvt.u64.u16	%rd31, %rs1;
	shl.b64 	%rd32, %rd31, 3;
	add.s64 	%rd33, %rd4, %rd32;
	st.f64 	[%rd33], %fd10;
	.loc	1 240 1
	cvt.u64.u16	%rd34, %rs2;
	shl.b64 	%rd35, %rd34, 3;
	add.s64 	%rd36, %rd3, %rd35;
	ld.f64 	%fd11, [%rd36];
	cvt.u64.u16	%rd37, %rs2;
	shl.b64 	%rd38, %rd37, 3;
	add.s64 	%rd39, %rd4, %rd38;
	ld.f64 	%fd12, [%rd39];
	mov.f64 	%fd13, %fd11;
tmp443:
	mov.f64 	%fd14, %fd12;
tmp444:
	.loc	1 240 63
	bra.uni	tmp445;
tmp445:
	.loc	4 1478 3
	div.rn.f64 	%fd15, %fd13, %fd14;
tmp446:
	.loc	1 240 63
	cvt.u64.u16	%rd40, %rs2;
	shl.b64 	%rd41, %rd40, 3;
	add.s64 	%rd42, %rd3, %rd41;
	st.f64 	[%rd42], %fd15;
	.loc	1 240 1
	cvt.u64.u16	%rd43, %rs2;
	shl.b64 	%rd44, %rd43, 3;
	add.s64 	%rd45, %rd25, %rd44;
	ld.f64 	%fd16, [%rd45];
	neg.f64 	%fd17, %fd16;
	cvt.u64.u16	%rd46, %rs2;
	shl.b64 	%rd47, %rd46, 3;
	add.s64 	%rd48, %rd4, %rd47;
	ld.f64 	%fd18, [%rd48];
tmp447:
	mov.f64 	%fd19, %fd18;
tmp448:
	.loc	1 240 63
	bra.uni	tmp449;
tmp449:
	.loc	4 1478 3
	div.rn.f64 	%fd20, %fd17, %fd19;
tmp450:
	.loc	1 240 63
	cvt.u64.u16	%rd49, %rs2;
	shl.b64 	%rd50, %rd49, 3;
	add.s64 	%rd51, %rd4, %rd50;
	st.f64 	[%rd51], %fd20;
	.loc	1 240 1
	cvt.u64.u16	%rd52, %rs3;
	shl.b64 	%rd53, %rd52, 3;
	add.s64 	%rd54, %rd3, %rd53;
	ld.f64 	%fd21, [%rd54];
	cvt.u64.u16	%rd55, %rs3;
	shl.b64 	%rd56, %rd55, 3;
	add.s64 	%rd57, %rd4, %rd56;
	ld.f64 	%fd22, [%rd57];
	mov.f64 	%fd23, %fd21;
tmp451:
	mov.f64 	%fd24, %fd22;
tmp452:
	.loc	1 240 64
	bra.uni	tmp453;
tmp453:
	.loc	4 1478 3
	div.rn.f64 	%fd25, %fd23, %fd24;
tmp454:
	.loc	1 240 64
	cvt.u64.u16	%rd58, %rs3;
	shl.b64 	%rd59, %rd58, 3;
	add.s64 	%rd60, %rd3, %rd59;
	st.f64 	[%rd60], %fd25;
	.loc	1 240 1
	cvt.u64.u16	%rd61, %rs3;
	shl.b64 	%rd62, %rd61, 3;
	add.s64 	%rd63, %rd25, %rd62;
	ld.f64 	%fd26, [%rd63];
	neg.f64 	%fd27, %fd26;
	cvt.u64.u16	%rd64, %rs3;
	shl.b64 	%rd65, %rd64, 3;
	add.s64 	%rd66, %rd4, %rd65;
	ld.f64 	%fd28, [%rd66];
tmp455:
	mov.f64 	%fd29, %fd28;
tmp456:
	.loc	1 240 64
	bra.uni	tmp457;
tmp457:
	.loc	4 1478 3
	div.rn.f64 	%fd30, %fd27, %fd29;
tmp458:
	.loc	1 240 64
	cvt.u64.u16	%rd67, %rs3;
	shl.b64 	%rd68, %rd67, 3;
	add.s64 	%rd69, %rd4, %rd68;
	st.f64 	[%rd69], %fd30;
	.loc	1 240 1
	cvt.u64.u16	%rd70, %rs4;
	shl.b64 	%rd71, %rd70, 3;
	add.s64 	%rd72, %rd3, %rd71;
	ld.f64 	%fd31, [%rd72];
	cvt.u64.u16	%rd73, %rs4;
	shl.b64 	%rd74, %rd73, 3;
	add.s64 	%rd75, %rd4, %rd74;
	ld.f64 	%fd32, [%rd75];
	mov.f64 	%fd33, %fd31;
tmp459:
	mov.f64 	%fd34, %fd32;
tmp460:
	.loc	1 240 64
	bra.uni	tmp461;
tmp461:
	.loc	4 1478 3
	div.rn.f64 	%fd35, %fd33, %fd34;
tmp462:
	.loc	1 240 64
	cvt.u64.u16	%rd76, %rs4;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd3, %rd77;
	st.f64 	[%rd78], %fd35;
	.loc	1 240 1
	cvt.u64.u16	%rd79, %rs4;
	shl.b64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd25, %rd80;
	ld.f64 	%fd36, [%rd81];
	neg.f64 	%fd37, %fd36;
	cvt.u64.u16	%rd82, %rs4;
	shl.b64 	%rd83, %rd82, 3;
	add.s64 	%rd84, %rd4, %rd83;
	ld.f64 	%fd38, [%rd84];
tmp463:
	mov.f64 	%fd39, %fd38;
tmp464:
	.loc	1 240 64
	bra.uni	tmp465;
tmp465:
	.loc	4 1478 3
	div.rn.f64 	%fd40, %fd37, %fd39;
tmp466:
	.loc	1 240 64
	cvt.u64.u16	%rd85, %rs4;
	shl.b64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd4, %rd86;
	st.f64 	[%rd87], %fd40;
	.loc	1 240 1
	cvt.u64.u16	%rd88, %rs5;
	shl.b64 	%rd89, %rd88, 3;
	add.s64 	%rd90, %rd3, %rd89;
	ld.f64 	%fd41, [%rd90];
	cvt.u64.u16	%rd91, %rs5;
	shl.b64 	%rd92, %rd91, 3;
	add.s64 	%rd93, %rd4, %rd92;
	ld.f64 	%fd42, [%rd93];
	mov.f64 	%fd43, %fd41;
tmp467:
	mov.f64 	%fd44, %fd42;
tmp468:
	.loc	1 240 64
	bra.uni	tmp469;
tmp469:
	.loc	4 1478 3
	div.rn.f64 	%fd45, %fd43, %fd44;
tmp470:
	.loc	1 240 64
	cvt.u64.u16	%rd94, %rs5;
	shl.b64 	%rd95, %rd94, 3;
	add.s64 	%rd96, %rd3, %rd95;
	st.f64 	[%rd96], %fd45;
	.loc	1 240 1
	cvt.u64.u16	%rd97, %rs5;
	shl.b64 	%rd98, %rd97, 3;
	add.s64 	%rd99, %rd25, %rd98;
	ld.f64 	%fd46, [%rd99];
	neg.f64 	%fd47, %fd46;
	cvt.u64.u16	%rd100, %rs5;
	shl.b64 	%rd101, %rd100, 3;
	add.s64 	%rd102, %rd4, %rd101;
	ld.f64 	%fd48, [%rd102];
tmp471:
	mov.f64 	%fd49, %fd48;
tmp472:
	.loc	1 240 64
	bra.uni	tmp473;
tmp473:
	.loc	4 1478 3
	div.rn.f64 	%fd50, %fd47, %fd49;
tmp474:
	.loc	1 240 64
	cvt.u64.u16	%rd103, %rs5;
	shl.b64 	%rd104, %rd103, 3;
	add.s64 	%rd105, %rd4, %rd104;
	st.f64 	[%rd105], %fd50;
	.loc	1 240 1
	cvt.u64.u16	%rd106, %rs6;
	shl.b64 	%rd107, %rd106, 3;
	add.s64 	%rd108, %rd3, %rd107;
	ld.f64 	%fd51, [%rd108];
	cvt.u64.u16	%rd109, %rs6;
	shl.b64 	%rd110, %rd109, 3;
	add.s64 	%rd111, %rd4, %rd110;
	ld.f64 	%fd52, [%rd111];
	mov.f64 	%fd53, %fd51;
tmp475:
	mov.f64 	%fd54, %fd52;
tmp476:
	.loc	1 240 64
	bra.uni	tmp477;
tmp477:
	.loc	4 1478 3
	div.rn.f64 	%fd55, %fd53, %fd54;
tmp478:
	.loc	1 240 64
	cvt.u64.u16	%rd112, %rs6;
	shl.b64 	%rd113, %rd112, 3;
	add.s64 	%rd114, %rd3, %rd113;
	st.f64 	[%rd114], %fd55;
	.loc	1 240 1
	cvt.u64.u16	%rd115, %rs6;
	shl.b64 	%rd116, %rd115, 3;
	add.s64 	%rd117, %rd25, %rd116;
	ld.f64 	%fd56, [%rd117];
	neg.f64 	%fd57, %fd56;
	cvt.u64.u16	%rd118, %rs6;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd4, %rd119;
	ld.f64 	%fd58, [%rd120];
tmp479:
	mov.f64 	%fd59, %fd58;
tmp480:
	.loc	1 240 64
	bra.uni	tmp481;
tmp481:
	.loc	4 1478 3
	div.rn.f64 	%fd60, %fd57, %fd59;
tmp482:
	.loc	1 240 64
	cvt.u64.u16	%rd121, %rs6;
	shl.b64 	%rd122, %rd121, 3;
	add.s64 	%rd123, %rd4, %rd122;
	st.f64 	[%rd123], %fd60;
	.loc	1 240 1
	cvt.u64.u16	%rd124, %rs7;
	shl.b64 	%rd125, %rd124, 3;
	add.s64 	%rd126, %rd3, %rd125;
	ld.f64 	%fd61, [%rd126];
	cvt.u64.u16	%rd127, %rs7;
	shl.b64 	%rd128, %rd127, 3;
	add.s64 	%rd129, %rd4, %rd128;
	ld.f64 	%fd62, [%rd129];
	mov.f64 	%fd63, %fd61;
tmp483:
	mov.f64 	%fd64, %fd62;
tmp484:
	.loc	1 240 64
	bra.uni	tmp485;
tmp485:
	.loc	4 1478 3
	div.rn.f64 	%fd65, %fd63, %fd64;
tmp486:
	.loc	1 240 64
	cvt.u64.u16	%rd130, %rs7;
	shl.b64 	%rd131, %rd130, 3;
	add.s64 	%rd132, %rd3, %rd131;
	st.f64 	[%rd132], %fd65;
	.loc	1 240 1
	cvt.u64.u16	%rd133, %rs7;
	shl.b64 	%rd134, %rd133, 3;
	add.s64 	%rd135, %rd25, %rd134;
	ld.f64 	%fd66, [%rd135];
	neg.f64 	%fd67, %fd66;
	cvt.u64.u16	%rd136, %rs7;
	shl.b64 	%rd137, %rd136, 3;
	add.s64 	%rd138, %rd4, %rd137;
	ld.f64 	%fd68, [%rd138];
tmp487:
	mov.f64 	%fd69, %fd68;
tmp488:
	.loc	1 240 64
	bra.uni	tmp489;
tmp489:
	.loc	4 1478 3
	div.rn.f64 	%fd70, %fd67, %fd69;
tmp490:
	.loc	1 240 64
	cvt.u64.u16	%rd139, %rs7;
	shl.b64 	%rd140, %rd139, 3;
	add.s64 	%rd141, %rd4, %rd140;
	st.f64 	[%rd141], %fd70;
	.loc	1 240 1
	cvt.u64.u16	%rd142, %rs8;
	shl.b64 	%rd143, %rd142, 3;
	add.s64 	%rd144, %rd3, %rd143;
	ld.f64 	%fd71, [%rd144];
	cvt.u64.u16	%rd145, %rs8;
	shl.b64 	%rd146, %rd145, 3;
	add.s64 	%rd147, %rd4, %rd146;
	ld.f64 	%fd72, [%rd147];
	mov.f64 	%fd73, %fd71;
tmp491:
	mov.f64 	%fd74, %fd72;
tmp492:
	.loc	1 240 64
	bra.uni	tmp493;
tmp493:
	.loc	4 1478 3
	div.rn.f64 	%fd75, %fd73, %fd74;
tmp494:
	.loc	1 240 64
	cvt.u64.u16	%rd148, %rs8;
	shl.b64 	%rd149, %rd148, 3;
	add.s64 	%rd150, %rd3, %rd149;
	st.f64 	[%rd150], %fd75;
	.loc	1 240 1
	cvt.u64.u16	%rd151, %rs8;
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd153, %rd25, %rd152;
	ld.f64 	%fd76, [%rd153];
	neg.f64 	%fd77, %fd76;
	cvt.u64.u16	%rd154, %rs8;
	shl.b64 	%rd155, %rd154, 3;
	add.s64 	%rd156, %rd4, %rd155;
	ld.f64 	%fd78, [%rd156];
tmp495:
	mov.f64 	%fd79, %fd78;
tmp496:
	.loc	1 240 64
	bra.uni	tmp497;
tmp497:
	.loc	4 1478 3
	div.rn.f64 	%fd80, %fd77, %fd79;
tmp498:
	.loc	1 240 64
	cvt.u64.u16	%rd157, %rs8;
	shl.b64 	%rd158, %rd157, 3;
	add.s64 	%rd159, %rd4, %rd158;
	st.f64 	[%rd159], %fd80;
	.loc	1 240 1
	cvt.u64.u16	%rd160, %rs9;
	shl.b64 	%rd161, %rd160, 3;
	add.s64 	%rd162, %rd3, %rd161;
	ld.f64 	%fd81, [%rd162];
	cvt.u64.u16	%rd163, %rs9;
	shl.b64 	%rd164, %rd163, 3;
	add.s64 	%rd165, %rd4, %rd164;
	ld.f64 	%fd82, [%rd165];
	mov.f64 	%fd83, %fd81;
tmp499:
	mov.f64 	%fd84, %fd82;
tmp500:
	.loc	1 240 64
	bra.uni	tmp501;
tmp501:
	.loc	4 1478 3
	div.rn.f64 	%fd85, %fd83, %fd84;
tmp502:
	.loc	1 240 64
	cvt.u64.u16	%rd166, %rs9;
	shl.b64 	%rd167, %rd166, 3;
	add.s64 	%rd168, %rd3, %rd167;
	st.f64 	[%rd168], %fd85;
	.loc	1 240 1
	cvt.u64.u16	%rd169, %rs9;
	shl.b64 	%rd170, %rd169, 3;
	add.s64 	%rd171, %rd25, %rd170;
	ld.f64 	%fd86, [%rd171];
	neg.f64 	%fd87, %fd86;
	cvt.u64.u16	%rd172, %rs9;
	shl.b64 	%rd173, %rd172, 3;
	add.s64 	%rd174, %rd4, %rd173;
	ld.f64 	%fd88, [%rd174];
tmp503:
	mov.f64 	%fd89, %fd88;
tmp504:
	.loc	1 240 64
	bra.uni	tmp505;
tmp505:
	.loc	4 1478 3
	div.rn.f64 	%fd90, %fd87, %fd89;
tmp506:
	.loc	1 240 64
	cvt.u64.u16	%rd175, %rs9;
	shl.b64 	%rd176, %rd175, 3;
	add.s64 	%rd177, %rd4, %rd176;
	st.f64 	[%rd177], %fd90;
	.loc	1 240 1
	cvt.u64.u16	%rd178, %rs10;
	shl.b64 	%rd179, %rd178, 3;
	add.s64 	%rd180, %rd3, %rd179;
	ld.f64 	%fd91, [%rd180];
	cvt.u64.u16	%rd181, %rs10;
	shl.b64 	%rd182, %rd181, 3;
	add.s64 	%rd183, %rd4, %rd182;
	ld.f64 	%fd92, [%rd183];
	mov.f64 	%fd93, %fd91;
tmp507:
	mov.f64 	%fd94, %fd92;
tmp508:
	.loc	1 240 65
	bra.uni	tmp509;
tmp509:
	.loc	4 1478 3
	div.rn.f64 	%fd95, %fd93, %fd94;
tmp510:
	.loc	1 240 65
	cvt.u64.u16	%rd184, %rs10;
	shl.b64 	%rd185, %rd184, 3;
	add.s64 	%rd186, %rd3, %rd185;
	st.f64 	[%rd186], %fd95;
	.loc	1 240 1
	cvt.u64.u16	%rd187, %rs10;
	shl.b64 	%rd188, %rd187, 3;
	add.s64 	%rd189, %rd25, %rd188;
	ld.f64 	%fd96, [%rd189];
	neg.f64 	%fd97, %fd96;
	cvt.u64.u16	%rd190, %rs10;
	shl.b64 	%rd191, %rd190, 3;
	add.s64 	%rd192, %rd4, %rd191;
	ld.f64 	%fd98, [%rd192];
tmp511:
	mov.f64 	%fd99, %fd98;
tmp512:
	.loc	1 240 65
	bra.uni	tmp513;
tmp513:
	.loc	4 1478 3
	div.rn.f64 	%fd100, %fd97, %fd99;
tmp514:
	.loc	1 240 65
	cvt.u64.u16	%rd193, %rs10;
	shl.b64 	%rd194, %rd193, 3;
	add.s64 	%rd195, %rd4, %rd194;
	st.f64 	[%rd195], %fd100;
	.loc	1 240 1
	cvt.u64.u16	%rd196, %rs11;
	shl.b64 	%rd197, %rd196, 3;
	add.s64 	%rd198, %rd3, %rd197;
	ld.f64 	%fd101, [%rd198];
	cvt.u64.u16	%rd199, %rs11;
	shl.b64 	%rd200, %rd199, 3;
	add.s64 	%rd201, %rd4, %rd200;
	ld.f64 	%fd102, [%rd201];
	mov.f64 	%fd103, %fd101;
tmp515:
	mov.f64 	%fd104, %fd102;
tmp516:
	.loc	1 240 65
	bra.uni	tmp517;
tmp517:
	.loc	4 1478 3
	div.rn.f64 	%fd105, %fd103, %fd104;
tmp518:
	.loc	1 240 65
	cvt.u64.u16	%rd202, %rs11;
	shl.b64 	%rd203, %rd202, 3;
	add.s64 	%rd204, %rd3, %rd203;
	st.f64 	[%rd204], %fd105;
	.loc	1 240 1
	cvt.u64.u16	%rd205, %rs11;
	shl.b64 	%rd206, %rd205, 3;
	add.s64 	%rd207, %rd25, %rd206;
	ld.f64 	%fd106, [%rd207];
	neg.f64 	%fd107, %fd106;
	cvt.u64.u16	%rd208, %rs11;
	shl.b64 	%rd209, %rd208, 3;
	add.s64 	%rd210, %rd4, %rd209;
	ld.f64 	%fd108, [%rd210];
tmp519:
	mov.f64 	%fd109, %fd108;
tmp520:
	.loc	1 240 65
	bra.uni	tmp521;
tmp521:
	.loc	4 1478 3
	div.rn.f64 	%fd110, %fd107, %fd109;
tmp522:
	.loc	1 240 65
	cvt.u64.u16	%rd211, %rs11;
	shl.b64 	%rd212, %rd211, 3;
	add.s64 	%rd213, %rd4, %rd212;
	st.f64 	[%rd213], %fd110;
	.loc	1 240 1
	cvt.u64.u16	%rd214, %rs12;
	shl.b64 	%rd215, %rd214, 3;
	add.s64 	%rd216, %rd3, %rd215;
	ld.f64 	%fd111, [%rd216];
	cvt.u64.u16	%rd217, %rs12;
	shl.b64 	%rd218, %rd217, 3;
	add.s64 	%rd219, %rd4, %rd218;
	ld.f64 	%fd112, [%rd219];
	mov.f64 	%fd113, %fd111;
tmp523:
	mov.f64 	%fd114, %fd112;
tmp524:
	.loc	1 240 65
	bra.uni	tmp525;
tmp525:
	.loc	4 1478 3
	div.rn.f64 	%fd115, %fd113, %fd114;
tmp526:
	.loc	1 240 65
	cvt.u64.u16	%rd220, %rs12;
	shl.b64 	%rd221, %rd220, 3;
	add.s64 	%rd222, %rd3, %rd221;
	st.f64 	[%rd222], %fd115;
	.loc	1 240 1
	cvt.u64.u16	%rd223, %rs12;
	shl.b64 	%rd224, %rd223, 3;
	add.s64 	%rd225, %rd25, %rd224;
	ld.f64 	%fd116, [%rd225];
	neg.f64 	%fd117, %fd116;
	cvt.u64.u16	%rd226, %rs12;
	shl.b64 	%rd227, %rd226, 3;
	add.s64 	%rd228, %rd4, %rd227;
	ld.f64 	%fd118, [%rd228];
tmp527:
	mov.f64 	%fd119, %fd118;
tmp528:
	.loc	1 240 65
	bra.uni	tmp529;
tmp529:
	.loc	4 1478 3
	div.rn.f64 	%fd120, %fd117, %fd119;
tmp530:
	.loc	1 240 65
	cvt.u64.u16	%rd229, %rs12;
	shl.b64 	%rd230, %rd229, 3;
	add.s64 	%rd231, %rd4, %rd230;
	st.f64 	[%rd231], %fd120;
	.loc	1 242 1
	ld.u16 	%rs17, [%SP+16];
	cvt.u64.u16	%rd232, %rs17;
	shl.b64 	%rd233, %rd232, 3;
	add.s64 	%rd234, %rd3, %rd233;
	mov.u64 	%rd235, 0;
	st.u64 	[%rd234], %rd235;
	.loc	1 243 1
	ld.u16 	%rs18, [%SP+16];
	cvt.u64.u16	%rd236, %rs18;
	shl.b64 	%rd237, %rd236, 3;
	add.s64 	%rd238, %rd4, %rd237;
	mov.u64 	%rd239, 4607182418800017408;
	st.u64 	[%rd238], %rd239;
	mov.u16 	%rs19, 0;
	.loc	1 244 6
tmp531:
	mov.b16 	%rs56, %rs19;
tmp532:

BB42_3:
	.loc	1 244 1
	cvt.u32.u16	%r27, %rs56;
	cvt.u32.u16	%r28, %rs16;
	setp.lt.s32	%p3, %r27, %r28;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB42_6;
	bra.uni 	BB42_4;

BB42_4:
	.loc	1 247 1
tmp533:
	cvt.u32.u16	%r29, %rs56;
	ld.u16 	%rs20, [%SP+16];
	cvt.u32.u16	%r30, %rs20;
	mul.lo.s32 	%r31, %r29, %r30;
	cvt.u32.u16	%r32, %rs1;
	add.s32 	%r33, %r31, %r32;
	cvt.s64.s32	%rd240, %r33;
	shl.b64 	%rd241, %rd240, 1;
	mov.u64 	%rd242, cFIdxs;
	cvta.const.u64 	%rd243, %rd242;
	add.s64 	%rd244, %rd243, %rd241;
	ld.u16 	%rs21, [%rd244];
	cvt.u32.u16	%r34, %rs21;
	sub.s32 	%r35, %r34, 1;
	cvt.u16.u32	%rs22, %r35;
tmp534:
	cvt.u64.u16	%rd245, %rs1;
	shl.b64 	%rd246, %rd245, 3;
	add.s64 	%rd247, %rd3, %rd246;
	ld.f64 	%fd121, [%rd247];
	cvt.rn.ftz.f32.f64	%f1, %fd121;
tmp535:
	cvt.u64.u16	%rd248, %rs22;
	shl.b64 	%rd249, %rd248, 3;
	add.s64 	%rd250, %rd3, %rd249;
	ld.f64 	%fd122, [%rd250];
	cvt.rn.ftz.f32.f64	%f2, %fd122;
tmp536:
	cvt.ftz.f64.f32	%fd123, %f1;
	cvt.ftz.f64.f32	%fd124, %f2;
	cvt.u64.u16	%rd251, %rs1;
	shl.b64 	%rd252, %rd251, 3;
	add.s64 	%rd253, %rd4, %rd252;
	ld.f64 	%fd125, [%rd253];
	mul.f64 	%fd126, %fd124, %fd125;
	add.f64 	%fd127, %fd123, %fd126;
	cvt.u64.u16	%rd254, %rs1;
	shl.b64 	%rd255, %rd254, 3;
	add.s64 	%rd256, %rd3, %rd255;
	st.f64 	[%rd256], %fd127;
	cvt.u32.u16	%r36, %rs56;
	ld.u16 	%rs23, [%SP+16];
	cvt.u32.u16	%r37, %rs23;
	mul.lo.s32 	%r38, %r36, %r37;
	cvt.u32.u16	%r39, %rs2;
	add.s32 	%r40, %r38, %r39;
	cvt.s64.s32	%rd257, %r40;
	shl.b64 	%rd258, %rd257, 1;
	add.s64 	%rd259, %rd243, %rd258;
	ld.u16 	%rs24, [%rd259];
	cvt.u32.u16	%r41, %rs24;
	sub.s32 	%r42, %r41, 1;
	cvt.u16.u32	%rs25, %r42;
tmp537:
	cvt.u64.u16	%rd260, %rs2;
	shl.b64 	%rd261, %rd260, 3;
	add.s64 	%rd262, %rd3, %rd261;
	ld.f64 	%fd128, [%rd262];
	cvt.rn.ftz.f32.f64	%f3, %fd128;
tmp538:
	cvt.u64.u16	%rd263, %rs25;
	shl.b64 	%rd264, %rd263, 3;
	add.s64 	%rd265, %rd3, %rd264;
	ld.f64 	%fd129, [%rd265];
	cvt.rn.ftz.f32.f64	%f4, %fd129;
tmp539:
	cvt.ftz.f64.f32	%fd130, %f3;
	cvt.ftz.f64.f32	%fd131, %f4;
	cvt.u64.u16	%rd266, %rs2;
	shl.b64 	%rd267, %rd266, 3;
	add.s64 	%rd268, %rd4, %rd267;
	ld.f64 	%fd132, [%rd268];
	mul.f64 	%fd133, %fd131, %fd132;
	add.f64 	%fd134, %fd130, %fd133;
	cvt.u64.u16	%rd269, %rs2;
	shl.b64 	%rd270, %rd269, 3;
	add.s64 	%rd271, %rd3, %rd270;
	st.f64 	[%rd271], %fd134;
	cvt.u32.u16	%r43, %rs56;
	ld.u16 	%rs26, [%SP+16];
	cvt.u32.u16	%r44, %rs26;
	mul.lo.s32 	%r45, %r43, %r44;
	cvt.u32.u16	%r46, %rs3;
	add.s32 	%r47, %r45, %r46;
	cvt.s64.s32	%rd272, %r47;
	shl.b64 	%rd273, %rd272, 1;
	add.s64 	%rd274, %rd243, %rd273;
	ld.u16 	%rs27, [%rd274];
	cvt.u32.u16	%r48, %rs27;
	sub.s32 	%r49, %r48, 1;
	cvt.u16.u32	%rs28, %r49;
tmp540:
	cvt.u64.u16	%rd275, %rs3;
	shl.b64 	%rd276, %rd275, 3;
	add.s64 	%rd277, %rd3, %rd276;
	ld.f64 	%fd135, [%rd277];
	cvt.rn.ftz.f32.f64	%f5, %fd135;
tmp541:
	cvt.u64.u16	%rd278, %rs28;
	shl.b64 	%rd279, %rd278, 3;
	add.s64 	%rd280, %rd3, %rd279;
	ld.f64 	%fd136, [%rd280];
	cvt.rn.ftz.f32.f64	%f6, %fd136;
tmp542:
	cvt.ftz.f64.f32	%fd137, %f5;
	cvt.ftz.f64.f32	%fd138, %f6;
	cvt.u64.u16	%rd281, %rs3;
	shl.b64 	%rd282, %rd281, 3;
	add.s64 	%rd283, %rd4, %rd282;
	ld.f64 	%fd139, [%rd283];
	mul.f64 	%fd140, %fd138, %fd139;
	add.f64 	%fd141, %fd137, %fd140;
	cvt.u64.u16	%rd284, %rs3;
	shl.b64 	%rd285, %rd284, 3;
	add.s64 	%rd286, %rd3, %rd285;
	st.f64 	[%rd286], %fd141;
	cvt.u32.u16	%r50, %rs56;
	ld.u16 	%rs29, [%SP+16];
	cvt.u32.u16	%r51, %rs29;
	mul.lo.s32 	%r52, %r50, %r51;
	cvt.u32.u16	%r53, %rs4;
	add.s32 	%r54, %r52, %r53;
	cvt.s64.s32	%rd287, %r54;
	shl.b64 	%rd288, %rd287, 1;
	add.s64 	%rd289, %rd243, %rd288;
	ld.u16 	%rs30, [%rd289];
	cvt.u32.u16	%r55, %rs30;
	sub.s32 	%r56, %r55, 1;
	cvt.u16.u32	%rs31, %r56;
tmp543:
	cvt.u64.u16	%rd290, %rs4;
	shl.b64 	%rd291, %rd290, 3;
	add.s64 	%rd292, %rd3, %rd291;
	ld.f64 	%fd142, [%rd292];
	cvt.rn.ftz.f32.f64	%f7, %fd142;
tmp544:
	cvt.u64.u16	%rd293, %rs31;
	shl.b64 	%rd294, %rd293, 3;
	add.s64 	%rd295, %rd3, %rd294;
	ld.f64 	%fd143, [%rd295];
	cvt.rn.ftz.f32.f64	%f8, %fd143;
tmp545:
	cvt.ftz.f64.f32	%fd144, %f7;
	cvt.ftz.f64.f32	%fd145, %f8;
	cvt.u64.u16	%rd296, %rs4;
	shl.b64 	%rd297, %rd296, 3;
	add.s64 	%rd298, %rd4, %rd297;
	ld.f64 	%fd146, [%rd298];
	mul.f64 	%fd147, %fd145, %fd146;
	add.f64 	%fd148, %fd144, %fd147;
	cvt.u64.u16	%rd299, %rs4;
	shl.b64 	%rd300, %rd299, 3;
	add.s64 	%rd301, %rd3, %rd300;
	st.f64 	[%rd301], %fd148;
	cvt.u32.u16	%r57, %rs56;
	ld.u16 	%rs32, [%SP+16];
	cvt.u32.u16	%r58, %rs32;
	mul.lo.s32 	%r59, %r57, %r58;
	cvt.u32.u16	%r60, %rs5;
	add.s32 	%r61, %r59, %r60;
	cvt.s64.s32	%rd302, %r61;
	shl.b64 	%rd303, %rd302, 1;
	add.s64 	%rd304, %rd243, %rd303;
	ld.u16 	%rs33, [%rd304];
	cvt.u32.u16	%r62, %rs33;
	sub.s32 	%r63, %r62, 1;
	cvt.u16.u32	%rs34, %r63;
tmp546:
	cvt.u64.u16	%rd305, %rs5;
	shl.b64 	%rd306, %rd305, 3;
	add.s64 	%rd307, %rd3, %rd306;
	ld.f64 	%fd149, [%rd307];
	cvt.rn.ftz.f32.f64	%f9, %fd149;
tmp547:
	cvt.u64.u16	%rd308, %rs34;
	shl.b64 	%rd309, %rd308, 3;
	add.s64 	%rd310, %rd3, %rd309;
	ld.f64 	%fd150, [%rd310];
	cvt.rn.ftz.f32.f64	%f10, %fd150;
tmp548:
	cvt.ftz.f64.f32	%fd151, %f9;
	cvt.ftz.f64.f32	%fd152, %f10;
	cvt.u64.u16	%rd311, %rs5;
	shl.b64 	%rd312, %rd311, 3;
	add.s64 	%rd313, %rd4, %rd312;
	ld.f64 	%fd153, [%rd313];
	mul.f64 	%fd154, %fd152, %fd153;
	add.f64 	%fd155, %fd151, %fd154;
	cvt.u64.u16	%rd314, %rs5;
	shl.b64 	%rd315, %rd314, 3;
	add.s64 	%rd316, %rd3, %rd315;
	st.f64 	[%rd316], %fd155;
	cvt.u32.u16	%r64, %rs56;
	ld.u16 	%rs35, [%SP+16];
	cvt.u32.u16	%r65, %rs35;
	mul.lo.s32 	%r66, %r64, %r65;
	cvt.u32.u16	%r67, %rs6;
	add.s32 	%r68, %r66, %r67;
	cvt.s64.s32	%rd317, %r68;
	shl.b64 	%rd318, %rd317, 1;
	add.s64 	%rd319, %rd243, %rd318;
	ld.u16 	%rs36, [%rd319];
	cvt.u32.u16	%r69, %rs36;
	sub.s32 	%r70, %r69, 1;
	cvt.u16.u32	%rs37, %r70;
tmp549:
	cvt.u64.u16	%rd320, %rs6;
	shl.b64 	%rd321, %rd320, 3;
	add.s64 	%rd322, %rd3, %rd321;
	ld.f64 	%fd156, [%rd322];
	cvt.rn.ftz.f32.f64	%f11, %fd156;
tmp550:
	cvt.u64.u16	%rd323, %rs37;
	shl.b64 	%rd324, %rd323, 3;
	add.s64 	%rd325, %rd3, %rd324;
	ld.f64 	%fd157, [%rd325];
	cvt.rn.ftz.f32.f64	%f12, %fd157;
tmp551:
	cvt.ftz.f64.f32	%fd158, %f11;
	cvt.ftz.f64.f32	%fd159, %f12;
	cvt.u64.u16	%rd326, %rs6;
	shl.b64 	%rd327, %rd326, 3;
	add.s64 	%rd328, %rd4, %rd327;
	ld.f64 	%fd160, [%rd328];
	mul.f64 	%fd161, %fd159, %fd160;
	add.f64 	%fd162, %fd158, %fd161;
	cvt.u64.u16	%rd329, %rs6;
	shl.b64 	%rd330, %rd329, 3;
	add.s64 	%rd331, %rd3, %rd330;
	st.f64 	[%rd331], %fd162;
	cvt.u32.u16	%r71, %rs56;
	ld.u16 	%rs38, [%SP+16];
	cvt.u32.u16	%r72, %rs38;
	mul.lo.s32 	%r73, %r71, %r72;
	cvt.u32.u16	%r74, %rs7;
	add.s32 	%r75, %r73, %r74;
	cvt.s64.s32	%rd332, %r75;
	shl.b64 	%rd333, %rd332, 1;
	add.s64 	%rd334, %rd243, %rd333;
	ld.u16 	%rs39, [%rd334];
	cvt.u32.u16	%r76, %rs39;
	sub.s32 	%r77, %r76, 1;
	cvt.u16.u32	%rs40, %r77;
tmp552:
	cvt.u64.u16	%rd335, %rs7;
	shl.b64 	%rd336, %rd335, 3;
	add.s64 	%rd337, %rd3, %rd336;
	ld.f64 	%fd163, [%rd337];
	cvt.rn.ftz.f32.f64	%f13, %fd163;
tmp553:
	cvt.u64.u16	%rd338, %rs40;
	shl.b64 	%rd339, %rd338, 3;
	add.s64 	%rd340, %rd3, %rd339;
	ld.f64 	%fd164, [%rd340];
	cvt.rn.ftz.f32.f64	%f14, %fd164;
tmp554:
	cvt.ftz.f64.f32	%fd165, %f13;
	cvt.ftz.f64.f32	%fd166, %f14;
	cvt.u64.u16	%rd341, %rs7;
	shl.b64 	%rd342, %rd341, 3;
	add.s64 	%rd343, %rd4, %rd342;
	ld.f64 	%fd167, [%rd343];
	mul.f64 	%fd168, %fd166, %fd167;
	add.f64 	%fd169, %fd165, %fd168;
	cvt.u64.u16	%rd344, %rs7;
	shl.b64 	%rd345, %rd344, 3;
	add.s64 	%rd346, %rd3, %rd345;
	st.f64 	[%rd346], %fd169;
	cvt.u32.u16	%r78, %rs56;
	ld.u16 	%rs41, [%SP+16];
	cvt.u32.u16	%r79, %rs41;
	mul.lo.s32 	%r80, %r78, %r79;
	cvt.u32.u16	%r81, %rs8;
	add.s32 	%r82, %r80, %r81;
	cvt.s64.s32	%rd347, %r82;
	shl.b64 	%rd348, %rd347, 1;
	add.s64 	%rd349, %rd243, %rd348;
	ld.u16 	%rs42, [%rd349];
	cvt.u32.u16	%r83, %rs42;
	sub.s32 	%r84, %r83, 1;
	cvt.u16.u32	%rs43, %r84;
tmp555:
	cvt.u64.u16	%rd350, %rs8;
	shl.b64 	%rd351, %rd350, 3;
	add.s64 	%rd352, %rd3, %rd351;
	ld.f64 	%fd170, [%rd352];
	cvt.rn.ftz.f32.f64	%f15, %fd170;
tmp556:
	cvt.u64.u16	%rd353, %rs43;
	shl.b64 	%rd354, %rd353, 3;
	add.s64 	%rd355, %rd3, %rd354;
	ld.f64 	%fd171, [%rd355];
	cvt.rn.ftz.f32.f64	%f16, %fd171;
tmp557:
	cvt.ftz.f64.f32	%fd172, %f15;
	cvt.ftz.f64.f32	%fd173, %f16;
	cvt.u64.u16	%rd356, %rs8;
	shl.b64 	%rd357, %rd356, 3;
	add.s64 	%rd358, %rd4, %rd357;
	ld.f64 	%fd174, [%rd358];
	mul.f64 	%fd175, %fd173, %fd174;
	add.f64 	%fd176, %fd172, %fd175;
	cvt.u64.u16	%rd359, %rs8;
	shl.b64 	%rd360, %rd359, 3;
	add.s64 	%rd361, %rd3, %rd360;
	st.f64 	[%rd361], %fd176;
	cvt.u32.u16	%r85, %rs56;
	ld.u16 	%rs44, [%SP+16];
	cvt.u32.u16	%r86, %rs44;
	mul.lo.s32 	%r87, %r85, %r86;
	cvt.u32.u16	%r88, %rs9;
	add.s32 	%r89, %r87, %r88;
	cvt.s64.s32	%rd362, %r89;
	shl.b64 	%rd363, %rd362, 1;
	add.s64 	%rd364, %rd243, %rd363;
	ld.u16 	%rs45, [%rd364];
	cvt.u32.u16	%r90, %rs45;
	sub.s32 	%r91, %r90, 1;
	cvt.u16.u32	%rs46, %r91;
tmp558:
	cvt.u64.u16	%rd365, %rs9;
	shl.b64 	%rd366, %rd365, 3;
	add.s64 	%rd367, %rd3, %rd366;
	ld.f64 	%fd177, [%rd367];
	cvt.rn.ftz.f32.f64	%f17, %fd177;
tmp559:
	cvt.u64.u16	%rd368, %rs46;
	shl.b64 	%rd369, %rd368, 3;
	add.s64 	%rd370, %rd3, %rd369;
	ld.f64 	%fd178, [%rd370];
	cvt.rn.ftz.f32.f64	%f18, %fd178;
tmp560:
	cvt.ftz.f64.f32	%fd179, %f17;
	cvt.ftz.f64.f32	%fd180, %f18;
	cvt.u64.u16	%rd371, %rs9;
	shl.b64 	%rd372, %rd371, 3;
	add.s64 	%rd373, %rd4, %rd372;
	ld.f64 	%fd181, [%rd373];
	mul.f64 	%fd182, %fd180, %fd181;
	add.f64 	%fd183, %fd179, %fd182;
	cvt.u64.u16	%rd374, %rs9;
	shl.b64 	%rd375, %rd374, 3;
	add.s64 	%rd376, %rd3, %rd375;
	st.f64 	[%rd376], %fd183;
	cvt.u32.u16	%r92, %rs56;
	ld.u16 	%rs47, [%SP+16];
	cvt.u32.u16	%r93, %rs47;
	mul.lo.s32 	%r94, %r92, %r93;
	cvt.u32.u16	%r95, %rs10;
	add.s32 	%r96, %r94, %r95;
	cvt.s64.s32	%rd377, %r96;
	shl.b64 	%rd378, %rd377, 1;
	add.s64 	%rd379, %rd243, %rd378;
	ld.u16 	%rs48, [%rd379];
	cvt.u32.u16	%r97, %rs48;
	sub.s32 	%r98, %r97, 1;
	cvt.u16.u32	%rs49, %r98;
tmp561:
	cvt.u64.u16	%rd380, %rs10;
	shl.b64 	%rd381, %rd380, 3;
	add.s64 	%rd382, %rd3, %rd381;
	ld.f64 	%fd184, [%rd382];
	cvt.rn.ftz.f32.f64	%f19, %fd184;
tmp562:
	cvt.u64.u16	%rd383, %rs49;
	shl.b64 	%rd384, %rd383, 3;
	add.s64 	%rd385, %rd3, %rd384;
	ld.f64 	%fd185, [%rd385];
	cvt.rn.ftz.f32.f64	%f20, %fd185;
tmp563:
	cvt.ftz.f64.f32	%fd186, %f19;
	cvt.ftz.f64.f32	%fd187, %f20;
	cvt.u64.u16	%rd386, %rs10;
	shl.b64 	%rd387, %rd386, 3;
	add.s64 	%rd388, %rd4, %rd387;
	ld.f64 	%fd188, [%rd388];
	mul.f64 	%fd189, %fd187, %fd188;
	add.f64 	%fd190, %fd186, %fd189;
	cvt.u64.u16	%rd389, %rs10;
	shl.b64 	%rd390, %rd389, 3;
	add.s64 	%rd391, %rd3, %rd390;
	st.f64 	[%rd391], %fd190;
	cvt.u32.u16	%r99, %rs56;
	ld.u16 	%rs50, [%SP+16];
	cvt.u32.u16	%r100, %rs50;
	mul.lo.s32 	%r101, %r99, %r100;
	cvt.u32.u16	%r102, %rs11;
	add.s32 	%r103, %r101, %r102;
	cvt.s64.s32	%rd392, %r103;
	shl.b64 	%rd393, %rd392, 1;
	add.s64 	%rd394, %rd243, %rd393;
	ld.u16 	%rs51, [%rd394];
	cvt.u32.u16	%r104, %rs51;
	sub.s32 	%r105, %r104, 1;
	cvt.u16.u32	%rs52, %r105;
tmp564:
	cvt.u64.u16	%rd395, %rs11;
	shl.b64 	%rd396, %rd395, 3;
	add.s64 	%rd397, %rd3, %rd396;
	ld.f64 	%fd191, [%rd397];
	cvt.rn.ftz.f32.f64	%f21, %fd191;
tmp565:
	cvt.u64.u16	%rd398, %rs52;
	shl.b64 	%rd399, %rd398, 3;
	add.s64 	%rd400, %rd3, %rd399;
	ld.f64 	%fd192, [%rd400];
	cvt.rn.ftz.f32.f64	%f22, %fd192;
tmp566:
	cvt.ftz.f64.f32	%fd193, %f21;
	cvt.ftz.f64.f32	%fd194, %f22;
	cvt.u64.u16	%rd401, %rs11;
	shl.b64 	%rd402, %rd401, 3;
	add.s64 	%rd403, %rd4, %rd402;
	ld.f64 	%fd195, [%rd403];
	mul.f64 	%fd196, %fd194, %fd195;
	add.f64 	%fd197, %fd193, %fd196;
	cvt.u64.u16	%rd404, %rs11;
	shl.b64 	%rd405, %rd404, 3;
	add.s64 	%rd406, %rd3, %rd405;
	st.f64 	[%rd406], %fd197;
	cvt.u32.u16	%r106, %rs56;
	ld.u16 	%rs53, [%SP+16];
	cvt.u32.u16	%r107, %rs53;
	mul.lo.s32 	%r108, %r106, %r107;
	cvt.u32.u16	%r109, %rs12;
	add.s32 	%r110, %r108, %r109;
	cvt.s64.s32	%rd407, %r110;
	shl.b64 	%rd408, %rd407, 1;
	add.s64 	%rd409, %rd243, %rd408;
	ld.u16 	%rs54, [%rd409];
	cvt.u32.u16	%r111, %rs54;
	sub.s32 	%r112, %r111, 1;
	cvt.u16.u32	%rs55, %r112;
tmp567:
	cvt.u64.u16	%rd410, %rs12;
	shl.b64 	%rd411, %rd410, 3;
	add.s64 	%rd412, %rd3, %rd411;
	ld.f64 	%fd198, [%rd412];
	cvt.rn.ftz.f32.f64	%f23, %fd198;
tmp568:
	cvt.u64.u16	%rd413, %rs55;
	shl.b64 	%rd414, %rd413, 3;
	add.s64 	%rd415, %rd3, %rd414;
	ld.f64 	%fd199, [%rd415];
	cvt.rn.ftz.f32.f64	%f24, %fd199;
tmp569:
	cvt.ftz.f64.f32	%fd200, %f23;
	cvt.ftz.f64.f32	%fd201, %f24;
	cvt.u64.u16	%rd416, %rs12;
	shl.b64 	%rd417, %rd416, 3;
	add.s64 	%rd418, %rd4, %rd417;
	ld.f64 	%fd202, [%rd418];
	mul.f64 	%fd203, %fd201, %fd202;
	add.f64 	%fd204, %fd200, %fd203;
	cvt.u64.u16	%rd419, %rs12;
	shl.b64 	%rd420, %rd419, 3;
	add.s64 	%rd421, %rd3, %rd420;
	st.f64 	[%rd421], %fd204;
	.loc	1 253 1
	cvt.u64.u16	%rd422, %rs1;
	shl.b64 	%rd423, %rd422, 3;
	add.s64 	%rd424, %rd4, %rd423;
	ld.f64 	%fd205, [%rd424];
	cvt.rn.ftz.f32.f64	%f25, %fd205;
tmp570:
	cvt.u64.u16	%rd425, %rs22;
	shl.b64 	%rd426, %rd425, 3;
	add.s64 	%rd427, %rd4, %rd426;
	ld.f64 	%fd206, [%rd427];
	cvt.rn.ftz.f32.f64	%f26, %fd206;
tmp571:
	mul.ftz.f32 	%f27, %f25, %f26;
	cvt.ftz.f64.f32	%fd207, %f27;
	cvt.u64.u16	%rd428, %rs1;
	shl.b64 	%rd429, %rd428, 3;
	add.s64 	%rd430, %rd4, %rd429;
	st.f64 	[%rd430], %fd207;
	cvt.u64.u16	%rd431, %rs2;
	shl.b64 	%rd432, %rd431, 3;
	add.s64 	%rd433, %rd4, %rd432;
	ld.f64 	%fd208, [%rd433];
	cvt.rn.ftz.f32.f64	%f28, %fd208;
tmp572:
	cvt.u64.u16	%rd434, %rs25;
	shl.b64 	%rd435, %rd434, 3;
	add.s64 	%rd436, %rd4, %rd435;
	ld.f64 	%fd209, [%rd436];
	cvt.rn.ftz.f32.f64	%f29, %fd209;
tmp573:
	mul.ftz.f32 	%f30, %f28, %f29;
	cvt.ftz.f64.f32	%fd210, %f30;
	cvt.u64.u16	%rd437, %rs2;
	shl.b64 	%rd438, %rd437, 3;
	add.s64 	%rd439, %rd4, %rd438;
	st.f64 	[%rd439], %fd210;
	cvt.u64.u16	%rd440, %rs3;
	shl.b64 	%rd441, %rd440, 3;
	add.s64 	%rd442, %rd4, %rd441;
	ld.f64 	%fd211, [%rd442];
	cvt.rn.ftz.f32.f64	%f31, %fd211;
tmp574:
	cvt.u64.u16	%rd443, %rs28;
	shl.b64 	%rd444, %rd443, 3;
	add.s64 	%rd445, %rd4, %rd444;
	ld.f64 	%fd212, [%rd445];
	cvt.rn.ftz.f32.f64	%f32, %fd212;
tmp575:
	mul.ftz.f32 	%f33, %f31, %f32;
	cvt.ftz.f64.f32	%fd213, %f33;
	cvt.u64.u16	%rd446, %rs3;
	shl.b64 	%rd447, %rd446, 3;
	add.s64 	%rd448, %rd4, %rd447;
	st.f64 	[%rd448], %fd213;
	cvt.u64.u16	%rd449, %rs4;
	shl.b64 	%rd450, %rd449, 3;
	add.s64 	%rd451, %rd4, %rd450;
	ld.f64 	%fd214, [%rd451];
	cvt.rn.ftz.f32.f64	%f34, %fd214;
tmp576:
	cvt.u64.u16	%rd452, %rs31;
	shl.b64 	%rd453, %rd452, 3;
	add.s64 	%rd454, %rd4, %rd453;
	ld.f64 	%fd215, [%rd454];
	cvt.rn.ftz.f32.f64	%f35, %fd215;
tmp577:
	mul.ftz.f32 	%f36, %f34, %f35;
	cvt.ftz.f64.f32	%fd216, %f36;
	cvt.u64.u16	%rd455, %rs4;
	shl.b64 	%rd456, %rd455, 3;
	add.s64 	%rd457, %rd4, %rd456;
	st.f64 	[%rd457], %fd216;
	cvt.u64.u16	%rd458, %rs5;
	shl.b64 	%rd459, %rd458, 3;
	add.s64 	%rd460, %rd4, %rd459;
	ld.f64 	%fd217, [%rd460];
	cvt.rn.ftz.f32.f64	%f37, %fd217;
tmp578:
	cvt.u64.u16	%rd461, %rs34;
	shl.b64 	%rd462, %rd461, 3;
	add.s64 	%rd463, %rd4, %rd462;
	ld.f64 	%fd218, [%rd463];
	cvt.rn.ftz.f32.f64	%f38, %fd218;
tmp579:
	mul.ftz.f32 	%f39, %f37, %f38;
	cvt.ftz.f64.f32	%fd219, %f39;
	cvt.u64.u16	%rd464, %rs5;
	shl.b64 	%rd465, %rd464, 3;
	add.s64 	%rd466, %rd4, %rd465;
	st.f64 	[%rd466], %fd219;
	cvt.u64.u16	%rd467, %rs6;
	shl.b64 	%rd468, %rd467, 3;
	add.s64 	%rd469, %rd4, %rd468;
	ld.f64 	%fd220, [%rd469];
	cvt.rn.ftz.f32.f64	%f40, %fd220;
tmp580:
	cvt.u64.u16	%rd470, %rs37;
	shl.b64 	%rd471, %rd470, 3;
	add.s64 	%rd472, %rd4, %rd471;
	ld.f64 	%fd221, [%rd472];
	cvt.rn.ftz.f32.f64	%f41, %fd221;
tmp581:
	mul.ftz.f32 	%f42, %f40, %f41;
	cvt.ftz.f64.f32	%fd222, %f42;
	cvt.u64.u16	%rd473, %rs6;
	shl.b64 	%rd474, %rd473, 3;
	add.s64 	%rd475, %rd4, %rd474;
	st.f64 	[%rd475], %fd222;
	cvt.u64.u16	%rd476, %rs7;
	shl.b64 	%rd477, %rd476, 3;
	add.s64 	%rd478, %rd4, %rd477;
	ld.f64 	%fd223, [%rd478];
	cvt.rn.ftz.f32.f64	%f43, %fd223;
tmp582:
	cvt.u64.u16	%rd479, %rs40;
	shl.b64 	%rd480, %rd479, 3;
	add.s64 	%rd481, %rd4, %rd480;
	ld.f64 	%fd224, [%rd481];
	cvt.rn.ftz.f32.f64	%f44, %fd224;
tmp583:
	mul.ftz.f32 	%f45, %f43, %f44;
	cvt.ftz.f64.f32	%fd225, %f45;
	cvt.u64.u16	%rd482, %rs7;
	shl.b64 	%rd483, %rd482, 3;
	add.s64 	%rd484, %rd4, %rd483;
	st.f64 	[%rd484], %fd225;
	cvt.u64.u16	%rd485, %rs8;
	shl.b64 	%rd486, %rd485, 3;
	add.s64 	%rd487, %rd4, %rd486;
	ld.f64 	%fd226, [%rd487];
	cvt.rn.ftz.f32.f64	%f46, %fd226;
tmp584:
	cvt.u64.u16	%rd488, %rs43;
	shl.b64 	%rd489, %rd488, 3;
	add.s64 	%rd490, %rd4, %rd489;
	ld.f64 	%fd227, [%rd490];
	cvt.rn.ftz.f32.f64	%f47, %fd227;
tmp585:
	mul.ftz.f32 	%f48, %f46, %f47;
	cvt.ftz.f64.f32	%fd228, %f48;
	cvt.u64.u16	%rd491, %rs8;
	shl.b64 	%rd492, %rd491, 3;
	add.s64 	%rd493, %rd4, %rd492;
	st.f64 	[%rd493], %fd228;
	cvt.u64.u16	%rd494, %rs9;
	shl.b64 	%rd495, %rd494, 3;
	add.s64 	%rd496, %rd4, %rd495;
	ld.f64 	%fd229, [%rd496];
	cvt.rn.ftz.f32.f64	%f49, %fd229;
tmp586:
	cvt.u64.u16	%rd497, %rs46;
	shl.b64 	%rd498, %rd497, 3;
	add.s64 	%rd499, %rd4, %rd498;
	ld.f64 	%fd230, [%rd499];
	cvt.rn.ftz.f32.f64	%f50, %fd230;
tmp587:
	mul.ftz.f32 	%f51, %f49, %f50;
	cvt.ftz.f64.f32	%fd231, %f51;
	cvt.u64.u16	%rd500, %rs9;
	shl.b64 	%rd501, %rd500, 3;
	add.s64 	%rd502, %rd4, %rd501;
	st.f64 	[%rd502], %fd231;
	cvt.u64.u16	%rd503, %rs10;
	shl.b64 	%rd504, %rd503, 3;
	add.s64 	%rd505, %rd4, %rd504;
	ld.f64 	%fd232, [%rd505];
	cvt.rn.ftz.f32.f64	%f52, %fd232;
tmp588:
	cvt.u64.u16	%rd506, %rs49;
	shl.b64 	%rd507, %rd506, 3;
	add.s64 	%rd508, %rd4, %rd507;
	ld.f64 	%fd233, [%rd508];
	cvt.rn.ftz.f32.f64	%f53, %fd233;
tmp589:
	mul.ftz.f32 	%f54, %f52, %f53;
	cvt.ftz.f64.f32	%fd234, %f54;
	cvt.u64.u16	%rd509, %rs10;
	shl.b64 	%rd510, %rd509, 3;
	add.s64 	%rd511, %rd4, %rd510;
	st.f64 	[%rd511], %fd234;
	cvt.u64.u16	%rd512, %rs11;
	shl.b64 	%rd513, %rd512, 3;
	add.s64 	%rd514, %rd4, %rd513;
	ld.f64 	%fd235, [%rd514];
	cvt.rn.ftz.f32.f64	%f55, %fd235;
tmp590:
	cvt.u64.u16	%rd515, %rs52;
	shl.b64 	%rd516, %rd515, 3;
	add.s64 	%rd517, %rd4, %rd516;
	ld.f64 	%fd236, [%rd517];
	cvt.rn.ftz.f32.f64	%f56, %fd236;
tmp591:
	mul.ftz.f32 	%f57, %f55, %f56;
	cvt.ftz.f64.f32	%fd237, %f57;
	cvt.u64.u16	%rd518, %rs11;
	shl.b64 	%rd519, %rd518, 3;
	add.s64 	%rd520, %rd4, %rd519;
	st.f64 	[%rd520], %fd237;
	cvt.u64.u16	%rd521, %rs12;
	shl.b64 	%rd522, %rd521, 3;
	add.s64 	%rd523, %rd4, %rd522;
	ld.f64 	%fd238, [%rd523];
	cvt.rn.ftz.f32.f64	%f58, %fd238;
tmp592:
	cvt.u64.u16	%rd524, %rs55;
	shl.b64 	%rd525, %rd524, 3;
	add.s64 	%rd526, %rd4, %rd525;
	ld.f64 	%fd239, [%rd526];
	cvt.rn.ftz.f32.f64	%f59, %fd239;
tmp593:
	mul.ftz.f32 	%f60, %f58, %f59;
	cvt.ftz.f64.f32	%fd240, %f60;
	cvt.u64.u16	%rd527, %rs12;
	shl.b64 	%rd528, %rd527, 3;
	add.s64 	%rd529, %rd4, %rd528;
	st.f64 	[%rd529], %fd240;
tmp594:

	.loc	1 244 137
	add.s16 	%rs56, %rs56, 1;
tmp595:
	bra.uni 	BB42_3;
tmp596:

BB42_6:
	.loc	1 255 2
	ret;
tmp597:
func_end42:
}

	// .globl	_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t
.visible .func _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t(
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_0[208],
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_1,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_2,
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3[56],
	.param .align 8 .b8 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4[32],
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_5,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_6,
	.param .b64 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_7,
	.param .b32 _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_8
)
{
	.local .align 8 .b8 	__local_depot43[1096];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<673>;
	.reg .b16 	%rs<3604>;
	.reg .f32 	%f<1955>;
	.reg .b32 	%r<12753>;
	.reg .f64 	%fd<730>;
	.reg .b64 	%rd<12052>;


	.loc 1 294 1
func_begin43:
	.loc	1 0 0

	.loc 1 294 1

	mov.u64 	%rd12051, __local_depot43;
	cvta.local.u64 	%SP, %rd12051;
	ld.param.u64 	%rd9, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_1];
	ld.param.u64 	%rd10, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_2];
	ld.param.f32 	%f119, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+48];
	ld.param.u64 	%rd14, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+40];
	ld.param.u64 	%rd13, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+32];
	ld.param.u64 	%rd12, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+24];
	ld.param.u64 	%rd11, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+16];
	ld.param.f32 	%f118, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+8];
	ld.param.u16 	%rs53, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+6];
	ld.param.u16 	%rs52, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+4];
	ld.param.u16 	%rs51, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+2];
	ld.param.u16 	%rs50, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3];
	ld.param.u64 	%rd16, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+24];
	ld.param.u16 	%rs58, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+20];
	ld.param.f32 	%f122, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+16];
	ld.param.f32 	%f121, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+12];
	ld.param.f32 	%f120, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4+8];
	ld.param.u64 	%rd17, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_5];
	ld.param.u16 	%rs59, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_8];
	ld.param.u64 	%rd15, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_4];
	ld.param.u8 	%rs57, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+55];
	ld.param.u8 	%rs56, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+54];
	ld.param.u8 	%rs55, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+53];
	ld.param.u8 	%rs54, [_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_3+52];
	mov.u64 	%rd1, _Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t_param_0;
	mov.u32 	%r12748, 0;
	add.u64 	%rd2, %SP, 0;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB43_2;
	bra.uni 	BB43_1;

BB43_1:
	cvt.s64.s32	%rd18, %r12748;
	shl.b64 	%rd19, %rd18, 3;
	add.s64 	%rd20, %rd1, %rd19;
	ld.local.u64 	%rd21, [%rd20];
	cvt.s64.s32	%rd22, %r12748;
	shl.b64 	%rd23, %rd22, 3;
	add.s64 	%rd24, %rd2, %rd23;
	st.u64 	[%rd24], %rd21;
	add.s32 	%r12748, %r12748, 1;
	setp.lt.u32	%p2, %r12748, 26;
	@%p2 bra 	BB43_1;
	bra.uni 	BB43_2;

BB43_2:
	st.u16 	[%SP+208], %rs50;
	st.u16 	[%SP+210], %rs51;
	st.u16 	[%SP+212], %rs52;
	st.u16 	[%SP+214], %rs53;
	st.f32 	[%SP+216], %f118;
	st.u64 	[%SP+224], %rd11;
	st.u64 	[%SP+232], %rd12;
	st.u64 	[%SP+240], %rd13;
	st.u64 	[%SP+248], %rd14;
	st.f32 	[%SP+256], %f119;
	st.u8 	[%SP+260], %rs54;
	st.u8 	[%SP+261], %rs55;
	st.u8 	[%SP+262], %rs56;
	st.u8 	[%SP+263], %rs57;
	st.u64 	[%SP+288], %rd16;
	st.u16 	[%SP+284], %rs58;
	st.f32 	[%SP+280], %f122;
	st.f32 	[%SP+276], %f121;
	st.f32 	[%SP+272], %f120;
	st.u64 	[%SP+264], %rd15;
tmp598:
func_exec_begin43:
	.loc	1 299 1
	mov.u32 	%r17, %tid.y;
	cvt.u16.u32	%rs60, %r17;
	st.u16 	[%SP+296], %rs60;
	.loc	1 306 1
	ld.u16 	%rs61, [%SP+16];
	cvt.u32.u16	%r18, %rs61;
	add.s32 	%r19, %r18, 2;
	mul.lo.s32 	%r20, %r19, 2;
	cvt.s64.s32	%rd25, %r20;
	mul.lo.s64 	%rd26, %rd25, 8;
	ld.u16 	%rs62, [%SP+284];
	cvt.u32.u16	%r21, %rs62;
	mul.lo.s32 	%r22, %r21, 32;
	add.s32 	%r23, %r22, 32;
	cvt.s64.s32	%rd27, %r23;
	mul.lo.s64 	%rd28, %rd27, 4;
	add.s64 	%rd29, %rd26, %rd28;
	cvt.u16.u64	%rs63, %rd29;
tmp599:
	.loc	1 307 1
	cvt.rn.f64.u16	%fd25, %rs63;
tmp600:
	mov.f64 	%fd26, 0d4020000000000000;
	mov.f64 	%fd27, %fd26;
tmp601:
	.loc	1 307 120
	bra.uni	tmp602;
tmp602:
	.loc	4 1478 3
	div.rn.f64 	%fd28, %fd25, %fd27;
tmp603:
	.loc	1 307 120
	cvt.rn.ftz.f32.f64	%f123, %fd28;
tmp604:
	.loc	1 307 105
	bra.uni	tmp605;
tmp605:
	.loc	4 669 10
	cvt.rpi.ftz.f32.f32	%f124, %f123;
tmp606:
	.loc	1 307 105
	mul.ftz.f32 	%f125, %f124, 0f41000000;
	cvt.ftz.f64.f32	%fd29, %f125;
	cvt.rn.ftz.f32.f64	%f126, %fd29;
tmp607:
	.loc	1 307 70
	bra.uni	tmp608;
tmp608:
	.loc	4 1126 10
	cvt.rzi.ftz.u32.f32	%r24, %f126;
tmp609:
	.loc	1 307 70
	cvt.u16.u32	%rs64, %r24;
tmp610:
	.loc	1 311 1
	cvt.u32.u16	%r25, %rs64;
	mov.u32 	%r26, %tid.y;
	mul.lo.s32 	%r27, %r25, %r26;
	cvt.u32.u16	%r28, %rs59;
	add.s32 	%r29, %r28, %r27;
	cvt.u16.u32	%rs65, %r29;
tmp611:
	.loc	1 312 1
	cvt.u64.u16	%rd30, %rs65;
	mov.u64 	%rd31, smem;
	cvta.shared.u64 	%rd32, %rd31;
	add.s64 	%rd3, %rd32, %rd30;
tmp612:
	.loc	1 313 1
	ld.u16 	%rs66, [%SP+16];
	cvt.u32.u16	%r30, %rs66;
	add.s32 	%r31, %r30, 2;
	cvt.s64.s32	%rd33, %r31;
	mul.lo.s64 	%rd34, %rd33, 8;
	cvt.u64.u16	%rd35, %rs65;
	add.s64 	%rd36, %rd35, %rd34;
	cvt.u16.u64	%rs67, %rd36;
tmp613:
	.loc	1 315 1
	cvt.u64.u16	%rd37, %rs67;
	add.s64 	%rd4, %rd32, %rd37;
tmp614:
	.loc	1 316 1
	ld.u16 	%rs68, [%SP+16];
	cvt.u32.u16	%r32, %rs68;
	add.s32 	%r33, %r32, 2;
	cvt.s64.s32	%rd38, %r33;
	mul.lo.s64 	%rd39, %rd38, 8;
	cvt.u64.u16	%rd40, %rs67;
	add.s64 	%rd41, %rd40, %rd39;
	cvt.u16.u64	%rs69, %rd41;
tmp615:
	.loc	1 318 1
	cvt.rn.f64.u16	%fd30, %rs69;
tmp616:
	mov.f64 	%fd31, %fd26;
tmp617:
	.loc	1 318 78
	bra.uni	tmp618;
tmp618:
	.loc	4 1478 3
	div.rn.f64 	%fd32, %fd30, %fd31;
tmp619:
	.loc	1 318 78
	cvt.rn.ftz.f32.f64	%f127, %fd32;
tmp620:
	.loc	1 318 63
	bra.uni	tmp621;
tmp621:
	.loc	4 669 10
	cvt.rpi.ftz.f32.f32	%f128, %f127;
tmp622:
	.loc	1 318 63
	mul.ftz.f32 	%f129, %f128, 0f41000000;
	cvt.ftz.f64.f32	%fd33, %f129;
	cvt.rn.ftz.f32.f64	%f130, %fd33;
tmp623:
	.loc	1 318 28
	bra.uni	tmp624;
tmp624:
	.loc	4 1126 10
	cvt.rzi.ftz.u32.f32	%r34, %f130;
tmp625:
	.loc	1 318 28
	cvt.u16.u32	%rs70, %r34;
tmp626:
	.loc	1 322 1
	cvt.u64.u16	%rd42, %rs70;
	add.s64 	%rd5, %rd32, %rd42;
	.loc	1 323 1
	ld.u16 	%rs71, [%SP+284];
	cvt.u32.u16	%r35, %rs71;
	mul.lo.s32 	%r36, %r35, 32;
	cvt.s64.s32	%rd43, %r36;
	mul.lo.s64 	%rd44, %rd43, 4;
	cvt.u64.u16	%rd45, %rs70;
	add.s64 	%rd46, %rd45, %rd44;
	cvt.u16.u64	%rs72, %rd46;
tmp627:
	mov.u32 	%r37, 0;
	.loc	1 324 1
	st.u32 	[%rd5+128], %r37;
	.loc	1 325 1
	cvt.u64.u16	%rd47, %rs72;
	add.s64 	%rd6, %rd32, %rd47;
	.loc	1 327 1
	mov.u32 	%r38, %ctaid.x;
	cvt.u16.u32	%rs1, %r38;
tmp628:
	.loc	1 328 1
	ld.f32 	%f131, [%SP+256];
	cvt.ftz.f64.f32	%fd34, %f131;
	cvt.rn.ftz.f32.f64	%f132, %fd34;
tmp629:
	.loc	1 328 49
	bra.uni	tmp630;
tmp630:
	.loc	4 1105 10
	cvt.rzi.ftz.s32.f32	%r39, %f132;
tmp631:
	.loc	1 328 49
	mov.b32 	%r3, %r39;
tmp632:
	mov.f32 	%f133, 0f00000000;
	.loc	1 329 1
	mov.f32 	%f1917, %f133;
tmp633:
	.loc	1 331 1
	mov.u64 	%rd7, %rd4;
tmp634:
	.loc	1 332 1
	mov.u64 	%rd8, %rd3;
tmp635:
	.loc	1 334 1
	mov.u32 	%r40, %tid.x;
	cvt.u16.u32	%rs2, %r40;
tmp636:
	mov.u32 	%r41, %tid.x;
	add.s32 	%r42, %r41, 32;
	cvt.u16.u32	%rs3, %r42;
tmp637:
	mov.u32 	%r43, %tid.x;
	add.s32 	%r44, %r43, 64;
	cvt.u16.u32	%rs4, %r44;
tmp638:
	mov.u32 	%r45, %tid.x;
	add.s32 	%r46, %r45, 96;
	cvt.u16.u32	%rs5, %r46;
tmp639:
	mov.u32 	%r47, %tid.x;
	add.s32 	%r48, %r47, 128;
	cvt.u16.u32	%rs6, %r48;
tmp640:
	mov.u32 	%r49, %tid.x;
	add.s32 	%r50, %r49, 160;
	cvt.u16.u32	%rs7, %r50;
tmp641:
	mov.u32 	%r51, %tid.x;
	add.s32 	%r52, %r51, 192;
	cvt.u16.u32	%rs8, %r52;
tmp642:
	mov.u32 	%r53, %tid.x;
	add.s32 	%r54, %r53, 224;
	cvt.u16.u32	%rs9, %r54;
tmp643:
	mov.u32 	%r55, %tid.x;
	add.s32 	%r56, %r55, 256;
	cvt.u16.u32	%rs10, %r56;
tmp644:
	mov.u32 	%r57, %tid.x;
	add.s32 	%r58, %r57, 288;
	cvt.u16.u32	%rs11, %r58;
tmp645:
	mov.u32 	%r59, %tid.x;
	add.s32 	%r60, %r59, 320;
	cvt.u16.u32	%rs12, %r60;
tmp646:
	mov.u32 	%r61, %tid.x;
	add.s32 	%r62, %r61, 352;
	cvt.u16.u32	%rs13, %r62;
tmp647:
	.loc	1 337 1
	cvt.u64.u16	%rd48, %rs2;
	shl.b64 	%rd49, %rd48, 2;
	add.s64 	%rd50, %rd10, %rd49;
	ld.f32 	%f134, [%rd50];
	mov.f32 	%f1918, %f134;
tmp648:
	cvt.u64.u16	%rd51, %rs3;
	shl.b64 	%rd52, %rd51, 2;
	add.s64 	%rd53, %rd10, %rd52;
	ld.f32 	%f135, [%rd53];
	mov.f32 	%f1920, %f135;
tmp649:
	cvt.u64.u16	%rd54, %rs4;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd10, %rd55;
	ld.f32 	%f136, [%rd56];
	mov.f32 	%f1922, %f136;
tmp650:
	cvt.u64.u16	%rd57, %rs5;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd59, %rd10, %rd58;
	ld.f32 	%f137, [%rd59];
	mov.f32 	%f1924, %f137;
tmp651:
	cvt.u64.u16	%rd60, %rs6;
	shl.b64 	%rd61, %rd60, 2;
	add.s64 	%rd62, %rd10, %rd61;
	ld.f32 	%f138, [%rd62];
	mov.f32 	%f1926, %f138;
tmp652:
	cvt.u64.u16	%rd63, %rs7;
	shl.b64 	%rd64, %rd63, 2;
	add.s64 	%rd65, %rd10, %rd64;
	ld.f32 	%f139, [%rd65];
	mov.f32 	%f1928, %f139;
tmp653:
	cvt.u64.u16	%rd66, %rs8;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd68, %rd10, %rd67;
	ld.f32 	%f140, [%rd68];
	mov.f32 	%f1930, %f140;
tmp654:
	cvt.u64.u16	%rd69, %rs9;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd71, %rd10, %rd70;
	ld.f32 	%f141, [%rd71];
	mov.f32 	%f1932, %f141;
tmp655:
	cvt.u64.u16	%rd72, %rs10;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd10, %rd73;
	ld.f32 	%f142, [%rd74];
	mov.f32 	%f1934, %f142;
tmp656:
	cvt.u64.u16	%rd75, %rs11;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd77, %rd10, %rd76;
	ld.f32 	%f143, [%rd77];
	mov.f32 	%f1936, %f143;
tmp657:
	cvt.u64.u16	%rd78, %rs12;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd80, %rd10, %rd79;
	ld.f32 	%f144, [%rd80];
	mov.f32 	%f1938, %f144;
tmp658:
	cvt.u64.u16	%rd81, %rs13;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd83, %rd10, %rd82;
	ld.f32 	%f145, [%rd83];
	mov.f32 	%f1940, %f145;
tmp659:
	mov.f64 	%fd35, 0d0000000000000000;
	.loc	1 340 1
	mov.f64 	%fd36, %fd35;
	st.f64 	[%SP+784], %fd36;
	mov.f64 	%fd37, %fd35;
	st.f64 	[%SP+792], %fd37;
	mov.f32 	%f146, %f133;
	st.f32 	[%SP+800], %f146;
	mov.f32 	%f147, %f133;
	st.f32 	[%SP+804], %f147;
	mov.f64 	%fd38, %fd35;
	st.f64 	[%SP+808], %fd38;
	mov.f64 	%fd39, %fd35;
	st.f64 	[%SP+816], %fd39;
	mov.f32 	%f148, %f133;
	st.f32 	[%SP+824], %f148;
	mov.f32 	%f149, %f133;
	st.f32 	[%SP+828], %f149;
	mov.f64 	%fd40, %fd35;
	st.f64 	[%SP+832], %fd40;
	mov.f64 	%fd41, %fd35;
	st.f64 	[%SP+840], %fd41;
	mov.f32 	%f150, %f133;
	st.f32 	[%SP+848], %f150;
	mov.f32 	%f151, %f133;
	st.f32 	[%SP+852], %f151;
	mov.f64 	%fd42, %fd35;
	st.f64 	[%SP+856], %fd42;
	mov.f64 	%fd43, %fd35;
	st.f64 	[%SP+864], %fd43;
	mov.f32 	%f152, %f133;
	st.f32 	[%SP+872], %f152;
	mov.f32 	%f153, %f133;
	st.f32 	[%SP+876], %f153;
	mov.f64 	%fd44, %fd35;
	st.f64 	[%SP+880], %fd44;
	mov.f64 	%fd45, %fd35;
	st.f64 	[%SP+888], %fd45;
	mov.f32 	%f154, %f133;
	st.f32 	[%SP+896], %f154;
	mov.f32 	%f155, %f133;
	st.f32 	[%SP+900], %f155;
	mov.f64 	%fd46, %fd35;
	st.f64 	[%SP+904], %fd46;
	mov.f64 	%fd47, %fd35;
	st.f64 	[%SP+912], %fd47;
	mov.f32 	%f156, %f133;
	st.f32 	[%SP+920], %f156;
	mov.f32 	%f157, %f133;
	st.f32 	[%SP+924], %f157;
	mov.f64 	%fd48, %fd35;
	st.f64 	[%SP+928], %fd48;
	mov.f64 	%fd49, %fd35;
	st.f64 	[%SP+936], %fd49;
	mov.f32 	%f158, %f133;
	st.f32 	[%SP+944], %f158;
	mov.f32 	%f159, %f133;
	st.f32 	[%SP+948], %f159;
	mov.f64 	%fd50, %fd35;
	st.f64 	[%SP+952], %fd50;
	mov.f64 	%fd51, %fd35;
	st.f64 	[%SP+960], %fd51;
	mov.f32 	%f160, %f133;
	st.f32 	[%SP+968], %f160;
	mov.f32 	%f161, %f133;
	st.f32 	[%SP+972], %f161;
	mov.f64 	%fd52, %fd35;
	st.f64 	[%SP+976], %fd52;
	mov.f64 	%fd53, %fd35;
	st.f64 	[%SP+984], %fd53;
	mov.f32 	%f162, %f133;
	st.f32 	[%SP+992], %f162;
	mov.f32 	%f163, %f133;
	st.f32 	[%SP+996], %f163;
	mov.f64 	%fd54, %fd35;
	st.f64 	[%SP+1000], %fd54;
	mov.f64 	%fd55, %fd35;
	st.f64 	[%SP+1008], %fd55;
	mov.f32 	%f164, %f133;
	st.f32 	[%SP+1016], %f164;
	mov.f32 	%f165, %f133;
	st.f32 	[%SP+1020], %f165;
	mov.f64 	%fd56, %fd35;
	st.f64 	[%SP+1024], %fd56;
	mov.f64 	%fd57, %fd35;
	st.f64 	[%SP+1032], %fd57;
	mov.f32 	%f166, %f133;
	st.f32 	[%SP+1040], %f166;
	mov.f32 	%f167, %f133;
	st.f32 	[%SP+1044], %f167;
	mov.f64 	%fd58, %fd35;
	st.f64 	[%SP+1048], %fd58;
	mov.f64 	%fd59, %fd35;
	st.f64 	[%SP+1056], %fd59;
	mov.f32 	%f168, %f133;
	st.f32 	[%SP+1064], %f168;
	mov.f32 	%f169, %f133;
	st.f32 	[%SP+1068], %f169;
	.loc	1 342 1
	st.u32 	[%SP+300], %r37;
	st.u32 	[%SP+304], %r37;
	st.u32 	[%SP+308], %r37;
	st.u32 	[%SP+312], %r37;
	st.u32 	[%SP+316], %r37;
	st.u32 	[%SP+320], %r37;
	st.u32 	[%SP+324], %r37;
	st.u32 	[%SP+328], %r37;
	st.u32 	[%SP+332], %r37;
	st.u32 	[%SP+336], %r37;
	st.u32 	[%SP+340], %r37;
	st.u32 	[%SP+344], %r37;
	st.u32 	[%SP+348], %r37;
	st.u32 	[%SP+352], %r37;
	st.u32 	[%SP+356], %r37;
	st.u32 	[%SP+360], %r37;
	st.u32 	[%SP+364], %r37;
	st.u32 	[%SP+368], %r37;
	st.u32 	[%SP+372], %r37;
	st.u32 	[%SP+376], %r37;
	st.u32 	[%SP+380], %r37;
	st.u32 	[%SP+384], %r37;
	st.u32 	[%SP+388], %r37;
	st.u32 	[%SP+392], %r37;
	st.u32 	[%SP+396], %r37;
	st.u32 	[%SP+400], %r37;
	st.u32 	[%SP+404], %r37;
	st.u32 	[%SP+408], %r37;
	st.u32 	[%SP+412], %r37;
	st.u32 	[%SP+416], %r37;
	st.u32 	[%SP+420], %r37;
	st.u32 	[%SP+424], %r37;
	st.u32 	[%SP+428], %r37;
	st.u32 	[%SP+432], %r37;
	st.u32 	[%SP+436], %r37;
	st.u32 	[%SP+440], %r37;
	st.u32 	[%SP+444], %r37;
	st.u32 	[%SP+448], %r37;
	st.u32 	[%SP+452], %r37;
	st.u32 	[%SP+456], %r37;
	st.u32 	[%SP+460], %r37;
	st.u32 	[%SP+464], %r37;
	st.u32 	[%SP+468], %r37;
	st.u32 	[%SP+472], %r37;
	st.u32 	[%SP+476], %r37;
	st.u32 	[%SP+480], %r37;
	st.u32 	[%SP+484], %r37;
	st.u32 	[%SP+488], %r37;
	st.u32 	[%SP+492], %r37;
	st.u32 	[%SP+496], %r37;
	st.u32 	[%SP+500], %r37;
	st.u32 	[%SP+504], %r37;
	st.u32 	[%SP+508], %r37;
	st.u32 	[%SP+512], %r37;
	st.u32 	[%SP+516], %r37;
	st.u32 	[%SP+520], %r37;
	st.u32 	[%SP+524], %r37;
	st.u32 	[%SP+528], %r37;
	st.u32 	[%SP+532], %r37;
	st.u32 	[%SP+536], %r37;
	st.u32 	[%SP+540], %r37;
	st.u32 	[%SP+544], %r37;
	st.u32 	[%SP+548], %r37;
	st.u32 	[%SP+552], %r37;
	st.u32 	[%SP+556], %r37;
	st.u32 	[%SP+560], %r37;
	st.u32 	[%SP+564], %r37;
	st.u32 	[%SP+568], %r37;
	st.u32 	[%SP+572], %r37;
	st.u32 	[%SP+576], %r37;
	st.u32 	[%SP+580], %r37;
	st.u32 	[%SP+584], %r37;
	st.u32 	[%SP+588], %r37;
	st.u32 	[%SP+592], %r37;
	st.u32 	[%SP+596], %r37;
	st.u32 	[%SP+600], %r37;
	st.u32 	[%SP+604], %r37;
	st.u32 	[%SP+608], %r37;
	st.u32 	[%SP+612], %r37;
	st.u32 	[%SP+616], %r37;
	st.u32 	[%SP+620], %r37;
	st.u32 	[%SP+624], %r37;
	st.u32 	[%SP+628], %r37;
	st.u32 	[%SP+632], %r37;
	st.u32 	[%SP+636], %r37;
	st.u32 	[%SP+640], %r37;
	st.u32 	[%SP+644], %r37;
	st.u32 	[%SP+648], %r37;
	st.u32 	[%SP+652], %r37;
	st.u32 	[%SP+656], %r37;
	st.u32 	[%SP+660], %r37;
	st.u32 	[%SP+664], %r37;
	st.u32 	[%SP+668], %r37;
	st.u32 	[%SP+672], %r37;
	st.u32 	[%SP+676], %r37;
	st.u32 	[%SP+680], %r37;
	st.u32 	[%SP+684], %r37;
	st.u32 	[%SP+688], %r37;
	st.u32 	[%SP+692], %r37;
	st.u32 	[%SP+696], %r37;
	st.u32 	[%SP+700], %r37;
	st.u32 	[%SP+704], %r37;
	st.u32 	[%SP+708], %r37;
	st.u32 	[%SP+712], %r37;
	st.u32 	[%SP+716], %r37;
	st.u32 	[%SP+720], %r37;
	st.u32 	[%SP+724], %r37;
	st.u32 	[%SP+728], %r37;
	st.u32 	[%SP+732], %r37;
	st.u32 	[%SP+736], %r37;
	st.u32 	[%SP+740], %r37;
	st.u32 	[%SP+744], %r37;
	st.u32 	[%SP+748], %r37;
	st.u32 	[%SP+752], %r37;
	st.u32 	[%SP+756], %r37;
	st.u32 	[%SP+760], %r37;
	st.u32 	[%SP+764], %r37;
	st.u32 	[%SP+768], %r37;
	st.u32 	[%SP+772], %r37;
	st.u32 	[%SP+776], %r37;
	.loc	1 344 1
	cvt.u64.u16	%rd84, %rs2;
	mov.u64 	%rd85, cSonNoVec;
	cvta.const.u64 	%rd86, %rd85;
	shl.b64 	%rd87, %rd84, 1;
	add.s64 	%rd88, %rd86, %rd87;
	ld.u16 	%rs73, [%rd88];
	mov.b16 	%rs74, %rs73;
	st.u16 	[%SP+1072], %rs74;
	cvt.u64.u16	%rd89, %rs3;
	shl.b64 	%rd90, %rd89, 1;
	add.s64 	%rd91, %rd86, %rd90;
	ld.u16 	%rs75, [%rd91];
	mov.b16 	%rs76, %rs75;
	st.u16 	[%SP+1074], %rs76;
	cvt.u64.u16	%rd92, %rs4;
	shl.b64 	%rd93, %rd92, 1;
	add.s64 	%rd94, %rd86, %rd93;
	ld.u16 	%rs77, [%rd94];
	mov.b16 	%rs78, %rs77;
	st.u16 	[%SP+1076], %rs78;
	cvt.u64.u16	%rd95, %rs5;
	shl.b64 	%rd96, %rd95, 1;
	add.s64 	%rd97, %rd86, %rd96;
	ld.u16 	%rs79, [%rd97];
	mov.b16 	%rs80, %rs79;
	st.u16 	[%SP+1078], %rs80;
	cvt.u64.u16	%rd98, %rs6;
	shl.b64 	%rd99, %rd98, 1;
	add.s64 	%rd100, %rd86, %rd99;
	ld.u16 	%rs81, [%rd100];
	mov.b16 	%rs82, %rs81;
	st.u16 	[%SP+1080], %rs82;
	cvt.u64.u16	%rd101, %rs7;
	shl.b64 	%rd102, %rd101, 1;
	add.s64 	%rd103, %rd86, %rd102;
	ld.u16 	%rs83, [%rd103];
	mov.b16 	%rs84, %rs83;
	st.u16 	[%SP+1082], %rs84;
	cvt.u64.u16	%rd104, %rs8;
	shl.b64 	%rd105, %rd104, 1;
	add.s64 	%rd106, %rd86, %rd105;
	ld.u16 	%rs85, [%rd106];
	mov.b16 	%rs86, %rs85;
	st.u16 	[%SP+1084], %rs86;
	cvt.u64.u16	%rd107, %rs9;
	shl.b64 	%rd108, %rd107, 1;
	add.s64 	%rd109, %rd86, %rd108;
	ld.u16 	%rs87, [%rd109];
	mov.b16 	%rs88, %rs87;
	st.u16 	[%SP+1086], %rs88;
	cvt.u64.u16	%rd110, %rs10;
	shl.b64 	%rd111, %rd110, 1;
	add.s64 	%rd112, %rd86, %rd111;
	ld.u16 	%rs89, [%rd112];
	mov.b16 	%rs90, %rs89;
	st.u16 	[%SP+1088], %rs90;
	cvt.u64.u16	%rd113, %rs11;
	shl.b64 	%rd114, %rd113, 1;
	add.s64 	%rd115, %rd86, %rd114;
	ld.u16 	%rs91, [%rd115];
	mov.b16 	%rs92, %rs91;
	st.u16 	[%SP+1090], %rs92;
	cvt.u64.u16	%rd116, %rs12;
	shl.b64 	%rd117, %rd116, 1;
	add.s64 	%rd118, %rd86, %rd117;
	ld.u16 	%rs93, [%rd118];
	mov.b16 	%rs94, %rs93;
	st.u16 	[%SP+1092], %rs94;
	cvt.u64.u16	%rd119, %rs13;
	shl.b64 	%rd120, %rd119, 1;
	add.s64 	%rd121, %rd86, %rd120;
	ld.u16 	%rs95, [%rd121];
	mov.b16 	%rs96, %rs95;
	st.u16 	[%SP+1094], %rs96;
	.loc	1 347 1
	cvt.u64.u16	%rd122, %rs2;
	shl.b64 	%rd123, %rd122, 3;
	add.s64 	%rd124, %rd4, %rd123;
	mov.u64 	%rd125, 0;
	st.u64 	[%rd124], %rd125;
	mov.f32 	%f1919, %f133;
tmp660:
	cvt.u64.u16	%rd126, %rs3;
	shl.b64 	%rd127, %rd126, 3;
	add.s64 	%rd128, %rd4, %rd127;
	st.u64 	[%rd128], %rd125;
	mov.f32 	%f1921, %f133;
tmp661:
	cvt.u64.u16	%rd129, %rs4;
	shl.b64 	%rd130, %rd129, 3;
	add.s64 	%rd131, %rd4, %rd130;
	st.u64 	[%rd131], %rd125;
	mov.f32 	%f1923, %f133;
tmp662:
	cvt.u64.u16	%rd132, %rs5;
	shl.b64 	%rd133, %rd132, 3;
	add.s64 	%rd134, %rd4, %rd133;
	st.u64 	[%rd134], %rd125;
	mov.f32 	%f1925, %f133;
tmp663:
	cvt.u64.u16	%rd135, %rs6;
	shl.b64 	%rd136, %rd135, 3;
	add.s64 	%rd137, %rd4, %rd136;
	st.u64 	[%rd137], %rd125;
	mov.f32 	%f1927, %f133;
tmp664:
	cvt.u64.u16	%rd138, %rs7;
	shl.b64 	%rd139, %rd138, 3;
	add.s64 	%rd140, %rd4, %rd139;
	st.u64 	[%rd140], %rd125;
	mov.f32 	%f1929, %f133;
tmp665:
	cvt.u64.u16	%rd141, %rs8;
	shl.b64 	%rd142, %rd141, 3;
	add.s64 	%rd143, %rd4, %rd142;
	st.u64 	[%rd143], %rd125;
	mov.f32 	%f1931, %f133;
tmp666:
	cvt.u64.u16	%rd144, %rs9;
	shl.b64 	%rd145, %rd144, 3;
	add.s64 	%rd146, %rd4, %rd145;
	st.u64 	[%rd146], %rd125;
	mov.f32 	%f1933, %f133;
tmp667:
	cvt.u64.u16	%rd147, %rs10;
	shl.b64 	%rd148, %rd147, 3;
	add.s64 	%rd149, %rd4, %rd148;
	st.u64 	[%rd149], %rd125;
	mov.f32 	%f1935, %f133;
tmp668:
	cvt.u64.u16	%rd150, %rs11;
	shl.b64 	%rd151, %rd150, 3;
	add.s64 	%rd152, %rd4, %rd151;
	st.u64 	[%rd152], %rd125;
	mov.f32 	%f1937, %f133;
tmp669:
	cvt.u64.u16	%rd153, %rs12;
	shl.b64 	%rd154, %rd153, 3;
	add.s64 	%rd155, %rd4, %rd154;
	st.u64 	[%rd155], %rd125;
	mov.f32 	%f1939, %f133;
tmp670:
	cvt.u64.u16	%rd156, %rs13;
	shl.b64 	%rd157, %rd156, 3;
	add.s64 	%rd158, %rd4, %rd157;
	st.u64 	[%rd158], %rd125;
	mov.f32 	%f1941, %f133;
tmp671:
	.loc	1 351 1
	ld.u16 	%rs97, [%SP+16];
	cvt.u32.u16	%r63, %rs97;
	cvt.u32.u16	%r64, %rs2;
	sub.s32 	%r65, %r63, %r64;
	sub.s32 	%r66, %r65, 1;
	cvt.u16.u32	%rs3601, %r66;
tmp672:
	ld.u16 	%rs98, [%SP+16];
	cvt.u32.u16	%r67, %rs98;
	cvt.u32.u16	%r68, %rs3;
	sub.s32 	%r69, %r67, %r68;
	sub.s32 	%r70, %r69, 1;
	cvt.u16.u32	%rs15, %r70;
tmp673:
	ld.u16 	%rs99, [%SP+16];
	cvt.u32.u16	%r71, %rs99;
	cvt.u32.u16	%r72, %rs4;
	sub.s32 	%r73, %r71, %r72;
	sub.s32 	%r74, %r73, 1;
	cvt.u16.u32	%rs16, %r74;
tmp674:
	ld.u16 	%rs100, [%SP+16];
	cvt.u32.u16	%r75, %rs100;
	cvt.u32.u16	%r76, %rs5;
	sub.s32 	%r77, %r75, %r76;
	sub.s32 	%r78, %r77, 1;
	cvt.u16.u32	%rs17, %r78;
tmp675:
	ld.u16 	%rs101, [%SP+16];
	cvt.u32.u16	%r79, %rs101;
	cvt.u32.u16	%r80, %rs6;
	sub.s32 	%r81, %r79, %r80;
	sub.s32 	%r82, %r81, 1;
	cvt.u16.u32	%rs18, %r82;
tmp676:
	ld.u16 	%rs102, [%SP+16];
	cvt.u32.u16	%r83, %rs102;
	cvt.u32.u16	%r84, %rs7;
	sub.s32 	%r85, %r83, %r84;
	sub.s32 	%r86, %r85, 1;
	cvt.u16.u32	%rs19, %r86;
tmp677:
	ld.u16 	%rs103, [%SP+16];
	cvt.u32.u16	%r87, %rs103;
	cvt.u32.u16	%r88, %rs8;
	sub.s32 	%r89, %r87, %r88;
	sub.s32 	%r90, %r89, 1;
	cvt.u16.u32	%rs20, %r90;
tmp678:
	ld.u16 	%rs104, [%SP+16];
	cvt.u32.u16	%r91, %rs104;
	cvt.u32.u16	%r92, %rs9;
	sub.s32 	%r93, %r91, %r92;
	sub.s32 	%r94, %r93, 1;
	cvt.u16.u32	%rs21, %r94;
tmp679:
	ld.u16 	%rs105, [%SP+16];
	cvt.u32.u16	%r95, %rs105;
	cvt.u32.u16	%r96, %rs10;
	sub.s32 	%r97, %r95, %r96;
	sub.s32 	%r98, %r97, 1;
	cvt.u16.u32	%rs22, %r98;
tmp680:
	ld.u16 	%rs106, [%SP+16];
	cvt.u32.u16	%r99, %rs106;
	cvt.u32.u16	%r100, %rs11;
	sub.s32 	%r101, %r99, %r100;
	sub.s32 	%r102, %r101, 1;
	cvt.u16.u32	%rs23, %r102;
tmp681:
	ld.u16 	%rs107, [%SP+16];
	cvt.u32.u16	%r103, %rs107;
	cvt.u32.u16	%r104, %rs12;
	sub.s32 	%r105, %r103, %r104;
	sub.s32 	%r106, %r105, 1;
	cvt.u16.u32	%rs24, %r106;
tmp682:
	ld.u16 	%rs108, [%SP+16];
	cvt.u32.u16	%r107, %rs108;
	cvt.u32.u16	%r108, %rs13;
	sub.s32 	%r109, %r107, %r108;
	sub.s32 	%r110, %r109, 1;
	cvt.u16.u32	%rs25, %r110;
tmp683:
	.loc	1 353 1
	cvt.u32.u16	%r111, %rs3601;
	ld.u16 	%rs109, [%SP+16];
	cvt.u32.u16	%r112, %rs109;
	sub.s32 	%r113, %r112, 1;
	setp.gt.s32	%p3, %r111, %r113;
	not.pred 	%p4, %p3;
	@%p4 bra 	BB43_4;
	bra.uni 	BB43_3;

BB43_3:
	.loc	1 354 1
tmp684:
	ld.u16 	%rs110, [%SP+16];
	cvt.u32.u16	%r114, %rs110;
	sub.s32 	%r115, %r114, 1;
	cvt.u16.u32	%rs3601, %r115;
tmp685:

BB43_4:
	.loc	1 356 1
	ld.u16 	%rs111, [%SP+42];
	cvt.u32.u16	%r116, %rs111;
	mul.lo.s32 	%r117, %r116, 28;
	cvt.u16.u32	%rs28, %r117;
tmp686:
	.loc	1 359 1
	cvt.u32.u16	%r118, %rs2;
	ld.u16 	%rs112, [%SP+16];
	cvt.u32.u16	%r119, %rs112;
	mul.lo.s32 	%r120, %r119, 0;
	add.s32 	%r121, %r118, %r120;
	cvt.s64.s32	%rd159, %r121;
	shl.b64 	%rd160, %rd159, 1;
	mov.u64 	%rd161, cBoolModel;
	cvta.const.u64 	%rd162, %rd161;
	add.s64 	%rd163, %rd162, %rd160;
	ld.u16 	%rs113, [%rd163];
	setp.ne.s16	%p5, %rs113, 0;
	not.pred 	%p6, %p5;
	@%p6 bra 	BB43_6;
	bra.uni 	BB43_5;

BB43_5:
	add.u64 	%rd164, %SP, 300;
	.loc	1 359 1
tmp687:
	add.s64 	%rd165, %rd164, 4;
	cvt.u32.u16	%r122, %rs1;
	cvt.u32.u16	%r123, %rs28;
	mul.lo.s32 	%r124, %r122, %r123;
	ld.u16 	%rs114, [%SP+42];
	cvt.u32.u16	%r125, %rs114;
	mul.lo.s32 	%r126, %r125, 0;
	add.s32 	%r127, %r124, %r126;
	cvt.u64.u16	%rd166, %rs2;
	mov.u64 	%rd167, cSegToComp;
	cvta.const.u64 	%rd168, %rd167;
	shl.b64 	%rd169, %rd166, 1;
	add.s64 	%rd170, %rd168, %rd169;
	ld.u16 	%rs115, [%rd170];
	cvt.u32.u16	%r128, %rs115;
	add.s32 	%r129, %r127, %r128;
	cvt.s64.s32	%rd171, %r129;
	shl.b64 	%rd172, %rd171, 2;
	add.s64 	%rd173, %rd9, %rd172;
	ld.f32 	%f170, [%rd173];
	cvt.u32.u16	%r130, %rs1;
	cvt.u32.u16	%r131, %rs28;
	mul.lo.s32 	%r132, %r130, %r131;
	ld.u16 	%rs116, [%SP+42];
	cvt.u32.u16	%r133, %rs116;
	mul.lo.s32 	%r134, %r133, 1;
	add.s32 	%r135, %r132, %r134;
	cvt.u64.u16	%rd174, %rs2;
	shl.b64 	%rd175, %rd174, 1;
	add.s64 	%rd176, %rd168, %rd175;
	ld.u16 	%rs117, [%rd176];
	cvt.u32.u16	%r136, %rs117;
	add.s32 	%r137, %r135, %r136;
	cvt.s64.s32	%rd177, %r137;
	shl.b64 	%rd178, %rd177, 2;
	add.s64 	%rd179, %rd9, %rd178;
	ld.f32 	%f171, [%rd179];
	ld.f32 	%f172, [%SP+332];
	add.s64 	%rd180, %rd164, 36;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd164;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd165;
	.param .b32 param3;
	st.param.f32	[param3+0], %f170;
	.param .b32 param4;
	st.param.f32	[param4+0], %f171;
	.param .b32 param5;
	st.param.f32	[param5+0], %f172;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd180;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 36
tmp688:

BB43_6:
	.loc	1 359 1
	cvt.u32.u16	%r138, %rs2;
	ld.u16 	%rs118, [%SP+16];
	cvt.u32.u16	%r139, %rs118;
	mul.lo.s32 	%r140, %r139, 1;
	add.s32 	%r141, %r138, %r140;
	cvt.s64.s32	%rd181, %r141;
	shl.b64 	%rd182, %rd181, 1;
	mov.u64 	%rd183, cBoolModel;
	cvta.const.u64 	%rd184, %rd183;
	add.s64 	%rd185, %rd184, %rd182;
	ld.u16 	%rs119, [%rd185];
	setp.ne.s16	%p7, %rs119, 0;
	not.pred 	%p8, %p7;
	@%p8 bra 	BB43_8;
	bra.uni 	BB43_7;

BB43_7:
	add.u64 	%rd186, %SP, 300;
	.loc	1 359 1
tmp689:
	add.s64 	%rd187, %rd186, 8;
	ld.f32 	%f173, [%SP+336];
	add.s64 	%rd188, %rd186, 32;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd187;
	.param .b32 param2;
	st.param.f32	[param2+0], %f173;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd188;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 37
tmp690:

BB43_8:
	.loc	1 359 1
	cvt.u32.u16	%r142, %rs2;
	ld.u16 	%rs120, [%SP+16];
	cvt.u32.u16	%r143, %rs120;
	mul.lo.s32 	%r144, %r143, 2;
	add.s32 	%r145, %r142, %r144;
	cvt.s64.s32	%rd189, %r145;
	shl.b64 	%rd190, %rd189, 1;
	mov.u64 	%rd191, cBoolModel;
	cvta.const.u64 	%rd192, %rd191;
	add.s64 	%rd193, %rd192, %rd190;
	ld.u16 	%rs121, [%rd193];
	setp.ne.s16	%p9, %rs121, 0;
	not.pred 	%p10, %p9;
	@%p10 bra 	BB43_10;
	bra.uni 	BB43_9;

BB43_9:
	add.u64 	%rd194, %SP, 300;
	.loc	1 359 1
tmp691:
	add.s64 	%rd195, %rd194, 12;
	cvt.u32.u16	%r146, %rs1;
	cvt.u32.u16	%r147, %rs28;
	mul.lo.s32 	%r148, %r146, %r147;
	ld.u16 	%rs122, [%SP+42];
	cvt.u32.u16	%r149, %rs122;
	mul.lo.s32 	%r150, %r149, 2;
	add.s32 	%r151, %r148, %r150;
	cvt.u64.u16	%rd196, %rs2;
	mov.u64 	%rd197, cSegToComp;
	cvta.const.u64 	%rd198, %rd197;
	shl.b64 	%rd199, %rd196, 1;
	add.s64 	%rd200, %rd198, %rd199;
	ld.u16 	%rs123, [%rd200];
	cvt.u32.u16	%r152, %rs123;
	add.s32 	%r153, %r151, %r152;
	cvt.s64.s32	%rd201, %r153;
	shl.b64 	%rd202, %rd201, 2;
	add.s64 	%rd203, %rd9, %rd202;
	ld.f32 	%f174, [%rd203];
	cvt.u32.u16	%r154, %rs1;
	cvt.u32.u16	%r155, %rs28;
	mul.lo.s32 	%r156, %r154, %r155;
	ld.u16 	%rs124, [%SP+42];
	cvt.u32.u16	%r157, %rs124;
	mul.lo.s32 	%r158, %r157, 3;
	add.s32 	%r159, %r156, %r158;
	cvt.u64.u16	%rd204, %rs2;
	shl.b64 	%rd205, %rd204, 1;
	add.s64 	%rd206, %rd198, %rd205;
	ld.u16 	%rs125, [%rd206];
	cvt.u32.u16	%r160, %rs125;
	add.s32 	%r161, %r159, %r160;
	cvt.s64.s32	%rd207, %r161;
	shl.b64 	%rd208, %rd207, 2;
	add.s64 	%rd209, %rd9, %rd208;
	ld.f32 	%f175, [%rd209];
	cvt.u32.u16	%r162, %rs1;
	cvt.u32.u16	%r163, %rs28;
	mul.lo.s32 	%r164, %r162, %r163;
	ld.u16 	%rs126, [%SP+42];
	cvt.u32.u16	%r165, %rs126;
	mul.lo.s32 	%r166, %r165, 4;
	add.s32 	%r167, %r164, %r166;
	cvt.u64.u16	%rd210, %rs2;
	shl.b64 	%rd211, %rd210, 1;
	add.s64 	%rd212, %rd198, %rd211;
	ld.u16 	%rs127, [%rd212];
	cvt.u32.u16	%r168, %rs127;
	add.s32 	%r169, %r167, %r168;
	cvt.s64.s32	%rd213, %r169;
	shl.b64 	%rd214, %rd213, 2;
	add.s64 	%rd215, %rd9, %rd214;
	ld.f32 	%f176, [%rd215];
	cvt.u32.u16	%r170, %rs1;
	cvt.u32.u16	%r171, %rs28;
	mul.lo.s32 	%r172, %r170, %r171;
	ld.u16 	%rs128, [%SP+42];
	cvt.u32.u16	%r173, %rs128;
	mul.lo.s32 	%r174, %r173, 5;
	add.s32 	%r175, %r172, %r174;
	cvt.u64.u16	%rd216, %rs2;
	shl.b64 	%rd217, %rd216, 1;
	add.s64 	%rd218, %rd198, %rd217;
	ld.u16 	%rs129, [%rd218];
	cvt.u32.u16	%r176, %rs129;
	add.s32 	%r177, %r175, %r176;
	cvt.s64.s32	%rd219, %r177;
	shl.b64 	%rd220, %rd219, 2;
	add.s64 	%rd221, %rd9, %rd220;
	ld.f32 	%f177, [%rd221];
	ld.f32 	%f178, [%SP+332];
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd195;
	.param .b32 param2;
	st.param.f32	[param2+0], %f174;
	.param .b32 param3;
	st.param.f32	[param3+0], %f175;
	.param .b32 param4;
	st.param.f32	[param4+0], %f176;
	.param .b32 param5;
	st.param.f32	[param5+0], %f177;
	.param .b32 param6;
	st.param.f32	[param6+0], %f178;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 38
tmp692:

BB43_10:
	.loc	1 359 1
	cvt.u32.u16	%r178, %rs2;
	ld.u16 	%rs130, [%SP+16];
	cvt.u32.u16	%r179, %rs130;
	mul.lo.s32 	%r180, %r179, 3;
	add.s32 	%r181, %r178, %r180;
	cvt.s64.s32	%rd222, %r181;
	shl.b64 	%rd223, %rd222, 1;
	mov.u64 	%rd224, cBoolModel;
	cvta.const.u64 	%rd225, %rd224;
	add.s64 	%rd226, %rd225, %rd223;
	ld.u16 	%rs131, [%rd226];
	setp.ne.s16	%p11, %rs131, 0;
	not.pred 	%p12, %p11;
	@%p12 bra 	BB43_12;
	bra.uni 	BB43_11;

BB43_11:
	add.u64 	%rd227, %SP, 300;
	.loc	1 359 1
tmp693:
	add.s64 	%rd228, %rd227, 16;
	cvt.u32.u16	%r182, %rs1;
	cvt.u32.u16	%r183, %rs28;
	mul.lo.s32 	%r184, %r182, %r183;
	ld.u16 	%rs132, [%SP+42];
	cvt.u32.u16	%r185, %rs132;
	mul.lo.s32 	%r186, %r185, 6;
	add.s32 	%r187, %r184, %r186;
	cvt.u64.u16	%rd229, %rs2;
	mov.u64 	%rd230, cSegToComp;
	cvta.const.u64 	%rd231, %rd230;
	shl.b64 	%rd232, %rd229, 1;
	add.s64 	%rd233, %rd231, %rd232;
	ld.u16 	%rs133, [%rd233];
	cvt.u32.u16	%r188, %rs133;
	add.s32 	%r189, %r187, %r188;
	cvt.s64.s32	%rd234, %r189;
	shl.b64 	%rd235, %rd234, 2;
	add.s64 	%rd236, %rd9, %rd235;
	ld.f32 	%f179, [%rd236];
	cvt.u32.u16	%r190, %rs1;
	cvt.u32.u16	%r191, %rs28;
	mul.lo.s32 	%r192, %r190, %r191;
	ld.u16 	%rs134, [%SP+42];
	cvt.u32.u16	%r193, %rs134;
	mul.lo.s32 	%r194, %r193, 7;
	add.s32 	%r195, %r192, %r194;
	cvt.u64.u16	%rd237, %rs2;
	shl.b64 	%rd238, %rd237, 1;
	add.s64 	%rd239, %rd231, %rd238;
	ld.u16 	%rs135, [%rd239];
	cvt.u32.u16	%r196, %rs135;
	add.s32 	%r197, %r195, %r196;
	cvt.s64.s32	%rd240, %r197;
	shl.b64 	%rd241, %rd240, 2;
	add.s64 	%rd242, %rd9, %rd241;
	ld.f32 	%f180, [%rd242];
	cvt.u32.u16	%r198, %rs1;
	cvt.u32.u16	%r199, %rs28;
	mul.lo.s32 	%r200, %r198, %r199;
	ld.u16 	%rs136, [%SP+42];
	cvt.u32.u16	%r201, %rs136;
	mul.lo.s32 	%r202, %r201, 8;
	add.s32 	%r203, %r200, %r202;
	cvt.u64.u16	%rd243, %rs2;
	shl.b64 	%rd244, %rd243, 1;
	add.s64 	%rd245, %rd231, %rd244;
	ld.u16 	%rs137, [%rd245];
	cvt.u32.u16	%r204, %rs137;
	add.s32 	%r205, %r203, %r204;
	cvt.s64.s32	%rd246, %r205;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd9, %rd247;
	ld.f32 	%f181, [%rd248];
	cvt.u32.u16	%r206, %rs1;
	cvt.u32.u16	%r207, %rs28;
	mul.lo.s32 	%r208, %r206, %r207;
	ld.u16 	%rs138, [%SP+42];
	cvt.u32.u16	%r209, %rs138;
	mul.lo.s32 	%r210, %r209, 9;
	add.s32 	%r211, %r208, %r210;
	cvt.u64.u16	%rd249, %rs2;
	shl.b64 	%rd250, %rd249, 1;
	add.s64 	%rd251, %rd231, %rd250;
	ld.u16 	%rs139, [%rd251];
	cvt.u32.u16	%r212, %rs139;
	add.s32 	%r213, %r211, %r212;
	cvt.s64.s32	%rd252, %r213;
	shl.b64 	%rd253, %rd252, 2;
	add.s64 	%rd254, %rd9, %rd253;
	ld.f32 	%f182, [%rd254];
	cvt.u32.u16	%r214, %rs1;
	cvt.u32.u16	%r215, %rs28;
	mul.lo.s32 	%r216, %r214, %r215;
	ld.u16 	%rs140, [%SP+42];
	cvt.u32.u16	%r217, %rs140;
	mul.lo.s32 	%r218, %r217, 10;
	add.s32 	%r219, %r216, %r218;
	cvt.u64.u16	%rd255, %rs2;
	shl.b64 	%rd256, %rd255, 1;
	add.s64 	%rd257, %rd231, %rd256;
	ld.u16 	%rs141, [%rd257];
	cvt.u32.u16	%r220, %rs141;
	add.s32 	%r221, %r219, %r220;
	cvt.s64.s32	%rd258, %r221;
	shl.b64 	%rd259, %rd258, 2;
	add.s64 	%rd260, %rd9, %rd259;
	ld.f32 	%f183, [%rd260];
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd228;
	.param .b32 param2;
	st.param.f32	[param2+0], %f179;
	.param .b32 param3;
	st.param.f32	[param3+0], %f180;
	.param .b32 param4;
	st.param.f32	[param4+0], %f181;
	.param .b32 param5;
	st.param.f32	[param5+0], %f182;
	.param .b32 param6;
	st.param.f32	[param6+0], %f183;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 39
tmp694:

BB43_12:
	.loc	1 359 1
	cvt.u32.u16	%r222, %rs2;
	ld.u16 	%rs142, [%SP+16];
	cvt.u32.u16	%r223, %rs142;
	mul.lo.s32 	%r224, %r223, 4;
	add.s32 	%r225, %r222, %r224;
	cvt.s64.s32	%rd261, %r225;
	shl.b64 	%rd262, %rd261, 1;
	mov.u64 	%rd263, cBoolModel;
	cvta.const.u64 	%rd264, %rd263;
	add.s64 	%rd265, %rd264, %rd262;
	ld.u16 	%rs143, [%rd265];
	setp.ne.s16	%p13, %rs143, 0;
	not.pred 	%p14, %p13;
	@%p14 bra 	BB43_14;
	bra.uni 	BB43_13;

BB43_13:
	add.u64 	%rd266, %SP, 300;
	.loc	1 359 1
tmp695:
	add.s64 	%rd267, %rd266, 20;
	cvt.u32.u16	%r226, %rs1;
	cvt.u32.u16	%r227, %rs28;
	mul.lo.s32 	%r228, %r226, %r227;
	ld.u16 	%rs144, [%SP+42];
	cvt.u32.u16	%r229, %rs144;
	mul.lo.s32 	%r230, %r229, 11;
	add.s32 	%r231, %r228, %r230;
	cvt.u64.u16	%rd268, %rs2;
	mov.u64 	%rd269, cSegToComp;
	cvta.const.u64 	%rd270, %rd269;
	shl.b64 	%rd271, %rd268, 1;
	add.s64 	%rd272, %rd270, %rd271;
	ld.u16 	%rs145, [%rd272];
	cvt.u32.u16	%r232, %rs145;
	add.s32 	%r233, %r231, %r232;
	cvt.s64.s32	%rd273, %r233;
	shl.b64 	%rd274, %rd273, 2;
	add.s64 	%rd275, %rd9, %rd274;
	ld.f32 	%f184, [%rd275];
	cvt.u32.u16	%r234, %rs1;
	cvt.u32.u16	%r235, %rs28;
	mul.lo.s32 	%r236, %r234, %r235;
	ld.u16 	%rs146, [%SP+42];
	cvt.u32.u16	%r237, %rs146;
	mul.lo.s32 	%r238, %r237, 12;
	add.s32 	%r239, %r236, %r238;
	cvt.u64.u16	%rd276, %rs2;
	shl.b64 	%rd277, %rd276, 1;
	add.s64 	%rd278, %rd270, %rd277;
	ld.u16 	%rs147, [%rd278];
	cvt.u32.u16	%r240, %rs147;
	add.s32 	%r241, %r239, %r240;
	cvt.s64.s32	%rd279, %r241;
	shl.b64 	%rd280, %rd279, 2;
	add.s64 	%rd281, %rd9, %rd280;
	ld.f32 	%f185, [%rd281];
	cvt.u32.u16	%r242, %rs1;
	cvt.u32.u16	%r243, %rs28;
	mul.lo.s32 	%r244, %r242, %r243;
	ld.u16 	%rs148, [%SP+42];
	cvt.u32.u16	%r245, %rs148;
	mul.lo.s32 	%r246, %r245, 13;
	add.s32 	%r247, %r244, %r246;
	cvt.u64.u16	%rd282, %rs2;
	shl.b64 	%rd283, %rd282, 1;
	add.s64 	%rd284, %rd270, %rd283;
	ld.u16 	%rs149, [%rd284];
	cvt.u32.u16	%r248, %rs149;
	add.s32 	%r249, %r247, %r248;
	cvt.s64.s32	%rd285, %r249;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd9, %rd286;
	ld.f32 	%f186, [%rd287];
	cvt.u32.u16	%r250, %rs1;
	cvt.u32.u16	%r251, %rs28;
	mul.lo.s32 	%r252, %r250, %r251;
	ld.u16 	%rs150, [%SP+42];
	cvt.u32.u16	%r253, %rs150;
	mul.lo.s32 	%r254, %r253, 14;
	add.s32 	%r255, %r252, %r254;
	cvt.u64.u16	%rd288, %rs2;
	shl.b64 	%rd289, %rd288, 1;
	add.s64 	%rd290, %rd270, %rd289;
	ld.u16 	%rs151, [%rd290];
	cvt.u32.u16	%r256, %rs151;
	add.s32 	%r257, %r255, %r256;
	cvt.s64.s32	%rd291, %r257;
	shl.b64 	%rd292, %rd291, 2;
	add.s64 	%rd293, %rd9, %rd292;
	ld.f32 	%f187, [%rd293];
	cvt.u32.u16	%r258, %rs1;
	cvt.u32.u16	%r259, %rs28;
	mul.lo.s32 	%r260, %r258, %r259;
	ld.u16 	%rs152, [%SP+42];
	cvt.u32.u16	%r261, %rs152;
	mul.lo.s32 	%r262, %r261, 15;
	add.s32 	%r263, %r260, %r262;
	cvt.u64.u16	%rd294, %rs2;
	shl.b64 	%rd295, %rd294, 1;
	add.s64 	%rd296, %rd270, %rd295;
	ld.u16 	%rs153, [%rd296];
	cvt.u32.u16	%r264, %rs153;
	add.s32 	%r265, %r263, %r264;
	cvt.s64.s32	%rd297, %r265;
	shl.b64 	%rd298, %rd297, 2;
	add.s64 	%rd299, %rd9, %rd298;
	ld.f32 	%f188, [%rd299];
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd267;
	.param .b32 param2;
	st.param.f32	[param2+0], %f184;
	.param .b32 param3;
	st.param.f32	[param3+0], %f185;
	.param .b32 param4;
	st.param.f32	[param4+0], %f186;
	.param .b32 param5;
	st.param.f32	[param5+0], %f187;
	.param .b32 param6;
	st.param.f32	[param6+0], %f188;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 40
tmp696:

BB43_14:
	.loc	1 359 1
	cvt.u32.u16	%r266, %rs2;
	ld.u16 	%rs154, [%SP+16];
	cvt.u32.u16	%r267, %rs154;
	mul.lo.s32 	%r268, %r267, 5;
	add.s32 	%r269, %r266, %r268;
	cvt.s64.s32	%rd300, %r269;
	shl.b64 	%rd301, %rd300, 1;
	mov.u64 	%rd302, cBoolModel;
	cvta.const.u64 	%rd303, %rd302;
	add.s64 	%rd304, %rd303, %rd301;
	ld.u16 	%rs155, [%rd304];
	setp.ne.s16	%p15, %rs155, 0;
	not.pred 	%p16, %p15;
	@%p16 bra 	BB43_16;
	bra.uni 	BB43_15;

BB43_15:
	add.u64 	%rd305, %SP, 300;
	.loc	1 359 1
tmp697:
	add.s64 	%rd306, %rd305, 24;
	add.s64 	%rd307, %rd305, 28;
	cvt.u32.u16	%r270, %rs1;
	cvt.u32.u16	%r271, %rs28;
	mul.lo.s32 	%r272, %r270, %r271;
	ld.u16 	%rs156, [%SP+42];
	cvt.u32.u16	%r273, %rs156;
	mul.lo.s32 	%r274, %r273, 16;
	add.s32 	%r275, %r272, %r274;
	cvt.u64.u16	%rd308, %rs2;
	mov.u64 	%rd309, cSegToComp;
	cvta.const.u64 	%rd310, %rd309;
	shl.b64 	%rd311, %rd308, 1;
	add.s64 	%rd312, %rd310, %rd311;
	ld.u16 	%rs157, [%rd312];
	cvt.u32.u16	%r276, %rs157;
	add.s32 	%r277, %r275, %r276;
	cvt.s64.s32	%rd313, %r277;
	shl.b64 	%rd314, %rd313, 2;
	add.s64 	%rd315, %rd9, %rd314;
	ld.f32 	%f189, [%rd315];
	cvt.u32.u16	%r278, %rs1;
	cvt.u32.u16	%r279, %rs28;
	mul.lo.s32 	%r280, %r278, %r279;
	ld.u16 	%rs158, [%SP+42];
	cvt.u32.u16	%r281, %rs158;
	mul.lo.s32 	%r282, %r281, 17;
	add.s32 	%r283, %r280, %r282;
	cvt.u64.u16	%rd316, %rs2;
	shl.b64 	%rd317, %rd316, 1;
	add.s64 	%rd318, %rd310, %rd317;
	ld.u16 	%rs159, [%rd318];
	cvt.u32.u16	%r284, %rs159;
	add.s32 	%r285, %r283, %r284;
	cvt.s64.s32	%rd319, %r285;
	shl.b64 	%rd320, %rd319, 2;
	add.s64 	%rd321, %rd9, %rd320;
	ld.f32 	%f190, [%rd321];
	cvt.u32.u16	%r286, %rs1;
	cvt.u32.u16	%r287, %rs28;
	mul.lo.s32 	%r288, %r286, %r287;
	ld.u16 	%rs160, [%SP+42];
	cvt.u32.u16	%r289, %rs160;
	mul.lo.s32 	%r290, %r289, 18;
	add.s32 	%r291, %r288, %r290;
	cvt.u64.u16	%rd322, %rs2;
	shl.b64 	%rd323, %rd322, 1;
	add.s64 	%rd324, %rd310, %rd323;
	ld.u16 	%rs161, [%rd324];
	cvt.u32.u16	%r292, %rs161;
	add.s32 	%r293, %r291, %r292;
	cvt.s64.s32	%rd325, %r293;
	shl.b64 	%rd326, %rd325, 2;
	add.s64 	%rd327, %rd9, %rd326;
	ld.f32 	%f191, [%rd327];
	cvt.u32.u16	%r294, %rs1;
	cvt.u32.u16	%r295, %rs28;
	mul.lo.s32 	%r296, %r294, %r295;
	ld.u16 	%rs162, [%SP+42];
	cvt.u32.u16	%r297, %rs162;
	mul.lo.s32 	%r298, %r297, 19;
	add.s32 	%r299, %r296, %r298;
	cvt.u64.u16	%rd328, %rs2;
	shl.b64 	%rd329, %rd328, 1;
	add.s64 	%rd330, %rd310, %rd329;
	ld.u16 	%rs163, [%rd330];
	cvt.u32.u16	%r300, %rs163;
	add.s32 	%r301, %r299, %r300;
	cvt.s64.s32	%rd331, %r301;
	shl.b64 	%rd332, %rd331, 2;
	add.s64 	%rd333, %rd9, %rd332;
	ld.f32 	%f192, [%rd333];
	cvt.u32.u16	%r302, %rs1;
	cvt.u32.u16	%r303, %rs28;
	mul.lo.s32 	%r304, %r302, %r303;
	ld.u16 	%rs164, [%SP+42];
	cvt.u32.u16	%r305, %rs164;
	mul.lo.s32 	%r306, %r305, 20;
	add.s32 	%r307, %r304, %r306;
	cvt.u64.u16	%rd334, %rs2;
	shl.b64 	%rd335, %rd334, 1;
	add.s64 	%rd336, %rd310, %rd335;
	ld.u16 	%rs165, [%rd336];
	cvt.u32.u16	%r308, %rs165;
	add.s32 	%r309, %r307, %r308;
	cvt.s64.s32	%rd337, %r309;
	shl.b64 	%rd338, %rd337, 2;
	add.s64 	%rd339, %rd9, %rd338;
	ld.f32 	%f193, [%rd339];
	cvt.u32.u16	%r310, %rs1;
	cvt.u32.u16	%r311, %rs28;
	mul.lo.s32 	%r312, %r310, %r311;
	ld.u16 	%rs166, [%SP+42];
	cvt.u32.u16	%r313, %rs166;
	mul.lo.s32 	%r314, %r313, 21;
	add.s32 	%r315, %r312, %r314;
	cvt.u64.u16	%rd340, %rs2;
	shl.b64 	%rd341, %rd340, 1;
	add.s64 	%rd342, %rd310, %rd341;
	ld.u16 	%rs167, [%rd342];
	cvt.u32.u16	%r316, %rs167;
	add.s32 	%r317, %r315, %r316;
	cvt.s64.s32	%rd343, %r317;
	shl.b64 	%rd344, %rd343, 2;
	add.s64 	%rd345, %rd9, %rd344;
	ld.f32 	%f194, [%rd345];
	cvt.u32.u16	%r318, %rs1;
	cvt.u32.u16	%r319, %rs28;
	mul.lo.s32 	%r320, %r318, %r319;
	ld.u16 	%rs168, [%SP+42];
	cvt.u32.u16	%r321, %rs168;
	mul.lo.s32 	%r322, %r321, 22;
	add.s32 	%r323, %r320, %r322;
	cvt.u64.u16	%rd346, %rs2;
	shl.b64 	%rd347, %rd346, 1;
	add.s64 	%rd348, %rd310, %rd347;
	ld.u16 	%rs169, [%rd348];
	cvt.u32.u16	%r324, %rs169;
	add.s32 	%r325, %r323, %r324;
	cvt.s64.s32	%rd349, %r325;
	shl.b64 	%rd350, %rd349, 2;
	add.s64 	%rd351, %rd9, %rd350;
	ld.f32 	%f195, [%rd351];
	cvt.u32.u16	%r326, %rs1;
	cvt.u32.u16	%r327, %rs28;
	mul.lo.s32 	%r328, %r326, %r327;
	ld.u16 	%rs170, [%SP+42];
	cvt.u32.u16	%r329, %rs170;
	mul.lo.s32 	%r330, %r329, 23;
	add.s32 	%r331, %r328, %r330;
	cvt.u64.u16	%rd352, %rs2;
	shl.b64 	%rd353, %rd352, 1;
	add.s64 	%rd354, %rd310, %rd353;
	ld.u16 	%rs171, [%rd354];
	cvt.u32.u16	%r332, %rs171;
	add.s32 	%r333, %r331, %r332;
	cvt.s64.s32	%rd355, %r333;
	shl.b64 	%rd356, %rd355, 2;
	add.s64 	%rd357, %rd9, %rd356;
	ld.f32 	%f196, [%rd357];
	cvt.u32.u16	%r334, %rs1;
	cvt.u32.u16	%r335, %rs28;
	mul.lo.s32 	%r336, %r334, %r335;
	ld.u16 	%rs172, [%SP+42];
	cvt.u32.u16	%r337, %rs172;
	mul.lo.s32 	%r338, %r337, 24;
	add.s32 	%r339, %r336, %r338;
	cvt.u64.u16	%rd358, %rs2;
	shl.b64 	%rd359, %rd358, 1;
	add.s64 	%rd360, %rd310, %rd359;
	ld.u16 	%rs173, [%rd360];
	cvt.u32.u16	%r340, %rs173;
	add.s32 	%r341, %r339, %r340;
	cvt.s64.s32	%rd361, %r341;
	shl.b64 	%rd362, %rd361, 2;
	add.s64 	%rd363, %rd9, %rd362;
	ld.f32 	%f197, [%rd363];
	cvt.u32.u16	%r342, %rs1;
	cvt.u32.u16	%r343, %rs28;
	mul.lo.s32 	%r344, %r342, %r343;
	ld.u16 	%rs174, [%SP+42];
	cvt.u32.u16	%r345, %rs174;
	mul.lo.s32 	%r346, %r345, 25;
	add.s32 	%r347, %r344, %r346;
	cvt.u64.u16	%rd364, %rs2;
	shl.b64 	%rd365, %rd364, 1;
	add.s64 	%rd366, %rd310, %rd365;
	ld.u16 	%rs175, [%rd366];
	cvt.u32.u16	%r348, %rs175;
	add.s32 	%r349, %r347, %r348;
	cvt.s64.s32	%rd367, %r349;
	shl.b64 	%rd368, %rd367, 2;
	add.s64 	%rd369, %rd9, %rd368;
	ld.f32 	%f198, [%rd369];
	cvt.u32.u16	%r350, %rs1;
	cvt.u32.u16	%r351, %rs28;
	mul.lo.s32 	%r352, %r350, %r351;
	ld.u16 	%rs176, [%SP+42];
	cvt.u32.u16	%r353, %rs176;
	mul.lo.s32 	%r354, %r353, 26;
	add.s32 	%r355, %r352, %r354;
	cvt.u64.u16	%rd370, %rs2;
	shl.b64 	%rd371, %rd370, 1;
	add.s64 	%rd372, %rd310, %rd371;
	ld.u16 	%rs177, [%rd372];
	cvt.u32.u16	%r356, %rs177;
	add.s32 	%r357, %r355, %r356;
	cvt.s64.s32	%rd373, %r357;
	shl.b64 	%rd374, %rd373, 2;
	add.s64 	%rd375, %rd9, %rd374;
	ld.f32 	%f199, [%rd375];
	cvt.u32.u16	%r358, %rs1;
	cvt.u32.u16	%r359, %rs28;
	mul.lo.s32 	%r360, %r358, %r359;
	ld.u16 	%rs178, [%SP+42];
	cvt.u32.u16	%r361, %rs178;
	mul.lo.s32 	%r362, %r361, 27;
	add.s32 	%r363, %r360, %r362;
	cvt.u64.u16	%rd376, %rs2;
	shl.b64 	%rd377, %rd376, 1;
	add.s64 	%rd378, %rd310, %rd377;
	ld.u16 	%rs179, [%rd378];
	cvt.u32.u16	%r364, %rs179;
	add.s32 	%r365, %r363, %r364;
	cvt.s64.s32	%rd379, %r365;
	shl.b64 	%rd380, %rd379, 2;
	add.s64 	%rd381, %rd9, %rd380;
	ld.f32 	%f200, [%rd381];
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd306;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd307;
	.param .b32 param3;
	st.param.f32	[param3+0], %f189;
	.param .b32 param4;
	st.param.f32	[param4+0], %f190;
	.param .b32 param5;
	st.param.f32	[param5+0], %f191;
	.param .b32 param6;
	st.param.f32	[param6+0], %f192;
	.param .b32 param7;
	st.param.f32	[param7+0], %f193;
	.param .b32 param8;
	st.param.f32	[param8+0], %f194;
	.param .b32 param9;
	st.param.f32	[param9+0], %f195;
	.param .b32 param10;
	st.param.f32	[param10+0], %f196;
	.param .b32 param11;
	st.param.f32	[param11+0], %f197;
	.param .b32 param12;
	st.param.f32	[param12+0], %f198;
	.param .b32 param13;
	st.param.f32	[param13+0], %f199;
	.param .b32 param14;
	st.param.f32	[param14+0], %f200;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 41
tmp698:

BB43_16:
	.loc	1 359 1
	cvt.u32.u16	%r366, %rs3;
	ld.u16 	%rs180, [%SP+16];
	cvt.u32.u16	%r367, %rs180;
	mul.lo.s32 	%r368, %r367, 0;
	add.s32 	%r369, %r366, %r368;
	cvt.s64.s32	%rd382, %r369;
	shl.b64 	%rd383, %rd382, 1;
	mov.u64 	%rd384, cBoolModel;
	cvta.const.u64 	%rd385, %rd384;
	add.s64 	%rd386, %rd385, %rd383;
	ld.u16 	%rs181, [%rd386];
	setp.ne.s16	%p17, %rs181, 0;
	not.pred 	%p18, %p17;
	@%p18 bra 	BB43_18;
	bra.uni 	BB43_17;

BB43_17:
	add.u64 	%rd387, %SP, 340;
	.loc	1 359 1
tmp699:
	add.s64 	%rd388, %rd387, 4;
	cvt.u32.u16	%r370, %rs1;
	cvt.u32.u16	%r371, %rs28;
	mul.lo.s32 	%r372, %r370, %r371;
	ld.u16 	%rs182, [%SP+42];
	cvt.u32.u16	%r373, %rs182;
	mul.lo.s32 	%r374, %r373, 0;
	add.s32 	%r375, %r372, %r374;
	cvt.u64.u16	%rd389, %rs3;
	mov.u64 	%rd390, cSegToComp;
	cvta.const.u64 	%rd391, %rd390;
	shl.b64 	%rd392, %rd389, 1;
	add.s64 	%rd393, %rd391, %rd392;
	ld.u16 	%rs183, [%rd393];
	cvt.u32.u16	%r376, %rs183;
	add.s32 	%r377, %r375, %r376;
	cvt.s64.s32	%rd394, %r377;
	shl.b64 	%rd395, %rd394, 2;
	add.s64 	%rd396, %rd9, %rd395;
	ld.f32 	%f201, [%rd396];
	cvt.u32.u16	%r378, %rs1;
	cvt.u32.u16	%r379, %rs28;
	mul.lo.s32 	%r380, %r378, %r379;
	ld.u16 	%rs184, [%SP+42];
	cvt.u32.u16	%r381, %rs184;
	mul.lo.s32 	%r382, %r381, 1;
	add.s32 	%r383, %r380, %r382;
	cvt.u64.u16	%rd397, %rs3;
	shl.b64 	%rd398, %rd397, 1;
	add.s64 	%rd399, %rd391, %rd398;
	ld.u16 	%rs185, [%rd399];
	cvt.u32.u16	%r384, %rs185;
	add.s32 	%r385, %r383, %r384;
	cvt.s64.s32	%rd400, %r385;
	shl.b64 	%rd401, %rd400, 2;
	add.s64 	%rd402, %rd9, %rd401;
	ld.f32 	%f202, [%rd402];
	ld.f32 	%f203, [%SP+372];
	add.s64 	%rd403, %rd387, 36;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd387;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd388;
	.param .b32 param3;
	st.param.f32	[param3+0], %f201;
	.param .b32 param4;
	st.param.f32	[param4+0], %f202;
	.param .b32 param5;
	st.param.f32	[param5+0], %f203;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd403;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 42
tmp700:

BB43_18:
	.loc	1 359 1
	cvt.u32.u16	%r386, %rs3;
	ld.u16 	%rs186, [%SP+16];
	cvt.u32.u16	%r387, %rs186;
	mul.lo.s32 	%r388, %r387, 1;
	add.s32 	%r389, %r386, %r388;
	cvt.s64.s32	%rd404, %r389;
	shl.b64 	%rd405, %rd404, 1;
	mov.u64 	%rd406, cBoolModel;
	cvta.const.u64 	%rd407, %rd406;
	add.s64 	%rd408, %rd407, %rd405;
	ld.u16 	%rs187, [%rd408];
	setp.ne.s16	%p19, %rs187, 0;
	not.pred 	%p20, %p19;
	@%p20 bra 	BB43_20;
	bra.uni 	BB43_19;

BB43_19:
	add.u64 	%rd409, %SP, 340;
	.loc	1 359 1
tmp701:
	add.s64 	%rd410, %rd409, 8;
	ld.f32 	%f204, [%SP+376];
	add.s64 	%rd411, %rd409, 32;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd410;
	.param .b32 param2;
	st.param.f32	[param2+0], %f204;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd411;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 43
tmp702:

BB43_20:
	.loc	1 359 1
	cvt.u32.u16	%r390, %rs3;
	ld.u16 	%rs188, [%SP+16];
	cvt.u32.u16	%r391, %rs188;
	mul.lo.s32 	%r392, %r391, 2;
	add.s32 	%r393, %r390, %r392;
	cvt.s64.s32	%rd412, %r393;
	shl.b64 	%rd413, %rd412, 1;
	mov.u64 	%rd414, cBoolModel;
	cvta.const.u64 	%rd415, %rd414;
	add.s64 	%rd416, %rd415, %rd413;
	ld.u16 	%rs189, [%rd416];
	setp.ne.s16	%p21, %rs189, 0;
	not.pred 	%p22, %p21;
	@%p22 bra 	BB43_22;
	bra.uni 	BB43_21;

BB43_21:
	add.u64 	%rd417, %SP, 340;
	.loc	1 359 1
tmp703:
	add.s64 	%rd418, %rd417, 12;
	cvt.u32.u16	%r394, %rs1;
	cvt.u32.u16	%r395, %rs28;
	mul.lo.s32 	%r396, %r394, %r395;
	ld.u16 	%rs190, [%SP+42];
	cvt.u32.u16	%r397, %rs190;
	mul.lo.s32 	%r398, %r397, 2;
	add.s32 	%r399, %r396, %r398;
	cvt.u64.u16	%rd419, %rs3;
	mov.u64 	%rd420, cSegToComp;
	cvta.const.u64 	%rd421, %rd420;
	shl.b64 	%rd422, %rd419, 1;
	add.s64 	%rd423, %rd421, %rd422;
	ld.u16 	%rs191, [%rd423];
	cvt.u32.u16	%r400, %rs191;
	add.s32 	%r401, %r399, %r400;
	cvt.s64.s32	%rd424, %r401;
	shl.b64 	%rd425, %rd424, 2;
	add.s64 	%rd426, %rd9, %rd425;
	ld.f32 	%f205, [%rd426];
	cvt.u32.u16	%r402, %rs1;
	cvt.u32.u16	%r403, %rs28;
	mul.lo.s32 	%r404, %r402, %r403;
	ld.u16 	%rs192, [%SP+42];
	cvt.u32.u16	%r405, %rs192;
	mul.lo.s32 	%r406, %r405, 3;
	add.s32 	%r407, %r404, %r406;
	cvt.u64.u16	%rd427, %rs3;
	shl.b64 	%rd428, %rd427, 1;
	add.s64 	%rd429, %rd421, %rd428;
	ld.u16 	%rs193, [%rd429];
	cvt.u32.u16	%r408, %rs193;
	add.s32 	%r409, %r407, %r408;
	cvt.s64.s32	%rd430, %r409;
	shl.b64 	%rd431, %rd430, 2;
	add.s64 	%rd432, %rd9, %rd431;
	ld.f32 	%f206, [%rd432];
	cvt.u32.u16	%r410, %rs1;
	cvt.u32.u16	%r411, %rs28;
	mul.lo.s32 	%r412, %r410, %r411;
	ld.u16 	%rs194, [%SP+42];
	cvt.u32.u16	%r413, %rs194;
	mul.lo.s32 	%r414, %r413, 4;
	add.s32 	%r415, %r412, %r414;
	cvt.u64.u16	%rd433, %rs3;
	shl.b64 	%rd434, %rd433, 1;
	add.s64 	%rd435, %rd421, %rd434;
	ld.u16 	%rs195, [%rd435];
	cvt.u32.u16	%r416, %rs195;
	add.s32 	%r417, %r415, %r416;
	cvt.s64.s32	%rd436, %r417;
	shl.b64 	%rd437, %rd436, 2;
	add.s64 	%rd438, %rd9, %rd437;
	ld.f32 	%f207, [%rd438];
	cvt.u32.u16	%r418, %rs1;
	cvt.u32.u16	%r419, %rs28;
	mul.lo.s32 	%r420, %r418, %r419;
	ld.u16 	%rs196, [%SP+42];
	cvt.u32.u16	%r421, %rs196;
	mul.lo.s32 	%r422, %r421, 5;
	add.s32 	%r423, %r420, %r422;
	cvt.u64.u16	%rd439, %rs3;
	shl.b64 	%rd440, %rd439, 1;
	add.s64 	%rd441, %rd421, %rd440;
	ld.u16 	%rs197, [%rd441];
	cvt.u32.u16	%r424, %rs197;
	add.s32 	%r425, %r423, %r424;
	cvt.s64.s32	%rd442, %r425;
	shl.b64 	%rd443, %rd442, 2;
	add.s64 	%rd444, %rd9, %rd443;
	ld.f32 	%f208, [%rd444];
	ld.f32 	%f209, [%SP+372];
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd418;
	.param .b32 param2;
	st.param.f32	[param2+0], %f205;
	.param .b32 param3;
	st.param.f32	[param3+0], %f206;
	.param .b32 param4;
	st.param.f32	[param4+0], %f207;
	.param .b32 param5;
	st.param.f32	[param5+0], %f208;
	.param .b32 param6;
	st.param.f32	[param6+0], %f209;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 44
tmp704:

BB43_22:
	.loc	1 359 1
	cvt.u32.u16	%r426, %rs3;
	ld.u16 	%rs198, [%SP+16];
	cvt.u32.u16	%r427, %rs198;
	mul.lo.s32 	%r428, %r427, 3;
	add.s32 	%r429, %r426, %r428;
	cvt.s64.s32	%rd445, %r429;
	shl.b64 	%rd446, %rd445, 1;
	mov.u64 	%rd447, cBoolModel;
	cvta.const.u64 	%rd448, %rd447;
	add.s64 	%rd449, %rd448, %rd446;
	ld.u16 	%rs199, [%rd449];
	setp.ne.s16	%p23, %rs199, 0;
	not.pred 	%p24, %p23;
	@%p24 bra 	BB43_24;
	bra.uni 	BB43_23;

BB43_23:
	add.u64 	%rd450, %SP, 340;
	.loc	1 359 1
tmp705:
	add.s64 	%rd451, %rd450, 16;
	cvt.u32.u16	%r430, %rs1;
	cvt.u32.u16	%r431, %rs28;
	mul.lo.s32 	%r432, %r430, %r431;
	ld.u16 	%rs200, [%SP+42];
	cvt.u32.u16	%r433, %rs200;
	mul.lo.s32 	%r434, %r433, 6;
	add.s32 	%r435, %r432, %r434;
	cvt.u64.u16	%rd452, %rs3;
	mov.u64 	%rd453, cSegToComp;
	cvta.const.u64 	%rd454, %rd453;
	shl.b64 	%rd455, %rd452, 1;
	add.s64 	%rd456, %rd454, %rd455;
	ld.u16 	%rs201, [%rd456];
	cvt.u32.u16	%r436, %rs201;
	add.s32 	%r437, %r435, %r436;
	cvt.s64.s32	%rd457, %r437;
	shl.b64 	%rd458, %rd457, 2;
	add.s64 	%rd459, %rd9, %rd458;
	ld.f32 	%f210, [%rd459];
	cvt.u32.u16	%r438, %rs1;
	cvt.u32.u16	%r439, %rs28;
	mul.lo.s32 	%r440, %r438, %r439;
	ld.u16 	%rs202, [%SP+42];
	cvt.u32.u16	%r441, %rs202;
	mul.lo.s32 	%r442, %r441, 7;
	add.s32 	%r443, %r440, %r442;
	cvt.u64.u16	%rd460, %rs3;
	shl.b64 	%rd461, %rd460, 1;
	add.s64 	%rd462, %rd454, %rd461;
	ld.u16 	%rs203, [%rd462];
	cvt.u32.u16	%r444, %rs203;
	add.s32 	%r445, %r443, %r444;
	cvt.s64.s32	%rd463, %r445;
	shl.b64 	%rd464, %rd463, 2;
	add.s64 	%rd465, %rd9, %rd464;
	ld.f32 	%f211, [%rd465];
	cvt.u32.u16	%r446, %rs1;
	cvt.u32.u16	%r447, %rs28;
	mul.lo.s32 	%r448, %r446, %r447;
	ld.u16 	%rs204, [%SP+42];
	cvt.u32.u16	%r449, %rs204;
	mul.lo.s32 	%r450, %r449, 8;
	add.s32 	%r451, %r448, %r450;
	cvt.u64.u16	%rd466, %rs3;
	shl.b64 	%rd467, %rd466, 1;
	add.s64 	%rd468, %rd454, %rd467;
	ld.u16 	%rs205, [%rd468];
	cvt.u32.u16	%r452, %rs205;
	add.s32 	%r453, %r451, %r452;
	cvt.s64.s32	%rd469, %r453;
	shl.b64 	%rd470, %rd469, 2;
	add.s64 	%rd471, %rd9, %rd470;
	ld.f32 	%f212, [%rd471];
	cvt.u32.u16	%r454, %rs1;
	cvt.u32.u16	%r455, %rs28;
	mul.lo.s32 	%r456, %r454, %r455;
	ld.u16 	%rs206, [%SP+42];
	cvt.u32.u16	%r457, %rs206;
	mul.lo.s32 	%r458, %r457, 9;
	add.s32 	%r459, %r456, %r458;
	cvt.u64.u16	%rd472, %rs3;
	shl.b64 	%rd473, %rd472, 1;
	add.s64 	%rd474, %rd454, %rd473;
	ld.u16 	%rs207, [%rd474];
	cvt.u32.u16	%r460, %rs207;
	add.s32 	%r461, %r459, %r460;
	cvt.s64.s32	%rd475, %r461;
	shl.b64 	%rd476, %rd475, 2;
	add.s64 	%rd477, %rd9, %rd476;
	ld.f32 	%f213, [%rd477];
	cvt.u32.u16	%r462, %rs1;
	cvt.u32.u16	%r463, %rs28;
	mul.lo.s32 	%r464, %r462, %r463;
	ld.u16 	%rs208, [%SP+42];
	cvt.u32.u16	%r465, %rs208;
	mul.lo.s32 	%r466, %r465, 10;
	add.s32 	%r467, %r464, %r466;
	cvt.u64.u16	%rd478, %rs3;
	shl.b64 	%rd479, %rd478, 1;
	add.s64 	%rd480, %rd454, %rd479;
	ld.u16 	%rs209, [%rd480];
	cvt.u32.u16	%r468, %rs209;
	add.s32 	%r469, %r467, %r468;
	cvt.s64.s32	%rd481, %r469;
	shl.b64 	%rd482, %rd481, 2;
	add.s64 	%rd483, %rd9, %rd482;
	ld.f32 	%f214, [%rd483];
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd451;
	.param .b32 param2;
	st.param.f32	[param2+0], %f210;
	.param .b32 param3;
	st.param.f32	[param3+0], %f211;
	.param .b32 param4;
	st.param.f32	[param4+0], %f212;
	.param .b32 param5;
	st.param.f32	[param5+0], %f213;
	.param .b32 param6;
	st.param.f32	[param6+0], %f214;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 45
tmp706:

BB43_24:
	.loc	1 359 1
	cvt.u32.u16	%r470, %rs3;
	ld.u16 	%rs210, [%SP+16];
	cvt.u32.u16	%r471, %rs210;
	mul.lo.s32 	%r472, %r471, 4;
	add.s32 	%r473, %r470, %r472;
	cvt.s64.s32	%rd484, %r473;
	shl.b64 	%rd485, %rd484, 1;
	mov.u64 	%rd486, cBoolModel;
	cvta.const.u64 	%rd487, %rd486;
	add.s64 	%rd488, %rd487, %rd485;
	ld.u16 	%rs211, [%rd488];
	setp.ne.s16	%p25, %rs211, 0;
	not.pred 	%p26, %p25;
	@%p26 bra 	BB43_26;
	bra.uni 	BB43_25;

BB43_25:
	add.u64 	%rd489, %SP, 340;
	.loc	1 359 1
tmp707:
	add.s64 	%rd490, %rd489, 20;
	cvt.u32.u16	%r474, %rs1;
	cvt.u32.u16	%r475, %rs28;
	mul.lo.s32 	%r476, %r474, %r475;
	ld.u16 	%rs212, [%SP+42];
	cvt.u32.u16	%r477, %rs212;
	mul.lo.s32 	%r478, %r477, 11;
	add.s32 	%r479, %r476, %r478;
	cvt.u64.u16	%rd491, %rs3;
	mov.u64 	%rd492, cSegToComp;
	cvta.const.u64 	%rd493, %rd492;
	shl.b64 	%rd494, %rd491, 1;
	add.s64 	%rd495, %rd493, %rd494;
	ld.u16 	%rs213, [%rd495];
	cvt.u32.u16	%r480, %rs213;
	add.s32 	%r481, %r479, %r480;
	cvt.s64.s32	%rd496, %r481;
	shl.b64 	%rd497, %rd496, 2;
	add.s64 	%rd498, %rd9, %rd497;
	ld.f32 	%f215, [%rd498];
	cvt.u32.u16	%r482, %rs1;
	cvt.u32.u16	%r483, %rs28;
	mul.lo.s32 	%r484, %r482, %r483;
	ld.u16 	%rs214, [%SP+42];
	cvt.u32.u16	%r485, %rs214;
	mul.lo.s32 	%r486, %r485, 12;
	add.s32 	%r487, %r484, %r486;
	cvt.u64.u16	%rd499, %rs3;
	shl.b64 	%rd500, %rd499, 1;
	add.s64 	%rd501, %rd493, %rd500;
	ld.u16 	%rs215, [%rd501];
	cvt.u32.u16	%r488, %rs215;
	add.s32 	%r489, %r487, %r488;
	cvt.s64.s32	%rd502, %r489;
	shl.b64 	%rd503, %rd502, 2;
	add.s64 	%rd504, %rd9, %rd503;
	ld.f32 	%f216, [%rd504];
	cvt.u32.u16	%r490, %rs1;
	cvt.u32.u16	%r491, %rs28;
	mul.lo.s32 	%r492, %r490, %r491;
	ld.u16 	%rs216, [%SP+42];
	cvt.u32.u16	%r493, %rs216;
	mul.lo.s32 	%r494, %r493, 13;
	add.s32 	%r495, %r492, %r494;
	cvt.u64.u16	%rd505, %rs3;
	shl.b64 	%rd506, %rd505, 1;
	add.s64 	%rd507, %rd493, %rd506;
	ld.u16 	%rs217, [%rd507];
	cvt.u32.u16	%r496, %rs217;
	add.s32 	%r497, %r495, %r496;
	cvt.s64.s32	%rd508, %r497;
	shl.b64 	%rd509, %rd508, 2;
	add.s64 	%rd510, %rd9, %rd509;
	ld.f32 	%f217, [%rd510];
	cvt.u32.u16	%r498, %rs1;
	cvt.u32.u16	%r499, %rs28;
	mul.lo.s32 	%r500, %r498, %r499;
	ld.u16 	%rs218, [%SP+42];
	cvt.u32.u16	%r501, %rs218;
	mul.lo.s32 	%r502, %r501, 14;
	add.s32 	%r503, %r500, %r502;
	cvt.u64.u16	%rd511, %rs3;
	shl.b64 	%rd512, %rd511, 1;
	add.s64 	%rd513, %rd493, %rd512;
	ld.u16 	%rs219, [%rd513];
	cvt.u32.u16	%r504, %rs219;
	add.s32 	%r505, %r503, %r504;
	cvt.s64.s32	%rd514, %r505;
	shl.b64 	%rd515, %rd514, 2;
	add.s64 	%rd516, %rd9, %rd515;
	ld.f32 	%f218, [%rd516];
	cvt.u32.u16	%r506, %rs1;
	cvt.u32.u16	%r507, %rs28;
	mul.lo.s32 	%r508, %r506, %r507;
	ld.u16 	%rs220, [%SP+42];
	cvt.u32.u16	%r509, %rs220;
	mul.lo.s32 	%r510, %r509, 15;
	add.s32 	%r511, %r508, %r510;
	cvt.u64.u16	%rd517, %rs3;
	shl.b64 	%rd518, %rd517, 1;
	add.s64 	%rd519, %rd493, %rd518;
	ld.u16 	%rs221, [%rd519];
	cvt.u32.u16	%r512, %rs221;
	add.s32 	%r513, %r511, %r512;
	cvt.s64.s32	%rd520, %r513;
	shl.b64 	%rd521, %rd520, 2;
	add.s64 	%rd522, %rd9, %rd521;
	ld.f32 	%f219, [%rd522];
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd490;
	.param .b32 param2;
	st.param.f32	[param2+0], %f215;
	.param .b32 param3;
	st.param.f32	[param3+0], %f216;
	.param .b32 param4;
	st.param.f32	[param4+0], %f217;
	.param .b32 param5;
	st.param.f32	[param5+0], %f218;
	.param .b32 param6;
	st.param.f32	[param6+0], %f219;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 46
tmp708:

BB43_26:
	.loc	1 359 1
	cvt.u32.u16	%r514, %rs3;
	ld.u16 	%rs222, [%SP+16];
	cvt.u32.u16	%r515, %rs222;
	mul.lo.s32 	%r516, %r515, 5;
	add.s32 	%r517, %r514, %r516;
	cvt.s64.s32	%rd523, %r517;
	shl.b64 	%rd524, %rd523, 1;
	mov.u64 	%rd525, cBoolModel;
	cvta.const.u64 	%rd526, %rd525;
	add.s64 	%rd527, %rd526, %rd524;
	ld.u16 	%rs223, [%rd527];
	setp.ne.s16	%p27, %rs223, 0;
	not.pred 	%p28, %p27;
	@%p28 bra 	BB43_28;
	bra.uni 	BB43_27;

BB43_27:
	add.u64 	%rd528, %SP, 340;
	.loc	1 359 1
tmp709:
	add.s64 	%rd529, %rd528, 24;
	add.s64 	%rd530, %rd528, 28;
	cvt.u32.u16	%r518, %rs1;
	cvt.u32.u16	%r519, %rs28;
	mul.lo.s32 	%r520, %r518, %r519;
	ld.u16 	%rs224, [%SP+42];
	cvt.u32.u16	%r521, %rs224;
	mul.lo.s32 	%r522, %r521, 16;
	add.s32 	%r523, %r520, %r522;
	cvt.u64.u16	%rd531, %rs3;
	mov.u64 	%rd532, cSegToComp;
	cvta.const.u64 	%rd533, %rd532;
	shl.b64 	%rd534, %rd531, 1;
	add.s64 	%rd535, %rd533, %rd534;
	ld.u16 	%rs225, [%rd535];
	cvt.u32.u16	%r524, %rs225;
	add.s32 	%r525, %r523, %r524;
	cvt.s64.s32	%rd536, %r525;
	shl.b64 	%rd537, %rd536, 2;
	add.s64 	%rd538, %rd9, %rd537;
	ld.f32 	%f220, [%rd538];
	cvt.u32.u16	%r526, %rs1;
	cvt.u32.u16	%r527, %rs28;
	mul.lo.s32 	%r528, %r526, %r527;
	ld.u16 	%rs226, [%SP+42];
	cvt.u32.u16	%r529, %rs226;
	mul.lo.s32 	%r530, %r529, 17;
	add.s32 	%r531, %r528, %r530;
	cvt.u64.u16	%rd539, %rs3;
	shl.b64 	%rd540, %rd539, 1;
	add.s64 	%rd541, %rd533, %rd540;
	ld.u16 	%rs227, [%rd541];
	cvt.u32.u16	%r532, %rs227;
	add.s32 	%r533, %r531, %r532;
	cvt.s64.s32	%rd542, %r533;
	shl.b64 	%rd543, %rd542, 2;
	add.s64 	%rd544, %rd9, %rd543;
	ld.f32 	%f221, [%rd544];
	cvt.u32.u16	%r534, %rs1;
	cvt.u32.u16	%r535, %rs28;
	mul.lo.s32 	%r536, %r534, %r535;
	ld.u16 	%rs228, [%SP+42];
	cvt.u32.u16	%r537, %rs228;
	mul.lo.s32 	%r538, %r537, 18;
	add.s32 	%r539, %r536, %r538;
	cvt.u64.u16	%rd545, %rs3;
	shl.b64 	%rd546, %rd545, 1;
	add.s64 	%rd547, %rd533, %rd546;
	ld.u16 	%rs229, [%rd547];
	cvt.u32.u16	%r540, %rs229;
	add.s32 	%r541, %r539, %r540;
	cvt.s64.s32	%rd548, %r541;
	shl.b64 	%rd549, %rd548, 2;
	add.s64 	%rd550, %rd9, %rd549;
	ld.f32 	%f222, [%rd550];
	cvt.u32.u16	%r542, %rs1;
	cvt.u32.u16	%r543, %rs28;
	mul.lo.s32 	%r544, %r542, %r543;
	ld.u16 	%rs230, [%SP+42];
	cvt.u32.u16	%r545, %rs230;
	mul.lo.s32 	%r546, %r545, 19;
	add.s32 	%r547, %r544, %r546;
	cvt.u64.u16	%rd551, %rs3;
	shl.b64 	%rd552, %rd551, 1;
	add.s64 	%rd553, %rd533, %rd552;
	ld.u16 	%rs231, [%rd553];
	cvt.u32.u16	%r548, %rs231;
	add.s32 	%r549, %r547, %r548;
	cvt.s64.s32	%rd554, %r549;
	shl.b64 	%rd555, %rd554, 2;
	add.s64 	%rd556, %rd9, %rd555;
	ld.f32 	%f223, [%rd556];
	cvt.u32.u16	%r550, %rs1;
	cvt.u32.u16	%r551, %rs28;
	mul.lo.s32 	%r552, %r550, %r551;
	ld.u16 	%rs232, [%SP+42];
	cvt.u32.u16	%r553, %rs232;
	mul.lo.s32 	%r554, %r553, 20;
	add.s32 	%r555, %r552, %r554;
	cvt.u64.u16	%rd557, %rs3;
	shl.b64 	%rd558, %rd557, 1;
	add.s64 	%rd559, %rd533, %rd558;
	ld.u16 	%rs233, [%rd559];
	cvt.u32.u16	%r556, %rs233;
	add.s32 	%r557, %r555, %r556;
	cvt.s64.s32	%rd560, %r557;
	shl.b64 	%rd561, %rd560, 2;
	add.s64 	%rd562, %rd9, %rd561;
	ld.f32 	%f224, [%rd562];
	cvt.u32.u16	%r558, %rs1;
	cvt.u32.u16	%r559, %rs28;
	mul.lo.s32 	%r560, %r558, %r559;
	ld.u16 	%rs234, [%SP+42];
	cvt.u32.u16	%r561, %rs234;
	mul.lo.s32 	%r562, %r561, 21;
	add.s32 	%r563, %r560, %r562;
	cvt.u64.u16	%rd563, %rs3;
	shl.b64 	%rd564, %rd563, 1;
	add.s64 	%rd565, %rd533, %rd564;
	ld.u16 	%rs235, [%rd565];
	cvt.u32.u16	%r564, %rs235;
	add.s32 	%r565, %r563, %r564;
	cvt.s64.s32	%rd566, %r565;
	shl.b64 	%rd567, %rd566, 2;
	add.s64 	%rd568, %rd9, %rd567;
	ld.f32 	%f225, [%rd568];
	cvt.u32.u16	%r566, %rs1;
	cvt.u32.u16	%r567, %rs28;
	mul.lo.s32 	%r568, %r566, %r567;
	ld.u16 	%rs236, [%SP+42];
	cvt.u32.u16	%r569, %rs236;
	mul.lo.s32 	%r570, %r569, 22;
	add.s32 	%r571, %r568, %r570;
	cvt.u64.u16	%rd569, %rs3;
	shl.b64 	%rd570, %rd569, 1;
	add.s64 	%rd571, %rd533, %rd570;
	ld.u16 	%rs237, [%rd571];
	cvt.u32.u16	%r572, %rs237;
	add.s32 	%r573, %r571, %r572;
	cvt.s64.s32	%rd572, %r573;
	shl.b64 	%rd573, %rd572, 2;
	add.s64 	%rd574, %rd9, %rd573;
	ld.f32 	%f226, [%rd574];
	cvt.u32.u16	%r574, %rs1;
	cvt.u32.u16	%r575, %rs28;
	mul.lo.s32 	%r576, %r574, %r575;
	ld.u16 	%rs238, [%SP+42];
	cvt.u32.u16	%r577, %rs238;
	mul.lo.s32 	%r578, %r577, 23;
	add.s32 	%r579, %r576, %r578;
	cvt.u64.u16	%rd575, %rs3;
	shl.b64 	%rd576, %rd575, 1;
	add.s64 	%rd577, %rd533, %rd576;
	ld.u16 	%rs239, [%rd577];
	cvt.u32.u16	%r580, %rs239;
	add.s32 	%r581, %r579, %r580;
	cvt.s64.s32	%rd578, %r581;
	shl.b64 	%rd579, %rd578, 2;
	add.s64 	%rd580, %rd9, %rd579;
	ld.f32 	%f227, [%rd580];
	cvt.u32.u16	%r582, %rs1;
	cvt.u32.u16	%r583, %rs28;
	mul.lo.s32 	%r584, %r582, %r583;
	ld.u16 	%rs240, [%SP+42];
	cvt.u32.u16	%r585, %rs240;
	mul.lo.s32 	%r586, %r585, 24;
	add.s32 	%r587, %r584, %r586;
	cvt.u64.u16	%rd581, %rs3;
	shl.b64 	%rd582, %rd581, 1;
	add.s64 	%rd583, %rd533, %rd582;
	ld.u16 	%rs241, [%rd583];
	cvt.u32.u16	%r588, %rs241;
	add.s32 	%r589, %r587, %r588;
	cvt.s64.s32	%rd584, %r589;
	shl.b64 	%rd585, %rd584, 2;
	add.s64 	%rd586, %rd9, %rd585;
	ld.f32 	%f228, [%rd586];
	cvt.u32.u16	%r590, %rs1;
	cvt.u32.u16	%r591, %rs28;
	mul.lo.s32 	%r592, %r590, %r591;
	ld.u16 	%rs242, [%SP+42];
	cvt.u32.u16	%r593, %rs242;
	mul.lo.s32 	%r594, %r593, 25;
	add.s32 	%r595, %r592, %r594;
	cvt.u64.u16	%rd587, %rs3;
	shl.b64 	%rd588, %rd587, 1;
	add.s64 	%rd589, %rd533, %rd588;
	ld.u16 	%rs243, [%rd589];
	cvt.u32.u16	%r596, %rs243;
	add.s32 	%r597, %r595, %r596;
	cvt.s64.s32	%rd590, %r597;
	shl.b64 	%rd591, %rd590, 2;
	add.s64 	%rd592, %rd9, %rd591;
	ld.f32 	%f229, [%rd592];
	cvt.u32.u16	%r598, %rs1;
	cvt.u32.u16	%r599, %rs28;
	mul.lo.s32 	%r600, %r598, %r599;
	ld.u16 	%rs244, [%SP+42];
	cvt.u32.u16	%r601, %rs244;
	mul.lo.s32 	%r602, %r601, 26;
	add.s32 	%r603, %r600, %r602;
	cvt.u64.u16	%rd593, %rs3;
	shl.b64 	%rd594, %rd593, 1;
	add.s64 	%rd595, %rd533, %rd594;
	ld.u16 	%rs245, [%rd595];
	cvt.u32.u16	%r604, %rs245;
	add.s32 	%r605, %r603, %r604;
	cvt.s64.s32	%rd596, %r605;
	shl.b64 	%rd597, %rd596, 2;
	add.s64 	%rd598, %rd9, %rd597;
	ld.f32 	%f230, [%rd598];
	cvt.u32.u16	%r606, %rs1;
	cvt.u32.u16	%r607, %rs28;
	mul.lo.s32 	%r608, %r606, %r607;
	ld.u16 	%rs246, [%SP+42];
	cvt.u32.u16	%r609, %rs246;
	mul.lo.s32 	%r610, %r609, 27;
	add.s32 	%r611, %r608, %r610;
	cvt.u64.u16	%rd599, %rs3;
	shl.b64 	%rd600, %rd599, 1;
	add.s64 	%rd601, %rd533, %rd600;
	ld.u16 	%rs247, [%rd601];
	cvt.u32.u16	%r612, %rs247;
	add.s32 	%r613, %r611, %r612;
	cvt.s64.s32	%rd602, %r613;
	shl.b64 	%rd603, %rd602, 2;
	add.s64 	%rd604, %rd9, %rd603;
	ld.f32 	%f231, [%rd604];
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1920;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd529;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd530;
	.param .b32 param3;
	st.param.f32	[param3+0], %f220;
	.param .b32 param4;
	st.param.f32	[param4+0], %f221;
	.param .b32 param5;
	st.param.f32	[param5+0], %f222;
	.param .b32 param6;
	st.param.f32	[param6+0], %f223;
	.param .b32 param7;
	st.param.f32	[param7+0], %f224;
	.param .b32 param8;
	st.param.f32	[param8+0], %f225;
	.param .b32 param9;
	st.param.f32	[param9+0], %f226;
	.param .b32 param10;
	st.param.f32	[param10+0], %f227;
	.param .b32 param11;
	st.param.f32	[param11+0], %f228;
	.param .b32 param12;
	st.param.f32	[param12+0], %f229;
	.param .b32 param13;
	st.param.f32	[param13+0], %f230;
	.param .b32 param14;
	st.param.f32	[param14+0], %f231;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 47
tmp710:

BB43_28:
	.loc	1 359 1
	cvt.u32.u16	%r614, %rs4;
	ld.u16 	%rs248, [%SP+16];
	cvt.u32.u16	%r615, %rs248;
	mul.lo.s32 	%r616, %r615, 0;
	add.s32 	%r617, %r614, %r616;
	cvt.s64.s32	%rd605, %r617;
	shl.b64 	%rd606, %rd605, 1;
	mov.u64 	%rd607, cBoolModel;
	cvta.const.u64 	%rd608, %rd607;
	add.s64 	%rd609, %rd608, %rd606;
	ld.u16 	%rs249, [%rd609];
	setp.ne.s16	%p29, %rs249, 0;
	not.pred 	%p30, %p29;
	@%p30 bra 	BB43_30;
	bra.uni 	BB43_29;

BB43_29:
	add.u64 	%rd610, %SP, 380;
	.loc	1 359 1
tmp711:
	add.s64 	%rd611, %rd610, 4;
	cvt.u32.u16	%r618, %rs1;
	cvt.u32.u16	%r619, %rs28;
	mul.lo.s32 	%r620, %r618, %r619;
	ld.u16 	%rs250, [%SP+42];
	cvt.u32.u16	%r621, %rs250;
	mul.lo.s32 	%r622, %r621, 0;
	add.s32 	%r623, %r620, %r622;
	cvt.u64.u16	%rd612, %rs4;
	mov.u64 	%rd613, cSegToComp;
	cvta.const.u64 	%rd614, %rd613;
	shl.b64 	%rd615, %rd612, 1;
	add.s64 	%rd616, %rd614, %rd615;
	ld.u16 	%rs251, [%rd616];
	cvt.u32.u16	%r624, %rs251;
	add.s32 	%r625, %r623, %r624;
	cvt.s64.s32	%rd617, %r625;
	shl.b64 	%rd618, %rd617, 2;
	add.s64 	%rd619, %rd9, %rd618;
	ld.f32 	%f232, [%rd619];
	cvt.u32.u16	%r626, %rs1;
	cvt.u32.u16	%r627, %rs28;
	mul.lo.s32 	%r628, %r626, %r627;
	ld.u16 	%rs252, [%SP+42];
	cvt.u32.u16	%r629, %rs252;
	mul.lo.s32 	%r630, %r629, 1;
	add.s32 	%r631, %r628, %r630;
	cvt.u64.u16	%rd620, %rs4;
	shl.b64 	%rd621, %rd620, 1;
	add.s64 	%rd622, %rd614, %rd621;
	ld.u16 	%rs253, [%rd622];
	cvt.u32.u16	%r632, %rs253;
	add.s32 	%r633, %r631, %r632;
	cvt.s64.s32	%rd623, %r633;
	shl.b64 	%rd624, %rd623, 2;
	add.s64 	%rd625, %rd9, %rd624;
	ld.f32 	%f233, [%rd625];
	ld.f32 	%f234, [%SP+412];
	add.s64 	%rd626, %rd610, 36;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd610;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd611;
	.param .b32 param3;
	st.param.f32	[param3+0], %f232;
	.param .b32 param4;
	st.param.f32	[param4+0], %f233;
	.param .b32 param5;
	st.param.f32	[param5+0], %f234;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd626;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 48
tmp712:

BB43_30:
	.loc	1 359 1
	cvt.u32.u16	%r634, %rs4;
	ld.u16 	%rs254, [%SP+16];
	cvt.u32.u16	%r635, %rs254;
	mul.lo.s32 	%r636, %r635, 1;
	add.s32 	%r637, %r634, %r636;
	cvt.s64.s32	%rd627, %r637;
	shl.b64 	%rd628, %rd627, 1;
	mov.u64 	%rd629, cBoolModel;
	cvta.const.u64 	%rd630, %rd629;
	add.s64 	%rd631, %rd630, %rd628;
	ld.u16 	%rs255, [%rd631];
	setp.ne.s16	%p31, %rs255, 0;
	not.pred 	%p32, %p31;
	@%p32 bra 	BB43_32;
	bra.uni 	BB43_31;

BB43_31:
	add.u64 	%rd632, %SP, 380;
	.loc	1 359 1
tmp713:
	add.s64 	%rd633, %rd632, 8;
	ld.f32 	%f235, [%SP+416];
	add.s64 	%rd634, %rd632, 32;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd633;
	.param .b32 param2;
	st.param.f32	[param2+0], %f235;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd634;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 49
tmp714:

BB43_32:
	.loc	1 359 1
	cvt.u32.u16	%r638, %rs4;
	ld.u16 	%rs256, [%SP+16];
	cvt.u32.u16	%r639, %rs256;
	mul.lo.s32 	%r640, %r639, 2;
	add.s32 	%r641, %r638, %r640;
	cvt.s64.s32	%rd635, %r641;
	shl.b64 	%rd636, %rd635, 1;
	mov.u64 	%rd637, cBoolModel;
	cvta.const.u64 	%rd638, %rd637;
	add.s64 	%rd639, %rd638, %rd636;
	ld.u16 	%rs257, [%rd639];
	setp.ne.s16	%p33, %rs257, 0;
	not.pred 	%p34, %p33;
	@%p34 bra 	BB43_34;
	bra.uni 	BB43_33;

BB43_33:
	add.u64 	%rd640, %SP, 380;
	.loc	1 359 1
tmp715:
	add.s64 	%rd641, %rd640, 12;
	cvt.u32.u16	%r642, %rs1;
	cvt.u32.u16	%r643, %rs28;
	mul.lo.s32 	%r644, %r642, %r643;
	ld.u16 	%rs258, [%SP+42];
	cvt.u32.u16	%r645, %rs258;
	mul.lo.s32 	%r646, %r645, 2;
	add.s32 	%r647, %r644, %r646;
	cvt.u64.u16	%rd642, %rs4;
	mov.u64 	%rd643, cSegToComp;
	cvta.const.u64 	%rd644, %rd643;
	shl.b64 	%rd645, %rd642, 1;
	add.s64 	%rd646, %rd644, %rd645;
	ld.u16 	%rs259, [%rd646];
	cvt.u32.u16	%r648, %rs259;
	add.s32 	%r649, %r647, %r648;
	cvt.s64.s32	%rd647, %r649;
	shl.b64 	%rd648, %rd647, 2;
	add.s64 	%rd649, %rd9, %rd648;
	ld.f32 	%f236, [%rd649];
	cvt.u32.u16	%r650, %rs1;
	cvt.u32.u16	%r651, %rs28;
	mul.lo.s32 	%r652, %r650, %r651;
	ld.u16 	%rs260, [%SP+42];
	cvt.u32.u16	%r653, %rs260;
	mul.lo.s32 	%r654, %r653, 3;
	add.s32 	%r655, %r652, %r654;
	cvt.u64.u16	%rd650, %rs4;
	shl.b64 	%rd651, %rd650, 1;
	add.s64 	%rd652, %rd644, %rd651;
	ld.u16 	%rs261, [%rd652];
	cvt.u32.u16	%r656, %rs261;
	add.s32 	%r657, %r655, %r656;
	cvt.s64.s32	%rd653, %r657;
	shl.b64 	%rd654, %rd653, 2;
	add.s64 	%rd655, %rd9, %rd654;
	ld.f32 	%f237, [%rd655];
	cvt.u32.u16	%r658, %rs1;
	cvt.u32.u16	%r659, %rs28;
	mul.lo.s32 	%r660, %r658, %r659;
	ld.u16 	%rs262, [%SP+42];
	cvt.u32.u16	%r661, %rs262;
	mul.lo.s32 	%r662, %r661, 4;
	add.s32 	%r663, %r660, %r662;
	cvt.u64.u16	%rd656, %rs4;
	shl.b64 	%rd657, %rd656, 1;
	add.s64 	%rd658, %rd644, %rd657;
	ld.u16 	%rs263, [%rd658];
	cvt.u32.u16	%r664, %rs263;
	add.s32 	%r665, %r663, %r664;
	cvt.s64.s32	%rd659, %r665;
	shl.b64 	%rd660, %rd659, 2;
	add.s64 	%rd661, %rd9, %rd660;
	ld.f32 	%f238, [%rd661];
	cvt.u32.u16	%r666, %rs1;
	cvt.u32.u16	%r667, %rs28;
	mul.lo.s32 	%r668, %r666, %r667;
	ld.u16 	%rs264, [%SP+42];
	cvt.u32.u16	%r669, %rs264;
	mul.lo.s32 	%r670, %r669, 5;
	add.s32 	%r671, %r668, %r670;
	cvt.u64.u16	%rd662, %rs4;
	shl.b64 	%rd663, %rd662, 1;
	add.s64 	%rd664, %rd644, %rd663;
	ld.u16 	%rs265, [%rd664];
	cvt.u32.u16	%r672, %rs265;
	add.s32 	%r673, %r671, %r672;
	cvt.s64.s32	%rd665, %r673;
	shl.b64 	%rd666, %rd665, 2;
	add.s64 	%rd667, %rd9, %rd666;
	ld.f32 	%f239, [%rd667];
	ld.f32 	%f240, [%SP+412];
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd641;
	.param .b32 param2;
	st.param.f32	[param2+0], %f236;
	.param .b32 param3;
	st.param.f32	[param3+0], %f237;
	.param .b32 param4;
	st.param.f32	[param4+0], %f238;
	.param .b32 param5;
	st.param.f32	[param5+0], %f239;
	.param .b32 param6;
	st.param.f32	[param6+0], %f240;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 50
tmp716:

BB43_34:
	.loc	1 359 1
	cvt.u32.u16	%r674, %rs4;
	ld.u16 	%rs266, [%SP+16];
	cvt.u32.u16	%r675, %rs266;
	mul.lo.s32 	%r676, %r675, 3;
	add.s32 	%r677, %r674, %r676;
	cvt.s64.s32	%rd668, %r677;
	shl.b64 	%rd669, %rd668, 1;
	mov.u64 	%rd670, cBoolModel;
	cvta.const.u64 	%rd671, %rd670;
	add.s64 	%rd672, %rd671, %rd669;
	ld.u16 	%rs267, [%rd672];
	setp.ne.s16	%p35, %rs267, 0;
	not.pred 	%p36, %p35;
	@%p36 bra 	BB43_36;
	bra.uni 	BB43_35;

BB43_35:
	add.u64 	%rd673, %SP, 380;
	.loc	1 359 1
tmp717:
	add.s64 	%rd674, %rd673, 16;
	cvt.u32.u16	%r678, %rs1;
	cvt.u32.u16	%r679, %rs28;
	mul.lo.s32 	%r680, %r678, %r679;
	ld.u16 	%rs268, [%SP+42];
	cvt.u32.u16	%r681, %rs268;
	mul.lo.s32 	%r682, %r681, 6;
	add.s32 	%r683, %r680, %r682;
	cvt.u64.u16	%rd675, %rs4;
	mov.u64 	%rd676, cSegToComp;
	cvta.const.u64 	%rd677, %rd676;
	shl.b64 	%rd678, %rd675, 1;
	add.s64 	%rd679, %rd677, %rd678;
	ld.u16 	%rs269, [%rd679];
	cvt.u32.u16	%r684, %rs269;
	add.s32 	%r685, %r683, %r684;
	cvt.s64.s32	%rd680, %r685;
	shl.b64 	%rd681, %rd680, 2;
	add.s64 	%rd682, %rd9, %rd681;
	ld.f32 	%f241, [%rd682];
	cvt.u32.u16	%r686, %rs1;
	cvt.u32.u16	%r687, %rs28;
	mul.lo.s32 	%r688, %r686, %r687;
	ld.u16 	%rs270, [%SP+42];
	cvt.u32.u16	%r689, %rs270;
	mul.lo.s32 	%r690, %r689, 7;
	add.s32 	%r691, %r688, %r690;
	cvt.u64.u16	%rd683, %rs4;
	shl.b64 	%rd684, %rd683, 1;
	add.s64 	%rd685, %rd677, %rd684;
	ld.u16 	%rs271, [%rd685];
	cvt.u32.u16	%r692, %rs271;
	add.s32 	%r693, %r691, %r692;
	cvt.s64.s32	%rd686, %r693;
	shl.b64 	%rd687, %rd686, 2;
	add.s64 	%rd688, %rd9, %rd687;
	ld.f32 	%f242, [%rd688];
	cvt.u32.u16	%r694, %rs1;
	cvt.u32.u16	%r695, %rs28;
	mul.lo.s32 	%r696, %r694, %r695;
	ld.u16 	%rs272, [%SP+42];
	cvt.u32.u16	%r697, %rs272;
	mul.lo.s32 	%r698, %r697, 8;
	add.s32 	%r699, %r696, %r698;
	cvt.u64.u16	%rd689, %rs4;
	shl.b64 	%rd690, %rd689, 1;
	add.s64 	%rd691, %rd677, %rd690;
	ld.u16 	%rs273, [%rd691];
	cvt.u32.u16	%r700, %rs273;
	add.s32 	%r701, %r699, %r700;
	cvt.s64.s32	%rd692, %r701;
	shl.b64 	%rd693, %rd692, 2;
	add.s64 	%rd694, %rd9, %rd693;
	ld.f32 	%f243, [%rd694];
	cvt.u32.u16	%r702, %rs1;
	cvt.u32.u16	%r703, %rs28;
	mul.lo.s32 	%r704, %r702, %r703;
	ld.u16 	%rs274, [%SP+42];
	cvt.u32.u16	%r705, %rs274;
	mul.lo.s32 	%r706, %r705, 9;
	add.s32 	%r707, %r704, %r706;
	cvt.u64.u16	%rd695, %rs4;
	shl.b64 	%rd696, %rd695, 1;
	add.s64 	%rd697, %rd677, %rd696;
	ld.u16 	%rs275, [%rd697];
	cvt.u32.u16	%r708, %rs275;
	add.s32 	%r709, %r707, %r708;
	cvt.s64.s32	%rd698, %r709;
	shl.b64 	%rd699, %rd698, 2;
	add.s64 	%rd700, %rd9, %rd699;
	ld.f32 	%f244, [%rd700];
	cvt.u32.u16	%r710, %rs1;
	cvt.u32.u16	%r711, %rs28;
	mul.lo.s32 	%r712, %r710, %r711;
	ld.u16 	%rs276, [%SP+42];
	cvt.u32.u16	%r713, %rs276;
	mul.lo.s32 	%r714, %r713, 10;
	add.s32 	%r715, %r712, %r714;
	cvt.u64.u16	%rd701, %rs4;
	shl.b64 	%rd702, %rd701, 1;
	add.s64 	%rd703, %rd677, %rd702;
	ld.u16 	%rs277, [%rd703];
	cvt.u32.u16	%r716, %rs277;
	add.s32 	%r717, %r715, %r716;
	cvt.s64.s32	%rd704, %r717;
	shl.b64 	%rd705, %rd704, 2;
	add.s64 	%rd706, %rd9, %rd705;
	ld.f32 	%f245, [%rd706];
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd674;
	.param .b32 param2;
	st.param.f32	[param2+0], %f241;
	.param .b32 param3;
	st.param.f32	[param3+0], %f242;
	.param .b32 param4;
	st.param.f32	[param4+0], %f243;
	.param .b32 param5;
	st.param.f32	[param5+0], %f244;
	.param .b32 param6;
	st.param.f32	[param6+0], %f245;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 51
tmp718:

BB43_36:
	.loc	1 359 1
	cvt.u32.u16	%r718, %rs4;
	ld.u16 	%rs278, [%SP+16];
	cvt.u32.u16	%r719, %rs278;
	mul.lo.s32 	%r720, %r719, 4;
	add.s32 	%r721, %r718, %r720;
	cvt.s64.s32	%rd707, %r721;
	shl.b64 	%rd708, %rd707, 1;
	mov.u64 	%rd709, cBoolModel;
	cvta.const.u64 	%rd710, %rd709;
	add.s64 	%rd711, %rd710, %rd708;
	ld.u16 	%rs279, [%rd711];
	setp.ne.s16	%p37, %rs279, 0;
	not.pred 	%p38, %p37;
	@%p38 bra 	BB43_38;
	bra.uni 	BB43_37;

BB43_37:
	add.u64 	%rd712, %SP, 380;
	.loc	1 359 1
tmp719:
	add.s64 	%rd713, %rd712, 20;
	cvt.u32.u16	%r722, %rs1;
	cvt.u32.u16	%r723, %rs28;
	mul.lo.s32 	%r724, %r722, %r723;
	ld.u16 	%rs280, [%SP+42];
	cvt.u32.u16	%r725, %rs280;
	mul.lo.s32 	%r726, %r725, 11;
	add.s32 	%r727, %r724, %r726;
	cvt.u64.u16	%rd714, %rs4;
	mov.u64 	%rd715, cSegToComp;
	cvta.const.u64 	%rd716, %rd715;
	shl.b64 	%rd717, %rd714, 1;
	add.s64 	%rd718, %rd716, %rd717;
	ld.u16 	%rs281, [%rd718];
	cvt.u32.u16	%r728, %rs281;
	add.s32 	%r729, %r727, %r728;
	cvt.s64.s32	%rd719, %r729;
	shl.b64 	%rd720, %rd719, 2;
	add.s64 	%rd721, %rd9, %rd720;
	ld.f32 	%f246, [%rd721];
	cvt.u32.u16	%r730, %rs1;
	cvt.u32.u16	%r731, %rs28;
	mul.lo.s32 	%r732, %r730, %r731;
	ld.u16 	%rs282, [%SP+42];
	cvt.u32.u16	%r733, %rs282;
	mul.lo.s32 	%r734, %r733, 12;
	add.s32 	%r735, %r732, %r734;
	cvt.u64.u16	%rd722, %rs4;
	shl.b64 	%rd723, %rd722, 1;
	add.s64 	%rd724, %rd716, %rd723;
	ld.u16 	%rs283, [%rd724];
	cvt.u32.u16	%r736, %rs283;
	add.s32 	%r737, %r735, %r736;
	cvt.s64.s32	%rd725, %r737;
	shl.b64 	%rd726, %rd725, 2;
	add.s64 	%rd727, %rd9, %rd726;
	ld.f32 	%f247, [%rd727];
	cvt.u32.u16	%r738, %rs1;
	cvt.u32.u16	%r739, %rs28;
	mul.lo.s32 	%r740, %r738, %r739;
	ld.u16 	%rs284, [%SP+42];
	cvt.u32.u16	%r741, %rs284;
	mul.lo.s32 	%r742, %r741, 13;
	add.s32 	%r743, %r740, %r742;
	cvt.u64.u16	%rd728, %rs4;
	shl.b64 	%rd729, %rd728, 1;
	add.s64 	%rd730, %rd716, %rd729;
	ld.u16 	%rs285, [%rd730];
	cvt.u32.u16	%r744, %rs285;
	add.s32 	%r745, %r743, %r744;
	cvt.s64.s32	%rd731, %r745;
	shl.b64 	%rd732, %rd731, 2;
	add.s64 	%rd733, %rd9, %rd732;
	ld.f32 	%f248, [%rd733];
	cvt.u32.u16	%r746, %rs1;
	cvt.u32.u16	%r747, %rs28;
	mul.lo.s32 	%r748, %r746, %r747;
	ld.u16 	%rs286, [%SP+42];
	cvt.u32.u16	%r749, %rs286;
	mul.lo.s32 	%r750, %r749, 14;
	add.s32 	%r751, %r748, %r750;
	cvt.u64.u16	%rd734, %rs4;
	shl.b64 	%rd735, %rd734, 1;
	add.s64 	%rd736, %rd716, %rd735;
	ld.u16 	%rs287, [%rd736];
	cvt.u32.u16	%r752, %rs287;
	add.s32 	%r753, %r751, %r752;
	cvt.s64.s32	%rd737, %r753;
	shl.b64 	%rd738, %rd737, 2;
	add.s64 	%rd739, %rd9, %rd738;
	ld.f32 	%f249, [%rd739];
	cvt.u32.u16	%r754, %rs1;
	cvt.u32.u16	%r755, %rs28;
	mul.lo.s32 	%r756, %r754, %r755;
	ld.u16 	%rs288, [%SP+42];
	cvt.u32.u16	%r757, %rs288;
	mul.lo.s32 	%r758, %r757, 15;
	add.s32 	%r759, %r756, %r758;
	cvt.u64.u16	%rd740, %rs4;
	shl.b64 	%rd741, %rd740, 1;
	add.s64 	%rd742, %rd716, %rd741;
	ld.u16 	%rs289, [%rd742];
	cvt.u32.u16	%r760, %rs289;
	add.s32 	%r761, %r759, %r760;
	cvt.s64.s32	%rd743, %r761;
	shl.b64 	%rd744, %rd743, 2;
	add.s64 	%rd745, %rd9, %rd744;
	ld.f32 	%f250, [%rd745];
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd713;
	.param .b32 param2;
	st.param.f32	[param2+0], %f246;
	.param .b32 param3;
	st.param.f32	[param3+0], %f247;
	.param .b32 param4;
	st.param.f32	[param4+0], %f248;
	.param .b32 param5;
	st.param.f32	[param5+0], %f249;
	.param .b32 param6;
	st.param.f32	[param6+0], %f250;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 52
tmp720:

BB43_38:
	.loc	1 359 1
	cvt.u32.u16	%r762, %rs4;
	ld.u16 	%rs290, [%SP+16];
	cvt.u32.u16	%r763, %rs290;
	mul.lo.s32 	%r764, %r763, 5;
	add.s32 	%r765, %r762, %r764;
	cvt.s64.s32	%rd746, %r765;
	shl.b64 	%rd747, %rd746, 1;
	mov.u64 	%rd748, cBoolModel;
	cvta.const.u64 	%rd749, %rd748;
	add.s64 	%rd750, %rd749, %rd747;
	ld.u16 	%rs291, [%rd750];
	setp.ne.s16	%p39, %rs291, 0;
	not.pred 	%p40, %p39;
	@%p40 bra 	BB43_40;
	bra.uni 	BB43_39;

BB43_39:
	add.u64 	%rd751, %SP, 380;
	.loc	1 359 1
tmp721:
	add.s64 	%rd752, %rd751, 24;
	add.s64 	%rd753, %rd751, 28;
	cvt.u32.u16	%r766, %rs1;
	cvt.u32.u16	%r767, %rs28;
	mul.lo.s32 	%r768, %r766, %r767;
	ld.u16 	%rs292, [%SP+42];
	cvt.u32.u16	%r769, %rs292;
	mul.lo.s32 	%r770, %r769, 16;
	add.s32 	%r771, %r768, %r770;
	cvt.u64.u16	%rd754, %rs4;
	mov.u64 	%rd755, cSegToComp;
	cvta.const.u64 	%rd756, %rd755;
	shl.b64 	%rd757, %rd754, 1;
	add.s64 	%rd758, %rd756, %rd757;
	ld.u16 	%rs293, [%rd758];
	cvt.u32.u16	%r772, %rs293;
	add.s32 	%r773, %r771, %r772;
	cvt.s64.s32	%rd759, %r773;
	shl.b64 	%rd760, %rd759, 2;
	add.s64 	%rd761, %rd9, %rd760;
	ld.f32 	%f251, [%rd761];
	cvt.u32.u16	%r774, %rs1;
	cvt.u32.u16	%r775, %rs28;
	mul.lo.s32 	%r776, %r774, %r775;
	ld.u16 	%rs294, [%SP+42];
	cvt.u32.u16	%r777, %rs294;
	mul.lo.s32 	%r778, %r777, 17;
	add.s32 	%r779, %r776, %r778;
	cvt.u64.u16	%rd762, %rs4;
	shl.b64 	%rd763, %rd762, 1;
	add.s64 	%rd764, %rd756, %rd763;
	ld.u16 	%rs295, [%rd764];
	cvt.u32.u16	%r780, %rs295;
	add.s32 	%r781, %r779, %r780;
	cvt.s64.s32	%rd765, %r781;
	shl.b64 	%rd766, %rd765, 2;
	add.s64 	%rd767, %rd9, %rd766;
	ld.f32 	%f252, [%rd767];
	cvt.u32.u16	%r782, %rs1;
	cvt.u32.u16	%r783, %rs28;
	mul.lo.s32 	%r784, %r782, %r783;
	ld.u16 	%rs296, [%SP+42];
	cvt.u32.u16	%r785, %rs296;
	mul.lo.s32 	%r786, %r785, 18;
	add.s32 	%r787, %r784, %r786;
	cvt.u64.u16	%rd768, %rs4;
	shl.b64 	%rd769, %rd768, 1;
	add.s64 	%rd770, %rd756, %rd769;
	ld.u16 	%rs297, [%rd770];
	cvt.u32.u16	%r788, %rs297;
	add.s32 	%r789, %r787, %r788;
	cvt.s64.s32	%rd771, %r789;
	shl.b64 	%rd772, %rd771, 2;
	add.s64 	%rd773, %rd9, %rd772;
	ld.f32 	%f253, [%rd773];
	cvt.u32.u16	%r790, %rs1;
	cvt.u32.u16	%r791, %rs28;
	mul.lo.s32 	%r792, %r790, %r791;
	ld.u16 	%rs298, [%SP+42];
	cvt.u32.u16	%r793, %rs298;
	mul.lo.s32 	%r794, %r793, 19;
	add.s32 	%r795, %r792, %r794;
	cvt.u64.u16	%rd774, %rs4;
	shl.b64 	%rd775, %rd774, 1;
	add.s64 	%rd776, %rd756, %rd775;
	ld.u16 	%rs299, [%rd776];
	cvt.u32.u16	%r796, %rs299;
	add.s32 	%r797, %r795, %r796;
	cvt.s64.s32	%rd777, %r797;
	shl.b64 	%rd778, %rd777, 2;
	add.s64 	%rd779, %rd9, %rd778;
	ld.f32 	%f254, [%rd779];
	cvt.u32.u16	%r798, %rs1;
	cvt.u32.u16	%r799, %rs28;
	mul.lo.s32 	%r800, %r798, %r799;
	ld.u16 	%rs300, [%SP+42];
	cvt.u32.u16	%r801, %rs300;
	mul.lo.s32 	%r802, %r801, 20;
	add.s32 	%r803, %r800, %r802;
	cvt.u64.u16	%rd780, %rs4;
	shl.b64 	%rd781, %rd780, 1;
	add.s64 	%rd782, %rd756, %rd781;
	ld.u16 	%rs301, [%rd782];
	cvt.u32.u16	%r804, %rs301;
	add.s32 	%r805, %r803, %r804;
	cvt.s64.s32	%rd783, %r805;
	shl.b64 	%rd784, %rd783, 2;
	add.s64 	%rd785, %rd9, %rd784;
	ld.f32 	%f255, [%rd785];
	cvt.u32.u16	%r806, %rs1;
	cvt.u32.u16	%r807, %rs28;
	mul.lo.s32 	%r808, %r806, %r807;
	ld.u16 	%rs302, [%SP+42];
	cvt.u32.u16	%r809, %rs302;
	mul.lo.s32 	%r810, %r809, 21;
	add.s32 	%r811, %r808, %r810;
	cvt.u64.u16	%rd786, %rs4;
	shl.b64 	%rd787, %rd786, 1;
	add.s64 	%rd788, %rd756, %rd787;
	ld.u16 	%rs303, [%rd788];
	cvt.u32.u16	%r812, %rs303;
	add.s32 	%r813, %r811, %r812;
	cvt.s64.s32	%rd789, %r813;
	shl.b64 	%rd790, %rd789, 2;
	add.s64 	%rd791, %rd9, %rd790;
	ld.f32 	%f256, [%rd791];
	cvt.u32.u16	%r814, %rs1;
	cvt.u32.u16	%r815, %rs28;
	mul.lo.s32 	%r816, %r814, %r815;
	ld.u16 	%rs304, [%SP+42];
	cvt.u32.u16	%r817, %rs304;
	mul.lo.s32 	%r818, %r817, 22;
	add.s32 	%r819, %r816, %r818;
	cvt.u64.u16	%rd792, %rs4;
	shl.b64 	%rd793, %rd792, 1;
	add.s64 	%rd794, %rd756, %rd793;
	ld.u16 	%rs305, [%rd794];
	cvt.u32.u16	%r820, %rs305;
	add.s32 	%r821, %r819, %r820;
	cvt.s64.s32	%rd795, %r821;
	shl.b64 	%rd796, %rd795, 2;
	add.s64 	%rd797, %rd9, %rd796;
	ld.f32 	%f257, [%rd797];
	cvt.u32.u16	%r822, %rs1;
	cvt.u32.u16	%r823, %rs28;
	mul.lo.s32 	%r824, %r822, %r823;
	ld.u16 	%rs306, [%SP+42];
	cvt.u32.u16	%r825, %rs306;
	mul.lo.s32 	%r826, %r825, 23;
	add.s32 	%r827, %r824, %r826;
	cvt.u64.u16	%rd798, %rs4;
	shl.b64 	%rd799, %rd798, 1;
	add.s64 	%rd800, %rd756, %rd799;
	ld.u16 	%rs307, [%rd800];
	cvt.u32.u16	%r828, %rs307;
	add.s32 	%r829, %r827, %r828;
	cvt.s64.s32	%rd801, %r829;
	shl.b64 	%rd802, %rd801, 2;
	add.s64 	%rd803, %rd9, %rd802;
	ld.f32 	%f258, [%rd803];
	cvt.u32.u16	%r830, %rs1;
	cvt.u32.u16	%r831, %rs28;
	mul.lo.s32 	%r832, %r830, %r831;
	ld.u16 	%rs308, [%SP+42];
	cvt.u32.u16	%r833, %rs308;
	mul.lo.s32 	%r834, %r833, 24;
	add.s32 	%r835, %r832, %r834;
	cvt.u64.u16	%rd804, %rs4;
	shl.b64 	%rd805, %rd804, 1;
	add.s64 	%rd806, %rd756, %rd805;
	ld.u16 	%rs309, [%rd806];
	cvt.u32.u16	%r836, %rs309;
	add.s32 	%r837, %r835, %r836;
	cvt.s64.s32	%rd807, %r837;
	shl.b64 	%rd808, %rd807, 2;
	add.s64 	%rd809, %rd9, %rd808;
	ld.f32 	%f259, [%rd809];
	cvt.u32.u16	%r838, %rs1;
	cvt.u32.u16	%r839, %rs28;
	mul.lo.s32 	%r840, %r838, %r839;
	ld.u16 	%rs310, [%SP+42];
	cvt.u32.u16	%r841, %rs310;
	mul.lo.s32 	%r842, %r841, 25;
	add.s32 	%r843, %r840, %r842;
	cvt.u64.u16	%rd810, %rs4;
	shl.b64 	%rd811, %rd810, 1;
	add.s64 	%rd812, %rd756, %rd811;
	ld.u16 	%rs311, [%rd812];
	cvt.u32.u16	%r844, %rs311;
	add.s32 	%r845, %r843, %r844;
	cvt.s64.s32	%rd813, %r845;
	shl.b64 	%rd814, %rd813, 2;
	add.s64 	%rd815, %rd9, %rd814;
	ld.f32 	%f260, [%rd815];
	cvt.u32.u16	%r846, %rs1;
	cvt.u32.u16	%r847, %rs28;
	mul.lo.s32 	%r848, %r846, %r847;
	ld.u16 	%rs312, [%SP+42];
	cvt.u32.u16	%r849, %rs312;
	mul.lo.s32 	%r850, %r849, 26;
	add.s32 	%r851, %r848, %r850;
	cvt.u64.u16	%rd816, %rs4;
	shl.b64 	%rd817, %rd816, 1;
	add.s64 	%rd818, %rd756, %rd817;
	ld.u16 	%rs313, [%rd818];
	cvt.u32.u16	%r852, %rs313;
	add.s32 	%r853, %r851, %r852;
	cvt.s64.s32	%rd819, %r853;
	shl.b64 	%rd820, %rd819, 2;
	add.s64 	%rd821, %rd9, %rd820;
	ld.f32 	%f261, [%rd821];
	cvt.u32.u16	%r854, %rs1;
	cvt.u32.u16	%r855, %rs28;
	mul.lo.s32 	%r856, %r854, %r855;
	ld.u16 	%rs314, [%SP+42];
	cvt.u32.u16	%r857, %rs314;
	mul.lo.s32 	%r858, %r857, 27;
	add.s32 	%r859, %r856, %r858;
	cvt.u64.u16	%rd822, %rs4;
	shl.b64 	%rd823, %rd822, 1;
	add.s64 	%rd824, %rd756, %rd823;
	ld.u16 	%rs315, [%rd824];
	cvt.u32.u16	%r860, %rs315;
	add.s32 	%r861, %r859, %r860;
	cvt.s64.s32	%rd825, %r861;
	shl.b64 	%rd826, %rd825, 2;
	add.s64 	%rd827, %rd9, %rd826;
	ld.f32 	%f262, [%rd827];
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1922;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd752;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd753;
	.param .b32 param3;
	st.param.f32	[param3+0], %f251;
	.param .b32 param4;
	st.param.f32	[param4+0], %f252;
	.param .b32 param5;
	st.param.f32	[param5+0], %f253;
	.param .b32 param6;
	st.param.f32	[param6+0], %f254;
	.param .b32 param7;
	st.param.f32	[param7+0], %f255;
	.param .b32 param8;
	st.param.f32	[param8+0], %f256;
	.param .b32 param9;
	st.param.f32	[param9+0], %f257;
	.param .b32 param10;
	st.param.f32	[param10+0], %f258;
	.param .b32 param11;
	st.param.f32	[param11+0], %f259;
	.param .b32 param12;
	st.param.f32	[param12+0], %f260;
	.param .b32 param13;
	st.param.f32	[param13+0], %f261;
	.param .b32 param14;
	st.param.f32	[param14+0], %f262;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 53
tmp722:

BB43_40:
	.loc	1 359 1
	cvt.u32.u16	%r862, %rs5;
	ld.u16 	%rs316, [%SP+16];
	cvt.u32.u16	%r863, %rs316;
	mul.lo.s32 	%r864, %r863, 0;
	add.s32 	%r865, %r862, %r864;
	cvt.s64.s32	%rd828, %r865;
	shl.b64 	%rd829, %rd828, 1;
	mov.u64 	%rd830, cBoolModel;
	cvta.const.u64 	%rd831, %rd830;
	add.s64 	%rd832, %rd831, %rd829;
	ld.u16 	%rs317, [%rd832];
	setp.ne.s16	%p41, %rs317, 0;
	not.pred 	%p42, %p41;
	@%p42 bra 	BB43_42;
	bra.uni 	BB43_41;

BB43_41:
	add.u64 	%rd833, %SP, 420;
	.loc	1 359 1
tmp723:
	add.s64 	%rd834, %rd833, 4;
	cvt.u32.u16	%r866, %rs1;
	cvt.u32.u16	%r867, %rs28;
	mul.lo.s32 	%r868, %r866, %r867;
	ld.u16 	%rs318, [%SP+42];
	cvt.u32.u16	%r869, %rs318;
	mul.lo.s32 	%r870, %r869, 0;
	add.s32 	%r871, %r868, %r870;
	cvt.u64.u16	%rd835, %rs5;
	mov.u64 	%rd836, cSegToComp;
	cvta.const.u64 	%rd837, %rd836;
	shl.b64 	%rd838, %rd835, 1;
	add.s64 	%rd839, %rd837, %rd838;
	ld.u16 	%rs319, [%rd839];
	cvt.u32.u16	%r872, %rs319;
	add.s32 	%r873, %r871, %r872;
	cvt.s64.s32	%rd840, %r873;
	shl.b64 	%rd841, %rd840, 2;
	add.s64 	%rd842, %rd9, %rd841;
	ld.f32 	%f263, [%rd842];
	cvt.u32.u16	%r874, %rs1;
	cvt.u32.u16	%r875, %rs28;
	mul.lo.s32 	%r876, %r874, %r875;
	ld.u16 	%rs320, [%SP+42];
	cvt.u32.u16	%r877, %rs320;
	mul.lo.s32 	%r878, %r877, 1;
	add.s32 	%r879, %r876, %r878;
	cvt.u64.u16	%rd843, %rs5;
	shl.b64 	%rd844, %rd843, 1;
	add.s64 	%rd845, %rd837, %rd844;
	ld.u16 	%rs321, [%rd845];
	cvt.u32.u16	%r880, %rs321;
	add.s32 	%r881, %r879, %r880;
	cvt.s64.s32	%rd846, %r881;
	shl.b64 	%rd847, %rd846, 2;
	add.s64 	%rd848, %rd9, %rd847;
	ld.f32 	%f264, [%rd848];
	ld.f32 	%f265, [%SP+452];
	add.s64 	%rd849, %rd833, 36;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd833;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd834;
	.param .b32 param3;
	st.param.f32	[param3+0], %f263;
	.param .b32 param4;
	st.param.f32	[param4+0], %f264;
	.param .b32 param5;
	st.param.f32	[param5+0], %f265;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd849;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 54
tmp724:

BB43_42:
	.loc	1 359 1
	cvt.u32.u16	%r882, %rs5;
	ld.u16 	%rs322, [%SP+16];
	cvt.u32.u16	%r883, %rs322;
	mul.lo.s32 	%r884, %r883, 1;
	add.s32 	%r885, %r882, %r884;
	cvt.s64.s32	%rd850, %r885;
	shl.b64 	%rd851, %rd850, 1;
	mov.u64 	%rd852, cBoolModel;
	cvta.const.u64 	%rd853, %rd852;
	add.s64 	%rd854, %rd853, %rd851;
	ld.u16 	%rs323, [%rd854];
	setp.ne.s16	%p43, %rs323, 0;
	not.pred 	%p44, %p43;
	@%p44 bra 	BB43_44;
	bra.uni 	BB43_43;

BB43_43:
	add.u64 	%rd855, %SP, 420;
	.loc	1 359 1
tmp725:
	add.s64 	%rd856, %rd855, 8;
	ld.f32 	%f266, [%SP+456];
	add.s64 	%rd857, %rd855, 32;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd856;
	.param .b32 param2;
	st.param.f32	[param2+0], %f266;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd857;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 55
tmp726:

BB43_44:
	.loc	1 359 1
	cvt.u32.u16	%r886, %rs5;
	ld.u16 	%rs324, [%SP+16];
	cvt.u32.u16	%r887, %rs324;
	mul.lo.s32 	%r888, %r887, 2;
	add.s32 	%r889, %r886, %r888;
	cvt.s64.s32	%rd858, %r889;
	shl.b64 	%rd859, %rd858, 1;
	mov.u64 	%rd860, cBoolModel;
	cvta.const.u64 	%rd861, %rd860;
	add.s64 	%rd862, %rd861, %rd859;
	ld.u16 	%rs325, [%rd862];
	setp.ne.s16	%p45, %rs325, 0;
	not.pred 	%p46, %p45;
	@%p46 bra 	BB43_46;
	bra.uni 	BB43_45;

BB43_45:
	add.u64 	%rd863, %SP, 420;
	.loc	1 359 1
tmp727:
	add.s64 	%rd864, %rd863, 12;
	cvt.u32.u16	%r890, %rs1;
	cvt.u32.u16	%r891, %rs28;
	mul.lo.s32 	%r892, %r890, %r891;
	ld.u16 	%rs326, [%SP+42];
	cvt.u32.u16	%r893, %rs326;
	mul.lo.s32 	%r894, %r893, 2;
	add.s32 	%r895, %r892, %r894;
	cvt.u64.u16	%rd865, %rs5;
	mov.u64 	%rd866, cSegToComp;
	cvta.const.u64 	%rd867, %rd866;
	shl.b64 	%rd868, %rd865, 1;
	add.s64 	%rd869, %rd867, %rd868;
	ld.u16 	%rs327, [%rd869];
	cvt.u32.u16	%r896, %rs327;
	add.s32 	%r897, %r895, %r896;
	cvt.s64.s32	%rd870, %r897;
	shl.b64 	%rd871, %rd870, 2;
	add.s64 	%rd872, %rd9, %rd871;
	ld.f32 	%f267, [%rd872];
	cvt.u32.u16	%r898, %rs1;
	cvt.u32.u16	%r899, %rs28;
	mul.lo.s32 	%r900, %r898, %r899;
	ld.u16 	%rs328, [%SP+42];
	cvt.u32.u16	%r901, %rs328;
	mul.lo.s32 	%r902, %r901, 3;
	add.s32 	%r903, %r900, %r902;
	cvt.u64.u16	%rd873, %rs5;
	shl.b64 	%rd874, %rd873, 1;
	add.s64 	%rd875, %rd867, %rd874;
	ld.u16 	%rs329, [%rd875];
	cvt.u32.u16	%r904, %rs329;
	add.s32 	%r905, %r903, %r904;
	cvt.s64.s32	%rd876, %r905;
	shl.b64 	%rd877, %rd876, 2;
	add.s64 	%rd878, %rd9, %rd877;
	ld.f32 	%f268, [%rd878];
	cvt.u32.u16	%r906, %rs1;
	cvt.u32.u16	%r907, %rs28;
	mul.lo.s32 	%r908, %r906, %r907;
	ld.u16 	%rs330, [%SP+42];
	cvt.u32.u16	%r909, %rs330;
	mul.lo.s32 	%r910, %r909, 4;
	add.s32 	%r911, %r908, %r910;
	cvt.u64.u16	%rd879, %rs5;
	shl.b64 	%rd880, %rd879, 1;
	add.s64 	%rd881, %rd867, %rd880;
	ld.u16 	%rs331, [%rd881];
	cvt.u32.u16	%r912, %rs331;
	add.s32 	%r913, %r911, %r912;
	cvt.s64.s32	%rd882, %r913;
	shl.b64 	%rd883, %rd882, 2;
	add.s64 	%rd884, %rd9, %rd883;
	ld.f32 	%f269, [%rd884];
	cvt.u32.u16	%r914, %rs1;
	cvt.u32.u16	%r915, %rs28;
	mul.lo.s32 	%r916, %r914, %r915;
	ld.u16 	%rs332, [%SP+42];
	cvt.u32.u16	%r917, %rs332;
	mul.lo.s32 	%r918, %r917, 5;
	add.s32 	%r919, %r916, %r918;
	cvt.u64.u16	%rd885, %rs5;
	shl.b64 	%rd886, %rd885, 1;
	add.s64 	%rd887, %rd867, %rd886;
	ld.u16 	%rs333, [%rd887];
	cvt.u32.u16	%r920, %rs333;
	add.s32 	%r921, %r919, %r920;
	cvt.s64.s32	%rd888, %r921;
	shl.b64 	%rd889, %rd888, 2;
	add.s64 	%rd890, %rd9, %rd889;
	ld.f32 	%f270, [%rd890];
	ld.f32 	%f271, [%SP+452];
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd864;
	.param .b32 param2;
	st.param.f32	[param2+0], %f267;
	.param .b32 param3;
	st.param.f32	[param3+0], %f268;
	.param .b32 param4;
	st.param.f32	[param4+0], %f269;
	.param .b32 param5;
	st.param.f32	[param5+0], %f270;
	.param .b32 param6;
	st.param.f32	[param6+0], %f271;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 56
tmp728:

BB43_46:
	.loc	1 359 1
	cvt.u32.u16	%r922, %rs5;
	ld.u16 	%rs334, [%SP+16];
	cvt.u32.u16	%r923, %rs334;
	mul.lo.s32 	%r924, %r923, 3;
	add.s32 	%r925, %r922, %r924;
	cvt.s64.s32	%rd891, %r925;
	shl.b64 	%rd892, %rd891, 1;
	mov.u64 	%rd893, cBoolModel;
	cvta.const.u64 	%rd894, %rd893;
	add.s64 	%rd895, %rd894, %rd892;
	ld.u16 	%rs335, [%rd895];
	setp.ne.s16	%p47, %rs335, 0;
	not.pred 	%p48, %p47;
	@%p48 bra 	BB43_48;
	bra.uni 	BB43_47;

BB43_47:
	add.u64 	%rd896, %SP, 420;
	.loc	1 359 1
tmp729:
	add.s64 	%rd897, %rd896, 16;
	cvt.u32.u16	%r926, %rs1;
	cvt.u32.u16	%r927, %rs28;
	mul.lo.s32 	%r928, %r926, %r927;
	ld.u16 	%rs336, [%SP+42];
	cvt.u32.u16	%r929, %rs336;
	mul.lo.s32 	%r930, %r929, 6;
	add.s32 	%r931, %r928, %r930;
	cvt.u64.u16	%rd898, %rs5;
	mov.u64 	%rd899, cSegToComp;
	cvta.const.u64 	%rd900, %rd899;
	shl.b64 	%rd901, %rd898, 1;
	add.s64 	%rd902, %rd900, %rd901;
	ld.u16 	%rs337, [%rd902];
	cvt.u32.u16	%r932, %rs337;
	add.s32 	%r933, %r931, %r932;
	cvt.s64.s32	%rd903, %r933;
	shl.b64 	%rd904, %rd903, 2;
	add.s64 	%rd905, %rd9, %rd904;
	ld.f32 	%f272, [%rd905];
	cvt.u32.u16	%r934, %rs1;
	cvt.u32.u16	%r935, %rs28;
	mul.lo.s32 	%r936, %r934, %r935;
	ld.u16 	%rs338, [%SP+42];
	cvt.u32.u16	%r937, %rs338;
	mul.lo.s32 	%r938, %r937, 7;
	add.s32 	%r939, %r936, %r938;
	cvt.u64.u16	%rd906, %rs5;
	shl.b64 	%rd907, %rd906, 1;
	add.s64 	%rd908, %rd900, %rd907;
	ld.u16 	%rs339, [%rd908];
	cvt.u32.u16	%r940, %rs339;
	add.s32 	%r941, %r939, %r940;
	cvt.s64.s32	%rd909, %r941;
	shl.b64 	%rd910, %rd909, 2;
	add.s64 	%rd911, %rd9, %rd910;
	ld.f32 	%f273, [%rd911];
	cvt.u32.u16	%r942, %rs1;
	cvt.u32.u16	%r943, %rs28;
	mul.lo.s32 	%r944, %r942, %r943;
	ld.u16 	%rs340, [%SP+42];
	cvt.u32.u16	%r945, %rs340;
	mul.lo.s32 	%r946, %r945, 8;
	add.s32 	%r947, %r944, %r946;
	cvt.u64.u16	%rd912, %rs5;
	shl.b64 	%rd913, %rd912, 1;
	add.s64 	%rd914, %rd900, %rd913;
	ld.u16 	%rs341, [%rd914];
	cvt.u32.u16	%r948, %rs341;
	add.s32 	%r949, %r947, %r948;
	cvt.s64.s32	%rd915, %r949;
	shl.b64 	%rd916, %rd915, 2;
	add.s64 	%rd917, %rd9, %rd916;
	ld.f32 	%f274, [%rd917];
	cvt.u32.u16	%r950, %rs1;
	cvt.u32.u16	%r951, %rs28;
	mul.lo.s32 	%r952, %r950, %r951;
	ld.u16 	%rs342, [%SP+42];
	cvt.u32.u16	%r953, %rs342;
	mul.lo.s32 	%r954, %r953, 9;
	add.s32 	%r955, %r952, %r954;
	cvt.u64.u16	%rd918, %rs5;
	shl.b64 	%rd919, %rd918, 1;
	add.s64 	%rd920, %rd900, %rd919;
	ld.u16 	%rs343, [%rd920];
	cvt.u32.u16	%r956, %rs343;
	add.s32 	%r957, %r955, %r956;
	cvt.s64.s32	%rd921, %r957;
	shl.b64 	%rd922, %rd921, 2;
	add.s64 	%rd923, %rd9, %rd922;
	ld.f32 	%f275, [%rd923];
	cvt.u32.u16	%r958, %rs1;
	cvt.u32.u16	%r959, %rs28;
	mul.lo.s32 	%r960, %r958, %r959;
	ld.u16 	%rs344, [%SP+42];
	cvt.u32.u16	%r961, %rs344;
	mul.lo.s32 	%r962, %r961, 10;
	add.s32 	%r963, %r960, %r962;
	cvt.u64.u16	%rd924, %rs5;
	shl.b64 	%rd925, %rd924, 1;
	add.s64 	%rd926, %rd900, %rd925;
	ld.u16 	%rs345, [%rd926];
	cvt.u32.u16	%r964, %rs345;
	add.s32 	%r965, %r963, %r964;
	cvt.s64.s32	%rd927, %r965;
	shl.b64 	%rd928, %rd927, 2;
	add.s64 	%rd929, %rd9, %rd928;
	ld.f32 	%f276, [%rd929];
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd897;
	.param .b32 param2;
	st.param.f32	[param2+0], %f272;
	.param .b32 param3;
	st.param.f32	[param3+0], %f273;
	.param .b32 param4;
	st.param.f32	[param4+0], %f274;
	.param .b32 param5;
	st.param.f32	[param5+0], %f275;
	.param .b32 param6;
	st.param.f32	[param6+0], %f276;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 57
tmp730:

BB43_48:
	.loc	1 359 1
	cvt.u32.u16	%r966, %rs5;
	ld.u16 	%rs346, [%SP+16];
	cvt.u32.u16	%r967, %rs346;
	mul.lo.s32 	%r968, %r967, 4;
	add.s32 	%r969, %r966, %r968;
	cvt.s64.s32	%rd930, %r969;
	shl.b64 	%rd931, %rd930, 1;
	mov.u64 	%rd932, cBoolModel;
	cvta.const.u64 	%rd933, %rd932;
	add.s64 	%rd934, %rd933, %rd931;
	ld.u16 	%rs347, [%rd934];
	setp.ne.s16	%p49, %rs347, 0;
	not.pred 	%p50, %p49;
	@%p50 bra 	BB43_50;
	bra.uni 	BB43_49;

BB43_49:
	add.u64 	%rd935, %SP, 420;
	.loc	1 359 1
tmp731:
	add.s64 	%rd936, %rd935, 20;
	cvt.u32.u16	%r970, %rs1;
	cvt.u32.u16	%r971, %rs28;
	mul.lo.s32 	%r972, %r970, %r971;
	ld.u16 	%rs348, [%SP+42];
	cvt.u32.u16	%r973, %rs348;
	mul.lo.s32 	%r974, %r973, 11;
	add.s32 	%r975, %r972, %r974;
	cvt.u64.u16	%rd937, %rs5;
	mov.u64 	%rd938, cSegToComp;
	cvta.const.u64 	%rd939, %rd938;
	shl.b64 	%rd940, %rd937, 1;
	add.s64 	%rd941, %rd939, %rd940;
	ld.u16 	%rs349, [%rd941];
	cvt.u32.u16	%r976, %rs349;
	add.s32 	%r977, %r975, %r976;
	cvt.s64.s32	%rd942, %r977;
	shl.b64 	%rd943, %rd942, 2;
	add.s64 	%rd944, %rd9, %rd943;
	ld.f32 	%f277, [%rd944];
	cvt.u32.u16	%r978, %rs1;
	cvt.u32.u16	%r979, %rs28;
	mul.lo.s32 	%r980, %r978, %r979;
	ld.u16 	%rs350, [%SP+42];
	cvt.u32.u16	%r981, %rs350;
	mul.lo.s32 	%r982, %r981, 12;
	add.s32 	%r983, %r980, %r982;
	cvt.u64.u16	%rd945, %rs5;
	shl.b64 	%rd946, %rd945, 1;
	add.s64 	%rd947, %rd939, %rd946;
	ld.u16 	%rs351, [%rd947];
	cvt.u32.u16	%r984, %rs351;
	add.s32 	%r985, %r983, %r984;
	cvt.s64.s32	%rd948, %r985;
	shl.b64 	%rd949, %rd948, 2;
	add.s64 	%rd950, %rd9, %rd949;
	ld.f32 	%f278, [%rd950];
	cvt.u32.u16	%r986, %rs1;
	cvt.u32.u16	%r987, %rs28;
	mul.lo.s32 	%r988, %r986, %r987;
	ld.u16 	%rs352, [%SP+42];
	cvt.u32.u16	%r989, %rs352;
	mul.lo.s32 	%r990, %r989, 13;
	add.s32 	%r991, %r988, %r990;
	cvt.u64.u16	%rd951, %rs5;
	shl.b64 	%rd952, %rd951, 1;
	add.s64 	%rd953, %rd939, %rd952;
	ld.u16 	%rs353, [%rd953];
	cvt.u32.u16	%r992, %rs353;
	add.s32 	%r993, %r991, %r992;
	cvt.s64.s32	%rd954, %r993;
	shl.b64 	%rd955, %rd954, 2;
	add.s64 	%rd956, %rd9, %rd955;
	ld.f32 	%f279, [%rd956];
	cvt.u32.u16	%r994, %rs1;
	cvt.u32.u16	%r995, %rs28;
	mul.lo.s32 	%r996, %r994, %r995;
	ld.u16 	%rs354, [%SP+42];
	cvt.u32.u16	%r997, %rs354;
	mul.lo.s32 	%r998, %r997, 14;
	add.s32 	%r999, %r996, %r998;
	cvt.u64.u16	%rd957, %rs5;
	shl.b64 	%rd958, %rd957, 1;
	add.s64 	%rd959, %rd939, %rd958;
	ld.u16 	%rs355, [%rd959];
	cvt.u32.u16	%r1000, %rs355;
	add.s32 	%r1001, %r999, %r1000;
	cvt.s64.s32	%rd960, %r1001;
	shl.b64 	%rd961, %rd960, 2;
	add.s64 	%rd962, %rd9, %rd961;
	ld.f32 	%f280, [%rd962];
	cvt.u32.u16	%r1002, %rs1;
	cvt.u32.u16	%r1003, %rs28;
	mul.lo.s32 	%r1004, %r1002, %r1003;
	ld.u16 	%rs356, [%SP+42];
	cvt.u32.u16	%r1005, %rs356;
	mul.lo.s32 	%r1006, %r1005, 15;
	add.s32 	%r1007, %r1004, %r1006;
	cvt.u64.u16	%rd963, %rs5;
	shl.b64 	%rd964, %rd963, 1;
	add.s64 	%rd965, %rd939, %rd964;
	ld.u16 	%rs357, [%rd965];
	cvt.u32.u16	%r1008, %rs357;
	add.s32 	%r1009, %r1007, %r1008;
	cvt.s64.s32	%rd966, %r1009;
	shl.b64 	%rd967, %rd966, 2;
	add.s64 	%rd968, %rd9, %rd967;
	ld.f32 	%f281, [%rd968];
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd936;
	.param .b32 param2;
	st.param.f32	[param2+0], %f277;
	.param .b32 param3;
	st.param.f32	[param3+0], %f278;
	.param .b32 param4;
	st.param.f32	[param4+0], %f279;
	.param .b32 param5;
	st.param.f32	[param5+0], %f280;
	.param .b32 param6;
	st.param.f32	[param6+0], %f281;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 58
tmp732:

BB43_50:
	.loc	1 359 1
	cvt.u32.u16	%r1010, %rs5;
	ld.u16 	%rs358, [%SP+16];
	cvt.u32.u16	%r1011, %rs358;
	mul.lo.s32 	%r1012, %r1011, 5;
	add.s32 	%r1013, %r1010, %r1012;
	cvt.s64.s32	%rd969, %r1013;
	shl.b64 	%rd970, %rd969, 1;
	mov.u64 	%rd971, cBoolModel;
	cvta.const.u64 	%rd972, %rd971;
	add.s64 	%rd973, %rd972, %rd970;
	ld.u16 	%rs359, [%rd973];
	setp.ne.s16	%p51, %rs359, 0;
	not.pred 	%p52, %p51;
	@%p52 bra 	BB43_52;
	bra.uni 	BB43_51;

BB43_51:
	add.u64 	%rd974, %SP, 420;
	.loc	1 359 1
tmp733:
	add.s64 	%rd975, %rd974, 24;
	add.s64 	%rd976, %rd974, 28;
	cvt.u32.u16	%r1014, %rs1;
	cvt.u32.u16	%r1015, %rs28;
	mul.lo.s32 	%r1016, %r1014, %r1015;
	ld.u16 	%rs360, [%SP+42];
	cvt.u32.u16	%r1017, %rs360;
	mul.lo.s32 	%r1018, %r1017, 16;
	add.s32 	%r1019, %r1016, %r1018;
	cvt.u64.u16	%rd977, %rs5;
	mov.u64 	%rd978, cSegToComp;
	cvta.const.u64 	%rd979, %rd978;
	shl.b64 	%rd980, %rd977, 1;
	add.s64 	%rd981, %rd979, %rd980;
	ld.u16 	%rs361, [%rd981];
	cvt.u32.u16	%r1020, %rs361;
	add.s32 	%r1021, %r1019, %r1020;
	cvt.s64.s32	%rd982, %r1021;
	shl.b64 	%rd983, %rd982, 2;
	add.s64 	%rd984, %rd9, %rd983;
	ld.f32 	%f282, [%rd984];
	cvt.u32.u16	%r1022, %rs1;
	cvt.u32.u16	%r1023, %rs28;
	mul.lo.s32 	%r1024, %r1022, %r1023;
	ld.u16 	%rs362, [%SP+42];
	cvt.u32.u16	%r1025, %rs362;
	mul.lo.s32 	%r1026, %r1025, 17;
	add.s32 	%r1027, %r1024, %r1026;
	cvt.u64.u16	%rd985, %rs5;
	shl.b64 	%rd986, %rd985, 1;
	add.s64 	%rd987, %rd979, %rd986;
	ld.u16 	%rs363, [%rd987];
	cvt.u32.u16	%r1028, %rs363;
	add.s32 	%r1029, %r1027, %r1028;
	cvt.s64.s32	%rd988, %r1029;
	shl.b64 	%rd989, %rd988, 2;
	add.s64 	%rd990, %rd9, %rd989;
	ld.f32 	%f283, [%rd990];
	cvt.u32.u16	%r1030, %rs1;
	cvt.u32.u16	%r1031, %rs28;
	mul.lo.s32 	%r1032, %r1030, %r1031;
	ld.u16 	%rs364, [%SP+42];
	cvt.u32.u16	%r1033, %rs364;
	mul.lo.s32 	%r1034, %r1033, 18;
	add.s32 	%r1035, %r1032, %r1034;
	cvt.u64.u16	%rd991, %rs5;
	shl.b64 	%rd992, %rd991, 1;
	add.s64 	%rd993, %rd979, %rd992;
	ld.u16 	%rs365, [%rd993];
	cvt.u32.u16	%r1036, %rs365;
	add.s32 	%r1037, %r1035, %r1036;
	cvt.s64.s32	%rd994, %r1037;
	shl.b64 	%rd995, %rd994, 2;
	add.s64 	%rd996, %rd9, %rd995;
	ld.f32 	%f284, [%rd996];
	cvt.u32.u16	%r1038, %rs1;
	cvt.u32.u16	%r1039, %rs28;
	mul.lo.s32 	%r1040, %r1038, %r1039;
	ld.u16 	%rs366, [%SP+42];
	cvt.u32.u16	%r1041, %rs366;
	mul.lo.s32 	%r1042, %r1041, 19;
	add.s32 	%r1043, %r1040, %r1042;
	cvt.u64.u16	%rd997, %rs5;
	shl.b64 	%rd998, %rd997, 1;
	add.s64 	%rd999, %rd979, %rd998;
	ld.u16 	%rs367, [%rd999];
	cvt.u32.u16	%r1044, %rs367;
	add.s32 	%r1045, %r1043, %r1044;
	cvt.s64.s32	%rd1000, %r1045;
	shl.b64 	%rd1001, %rd1000, 2;
	add.s64 	%rd1002, %rd9, %rd1001;
	ld.f32 	%f285, [%rd1002];
	cvt.u32.u16	%r1046, %rs1;
	cvt.u32.u16	%r1047, %rs28;
	mul.lo.s32 	%r1048, %r1046, %r1047;
	ld.u16 	%rs368, [%SP+42];
	cvt.u32.u16	%r1049, %rs368;
	mul.lo.s32 	%r1050, %r1049, 20;
	add.s32 	%r1051, %r1048, %r1050;
	cvt.u64.u16	%rd1003, %rs5;
	shl.b64 	%rd1004, %rd1003, 1;
	add.s64 	%rd1005, %rd979, %rd1004;
	ld.u16 	%rs369, [%rd1005];
	cvt.u32.u16	%r1052, %rs369;
	add.s32 	%r1053, %r1051, %r1052;
	cvt.s64.s32	%rd1006, %r1053;
	shl.b64 	%rd1007, %rd1006, 2;
	add.s64 	%rd1008, %rd9, %rd1007;
	ld.f32 	%f286, [%rd1008];
	cvt.u32.u16	%r1054, %rs1;
	cvt.u32.u16	%r1055, %rs28;
	mul.lo.s32 	%r1056, %r1054, %r1055;
	ld.u16 	%rs370, [%SP+42];
	cvt.u32.u16	%r1057, %rs370;
	mul.lo.s32 	%r1058, %r1057, 21;
	add.s32 	%r1059, %r1056, %r1058;
	cvt.u64.u16	%rd1009, %rs5;
	shl.b64 	%rd1010, %rd1009, 1;
	add.s64 	%rd1011, %rd979, %rd1010;
	ld.u16 	%rs371, [%rd1011];
	cvt.u32.u16	%r1060, %rs371;
	add.s32 	%r1061, %r1059, %r1060;
	cvt.s64.s32	%rd1012, %r1061;
	shl.b64 	%rd1013, %rd1012, 2;
	add.s64 	%rd1014, %rd9, %rd1013;
	ld.f32 	%f287, [%rd1014];
	cvt.u32.u16	%r1062, %rs1;
	cvt.u32.u16	%r1063, %rs28;
	mul.lo.s32 	%r1064, %r1062, %r1063;
	ld.u16 	%rs372, [%SP+42];
	cvt.u32.u16	%r1065, %rs372;
	mul.lo.s32 	%r1066, %r1065, 22;
	add.s32 	%r1067, %r1064, %r1066;
	cvt.u64.u16	%rd1015, %rs5;
	shl.b64 	%rd1016, %rd1015, 1;
	add.s64 	%rd1017, %rd979, %rd1016;
	ld.u16 	%rs373, [%rd1017];
	cvt.u32.u16	%r1068, %rs373;
	add.s32 	%r1069, %r1067, %r1068;
	cvt.s64.s32	%rd1018, %r1069;
	shl.b64 	%rd1019, %rd1018, 2;
	add.s64 	%rd1020, %rd9, %rd1019;
	ld.f32 	%f288, [%rd1020];
	cvt.u32.u16	%r1070, %rs1;
	cvt.u32.u16	%r1071, %rs28;
	mul.lo.s32 	%r1072, %r1070, %r1071;
	ld.u16 	%rs374, [%SP+42];
	cvt.u32.u16	%r1073, %rs374;
	mul.lo.s32 	%r1074, %r1073, 23;
	add.s32 	%r1075, %r1072, %r1074;
	cvt.u64.u16	%rd1021, %rs5;
	shl.b64 	%rd1022, %rd1021, 1;
	add.s64 	%rd1023, %rd979, %rd1022;
	ld.u16 	%rs375, [%rd1023];
	cvt.u32.u16	%r1076, %rs375;
	add.s32 	%r1077, %r1075, %r1076;
	cvt.s64.s32	%rd1024, %r1077;
	shl.b64 	%rd1025, %rd1024, 2;
	add.s64 	%rd1026, %rd9, %rd1025;
	ld.f32 	%f289, [%rd1026];
	cvt.u32.u16	%r1078, %rs1;
	cvt.u32.u16	%r1079, %rs28;
	mul.lo.s32 	%r1080, %r1078, %r1079;
	ld.u16 	%rs376, [%SP+42];
	cvt.u32.u16	%r1081, %rs376;
	mul.lo.s32 	%r1082, %r1081, 24;
	add.s32 	%r1083, %r1080, %r1082;
	cvt.u64.u16	%rd1027, %rs5;
	shl.b64 	%rd1028, %rd1027, 1;
	add.s64 	%rd1029, %rd979, %rd1028;
	ld.u16 	%rs377, [%rd1029];
	cvt.u32.u16	%r1084, %rs377;
	add.s32 	%r1085, %r1083, %r1084;
	cvt.s64.s32	%rd1030, %r1085;
	shl.b64 	%rd1031, %rd1030, 2;
	add.s64 	%rd1032, %rd9, %rd1031;
	ld.f32 	%f290, [%rd1032];
	cvt.u32.u16	%r1086, %rs1;
	cvt.u32.u16	%r1087, %rs28;
	mul.lo.s32 	%r1088, %r1086, %r1087;
	ld.u16 	%rs378, [%SP+42];
	cvt.u32.u16	%r1089, %rs378;
	mul.lo.s32 	%r1090, %r1089, 25;
	add.s32 	%r1091, %r1088, %r1090;
	cvt.u64.u16	%rd1033, %rs5;
	shl.b64 	%rd1034, %rd1033, 1;
	add.s64 	%rd1035, %rd979, %rd1034;
	ld.u16 	%rs379, [%rd1035];
	cvt.u32.u16	%r1092, %rs379;
	add.s32 	%r1093, %r1091, %r1092;
	cvt.s64.s32	%rd1036, %r1093;
	shl.b64 	%rd1037, %rd1036, 2;
	add.s64 	%rd1038, %rd9, %rd1037;
	ld.f32 	%f291, [%rd1038];
	cvt.u32.u16	%r1094, %rs1;
	cvt.u32.u16	%r1095, %rs28;
	mul.lo.s32 	%r1096, %r1094, %r1095;
	ld.u16 	%rs380, [%SP+42];
	cvt.u32.u16	%r1097, %rs380;
	mul.lo.s32 	%r1098, %r1097, 26;
	add.s32 	%r1099, %r1096, %r1098;
	cvt.u64.u16	%rd1039, %rs5;
	shl.b64 	%rd1040, %rd1039, 1;
	add.s64 	%rd1041, %rd979, %rd1040;
	ld.u16 	%rs381, [%rd1041];
	cvt.u32.u16	%r1100, %rs381;
	add.s32 	%r1101, %r1099, %r1100;
	cvt.s64.s32	%rd1042, %r1101;
	shl.b64 	%rd1043, %rd1042, 2;
	add.s64 	%rd1044, %rd9, %rd1043;
	ld.f32 	%f292, [%rd1044];
	cvt.u32.u16	%r1102, %rs1;
	cvt.u32.u16	%r1103, %rs28;
	mul.lo.s32 	%r1104, %r1102, %r1103;
	ld.u16 	%rs382, [%SP+42];
	cvt.u32.u16	%r1105, %rs382;
	mul.lo.s32 	%r1106, %r1105, 27;
	add.s32 	%r1107, %r1104, %r1106;
	cvt.u64.u16	%rd1045, %rs5;
	shl.b64 	%rd1046, %rd1045, 1;
	add.s64 	%rd1047, %rd979, %rd1046;
	ld.u16 	%rs383, [%rd1047];
	cvt.u32.u16	%r1108, %rs383;
	add.s32 	%r1109, %r1107, %r1108;
	cvt.s64.s32	%rd1048, %r1109;
	shl.b64 	%rd1049, %rd1048, 2;
	add.s64 	%rd1050, %rd9, %rd1049;
	ld.f32 	%f293, [%rd1050];
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1924;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd975;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd976;
	.param .b32 param3;
	st.param.f32	[param3+0], %f282;
	.param .b32 param4;
	st.param.f32	[param4+0], %f283;
	.param .b32 param5;
	st.param.f32	[param5+0], %f284;
	.param .b32 param6;
	st.param.f32	[param6+0], %f285;
	.param .b32 param7;
	st.param.f32	[param7+0], %f286;
	.param .b32 param8;
	st.param.f32	[param8+0], %f287;
	.param .b32 param9;
	st.param.f32	[param9+0], %f288;
	.param .b32 param10;
	st.param.f32	[param10+0], %f289;
	.param .b32 param11;
	st.param.f32	[param11+0], %f290;
	.param .b32 param12;
	st.param.f32	[param12+0], %f291;
	.param .b32 param13;
	st.param.f32	[param13+0], %f292;
	.param .b32 param14;
	st.param.f32	[param14+0], %f293;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 59
tmp734:

BB43_52:
	.loc	1 359 1
	cvt.u32.u16	%r1110, %rs6;
	ld.u16 	%rs384, [%SP+16];
	cvt.u32.u16	%r1111, %rs384;
	mul.lo.s32 	%r1112, %r1111, 0;
	add.s32 	%r1113, %r1110, %r1112;
	cvt.s64.s32	%rd1051, %r1113;
	shl.b64 	%rd1052, %rd1051, 1;
	mov.u64 	%rd1053, cBoolModel;
	cvta.const.u64 	%rd1054, %rd1053;
	add.s64 	%rd1055, %rd1054, %rd1052;
	ld.u16 	%rs385, [%rd1055];
	setp.ne.s16	%p53, %rs385, 0;
	not.pred 	%p54, %p53;
	@%p54 bra 	BB43_54;
	bra.uni 	BB43_53;

BB43_53:
	add.u64 	%rd1056, %SP, 460;
	.loc	1 359 1
tmp735:
	add.s64 	%rd1057, %rd1056, 4;
	cvt.u32.u16	%r1114, %rs1;
	cvt.u32.u16	%r1115, %rs28;
	mul.lo.s32 	%r1116, %r1114, %r1115;
	ld.u16 	%rs386, [%SP+42];
	cvt.u32.u16	%r1117, %rs386;
	mul.lo.s32 	%r1118, %r1117, 0;
	add.s32 	%r1119, %r1116, %r1118;
	cvt.u64.u16	%rd1058, %rs6;
	mov.u64 	%rd1059, cSegToComp;
	cvta.const.u64 	%rd1060, %rd1059;
	shl.b64 	%rd1061, %rd1058, 1;
	add.s64 	%rd1062, %rd1060, %rd1061;
	ld.u16 	%rs387, [%rd1062];
	cvt.u32.u16	%r1120, %rs387;
	add.s32 	%r1121, %r1119, %r1120;
	cvt.s64.s32	%rd1063, %r1121;
	shl.b64 	%rd1064, %rd1063, 2;
	add.s64 	%rd1065, %rd9, %rd1064;
	ld.f32 	%f294, [%rd1065];
	cvt.u32.u16	%r1122, %rs1;
	cvt.u32.u16	%r1123, %rs28;
	mul.lo.s32 	%r1124, %r1122, %r1123;
	ld.u16 	%rs388, [%SP+42];
	cvt.u32.u16	%r1125, %rs388;
	mul.lo.s32 	%r1126, %r1125, 1;
	add.s32 	%r1127, %r1124, %r1126;
	cvt.u64.u16	%rd1066, %rs6;
	shl.b64 	%rd1067, %rd1066, 1;
	add.s64 	%rd1068, %rd1060, %rd1067;
	ld.u16 	%rs389, [%rd1068];
	cvt.u32.u16	%r1128, %rs389;
	add.s32 	%r1129, %r1127, %r1128;
	cvt.s64.s32	%rd1069, %r1129;
	shl.b64 	%rd1070, %rd1069, 2;
	add.s64 	%rd1071, %rd9, %rd1070;
	ld.f32 	%f295, [%rd1071];
	ld.f32 	%f296, [%SP+492];
	add.s64 	%rd1072, %rd1056, 36;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1056;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1057;
	.param .b32 param3;
	st.param.f32	[param3+0], %f294;
	.param .b32 param4;
	st.param.f32	[param4+0], %f295;
	.param .b32 param5;
	st.param.f32	[param5+0], %f296;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1072;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 60
tmp736:

BB43_54:
	.loc	1 359 1
	cvt.u32.u16	%r1130, %rs6;
	ld.u16 	%rs390, [%SP+16];
	cvt.u32.u16	%r1131, %rs390;
	mul.lo.s32 	%r1132, %r1131, 1;
	add.s32 	%r1133, %r1130, %r1132;
	cvt.s64.s32	%rd1073, %r1133;
	shl.b64 	%rd1074, %rd1073, 1;
	mov.u64 	%rd1075, cBoolModel;
	cvta.const.u64 	%rd1076, %rd1075;
	add.s64 	%rd1077, %rd1076, %rd1074;
	ld.u16 	%rs391, [%rd1077];
	setp.ne.s16	%p55, %rs391, 0;
	not.pred 	%p56, %p55;
	@%p56 bra 	BB43_56;
	bra.uni 	BB43_55;

BB43_55:
	add.u64 	%rd1078, %SP, 460;
	.loc	1 359 1
tmp737:
	add.s64 	%rd1079, %rd1078, 8;
	ld.f32 	%f297, [%SP+496];
	add.s64 	%rd1080, %rd1078, 32;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1079;
	.param .b32 param2;
	st.param.f32	[param2+0], %f297;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1080;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 61
tmp738:

BB43_56:
	.loc	1 359 1
	cvt.u32.u16	%r1134, %rs6;
	ld.u16 	%rs392, [%SP+16];
	cvt.u32.u16	%r1135, %rs392;
	mul.lo.s32 	%r1136, %r1135, 2;
	add.s32 	%r1137, %r1134, %r1136;
	cvt.s64.s32	%rd1081, %r1137;
	shl.b64 	%rd1082, %rd1081, 1;
	mov.u64 	%rd1083, cBoolModel;
	cvta.const.u64 	%rd1084, %rd1083;
	add.s64 	%rd1085, %rd1084, %rd1082;
	ld.u16 	%rs393, [%rd1085];
	setp.ne.s16	%p57, %rs393, 0;
	not.pred 	%p58, %p57;
	@%p58 bra 	BB43_58;
	bra.uni 	BB43_57;

BB43_57:
	add.u64 	%rd1086, %SP, 460;
	.loc	1 359 1
tmp739:
	add.s64 	%rd1087, %rd1086, 12;
	cvt.u32.u16	%r1138, %rs1;
	cvt.u32.u16	%r1139, %rs28;
	mul.lo.s32 	%r1140, %r1138, %r1139;
	ld.u16 	%rs394, [%SP+42];
	cvt.u32.u16	%r1141, %rs394;
	mul.lo.s32 	%r1142, %r1141, 2;
	add.s32 	%r1143, %r1140, %r1142;
	cvt.u64.u16	%rd1088, %rs6;
	mov.u64 	%rd1089, cSegToComp;
	cvta.const.u64 	%rd1090, %rd1089;
	shl.b64 	%rd1091, %rd1088, 1;
	add.s64 	%rd1092, %rd1090, %rd1091;
	ld.u16 	%rs395, [%rd1092];
	cvt.u32.u16	%r1144, %rs395;
	add.s32 	%r1145, %r1143, %r1144;
	cvt.s64.s32	%rd1093, %r1145;
	shl.b64 	%rd1094, %rd1093, 2;
	add.s64 	%rd1095, %rd9, %rd1094;
	ld.f32 	%f298, [%rd1095];
	cvt.u32.u16	%r1146, %rs1;
	cvt.u32.u16	%r1147, %rs28;
	mul.lo.s32 	%r1148, %r1146, %r1147;
	ld.u16 	%rs396, [%SP+42];
	cvt.u32.u16	%r1149, %rs396;
	mul.lo.s32 	%r1150, %r1149, 3;
	add.s32 	%r1151, %r1148, %r1150;
	cvt.u64.u16	%rd1096, %rs6;
	shl.b64 	%rd1097, %rd1096, 1;
	add.s64 	%rd1098, %rd1090, %rd1097;
	ld.u16 	%rs397, [%rd1098];
	cvt.u32.u16	%r1152, %rs397;
	add.s32 	%r1153, %r1151, %r1152;
	cvt.s64.s32	%rd1099, %r1153;
	shl.b64 	%rd1100, %rd1099, 2;
	add.s64 	%rd1101, %rd9, %rd1100;
	ld.f32 	%f299, [%rd1101];
	cvt.u32.u16	%r1154, %rs1;
	cvt.u32.u16	%r1155, %rs28;
	mul.lo.s32 	%r1156, %r1154, %r1155;
	ld.u16 	%rs398, [%SP+42];
	cvt.u32.u16	%r1157, %rs398;
	mul.lo.s32 	%r1158, %r1157, 4;
	add.s32 	%r1159, %r1156, %r1158;
	cvt.u64.u16	%rd1102, %rs6;
	shl.b64 	%rd1103, %rd1102, 1;
	add.s64 	%rd1104, %rd1090, %rd1103;
	ld.u16 	%rs399, [%rd1104];
	cvt.u32.u16	%r1160, %rs399;
	add.s32 	%r1161, %r1159, %r1160;
	cvt.s64.s32	%rd1105, %r1161;
	shl.b64 	%rd1106, %rd1105, 2;
	add.s64 	%rd1107, %rd9, %rd1106;
	ld.f32 	%f300, [%rd1107];
	cvt.u32.u16	%r1162, %rs1;
	cvt.u32.u16	%r1163, %rs28;
	mul.lo.s32 	%r1164, %r1162, %r1163;
	ld.u16 	%rs400, [%SP+42];
	cvt.u32.u16	%r1165, %rs400;
	mul.lo.s32 	%r1166, %r1165, 5;
	add.s32 	%r1167, %r1164, %r1166;
	cvt.u64.u16	%rd1108, %rs6;
	shl.b64 	%rd1109, %rd1108, 1;
	add.s64 	%rd1110, %rd1090, %rd1109;
	ld.u16 	%rs401, [%rd1110];
	cvt.u32.u16	%r1168, %rs401;
	add.s32 	%r1169, %r1167, %r1168;
	cvt.s64.s32	%rd1111, %r1169;
	shl.b64 	%rd1112, %rd1111, 2;
	add.s64 	%rd1113, %rd9, %rd1112;
	ld.f32 	%f301, [%rd1113];
	ld.f32 	%f302, [%SP+492];
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1087;
	.param .b32 param2;
	st.param.f32	[param2+0], %f298;
	.param .b32 param3;
	st.param.f32	[param3+0], %f299;
	.param .b32 param4;
	st.param.f32	[param4+0], %f300;
	.param .b32 param5;
	st.param.f32	[param5+0], %f301;
	.param .b32 param6;
	st.param.f32	[param6+0], %f302;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 62
tmp740:

BB43_58:
	.loc	1 359 1
	cvt.u32.u16	%r1170, %rs6;
	ld.u16 	%rs402, [%SP+16];
	cvt.u32.u16	%r1171, %rs402;
	mul.lo.s32 	%r1172, %r1171, 3;
	add.s32 	%r1173, %r1170, %r1172;
	cvt.s64.s32	%rd1114, %r1173;
	shl.b64 	%rd1115, %rd1114, 1;
	mov.u64 	%rd1116, cBoolModel;
	cvta.const.u64 	%rd1117, %rd1116;
	add.s64 	%rd1118, %rd1117, %rd1115;
	ld.u16 	%rs403, [%rd1118];
	setp.ne.s16	%p59, %rs403, 0;
	not.pred 	%p60, %p59;
	@%p60 bra 	BB43_60;
	bra.uni 	BB43_59;

BB43_59:
	add.u64 	%rd1119, %SP, 460;
	.loc	1 359 1
tmp741:
	add.s64 	%rd1120, %rd1119, 16;
	cvt.u32.u16	%r1174, %rs1;
	cvt.u32.u16	%r1175, %rs28;
	mul.lo.s32 	%r1176, %r1174, %r1175;
	ld.u16 	%rs404, [%SP+42];
	cvt.u32.u16	%r1177, %rs404;
	mul.lo.s32 	%r1178, %r1177, 6;
	add.s32 	%r1179, %r1176, %r1178;
	cvt.u64.u16	%rd1121, %rs6;
	mov.u64 	%rd1122, cSegToComp;
	cvta.const.u64 	%rd1123, %rd1122;
	shl.b64 	%rd1124, %rd1121, 1;
	add.s64 	%rd1125, %rd1123, %rd1124;
	ld.u16 	%rs405, [%rd1125];
	cvt.u32.u16	%r1180, %rs405;
	add.s32 	%r1181, %r1179, %r1180;
	cvt.s64.s32	%rd1126, %r1181;
	shl.b64 	%rd1127, %rd1126, 2;
	add.s64 	%rd1128, %rd9, %rd1127;
	ld.f32 	%f303, [%rd1128];
	cvt.u32.u16	%r1182, %rs1;
	cvt.u32.u16	%r1183, %rs28;
	mul.lo.s32 	%r1184, %r1182, %r1183;
	ld.u16 	%rs406, [%SP+42];
	cvt.u32.u16	%r1185, %rs406;
	mul.lo.s32 	%r1186, %r1185, 7;
	add.s32 	%r1187, %r1184, %r1186;
	cvt.u64.u16	%rd1129, %rs6;
	shl.b64 	%rd1130, %rd1129, 1;
	add.s64 	%rd1131, %rd1123, %rd1130;
	ld.u16 	%rs407, [%rd1131];
	cvt.u32.u16	%r1188, %rs407;
	add.s32 	%r1189, %r1187, %r1188;
	cvt.s64.s32	%rd1132, %r1189;
	shl.b64 	%rd1133, %rd1132, 2;
	add.s64 	%rd1134, %rd9, %rd1133;
	ld.f32 	%f304, [%rd1134];
	cvt.u32.u16	%r1190, %rs1;
	cvt.u32.u16	%r1191, %rs28;
	mul.lo.s32 	%r1192, %r1190, %r1191;
	ld.u16 	%rs408, [%SP+42];
	cvt.u32.u16	%r1193, %rs408;
	mul.lo.s32 	%r1194, %r1193, 8;
	add.s32 	%r1195, %r1192, %r1194;
	cvt.u64.u16	%rd1135, %rs6;
	shl.b64 	%rd1136, %rd1135, 1;
	add.s64 	%rd1137, %rd1123, %rd1136;
	ld.u16 	%rs409, [%rd1137];
	cvt.u32.u16	%r1196, %rs409;
	add.s32 	%r1197, %r1195, %r1196;
	cvt.s64.s32	%rd1138, %r1197;
	shl.b64 	%rd1139, %rd1138, 2;
	add.s64 	%rd1140, %rd9, %rd1139;
	ld.f32 	%f305, [%rd1140];
	cvt.u32.u16	%r1198, %rs1;
	cvt.u32.u16	%r1199, %rs28;
	mul.lo.s32 	%r1200, %r1198, %r1199;
	ld.u16 	%rs410, [%SP+42];
	cvt.u32.u16	%r1201, %rs410;
	mul.lo.s32 	%r1202, %r1201, 9;
	add.s32 	%r1203, %r1200, %r1202;
	cvt.u64.u16	%rd1141, %rs6;
	shl.b64 	%rd1142, %rd1141, 1;
	add.s64 	%rd1143, %rd1123, %rd1142;
	ld.u16 	%rs411, [%rd1143];
	cvt.u32.u16	%r1204, %rs411;
	add.s32 	%r1205, %r1203, %r1204;
	cvt.s64.s32	%rd1144, %r1205;
	shl.b64 	%rd1145, %rd1144, 2;
	add.s64 	%rd1146, %rd9, %rd1145;
	ld.f32 	%f306, [%rd1146];
	cvt.u32.u16	%r1206, %rs1;
	cvt.u32.u16	%r1207, %rs28;
	mul.lo.s32 	%r1208, %r1206, %r1207;
	ld.u16 	%rs412, [%SP+42];
	cvt.u32.u16	%r1209, %rs412;
	mul.lo.s32 	%r1210, %r1209, 10;
	add.s32 	%r1211, %r1208, %r1210;
	cvt.u64.u16	%rd1147, %rs6;
	shl.b64 	%rd1148, %rd1147, 1;
	add.s64 	%rd1149, %rd1123, %rd1148;
	ld.u16 	%rs413, [%rd1149];
	cvt.u32.u16	%r1212, %rs413;
	add.s32 	%r1213, %r1211, %r1212;
	cvt.s64.s32	%rd1150, %r1213;
	shl.b64 	%rd1151, %rd1150, 2;
	add.s64 	%rd1152, %rd9, %rd1151;
	ld.f32 	%f307, [%rd1152];
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1120;
	.param .b32 param2;
	st.param.f32	[param2+0], %f303;
	.param .b32 param3;
	st.param.f32	[param3+0], %f304;
	.param .b32 param4;
	st.param.f32	[param4+0], %f305;
	.param .b32 param5;
	st.param.f32	[param5+0], %f306;
	.param .b32 param6;
	st.param.f32	[param6+0], %f307;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 63
tmp742:

BB43_60:
	.loc	1 359 1
	cvt.u32.u16	%r1214, %rs6;
	ld.u16 	%rs414, [%SP+16];
	cvt.u32.u16	%r1215, %rs414;
	mul.lo.s32 	%r1216, %r1215, 4;
	add.s32 	%r1217, %r1214, %r1216;
	cvt.s64.s32	%rd1153, %r1217;
	shl.b64 	%rd1154, %rd1153, 1;
	mov.u64 	%rd1155, cBoolModel;
	cvta.const.u64 	%rd1156, %rd1155;
	add.s64 	%rd1157, %rd1156, %rd1154;
	ld.u16 	%rs415, [%rd1157];
	setp.ne.s16	%p61, %rs415, 0;
	not.pred 	%p62, %p61;
	@%p62 bra 	BB43_62;
	bra.uni 	BB43_61;

BB43_61:
	add.u64 	%rd1158, %SP, 460;
	.loc	1 359 1
tmp743:
	add.s64 	%rd1159, %rd1158, 20;
	cvt.u32.u16	%r1218, %rs1;
	cvt.u32.u16	%r1219, %rs28;
	mul.lo.s32 	%r1220, %r1218, %r1219;
	ld.u16 	%rs416, [%SP+42];
	cvt.u32.u16	%r1221, %rs416;
	mul.lo.s32 	%r1222, %r1221, 11;
	add.s32 	%r1223, %r1220, %r1222;
	cvt.u64.u16	%rd1160, %rs6;
	mov.u64 	%rd1161, cSegToComp;
	cvta.const.u64 	%rd1162, %rd1161;
	shl.b64 	%rd1163, %rd1160, 1;
	add.s64 	%rd1164, %rd1162, %rd1163;
	ld.u16 	%rs417, [%rd1164];
	cvt.u32.u16	%r1224, %rs417;
	add.s32 	%r1225, %r1223, %r1224;
	cvt.s64.s32	%rd1165, %r1225;
	shl.b64 	%rd1166, %rd1165, 2;
	add.s64 	%rd1167, %rd9, %rd1166;
	ld.f32 	%f308, [%rd1167];
	cvt.u32.u16	%r1226, %rs1;
	cvt.u32.u16	%r1227, %rs28;
	mul.lo.s32 	%r1228, %r1226, %r1227;
	ld.u16 	%rs418, [%SP+42];
	cvt.u32.u16	%r1229, %rs418;
	mul.lo.s32 	%r1230, %r1229, 12;
	add.s32 	%r1231, %r1228, %r1230;
	cvt.u64.u16	%rd1168, %rs6;
	shl.b64 	%rd1169, %rd1168, 1;
	add.s64 	%rd1170, %rd1162, %rd1169;
	ld.u16 	%rs419, [%rd1170];
	cvt.u32.u16	%r1232, %rs419;
	add.s32 	%r1233, %r1231, %r1232;
	cvt.s64.s32	%rd1171, %r1233;
	shl.b64 	%rd1172, %rd1171, 2;
	add.s64 	%rd1173, %rd9, %rd1172;
	ld.f32 	%f309, [%rd1173];
	cvt.u32.u16	%r1234, %rs1;
	cvt.u32.u16	%r1235, %rs28;
	mul.lo.s32 	%r1236, %r1234, %r1235;
	ld.u16 	%rs420, [%SP+42];
	cvt.u32.u16	%r1237, %rs420;
	mul.lo.s32 	%r1238, %r1237, 13;
	add.s32 	%r1239, %r1236, %r1238;
	cvt.u64.u16	%rd1174, %rs6;
	shl.b64 	%rd1175, %rd1174, 1;
	add.s64 	%rd1176, %rd1162, %rd1175;
	ld.u16 	%rs421, [%rd1176];
	cvt.u32.u16	%r1240, %rs421;
	add.s32 	%r1241, %r1239, %r1240;
	cvt.s64.s32	%rd1177, %r1241;
	shl.b64 	%rd1178, %rd1177, 2;
	add.s64 	%rd1179, %rd9, %rd1178;
	ld.f32 	%f310, [%rd1179];
	cvt.u32.u16	%r1242, %rs1;
	cvt.u32.u16	%r1243, %rs28;
	mul.lo.s32 	%r1244, %r1242, %r1243;
	ld.u16 	%rs422, [%SP+42];
	cvt.u32.u16	%r1245, %rs422;
	mul.lo.s32 	%r1246, %r1245, 14;
	add.s32 	%r1247, %r1244, %r1246;
	cvt.u64.u16	%rd1180, %rs6;
	shl.b64 	%rd1181, %rd1180, 1;
	add.s64 	%rd1182, %rd1162, %rd1181;
	ld.u16 	%rs423, [%rd1182];
	cvt.u32.u16	%r1248, %rs423;
	add.s32 	%r1249, %r1247, %r1248;
	cvt.s64.s32	%rd1183, %r1249;
	shl.b64 	%rd1184, %rd1183, 2;
	add.s64 	%rd1185, %rd9, %rd1184;
	ld.f32 	%f311, [%rd1185];
	cvt.u32.u16	%r1250, %rs1;
	cvt.u32.u16	%r1251, %rs28;
	mul.lo.s32 	%r1252, %r1250, %r1251;
	ld.u16 	%rs424, [%SP+42];
	cvt.u32.u16	%r1253, %rs424;
	mul.lo.s32 	%r1254, %r1253, 15;
	add.s32 	%r1255, %r1252, %r1254;
	cvt.u64.u16	%rd1186, %rs6;
	shl.b64 	%rd1187, %rd1186, 1;
	add.s64 	%rd1188, %rd1162, %rd1187;
	ld.u16 	%rs425, [%rd1188];
	cvt.u32.u16	%r1256, %rs425;
	add.s32 	%r1257, %r1255, %r1256;
	cvt.s64.s32	%rd1189, %r1257;
	shl.b64 	%rd1190, %rd1189, 2;
	add.s64 	%rd1191, %rd9, %rd1190;
	ld.f32 	%f312, [%rd1191];
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1159;
	.param .b32 param2;
	st.param.f32	[param2+0], %f308;
	.param .b32 param3;
	st.param.f32	[param3+0], %f309;
	.param .b32 param4;
	st.param.f32	[param4+0], %f310;
	.param .b32 param5;
	st.param.f32	[param5+0], %f311;
	.param .b32 param6;
	st.param.f32	[param6+0], %f312;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 64
tmp744:

BB43_62:
	.loc	1 359 1
	cvt.u32.u16	%r1258, %rs6;
	ld.u16 	%rs426, [%SP+16];
	cvt.u32.u16	%r1259, %rs426;
	mul.lo.s32 	%r1260, %r1259, 5;
	add.s32 	%r1261, %r1258, %r1260;
	cvt.s64.s32	%rd1192, %r1261;
	shl.b64 	%rd1193, %rd1192, 1;
	mov.u64 	%rd1194, cBoolModel;
	cvta.const.u64 	%rd1195, %rd1194;
	add.s64 	%rd1196, %rd1195, %rd1193;
	ld.u16 	%rs427, [%rd1196];
	setp.ne.s16	%p63, %rs427, 0;
	not.pred 	%p64, %p63;
	@%p64 bra 	BB43_64;
	bra.uni 	BB43_63;

BB43_63:
	add.u64 	%rd1197, %SP, 460;
	.loc	1 359 1
tmp745:
	add.s64 	%rd1198, %rd1197, 24;
	add.s64 	%rd1199, %rd1197, 28;
	cvt.u32.u16	%r1262, %rs1;
	cvt.u32.u16	%r1263, %rs28;
	mul.lo.s32 	%r1264, %r1262, %r1263;
	ld.u16 	%rs428, [%SP+42];
	cvt.u32.u16	%r1265, %rs428;
	mul.lo.s32 	%r1266, %r1265, 16;
	add.s32 	%r1267, %r1264, %r1266;
	cvt.u64.u16	%rd1200, %rs6;
	mov.u64 	%rd1201, cSegToComp;
	cvta.const.u64 	%rd1202, %rd1201;
	shl.b64 	%rd1203, %rd1200, 1;
	add.s64 	%rd1204, %rd1202, %rd1203;
	ld.u16 	%rs429, [%rd1204];
	cvt.u32.u16	%r1268, %rs429;
	add.s32 	%r1269, %r1267, %r1268;
	cvt.s64.s32	%rd1205, %r1269;
	shl.b64 	%rd1206, %rd1205, 2;
	add.s64 	%rd1207, %rd9, %rd1206;
	ld.f32 	%f313, [%rd1207];
	cvt.u32.u16	%r1270, %rs1;
	cvt.u32.u16	%r1271, %rs28;
	mul.lo.s32 	%r1272, %r1270, %r1271;
	ld.u16 	%rs430, [%SP+42];
	cvt.u32.u16	%r1273, %rs430;
	mul.lo.s32 	%r1274, %r1273, 17;
	add.s32 	%r1275, %r1272, %r1274;
	cvt.u64.u16	%rd1208, %rs6;
	shl.b64 	%rd1209, %rd1208, 1;
	add.s64 	%rd1210, %rd1202, %rd1209;
	ld.u16 	%rs431, [%rd1210];
	cvt.u32.u16	%r1276, %rs431;
	add.s32 	%r1277, %r1275, %r1276;
	cvt.s64.s32	%rd1211, %r1277;
	shl.b64 	%rd1212, %rd1211, 2;
	add.s64 	%rd1213, %rd9, %rd1212;
	ld.f32 	%f314, [%rd1213];
	cvt.u32.u16	%r1278, %rs1;
	cvt.u32.u16	%r1279, %rs28;
	mul.lo.s32 	%r1280, %r1278, %r1279;
	ld.u16 	%rs432, [%SP+42];
	cvt.u32.u16	%r1281, %rs432;
	mul.lo.s32 	%r1282, %r1281, 18;
	add.s32 	%r1283, %r1280, %r1282;
	cvt.u64.u16	%rd1214, %rs6;
	shl.b64 	%rd1215, %rd1214, 1;
	add.s64 	%rd1216, %rd1202, %rd1215;
	ld.u16 	%rs433, [%rd1216];
	cvt.u32.u16	%r1284, %rs433;
	add.s32 	%r1285, %r1283, %r1284;
	cvt.s64.s32	%rd1217, %r1285;
	shl.b64 	%rd1218, %rd1217, 2;
	add.s64 	%rd1219, %rd9, %rd1218;
	ld.f32 	%f315, [%rd1219];
	cvt.u32.u16	%r1286, %rs1;
	cvt.u32.u16	%r1287, %rs28;
	mul.lo.s32 	%r1288, %r1286, %r1287;
	ld.u16 	%rs434, [%SP+42];
	cvt.u32.u16	%r1289, %rs434;
	mul.lo.s32 	%r1290, %r1289, 19;
	add.s32 	%r1291, %r1288, %r1290;
	cvt.u64.u16	%rd1220, %rs6;
	shl.b64 	%rd1221, %rd1220, 1;
	add.s64 	%rd1222, %rd1202, %rd1221;
	ld.u16 	%rs435, [%rd1222];
	cvt.u32.u16	%r1292, %rs435;
	add.s32 	%r1293, %r1291, %r1292;
	cvt.s64.s32	%rd1223, %r1293;
	shl.b64 	%rd1224, %rd1223, 2;
	add.s64 	%rd1225, %rd9, %rd1224;
	ld.f32 	%f316, [%rd1225];
	cvt.u32.u16	%r1294, %rs1;
	cvt.u32.u16	%r1295, %rs28;
	mul.lo.s32 	%r1296, %r1294, %r1295;
	ld.u16 	%rs436, [%SP+42];
	cvt.u32.u16	%r1297, %rs436;
	mul.lo.s32 	%r1298, %r1297, 20;
	add.s32 	%r1299, %r1296, %r1298;
	cvt.u64.u16	%rd1226, %rs6;
	shl.b64 	%rd1227, %rd1226, 1;
	add.s64 	%rd1228, %rd1202, %rd1227;
	ld.u16 	%rs437, [%rd1228];
	cvt.u32.u16	%r1300, %rs437;
	add.s32 	%r1301, %r1299, %r1300;
	cvt.s64.s32	%rd1229, %r1301;
	shl.b64 	%rd1230, %rd1229, 2;
	add.s64 	%rd1231, %rd9, %rd1230;
	ld.f32 	%f317, [%rd1231];
	cvt.u32.u16	%r1302, %rs1;
	cvt.u32.u16	%r1303, %rs28;
	mul.lo.s32 	%r1304, %r1302, %r1303;
	ld.u16 	%rs438, [%SP+42];
	cvt.u32.u16	%r1305, %rs438;
	mul.lo.s32 	%r1306, %r1305, 21;
	add.s32 	%r1307, %r1304, %r1306;
	cvt.u64.u16	%rd1232, %rs6;
	shl.b64 	%rd1233, %rd1232, 1;
	add.s64 	%rd1234, %rd1202, %rd1233;
	ld.u16 	%rs439, [%rd1234];
	cvt.u32.u16	%r1308, %rs439;
	add.s32 	%r1309, %r1307, %r1308;
	cvt.s64.s32	%rd1235, %r1309;
	shl.b64 	%rd1236, %rd1235, 2;
	add.s64 	%rd1237, %rd9, %rd1236;
	ld.f32 	%f318, [%rd1237];
	cvt.u32.u16	%r1310, %rs1;
	cvt.u32.u16	%r1311, %rs28;
	mul.lo.s32 	%r1312, %r1310, %r1311;
	ld.u16 	%rs440, [%SP+42];
	cvt.u32.u16	%r1313, %rs440;
	mul.lo.s32 	%r1314, %r1313, 22;
	add.s32 	%r1315, %r1312, %r1314;
	cvt.u64.u16	%rd1238, %rs6;
	shl.b64 	%rd1239, %rd1238, 1;
	add.s64 	%rd1240, %rd1202, %rd1239;
	ld.u16 	%rs441, [%rd1240];
	cvt.u32.u16	%r1316, %rs441;
	add.s32 	%r1317, %r1315, %r1316;
	cvt.s64.s32	%rd1241, %r1317;
	shl.b64 	%rd1242, %rd1241, 2;
	add.s64 	%rd1243, %rd9, %rd1242;
	ld.f32 	%f319, [%rd1243];
	cvt.u32.u16	%r1318, %rs1;
	cvt.u32.u16	%r1319, %rs28;
	mul.lo.s32 	%r1320, %r1318, %r1319;
	ld.u16 	%rs442, [%SP+42];
	cvt.u32.u16	%r1321, %rs442;
	mul.lo.s32 	%r1322, %r1321, 23;
	add.s32 	%r1323, %r1320, %r1322;
	cvt.u64.u16	%rd1244, %rs6;
	shl.b64 	%rd1245, %rd1244, 1;
	add.s64 	%rd1246, %rd1202, %rd1245;
	ld.u16 	%rs443, [%rd1246];
	cvt.u32.u16	%r1324, %rs443;
	add.s32 	%r1325, %r1323, %r1324;
	cvt.s64.s32	%rd1247, %r1325;
	shl.b64 	%rd1248, %rd1247, 2;
	add.s64 	%rd1249, %rd9, %rd1248;
	ld.f32 	%f320, [%rd1249];
	cvt.u32.u16	%r1326, %rs1;
	cvt.u32.u16	%r1327, %rs28;
	mul.lo.s32 	%r1328, %r1326, %r1327;
	ld.u16 	%rs444, [%SP+42];
	cvt.u32.u16	%r1329, %rs444;
	mul.lo.s32 	%r1330, %r1329, 24;
	add.s32 	%r1331, %r1328, %r1330;
	cvt.u64.u16	%rd1250, %rs6;
	shl.b64 	%rd1251, %rd1250, 1;
	add.s64 	%rd1252, %rd1202, %rd1251;
	ld.u16 	%rs445, [%rd1252];
	cvt.u32.u16	%r1332, %rs445;
	add.s32 	%r1333, %r1331, %r1332;
	cvt.s64.s32	%rd1253, %r1333;
	shl.b64 	%rd1254, %rd1253, 2;
	add.s64 	%rd1255, %rd9, %rd1254;
	ld.f32 	%f321, [%rd1255];
	cvt.u32.u16	%r1334, %rs1;
	cvt.u32.u16	%r1335, %rs28;
	mul.lo.s32 	%r1336, %r1334, %r1335;
	ld.u16 	%rs446, [%SP+42];
	cvt.u32.u16	%r1337, %rs446;
	mul.lo.s32 	%r1338, %r1337, 25;
	add.s32 	%r1339, %r1336, %r1338;
	cvt.u64.u16	%rd1256, %rs6;
	shl.b64 	%rd1257, %rd1256, 1;
	add.s64 	%rd1258, %rd1202, %rd1257;
	ld.u16 	%rs447, [%rd1258];
	cvt.u32.u16	%r1340, %rs447;
	add.s32 	%r1341, %r1339, %r1340;
	cvt.s64.s32	%rd1259, %r1341;
	shl.b64 	%rd1260, %rd1259, 2;
	add.s64 	%rd1261, %rd9, %rd1260;
	ld.f32 	%f322, [%rd1261];
	cvt.u32.u16	%r1342, %rs1;
	cvt.u32.u16	%r1343, %rs28;
	mul.lo.s32 	%r1344, %r1342, %r1343;
	ld.u16 	%rs448, [%SP+42];
	cvt.u32.u16	%r1345, %rs448;
	mul.lo.s32 	%r1346, %r1345, 26;
	add.s32 	%r1347, %r1344, %r1346;
	cvt.u64.u16	%rd1262, %rs6;
	shl.b64 	%rd1263, %rd1262, 1;
	add.s64 	%rd1264, %rd1202, %rd1263;
	ld.u16 	%rs449, [%rd1264];
	cvt.u32.u16	%r1348, %rs449;
	add.s32 	%r1349, %r1347, %r1348;
	cvt.s64.s32	%rd1265, %r1349;
	shl.b64 	%rd1266, %rd1265, 2;
	add.s64 	%rd1267, %rd9, %rd1266;
	ld.f32 	%f323, [%rd1267];
	cvt.u32.u16	%r1350, %rs1;
	cvt.u32.u16	%r1351, %rs28;
	mul.lo.s32 	%r1352, %r1350, %r1351;
	ld.u16 	%rs450, [%SP+42];
	cvt.u32.u16	%r1353, %rs450;
	mul.lo.s32 	%r1354, %r1353, 27;
	add.s32 	%r1355, %r1352, %r1354;
	cvt.u64.u16	%rd1268, %rs6;
	shl.b64 	%rd1269, %rd1268, 1;
	add.s64 	%rd1270, %rd1202, %rd1269;
	ld.u16 	%rs451, [%rd1270];
	cvt.u32.u16	%r1356, %rs451;
	add.s32 	%r1357, %r1355, %r1356;
	cvt.s64.s32	%rd1271, %r1357;
	shl.b64 	%rd1272, %rd1271, 2;
	add.s64 	%rd1273, %rd9, %rd1272;
	ld.f32 	%f324, [%rd1273];
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1926;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1198;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1199;
	.param .b32 param3;
	st.param.f32	[param3+0], %f313;
	.param .b32 param4;
	st.param.f32	[param4+0], %f314;
	.param .b32 param5;
	st.param.f32	[param5+0], %f315;
	.param .b32 param6;
	st.param.f32	[param6+0], %f316;
	.param .b32 param7;
	st.param.f32	[param7+0], %f317;
	.param .b32 param8;
	st.param.f32	[param8+0], %f318;
	.param .b32 param9;
	st.param.f32	[param9+0], %f319;
	.param .b32 param10;
	st.param.f32	[param10+0], %f320;
	.param .b32 param11;
	st.param.f32	[param11+0], %f321;
	.param .b32 param12;
	st.param.f32	[param12+0], %f322;
	.param .b32 param13;
	st.param.f32	[param13+0], %f323;
	.param .b32 param14;
	st.param.f32	[param14+0], %f324;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 65
tmp746:

BB43_64:
	.loc	1 359 1
	cvt.u32.u16	%r1358, %rs7;
	ld.u16 	%rs452, [%SP+16];
	cvt.u32.u16	%r1359, %rs452;
	mul.lo.s32 	%r1360, %r1359, 0;
	add.s32 	%r1361, %r1358, %r1360;
	cvt.s64.s32	%rd1274, %r1361;
	shl.b64 	%rd1275, %rd1274, 1;
	mov.u64 	%rd1276, cBoolModel;
	cvta.const.u64 	%rd1277, %rd1276;
	add.s64 	%rd1278, %rd1277, %rd1275;
	ld.u16 	%rs453, [%rd1278];
	setp.ne.s16	%p65, %rs453, 0;
	not.pred 	%p66, %p65;
	@%p66 bra 	BB43_66;
	bra.uni 	BB43_65;

BB43_65:
	add.u64 	%rd1279, %SP, 500;
	.loc	1 359 1
tmp747:
	add.s64 	%rd1280, %rd1279, 4;
	cvt.u32.u16	%r1362, %rs1;
	cvt.u32.u16	%r1363, %rs28;
	mul.lo.s32 	%r1364, %r1362, %r1363;
	ld.u16 	%rs454, [%SP+42];
	cvt.u32.u16	%r1365, %rs454;
	mul.lo.s32 	%r1366, %r1365, 0;
	add.s32 	%r1367, %r1364, %r1366;
	cvt.u64.u16	%rd1281, %rs7;
	mov.u64 	%rd1282, cSegToComp;
	cvta.const.u64 	%rd1283, %rd1282;
	shl.b64 	%rd1284, %rd1281, 1;
	add.s64 	%rd1285, %rd1283, %rd1284;
	ld.u16 	%rs455, [%rd1285];
	cvt.u32.u16	%r1368, %rs455;
	add.s32 	%r1369, %r1367, %r1368;
	cvt.s64.s32	%rd1286, %r1369;
	shl.b64 	%rd1287, %rd1286, 2;
	add.s64 	%rd1288, %rd9, %rd1287;
	ld.f32 	%f325, [%rd1288];
	cvt.u32.u16	%r1370, %rs1;
	cvt.u32.u16	%r1371, %rs28;
	mul.lo.s32 	%r1372, %r1370, %r1371;
	ld.u16 	%rs456, [%SP+42];
	cvt.u32.u16	%r1373, %rs456;
	mul.lo.s32 	%r1374, %r1373, 1;
	add.s32 	%r1375, %r1372, %r1374;
	cvt.u64.u16	%rd1289, %rs7;
	shl.b64 	%rd1290, %rd1289, 1;
	add.s64 	%rd1291, %rd1283, %rd1290;
	ld.u16 	%rs457, [%rd1291];
	cvt.u32.u16	%r1376, %rs457;
	add.s32 	%r1377, %r1375, %r1376;
	cvt.s64.s32	%rd1292, %r1377;
	shl.b64 	%rd1293, %rd1292, 2;
	add.s64 	%rd1294, %rd9, %rd1293;
	ld.f32 	%f326, [%rd1294];
	ld.f32 	%f327, [%SP+532];
	add.s64 	%rd1295, %rd1279, 36;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1279;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1280;
	.param .b32 param3;
	st.param.f32	[param3+0], %f325;
	.param .b32 param4;
	st.param.f32	[param4+0], %f326;
	.param .b32 param5;
	st.param.f32	[param5+0], %f327;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1295;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 66
tmp748:

BB43_66:
	.loc	1 359 1
	cvt.u32.u16	%r1378, %rs7;
	ld.u16 	%rs458, [%SP+16];
	cvt.u32.u16	%r1379, %rs458;
	mul.lo.s32 	%r1380, %r1379, 1;
	add.s32 	%r1381, %r1378, %r1380;
	cvt.s64.s32	%rd1296, %r1381;
	shl.b64 	%rd1297, %rd1296, 1;
	mov.u64 	%rd1298, cBoolModel;
	cvta.const.u64 	%rd1299, %rd1298;
	add.s64 	%rd1300, %rd1299, %rd1297;
	ld.u16 	%rs459, [%rd1300];
	setp.ne.s16	%p67, %rs459, 0;
	not.pred 	%p68, %p67;
	@%p68 bra 	BB43_68;
	bra.uni 	BB43_67;

BB43_67:
	add.u64 	%rd1301, %SP, 500;
	.loc	1 359 1
tmp749:
	add.s64 	%rd1302, %rd1301, 8;
	ld.f32 	%f328, [%SP+536];
	add.s64 	%rd1303, %rd1301, 32;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1302;
	.param .b32 param2;
	st.param.f32	[param2+0], %f328;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1303;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 67
tmp750:

BB43_68:
	.loc	1 359 1
	cvt.u32.u16	%r1382, %rs7;
	ld.u16 	%rs460, [%SP+16];
	cvt.u32.u16	%r1383, %rs460;
	mul.lo.s32 	%r1384, %r1383, 2;
	add.s32 	%r1385, %r1382, %r1384;
	cvt.s64.s32	%rd1304, %r1385;
	shl.b64 	%rd1305, %rd1304, 1;
	mov.u64 	%rd1306, cBoolModel;
	cvta.const.u64 	%rd1307, %rd1306;
	add.s64 	%rd1308, %rd1307, %rd1305;
	ld.u16 	%rs461, [%rd1308];
	setp.ne.s16	%p69, %rs461, 0;
	not.pred 	%p70, %p69;
	@%p70 bra 	BB43_70;
	bra.uni 	BB43_69;

BB43_69:
	add.u64 	%rd1309, %SP, 500;
	.loc	1 359 1
tmp751:
	add.s64 	%rd1310, %rd1309, 12;
	cvt.u32.u16	%r1386, %rs1;
	cvt.u32.u16	%r1387, %rs28;
	mul.lo.s32 	%r1388, %r1386, %r1387;
	ld.u16 	%rs462, [%SP+42];
	cvt.u32.u16	%r1389, %rs462;
	mul.lo.s32 	%r1390, %r1389, 2;
	add.s32 	%r1391, %r1388, %r1390;
	cvt.u64.u16	%rd1311, %rs7;
	mov.u64 	%rd1312, cSegToComp;
	cvta.const.u64 	%rd1313, %rd1312;
	shl.b64 	%rd1314, %rd1311, 1;
	add.s64 	%rd1315, %rd1313, %rd1314;
	ld.u16 	%rs463, [%rd1315];
	cvt.u32.u16	%r1392, %rs463;
	add.s32 	%r1393, %r1391, %r1392;
	cvt.s64.s32	%rd1316, %r1393;
	shl.b64 	%rd1317, %rd1316, 2;
	add.s64 	%rd1318, %rd9, %rd1317;
	ld.f32 	%f329, [%rd1318];
	cvt.u32.u16	%r1394, %rs1;
	cvt.u32.u16	%r1395, %rs28;
	mul.lo.s32 	%r1396, %r1394, %r1395;
	ld.u16 	%rs464, [%SP+42];
	cvt.u32.u16	%r1397, %rs464;
	mul.lo.s32 	%r1398, %r1397, 3;
	add.s32 	%r1399, %r1396, %r1398;
	cvt.u64.u16	%rd1319, %rs7;
	shl.b64 	%rd1320, %rd1319, 1;
	add.s64 	%rd1321, %rd1313, %rd1320;
	ld.u16 	%rs465, [%rd1321];
	cvt.u32.u16	%r1400, %rs465;
	add.s32 	%r1401, %r1399, %r1400;
	cvt.s64.s32	%rd1322, %r1401;
	shl.b64 	%rd1323, %rd1322, 2;
	add.s64 	%rd1324, %rd9, %rd1323;
	ld.f32 	%f330, [%rd1324];
	cvt.u32.u16	%r1402, %rs1;
	cvt.u32.u16	%r1403, %rs28;
	mul.lo.s32 	%r1404, %r1402, %r1403;
	ld.u16 	%rs466, [%SP+42];
	cvt.u32.u16	%r1405, %rs466;
	mul.lo.s32 	%r1406, %r1405, 4;
	add.s32 	%r1407, %r1404, %r1406;
	cvt.u64.u16	%rd1325, %rs7;
	shl.b64 	%rd1326, %rd1325, 1;
	add.s64 	%rd1327, %rd1313, %rd1326;
	ld.u16 	%rs467, [%rd1327];
	cvt.u32.u16	%r1408, %rs467;
	add.s32 	%r1409, %r1407, %r1408;
	cvt.s64.s32	%rd1328, %r1409;
	shl.b64 	%rd1329, %rd1328, 2;
	add.s64 	%rd1330, %rd9, %rd1329;
	ld.f32 	%f331, [%rd1330];
	cvt.u32.u16	%r1410, %rs1;
	cvt.u32.u16	%r1411, %rs28;
	mul.lo.s32 	%r1412, %r1410, %r1411;
	ld.u16 	%rs468, [%SP+42];
	cvt.u32.u16	%r1413, %rs468;
	mul.lo.s32 	%r1414, %r1413, 5;
	add.s32 	%r1415, %r1412, %r1414;
	cvt.u64.u16	%rd1331, %rs7;
	shl.b64 	%rd1332, %rd1331, 1;
	add.s64 	%rd1333, %rd1313, %rd1332;
	ld.u16 	%rs469, [%rd1333];
	cvt.u32.u16	%r1416, %rs469;
	add.s32 	%r1417, %r1415, %r1416;
	cvt.s64.s32	%rd1334, %r1417;
	shl.b64 	%rd1335, %rd1334, 2;
	add.s64 	%rd1336, %rd9, %rd1335;
	ld.f32 	%f332, [%rd1336];
	ld.f32 	%f333, [%SP+532];
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1310;
	.param .b32 param2;
	st.param.f32	[param2+0], %f329;
	.param .b32 param3;
	st.param.f32	[param3+0], %f330;
	.param .b32 param4;
	st.param.f32	[param4+0], %f331;
	.param .b32 param5;
	st.param.f32	[param5+0], %f332;
	.param .b32 param6;
	st.param.f32	[param6+0], %f333;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 68
tmp752:

BB43_70:
	.loc	1 359 1
	cvt.u32.u16	%r1418, %rs7;
	ld.u16 	%rs470, [%SP+16];
	cvt.u32.u16	%r1419, %rs470;
	mul.lo.s32 	%r1420, %r1419, 3;
	add.s32 	%r1421, %r1418, %r1420;
	cvt.s64.s32	%rd1337, %r1421;
	shl.b64 	%rd1338, %rd1337, 1;
	mov.u64 	%rd1339, cBoolModel;
	cvta.const.u64 	%rd1340, %rd1339;
	add.s64 	%rd1341, %rd1340, %rd1338;
	ld.u16 	%rs471, [%rd1341];
	setp.ne.s16	%p71, %rs471, 0;
	not.pred 	%p72, %p71;
	@%p72 bra 	BB43_72;
	bra.uni 	BB43_71;

BB43_71:
	add.u64 	%rd1342, %SP, 500;
	.loc	1 359 1
tmp753:
	add.s64 	%rd1343, %rd1342, 16;
	cvt.u32.u16	%r1422, %rs1;
	cvt.u32.u16	%r1423, %rs28;
	mul.lo.s32 	%r1424, %r1422, %r1423;
	ld.u16 	%rs472, [%SP+42];
	cvt.u32.u16	%r1425, %rs472;
	mul.lo.s32 	%r1426, %r1425, 6;
	add.s32 	%r1427, %r1424, %r1426;
	cvt.u64.u16	%rd1344, %rs7;
	mov.u64 	%rd1345, cSegToComp;
	cvta.const.u64 	%rd1346, %rd1345;
	shl.b64 	%rd1347, %rd1344, 1;
	add.s64 	%rd1348, %rd1346, %rd1347;
	ld.u16 	%rs473, [%rd1348];
	cvt.u32.u16	%r1428, %rs473;
	add.s32 	%r1429, %r1427, %r1428;
	cvt.s64.s32	%rd1349, %r1429;
	shl.b64 	%rd1350, %rd1349, 2;
	add.s64 	%rd1351, %rd9, %rd1350;
	ld.f32 	%f334, [%rd1351];
	cvt.u32.u16	%r1430, %rs1;
	cvt.u32.u16	%r1431, %rs28;
	mul.lo.s32 	%r1432, %r1430, %r1431;
	ld.u16 	%rs474, [%SP+42];
	cvt.u32.u16	%r1433, %rs474;
	mul.lo.s32 	%r1434, %r1433, 7;
	add.s32 	%r1435, %r1432, %r1434;
	cvt.u64.u16	%rd1352, %rs7;
	shl.b64 	%rd1353, %rd1352, 1;
	add.s64 	%rd1354, %rd1346, %rd1353;
	ld.u16 	%rs475, [%rd1354];
	cvt.u32.u16	%r1436, %rs475;
	add.s32 	%r1437, %r1435, %r1436;
	cvt.s64.s32	%rd1355, %r1437;
	shl.b64 	%rd1356, %rd1355, 2;
	add.s64 	%rd1357, %rd9, %rd1356;
	ld.f32 	%f335, [%rd1357];
	cvt.u32.u16	%r1438, %rs1;
	cvt.u32.u16	%r1439, %rs28;
	mul.lo.s32 	%r1440, %r1438, %r1439;
	ld.u16 	%rs476, [%SP+42];
	cvt.u32.u16	%r1441, %rs476;
	mul.lo.s32 	%r1442, %r1441, 8;
	add.s32 	%r1443, %r1440, %r1442;
	cvt.u64.u16	%rd1358, %rs7;
	shl.b64 	%rd1359, %rd1358, 1;
	add.s64 	%rd1360, %rd1346, %rd1359;
	ld.u16 	%rs477, [%rd1360];
	cvt.u32.u16	%r1444, %rs477;
	add.s32 	%r1445, %r1443, %r1444;
	cvt.s64.s32	%rd1361, %r1445;
	shl.b64 	%rd1362, %rd1361, 2;
	add.s64 	%rd1363, %rd9, %rd1362;
	ld.f32 	%f336, [%rd1363];
	cvt.u32.u16	%r1446, %rs1;
	cvt.u32.u16	%r1447, %rs28;
	mul.lo.s32 	%r1448, %r1446, %r1447;
	ld.u16 	%rs478, [%SP+42];
	cvt.u32.u16	%r1449, %rs478;
	mul.lo.s32 	%r1450, %r1449, 9;
	add.s32 	%r1451, %r1448, %r1450;
	cvt.u64.u16	%rd1364, %rs7;
	shl.b64 	%rd1365, %rd1364, 1;
	add.s64 	%rd1366, %rd1346, %rd1365;
	ld.u16 	%rs479, [%rd1366];
	cvt.u32.u16	%r1452, %rs479;
	add.s32 	%r1453, %r1451, %r1452;
	cvt.s64.s32	%rd1367, %r1453;
	shl.b64 	%rd1368, %rd1367, 2;
	add.s64 	%rd1369, %rd9, %rd1368;
	ld.f32 	%f337, [%rd1369];
	cvt.u32.u16	%r1454, %rs1;
	cvt.u32.u16	%r1455, %rs28;
	mul.lo.s32 	%r1456, %r1454, %r1455;
	ld.u16 	%rs480, [%SP+42];
	cvt.u32.u16	%r1457, %rs480;
	mul.lo.s32 	%r1458, %r1457, 10;
	add.s32 	%r1459, %r1456, %r1458;
	cvt.u64.u16	%rd1370, %rs7;
	shl.b64 	%rd1371, %rd1370, 1;
	add.s64 	%rd1372, %rd1346, %rd1371;
	ld.u16 	%rs481, [%rd1372];
	cvt.u32.u16	%r1460, %rs481;
	add.s32 	%r1461, %r1459, %r1460;
	cvt.s64.s32	%rd1373, %r1461;
	shl.b64 	%rd1374, %rd1373, 2;
	add.s64 	%rd1375, %rd9, %rd1374;
	ld.f32 	%f338, [%rd1375];
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1343;
	.param .b32 param2;
	st.param.f32	[param2+0], %f334;
	.param .b32 param3;
	st.param.f32	[param3+0], %f335;
	.param .b32 param4;
	st.param.f32	[param4+0], %f336;
	.param .b32 param5;
	st.param.f32	[param5+0], %f337;
	.param .b32 param6;
	st.param.f32	[param6+0], %f338;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 69
tmp754:

BB43_72:
	.loc	1 359 1
	cvt.u32.u16	%r1462, %rs7;
	ld.u16 	%rs482, [%SP+16];
	cvt.u32.u16	%r1463, %rs482;
	mul.lo.s32 	%r1464, %r1463, 4;
	add.s32 	%r1465, %r1462, %r1464;
	cvt.s64.s32	%rd1376, %r1465;
	shl.b64 	%rd1377, %rd1376, 1;
	mov.u64 	%rd1378, cBoolModel;
	cvta.const.u64 	%rd1379, %rd1378;
	add.s64 	%rd1380, %rd1379, %rd1377;
	ld.u16 	%rs483, [%rd1380];
	setp.ne.s16	%p73, %rs483, 0;
	not.pred 	%p74, %p73;
	@%p74 bra 	BB43_74;
	bra.uni 	BB43_73;

BB43_73:
	add.u64 	%rd1381, %SP, 500;
	.loc	1 359 1
tmp755:
	add.s64 	%rd1382, %rd1381, 20;
	cvt.u32.u16	%r1466, %rs1;
	cvt.u32.u16	%r1467, %rs28;
	mul.lo.s32 	%r1468, %r1466, %r1467;
	ld.u16 	%rs484, [%SP+42];
	cvt.u32.u16	%r1469, %rs484;
	mul.lo.s32 	%r1470, %r1469, 11;
	add.s32 	%r1471, %r1468, %r1470;
	cvt.u64.u16	%rd1383, %rs7;
	mov.u64 	%rd1384, cSegToComp;
	cvta.const.u64 	%rd1385, %rd1384;
	shl.b64 	%rd1386, %rd1383, 1;
	add.s64 	%rd1387, %rd1385, %rd1386;
	ld.u16 	%rs485, [%rd1387];
	cvt.u32.u16	%r1472, %rs485;
	add.s32 	%r1473, %r1471, %r1472;
	cvt.s64.s32	%rd1388, %r1473;
	shl.b64 	%rd1389, %rd1388, 2;
	add.s64 	%rd1390, %rd9, %rd1389;
	ld.f32 	%f339, [%rd1390];
	cvt.u32.u16	%r1474, %rs1;
	cvt.u32.u16	%r1475, %rs28;
	mul.lo.s32 	%r1476, %r1474, %r1475;
	ld.u16 	%rs486, [%SP+42];
	cvt.u32.u16	%r1477, %rs486;
	mul.lo.s32 	%r1478, %r1477, 12;
	add.s32 	%r1479, %r1476, %r1478;
	cvt.u64.u16	%rd1391, %rs7;
	shl.b64 	%rd1392, %rd1391, 1;
	add.s64 	%rd1393, %rd1385, %rd1392;
	ld.u16 	%rs487, [%rd1393];
	cvt.u32.u16	%r1480, %rs487;
	add.s32 	%r1481, %r1479, %r1480;
	cvt.s64.s32	%rd1394, %r1481;
	shl.b64 	%rd1395, %rd1394, 2;
	add.s64 	%rd1396, %rd9, %rd1395;
	ld.f32 	%f340, [%rd1396];
	cvt.u32.u16	%r1482, %rs1;
	cvt.u32.u16	%r1483, %rs28;
	mul.lo.s32 	%r1484, %r1482, %r1483;
	ld.u16 	%rs488, [%SP+42];
	cvt.u32.u16	%r1485, %rs488;
	mul.lo.s32 	%r1486, %r1485, 13;
	add.s32 	%r1487, %r1484, %r1486;
	cvt.u64.u16	%rd1397, %rs7;
	shl.b64 	%rd1398, %rd1397, 1;
	add.s64 	%rd1399, %rd1385, %rd1398;
	ld.u16 	%rs489, [%rd1399];
	cvt.u32.u16	%r1488, %rs489;
	add.s32 	%r1489, %r1487, %r1488;
	cvt.s64.s32	%rd1400, %r1489;
	shl.b64 	%rd1401, %rd1400, 2;
	add.s64 	%rd1402, %rd9, %rd1401;
	ld.f32 	%f341, [%rd1402];
	cvt.u32.u16	%r1490, %rs1;
	cvt.u32.u16	%r1491, %rs28;
	mul.lo.s32 	%r1492, %r1490, %r1491;
	ld.u16 	%rs490, [%SP+42];
	cvt.u32.u16	%r1493, %rs490;
	mul.lo.s32 	%r1494, %r1493, 14;
	add.s32 	%r1495, %r1492, %r1494;
	cvt.u64.u16	%rd1403, %rs7;
	shl.b64 	%rd1404, %rd1403, 1;
	add.s64 	%rd1405, %rd1385, %rd1404;
	ld.u16 	%rs491, [%rd1405];
	cvt.u32.u16	%r1496, %rs491;
	add.s32 	%r1497, %r1495, %r1496;
	cvt.s64.s32	%rd1406, %r1497;
	shl.b64 	%rd1407, %rd1406, 2;
	add.s64 	%rd1408, %rd9, %rd1407;
	ld.f32 	%f342, [%rd1408];
	cvt.u32.u16	%r1498, %rs1;
	cvt.u32.u16	%r1499, %rs28;
	mul.lo.s32 	%r1500, %r1498, %r1499;
	ld.u16 	%rs492, [%SP+42];
	cvt.u32.u16	%r1501, %rs492;
	mul.lo.s32 	%r1502, %r1501, 15;
	add.s32 	%r1503, %r1500, %r1502;
	cvt.u64.u16	%rd1409, %rs7;
	shl.b64 	%rd1410, %rd1409, 1;
	add.s64 	%rd1411, %rd1385, %rd1410;
	ld.u16 	%rs493, [%rd1411];
	cvt.u32.u16	%r1504, %rs493;
	add.s32 	%r1505, %r1503, %r1504;
	cvt.s64.s32	%rd1412, %r1505;
	shl.b64 	%rd1413, %rd1412, 2;
	add.s64 	%rd1414, %rd9, %rd1413;
	ld.f32 	%f343, [%rd1414];
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1382;
	.param .b32 param2;
	st.param.f32	[param2+0], %f339;
	.param .b32 param3;
	st.param.f32	[param3+0], %f340;
	.param .b32 param4;
	st.param.f32	[param4+0], %f341;
	.param .b32 param5;
	st.param.f32	[param5+0], %f342;
	.param .b32 param6;
	st.param.f32	[param6+0], %f343;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 70
tmp756:

BB43_74:
	.loc	1 359 1
	cvt.u32.u16	%r1506, %rs7;
	ld.u16 	%rs494, [%SP+16];
	cvt.u32.u16	%r1507, %rs494;
	mul.lo.s32 	%r1508, %r1507, 5;
	add.s32 	%r1509, %r1506, %r1508;
	cvt.s64.s32	%rd1415, %r1509;
	shl.b64 	%rd1416, %rd1415, 1;
	mov.u64 	%rd1417, cBoolModel;
	cvta.const.u64 	%rd1418, %rd1417;
	add.s64 	%rd1419, %rd1418, %rd1416;
	ld.u16 	%rs495, [%rd1419];
	setp.ne.s16	%p75, %rs495, 0;
	not.pred 	%p76, %p75;
	@%p76 bra 	BB43_76;
	bra.uni 	BB43_75;

BB43_75:
	add.u64 	%rd1420, %SP, 500;
	.loc	1 359 1
tmp757:
	add.s64 	%rd1421, %rd1420, 24;
	add.s64 	%rd1422, %rd1420, 28;
	cvt.u32.u16	%r1510, %rs1;
	cvt.u32.u16	%r1511, %rs28;
	mul.lo.s32 	%r1512, %r1510, %r1511;
	ld.u16 	%rs496, [%SP+42];
	cvt.u32.u16	%r1513, %rs496;
	mul.lo.s32 	%r1514, %r1513, 16;
	add.s32 	%r1515, %r1512, %r1514;
	cvt.u64.u16	%rd1423, %rs7;
	mov.u64 	%rd1424, cSegToComp;
	cvta.const.u64 	%rd1425, %rd1424;
	shl.b64 	%rd1426, %rd1423, 1;
	add.s64 	%rd1427, %rd1425, %rd1426;
	ld.u16 	%rs497, [%rd1427];
	cvt.u32.u16	%r1516, %rs497;
	add.s32 	%r1517, %r1515, %r1516;
	cvt.s64.s32	%rd1428, %r1517;
	shl.b64 	%rd1429, %rd1428, 2;
	add.s64 	%rd1430, %rd9, %rd1429;
	ld.f32 	%f344, [%rd1430];
	cvt.u32.u16	%r1518, %rs1;
	cvt.u32.u16	%r1519, %rs28;
	mul.lo.s32 	%r1520, %r1518, %r1519;
	ld.u16 	%rs498, [%SP+42];
	cvt.u32.u16	%r1521, %rs498;
	mul.lo.s32 	%r1522, %r1521, 17;
	add.s32 	%r1523, %r1520, %r1522;
	cvt.u64.u16	%rd1431, %rs7;
	shl.b64 	%rd1432, %rd1431, 1;
	add.s64 	%rd1433, %rd1425, %rd1432;
	ld.u16 	%rs499, [%rd1433];
	cvt.u32.u16	%r1524, %rs499;
	add.s32 	%r1525, %r1523, %r1524;
	cvt.s64.s32	%rd1434, %r1525;
	shl.b64 	%rd1435, %rd1434, 2;
	add.s64 	%rd1436, %rd9, %rd1435;
	ld.f32 	%f345, [%rd1436];
	cvt.u32.u16	%r1526, %rs1;
	cvt.u32.u16	%r1527, %rs28;
	mul.lo.s32 	%r1528, %r1526, %r1527;
	ld.u16 	%rs500, [%SP+42];
	cvt.u32.u16	%r1529, %rs500;
	mul.lo.s32 	%r1530, %r1529, 18;
	add.s32 	%r1531, %r1528, %r1530;
	cvt.u64.u16	%rd1437, %rs7;
	shl.b64 	%rd1438, %rd1437, 1;
	add.s64 	%rd1439, %rd1425, %rd1438;
	ld.u16 	%rs501, [%rd1439];
	cvt.u32.u16	%r1532, %rs501;
	add.s32 	%r1533, %r1531, %r1532;
	cvt.s64.s32	%rd1440, %r1533;
	shl.b64 	%rd1441, %rd1440, 2;
	add.s64 	%rd1442, %rd9, %rd1441;
	ld.f32 	%f346, [%rd1442];
	cvt.u32.u16	%r1534, %rs1;
	cvt.u32.u16	%r1535, %rs28;
	mul.lo.s32 	%r1536, %r1534, %r1535;
	ld.u16 	%rs502, [%SP+42];
	cvt.u32.u16	%r1537, %rs502;
	mul.lo.s32 	%r1538, %r1537, 19;
	add.s32 	%r1539, %r1536, %r1538;
	cvt.u64.u16	%rd1443, %rs7;
	shl.b64 	%rd1444, %rd1443, 1;
	add.s64 	%rd1445, %rd1425, %rd1444;
	ld.u16 	%rs503, [%rd1445];
	cvt.u32.u16	%r1540, %rs503;
	add.s32 	%r1541, %r1539, %r1540;
	cvt.s64.s32	%rd1446, %r1541;
	shl.b64 	%rd1447, %rd1446, 2;
	add.s64 	%rd1448, %rd9, %rd1447;
	ld.f32 	%f347, [%rd1448];
	cvt.u32.u16	%r1542, %rs1;
	cvt.u32.u16	%r1543, %rs28;
	mul.lo.s32 	%r1544, %r1542, %r1543;
	ld.u16 	%rs504, [%SP+42];
	cvt.u32.u16	%r1545, %rs504;
	mul.lo.s32 	%r1546, %r1545, 20;
	add.s32 	%r1547, %r1544, %r1546;
	cvt.u64.u16	%rd1449, %rs7;
	shl.b64 	%rd1450, %rd1449, 1;
	add.s64 	%rd1451, %rd1425, %rd1450;
	ld.u16 	%rs505, [%rd1451];
	cvt.u32.u16	%r1548, %rs505;
	add.s32 	%r1549, %r1547, %r1548;
	cvt.s64.s32	%rd1452, %r1549;
	shl.b64 	%rd1453, %rd1452, 2;
	add.s64 	%rd1454, %rd9, %rd1453;
	ld.f32 	%f348, [%rd1454];
	cvt.u32.u16	%r1550, %rs1;
	cvt.u32.u16	%r1551, %rs28;
	mul.lo.s32 	%r1552, %r1550, %r1551;
	ld.u16 	%rs506, [%SP+42];
	cvt.u32.u16	%r1553, %rs506;
	mul.lo.s32 	%r1554, %r1553, 21;
	add.s32 	%r1555, %r1552, %r1554;
	cvt.u64.u16	%rd1455, %rs7;
	shl.b64 	%rd1456, %rd1455, 1;
	add.s64 	%rd1457, %rd1425, %rd1456;
	ld.u16 	%rs507, [%rd1457];
	cvt.u32.u16	%r1556, %rs507;
	add.s32 	%r1557, %r1555, %r1556;
	cvt.s64.s32	%rd1458, %r1557;
	shl.b64 	%rd1459, %rd1458, 2;
	add.s64 	%rd1460, %rd9, %rd1459;
	ld.f32 	%f349, [%rd1460];
	cvt.u32.u16	%r1558, %rs1;
	cvt.u32.u16	%r1559, %rs28;
	mul.lo.s32 	%r1560, %r1558, %r1559;
	ld.u16 	%rs508, [%SP+42];
	cvt.u32.u16	%r1561, %rs508;
	mul.lo.s32 	%r1562, %r1561, 22;
	add.s32 	%r1563, %r1560, %r1562;
	cvt.u64.u16	%rd1461, %rs7;
	shl.b64 	%rd1462, %rd1461, 1;
	add.s64 	%rd1463, %rd1425, %rd1462;
	ld.u16 	%rs509, [%rd1463];
	cvt.u32.u16	%r1564, %rs509;
	add.s32 	%r1565, %r1563, %r1564;
	cvt.s64.s32	%rd1464, %r1565;
	shl.b64 	%rd1465, %rd1464, 2;
	add.s64 	%rd1466, %rd9, %rd1465;
	ld.f32 	%f350, [%rd1466];
	cvt.u32.u16	%r1566, %rs1;
	cvt.u32.u16	%r1567, %rs28;
	mul.lo.s32 	%r1568, %r1566, %r1567;
	ld.u16 	%rs510, [%SP+42];
	cvt.u32.u16	%r1569, %rs510;
	mul.lo.s32 	%r1570, %r1569, 23;
	add.s32 	%r1571, %r1568, %r1570;
	cvt.u64.u16	%rd1467, %rs7;
	shl.b64 	%rd1468, %rd1467, 1;
	add.s64 	%rd1469, %rd1425, %rd1468;
	ld.u16 	%rs511, [%rd1469];
	cvt.u32.u16	%r1572, %rs511;
	add.s32 	%r1573, %r1571, %r1572;
	cvt.s64.s32	%rd1470, %r1573;
	shl.b64 	%rd1471, %rd1470, 2;
	add.s64 	%rd1472, %rd9, %rd1471;
	ld.f32 	%f351, [%rd1472];
	cvt.u32.u16	%r1574, %rs1;
	cvt.u32.u16	%r1575, %rs28;
	mul.lo.s32 	%r1576, %r1574, %r1575;
	ld.u16 	%rs512, [%SP+42];
	cvt.u32.u16	%r1577, %rs512;
	mul.lo.s32 	%r1578, %r1577, 24;
	add.s32 	%r1579, %r1576, %r1578;
	cvt.u64.u16	%rd1473, %rs7;
	shl.b64 	%rd1474, %rd1473, 1;
	add.s64 	%rd1475, %rd1425, %rd1474;
	ld.u16 	%rs513, [%rd1475];
	cvt.u32.u16	%r1580, %rs513;
	add.s32 	%r1581, %r1579, %r1580;
	cvt.s64.s32	%rd1476, %r1581;
	shl.b64 	%rd1477, %rd1476, 2;
	add.s64 	%rd1478, %rd9, %rd1477;
	ld.f32 	%f352, [%rd1478];
	cvt.u32.u16	%r1582, %rs1;
	cvt.u32.u16	%r1583, %rs28;
	mul.lo.s32 	%r1584, %r1582, %r1583;
	ld.u16 	%rs514, [%SP+42];
	cvt.u32.u16	%r1585, %rs514;
	mul.lo.s32 	%r1586, %r1585, 25;
	add.s32 	%r1587, %r1584, %r1586;
	cvt.u64.u16	%rd1479, %rs7;
	shl.b64 	%rd1480, %rd1479, 1;
	add.s64 	%rd1481, %rd1425, %rd1480;
	ld.u16 	%rs515, [%rd1481];
	cvt.u32.u16	%r1588, %rs515;
	add.s32 	%r1589, %r1587, %r1588;
	cvt.s64.s32	%rd1482, %r1589;
	shl.b64 	%rd1483, %rd1482, 2;
	add.s64 	%rd1484, %rd9, %rd1483;
	ld.f32 	%f353, [%rd1484];
	cvt.u32.u16	%r1590, %rs1;
	cvt.u32.u16	%r1591, %rs28;
	mul.lo.s32 	%r1592, %r1590, %r1591;
	ld.u16 	%rs516, [%SP+42];
	cvt.u32.u16	%r1593, %rs516;
	mul.lo.s32 	%r1594, %r1593, 26;
	add.s32 	%r1595, %r1592, %r1594;
	cvt.u64.u16	%rd1485, %rs7;
	shl.b64 	%rd1486, %rd1485, 1;
	add.s64 	%rd1487, %rd1425, %rd1486;
	ld.u16 	%rs517, [%rd1487];
	cvt.u32.u16	%r1596, %rs517;
	add.s32 	%r1597, %r1595, %r1596;
	cvt.s64.s32	%rd1488, %r1597;
	shl.b64 	%rd1489, %rd1488, 2;
	add.s64 	%rd1490, %rd9, %rd1489;
	ld.f32 	%f354, [%rd1490];
	cvt.u32.u16	%r1598, %rs1;
	cvt.u32.u16	%r1599, %rs28;
	mul.lo.s32 	%r1600, %r1598, %r1599;
	ld.u16 	%rs518, [%SP+42];
	cvt.u32.u16	%r1601, %rs518;
	mul.lo.s32 	%r1602, %r1601, 27;
	add.s32 	%r1603, %r1600, %r1602;
	cvt.u64.u16	%rd1491, %rs7;
	shl.b64 	%rd1492, %rd1491, 1;
	add.s64 	%rd1493, %rd1425, %rd1492;
	ld.u16 	%rs519, [%rd1493];
	cvt.u32.u16	%r1604, %rs519;
	add.s32 	%r1605, %r1603, %r1604;
	cvt.s64.s32	%rd1494, %r1605;
	shl.b64 	%rd1495, %rd1494, 2;
	add.s64 	%rd1496, %rd9, %rd1495;
	ld.f32 	%f355, [%rd1496];
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1928;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1421;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1422;
	.param .b32 param3;
	st.param.f32	[param3+0], %f344;
	.param .b32 param4;
	st.param.f32	[param4+0], %f345;
	.param .b32 param5;
	st.param.f32	[param5+0], %f346;
	.param .b32 param6;
	st.param.f32	[param6+0], %f347;
	.param .b32 param7;
	st.param.f32	[param7+0], %f348;
	.param .b32 param8;
	st.param.f32	[param8+0], %f349;
	.param .b32 param9;
	st.param.f32	[param9+0], %f350;
	.param .b32 param10;
	st.param.f32	[param10+0], %f351;
	.param .b32 param11;
	st.param.f32	[param11+0], %f352;
	.param .b32 param12;
	st.param.f32	[param12+0], %f353;
	.param .b32 param13;
	st.param.f32	[param13+0], %f354;
	.param .b32 param14;
	st.param.f32	[param14+0], %f355;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 71
tmp758:

BB43_76:
	.loc	1 359 1
	cvt.u32.u16	%r1606, %rs8;
	ld.u16 	%rs520, [%SP+16];
	cvt.u32.u16	%r1607, %rs520;
	mul.lo.s32 	%r1608, %r1607, 0;
	add.s32 	%r1609, %r1606, %r1608;
	cvt.s64.s32	%rd1497, %r1609;
	shl.b64 	%rd1498, %rd1497, 1;
	mov.u64 	%rd1499, cBoolModel;
	cvta.const.u64 	%rd1500, %rd1499;
	add.s64 	%rd1501, %rd1500, %rd1498;
	ld.u16 	%rs521, [%rd1501];
	setp.ne.s16	%p77, %rs521, 0;
	not.pred 	%p78, %p77;
	@%p78 bra 	BB43_78;
	bra.uni 	BB43_77;

BB43_77:
	add.u64 	%rd1502, %SP, 540;
	.loc	1 359 1
tmp759:
	add.s64 	%rd1503, %rd1502, 4;
	cvt.u32.u16	%r1610, %rs1;
	cvt.u32.u16	%r1611, %rs28;
	mul.lo.s32 	%r1612, %r1610, %r1611;
	ld.u16 	%rs522, [%SP+42];
	cvt.u32.u16	%r1613, %rs522;
	mul.lo.s32 	%r1614, %r1613, 0;
	add.s32 	%r1615, %r1612, %r1614;
	cvt.u64.u16	%rd1504, %rs8;
	mov.u64 	%rd1505, cSegToComp;
	cvta.const.u64 	%rd1506, %rd1505;
	shl.b64 	%rd1507, %rd1504, 1;
	add.s64 	%rd1508, %rd1506, %rd1507;
	ld.u16 	%rs523, [%rd1508];
	cvt.u32.u16	%r1616, %rs523;
	add.s32 	%r1617, %r1615, %r1616;
	cvt.s64.s32	%rd1509, %r1617;
	shl.b64 	%rd1510, %rd1509, 2;
	add.s64 	%rd1511, %rd9, %rd1510;
	ld.f32 	%f356, [%rd1511];
	cvt.u32.u16	%r1618, %rs1;
	cvt.u32.u16	%r1619, %rs28;
	mul.lo.s32 	%r1620, %r1618, %r1619;
	ld.u16 	%rs524, [%SP+42];
	cvt.u32.u16	%r1621, %rs524;
	mul.lo.s32 	%r1622, %r1621, 1;
	add.s32 	%r1623, %r1620, %r1622;
	cvt.u64.u16	%rd1512, %rs8;
	shl.b64 	%rd1513, %rd1512, 1;
	add.s64 	%rd1514, %rd1506, %rd1513;
	ld.u16 	%rs525, [%rd1514];
	cvt.u32.u16	%r1624, %rs525;
	add.s32 	%r1625, %r1623, %r1624;
	cvt.s64.s32	%rd1515, %r1625;
	shl.b64 	%rd1516, %rd1515, 2;
	add.s64 	%rd1517, %rd9, %rd1516;
	ld.f32 	%f357, [%rd1517];
	ld.f32 	%f358, [%SP+572];
	add.s64 	%rd1518, %rd1502, 36;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1502;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1503;
	.param .b32 param3;
	st.param.f32	[param3+0], %f356;
	.param .b32 param4;
	st.param.f32	[param4+0], %f357;
	.param .b32 param5;
	st.param.f32	[param5+0], %f358;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1518;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 72
tmp760:

BB43_78:
	.loc	1 359 1
	cvt.u32.u16	%r1626, %rs8;
	ld.u16 	%rs526, [%SP+16];
	cvt.u32.u16	%r1627, %rs526;
	mul.lo.s32 	%r1628, %r1627, 1;
	add.s32 	%r1629, %r1626, %r1628;
	cvt.s64.s32	%rd1519, %r1629;
	shl.b64 	%rd1520, %rd1519, 1;
	mov.u64 	%rd1521, cBoolModel;
	cvta.const.u64 	%rd1522, %rd1521;
	add.s64 	%rd1523, %rd1522, %rd1520;
	ld.u16 	%rs527, [%rd1523];
	setp.ne.s16	%p79, %rs527, 0;
	not.pred 	%p80, %p79;
	@%p80 bra 	BB43_80;
	bra.uni 	BB43_79;

BB43_79:
	add.u64 	%rd1524, %SP, 540;
	.loc	1 359 1
tmp761:
	add.s64 	%rd1525, %rd1524, 8;
	ld.f32 	%f359, [%SP+576];
	add.s64 	%rd1526, %rd1524, 32;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1525;
	.param .b32 param2;
	st.param.f32	[param2+0], %f359;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1526;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 73
tmp762:

BB43_80:
	.loc	1 359 1
	cvt.u32.u16	%r1630, %rs8;
	ld.u16 	%rs528, [%SP+16];
	cvt.u32.u16	%r1631, %rs528;
	mul.lo.s32 	%r1632, %r1631, 2;
	add.s32 	%r1633, %r1630, %r1632;
	cvt.s64.s32	%rd1527, %r1633;
	shl.b64 	%rd1528, %rd1527, 1;
	mov.u64 	%rd1529, cBoolModel;
	cvta.const.u64 	%rd1530, %rd1529;
	add.s64 	%rd1531, %rd1530, %rd1528;
	ld.u16 	%rs529, [%rd1531];
	setp.ne.s16	%p81, %rs529, 0;
	not.pred 	%p82, %p81;
	@%p82 bra 	BB43_82;
	bra.uni 	BB43_81;

BB43_81:
	add.u64 	%rd1532, %SP, 540;
	.loc	1 359 1
tmp763:
	add.s64 	%rd1533, %rd1532, 12;
	cvt.u32.u16	%r1634, %rs1;
	cvt.u32.u16	%r1635, %rs28;
	mul.lo.s32 	%r1636, %r1634, %r1635;
	ld.u16 	%rs530, [%SP+42];
	cvt.u32.u16	%r1637, %rs530;
	mul.lo.s32 	%r1638, %r1637, 2;
	add.s32 	%r1639, %r1636, %r1638;
	cvt.u64.u16	%rd1534, %rs8;
	mov.u64 	%rd1535, cSegToComp;
	cvta.const.u64 	%rd1536, %rd1535;
	shl.b64 	%rd1537, %rd1534, 1;
	add.s64 	%rd1538, %rd1536, %rd1537;
	ld.u16 	%rs531, [%rd1538];
	cvt.u32.u16	%r1640, %rs531;
	add.s32 	%r1641, %r1639, %r1640;
	cvt.s64.s32	%rd1539, %r1641;
	shl.b64 	%rd1540, %rd1539, 2;
	add.s64 	%rd1541, %rd9, %rd1540;
	ld.f32 	%f360, [%rd1541];
	cvt.u32.u16	%r1642, %rs1;
	cvt.u32.u16	%r1643, %rs28;
	mul.lo.s32 	%r1644, %r1642, %r1643;
	ld.u16 	%rs532, [%SP+42];
	cvt.u32.u16	%r1645, %rs532;
	mul.lo.s32 	%r1646, %r1645, 3;
	add.s32 	%r1647, %r1644, %r1646;
	cvt.u64.u16	%rd1542, %rs8;
	shl.b64 	%rd1543, %rd1542, 1;
	add.s64 	%rd1544, %rd1536, %rd1543;
	ld.u16 	%rs533, [%rd1544];
	cvt.u32.u16	%r1648, %rs533;
	add.s32 	%r1649, %r1647, %r1648;
	cvt.s64.s32	%rd1545, %r1649;
	shl.b64 	%rd1546, %rd1545, 2;
	add.s64 	%rd1547, %rd9, %rd1546;
	ld.f32 	%f361, [%rd1547];
	cvt.u32.u16	%r1650, %rs1;
	cvt.u32.u16	%r1651, %rs28;
	mul.lo.s32 	%r1652, %r1650, %r1651;
	ld.u16 	%rs534, [%SP+42];
	cvt.u32.u16	%r1653, %rs534;
	mul.lo.s32 	%r1654, %r1653, 4;
	add.s32 	%r1655, %r1652, %r1654;
	cvt.u64.u16	%rd1548, %rs8;
	shl.b64 	%rd1549, %rd1548, 1;
	add.s64 	%rd1550, %rd1536, %rd1549;
	ld.u16 	%rs535, [%rd1550];
	cvt.u32.u16	%r1656, %rs535;
	add.s32 	%r1657, %r1655, %r1656;
	cvt.s64.s32	%rd1551, %r1657;
	shl.b64 	%rd1552, %rd1551, 2;
	add.s64 	%rd1553, %rd9, %rd1552;
	ld.f32 	%f362, [%rd1553];
	cvt.u32.u16	%r1658, %rs1;
	cvt.u32.u16	%r1659, %rs28;
	mul.lo.s32 	%r1660, %r1658, %r1659;
	ld.u16 	%rs536, [%SP+42];
	cvt.u32.u16	%r1661, %rs536;
	mul.lo.s32 	%r1662, %r1661, 5;
	add.s32 	%r1663, %r1660, %r1662;
	cvt.u64.u16	%rd1554, %rs8;
	shl.b64 	%rd1555, %rd1554, 1;
	add.s64 	%rd1556, %rd1536, %rd1555;
	ld.u16 	%rs537, [%rd1556];
	cvt.u32.u16	%r1664, %rs537;
	add.s32 	%r1665, %r1663, %r1664;
	cvt.s64.s32	%rd1557, %r1665;
	shl.b64 	%rd1558, %rd1557, 2;
	add.s64 	%rd1559, %rd9, %rd1558;
	ld.f32 	%f363, [%rd1559];
	ld.f32 	%f364, [%SP+572];
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1533;
	.param .b32 param2;
	st.param.f32	[param2+0], %f360;
	.param .b32 param3;
	st.param.f32	[param3+0], %f361;
	.param .b32 param4;
	st.param.f32	[param4+0], %f362;
	.param .b32 param5;
	st.param.f32	[param5+0], %f363;
	.param .b32 param6;
	st.param.f32	[param6+0], %f364;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 74
tmp764:

BB43_82:
	.loc	1 359 1
	cvt.u32.u16	%r1666, %rs8;
	ld.u16 	%rs538, [%SP+16];
	cvt.u32.u16	%r1667, %rs538;
	mul.lo.s32 	%r1668, %r1667, 3;
	add.s32 	%r1669, %r1666, %r1668;
	cvt.s64.s32	%rd1560, %r1669;
	shl.b64 	%rd1561, %rd1560, 1;
	mov.u64 	%rd1562, cBoolModel;
	cvta.const.u64 	%rd1563, %rd1562;
	add.s64 	%rd1564, %rd1563, %rd1561;
	ld.u16 	%rs539, [%rd1564];
	setp.ne.s16	%p83, %rs539, 0;
	not.pred 	%p84, %p83;
	@%p84 bra 	BB43_84;
	bra.uni 	BB43_83;

BB43_83:
	add.u64 	%rd1565, %SP, 540;
	.loc	1 359 1
tmp765:
	add.s64 	%rd1566, %rd1565, 16;
	cvt.u32.u16	%r1670, %rs1;
	cvt.u32.u16	%r1671, %rs28;
	mul.lo.s32 	%r1672, %r1670, %r1671;
	ld.u16 	%rs540, [%SP+42];
	cvt.u32.u16	%r1673, %rs540;
	mul.lo.s32 	%r1674, %r1673, 6;
	add.s32 	%r1675, %r1672, %r1674;
	cvt.u64.u16	%rd1567, %rs8;
	mov.u64 	%rd1568, cSegToComp;
	cvta.const.u64 	%rd1569, %rd1568;
	shl.b64 	%rd1570, %rd1567, 1;
	add.s64 	%rd1571, %rd1569, %rd1570;
	ld.u16 	%rs541, [%rd1571];
	cvt.u32.u16	%r1676, %rs541;
	add.s32 	%r1677, %r1675, %r1676;
	cvt.s64.s32	%rd1572, %r1677;
	shl.b64 	%rd1573, %rd1572, 2;
	add.s64 	%rd1574, %rd9, %rd1573;
	ld.f32 	%f365, [%rd1574];
	cvt.u32.u16	%r1678, %rs1;
	cvt.u32.u16	%r1679, %rs28;
	mul.lo.s32 	%r1680, %r1678, %r1679;
	ld.u16 	%rs542, [%SP+42];
	cvt.u32.u16	%r1681, %rs542;
	mul.lo.s32 	%r1682, %r1681, 7;
	add.s32 	%r1683, %r1680, %r1682;
	cvt.u64.u16	%rd1575, %rs8;
	shl.b64 	%rd1576, %rd1575, 1;
	add.s64 	%rd1577, %rd1569, %rd1576;
	ld.u16 	%rs543, [%rd1577];
	cvt.u32.u16	%r1684, %rs543;
	add.s32 	%r1685, %r1683, %r1684;
	cvt.s64.s32	%rd1578, %r1685;
	shl.b64 	%rd1579, %rd1578, 2;
	add.s64 	%rd1580, %rd9, %rd1579;
	ld.f32 	%f366, [%rd1580];
	cvt.u32.u16	%r1686, %rs1;
	cvt.u32.u16	%r1687, %rs28;
	mul.lo.s32 	%r1688, %r1686, %r1687;
	ld.u16 	%rs544, [%SP+42];
	cvt.u32.u16	%r1689, %rs544;
	mul.lo.s32 	%r1690, %r1689, 8;
	add.s32 	%r1691, %r1688, %r1690;
	cvt.u64.u16	%rd1581, %rs8;
	shl.b64 	%rd1582, %rd1581, 1;
	add.s64 	%rd1583, %rd1569, %rd1582;
	ld.u16 	%rs545, [%rd1583];
	cvt.u32.u16	%r1692, %rs545;
	add.s32 	%r1693, %r1691, %r1692;
	cvt.s64.s32	%rd1584, %r1693;
	shl.b64 	%rd1585, %rd1584, 2;
	add.s64 	%rd1586, %rd9, %rd1585;
	ld.f32 	%f367, [%rd1586];
	cvt.u32.u16	%r1694, %rs1;
	cvt.u32.u16	%r1695, %rs28;
	mul.lo.s32 	%r1696, %r1694, %r1695;
	ld.u16 	%rs546, [%SP+42];
	cvt.u32.u16	%r1697, %rs546;
	mul.lo.s32 	%r1698, %r1697, 9;
	add.s32 	%r1699, %r1696, %r1698;
	cvt.u64.u16	%rd1587, %rs8;
	shl.b64 	%rd1588, %rd1587, 1;
	add.s64 	%rd1589, %rd1569, %rd1588;
	ld.u16 	%rs547, [%rd1589];
	cvt.u32.u16	%r1700, %rs547;
	add.s32 	%r1701, %r1699, %r1700;
	cvt.s64.s32	%rd1590, %r1701;
	shl.b64 	%rd1591, %rd1590, 2;
	add.s64 	%rd1592, %rd9, %rd1591;
	ld.f32 	%f368, [%rd1592];
	cvt.u32.u16	%r1702, %rs1;
	cvt.u32.u16	%r1703, %rs28;
	mul.lo.s32 	%r1704, %r1702, %r1703;
	ld.u16 	%rs548, [%SP+42];
	cvt.u32.u16	%r1705, %rs548;
	mul.lo.s32 	%r1706, %r1705, 10;
	add.s32 	%r1707, %r1704, %r1706;
	cvt.u64.u16	%rd1593, %rs8;
	shl.b64 	%rd1594, %rd1593, 1;
	add.s64 	%rd1595, %rd1569, %rd1594;
	ld.u16 	%rs549, [%rd1595];
	cvt.u32.u16	%r1708, %rs549;
	add.s32 	%r1709, %r1707, %r1708;
	cvt.s64.s32	%rd1596, %r1709;
	shl.b64 	%rd1597, %rd1596, 2;
	add.s64 	%rd1598, %rd9, %rd1597;
	ld.f32 	%f369, [%rd1598];
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1566;
	.param .b32 param2;
	st.param.f32	[param2+0], %f365;
	.param .b32 param3;
	st.param.f32	[param3+0], %f366;
	.param .b32 param4;
	st.param.f32	[param4+0], %f367;
	.param .b32 param5;
	st.param.f32	[param5+0], %f368;
	.param .b32 param6;
	st.param.f32	[param6+0], %f369;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 75
tmp766:

BB43_84:
	.loc	1 359 1
	cvt.u32.u16	%r1710, %rs8;
	ld.u16 	%rs550, [%SP+16];
	cvt.u32.u16	%r1711, %rs550;
	mul.lo.s32 	%r1712, %r1711, 4;
	add.s32 	%r1713, %r1710, %r1712;
	cvt.s64.s32	%rd1599, %r1713;
	shl.b64 	%rd1600, %rd1599, 1;
	mov.u64 	%rd1601, cBoolModel;
	cvta.const.u64 	%rd1602, %rd1601;
	add.s64 	%rd1603, %rd1602, %rd1600;
	ld.u16 	%rs551, [%rd1603];
	setp.ne.s16	%p85, %rs551, 0;
	not.pred 	%p86, %p85;
	@%p86 bra 	BB43_86;
	bra.uni 	BB43_85;

BB43_85:
	add.u64 	%rd1604, %SP, 540;
	.loc	1 359 1
tmp767:
	add.s64 	%rd1605, %rd1604, 20;
	cvt.u32.u16	%r1714, %rs1;
	cvt.u32.u16	%r1715, %rs28;
	mul.lo.s32 	%r1716, %r1714, %r1715;
	ld.u16 	%rs552, [%SP+42];
	cvt.u32.u16	%r1717, %rs552;
	mul.lo.s32 	%r1718, %r1717, 11;
	add.s32 	%r1719, %r1716, %r1718;
	cvt.u64.u16	%rd1606, %rs8;
	mov.u64 	%rd1607, cSegToComp;
	cvta.const.u64 	%rd1608, %rd1607;
	shl.b64 	%rd1609, %rd1606, 1;
	add.s64 	%rd1610, %rd1608, %rd1609;
	ld.u16 	%rs553, [%rd1610];
	cvt.u32.u16	%r1720, %rs553;
	add.s32 	%r1721, %r1719, %r1720;
	cvt.s64.s32	%rd1611, %r1721;
	shl.b64 	%rd1612, %rd1611, 2;
	add.s64 	%rd1613, %rd9, %rd1612;
	ld.f32 	%f370, [%rd1613];
	cvt.u32.u16	%r1722, %rs1;
	cvt.u32.u16	%r1723, %rs28;
	mul.lo.s32 	%r1724, %r1722, %r1723;
	ld.u16 	%rs554, [%SP+42];
	cvt.u32.u16	%r1725, %rs554;
	mul.lo.s32 	%r1726, %r1725, 12;
	add.s32 	%r1727, %r1724, %r1726;
	cvt.u64.u16	%rd1614, %rs8;
	shl.b64 	%rd1615, %rd1614, 1;
	add.s64 	%rd1616, %rd1608, %rd1615;
	ld.u16 	%rs555, [%rd1616];
	cvt.u32.u16	%r1728, %rs555;
	add.s32 	%r1729, %r1727, %r1728;
	cvt.s64.s32	%rd1617, %r1729;
	shl.b64 	%rd1618, %rd1617, 2;
	add.s64 	%rd1619, %rd9, %rd1618;
	ld.f32 	%f371, [%rd1619];
	cvt.u32.u16	%r1730, %rs1;
	cvt.u32.u16	%r1731, %rs28;
	mul.lo.s32 	%r1732, %r1730, %r1731;
	ld.u16 	%rs556, [%SP+42];
	cvt.u32.u16	%r1733, %rs556;
	mul.lo.s32 	%r1734, %r1733, 13;
	add.s32 	%r1735, %r1732, %r1734;
	cvt.u64.u16	%rd1620, %rs8;
	shl.b64 	%rd1621, %rd1620, 1;
	add.s64 	%rd1622, %rd1608, %rd1621;
	ld.u16 	%rs557, [%rd1622];
	cvt.u32.u16	%r1736, %rs557;
	add.s32 	%r1737, %r1735, %r1736;
	cvt.s64.s32	%rd1623, %r1737;
	shl.b64 	%rd1624, %rd1623, 2;
	add.s64 	%rd1625, %rd9, %rd1624;
	ld.f32 	%f372, [%rd1625];
	cvt.u32.u16	%r1738, %rs1;
	cvt.u32.u16	%r1739, %rs28;
	mul.lo.s32 	%r1740, %r1738, %r1739;
	ld.u16 	%rs558, [%SP+42];
	cvt.u32.u16	%r1741, %rs558;
	mul.lo.s32 	%r1742, %r1741, 14;
	add.s32 	%r1743, %r1740, %r1742;
	cvt.u64.u16	%rd1626, %rs8;
	shl.b64 	%rd1627, %rd1626, 1;
	add.s64 	%rd1628, %rd1608, %rd1627;
	ld.u16 	%rs559, [%rd1628];
	cvt.u32.u16	%r1744, %rs559;
	add.s32 	%r1745, %r1743, %r1744;
	cvt.s64.s32	%rd1629, %r1745;
	shl.b64 	%rd1630, %rd1629, 2;
	add.s64 	%rd1631, %rd9, %rd1630;
	ld.f32 	%f373, [%rd1631];
	cvt.u32.u16	%r1746, %rs1;
	cvt.u32.u16	%r1747, %rs28;
	mul.lo.s32 	%r1748, %r1746, %r1747;
	ld.u16 	%rs560, [%SP+42];
	cvt.u32.u16	%r1749, %rs560;
	mul.lo.s32 	%r1750, %r1749, 15;
	add.s32 	%r1751, %r1748, %r1750;
	cvt.u64.u16	%rd1632, %rs8;
	shl.b64 	%rd1633, %rd1632, 1;
	add.s64 	%rd1634, %rd1608, %rd1633;
	ld.u16 	%rs561, [%rd1634];
	cvt.u32.u16	%r1752, %rs561;
	add.s32 	%r1753, %r1751, %r1752;
	cvt.s64.s32	%rd1635, %r1753;
	shl.b64 	%rd1636, %rd1635, 2;
	add.s64 	%rd1637, %rd9, %rd1636;
	ld.f32 	%f374, [%rd1637];
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1605;
	.param .b32 param2;
	st.param.f32	[param2+0], %f370;
	.param .b32 param3;
	st.param.f32	[param3+0], %f371;
	.param .b32 param4;
	st.param.f32	[param4+0], %f372;
	.param .b32 param5;
	st.param.f32	[param5+0], %f373;
	.param .b32 param6;
	st.param.f32	[param6+0], %f374;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 76
tmp768:

BB43_86:
	.loc	1 359 1
	cvt.u32.u16	%r1754, %rs8;
	ld.u16 	%rs562, [%SP+16];
	cvt.u32.u16	%r1755, %rs562;
	mul.lo.s32 	%r1756, %r1755, 5;
	add.s32 	%r1757, %r1754, %r1756;
	cvt.s64.s32	%rd1638, %r1757;
	shl.b64 	%rd1639, %rd1638, 1;
	mov.u64 	%rd1640, cBoolModel;
	cvta.const.u64 	%rd1641, %rd1640;
	add.s64 	%rd1642, %rd1641, %rd1639;
	ld.u16 	%rs563, [%rd1642];
	setp.ne.s16	%p87, %rs563, 0;
	not.pred 	%p88, %p87;
	@%p88 bra 	BB43_88;
	bra.uni 	BB43_87;

BB43_87:
	add.u64 	%rd1643, %SP, 540;
	.loc	1 359 1
tmp769:
	add.s64 	%rd1644, %rd1643, 24;
	add.s64 	%rd1645, %rd1643, 28;
	cvt.u32.u16	%r1758, %rs1;
	cvt.u32.u16	%r1759, %rs28;
	mul.lo.s32 	%r1760, %r1758, %r1759;
	ld.u16 	%rs564, [%SP+42];
	cvt.u32.u16	%r1761, %rs564;
	mul.lo.s32 	%r1762, %r1761, 16;
	add.s32 	%r1763, %r1760, %r1762;
	cvt.u64.u16	%rd1646, %rs8;
	mov.u64 	%rd1647, cSegToComp;
	cvta.const.u64 	%rd1648, %rd1647;
	shl.b64 	%rd1649, %rd1646, 1;
	add.s64 	%rd1650, %rd1648, %rd1649;
	ld.u16 	%rs565, [%rd1650];
	cvt.u32.u16	%r1764, %rs565;
	add.s32 	%r1765, %r1763, %r1764;
	cvt.s64.s32	%rd1651, %r1765;
	shl.b64 	%rd1652, %rd1651, 2;
	add.s64 	%rd1653, %rd9, %rd1652;
	ld.f32 	%f375, [%rd1653];
	cvt.u32.u16	%r1766, %rs1;
	cvt.u32.u16	%r1767, %rs28;
	mul.lo.s32 	%r1768, %r1766, %r1767;
	ld.u16 	%rs566, [%SP+42];
	cvt.u32.u16	%r1769, %rs566;
	mul.lo.s32 	%r1770, %r1769, 17;
	add.s32 	%r1771, %r1768, %r1770;
	cvt.u64.u16	%rd1654, %rs8;
	shl.b64 	%rd1655, %rd1654, 1;
	add.s64 	%rd1656, %rd1648, %rd1655;
	ld.u16 	%rs567, [%rd1656];
	cvt.u32.u16	%r1772, %rs567;
	add.s32 	%r1773, %r1771, %r1772;
	cvt.s64.s32	%rd1657, %r1773;
	shl.b64 	%rd1658, %rd1657, 2;
	add.s64 	%rd1659, %rd9, %rd1658;
	ld.f32 	%f376, [%rd1659];
	cvt.u32.u16	%r1774, %rs1;
	cvt.u32.u16	%r1775, %rs28;
	mul.lo.s32 	%r1776, %r1774, %r1775;
	ld.u16 	%rs568, [%SP+42];
	cvt.u32.u16	%r1777, %rs568;
	mul.lo.s32 	%r1778, %r1777, 18;
	add.s32 	%r1779, %r1776, %r1778;
	cvt.u64.u16	%rd1660, %rs8;
	shl.b64 	%rd1661, %rd1660, 1;
	add.s64 	%rd1662, %rd1648, %rd1661;
	ld.u16 	%rs569, [%rd1662];
	cvt.u32.u16	%r1780, %rs569;
	add.s32 	%r1781, %r1779, %r1780;
	cvt.s64.s32	%rd1663, %r1781;
	shl.b64 	%rd1664, %rd1663, 2;
	add.s64 	%rd1665, %rd9, %rd1664;
	ld.f32 	%f377, [%rd1665];
	cvt.u32.u16	%r1782, %rs1;
	cvt.u32.u16	%r1783, %rs28;
	mul.lo.s32 	%r1784, %r1782, %r1783;
	ld.u16 	%rs570, [%SP+42];
	cvt.u32.u16	%r1785, %rs570;
	mul.lo.s32 	%r1786, %r1785, 19;
	add.s32 	%r1787, %r1784, %r1786;
	cvt.u64.u16	%rd1666, %rs8;
	shl.b64 	%rd1667, %rd1666, 1;
	add.s64 	%rd1668, %rd1648, %rd1667;
	ld.u16 	%rs571, [%rd1668];
	cvt.u32.u16	%r1788, %rs571;
	add.s32 	%r1789, %r1787, %r1788;
	cvt.s64.s32	%rd1669, %r1789;
	shl.b64 	%rd1670, %rd1669, 2;
	add.s64 	%rd1671, %rd9, %rd1670;
	ld.f32 	%f378, [%rd1671];
	cvt.u32.u16	%r1790, %rs1;
	cvt.u32.u16	%r1791, %rs28;
	mul.lo.s32 	%r1792, %r1790, %r1791;
	ld.u16 	%rs572, [%SP+42];
	cvt.u32.u16	%r1793, %rs572;
	mul.lo.s32 	%r1794, %r1793, 20;
	add.s32 	%r1795, %r1792, %r1794;
	cvt.u64.u16	%rd1672, %rs8;
	shl.b64 	%rd1673, %rd1672, 1;
	add.s64 	%rd1674, %rd1648, %rd1673;
	ld.u16 	%rs573, [%rd1674];
	cvt.u32.u16	%r1796, %rs573;
	add.s32 	%r1797, %r1795, %r1796;
	cvt.s64.s32	%rd1675, %r1797;
	shl.b64 	%rd1676, %rd1675, 2;
	add.s64 	%rd1677, %rd9, %rd1676;
	ld.f32 	%f379, [%rd1677];
	cvt.u32.u16	%r1798, %rs1;
	cvt.u32.u16	%r1799, %rs28;
	mul.lo.s32 	%r1800, %r1798, %r1799;
	ld.u16 	%rs574, [%SP+42];
	cvt.u32.u16	%r1801, %rs574;
	mul.lo.s32 	%r1802, %r1801, 21;
	add.s32 	%r1803, %r1800, %r1802;
	cvt.u64.u16	%rd1678, %rs8;
	shl.b64 	%rd1679, %rd1678, 1;
	add.s64 	%rd1680, %rd1648, %rd1679;
	ld.u16 	%rs575, [%rd1680];
	cvt.u32.u16	%r1804, %rs575;
	add.s32 	%r1805, %r1803, %r1804;
	cvt.s64.s32	%rd1681, %r1805;
	shl.b64 	%rd1682, %rd1681, 2;
	add.s64 	%rd1683, %rd9, %rd1682;
	ld.f32 	%f380, [%rd1683];
	cvt.u32.u16	%r1806, %rs1;
	cvt.u32.u16	%r1807, %rs28;
	mul.lo.s32 	%r1808, %r1806, %r1807;
	ld.u16 	%rs576, [%SP+42];
	cvt.u32.u16	%r1809, %rs576;
	mul.lo.s32 	%r1810, %r1809, 22;
	add.s32 	%r1811, %r1808, %r1810;
	cvt.u64.u16	%rd1684, %rs8;
	shl.b64 	%rd1685, %rd1684, 1;
	add.s64 	%rd1686, %rd1648, %rd1685;
	ld.u16 	%rs577, [%rd1686];
	cvt.u32.u16	%r1812, %rs577;
	add.s32 	%r1813, %r1811, %r1812;
	cvt.s64.s32	%rd1687, %r1813;
	shl.b64 	%rd1688, %rd1687, 2;
	add.s64 	%rd1689, %rd9, %rd1688;
	ld.f32 	%f381, [%rd1689];
	cvt.u32.u16	%r1814, %rs1;
	cvt.u32.u16	%r1815, %rs28;
	mul.lo.s32 	%r1816, %r1814, %r1815;
	ld.u16 	%rs578, [%SP+42];
	cvt.u32.u16	%r1817, %rs578;
	mul.lo.s32 	%r1818, %r1817, 23;
	add.s32 	%r1819, %r1816, %r1818;
	cvt.u64.u16	%rd1690, %rs8;
	shl.b64 	%rd1691, %rd1690, 1;
	add.s64 	%rd1692, %rd1648, %rd1691;
	ld.u16 	%rs579, [%rd1692];
	cvt.u32.u16	%r1820, %rs579;
	add.s32 	%r1821, %r1819, %r1820;
	cvt.s64.s32	%rd1693, %r1821;
	shl.b64 	%rd1694, %rd1693, 2;
	add.s64 	%rd1695, %rd9, %rd1694;
	ld.f32 	%f382, [%rd1695];
	cvt.u32.u16	%r1822, %rs1;
	cvt.u32.u16	%r1823, %rs28;
	mul.lo.s32 	%r1824, %r1822, %r1823;
	ld.u16 	%rs580, [%SP+42];
	cvt.u32.u16	%r1825, %rs580;
	mul.lo.s32 	%r1826, %r1825, 24;
	add.s32 	%r1827, %r1824, %r1826;
	cvt.u64.u16	%rd1696, %rs8;
	shl.b64 	%rd1697, %rd1696, 1;
	add.s64 	%rd1698, %rd1648, %rd1697;
	ld.u16 	%rs581, [%rd1698];
	cvt.u32.u16	%r1828, %rs581;
	add.s32 	%r1829, %r1827, %r1828;
	cvt.s64.s32	%rd1699, %r1829;
	shl.b64 	%rd1700, %rd1699, 2;
	add.s64 	%rd1701, %rd9, %rd1700;
	ld.f32 	%f383, [%rd1701];
	cvt.u32.u16	%r1830, %rs1;
	cvt.u32.u16	%r1831, %rs28;
	mul.lo.s32 	%r1832, %r1830, %r1831;
	ld.u16 	%rs582, [%SP+42];
	cvt.u32.u16	%r1833, %rs582;
	mul.lo.s32 	%r1834, %r1833, 25;
	add.s32 	%r1835, %r1832, %r1834;
	cvt.u64.u16	%rd1702, %rs8;
	shl.b64 	%rd1703, %rd1702, 1;
	add.s64 	%rd1704, %rd1648, %rd1703;
	ld.u16 	%rs583, [%rd1704];
	cvt.u32.u16	%r1836, %rs583;
	add.s32 	%r1837, %r1835, %r1836;
	cvt.s64.s32	%rd1705, %r1837;
	shl.b64 	%rd1706, %rd1705, 2;
	add.s64 	%rd1707, %rd9, %rd1706;
	ld.f32 	%f384, [%rd1707];
	cvt.u32.u16	%r1838, %rs1;
	cvt.u32.u16	%r1839, %rs28;
	mul.lo.s32 	%r1840, %r1838, %r1839;
	ld.u16 	%rs584, [%SP+42];
	cvt.u32.u16	%r1841, %rs584;
	mul.lo.s32 	%r1842, %r1841, 26;
	add.s32 	%r1843, %r1840, %r1842;
	cvt.u64.u16	%rd1708, %rs8;
	shl.b64 	%rd1709, %rd1708, 1;
	add.s64 	%rd1710, %rd1648, %rd1709;
	ld.u16 	%rs585, [%rd1710];
	cvt.u32.u16	%r1844, %rs585;
	add.s32 	%r1845, %r1843, %r1844;
	cvt.s64.s32	%rd1711, %r1845;
	shl.b64 	%rd1712, %rd1711, 2;
	add.s64 	%rd1713, %rd9, %rd1712;
	ld.f32 	%f385, [%rd1713];
	cvt.u32.u16	%r1846, %rs1;
	cvt.u32.u16	%r1847, %rs28;
	mul.lo.s32 	%r1848, %r1846, %r1847;
	ld.u16 	%rs586, [%SP+42];
	cvt.u32.u16	%r1849, %rs586;
	mul.lo.s32 	%r1850, %r1849, 27;
	add.s32 	%r1851, %r1848, %r1850;
	cvt.u64.u16	%rd1714, %rs8;
	shl.b64 	%rd1715, %rd1714, 1;
	add.s64 	%rd1716, %rd1648, %rd1715;
	ld.u16 	%rs587, [%rd1716];
	cvt.u32.u16	%r1852, %rs587;
	add.s32 	%r1853, %r1851, %r1852;
	cvt.s64.s32	%rd1717, %r1853;
	shl.b64 	%rd1718, %rd1717, 2;
	add.s64 	%rd1719, %rd9, %rd1718;
	ld.f32 	%f386, [%rd1719];
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1930;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1644;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1645;
	.param .b32 param3;
	st.param.f32	[param3+0], %f375;
	.param .b32 param4;
	st.param.f32	[param4+0], %f376;
	.param .b32 param5;
	st.param.f32	[param5+0], %f377;
	.param .b32 param6;
	st.param.f32	[param6+0], %f378;
	.param .b32 param7;
	st.param.f32	[param7+0], %f379;
	.param .b32 param8;
	st.param.f32	[param8+0], %f380;
	.param .b32 param9;
	st.param.f32	[param9+0], %f381;
	.param .b32 param10;
	st.param.f32	[param10+0], %f382;
	.param .b32 param11;
	st.param.f32	[param11+0], %f383;
	.param .b32 param12;
	st.param.f32	[param12+0], %f384;
	.param .b32 param13;
	st.param.f32	[param13+0], %f385;
	.param .b32 param14;
	st.param.f32	[param14+0], %f386;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 77
tmp770:

BB43_88:
	.loc	1 359 1
	cvt.u32.u16	%r1854, %rs9;
	ld.u16 	%rs588, [%SP+16];
	cvt.u32.u16	%r1855, %rs588;
	mul.lo.s32 	%r1856, %r1855, 0;
	add.s32 	%r1857, %r1854, %r1856;
	cvt.s64.s32	%rd1720, %r1857;
	shl.b64 	%rd1721, %rd1720, 1;
	mov.u64 	%rd1722, cBoolModel;
	cvta.const.u64 	%rd1723, %rd1722;
	add.s64 	%rd1724, %rd1723, %rd1721;
	ld.u16 	%rs589, [%rd1724];
	setp.ne.s16	%p89, %rs589, 0;
	not.pred 	%p90, %p89;
	@%p90 bra 	BB43_90;
	bra.uni 	BB43_89;

BB43_89:
	add.u64 	%rd1725, %SP, 580;
	.loc	1 359 1
tmp771:
	add.s64 	%rd1726, %rd1725, 4;
	cvt.u32.u16	%r1858, %rs1;
	cvt.u32.u16	%r1859, %rs28;
	mul.lo.s32 	%r1860, %r1858, %r1859;
	ld.u16 	%rs590, [%SP+42];
	cvt.u32.u16	%r1861, %rs590;
	mul.lo.s32 	%r1862, %r1861, 0;
	add.s32 	%r1863, %r1860, %r1862;
	cvt.u64.u16	%rd1727, %rs9;
	mov.u64 	%rd1728, cSegToComp;
	cvta.const.u64 	%rd1729, %rd1728;
	shl.b64 	%rd1730, %rd1727, 1;
	add.s64 	%rd1731, %rd1729, %rd1730;
	ld.u16 	%rs591, [%rd1731];
	cvt.u32.u16	%r1864, %rs591;
	add.s32 	%r1865, %r1863, %r1864;
	cvt.s64.s32	%rd1732, %r1865;
	shl.b64 	%rd1733, %rd1732, 2;
	add.s64 	%rd1734, %rd9, %rd1733;
	ld.f32 	%f387, [%rd1734];
	cvt.u32.u16	%r1866, %rs1;
	cvt.u32.u16	%r1867, %rs28;
	mul.lo.s32 	%r1868, %r1866, %r1867;
	ld.u16 	%rs592, [%SP+42];
	cvt.u32.u16	%r1869, %rs592;
	mul.lo.s32 	%r1870, %r1869, 1;
	add.s32 	%r1871, %r1868, %r1870;
	cvt.u64.u16	%rd1735, %rs9;
	shl.b64 	%rd1736, %rd1735, 1;
	add.s64 	%rd1737, %rd1729, %rd1736;
	ld.u16 	%rs593, [%rd1737];
	cvt.u32.u16	%r1872, %rs593;
	add.s32 	%r1873, %r1871, %r1872;
	cvt.s64.s32	%rd1738, %r1873;
	shl.b64 	%rd1739, %rd1738, 2;
	add.s64 	%rd1740, %rd9, %rd1739;
	ld.f32 	%f388, [%rd1740];
	ld.f32 	%f389, [%SP+612];
	add.s64 	%rd1741, %rd1725, 36;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1725;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1726;
	.param .b32 param3;
	st.param.f32	[param3+0], %f387;
	.param .b32 param4;
	st.param.f32	[param4+0], %f388;
	.param .b32 param5;
	st.param.f32	[param5+0], %f389;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1741;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 78
tmp772:

BB43_90:
	.loc	1 359 1
	cvt.u32.u16	%r1874, %rs9;
	ld.u16 	%rs594, [%SP+16];
	cvt.u32.u16	%r1875, %rs594;
	mul.lo.s32 	%r1876, %r1875, 1;
	add.s32 	%r1877, %r1874, %r1876;
	cvt.s64.s32	%rd1742, %r1877;
	shl.b64 	%rd1743, %rd1742, 1;
	mov.u64 	%rd1744, cBoolModel;
	cvta.const.u64 	%rd1745, %rd1744;
	add.s64 	%rd1746, %rd1745, %rd1743;
	ld.u16 	%rs595, [%rd1746];
	setp.ne.s16	%p91, %rs595, 0;
	not.pred 	%p92, %p91;
	@%p92 bra 	BB43_92;
	bra.uni 	BB43_91;

BB43_91:
	add.u64 	%rd1747, %SP, 580;
	.loc	1 359 1
tmp773:
	add.s64 	%rd1748, %rd1747, 8;
	ld.f32 	%f390, [%SP+616];
	add.s64 	%rd1749, %rd1747, 32;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1748;
	.param .b32 param2;
	st.param.f32	[param2+0], %f390;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1749;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 79
tmp774:

BB43_92:
	.loc	1 359 1
	cvt.u32.u16	%r1878, %rs9;
	ld.u16 	%rs596, [%SP+16];
	cvt.u32.u16	%r1879, %rs596;
	mul.lo.s32 	%r1880, %r1879, 2;
	add.s32 	%r1881, %r1878, %r1880;
	cvt.s64.s32	%rd1750, %r1881;
	shl.b64 	%rd1751, %rd1750, 1;
	mov.u64 	%rd1752, cBoolModel;
	cvta.const.u64 	%rd1753, %rd1752;
	add.s64 	%rd1754, %rd1753, %rd1751;
	ld.u16 	%rs597, [%rd1754];
	setp.ne.s16	%p93, %rs597, 0;
	not.pred 	%p94, %p93;
	@%p94 bra 	BB43_94;
	bra.uni 	BB43_93;

BB43_93:
	add.u64 	%rd1755, %SP, 580;
	.loc	1 359 1
tmp775:
	add.s64 	%rd1756, %rd1755, 12;
	cvt.u32.u16	%r1882, %rs1;
	cvt.u32.u16	%r1883, %rs28;
	mul.lo.s32 	%r1884, %r1882, %r1883;
	ld.u16 	%rs598, [%SP+42];
	cvt.u32.u16	%r1885, %rs598;
	mul.lo.s32 	%r1886, %r1885, 2;
	add.s32 	%r1887, %r1884, %r1886;
	cvt.u64.u16	%rd1757, %rs9;
	mov.u64 	%rd1758, cSegToComp;
	cvta.const.u64 	%rd1759, %rd1758;
	shl.b64 	%rd1760, %rd1757, 1;
	add.s64 	%rd1761, %rd1759, %rd1760;
	ld.u16 	%rs599, [%rd1761];
	cvt.u32.u16	%r1888, %rs599;
	add.s32 	%r1889, %r1887, %r1888;
	cvt.s64.s32	%rd1762, %r1889;
	shl.b64 	%rd1763, %rd1762, 2;
	add.s64 	%rd1764, %rd9, %rd1763;
	ld.f32 	%f391, [%rd1764];
	cvt.u32.u16	%r1890, %rs1;
	cvt.u32.u16	%r1891, %rs28;
	mul.lo.s32 	%r1892, %r1890, %r1891;
	ld.u16 	%rs600, [%SP+42];
	cvt.u32.u16	%r1893, %rs600;
	mul.lo.s32 	%r1894, %r1893, 3;
	add.s32 	%r1895, %r1892, %r1894;
	cvt.u64.u16	%rd1765, %rs9;
	shl.b64 	%rd1766, %rd1765, 1;
	add.s64 	%rd1767, %rd1759, %rd1766;
	ld.u16 	%rs601, [%rd1767];
	cvt.u32.u16	%r1896, %rs601;
	add.s32 	%r1897, %r1895, %r1896;
	cvt.s64.s32	%rd1768, %r1897;
	shl.b64 	%rd1769, %rd1768, 2;
	add.s64 	%rd1770, %rd9, %rd1769;
	ld.f32 	%f392, [%rd1770];
	cvt.u32.u16	%r1898, %rs1;
	cvt.u32.u16	%r1899, %rs28;
	mul.lo.s32 	%r1900, %r1898, %r1899;
	ld.u16 	%rs602, [%SP+42];
	cvt.u32.u16	%r1901, %rs602;
	mul.lo.s32 	%r1902, %r1901, 4;
	add.s32 	%r1903, %r1900, %r1902;
	cvt.u64.u16	%rd1771, %rs9;
	shl.b64 	%rd1772, %rd1771, 1;
	add.s64 	%rd1773, %rd1759, %rd1772;
	ld.u16 	%rs603, [%rd1773];
	cvt.u32.u16	%r1904, %rs603;
	add.s32 	%r1905, %r1903, %r1904;
	cvt.s64.s32	%rd1774, %r1905;
	shl.b64 	%rd1775, %rd1774, 2;
	add.s64 	%rd1776, %rd9, %rd1775;
	ld.f32 	%f393, [%rd1776];
	cvt.u32.u16	%r1906, %rs1;
	cvt.u32.u16	%r1907, %rs28;
	mul.lo.s32 	%r1908, %r1906, %r1907;
	ld.u16 	%rs604, [%SP+42];
	cvt.u32.u16	%r1909, %rs604;
	mul.lo.s32 	%r1910, %r1909, 5;
	add.s32 	%r1911, %r1908, %r1910;
	cvt.u64.u16	%rd1777, %rs9;
	shl.b64 	%rd1778, %rd1777, 1;
	add.s64 	%rd1779, %rd1759, %rd1778;
	ld.u16 	%rs605, [%rd1779];
	cvt.u32.u16	%r1912, %rs605;
	add.s32 	%r1913, %r1911, %r1912;
	cvt.s64.s32	%rd1780, %r1913;
	shl.b64 	%rd1781, %rd1780, 2;
	add.s64 	%rd1782, %rd9, %rd1781;
	ld.f32 	%f394, [%rd1782];
	ld.f32 	%f395, [%SP+612];
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1756;
	.param .b32 param2;
	st.param.f32	[param2+0], %f391;
	.param .b32 param3;
	st.param.f32	[param3+0], %f392;
	.param .b32 param4;
	st.param.f32	[param4+0], %f393;
	.param .b32 param5;
	st.param.f32	[param5+0], %f394;
	.param .b32 param6;
	st.param.f32	[param6+0], %f395;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 80
tmp776:

BB43_94:
	.loc	1 359 1
	cvt.u32.u16	%r1914, %rs9;
	ld.u16 	%rs606, [%SP+16];
	cvt.u32.u16	%r1915, %rs606;
	mul.lo.s32 	%r1916, %r1915, 3;
	add.s32 	%r1917, %r1914, %r1916;
	cvt.s64.s32	%rd1783, %r1917;
	shl.b64 	%rd1784, %rd1783, 1;
	mov.u64 	%rd1785, cBoolModel;
	cvta.const.u64 	%rd1786, %rd1785;
	add.s64 	%rd1787, %rd1786, %rd1784;
	ld.u16 	%rs607, [%rd1787];
	setp.ne.s16	%p95, %rs607, 0;
	not.pred 	%p96, %p95;
	@%p96 bra 	BB43_96;
	bra.uni 	BB43_95;

BB43_95:
	add.u64 	%rd1788, %SP, 580;
	.loc	1 359 1
tmp777:
	add.s64 	%rd1789, %rd1788, 16;
	cvt.u32.u16	%r1918, %rs1;
	cvt.u32.u16	%r1919, %rs28;
	mul.lo.s32 	%r1920, %r1918, %r1919;
	ld.u16 	%rs608, [%SP+42];
	cvt.u32.u16	%r1921, %rs608;
	mul.lo.s32 	%r1922, %r1921, 6;
	add.s32 	%r1923, %r1920, %r1922;
	cvt.u64.u16	%rd1790, %rs9;
	mov.u64 	%rd1791, cSegToComp;
	cvta.const.u64 	%rd1792, %rd1791;
	shl.b64 	%rd1793, %rd1790, 1;
	add.s64 	%rd1794, %rd1792, %rd1793;
	ld.u16 	%rs609, [%rd1794];
	cvt.u32.u16	%r1924, %rs609;
	add.s32 	%r1925, %r1923, %r1924;
	cvt.s64.s32	%rd1795, %r1925;
	shl.b64 	%rd1796, %rd1795, 2;
	add.s64 	%rd1797, %rd9, %rd1796;
	ld.f32 	%f396, [%rd1797];
	cvt.u32.u16	%r1926, %rs1;
	cvt.u32.u16	%r1927, %rs28;
	mul.lo.s32 	%r1928, %r1926, %r1927;
	ld.u16 	%rs610, [%SP+42];
	cvt.u32.u16	%r1929, %rs610;
	mul.lo.s32 	%r1930, %r1929, 7;
	add.s32 	%r1931, %r1928, %r1930;
	cvt.u64.u16	%rd1798, %rs9;
	shl.b64 	%rd1799, %rd1798, 1;
	add.s64 	%rd1800, %rd1792, %rd1799;
	ld.u16 	%rs611, [%rd1800];
	cvt.u32.u16	%r1932, %rs611;
	add.s32 	%r1933, %r1931, %r1932;
	cvt.s64.s32	%rd1801, %r1933;
	shl.b64 	%rd1802, %rd1801, 2;
	add.s64 	%rd1803, %rd9, %rd1802;
	ld.f32 	%f397, [%rd1803];
	cvt.u32.u16	%r1934, %rs1;
	cvt.u32.u16	%r1935, %rs28;
	mul.lo.s32 	%r1936, %r1934, %r1935;
	ld.u16 	%rs612, [%SP+42];
	cvt.u32.u16	%r1937, %rs612;
	mul.lo.s32 	%r1938, %r1937, 8;
	add.s32 	%r1939, %r1936, %r1938;
	cvt.u64.u16	%rd1804, %rs9;
	shl.b64 	%rd1805, %rd1804, 1;
	add.s64 	%rd1806, %rd1792, %rd1805;
	ld.u16 	%rs613, [%rd1806];
	cvt.u32.u16	%r1940, %rs613;
	add.s32 	%r1941, %r1939, %r1940;
	cvt.s64.s32	%rd1807, %r1941;
	shl.b64 	%rd1808, %rd1807, 2;
	add.s64 	%rd1809, %rd9, %rd1808;
	ld.f32 	%f398, [%rd1809];
	cvt.u32.u16	%r1942, %rs1;
	cvt.u32.u16	%r1943, %rs28;
	mul.lo.s32 	%r1944, %r1942, %r1943;
	ld.u16 	%rs614, [%SP+42];
	cvt.u32.u16	%r1945, %rs614;
	mul.lo.s32 	%r1946, %r1945, 9;
	add.s32 	%r1947, %r1944, %r1946;
	cvt.u64.u16	%rd1810, %rs9;
	shl.b64 	%rd1811, %rd1810, 1;
	add.s64 	%rd1812, %rd1792, %rd1811;
	ld.u16 	%rs615, [%rd1812];
	cvt.u32.u16	%r1948, %rs615;
	add.s32 	%r1949, %r1947, %r1948;
	cvt.s64.s32	%rd1813, %r1949;
	shl.b64 	%rd1814, %rd1813, 2;
	add.s64 	%rd1815, %rd9, %rd1814;
	ld.f32 	%f399, [%rd1815];
	cvt.u32.u16	%r1950, %rs1;
	cvt.u32.u16	%r1951, %rs28;
	mul.lo.s32 	%r1952, %r1950, %r1951;
	ld.u16 	%rs616, [%SP+42];
	cvt.u32.u16	%r1953, %rs616;
	mul.lo.s32 	%r1954, %r1953, 10;
	add.s32 	%r1955, %r1952, %r1954;
	cvt.u64.u16	%rd1816, %rs9;
	shl.b64 	%rd1817, %rd1816, 1;
	add.s64 	%rd1818, %rd1792, %rd1817;
	ld.u16 	%rs617, [%rd1818];
	cvt.u32.u16	%r1956, %rs617;
	add.s32 	%r1957, %r1955, %r1956;
	cvt.s64.s32	%rd1819, %r1957;
	shl.b64 	%rd1820, %rd1819, 2;
	add.s64 	%rd1821, %rd9, %rd1820;
	ld.f32 	%f400, [%rd1821];
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1789;
	.param .b32 param2;
	st.param.f32	[param2+0], %f396;
	.param .b32 param3;
	st.param.f32	[param3+0], %f397;
	.param .b32 param4;
	st.param.f32	[param4+0], %f398;
	.param .b32 param5;
	st.param.f32	[param5+0], %f399;
	.param .b32 param6;
	st.param.f32	[param6+0], %f400;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 81
tmp778:

BB43_96:
	.loc	1 359 1
	cvt.u32.u16	%r1958, %rs9;
	ld.u16 	%rs618, [%SP+16];
	cvt.u32.u16	%r1959, %rs618;
	mul.lo.s32 	%r1960, %r1959, 4;
	add.s32 	%r1961, %r1958, %r1960;
	cvt.s64.s32	%rd1822, %r1961;
	shl.b64 	%rd1823, %rd1822, 1;
	mov.u64 	%rd1824, cBoolModel;
	cvta.const.u64 	%rd1825, %rd1824;
	add.s64 	%rd1826, %rd1825, %rd1823;
	ld.u16 	%rs619, [%rd1826];
	setp.ne.s16	%p97, %rs619, 0;
	not.pred 	%p98, %p97;
	@%p98 bra 	BB43_98;
	bra.uni 	BB43_97;

BB43_97:
	add.u64 	%rd1827, %SP, 580;
	.loc	1 359 1
tmp779:
	add.s64 	%rd1828, %rd1827, 20;
	cvt.u32.u16	%r1962, %rs1;
	cvt.u32.u16	%r1963, %rs28;
	mul.lo.s32 	%r1964, %r1962, %r1963;
	ld.u16 	%rs620, [%SP+42];
	cvt.u32.u16	%r1965, %rs620;
	mul.lo.s32 	%r1966, %r1965, 11;
	add.s32 	%r1967, %r1964, %r1966;
	cvt.u64.u16	%rd1829, %rs9;
	mov.u64 	%rd1830, cSegToComp;
	cvta.const.u64 	%rd1831, %rd1830;
	shl.b64 	%rd1832, %rd1829, 1;
	add.s64 	%rd1833, %rd1831, %rd1832;
	ld.u16 	%rs621, [%rd1833];
	cvt.u32.u16	%r1968, %rs621;
	add.s32 	%r1969, %r1967, %r1968;
	cvt.s64.s32	%rd1834, %r1969;
	shl.b64 	%rd1835, %rd1834, 2;
	add.s64 	%rd1836, %rd9, %rd1835;
	ld.f32 	%f401, [%rd1836];
	cvt.u32.u16	%r1970, %rs1;
	cvt.u32.u16	%r1971, %rs28;
	mul.lo.s32 	%r1972, %r1970, %r1971;
	ld.u16 	%rs622, [%SP+42];
	cvt.u32.u16	%r1973, %rs622;
	mul.lo.s32 	%r1974, %r1973, 12;
	add.s32 	%r1975, %r1972, %r1974;
	cvt.u64.u16	%rd1837, %rs9;
	shl.b64 	%rd1838, %rd1837, 1;
	add.s64 	%rd1839, %rd1831, %rd1838;
	ld.u16 	%rs623, [%rd1839];
	cvt.u32.u16	%r1976, %rs623;
	add.s32 	%r1977, %r1975, %r1976;
	cvt.s64.s32	%rd1840, %r1977;
	shl.b64 	%rd1841, %rd1840, 2;
	add.s64 	%rd1842, %rd9, %rd1841;
	ld.f32 	%f402, [%rd1842];
	cvt.u32.u16	%r1978, %rs1;
	cvt.u32.u16	%r1979, %rs28;
	mul.lo.s32 	%r1980, %r1978, %r1979;
	ld.u16 	%rs624, [%SP+42];
	cvt.u32.u16	%r1981, %rs624;
	mul.lo.s32 	%r1982, %r1981, 13;
	add.s32 	%r1983, %r1980, %r1982;
	cvt.u64.u16	%rd1843, %rs9;
	shl.b64 	%rd1844, %rd1843, 1;
	add.s64 	%rd1845, %rd1831, %rd1844;
	ld.u16 	%rs625, [%rd1845];
	cvt.u32.u16	%r1984, %rs625;
	add.s32 	%r1985, %r1983, %r1984;
	cvt.s64.s32	%rd1846, %r1985;
	shl.b64 	%rd1847, %rd1846, 2;
	add.s64 	%rd1848, %rd9, %rd1847;
	ld.f32 	%f403, [%rd1848];
	cvt.u32.u16	%r1986, %rs1;
	cvt.u32.u16	%r1987, %rs28;
	mul.lo.s32 	%r1988, %r1986, %r1987;
	ld.u16 	%rs626, [%SP+42];
	cvt.u32.u16	%r1989, %rs626;
	mul.lo.s32 	%r1990, %r1989, 14;
	add.s32 	%r1991, %r1988, %r1990;
	cvt.u64.u16	%rd1849, %rs9;
	shl.b64 	%rd1850, %rd1849, 1;
	add.s64 	%rd1851, %rd1831, %rd1850;
	ld.u16 	%rs627, [%rd1851];
	cvt.u32.u16	%r1992, %rs627;
	add.s32 	%r1993, %r1991, %r1992;
	cvt.s64.s32	%rd1852, %r1993;
	shl.b64 	%rd1853, %rd1852, 2;
	add.s64 	%rd1854, %rd9, %rd1853;
	ld.f32 	%f404, [%rd1854];
	cvt.u32.u16	%r1994, %rs1;
	cvt.u32.u16	%r1995, %rs28;
	mul.lo.s32 	%r1996, %r1994, %r1995;
	ld.u16 	%rs628, [%SP+42];
	cvt.u32.u16	%r1997, %rs628;
	mul.lo.s32 	%r1998, %r1997, 15;
	add.s32 	%r1999, %r1996, %r1998;
	cvt.u64.u16	%rd1855, %rs9;
	shl.b64 	%rd1856, %rd1855, 1;
	add.s64 	%rd1857, %rd1831, %rd1856;
	ld.u16 	%rs629, [%rd1857];
	cvt.u32.u16	%r2000, %rs629;
	add.s32 	%r2001, %r1999, %r2000;
	cvt.s64.s32	%rd1858, %r2001;
	shl.b64 	%rd1859, %rd1858, 2;
	add.s64 	%rd1860, %rd9, %rd1859;
	ld.f32 	%f405, [%rd1860];
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1828;
	.param .b32 param2;
	st.param.f32	[param2+0], %f401;
	.param .b32 param3;
	st.param.f32	[param3+0], %f402;
	.param .b32 param4;
	st.param.f32	[param4+0], %f403;
	.param .b32 param5;
	st.param.f32	[param5+0], %f404;
	.param .b32 param6;
	st.param.f32	[param6+0], %f405;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 82
tmp780:

BB43_98:
	.loc	1 359 1
	cvt.u32.u16	%r2002, %rs9;
	ld.u16 	%rs630, [%SP+16];
	cvt.u32.u16	%r2003, %rs630;
	mul.lo.s32 	%r2004, %r2003, 5;
	add.s32 	%r2005, %r2002, %r2004;
	cvt.s64.s32	%rd1861, %r2005;
	shl.b64 	%rd1862, %rd1861, 1;
	mov.u64 	%rd1863, cBoolModel;
	cvta.const.u64 	%rd1864, %rd1863;
	add.s64 	%rd1865, %rd1864, %rd1862;
	ld.u16 	%rs631, [%rd1865];
	setp.ne.s16	%p99, %rs631, 0;
	not.pred 	%p100, %p99;
	@%p100 bra 	BB43_100;
	bra.uni 	BB43_99;

BB43_99:
	add.u64 	%rd1866, %SP, 580;
	.loc	1 359 1
tmp781:
	add.s64 	%rd1867, %rd1866, 24;
	add.s64 	%rd1868, %rd1866, 28;
	cvt.u32.u16	%r2006, %rs1;
	cvt.u32.u16	%r2007, %rs28;
	mul.lo.s32 	%r2008, %r2006, %r2007;
	ld.u16 	%rs632, [%SP+42];
	cvt.u32.u16	%r2009, %rs632;
	mul.lo.s32 	%r2010, %r2009, 16;
	add.s32 	%r2011, %r2008, %r2010;
	cvt.u64.u16	%rd1869, %rs9;
	mov.u64 	%rd1870, cSegToComp;
	cvta.const.u64 	%rd1871, %rd1870;
	shl.b64 	%rd1872, %rd1869, 1;
	add.s64 	%rd1873, %rd1871, %rd1872;
	ld.u16 	%rs633, [%rd1873];
	cvt.u32.u16	%r2012, %rs633;
	add.s32 	%r2013, %r2011, %r2012;
	cvt.s64.s32	%rd1874, %r2013;
	shl.b64 	%rd1875, %rd1874, 2;
	add.s64 	%rd1876, %rd9, %rd1875;
	ld.f32 	%f406, [%rd1876];
	cvt.u32.u16	%r2014, %rs1;
	cvt.u32.u16	%r2015, %rs28;
	mul.lo.s32 	%r2016, %r2014, %r2015;
	ld.u16 	%rs634, [%SP+42];
	cvt.u32.u16	%r2017, %rs634;
	mul.lo.s32 	%r2018, %r2017, 17;
	add.s32 	%r2019, %r2016, %r2018;
	cvt.u64.u16	%rd1877, %rs9;
	shl.b64 	%rd1878, %rd1877, 1;
	add.s64 	%rd1879, %rd1871, %rd1878;
	ld.u16 	%rs635, [%rd1879];
	cvt.u32.u16	%r2020, %rs635;
	add.s32 	%r2021, %r2019, %r2020;
	cvt.s64.s32	%rd1880, %r2021;
	shl.b64 	%rd1881, %rd1880, 2;
	add.s64 	%rd1882, %rd9, %rd1881;
	ld.f32 	%f407, [%rd1882];
	cvt.u32.u16	%r2022, %rs1;
	cvt.u32.u16	%r2023, %rs28;
	mul.lo.s32 	%r2024, %r2022, %r2023;
	ld.u16 	%rs636, [%SP+42];
	cvt.u32.u16	%r2025, %rs636;
	mul.lo.s32 	%r2026, %r2025, 18;
	add.s32 	%r2027, %r2024, %r2026;
	cvt.u64.u16	%rd1883, %rs9;
	shl.b64 	%rd1884, %rd1883, 1;
	add.s64 	%rd1885, %rd1871, %rd1884;
	ld.u16 	%rs637, [%rd1885];
	cvt.u32.u16	%r2028, %rs637;
	add.s32 	%r2029, %r2027, %r2028;
	cvt.s64.s32	%rd1886, %r2029;
	shl.b64 	%rd1887, %rd1886, 2;
	add.s64 	%rd1888, %rd9, %rd1887;
	ld.f32 	%f408, [%rd1888];
	cvt.u32.u16	%r2030, %rs1;
	cvt.u32.u16	%r2031, %rs28;
	mul.lo.s32 	%r2032, %r2030, %r2031;
	ld.u16 	%rs638, [%SP+42];
	cvt.u32.u16	%r2033, %rs638;
	mul.lo.s32 	%r2034, %r2033, 19;
	add.s32 	%r2035, %r2032, %r2034;
	cvt.u64.u16	%rd1889, %rs9;
	shl.b64 	%rd1890, %rd1889, 1;
	add.s64 	%rd1891, %rd1871, %rd1890;
	ld.u16 	%rs639, [%rd1891];
	cvt.u32.u16	%r2036, %rs639;
	add.s32 	%r2037, %r2035, %r2036;
	cvt.s64.s32	%rd1892, %r2037;
	shl.b64 	%rd1893, %rd1892, 2;
	add.s64 	%rd1894, %rd9, %rd1893;
	ld.f32 	%f409, [%rd1894];
	cvt.u32.u16	%r2038, %rs1;
	cvt.u32.u16	%r2039, %rs28;
	mul.lo.s32 	%r2040, %r2038, %r2039;
	ld.u16 	%rs640, [%SP+42];
	cvt.u32.u16	%r2041, %rs640;
	mul.lo.s32 	%r2042, %r2041, 20;
	add.s32 	%r2043, %r2040, %r2042;
	cvt.u64.u16	%rd1895, %rs9;
	shl.b64 	%rd1896, %rd1895, 1;
	add.s64 	%rd1897, %rd1871, %rd1896;
	ld.u16 	%rs641, [%rd1897];
	cvt.u32.u16	%r2044, %rs641;
	add.s32 	%r2045, %r2043, %r2044;
	cvt.s64.s32	%rd1898, %r2045;
	shl.b64 	%rd1899, %rd1898, 2;
	add.s64 	%rd1900, %rd9, %rd1899;
	ld.f32 	%f410, [%rd1900];
	cvt.u32.u16	%r2046, %rs1;
	cvt.u32.u16	%r2047, %rs28;
	mul.lo.s32 	%r2048, %r2046, %r2047;
	ld.u16 	%rs642, [%SP+42];
	cvt.u32.u16	%r2049, %rs642;
	mul.lo.s32 	%r2050, %r2049, 21;
	add.s32 	%r2051, %r2048, %r2050;
	cvt.u64.u16	%rd1901, %rs9;
	shl.b64 	%rd1902, %rd1901, 1;
	add.s64 	%rd1903, %rd1871, %rd1902;
	ld.u16 	%rs643, [%rd1903];
	cvt.u32.u16	%r2052, %rs643;
	add.s32 	%r2053, %r2051, %r2052;
	cvt.s64.s32	%rd1904, %r2053;
	shl.b64 	%rd1905, %rd1904, 2;
	add.s64 	%rd1906, %rd9, %rd1905;
	ld.f32 	%f411, [%rd1906];
	cvt.u32.u16	%r2054, %rs1;
	cvt.u32.u16	%r2055, %rs28;
	mul.lo.s32 	%r2056, %r2054, %r2055;
	ld.u16 	%rs644, [%SP+42];
	cvt.u32.u16	%r2057, %rs644;
	mul.lo.s32 	%r2058, %r2057, 22;
	add.s32 	%r2059, %r2056, %r2058;
	cvt.u64.u16	%rd1907, %rs9;
	shl.b64 	%rd1908, %rd1907, 1;
	add.s64 	%rd1909, %rd1871, %rd1908;
	ld.u16 	%rs645, [%rd1909];
	cvt.u32.u16	%r2060, %rs645;
	add.s32 	%r2061, %r2059, %r2060;
	cvt.s64.s32	%rd1910, %r2061;
	shl.b64 	%rd1911, %rd1910, 2;
	add.s64 	%rd1912, %rd9, %rd1911;
	ld.f32 	%f412, [%rd1912];
	cvt.u32.u16	%r2062, %rs1;
	cvt.u32.u16	%r2063, %rs28;
	mul.lo.s32 	%r2064, %r2062, %r2063;
	ld.u16 	%rs646, [%SP+42];
	cvt.u32.u16	%r2065, %rs646;
	mul.lo.s32 	%r2066, %r2065, 23;
	add.s32 	%r2067, %r2064, %r2066;
	cvt.u64.u16	%rd1913, %rs9;
	shl.b64 	%rd1914, %rd1913, 1;
	add.s64 	%rd1915, %rd1871, %rd1914;
	ld.u16 	%rs647, [%rd1915];
	cvt.u32.u16	%r2068, %rs647;
	add.s32 	%r2069, %r2067, %r2068;
	cvt.s64.s32	%rd1916, %r2069;
	shl.b64 	%rd1917, %rd1916, 2;
	add.s64 	%rd1918, %rd9, %rd1917;
	ld.f32 	%f413, [%rd1918];
	cvt.u32.u16	%r2070, %rs1;
	cvt.u32.u16	%r2071, %rs28;
	mul.lo.s32 	%r2072, %r2070, %r2071;
	ld.u16 	%rs648, [%SP+42];
	cvt.u32.u16	%r2073, %rs648;
	mul.lo.s32 	%r2074, %r2073, 24;
	add.s32 	%r2075, %r2072, %r2074;
	cvt.u64.u16	%rd1919, %rs9;
	shl.b64 	%rd1920, %rd1919, 1;
	add.s64 	%rd1921, %rd1871, %rd1920;
	ld.u16 	%rs649, [%rd1921];
	cvt.u32.u16	%r2076, %rs649;
	add.s32 	%r2077, %r2075, %r2076;
	cvt.s64.s32	%rd1922, %r2077;
	shl.b64 	%rd1923, %rd1922, 2;
	add.s64 	%rd1924, %rd9, %rd1923;
	ld.f32 	%f414, [%rd1924];
	cvt.u32.u16	%r2078, %rs1;
	cvt.u32.u16	%r2079, %rs28;
	mul.lo.s32 	%r2080, %r2078, %r2079;
	ld.u16 	%rs650, [%SP+42];
	cvt.u32.u16	%r2081, %rs650;
	mul.lo.s32 	%r2082, %r2081, 25;
	add.s32 	%r2083, %r2080, %r2082;
	cvt.u64.u16	%rd1925, %rs9;
	shl.b64 	%rd1926, %rd1925, 1;
	add.s64 	%rd1927, %rd1871, %rd1926;
	ld.u16 	%rs651, [%rd1927];
	cvt.u32.u16	%r2084, %rs651;
	add.s32 	%r2085, %r2083, %r2084;
	cvt.s64.s32	%rd1928, %r2085;
	shl.b64 	%rd1929, %rd1928, 2;
	add.s64 	%rd1930, %rd9, %rd1929;
	ld.f32 	%f415, [%rd1930];
	cvt.u32.u16	%r2086, %rs1;
	cvt.u32.u16	%r2087, %rs28;
	mul.lo.s32 	%r2088, %r2086, %r2087;
	ld.u16 	%rs652, [%SP+42];
	cvt.u32.u16	%r2089, %rs652;
	mul.lo.s32 	%r2090, %r2089, 26;
	add.s32 	%r2091, %r2088, %r2090;
	cvt.u64.u16	%rd1931, %rs9;
	shl.b64 	%rd1932, %rd1931, 1;
	add.s64 	%rd1933, %rd1871, %rd1932;
	ld.u16 	%rs653, [%rd1933];
	cvt.u32.u16	%r2092, %rs653;
	add.s32 	%r2093, %r2091, %r2092;
	cvt.s64.s32	%rd1934, %r2093;
	shl.b64 	%rd1935, %rd1934, 2;
	add.s64 	%rd1936, %rd9, %rd1935;
	ld.f32 	%f416, [%rd1936];
	cvt.u32.u16	%r2094, %rs1;
	cvt.u32.u16	%r2095, %rs28;
	mul.lo.s32 	%r2096, %r2094, %r2095;
	ld.u16 	%rs654, [%SP+42];
	cvt.u32.u16	%r2097, %rs654;
	mul.lo.s32 	%r2098, %r2097, 27;
	add.s32 	%r2099, %r2096, %r2098;
	cvt.u64.u16	%rd1937, %rs9;
	shl.b64 	%rd1938, %rd1937, 1;
	add.s64 	%rd1939, %rd1871, %rd1938;
	ld.u16 	%rs655, [%rd1939];
	cvt.u32.u16	%r2100, %rs655;
	add.s32 	%r2101, %r2099, %r2100;
	cvt.s64.s32	%rd1940, %r2101;
	shl.b64 	%rd1941, %rd1940, 2;
	add.s64 	%rd1942, %rd9, %rd1941;
	ld.f32 	%f417, [%rd1942];
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1867;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1868;
	.param .b32 param3;
	st.param.f32	[param3+0], %f406;
	.param .b32 param4;
	st.param.f32	[param4+0], %f407;
	.param .b32 param5;
	st.param.f32	[param5+0], %f408;
	.param .b32 param6;
	st.param.f32	[param6+0], %f409;
	.param .b32 param7;
	st.param.f32	[param7+0], %f410;
	.param .b32 param8;
	st.param.f32	[param8+0], %f411;
	.param .b32 param9;
	st.param.f32	[param9+0], %f412;
	.param .b32 param10;
	st.param.f32	[param10+0], %f413;
	.param .b32 param11;
	st.param.f32	[param11+0], %f414;
	.param .b32 param12;
	st.param.f32	[param12+0], %f415;
	.param .b32 param13;
	st.param.f32	[param13+0], %f416;
	.param .b32 param14;
	st.param.f32	[param14+0], %f417;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 83
tmp782:

BB43_100:
	.loc	1 359 1
	cvt.u32.u16	%r2102, %rs10;
	ld.u16 	%rs656, [%SP+16];
	cvt.u32.u16	%r2103, %rs656;
	mul.lo.s32 	%r2104, %r2103, 0;
	add.s32 	%r2105, %r2102, %r2104;
	cvt.s64.s32	%rd1943, %r2105;
	shl.b64 	%rd1944, %rd1943, 1;
	mov.u64 	%rd1945, cBoolModel;
	cvta.const.u64 	%rd1946, %rd1945;
	add.s64 	%rd1947, %rd1946, %rd1944;
	ld.u16 	%rs657, [%rd1947];
	setp.ne.s16	%p101, %rs657, 0;
	not.pred 	%p102, %p101;
	@%p102 bra 	BB43_102;
	bra.uni 	BB43_101;

BB43_101:
	add.u64 	%rd1948, %SP, 620;
	.loc	1 359 1
tmp783:
	add.s64 	%rd1949, %rd1948, 4;
	cvt.u32.u16	%r2106, %rs1;
	cvt.u32.u16	%r2107, %rs28;
	mul.lo.s32 	%r2108, %r2106, %r2107;
	ld.u16 	%rs658, [%SP+42];
	cvt.u32.u16	%r2109, %rs658;
	mul.lo.s32 	%r2110, %r2109, 0;
	add.s32 	%r2111, %r2108, %r2110;
	cvt.u64.u16	%rd1950, %rs10;
	mov.u64 	%rd1951, cSegToComp;
	cvta.const.u64 	%rd1952, %rd1951;
	shl.b64 	%rd1953, %rd1950, 1;
	add.s64 	%rd1954, %rd1952, %rd1953;
	ld.u16 	%rs659, [%rd1954];
	cvt.u32.u16	%r2112, %rs659;
	add.s32 	%r2113, %r2111, %r2112;
	cvt.s64.s32	%rd1955, %r2113;
	shl.b64 	%rd1956, %rd1955, 2;
	add.s64 	%rd1957, %rd9, %rd1956;
	ld.f32 	%f418, [%rd1957];
	cvt.u32.u16	%r2114, %rs1;
	cvt.u32.u16	%r2115, %rs28;
	mul.lo.s32 	%r2116, %r2114, %r2115;
	ld.u16 	%rs660, [%SP+42];
	cvt.u32.u16	%r2117, %rs660;
	mul.lo.s32 	%r2118, %r2117, 1;
	add.s32 	%r2119, %r2116, %r2118;
	cvt.u64.u16	%rd1958, %rs10;
	shl.b64 	%rd1959, %rd1958, 1;
	add.s64 	%rd1960, %rd1952, %rd1959;
	ld.u16 	%rs661, [%rd1960];
	cvt.u32.u16	%r2120, %rs661;
	add.s32 	%r2121, %r2119, %r2120;
	cvt.s64.s32	%rd1961, %r2121;
	shl.b64 	%rd1962, %rd1961, 2;
	add.s64 	%rd1963, %rd9, %rd1962;
	ld.f32 	%f419, [%rd1963];
	ld.f32 	%f420, [%SP+652];
	add.s64 	%rd1964, %rd1948, 36;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1948;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd1949;
	.param .b32 param3;
	st.param.f32	[param3+0], %f418;
	.param .b32 param4;
	st.param.f32	[param4+0], %f419;
	.param .b32 param5;
	st.param.f32	[param5+0], %f420;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd1964;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 84
tmp784:

BB43_102:
	.loc	1 359 1
	cvt.u32.u16	%r2122, %rs10;
	ld.u16 	%rs662, [%SP+16];
	cvt.u32.u16	%r2123, %rs662;
	mul.lo.s32 	%r2124, %r2123, 1;
	add.s32 	%r2125, %r2122, %r2124;
	cvt.s64.s32	%rd1965, %r2125;
	shl.b64 	%rd1966, %rd1965, 1;
	mov.u64 	%rd1967, cBoolModel;
	cvta.const.u64 	%rd1968, %rd1967;
	add.s64 	%rd1969, %rd1968, %rd1966;
	ld.u16 	%rs663, [%rd1969];
	setp.ne.s16	%p103, %rs663, 0;
	not.pred 	%p104, %p103;
	@%p104 bra 	BB43_104;
	bra.uni 	BB43_103;

BB43_103:
	add.u64 	%rd1970, %SP, 620;
	.loc	1 359 1
tmp785:
	add.s64 	%rd1971, %rd1970, 8;
	ld.f32 	%f421, [%SP+656];
	add.s64 	%rd1972, %rd1970, 32;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1971;
	.param .b32 param2;
	st.param.f32	[param2+0], %f421;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd1972;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 85
tmp786:

BB43_104:
	.loc	1 359 1
	cvt.u32.u16	%r2126, %rs10;
	ld.u16 	%rs664, [%SP+16];
	cvt.u32.u16	%r2127, %rs664;
	mul.lo.s32 	%r2128, %r2127, 2;
	add.s32 	%r2129, %r2126, %r2128;
	cvt.s64.s32	%rd1973, %r2129;
	shl.b64 	%rd1974, %rd1973, 1;
	mov.u64 	%rd1975, cBoolModel;
	cvta.const.u64 	%rd1976, %rd1975;
	add.s64 	%rd1977, %rd1976, %rd1974;
	ld.u16 	%rs665, [%rd1977];
	setp.ne.s16	%p105, %rs665, 0;
	not.pred 	%p106, %p105;
	@%p106 bra 	BB43_106;
	bra.uni 	BB43_105;

BB43_105:
	add.u64 	%rd1978, %SP, 620;
	.loc	1 359 1
tmp787:
	add.s64 	%rd1979, %rd1978, 12;
	cvt.u32.u16	%r2130, %rs1;
	cvt.u32.u16	%r2131, %rs28;
	mul.lo.s32 	%r2132, %r2130, %r2131;
	ld.u16 	%rs666, [%SP+42];
	cvt.u32.u16	%r2133, %rs666;
	mul.lo.s32 	%r2134, %r2133, 2;
	add.s32 	%r2135, %r2132, %r2134;
	cvt.u64.u16	%rd1980, %rs10;
	mov.u64 	%rd1981, cSegToComp;
	cvta.const.u64 	%rd1982, %rd1981;
	shl.b64 	%rd1983, %rd1980, 1;
	add.s64 	%rd1984, %rd1982, %rd1983;
	ld.u16 	%rs667, [%rd1984];
	cvt.u32.u16	%r2136, %rs667;
	add.s32 	%r2137, %r2135, %r2136;
	cvt.s64.s32	%rd1985, %r2137;
	shl.b64 	%rd1986, %rd1985, 2;
	add.s64 	%rd1987, %rd9, %rd1986;
	ld.f32 	%f422, [%rd1987];
	cvt.u32.u16	%r2138, %rs1;
	cvt.u32.u16	%r2139, %rs28;
	mul.lo.s32 	%r2140, %r2138, %r2139;
	ld.u16 	%rs668, [%SP+42];
	cvt.u32.u16	%r2141, %rs668;
	mul.lo.s32 	%r2142, %r2141, 3;
	add.s32 	%r2143, %r2140, %r2142;
	cvt.u64.u16	%rd1988, %rs10;
	shl.b64 	%rd1989, %rd1988, 1;
	add.s64 	%rd1990, %rd1982, %rd1989;
	ld.u16 	%rs669, [%rd1990];
	cvt.u32.u16	%r2144, %rs669;
	add.s32 	%r2145, %r2143, %r2144;
	cvt.s64.s32	%rd1991, %r2145;
	shl.b64 	%rd1992, %rd1991, 2;
	add.s64 	%rd1993, %rd9, %rd1992;
	ld.f32 	%f423, [%rd1993];
	cvt.u32.u16	%r2146, %rs1;
	cvt.u32.u16	%r2147, %rs28;
	mul.lo.s32 	%r2148, %r2146, %r2147;
	ld.u16 	%rs670, [%SP+42];
	cvt.u32.u16	%r2149, %rs670;
	mul.lo.s32 	%r2150, %r2149, 4;
	add.s32 	%r2151, %r2148, %r2150;
	cvt.u64.u16	%rd1994, %rs10;
	shl.b64 	%rd1995, %rd1994, 1;
	add.s64 	%rd1996, %rd1982, %rd1995;
	ld.u16 	%rs671, [%rd1996];
	cvt.u32.u16	%r2152, %rs671;
	add.s32 	%r2153, %r2151, %r2152;
	cvt.s64.s32	%rd1997, %r2153;
	shl.b64 	%rd1998, %rd1997, 2;
	add.s64 	%rd1999, %rd9, %rd1998;
	ld.f32 	%f424, [%rd1999];
	cvt.u32.u16	%r2154, %rs1;
	cvt.u32.u16	%r2155, %rs28;
	mul.lo.s32 	%r2156, %r2154, %r2155;
	ld.u16 	%rs672, [%SP+42];
	cvt.u32.u16	%r2157, %rs672;
	mul.lo.s32 	%r2158, %r2157, 5;
	add.s32 	%r2159, %r2156, %r2158;
	cvt.u64.u16	%rd2000, %rs10;
	shl.b64 	%rd2001, %rd2000, 1;
	add.s64 	%rd2002, %rd1982, %rd2001;
	ld.u16 	%rs673, [%rd2002];
	cvt.u32.u16	%r2160, %rs673;
	add.s32 	%r2161, %r2159, %r2160;
	cvt.s64.s32	%rd2003, %r2161;
	shl.b64 	%rd2004, %rd2003, 2;
	add.s64 	%rd2005, %rd9, %rd2004;
	ld.f32 	%f425, [%rd2005];
	ld.f32 	%f426, [%SP+652];
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd1979;
	.param .b32 param2;
	st.param.f32	[param2+0], %f422;
	.param .b32 param3;
	st.param.f32	[param3+0], %f423;
	.param .b32 param4;
	st.param.f32	[param4+0], %f424;
	.param .b32 param5;
	st.param.f32	[param5+0], %f425;
	.param .b32 param6;
	st.param.f32	[param6+0], %f426;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 86
tmp788:

BB43_106:
	.loc	1 359 1
	cvt.u32.u16	%r2162, %rs10;
	ld.u16 	%rs674, [%SP+16];
	cvt.u32.u16	%r2163, %rs674;
	mul.lo.s32 	%r2164, %r2163, 3;
	add.s32 	%r2165, %r2162, %r2164;
	cvt.s64.s32	%rd2006, %r2165;
	shl.b64 	%rd2007, %rd2006, 1;
	mov.u64 	%rd2008, cBoolModel;
	cvta.const.u64 	%rd2009, %rd2008;
	add.s64 	%rd2010, %rd2009, %rd2007;
	ld.u16 	%rs675, [%rd2010];
	setp.ne.s16	%p107, %rs675, 0;
	not.pred 	%p108, %p107;
	@%p108 bra 	BB43_108;
	bra.uni 	BB43_107;

BB43_107:
	add.u64 	%rd2011, %SP, 620;
	.loc	1 359 1
tmp789:
	add.s64 	%rd2012, %rd2011, 16;
	cvt.u32.u16	%r2166, %rs1;
	cvt.u32.u16	%r2167, %rs28;
	mul.lo.s32 	%r2168, %r2166, %r2167;
	ld.u16 	%rs676, [%SP+42];
	cvt.u32.u16	%r2169, %rs676;
	mul.lo.s32 	%r2170, %r2169, 6;
	add.s32 	%r2171, %r2168, %r2170;
	cvt.u64.u16	%rd2013, %rs10;
	mov.u64 	%rd2014, cSegToComp;
	cvta.const.u64 	%rd2015, %rd2014;
	shl.b64 	%rd2016, %rd2013, 1;
	add.s64 	%rd2017, %rd2015, %rd2016;
	ld.u16 	%rs677, [%rd2017];
	cvt.u32.u16	%r2172, %rs677;
	add.s32 	%r2173, %r2171, %r2172;
	cvt.s64.s32	%rd2018, %r2173;
	shl.b64 	%rd2019, %rd2018, 2;
	add.s64 	%rd2020, %rd9, %rd2019;
	ld.f32 	%f427, [%rd2020];
	cvt.u32.u16	%r2174, %rs1;
	cvt.u32.u16	%r2175, %rs28;
	mul.lo.s32 	%r2176, %r2174, %r2175;
	ld.u16 	%rs678, [%SP+42];
	cvt.u32.u16	%r2177, %rs678;
	mul.lo.s32 	%r2178, %r2177, 7;
	add.s32 	%r2179, %r2176, %r2178;
	cvt.u64.u16	%rd2021, %rs10;
	shl.b64 	%rd2022, %rd2021, 1;
	add.s64 	%rd2023, %rd2015, %rd2022;
	ld.u16 	%rs679, [%rd2023];
	cvt.u32.u16	%r2180, %rs679;
	add.s32 	%r2181, %r2179, %r2180;
	cvt.s64.s32	%rd2024, %r2181;
	shl.b64 	%rd2025, %rd2024, 2;
	add.s64 	%rd2026, %rd9, %rd2025;
	ld.f32 	%f428, [%rd2026];
	cvt.u32.u16	%r2182, %rs1;
	cvt.u32.u16	%r2183, %rs28;
	mul.lo.s32 	%r2184, %r2182, %r2183;
	ld.u16 	%rs680, [%SP+42];
	cvt.u32.u16	%r2185, %rs680;
	mul.lo.s32 	%r2186, %r2185, 8;
	add.s32 	%r2187, %r2184, %r2186;
	cvt.u64.u16	%rd2027, %rs10;
	shl.b64 	%rd2028, %rd2027, 1;
	add.s64 	%rd2029, %rd2015, %rd2028;
	ld.u16 	%rs681, [%rd2029];
	cvt.u32.u16	%r2188, %rs681;
	add.s32 	%r2189, %r2187, %r2188;
	cvt.s64.s32	%rd2030, %r2189;
	shl.b64 	%rd2031, %rd2030, 2;
	add.s64 	%rd2032, %rd9, %rd2031;
	ld.f32 	%f429, [%rd2032];
	cvt.u32.u16	%r2190, %rs1;
	cvt.u32.u16	%r2191, %rs28;
	mul.lo.s32 	%r2192, %r2190, %r2191;
	ld.u16 	%rs682, [%SP+42];
	cvt.u32.u16	%r2193, %rs682;
	mul.lo.s32 	%r2194, %r2193, 9;
	add.s32 	%r2195, %r2192, %r2194;
	cvt.u64.u16	%rd2033, %rs10;
	shl.b64 	%rd2034, %rd2033, 1;
	add.s64 	%rd2035, %rd2015, %rd2034;
	ld.u16 	%rs683, [%rd2035];
	cvt.u32.u16	%r2196, %rs683;
	add.s32 	%r2197, %r2195, %r2196;
	cvt.s64.s32	%rd2036, %r2197;
	shl.b64 	%rd2037, %rd2036, 2;
	add.s64 	%rd2038, %rd9, %rd2037;
	ld.f32 	%f430, [%rd2038];
	cvt.u32.u16	%r2198, %rs1;
	cvt.u32.u16	%r2199, %rs28;
	mul.lo.s32 	%r2200, %r2198, %r2199;
	ld.u16 	%rs684, [%SP+42];
	cvt.u32.u16	%r2201, %rs684;
	mul.lo.s32 	%r2202, %r2201, 10;
	add.s32 	%r2203, %r2200, %r2202;
	cvt.u64.u16	%rd2039, %rs10;
	shl.b64 	%rd2040, %rd2039, 1;
	add.s64 	%rd2041, %rd2015, %rd2040;
	ld.u16 	%rs685, [%rd2041];
	cvt.u32.u16	%r2204, %rs685;
	add.s32 	%r2205, %r2203, %r2204;
	cvt.s64.s32	%rd2042, %r2205;
	shl.b64 	%rd2043, %rd2042, 2;
	add.s64 	%rd2044, %rd9, %rd2043;
	ld.f32 	%f431, [%rd2044];
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2012;
	.param .b32 param2;
	st.param.f32	[param2+0], %f427;
	.param .b32 param3;
	st.param.f32	[param3+0], %f428;
	.param .b32 param4;
	st.param.f32	[param4+0], %f429;
	.param .b32 param5;
	st.param.f32	[param5+0], %f430;
	.param .b32 param6;
	st.param.f32	[param6+0], %f431;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 87
tmp790:

BB43_108:
	.loc	1 359 1
	cvt.u32.u16	%r2206, %rs10;
	ld.u16 	%rs686, [%SP+16];
	cvt.u32.u16	%r2207, %rs686;
	mul.lo.s32 	%r2208, %r2207, 4;
	add.s32 	%r2209, %r2206, %r2208;
	cvt.s64.s32	%rd2045, %r2209;
	shl.b64 	%rd2046, %rd2045, 1;
	mov.u64 	%rd2047, cBoolModel;
	cvta.const.u64 	%rd2048, %rd2047;
	add.s64 	%rd2049, %rd2048, %rd2046;
	ld.u16 	%rs687, [%rd2049];
	setp.ne.s16	%p109, %rs687, 0;
	not.pred 	%p110, %p109;
	@%p110 bra 	BB43_110;
	bra.uni 	BB43_109;

BB43_109:
	add.u64 	%rd2050, %SP, 620;
	.loc	1 359 1
tmp791:
	add.s64 	%rd2051, %rd2050, 20;
	cvt.u32.u16	%r2210, %rs1;
	cvt.u32.u16	%r2211, %rs28;
	mul.lo.s32 	%r2212, %r2210, %r2211;
	ld.u16 	%rs688, [%SP+42];
	cvt.u32.u16	%r2213, %rs688;
	mul.lo.s32 	%r2214, %r2213, 11;
	add.s32 	%r2215, %r2212, %r2214;
	cvt.u64.u16	%rd2052, %rs10;
	mov.u64 	%rd2053, cSegToComp;
	cvta.const.u64 	%rd2054, %rd2053;
	shl.b64 	%rd2055, %rd2052, 1;
	add.s64 	%rd2056, %rd2054, %rd2055;
	ld.u16 	%rs689, [%rd2056];
	cvt.u32.u16	%r2216, %rs689;
	add.s32 	%r2217, %r2215, %r2216;
	cvt.s64.s32	%rd2057, %r2217;
	shl.b64 	%rd2058, %rd2057, 2;
	add.s64 	%rd2059, %rd9, %rd2058;
	ld.f32 	%f432, [%rd2059];
	cvt.u32.u16	%r2218, %rs1;
	cvt.u32.u16	%r2219, %rs28;
	mul.lo.s32 	%r2220, %r2218, %r2219;
	ld.u16 	%rs690, [%SP+42];
	cvt.u32.u16	%r2221, %rs690;
	mul.lo.s32 	%r2222, %r2221, 12;
	add.s32 	%r2223, %r2220, %r2222;
	cvt.u64.u16	%rd2060, %rs10;
	shl.b64 	%rd2061, %rd2060, 1;
	add.s64 	%rd2062, %rd2054, %rd2061;
	ld.u16 	%rs691, [%rd2062];
	cvt.u32.u16	%r2224, %rs691;
	add.s32 	%r2225, %r2223, %r2224;
	cvt.s64.s32	%rd2063, %r2225;
	shl.b64 	%rd2064, %rd2063, 2;
	add.s64 	%rd2065, %rd9, %rd2064;
	ld.f32 	%f433, [%rd2065];
	cvt.u32.u16	%r2226, %rs1;
	cvt.u32.u16	%r2227, %rs28;
	mul.lo.s32 	%r2228, %r2226, %r2227;
	ld.u16 	%rs692, [%SP+42];
	cvt.u32.u16	%r2229, %rs692;
	mul.lo.s32 	%r2230, %r2229, 13;
	add.s32 	%r2231, %r2228, %r2230;
	cvt.u64.u16	%rd2066, %rs10;
	shl.b64 	%rd2067, %rd2066, 1;
	add.s64 	%rd2068, %rd2054, %rd2067;
	ld.u16 	%rs693, [%rd2068];
	cvt.u32.u16	%r2232, %rs693;
	add.s32 	%r2233, %r2231, %r2232;
	cvt.s64.s32	%rd2069, %r2233;
	shl.b64 	%rd2070, %rd2069, 2;
	add.s64 	%rd2071, %rd9, %rd2070;
	ld.f32 	%f434, [%rd2071];
	cvt.u32.u16	%r2234, %rs1;
	cvt.u32.u16	%r2235, %rs28;
	mul.lo.s32 	%r2236, %r2234, %r2235;
	ld.u16 	%rs694, [%SP+42];
	cvt.u32.u16	%r2237, %rs694;
	mul.lo.s32 	%r2238, %r2237, 14;
	add.s32 	%r2239, %r2236, %r2238;
	cvt.u64.u16	%rd2072, %rs10;
	shl.b64 	%rd2073, %rd2072, 1;
	add.s64 	%rd2074, %rd2054, %rd2073;
	ld.u16 	%rs695, [%rd2074];
	cvt.u32.u16	%r2240, %rs695;
	add.s32 	%r2241, %r2239, %r2240;
	cvt.s64.s32	%rd2075, %r2241;
	shl.b64 	%rd2076, %rd2075, 2;
	add.s64 	%rd2077, %rd9, %rd2076;
	ld.f32 	%f435, [%rd2077];
	cvt.u32.u16	%r2242, %rs1;
	cvt.u32.u16	%r2243, %rs28;
	mul.lo.s32 	%r2244, %r2242, %r2243;
	ld.u16 	%rs696, [%SP+42];
	cvt.u32.u16	%r2245, %rs696;
	mul.lo.s32 	%r2246, %r2245, 15;
	add.s32 	%r2247, %r2244, %r2246;
	cvt.u64.u16	%rd2078, %rs10;
	shl.b64 	%rd2079, %rd2078, 1;
	add.s64 	%rd2080, %rd2054, %rd2079;
	ld.u16 	%rs697, [%rd2080];
	cvt.u32.u16	%r2248, %rs697;
	add.s32 	%r2249, %r2247, %r2248;
	cvt.s64.s32	%rd2081, %r2249;
	shl.b64 	%rd2082, %rd2081, 2;
	add.s64 	%rd2083, %rd9, %rd2082;
	ld.f32 	%f436, [%rd2083];
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2051;
	.param .b32 param2;
	st.param.f32	[param2+0], %f432;
	.param .b32 param3;
	st.param.f32	[param3+0], %f433;
	.param .b32 param4;
	st.param.f32	[param4+0], %f434;
	.param .b32 param5;
	st.param.f32	[param5+0], %f435;
	.param .b32 param6;
	st.param.f32	[param6+0], %f436;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 88
tmp792:

BB43_110:
	.loc	1 359 1
	cvt.u32.u16	%r2250, %rs10;
	ld.u16 	%rs698, [%SP+16];
	cvt.u32.u16	%r2251, %rs698;
	mul.lo.s32 	%r2252, %r2251, 5;
	add.s32 	%r2253, %r2250, %r2252;
	cvt.s64.s32	%rd2084, %r2253;
	shl.b64 	%rd2085, %rd2084, 1;
	mov.u64 	%rd2086, cBoolModel;
	cvta.const.u64 	%rd2087, %rd2086;
	add.s64 	%rd2088, %rd2087, %rd2085;
	ld.u16 	%rs699, [%rd2088];
	setp.ne.s16	%p111, %rs699, 0;
	not.pred 	%p112, %p111;
	@%p112 bra 	BB43_112;
	bra.uni 	BB43_111;

BB43_111:
	add.u64 	%rd2089, %SP, 620;
	.loc	1 359 1
tmp793:
	add.s64 	%rd2090, %rd2089, 24;
	add.s64 	%rd2091, %rd2089, 28;
	cvt.u32.u16	%r2254, %rs1;
	cvt.u32.u16	%r2255, %rs28;
	mul.lo.s32 	%r2256, %r2254, %r2255;
	ld.u16 	%rs700, [%SP+42];
	cvt.u32.u16	%r2257, %rs700;
	mul.lo.s32 	%r2258, %r2257, 16;
	add.s32 	%r2259, %r2256, %r2258;
	cvt.u64.u16	%rd2092, %rs10;
	mov.u64 	%rd2093, cSegToComp;
	cvta.const.u64 	%rd2094, %rd2093;
	shl.b64 	%rd2095, %rd2092, 1;
	add.s64 	%rd2096, %rd2094, %rd2095;
	ld.u16 	%rs701, [%rd2096];
	cvt.u32.u16	%r2260, %rs701;
	add.s32 	%r2261, %r2259, %r2260;
	cvt.s64.s32	%rd2097, %r2261;
	shl.b64 	%rd2098, %rd2097, 2;
	add.s64 	%rd2099, %rd9, %rd2098;
	ld.f32 	%f437, [%rd2099];
	cvt.u32.u16	%r2262, %rs1;
	cvt.u32.u16	%r2263, %rs28;
	mul.lo.s32 	%r2264, %r2262, %r2263;
	ld.u16 	%rs702, [%SP+42];
	cvt.u32.u16	%r2265, %rs702;
	mul.lo.s32 	%r2266, %r2265, 17;
	add.s32 	%r2267, %r2264, %r2266;
	cvt.u64.u16	%rd2100, %rs10;
	shl.b64 	%rd2101, %rd2100, 1;
	add.s64 	%rd2102, %rd2094, %rd2101;
	ld.u16 	%rs703, [%rd2102];
	cvt.u32.u16	%r2268, %rs703;
	add.s32 	%r2269, %r2267, %r2268;
	cvt.s64.s32	%rd2103, %r2269;
	shl.b64 	%rd2104, %rd2103, 2;
	add.s64 	%rd2105, %rd9, %rd2104;
	ld.f32 	%f438, [%rd2105];
	cvt.u32.u16	%r2270, %rs1;
	cvt.u32.u16	%r2271, %rs28;
	mul.lo.s32 	%r2272, %r2270, %r2271;
	ld.u16 	%rs704, [%SP+42];
	cvt.u32.u16	%r2273, %rs704;
	mul.lo.s32 	%r2274, %r2273, 18;
	add.s32 	%r2275, %r2272, %r2274;
	cvt.u64.u16	%rd2106, %rs10;
	shl.b64 	%rd2107, %rd2106, 1;
	add.s64 	%rd2108, %rd2094, %rd2107;
	ld.u16 	%rs705, [%rd2108];
	cvt.u32.u16	%r2276, %rs705;
	add.s32 	%r2277, %r2275, %r2276;
	cvt.s64.s32	%rd2109, %r2277;
	shl.b64 	%rd2110, %rd2109, 2;
	add.s64 	%rd2111, %rd9, %rd2110;
	ld.f32 	%f439, [%rd2111];
	cvt.u32.u16	%r2278, %rs1;
	cvt.u32.u16	%r2279, %rs28;
	mul.lo.s32 	%r2280, %r2278, %r2279;
	ld.u16 	%rs706, [%SP+42];
	cvt.u32.u16	%r2281, %rs706;
	mul.lo.s32 	%r2282, %r2281, 19;
	add.s32 	%r2283, %r2280, %r2282;
	cvt.u64.u16	%rd2112, %rs10;
	shl.b64 	%rd2113, %rd2112, 1;
	add.s64 	%rd2114, %rd2094, %rd2113;
	ld.u16 	%rs707, [%rd2114];
	cvt.u32.u16	%r2284, %rs707;
	add.s32 	%r2285, %r2283, %r2284;
	cvt.s64.s32	%rd2115, %r2285;
	shl.b64 	%rd2116, %rd2115, 2;
	add.s64 	%rd2117, %rd9, %rd2116;
	ld.f32 	%f440, [%rd2117];
	cvt.u32.u16	%r2286, %rs1;
	cvt.u32.u16	%r2287, %rs28;
	mul.lo.s32 	%r2288, %r2286, %r2287;
	ld.u16 	%rs708, [%SP+42];
	cvt.u32.u16	%r2289, %rs708;
	mul.lo.s32 	%r2290, %r2289, 20;
	add.s32 	%r2291, %r2288, %r2290;
	cvt.u64.u16	%rd2118, %rs10;
	shl.b64 	%rd2119, %rd2118, 1;
	add.s64 	%rd2120, %rd2094, %rd2119;
	ld.u16 	%rs709, [%rd2120];
	cvt.u32.u16	%r2292, %rs709;
	add.s32 	%r2293, %r2291, %r2292;
	cvt.s64.s32	%rd2121, %r2293;
	shl.b64 	%rd2122, %rd2121, 2;
	add.s64 	%rd2123, %rd9, %rd2122;
	ld.f32 	%f441, [%rd2123];
	cvt.u32.u16	%r2294, %rs1;
	cvt.u32.u16	%r2295, %rs28;
	mul.lo.s32 	%r2296, %r2294, %r2295;
	ld.u16 	%rs710, [%SP+42];
	cvt.u32.u16	%r2297, %rs710;
	mul.lo.s32 	%r2298, %r2297, 21;
	add.s32 	%r2299, %r2296, %r2298;
	cvt.u64.u16	%rd2124, %rs10;
	shl.b64 	%rd2125, %rd2124, 1;
	add.s64 	%rd2126, %rd2094, %rd2125;
	ld.u16 	%rs711, [%rd2126];
	cvt.u32.u16	%r2300, %rs711;
	add.s32 	%r2301, %r2299, %r2300;
	cvt.s64.s32	%rd2127, %r2301;
	shl.b64 	%rd2128, %rd2127, 2;
	add.s64 	%rd2129, %rd9, %rd2128;
	ld.f32 	%f442, [%rd2129];
	cvt.u32.u16	%r2302, %rs1;
	cvt.u32.u16	%r2303, %rs28;
	mul.lo.s32 	%r2304, %r2302, %r2303;
	ld.u16 	%rs712, [%SP+42];
	cvt.u32.u16	%r2305, %rs712;
	mul.lo.s32 	%r2306, %r2305, 22;
	add.s32 	%r2307, %r2304, %r2306;
	cvt.u64.u16	%rd2130, %rs10;
	shl.b64 	%rd2131, %rd2130, 1;
	add.s64 	%rd2132, %rd2094, %rd2131;
	ld.u16 	%rs713, [%rd2132];
	cvt.u32.u16	%r2308, %rs713;
	add.s32 	%r2309, %r2307, %r2308;
	cvt.s64.s32	%rd2133, %r2309;
	shl.b64 	%rd2134, %rd2133, 2;
	add.s64 	%rd2135, %rd9, %rd2134;
	ld.f32 	%f443, [%rd2135];
	cvt.u32.u16	%r2310, %rs1;
	cvt.u32.u16	%r2311, %rs28;
	mul.lo.s32 	%r2312, %r2310, %r2311;
	ld.u16 	%rs714, [%SP+42];
	cvt.u32.u16	%r2313, %rs714;
	mul.lo.s32 	%r2314, %r2313, 23;
	add.s32 	%r2315, %r2312, %r2314;
	cvt.u64.u16	%rd2136, %rs10;
	shl.b64 	%rd2137, %rd2136, 1;
	add.s64 	%rd2138, %rd2094, %rd2137;
	ld.u16 	%rs715, [%rd2138];
	cvt.u32.u16	%r2316, %rs715;
	add.s32 	%r2317, %r2315, %r2316;
	cvt.s64.s32	%rd2139, %r2317;
	shl.b64 	%rd2140, %rd2139, 2;
	add.s64 	%rd2141, %rd9, %rd2140;
	ld.f32 	%f444, [%rd2141];
	cvt.u32.u16	%r2318, %rs1;
	cvt.u32.u16	%r2319, %rs28;
	mul.lo.s32 	%r2320, %r2318, %r2319;
	ld.u16 	%rs716, [%SP+42];
	cvt.u32.u16	%r2321, %rs716;
	mul.lo.s32 	%r2322, %r2321, 24;
	add.s32 	%r2323, %r2320, %r2322;
	cvt.u64.u16	%rd2142, %rs10;
	shl.b64 	%rd2143, %rd2142, 1;
	add.s64 	%rd2144, %rd2094, %rd2143;
	ld.u16 	%rs717, [%rd2144];
	cvt.u32.u16	%r2324, %rs717;
	add.s32 	%r2325, %r2323, %r2324;
	cvt.s64.s32	%rd2145, %r2325;
	shl.b64 	%rd2146, %rd2145, 2;
	add.s64 	%rd2147, %rd9, %rd2146;
	ld.f32 	%f445, [%rd2147];
	cvt.u32.u16	%r2326, %rs1;
	cvt.u32.u16	%r2327, %rs28;
	mul.lo.s32 	%r2328, %r2326, %r2327;
	ld.u16 	%rs718, [%SP+42];
	cvt.u32.u16	%r2329, %rs718;
	mul.lo.s32 	%r2330, %r2329, 25;
	add.s32 	%r2331, %r2328, %r2330;
	cvt.u64.u16	%rd2148, %rs10;
	shl.b64 	%rd2149, %rd2148, 1;
	add.s64 	%rd2150, %rd2094, %rd2149;
	ld.u16 	%rs719, [%rd2150];
	cvt.u32.u16	%r2332, %rs719;
	add.s32 	%r2333, %r2331, %r2332;
	cvt.s64.s32	%rd2151, %r2333;
	shl.b64 	%rd2152, %rd2151, 2;
	add.s64 	%rd2153, %rd9, %rd2152;
	ld.f32 	%f446, [%rd2153];
	cvt.u32.u16	%r2334, %rs1;
	cvt.u32.u16	%r2335, %rs28;
	mul.lo.s32 	%r2336, %r2334, %r2335;
	ld.u16 	%rs720, [%SP+42];
	cvt.u32.u16	%r2337, %rs720;
	mul.lo.s32 	%r2338, %r2337, 26;
	add.s32 	%r2339, %r2336, %r2338;
	cvt.u64.u16	%rd2154, %rs10;
	shl.b64 	%rd2155, %rd2154, 1;
	add.s64 	%rd2156, %rd2094, %rd2155;
	ld.u16 	%rs721, [%rd2156];
	cvt.u32.u16	%r2340, %rs721;
	add.s32 	%r2341, %r2339, %r2340;
	cvt.s64.s32	%rd2157, %r2341;
	shl.b64 	%rd2158, %rd2157, 2;
	add.s64 	%rd2159, %rd9, %rd2158;
	ld.f32 	%f447, [%rd2159];
	cvt.u32.u16	%r2342, %rs1;
	cvt.u32.u16	%r2343, %rs28;
	mul.lo.s32 	%r2344, %r2342, %r2343;
	ld.u16 	%rs722, [%SP+42];
	cvt.u32.u16	%r2345, %rs722;
	mul.lo.s32 	%r2346, %r2345, 27;
	add.s32 	%r2347, %r2344, %r2346;
	cvt.u64.u16	%rd2160, %rs10;
	shl.b64 	%rd2161, %rd2160, 1;
	add.s64 	%rd2162, %rd2094, %rd2161;
	ld.u16 	%rs723, [%rd2162];
	cvt.u32.u16	%r2348, %rs723;
	add.s32 	%r2349, %r2347, %r2348;
	cvt.s64.s32	%rd2163, %r2349;
	shl.b64 	%rd2164, %rd2163, 2;
	add.s64 	%rd2165, %rd9, %rd2164;
	ld.f32 	%f448, [%rd2165];
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1934;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2090;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2091;
	.param .b32 param3;
	st.param.f32	[param3+0], %f437;
	.param .b32 param4;
	st.param.f32	[param4+0], %f438;
	.param .b32 param5;
	st.param.f32	[param5+0], %f439;
	.param .b32 param6;
	st.param.f32	[param6+0], %f440;
	.param .b32 param7;
	st.param.f32	[param7+0], %f441;
	.param .b32 param8;
	st.param.f32	[param8+0], %f442;
	.param .b32 param9;
	st.param.f32	[param9+0], %f443;
	.param .b32 param10;
	st.param.f32	[param10+0], %f444;
	.param .b32 param11;
	st.param.f32	[param11+0], %f445;
	.param .b32 param12;
	st.param.f32	[param12+0], %f446;
	.param .b32 param13;
	st.param.f32	[param13+0], %f447;
	.param .b32 param14;
	st.param.f32	[param14+0], %f448;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 89
tmp794:

BB43_112:
	.loc	1 359 1
	cvt.u32.u16	%r2350, %rs11;
	ld.u16 	%rs724, [%SP+16];
	cvt.u32.u16	%r2351, %rs724;
	mul.lo.s32 	%r2352, %r2351, 0;
	add.s32 	%r2353, %r2350, %r2352;
	cvt.s64.s32	%rd2166, %r2353;
	shl.b64 	%rd2167, %rd2166, 1;
	mov.u64 	%rd2168, cBoolModel;
	cvta.const.u64 	%rd2169, %rd2168;
	add.s64 	%rd2170, %rd2169, %rd2167;
	ld.u16 	%rs725, [%rd2170];
	setp.ne.s16	%p113, %rs725, 0;
	not.pred 	%p114, %p113;
	@%p114 bra 	BB43_114;
	bra.uni 	BB43_113;

BB43_113:
	add.u64 	%rd2171, %SP, 660;
	.loc	1 359 1
tmp795:
	add.s64 	%rd2172, %rd2171, 4;
	cvt.u32.u16	%r2354, %rs1;
	cvt.u32.u16	%r2355, %rs28;
	mul.lo.s32 	%r2356, %r2354, %r2355;
	ld.u16 	%rs726, [%SP+42];
	cvt.u32.u16	%r2357, %rs726;
	mul.lo.s32 	%r2358, %r2357, 0;
	add.s32 	%r2359, %r2356, %r2358;
	cvt.u64.u16	%rd2173, %rs11;
	mov.u64 	%rd2174, cSegToComp;
	cvta.const.u64 	%rd2175, %rd2174;
	shl.b64 	%rd2176, %rd2173, 1;
	add.s64 	%rd2177, %rd2175, %rd2176;
	ld.u16 	%rs727, [%rd2177];
	cvt.u32.u16	%r2360, %rs727;
	add.s32 	%r2361, %r2359, %r2360;
	cvt.s64.s32	%rd2178, %r2361;
	shl.b64 	%rd2179, %rd2178, 2;
	add.s64 	%rd2180, %rd9, %rd2179;
	ld.f32 	%f449, [%rd2180];
	cvt.u32.u16	%r2362, %rs1;
	cvt.u32.u16	%r2363, %rs28;
	mul.lo.s32 	%r2364, %r2362, %r2363;
	ld.u16 	%rs728, [%SP+42];
	cvt.u32.u16	%r2365, %rs728;
	mul.lo.s32 	%r2366, %r2365, 1;
	add.s32 	%r2367, %r2364, %r2366;
	cvt.u64.u16	%rd2181, %rs11;
	shl.b64 	%rd2182, %rd2181, 1;
	add.s64 	%rd2183, %rd2175, %rd2182;
	ld.u16 	%rs729, [%rd2183];
	cvt.u32.u16	%r2368, %rs729;
	add.s32 	%r2369, %r2367, %r2368;
	cvt.s64.s32	%rd2184, %r2369;
	shl.b64 	%rd2185, %rd2184, 2;
	add.s64 	%rd2186, %rd9, %rd2185;
	ld.f32 	%f450, [%rd2186];
	ld.f32 	%f451, [%SP+692];
	add.s64 	%rd2187, %rd2171, 36;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2171;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2172;
	.param .b32 param3;
	st.param.f32	[param3+0], %f449;
	.param .b32 param4;
	st.param.f32	[param4+0], %f450;
	.param .b32 param5;
	st.param.f32	[param5+0], %f451;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2187;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 90
tmp796:

BB43_114:
	.loc	1 359 1
	cvt.u32.u16	%r2370, %rs11;
	ld.u16 	%rs730, [%SP+16];
	cvt.u32.u16	%r2371, %rs730;
	mul.lo.s32 	%r2372, %r2371, 1;
	add.s32 	%r2373, %r2370, %r2372;
	cvt.s64.s32	%rd2188, %r2373;
	shl.b64 	%rd2189, %rd2188, 1;
	mov.u64 	%rd2190, cBoolModel;
	cvta.const.u64 	%rd2191, %rd2190;
	add.s64 	%rd2192, %rd2191, %rd2189;
	ld.u16 	%rs731, [%rd2192];
	setp.ne.s16	%p115, %rs731, 0;
	not.pred 	%p116, %p115;
	@%p116 bra 	BB43_116;
	bra.uni 	BB43_115;

BB43_115:
	add.u64 	%rd2193, %SP, 660;
	.loc	1 359 1
tmp797:
	add.s64 	%rd2194, %rd2193, 8;
	ld.f32 	%f452, [%SP+696];
	add.s64 	%rd2195, %rd2193, 32;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2194;
	.param .b32 param2;
	st.param.f32	[param2+0], %f452;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2195;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 91
tmp798:

BB43_116:
	.loc	1 359 1
	cvt.u32.u16	%r2374, %rs11;
	ld.u16 	%rs732, [%SP+16];
	cvt.u32.u16	%r2375, %rs732;
	mul.lo.s32 	%r2376, %r2375, 2;
	add.s32 	%r2377, %r2374, %r2376;
	cvt.s64.s32	%rd2196, %r2377;
	shl.b64 	%rd2197, %rd2196, 1;
	mov.u64 	%rd2198, cBoolModel;
	cvta.const.u64 	%rd2199, %rd2198;
	add.s64 	%rd2200, %rd2199, %rd2197;
	ld.u16 	%rs733, [%rd2200];
	setp.ne.s16	%p117, %rs733, 0;
	not.pred 	%p118, %p117;
	@%p118 bra 	BB43_118;
	bra.uni 	BB43_117;

BB43_117:
	add.u64 	%rd2201, %SP, 660;
	.loc	1 359 1
tmp799:
	add.s64 	%rd2202, %rd2201, 12;
	cvt.u32.u16	%r2378, %rs1;
	cvt.u32.u16	%r2379, %rs28;
	mul.lo.s32 	%r2380, %r2378, %r2379;
	ld.u16 	%rs734, [%SP+42];
	cvt.u32.u16	%r2381, %rs734;
	mul.lo.s32 	%r2382, %r2381, 2;
	add.s32 	%r2383, %r2380, %r2382;
	cvt.u64.u16	%rd2203, %rs11;
	mov.u64 	%rd2204, cSegToComp;
	cvta.const.u64 	%rd2205, %rd2204;
	shl.b64 	%rd2206, %rd2203, 1;
	add.s64 	%rd2207, %rd2205, %rd2206;
	ld.u16 	%rs735, [%rd2207];
	cvt.u32.u16	%r2384, %rs735;
	add.s32 	%r2385, %r2383, %r2384;
	cvt.s64.s32	%rd2208, %r2385;
	shl.b64 	%rd2209, %rd2208, 2;
	add.s64 	%rd2210, %rd9, %rd2209;
	ld.f32 	%f453, [%rd2210];
	cvt.u32.u16	%r2386, %rs1;
	cvt.u32.u16	%r2387, %rs28;
	mul.lo.s32 	%r2388, %r2386, %r2387;
	ld.u16 	%rs736, [%SP+42];
	cvt.u32.u16	%r2389, %rs736;
	mul.lo.s32 	%r2390, %r2389, 3;
	add.s32 	%r2391, %r2388, %r2390;
	cvt.u64.u16	%rd2211, %rs11;
	shl.b64 	%rd2212, %rd2211, 1;
	add.s64 	%rd2213, %rd2205, %rd2212;
	ld.u16 	%rs737, [%rd2213];
	cvt.u32.u16	%r2392, %rs737;
	add.s32 	%r2393, %r2391, %r2392;
	cvt.s64.s32	%rd2214, %r2393;
	shl.b64 	%rd2215, %rd2214, 2;
	add.s64 	%rd2216, %rd9, %rd2215;
	ld.f32 	%f454, [%rd2216];
	cvt.u32.u16	%r2394, %rs1;
	cvt.u32.u16	%r2395, %rs28;
	mul.lo.s32 	%r2396, %r2394, %r2395;
	ld.u16 	%rs738, [%SP+42];
	cvt.u32.u16	%r2397, %rs738;
	mul.lo.s32 	%r2398, %r2397, 4;
	add.s32 	%r2399, %r2396, %r2398;
	cvt.u64.u16	%rd2217, %rs11;
	shl.b64 	%rd2218, %rd2217, 1;
	add.s64 	%rd2219, %rd2205, %rd2218;
	ld.u16 	%rs739, [%rd2219];
	cvt.u32.u16	%r2400, %rs739;
	add.s32 	%r2401, %r2399, %r2400;
	cvt.s64.s32	%rd2220, %r2401;
	shl.b64 	%rd2221, %rd2220, 2;
	add.s64 	%rd2222, %rd9, %rd2221;
	ld.f32 	%f455, [%rd2222];
	cvt.u32.u16	%r2402, %rs1;
	cvt.u32.u16	%r2403, %rs28;
	mul.lo.s32 	%r2404, %r2402, %r2403;
	ld.u16 	%rs740, [%SP+42];
	cvt.u32.u16	%r2405, %rs740;
	mul.lo.s32 	%r2406, %r2405, 5;
	add.s32 	%r2407, %r2404, %r2406;
	cvt.u64.u16	%rd2223, %rs11;
	shl.b64 	%rd2224, %rd2223, 1;
	add.s64 	%rd2225, %rd2205, %rd2224;
	ld.u16 	%rs741, [%rd2225];
	cvt.u32.u16	%r2408, %rs741;
	add.s32 	%r2409, %r2407, %r2408;
	cvt.s64.s32	%rd2226, %r2409;
	shl.b64 	%rd2227, %rd2226, 2;
	add.s64 	%rd2228, %rd9, %rd2227;
	ld.f32 	%f456, [%rd2228];
	ld.f32 	%f457, [%SP+692];
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2202;
	.param .b32 param2;
	st.param.f32	[param2+0], %f453;
	.param .b32 param3;
	st.param.f32	[param3+0], %f454;
	.param .b32 param4;
	st.param.f32	[param4+0], %f455;
	.param .b32 param5;
	st.param.f32	[param5+0], %f456;
	.param .b32 param6;
	st.param.f32	[param6+0], %f457;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 92
tmp800:

BB43_118:
	.loc	1 359 1
	cvt.u32.u16	%r2410, %rs11;
	ld.u16 	%rs742, [%SP+16];
	cvt.u32.u16	%r2411, %rs742;
	mul.lo.s32 	%r2412, %r2411, 3;
	add.s32 	%r2413, %r2410, %r2412;
	cvt.s64.s32	%rd2229, %r2413;
	shl.b64 	%rd2230, %rd2229, 1;
	mov.u64 	%rd2231, cBoolModel;
	cvta.const.u64 	%rd2232, %rd2231;
	add.s64 	%rd2233, %rd2232, %rd2230;
	ld.u16 	%rs743, [%rd2233];
	setp.ne.s16	%p119, %rs743, 0;
	not.pred 	%p120, %p119;
	@%p120 bra 	BB43_120;
	bra.uni 	BB43_119;

BB43_119:
	add.u64 	%rd2234, %SP, 660;
	.loc	1 359 1
tmp801:
	add.s64 	%rd2235, %rd2234, 16;
	cvt.u32.u16	%r2414, %rs1;
	cvt.u32.u16	%r2415, %rs28;
	mul.lo.s32 	%r2416, %r2414, %r2415;
	ld.u16 	%rs744, [%SP+42];
	cvt.u32.u16	%r2417, %rs744;
	mul.lo.s32 	%r2418, %r2417, 6;
	add.s32 	%r2419, %r2416, %r2418;
	cvt.u64.u16	%rd2236, %rs11;
	mov.u64 	%rd2237, cSegToComp;
	cvta.const.u64 	%rd2238, %rd2237;
	shl.b64 	%rd2239, %rd2236, 1;
	add.s64 	%rd2240, %rd2238, %rd2239;
	ld.u16 	%rs745, [%rd2240];
	cvt.u32.u16	%r2420, %rs745;
	add.s32 	%r2421, %r2419, %r2420;
	cvt.s64.s32	%rd2241, %r2421;
	shl.b64 	%rd2242, %rd2241, 2;
	add.s64 	%rd2243, %rd9, %rd2242;
	ld.f32 	%f458, [%rd2243];
	cvt.u32.u16	%r2422, %rs1;
	cvt.u32.u16	%r2423, %rs28;
	mul.lo.s32 	%r2424, %r2422, %r2423;
	ld.u16 	%rs746, [%SP+42];
	cvt.u32.u16	%r2425, %rs746;
	mul.lo.s32 	%r2426, %r2425, 7;
	add.s32 	%r2427, %r2424, %r2426;
	cvt.u64.u16	%rd2244, %rs11;
	shl.b64 	%rd2245, %rd2244, 1;
	add.s64 	%rd2246, %rd2238, %rd2245;
	ld.u16 	%rs747, [%rd2246];
	cvt.u32.u16	%r2428, %rs747;
	add.s32 	%r2429, %r2427, %r2428;
	cvt.s64.s32	%rd2247, %r2429;
	shl.b64 	%rd2248, %rd2247, 2;
	add.s64 	%rd2249, %rd9, %rd2248;
	ld.f32 	%f459, [%rd2249];
	cvt.u32.u16	%r2430, %rs1;
	cvt.u32.u16	%r2431, %rs28;
	mul.lo.s32 	%r2432, %r2430, %r2431;
	ld.u16 	%rs748, [%SP+42];
	cvt.u32.u16	%r2433, %rs748;
	mul.lo.s32 	%r2434, %r2433, 8;
	add.s32 	%r2435, %r2432, %r2434;
	cvt.u64.u16	%rd2250, %rs11;
	shl.b64 	%rd2251, %rd2250, 1;
	add.s64 	%rd2252, %rd2238, %rd2251;
	ld.u16 	%rs749, [%rd2252];
	cvt.u32.u16	%r2436, %rs749;
	add.s32 	%r2437, %r2435, %r2436;
	cvt.s64.s32	%rd2253, %r2437;
	shl.b64 	%rd2254, %rd2253, 2;
	add.s64 	%rd2255, %rd9, %rd2254;
	ld.f32 	%f460, [%rd2255];
	cvt.u32.u16	%r2438, %rs1;
	cvt.u32.u16	%r2439, %rs28;
	mul.lo.s32 	%r2440, %r2438, %r2439;
	ld.u16 	%rs750, [%SP+42];
	cvt.u32.u16	%r2441, %rs750;
	mul.lo.s32 	%r2442, %r2441, 9;
	add.s32 	%r2443, %r2440, %r2442;
	cvt.u64.u16	%rd2256, %rs11;
	shl.b64 	%rd2257, %rd2256, 1;
	add.s64 	%rd2258, %rd2238, %rd2257;
	ld.u16 	%rs751, [%rd2258];
	cvt.u32.u16	%r2444, %rs751;
	add.s32 	%r2445, %r2443, %r2444;
	cvt.s64.s32	%rd2259, %r2445;
	shl.b64 	%rd2260, %rd2259, 2;
	add.s64 	%rd2261, %rd9, %rd2260;
	ld.f32 	%f461, [%rd2261];
	cvt.u32.u16	%r2446, %rs1;
	cvt.u32.u16	%r2447, %rs28;
	mul.lo.s32 	%r2448, %r2446, %r2447;
	ld.u16 	%rs752, [%SP+42];
	cvt.u32.u16	%r2449, %rs752;
	mul.lo.s32 	%r2450, %r2449, 10;
	add.s32 	%r2451, %r2448, %r2450;
	cvt.u64.u16	%rd2262, %rs11;
	shl.b64 	%rd2263, %rd2262, 1;
	add.s64 	%rd2264, %rd2238, %rd2263;
	ld.u16 	%rs753, [%rd2264];
	cvt.u32.u16	%r2452, %rs753;
	add.s32 	%r2453, %r2451, %r2452;
	cvt.s64.s32	%rd2265, %r2453;
	shl.b64 	%rd2266, %rd2265, 2;
	add.s64 	%rd2267, %rd9, %rd2266;
	ld.f32 	%f462, [%rd2267];
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2235;
	.param .b32 param2;
	st.param.f32	[param2+0], %f458;
	.param .b32 param3;
	st.param.f32	[param3+0], %f459;
	.param .b32 param4;
	st.param.f32	[param4+0], %f460;
	.param .b32 param5;
	st.param.f32	[param5+0], %f461;
	.param .b32 param6;
	st.param.f32	[param6+0], %f462;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 93
tmp802:

BB43_120:
	.loc	1 359 1
	cvt.u32.u16	%r2454, %rs11;
	ld.u16 	%rs754, [%SP+16];
	cvt.u32.u16	%r2455, %rs754;
	mul.lo.s32 	%r2456, %r2455, 4;
	add.s32 	%r2457, %r2454, %r2456;
	cvt.s64.s32	%rd2268, %r2457;
	shl.b64 	%rd2269, %rd2268, 1;
	mov.u64 	%rd2270, cBoolModel;
	cvta.const.u64 	%rd2271, %rd2270;
	add.s64 	%rd2272, %rd2271, %rd2269;
	ld.u16 	%rs755, [%rd2272];
	setp.ne.s16	%p121, %rs755, 0;
	not.pred 	%p122, %p121;
	@%p122 bra 	BB43_122;
	bra.uni 	BB43_121;

BB43_121:
	add.u64 	%rd2273, %SP, 660;
	.loc	1 359 1
tmp803:
	add.s64 	%rd2274, %rd2273, 20;
	cvt.u32.u16	%r2458, %rs1;
	cvt.u32.u16	%r2459, %rs28;
	mul.lo.s32 	%r2460, %r2458, %r2459;
	ld.u16 	%rs756, [%SP+42];
	cvt.u32.u16	%r2461, %rs756;
	mul.lo.s32 	%r2462, %r2461, 11;
	add.s32 	%r2463, %r2460, %r2462;
	cvt.u64.u16	%rd2275, %rs11;
	mov.u64 	%rd2276, cSegToComp;
	cvta.const.u64 	%rd2277, %rd2276;
	shl.b64 	%rd2278, %rd2275, 1;
	add.s64 	%rd2279, %rd2277, %rd2278;
	ld.u16 	%rs757, [%rd2279];
	cvt.u32.u16	%r2464, %rs757;
	add.s32 	%r2465, %r2463, %r2464;
	cvt.s64.s32	%rd2280, %r2465;
	shl.b64 	%rd2281, %rd2280, 2;
	add.s64 	%rd2282, %rd9, %rd2281;
	ld.f32 	%f463, [%rd2282];
	cvt.u32.u16	%r2466, %rs1;
	cvt.u32.u16	%r2467, %rs28;
	mul.lo.s32 	%r2468, %r2466, %r2467;
	ld.u16 	%rs758, [%SP+42];
	cvt.u32.u16	%r2469, %rs758;
	mul.lo.s32 	%r2470, %r2469, 12;
	add.s32 	%r2471, %r2468, %r2470;
	cvt.u64.u16	%rd2283, %rs11;
	shl.b64 	%rd2284, %rd2283, 1;
	add.s64 	%rd2285, %rd2277, %rd2284;
	ld.u16 	%rs759, [%rd2285];
	cvt.u32.u16	%r2472, %rs759;
	add.s32 	%r2473, %r2471, %r2472;
	cvt.s64.s32	%rd2286, %r2473;
	shl.b64 	%rd2287, %rd2286, 2;
	add.s64 	%rd2288, %rd9, %rd2287;
	ld.f32 	%f464, [%rd2288];
	cvt.u32.u16	%r2474, %rs1;
	cvt.u32.u16	%r2475, %rs28;
	mul.lo.s32 	%r2476, %r2474, %r2475;
	ld.u16 	%rs760, [%SP+42];
	cvt.u32.u16	%r2477, %rs760;
	mul.lo.s32 	%r2478, %r2477, 13;
	add.s32 	%r2479, %r2476, %r2478;
	cvt.u64.u16	%rd2289, %rs11;
	shl.b64 	%rd2290, %rd2289, 1;
	add.s64 	%rd2291, %rd2277, %rd2290;
	ld.u16 	%rs761, [%rd2291];
	cvt.u32.u16	%r2480, %rs761;
	add.s32 	%r2481, %r2479, %r2480;
	cvt.s64.s32	%rd2292, %r2481;
	shl.b64 	%rd2293, %rd2292, 2;
	add.s64 	%rd2294, %rd9, %rd2293;
	ld.f32 	%f465, [%rd2294];
	cvt.u32.u16	%r2482, %rs1;
	cvt.u32.u16	%r2483, %rs28;
	mul.lo.s32 	%r2484, %r2482, %r2483;
	ld.u16 	%rs762, [%SP+42];
	cvt.u32.u16	%r2485, %rs762;
	mul.lo.s32 	%r2486, %r2485, 14;
	add.s32 	%r2487, %r2484, %r2486;
	cvt.u64.u16	%rd2295, %rs11;
	shl.b64 	%rd2296, %rd2295, 1;
	add.s64 	%rd2297, %rd2277, %rd2296;
	ld.u16 	%rs763, [%rd2297];
	cvt.u32.u16	%r2488, %rs763;
	add.s32 	%r2489, %r2487, %r2488;
	cvt.s64.s32	%rd2298, %r2489;
	shl.b64 	%rd2299, %rd2298, 2;
	add.s64 	%rd2300, %rd9, %rd2299;
	ld.f32 	%f466, [%rd2300];
	cvt.u32.u16	%r2490, %rs1;
	cvt.u32.u16	%r2491, %rs28;
	mul.lo.s32 	%r2492, %r2490, %r2491;
	ld.u16 	%rs764, [%SP+42];
	cvt.u32.u16	%r2493, %rs764;
	mul.lo.s32 	%r2494, %r2493, 15;
	add.s32 	%r2495, %r2492, %r2494;
	cvt.u64.u16	%rd2301, %rs11;
	shl.b64 	%rd2302, %rd2301, 1;
	add.s64 	%rd2303, %rd2277, %rd2302;
	ld.u16 	%rs765, [%rd2303];
	cvt.u32.u16	%r2496, %rs765;
	add.s32 	%r2497, %r2495, %r2496;
	cvt.s64.s32	%rd2304, %r2497;
	shl.b64 	%rd2305, %rd2304, 2;
	add.s64 	%rd2306, %rd9, %rd2305;
	ld.f32 	%f467, [%rd2306];
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2274;
	.param .b32 param2;
	st.param.f32	[param2+0], %f463;
	.param .b32 param3;
	st.param.f32	[param3+0], %f464;
	.param .b32 param4;
	st.param.f32	[param4+0], %f465;
	.param .b32 param5;
	st.param.f32	[param5+0], %f466;
	.param .b32 param6;
	st.param.f32	[param6+0], %f467;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 94
tmp804:

BB43_122:
	.loc	1 359 1
	cvt.u32.u16	%r2498, %rs11;
	ld.u16 	%rs766, [%SP+16];
	cvt.u32.u16	%r2499, %rs766;
	mul.lo.s32 	%r2500, %r2499, 5;
	add.s32 	%r2501, %r2498, %r2500;
	cvt.s64.s32	%rd2307, %r2501;
	shl.b64 	%rd2308, %rd2307, 1;
	mov.u64 	%rd2309, cBoolModel;
	cvta.const.u64 	%rd2310, %rd2309;
	add.s64 	%rd2311, %rd2310, %rd2308;
	ld.u16 	%rs767, [%rd2311];
	setp.ne.s16	%p123, %rs767, 0;
	not.pred 	%p124, %p123;
	@%p124 bra 	BB43_124;
	bra.uni 	BB43_123;

BB43_123:
	add.u64 	%rd2312, %SP, 660;
	.loc	1 359 1
tmp805:
	add.s64 	%rd2313, %rd2312, 24;
	add.s64 	%rd2314, %rd2312, 28;
	cvt.u32.u16	%r2502, %rs1;
	cvt.u32.u16	%r2503, %rs28;
	mul.lo.s32 	%r2504, %r2502, %r2503;
	ld.u16 	%rs768, [%SP+42];
	cvt.u32.u16	%r2505, %rs768;
	mul.lo.s32 	%r2506, %r2505, 16;
	add.s32 	%r2507, %r2504, %r2506;
	cvt.u64.u16	%rd2315, %rs11;
	mov.u64 	%rd2316, cSegToComp;
	cvta.const.u64 	%rd2317, %rd2316;
	shl.b64 	%rd2318, %rd2315, 1;
	add.s64 	%rd2319, %rd2317, %rd2318;
	ld.u16 	%rs769, [%rd2319];
	cvt.u32.u16	%r2508, %rs769;
	add.s32 	%r2509, %r2507, %r2508;
	cvt.s64.s32	%rd2320, %r2509;
	shl.b64 	%rd2321, %rd2320, 2;
	add.s64 	%rd2322, %rd9, %rd2321;
	ld.f32 	%f468, [%rd2322];
	cvt.u32.u16	%r2510, %rs1;
	cvt.u32.u16	%r2511, %rs28;
	mul.lo.s32 	%r2512, %r2510, %r2511;
	ld.u16 	%rs770, [%SP+42];
	cvt.u32.u16	%r2513, %rs770;
	mul.lo.s32 	%r2514, %r2513, 17;
	add.s32 	%r2515, %r2512, %r2514;
	cvt.u64.u16	%rd2323, %rs11;
	shl.b64 	%rd2324, %rd2323, 1;
	add.s64 	%rd2325, %rd2317, %rd2324;
	ld.u16 	%rs771, [%rd2325];
	cvt.u32.u16	%r2516, %rs771;
	add.s32 	%r2517, %r2515, %r2516;
	cvt.s64.s32	%rd2326, %r2517;
	shl.b64 	%rd2327, %rd2326, 2;
	add.s64 	%rd2328, %rd9, %rd2327;
	ld.f32 	%f469, [%rd2328];
	cvt.u32.u16	%r2518, %rs1;
	cvt.u32.u16	%r2519, %rs28;
	mul.lo.s32 	%r2520, %r2518, %r2519;
	ld.u16 	%rs772, [%SP+42];
	cvt.u32.u16	%r2521, %rs772;
	mul.lo.s32 	%r2522, %r2521, 18;
	add.s32 	%r2523, %r2520, %r2522;
	cvt.u64.u16	%rd2329, %rs11;
	shl.b64 	%rd2330, %rd2329, 1;
	add.s64 	%rd2331, %rd2317, %rd2330;
	ld.u16 	%rs773, [%rd2331];
	cvt.u32.u16	%r2524, %rs773;
	add.s32 	%r2525, %r2523, %r2524;
	cvt.s64.s32	%rd2332, %r2525;
	shl.b64 	%rd2333, %rd2332, 2;
	add.s64 	%rd2334, %rd9, %rd2333;
	ld.f32 	%f470, [%rd2334];
	cvt.u32.u16	%r2526, %rs1;
	cvt.u32.u16	%r2527, %rs28;
	mul.lo.s32 	%r2528, %r2526, %r2527;
	ld.u16 	%rs774, [%SP+42];
	cvt.u32.u16	%r2529, %rs774;
	mul.lo.s32 	%r2530, %r2529, 19;
	add.s32 	%r2531, %r2528, %r2530;
	cvt.u64.u16	%rd2335, %rs11;
	shl.b64 	%rd2336, %rd2335, 1;
	add.s64 	%rd2337, %rd2317, %rd2336;
	ld.u16 	%rs775, [%rd2337];
	cvt.u32.u16	%r2532, %rs775;
	add.s32 	%r2533, %r2531, %r2532;
	cvt.s64.s32	%rd2338, %r2533;
	shl.b64 	%rd2339, %rd2338, 2;
	add.s64 	%rd2340, %rd9, %rd2339;
	ld.f32 	%f471, [%rd2340];
	cvt.u32.u16	%r2534, %rs1;
	cvt.u32.u16	%r2535, %rs28;
	mul.lo.s32 	%r2536, %r2534, %r2535;
	ld.u16 	%rs776, [%SP+42];
	cvt.u32.u16	%r2537, %rs776;
	mul.lo.s32 	%r2538, %r2537, 20;
	add.s32 	%r2539, %r2536, %r2538;
	cvt.u64.u16	%rd2341, %rs11;
	shl.b64 	%rd2342, %rd2341, 1;
	add.s64 	%rd2343, %rd2317, %rd2342;
	ld.u16 	%rs777, [%rd2343];
	cvt.u32.u16	%r2540, %rs777;
	add.s32 	%r2541, %r2539, %r2540;
	cvt.s64.s32	%rd2344, %r2541;
	shl.b64 	%rd2345, %rd2344, 2;
	add.s64 	%rd2346, %rd9, %rd2345;
	ld.f32 	%f472, [%rd2346];
	cvt.u32.u16	%r2542, %rs1;
	cvt.u32.u16	%r2543, %rs28;
	mul.lo.s32 	%r2544, %r2542, %r2543;
	ld.u16 	%rs778, [%SP+42];
	cvt.u32.u16	%r2545, %rs778;
	mul.lo.s32 	%r2546, %r2545, 21;
	add.s32 	%r2547, %r2544, %r2546;
	cvt.u64.u16	%rd2347, %rs11;
	shl.b64 	%rd2348, %rd2347, 1;
	add.s64 	%rd2349, %rd2317, %rd2348;
	ld.u16 	%rs779, [%rd2349];
	cvt.u32.u16	%r2548, %rs779;
	add.s32 	%r2549, %r2547, %r2548;
	cvt.s64.s32	%rd2350, %r2549;
	shl.b64 	%rd2351, %rd2350, 2;
	add.s64 	%rd2352, %rd9, %rd2351;
	ld.f32 	%f473, [%rd2352];
	cvt.u32.u16	%r2550, %rs1;
	cvt.u32.u16	%r2551, %rs28;
	mul.lo.s32 	%r2552, %r2550, %r2551;
	ld.u16 	%rs780, [%SP+42];
	cvt.u32.u16	%r2553, %rs780;
	mul.lo.s32 	%r2554, %r2553, 22;
	add.s32 	%r2555, %r2552, %r2554;
	cvt.u64.u16	%rd2353, %rs11;
	shl.b64 	%rd2354, %rd2353, 1;
	add.s64 	%rd2355, %rd2317, %rd2354;
	ld.u16 	%rs781, [%rd2355];
	cvt.u32.u16	%r2556, %rs781;
	add.s32 	%r2557, %r2555, %r2556;
	cvt.s64.s32	%rd2356, %r2557;
	shl.b64 	%rd2357, %rd2356, 2;
	add.s64 	%rd2358, %rd9, %rd2357;
	ld.f32 	%f474, [%rd2358];
	cvt.u32.u16	%r2558, %rs1;
	cvt.u32.u16	%r2559, %rs28;
	mul.lo.s32 	%r2560, %r2558, %r2559;
	ld.u16 	%rs782, [%SP+42];
	cvt.u32.u16	%r2561, %rs782;
	mul.lo.s32 	%r2562, %r2561, 23;
	add.s32 	%r2563, %r2560, %r2562;
	cvt.u64.u16	%rd2359, %rs11;
	shl.b64 	%rd2360, %rd2359, 1;
	add.s64 	%rd2361, %rd2317, %rd2360;
	ld.u16 	%rs783, [%rd2361];
	cvt.u32.u16	%r2564, %rs783;
	add.s32 	%r2565, %r2563, %r2564;
	cvt.s64.s32	%rd2362, %r2565;
	shl.b64 	%rd2363, %rd2362, 2;
	add.s64 	%rd2364, %rd9, %rd2363;
	ld.f32 	%f475, [%rd2364];
	cvt.u32.u16	%r2566, %rs1;
	cvt.u32.u16	%r2567, %rs28;
	mul.lo.s32 	%r2568, %r2566, %r2567;
	ld.u16 	%rs784, [%SP+42];
	cvt.u32.u16	%r2569, %rs784;
	mul.lo.s32 	%r2570, %r2569, 24;
	add.s32 	%r2571, %r2568, %r2570;
	cvt.u64.u16	%rd2365, %rs11;
	shl.b64 	%rd2366, %rd2365, 1;
	add.s64 	%rd2367, %rd2317, %rd2366;
	ld.u16 	%rs785, [%rd2367];
	cvt.u32.u16	%r2572, %rs785;
	add.s32 	%r2573, %r2571, %r2572;
	cvt.s64.s32	%rd2368, %r2573;
	shl.b64 	%rd2369, %rd2368, 2;
	add.s64 	%rd2370, %rd9, %rd2369;
	ld.f32 	%f476, [%rd2370];
	cvt.u32.u16	%r2574, %rs1;
	cvt.u32.u16	%r2575, %rs28;
	mul.lo.s32 	%r2576, %r2574, %r2575;
	ld.u16 	%rs786, [%SP+42];
	cvt.u32.u16	%r2577, %rs786;
	mul.lo.s32 	%r2578, %r2577, 25;
	add.s32 	%r2579, %r2576, %r2578;
	cvt.u64.u16	%rd2371, %rs11;
	shl.b64 	%rd2372, %rd2371, 1;
	add.s64 	%rd2373, %rd2317, %rd2372;
	ld.u16 	%rs787, [%rd2373];
	cvt.u32.u16	%r2580, %rs787;
	add.s32 	%r2581, %r2579, %r2580;
	cvt.s64.s32	%rd2374, %r2581;
	shl.b64 	%rd2375, %rd2374, 2;
	add.s64 	%rd2376, %rd9, %rd2375;
	ld.f32 	%f477, [%rd2376];
	cvt.u32.u16	%r2582, %rs1;
	cvt.u32.u16	%r2583, %rs28;
	mul.lo.s32 	%r2584, %r2582, %r2583;
	ld.u16 	%rs788, [%SP+42];
	cvt.u32.u16	%r2585, %rs788;
	mul.lo.s32 	%r2586, %r2585, 26;
	add.s32 	%r2587, %r2584, %r2586;
	cvt.u64.u16	%rd2377, %rs11;
	shl.b64 	%rd2378, %rd2377, 1;
	add.s64 	%rd2379, %rd2317, %rd2378;
	ld.u16 	%rs789, [%rd2379];
	cvt.u32.u16	%r2588, %rs789;
	add.s32 	%r2589, %r2587, %r2588;
	cvt.s64.s32	%rd2380, %r2589;
	shl.b64 	%rd2381, %rd2380, 2;
	add.s64 	%rd2382, %rd9, %rd2381;
	ld.f32 	%f478, [%rd2382];
	cvt.u32.u16	%r2590, %rs1;
	cvt.u32.u16	%r2591, %rs28;
	mul.lo.s32 	%r2592, %r2590, %r2591;
	ld.u16 	%rs790, [%SP+42];
	cvt.u32.u16	%r2593, %rs790;
	mul.lo.s32 	%r2594, %r2593, 27;
	add.s32 	%r2595, %r2592, %r2594;
	cvt.u64.u16	%rd2383, %rs11;
	shl.b64 	%rd2384, %rd2383, 1;
	add.s64 	%rd2385, %rd2317, %rd2384;
	ld.u16 	%rs791, [%rd2385];
	cvt.u32.u16	%r2596, %rs791;
	add.s32 	%r2597, %r2595, %r2596;
	cvt.s64.s32	%rd2386, %r2597;
	shl.b64 	%rd2387, %rd2386, 2;
	add.s64 	%rd2388, %rd9, %rd2387;
	ld.f32 	%f479, [%rd2388];
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1936;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2313;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2314;
	.param .b32 param3;
	st.param.f32	[param3+0], %f468;
	.param .b32 param4;
	st.param.f32	[param4+0], %f469;
	.param .b32 param5;
	st.param.f32	[param5+0], %f470;
	.param .b32 param6;
	st.param.f32	[param6+0], %f471;
	.param .b32 param7;
	st.param.f32	[param7+0], %f472;
	.param .b32 param8;
	st.param.f32	[param8+0], %f473;
	.param .b32 param9;
	st.param.f32	[param9+0], %f474;
	.param .b32 param10;
	st.param.f32	[param10+0], %f475;
	.param .b32 param11;
	st.param.f32	[param11+0], %f476;
	.param .b32 param12;
	st.param.f32	[param12+0], %f477;
	.param .b32 param13;
	st.param.f32	[param13+0], %f478;
	.param .b32 param14;
	st.param.f32	[param14+0], %f479;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 95
tmp806:

BB43_124:
	.loc	1 359 1
	cvt.u32.u16	%r2598, %rs12;
	ld.u16 	%rs792, [%SP+16];
	cvt.u32.u16	%r2599, %rs792;
	mul.lo.s32 	%r2600, %r2599, 0;
	add.s32 	%r2601, %r2598, %r2600;
	cvt.s64.s32	%rd2389, %r2601;
	shl.b64 	%rd2390, %rd2389, 1;
	mov.u64 	%rd2391, cBoolModel;
	cvta.const.u64 	%rd2392, %rd2391;
	add.s64 	%rd2393, %rd2392, %rd2390;
	ld.u16 	%rs793, [%rd2393];
	setp.ne.s16	%p125, %rs793, 0;
	not.pred 	%p126, %p125;
	@%p126 bra 	BB43_126;
	bra.uni 	BB43_125;

BB43_125:
	add.u64 	%rd2394, %SP, 700;
	.loc	1 359 1
tmp807:
	add.s64 	%rd2395, %rd2394, 4;
	cvt.u32.u16	%r2602, %rs1;
	cvt.u32.u16	%r2603, %rs28;
	mul.lo.s32 	%r2604, %r2602, %r2603;
	ld.u16 	%rs794, [%SP+42];
	cvt.u32.u16	%r2605, %rs794;
	mul.lo.s32 	%r2606, %r2605, 0;
	add.s32 	%r2607, %r2604, %r2606;
	cvt.u64.u16	%rd2396, %rs12;
	mov.u64 	%rd2397, cSegToComp;
	cvta.const.u64 	%rd2398, %rd2397;
	shl.b64 	%rd2399, %rd2396, 1;
	add.s64 	%rd2400, %rd2398, %rd2399;
	ld.u16 	%rs795, [%rd2400];
	cvt.u32.u16	%r2608, %rs795;
	add.s32 	%r2609, %r2607, %r2608;
	cvt.s64.s32	%rd2401, %r2609;
	shl.b64 	%rd2402, %rd2401, 2;
	add.s64 	%rd2403, %rd9, %rd2402;
	ld.f32 	%f480, [%rd2403];
	cvt.u32.u16	%r2610, %rs1;
	cvt.u32.u16	%r2611, %rs28;
	mul.lo.s32 	%r2612, %r2610, %r2611;
	ld.u16 	%rs796, [%SP+42];
	cvt.u32.u16	%r2613, %rs796;
	mul.lo.s32 	%r2614, %r2613, 1;
	add.s32 	%r2615, %r2612, %r2614;
	cvt.u64.u16	%rd2404, %rs12;
	shl.b64 	%rd2405, %rd2404, 1;
	add.s64 	%rd2406, %rd2398, %rd2405;
	ld.u16 	%rs797, [%rd2406];
	cvt.u32.u16	%r2616, %rs797;
	add.s32 	%r2617, %r2615, %r2616;
	cvt.s64.s32	%rd2407, %r2617;
	shl.b64 	%rd2408, %rd2407, 2;
	add.s64 	%rd2409, %rd9, %rd2408;
	ld.f32 	%f481, [%rd2409];
	ld.f32 	%f482, [%SP+732];
	add.s64 	%rd2410, %rd2394, 36;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2394;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2395;
	.param .b32 param3;
	st.param.f32	[param3+0], %f480;
	.param .b32 param4;
	st.param.f32	[param4+0], %f481;
	.param .b32 param5;
	st.param.f32	[param5+0], %f482;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2410;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 96
tmp808:

BB43_126:
	.loc	1 359 1
	cvt.u32.u16	%r2618, %rs12;
	ld.u16 	%rs798, [%SP+16];
	cvt.u32.u16	%r2619, %rs798;
	mul.lo.s32 	%r2620, %r2619, 1;
	add.s32 	%r2621, %r2618, %r2620;
	cvt.s64.s32	%rd2411, %r2621;
	shl.b64 	%rd2412, %rd2411, 1;
	mov.u64 	%rd2413, cBoolModel;
	cvta.const.u64 	%rd2414, %rd2413;
	add.s64 	%rd2415, %rd2414, %rd2412;
	ld.u16 	%rs799, [%rd2415];
	setp.ne.s16	%p127, %rs799, 0;
	not.pred 	%p128, %p127;
	@%p128 bra 	BB43_128;
	bra.uni 	BB43_127;

BB43_127:
	add.u64 	%rd2416, %SP, 700;
	.loc	1 359 1
tmp809:
	add.s64 	%rd2417, %rd2416, 8;
	ld.f32 	%f483, [%SP+736];
	add.s64 	%rd2418, %rd2416, 32;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2417;
	.param .b32 param2;
	st.param.f32	[param2+0], %f483;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2418;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 97
tmp810:

BB43_128:
	.loc	1 359 1
	cvt.u32.u16	%r2622, %rs12;
	ld.u16 	%rs800, [%SP+16];
	cvt.u32.u16	%r2623, %rs800;
	mul.lo.s32 	%r2624, %r2623, 2;
	add.s32 	%r2625, %r2622, %r2624;
	cvt.s64.s32	%rd2419, %r2625;
	shl.b64 	%rd2420, %rd2419, 1;
	mov.u64 	%rd2421, cBoolModel;
	cvta.const.u64 	%rd2422, %rd2421;
	add.s64 	%rd2423, %rd2422, %rd2420;
	ld.u16 	%rs801, [%rd2423];
	setp.ne.s16	%p129, %rs801, 0;
	not.pred 	%p130, %p129;
	@%p130 bra 	BB43_130;
	bra.uni 	BB43_129;

BB43_129:
	add.u64 	%rd2424, %SP, 700;
	.loc	1 359 1
tmp811:
	add.s64 	%rd2425, %rd2424, 12;
	cvt.u32.u16	%r2626, %rs1;
	cvt.u32.u16	%r2627, %rs28;
	mul.lo.s32 	%r2628, %r2626, %r2627;
	ld.u16 	%rs802, [%SP+42];
	cvt.u32.u16	%r2629, %rs802;
	mul.lo.s32 	%r2630, %r2629, 2;
	add.s32 	%r2631, %r2628, %r2630;
	cvt.u64.u16	%rd2426, %rs12;
	mov.u64 	%rd2427, cSegToComp;
	cvta.const.u64 	%rd2428, %rd2427;
	shl.b64 	%rd2429, %rd2426, 1;
	add.s64 	%rd2430, %rd2428, %rd2429;
	ld.u16 	%rs803, [%rd2430];
	cvt.u32.u16	%r2632, %rs803;
	add.s32 	%r2633, %r2631, %r2632;
	cvt.s64.s32	%rd2431, %r2633;
	shl.b64 	%rd2432, %rd2431, 2;
	add.s64 	%rd2433, %rd9, %rd2432;
	ld.f32 	%f484, [%rd2433];
	cvt.u32.u16	%r2634, %rs1;
	cvt.u32.u16	%r2635, %rs28;
	mul.lo.s32 	%r2636, %r2634, %r2635;
	ld.u16 	%rs804, [%SP+42];
	cvt.u32.u16	%r2637, %rs804;
	mul.lo.s32 	%r2638, %r2637, 3;
	add.s32 	%r2639, %r2636, %r2638;
	cvt.u64.u16	%rd2434, %rs12;
	shl.b64 	%rd2435, %rd2434, 1;
	add.s64 	%rd2436, %rd2428, %rd2435;
	ld.u16 	%rs805, [%rd2436];
	cvt.u32.u16	%r2640, %rs805;
	add.s32 	%r2641, %r2639, %r2640;
	cvt.s64.s32	%rd2437, %r2641;
	shl.b64 	%rd2438, %rd2437, 2;
	add.s64 	%rd2439, %rd9, %rd2438;
	ld.f32 	%f485, [%rd2439];
	cvt.u32.u16	%r2642, %rs1;
	cvt.u32.u16	%r2643, %rs28;
	mul.lo.s32 	%r2644, %r2642, %r2643;
	ld.u16 	%rs806, [%SP+42];
	cvt.u32.u16	%r2645, %rs806;
	mul.lo.s32 	%r2646, %r2645, 4;
	add.s32 	%r2647, %r2644, %r2646;
	cvt.u64.u16	%rd2440, %rs12;
	shl.b64 	%rd2441, %rd2440, 1;
	add.s64 	%rd2442, %rd2428, %rd2441;
	ld.u16 	%rs807, [%rd2442];
	cvt.u32.u16	%r2648, %rs807;
	add.s32 	%r2649, %r2647, %r2648;
	cvt.s64.s32	%rd2443, %r2649;
	shl.b64 	%rd2444, %rd2443, 2;
	add.s64 	%rd2445, %rd9, %rd2444;
	ld.f32 	%f486, [%rd2445];
	cvt.u32.u16	%r2650, %rs1;
	cvt.u32.u16	%r2651, %rs28;
	mul.lo.s32 	%r2652, %r2650, %r2651;
	ld.u16 	%rs808, [%SP+42];
	cvt.u32.u16	%r2653, %rs808;
	mul.lo.s32 	%r2654, %r2653, 5;
	add.s32 	%r2655, %r2652, %r2654;
	cvt.u64.u16	%rd2446, %rs12;
	shl.b64 	%rd2447, %rd2446, 1;
	add.s64 	%rd2448, %rd2428, %rd2447;
	ld.u16 	%rs809, [%rd2448];
	cvt.u32.u16	%r2656, %rs809;
	add.s32 	%r2657, %r2655, %r2656;
	cvt.s64.s32	%rd2449, %r2657;
	shl.b64 	%rd2450, %rd2449, 2;
	add.s64 	%rd2451, %rd9, %rd2450;
	ld.f32 	%f487, [%rd2451];
	ld.f32 	%f488, [%SP+732];
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2425;
	.param .b32 param2;
	st.param.f32	[param2+0], %f484;
	.param .b32 param3;
	st.param.f32	[param3+0], %f485;
	.param .b32 param4;
	st.param.f32	[param4+0], %f486;
	.param .b32 param5;
	st.param.f32	[param5+0], %f487;
	.param .b32 param6;
	st.param.f32	[param6+0], %f488;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 98
tmp812:

BB43_130:
	.loc	1 359 1
	cvt.u32.u16	%r2658, %rs12;
	ld.u16 	%rs810, [%SP+16];
	cvt.u32.u16	%r2659, %rs810;
	mul.lo.s32 	%r2660, %r2659, 3;
	add.s32 	%r2661, %r2658, %r2660;
	cvt.s64.s32	%rd2452, %r2661;
	shl.b64 	%rd2453, %rd2452, 1;
	mov.u64 	%rd2454, cBoolModel;
	cvta.const.u64 	%rd2455, %rd2454;
	add.s64 	%rd2456, %rd2455, %rd2453;
	ld.u16 	%rs811, [%rd2456];
	setp.ne.s16	%p131, %rs811, 0;
	not.pred 	%p132, %p131;
	@%p132 bra 	BB43_132;
	bra.uni 	BB43_131;

BB43_131:
	add.u64 	%rd2457, %SP, 700;
	.loc	1 359 1
tmp813:
	add.s64 	%rd2458, %rd2457, 16;
	cvt.u32.u16	%r2662, %rs1;
	cvt.u32.u16	%r2663, %rs28;
	mul.lo.s32 	%r2664, %r2662, %r2663;
	ld.u16 	%rs812, [%SP+42];
	cvt.u32.u16	%r2665, %rs812;
	mul.lo.s32 	%r2666, %r2665, 6;
	add.s32 	%r2667, %r2664, %r2666;
	cvt.u64.u16	%rd2459, %rs12;
	mov.u64 	%rd2460, cSegToComp;
	cvta.const.u64 	%rd2461, %rd2460;
	shl.b64 	%rd2462, %rd2459, 1;
	add.s64 	%rd2463, %rd2461, %rd2462;
	ld.u16 	%rs813, [%rd2463];
	cvt.u32.u16	%r2668, %rs813;
	add.s32 	%r2669, %r2667, %r2668;
	cvt.s64.s32	%rd2464, %r2669;
	shl.b64 	%rd2465, %rd2464, 2;
	add.s64 	%rd2466, %rd9, %rd2465;
	ld.f32 	%f489, [%rd2466];
	cvt.u32.u16	%r2670, %rs1;
	cvt.u32.u16	%r2671, %rs28;
	mul.lo.s32 	%r2672, %r2670, %r2671;
	ld.u16 	%rs814, [%SP+42];
	cvt.u32.u16	%r2673, %rs814;
	mul.lo.s32 	%r2674, %r2673, 7;
	add.s32 	%r2675, %r2672, %r2674;
	cvt.u64.u16	%rd2467, %rs12;
	shl.b64 	%rd2468, %rd2467, 1;
	add.s64 	%rd2469, %rd2461, %rd2468;
	ld.u16 	%rs815, [%rd2469];
	cvt.u32.u16	%r2676, %rs815;
	add.s32 	%r2677, %r2675, %r2676;
	cvt.s64.s32	%rd2470, %r2677;
	shl.b64 	%rd2471, %rd2470, 2;
	add.s64 	%rd2472, %rd9, %rd2471;
	ld.f32 	%f490, [%rd2472];
	cvt.u32.u16	%r2678, %rs1;
	cvt.u32.u16	%r2679, %rs28;
	mul.lo.s32 	%r2680, %r2678, %r2679;
	ld.u16 	%rs816, [%SP+42];
	cvt.u32.u16	%r2681, %rs816;
	mul.lo.s32 	%r2682, %r2681, 8;
	add.s32 	%r2683, %r2680, %r2682;
	cvt.u64.u16	%rd2473, %rs12;
	shl.b64 	%rd2474, %rd2473, 1;
	add.s64 	%rd2475, %rd2461, %rd2474;
	ld.u16 	%rs817, [%rd2475];
	cvt.u32.u16	%r2684, %rs817;
	add.s32 	%r2685, %r2683, %r2684;
	cvt.s64.s32	%rd2476, %r2685;
	shl.b64 	%rd2477, %rd2476, 2;
	add.s64 	%rd2478, %rd9, %rd2477;
	ld.f32 	%f491, [%rd2478];
	cvt.u32.u16	%r2686, %rs1;
	cvt.u32.u16	%r2687, %rs28;
	mul.lo.s32 	%r2688, %r2686, %r2687;
	ld.u16 	%rs818, [%SP+42];
	cvt.u32.u16	%r2689, %rs818;
	mul.lo.s32 	%r2690, %r2689, 9;
	add.s32 	%r2691, %r2688, %r2690;
	cvt.u64.u16	%rd2479, %rs12;
	shl.b64 	%rd2480, %rd2479, 1;
	add.s64 	%rd2481, %rd2461, %rd2480;
	ld.u16 	%rs819, [%rd2481];
	cvt.u32.u16	%r2692, %rs819;
	add.s32 	%r2693, %r2691, %r2692;
	cvt.s64.s32	%rd2482, %r2693;
	shl.b64 	%rd2483, %rd2482, 2;
	add.s64 	%rd2484, %rd9, %rd2483;
	ld.f32 	%f492, [%rd2484];
	cvt.u32.u16	%r2694, %rs1;
	cvt.u32.u16	%r2695, %rs28;
	mul.lo.s32 	%r2696, %r2694, %r2695;
	ld.u16 	%rs820, [%SP+42];
	cvt.u32.u16	%r2697, %rs820;
	mul.lo.s32 	%r2698, %r2697, 10;
	add.s32 	%r2699, %r2696, %r2698;
	cvt.u64.u16	%rd2485, %rs12;
	shl.b64 	%rd2486, %rd2485, 1;
	add.s64 	%rd2487, %rd2461, %rd2486;
	ld.u16 	%rs821, [%rd2487];
	cvt.u32.u16	%r2700, %rs821;
	add.s32 	%r2701, %r2699, %r2700;
	cvt.s64.s32	%rd2488, %r2701;
	shl.b64 	%rd2489, %rd2488, 2;
	add.s64 	%rd2490, %rd9, %rd2489;
	ld.f32 	%f493, [%rd2490];
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2458;
	.param .b32 param2;
	st.param.f32	[param2+0], %f489;
	.param .b32 param3;
	st.param.f32	[param3+0], %f490;
	.param .b32 param4;
	st.param.f32	[param4+0], %f491;
	.param .b32 param5;
	st.param.f32	[param5+0], %f492;
	.param .b32 param6;
	st.param.f32	[param6+0], %f493;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 99
tmp814:

BB43_132:
	.loc	1 359 1
	cvt.u32.u16	%r2702, %rs12;
	ld.u16 	%rs822, [%SP+16];
	cvt.u32.u16	%r2703, %rs822;
	mul.lo.s32 	%r2704, %r2703, 4;
	add.s32 	%r2705, %r2702, %r2704;
	cvt.s64.s32	%rd2491, %r2705;
	shl.b64 	%rd2492, %rd2491, 1;
	mov.u64 	%rd2493, cBoolModel;
	cvta.const.u64 	%rd2494, %rd2493;
	add.s64 	%rd2495, %rd2494, %rd2492;
	ld.u16 	%rs823, [%rd2495];
	setp.ne.s16	%p133, %rs823, 0;
	not.pred 	%p134, %p133;
	@%p134 bra 	BB43_134;
	bra.uni 	BB43_133;

BB43_133:
	add.u64 	%rd2496, %SP, 700;
	.loc	1 359 1
tmp815:
	add.s64 	%rd2497, %rd2496, 20;
	cvt.u32.u16	%r2706, %rs1;
	cvt.u32.u16	%r2707, %rs28;
	mul.lo.s32 	%r2708, %r2706, %r2707;
	ld.u16 	%rs824, [%SP+42];
	cvt.u32.u16	%r2709, %rs824;
	mul.lo.s32 	%r2710, %r2709, 11;
	add.s32 	%r2711, %r2708, %r2710;
	cvt.u64.u16	%rd2498, %rs12;
	mov.u64 	%rd2499, cSegToComp;
	cvta.const.u64 	%rd2500, %rd2499;
	shl.b64 	%rd2501, %rd2498, 1;
	add.s64 	%rd2502, %rd2500, %rd2501;
	ld.u16 	%rs825, [%rd2502];
	cvt.u32.u16	%r2712, %rs825;
	add.s32 	%r2713, %r2711, %r2712;
	cvt.s64.s32	%rd2503, %r2713;
	shl.b64 	%rd2504, %rd2503, 2;
	add.s64 	%rd2505, %rd9, %rd2504;
	ld.f32 	%f494, [%rd2505];
	cvt.u32.u16	%r2714, %rs1;
	cvt.u32.u16	%r2715, %rs28;
	mul.lo.s32 	%r2716, %r2714, %r2715;
	ld.u16 	%rs826, [%SP+42];
	cvt.u32.u16	%r2717, %rs826;
	mul.lo.s32 	%r2718, %r2717, 12;
	add.s32 	%r2719, %r2716, %r2718;
	cvt.u64.u16	%rd2506, %rs12;
	shl.b64 	%rd2507, %rd2506, 1;
	add.s64 	%rd2508, %rd2500, %rd2507;
	ld.u16 	%rs827, [%rd2508];
	cvt.u32.u16	%r2720, %rs827;
	add.s32 	%r2721, %r2719, %r2720;
	cvt.s64.s32	%rd2509, %r2721;
	shl.b64 	%rd2510, %rd2509, 2;
	add.s64 	%rd2511, %rd9, %rd2510;
	ld.f32 	%f495, [%rd2511];
	cvt.u32.u16	%r2722, %rs1;
	cvt.u32.u16	%r2723, %rs28;
	mul.lo.s32 	%r2724, %r2722, %r2723;
	ld.u16 	%rs828, [%SP+42];
	cvt.u32.u16	%r2725, %rs828;
	mul.lo.s32 	%r2726, %r2725, 13;
	add.s32 	%r2727, %r2724, %r2726;
	cvt.u64.u16	%rd2512, %rs12;
	shl.b64 	%rd2513, %rd2512, 1;
	add.s64 	%rd2514, %rd2500, %rd2513;
	ld.u16 	%rs829, [%rd2514];
	cvt.u32.u16	%r2728, %rs829;
	add.s32 	%r2729, %r2727, %r2728;
	cvt.s64.s32	%rd2515, %r2729;
	shl.b64 	%rd2516, %rd2515, 2;
	add.s64 	%rd2517, %rd9, %rd2516;
	ld.f32 	%f496, [%rd2517];
	cvt.u32.u16	%r2730, %rs1;
	cvt.u32.u16	%r2731, %rs28;
	mul.lo.s32 	%r2732, %r2730, %r2731;
	ld.u16 	%rs830, [%SP+42];
	cvt.u32.u16	%r2733, %rs830;
	mul.lo.s32 	%r2734, %r2733, 14;
	add.s32 	%r2735, %r2732, %r2734;
	cvt.u64.u16	%rd2518, %rs12;
	shl.b64 	%rd2519, %rd2518, 1;
	add.s64 	%rd2520, %rd2500, %rd2519;
	ld.u16 	%rs831, [%rd2520];
	cvt.u32.u16	%r2736, %rs831;
	add.s32 	%r2737, %r2735, %r2736;
	cvt.s64.s32	%rd2521, %r2737;
	shl.b64 	%rd2522, %rd2521, 2;
	add.s64 	%rd2523, %rd9, %rd2522;
	ld.f32 	%f497, [%rd2523];
	cvt.u32.u16	%r2738, %rs1;
	cvt.u32.u16	%r2739, %rs28;
	mul.lo.s32 	%r2740, %r2738, %r2739;
	ld.u16 	%rs832, [%SP+42];
	cvt.u32.u16	%r2741, %rs832;
	mul.lo.s32 	%r2742, %r2741, 15;
	add.s32 	%r2743, %r2740, %r2742;
	cvt.u64.u16	%rd2524, %rs12;
	shl.b64 	%rd2525, %rd2524, 1;
	add.s64 	%rd2526, %rd2500, %rd2525;
	ld.u16 	%rs833, [%rd2526];
	cvt.u32.u16	%r2744, %rs833;
	add.s32 	%r2745, %r2743, %r2744;
	cvt.s64.s32	%rd2527, %r2745;
	shl.b64 	%rd2528, %rd2527, 2;
	add.s64 	%rd2529, %rd9, %rd2528;
	ld.f32 	%f498, [%rd2529];
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2497;
	.param .b32 param2;
	st.param.f32	[param2+0], %f494;
	.param .b32 param3;
	st.param.f32	[param3+0], %f495;
	.param .b32 param4;
	st.param.f32	[param4+0], %f496;
	.param .b32 param5;
	st.param.f32	[param5+0], %f497;
	.param .b32 param6;
	st.param.f32	[param6+0], %f498;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 100
tmp816:

BB43_134:
	.loc	1 359 1
	cvt.u32.u16	%r2746, %rs12;
	ld.u16 	%rs834, [%SP+16];
	cvt.u32.u16	%r2747, %rs834;
	mul.lo.s32 	%r2748, %r2747, 5;
	add.s32 	%r2749, %r2746, %r2748;
	cvt.s64.s32	%rd2530, %r2749;
	shl.b64 	%rd2531, %rd2530, 1;
	mov.u64 	%rd2532, cBoolModel;
	cvta.const.u64 	%rd2533, %rd2532;
	add.s64 	%rd2534, %rd2533, %rd2531;
	ld.u16 	%rs835, [%rd2534];
	setp.ne.s16	%p135, %rs835, 0;
	not.pred 	%p136, %p135;
	@%p136 bra 	BB43_136;
	bra.uni 	BB43_135;

BB43_135:
	add.u64 	%rd2535, %SP, 700;
	.loc	1 359 1
tmp817:
	add.s64 	%rd2536, %rd2535, 24;
	add.s64 	%rd2537, %rd2535, 28;
	cvt.u32.u16	%r2750, %rs1;
	cvt.u32.u16	%r2751, %rs28;
	mul.lo.s32 	%r2752, %r2750, %r2751;
	ld.u16 	%rs836, [%SP+42];
	cvt.u32.u16	%r2753, %rs836;
	mul.lo.s32 	%r2754, %r2753, 16;
	add.s32 	%r2755, %r2752, %r2754;
	cvt.u64.u16	%rd2538, %rs12;
	mov.u64 	%rd2539, cSegToComp;
	cvta.const.u64 	%rd2540, %rd2539;
	shl.b64 	%rd2541, %rd2538, 1;
	add.s64 	%rd2542, %rd2540, %rd2541;
	ld.u16 	%rs837, [%rd2542];
	cvt.u32.u16	%r2756, %rs837;
	add.s32 	%r2757, %r2755, %r2756;
	cvt.s64.s32	%rd2543, %r2757;
	shl.b64 	%rd2544, %rd2543, 2;
	add.s64 	%rd2545, %rd9, %rd2544;
	ld.f32 	%f499, [%rd2545];
	cvt.u32.u16	%r2758, %rs1;
	cvt.u32.u16	%r2759, %rs28;
	mul.lo.s32 	%r2760, %r2758, %r2759;
	ld.u16 	%rs838, [%SP+42];
	cvt.u32.u16	%r2761, %rs838;
	mul.lo.s32 	%r2762, %r2761, 17;
	add.s32 	%r2763, %r2760, %r2762;
	cvt.u64.u16	%rd2546, %rs12;
	shl.b64 	%rd2547, %rd2546, 1;
	add.s64 	%rd2548, %rd2540, %rd2547;
	ld.u16 	%rs839, [%rd2548];
	cvt.u32.u16	%r2764, %rs839;
	add.s32 	%r2765, %r2763, %r2764;
	cvt.s64.s32	%rd2549, %r2765;
	shl.b64 	%rd2550, %rd2549, 2;
	add.s64 	%rd2551, %rd9, %rd2550;
	ld.f32 	%f500, [%rd2551];
	cvt.u32.u16	%r2766, %rs1;
	cvt.u32.u16	%r2767, %rs28;
	mul.lo.s32 	%r2768, %r2766, %r2767;
	ld.u16 	%rs840, [%SP+42];
	cvt.u32.u16	%r2769, %rs840;
	mul.lo.s32 	%r2770, %r2769, 18;
	add.s32 	%r2771, %r2768, %r2770;
	cvt.u64.u16	%rd2552, %rs12;
	shl.b64 	%rd2553, %rd2552, 1;
	add.s64 	%rd2554, %rd2540, %rd2553;
	ld.u16 	%rs841, [%rd2554];
	cvt.u32.u16	%r2772, %rs841;
	add.s32 	%r2773, %r2771, %r2772;
	cvt.s64.s32	%rd2555, %r2773;
	shl.b64 	%rd2556, %rd2555, 2;
	add.s64 	%rd2557, %rd9, %rd2556;
	ld.f32 	%f501, [%rd2557];
	cvt.u32.u16	%r2774, %rs1;
	cvt.u32.u16	%r2775, %rs28;
	mul.lo.s32 	%r2776, %r2774, %r2775;
	ld.u16 	%rs842, [%SP+42];
	cvt.u32.u16	%r2777, %rs842;
	mul.lo.s32 	%r2778, %r2777, 19;
	add.s32 	%r2779, %r2776, %r2778;
	cvt.u64.u16	%rd2558, %rs12;
	shl.b64 	%rd2559, %rd2558, 1;
	add.s64 	%rd2560, %rd2540, %rd2559;
	ld.u16 	%rs843, [%rd2560];
	cvt.u32.u16	%r2780, %rs843;
	add.s32 	%r2781, %r2779, %r2780;
	cvt.s64.s32	%rd2561, %r2781;
	shl.b64 	%rd2562, %rd2561, 2;
	add.s64 	%rd2563, %rd9, %rd2562;
	ld.f32 	%f502, [%rd2563];
	cvt.u32.u16	%r2782, %rs1;
	cvt.u32.u16	%r2783, %rs28;
	mul.lo.s32 	%r2784, %r2782, %r2783;
	ld.u16 	%rs844, [%SP+42];
	cvt.u32.u16	%r2785, %rs844;
	mul.lo.s32 	%r2786, %r2785, 20;
	add.s32 	%r2787, %r2784, %r2786;
	cvt.u64.u16	%rd2564, %rs12;
	shl.b64 	%rd2565, %rd2564, 1;
	add.s64 	%rd2566, %rd2540, %rd2565;
	ld.u16 	%rs845, [%rd2566];
	cvt.u32.u16	%r2788, %rs845;
	add.s32 	%r2789, %r2787, %r2788;
	cvt.s64.s32	%rd2567, %r2789;
	shl.b64 	%rd2568, %rd2567, 2;
	add.s64 	%rd2569, %rd9, %rd2568;
	ld.f32 	%f503, [%rd2569];
	cvt.u32.u16	%r2790, %rs1;
	cvt.u32.u16	%r2791, %rs28;
	mul.lo.s32 	%r2792, %r2790, %r2791;
	ld.u16 	%rs846, [%SP+42];
	cvt.u32.u16	%r2793, %rs846;
	mul.lo.s32 	%r2794, %r2793, 21;
	add.s32 	%r2795, %r2792, %r2794;
	cvt.u64.u16	%rd2570, %rs12;
	shl.b64 	%rd2571, %rd2570, 1;
	add.s64 	%rd2572, %rd2540, %rd2571;
	ld.u16 	%rs847, [%rd2572];
	cvt.u32.u16	%r2796, %rs847;
	add.s32 	%r2797, %r2795, %r2796;
	cvt.s64.s32	%rd2573, %r2797;
	shl.b64 	%rd2574, %rd2573, 2;
	add.s64 	%rd2575, %rd9, %rd2574;
	ld.f32 	%f504, [%rd2575];
	cvt.u32.u16	%r2798, %rs1;
	cvt.u32.u16	%r2799, %rs28;
	mul.lo.s32 	%r2800, %r2798, %r2799;
	ld.u16 	%rs848, [%SP+42];
	cvt.u32.u16	%r2801, %rs848;
	mul.lo.s32 	%r2802, %r2801, 22;
	add.s32 	%r2803, %r2800, %r2802;
	cvt.u64.u16	%rd2576, %rs12;
	shl.b64 	%rd2577, %rd2576, 1;
	add.s64 	%rd2578, %rd2540, %rd2577;
	ld.u16 	%rs849, [%rd2578];
	cvt.u32.u16	%r2804, %rs849;
	add.s32 	%r2805, %r2803, %r2804;
	cvt.s64.s32	%rd2579, %r2805;
	shl.b64 	%rd2580, %rd2579, 2;
	add.s64 	%rd2581, %rd9, %rd2580;
	ld.f32 	%f505, [%rd2581];
	cvt.u32.u16	%r2806, %rs1;
	cvt.u32.u16	%r2807, %rs28;
	mul.lo.s32 	%r2808, %r2806, %r2807;
	ld.u16 	%rs850, [%SP+42];
	cvt.u32.u16	%r2809, %rs850;
	mul.lo.s32 	%r2810, %r2809, 23;
	add.s32 	%r2811, %r2808, %r2810;
	cvt.u64.u16	%rd2582, %rs12;
	shl.b64 	%rd2583, %rd2582, 1;
	add.s64 	%rd2584, %rd2540, %rd2583;
	ld.u16 	%rs851, [%rd2584];
	cvt.u32.u16	%r2812, %rs851;
	add.s32 	%r2813, %r2811, %r2812;
	cvt.s64.s32	%rd2585, %r2813;
	shl.b64 	%rd2586, %rd2585, 2;
	add.s64 	%rd2587, %rd9, %rd2586;
	ld.f32 	%f506, [%rd2587];
	cvt.u32.u16	%r2814, %rs1;
	cvt.u32.u16	%r2815, %rs28;
	mul.lo.s32 	%r2816, %r2814, %r2815;
	ld.u16 	%rs852, [%SP+42];
	cvt.u32.u16	%r2817, %rs852;
	mul.lo.s32 	%r2818, %r2817, 24;
	add.s32 	%r2819, %r2816, %r2818;
	cvt.u64.u16	%rd2588, %rs12;
	shl.b64 	%rd2589, %rd2588, 1;
	add.s64 	%rd2590, %rd2540, %rd2589;
	ld.u16 	%rs853, [%rd2590];
	cvt.u32.u16	%r2820, %rs853;
	add.s32 	%r2821, %r2819, %r2820;
	cvt.s64.s32	%rd2591, %r2821;
	shl.b64 	%rd2592, %rd2591, 2;
	add.s64 	%rd2593, %rd9, %rd2592;
	ld.f32 	%f507, [%rd2593];
	cvt.u32.u16	%r2822, %rs1;
	cvt.u32.u16	%r2823, %rs28;
	mul.lo.s32 	%r2824, %r2822, %r2823;
	ld.u16 	%rs854, [%SP+42];
	cvt.u32.u16	%r2825, %rs854;
	mul.lo.s32 	%r2826, %r2825, 25;
	add.s32 	%r2827, %r2824, %r2826;
	cvt.u64.u16	%rd2594, %rs12;
	shl.b64 	%rd2595, %rd2594, 1;
	add.s64 	%rd2596, %rd2540, %rd2595;
	ld.u16 	%rs855, [%rd2596];
	cvt.u32.u16	%r2828, %rs855;
	add.s32 	%r2829, %r2827, %r2828;
	cvt.s64.s32	%rd2597, %r2829;
	shl.b64 	%rd2598, %rd2597, 2;
	add.s64 	%rd2599, %rd9, %rd2598;
	ld.f32 	%f508, [%rd2599];
	cvt.u32.u16	%r2830, %rs1;
	cvt.u32.u16	%r2831, %rs28;
	mul.lo.s32 	%r2832, %r2830, %r2831;
	ld.u16 	%rs856, [%SP+42];
	cvt.u32.u16	%r2833, %rs856;
	mul.lo.s32 	%r2834, %r2833, 26;
	add.s32 	%r2835, %r2832, %r2834;
	cvt.u64.u16	%rd2600, %rs12;
	shl.b64 	%rd2601, %rd2600, 1;
	add.s64 	%rd2602, %rd2540, %rd2601;
	ld.u16 	%rs857, [%rd2602];
	cvt.u32.u16	%r2836, %rs857;
	add.s32 	%r2837, %r2835, %r2836;
	cvt.s64.s32	%rd2603, %r2837;
	shl.b64 	%rd2604, %rd2603, 2;
	add.s64 	%rd2605, %rd9, %rd2604;
	ld.f32 	%f509, [%rd2605];
	cvt.u32.u16	%r2838, %rs1;
	cvt.u32.u16	%r2839, %rs28;
	mul.lo.s32 	%r2840, %r2838, %r2839;
	ld.u16 	%rs858, [%SP+42];
	cvt.u32.u16	%r2841, %rs858;
	mul.lo.s32 	%r2842, %r2841, 27;
	add.s32 	%r2843, %r2840, %r2842;
	cvt.u64.u16	%rd2606, %rs12;
	shl.b64 	%rd2607, %rd2606, 1;
	add.s64 	%rd2608, %rd2540, %rd2607;
	ld.u16 	%rs859, [%rd2608];
	cvt.u32.u16	%r2844, %rs859;
	add.s32 	%r2845, %r2843, %r2844;
	cvt.s64.s32	%rd2609, %r2845;
	shl.b64 	%rd2610, %rd2609, 2;
	add.s64 	%rd2611, %rd9, %rd2610;
	ld.f32 	%f510, [%rd2611];
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1938;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2536;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2537;
	.param .b32 param3;
	st.param.f32	[param3+0], %f499;
	.param .b32 param4;
	st.param.f32	[param4+0], %f500;
	.param .b32 param5;
	st.param.f32	[param5+0], %f501;
	.param .b32 param6;
	st.param.f32	[param6+0], %f502;
	.param .b32 param7;
	st.param.f32	[param7+0], %f503;
	.param .b32 param8;
	st.param.f32	[param8+0], %f504;
	.param .b32 param9;
	st.param.f32	[param9+0], %f505;
	.param .b32 param10;
	st.param.f32	[param10+0], %f506;
	.param .b32 param11;
	st.param.f32	[param11+0], %f507;
	.param .b32 param12;
	st.param.f32	[param12+0], %f508;
	.param .b32 param13;
	st.param.f32	[param13+0], %f509;
	.param .b32 param14;
	st.param.f32	[param14+0], %f510;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 101
tmp818:

BB43_136:
	.loc	1 359 1
	cvt.u32.u16	%r2846, %rs13;
	ld.u16 	%rs860, [%SP+16];
	cvt.u32.u16	%r2847, %rs860;
	mul.lo.s32 	%r2848, %r2847, 0;
	add.s32 	%r2849, %r2846, %r2848;
	cvt.s64.s32	%rd2612, %r2849;
	shl.b64 	%rd2613, %rd2612, 1;
	mov.u64 	%rd2614, cBoolModel;
	cvta.const.u64 	%rd2615, %rd2614;
	add.s64 	%rd2616, %rd2615, %rd2613;
	ld.u16 	%rs861, [%rd2616];
	setp.ne.s16	%p137, %rs861, 0;
	not.pred 	%p138, %p137;
	@%p138 bra 	BB43_138;
	bra.uni 	BB43_137;

BB43_137:
	add.u64 	%rd2617, %SP, 740;
	.loc	1 359 1
tmp819:
	add.s64 	%rd2618, %rd2617, 4;
	cvt.u32.u16	%r2850, %rs1;
	cvt.u32.u16	%r2851, %rs28;
	mul.lo.s32 	%r2852, %r2850, %r2851;
	ld.u16 	%rs862, [%SP+42];
	cvt.u32.u16	%r2853, %rs862;
	mul.lo.s32 	%r2854, %r2853, 0;
	add.s32 	%r2855, %r2852, %r2854;
	cvt.u64.u16	%rd2619, %rs13;
	mov.u64 	%rd2620, cSegToComp;
	cvta.const.u64 	%rd2621, %rd2620;
	shl.b64 	%rd2622, %rd2619, 1;
	add.s64 	%rd2623, %rd2621, %rd2622;
	ld.u16 	%rs863, [%rd2623];
	cvt.u32.u16	%r2856, %rs863;
	add.s32 	%r2857, %r2855, %r2856;
	cvt.s64.s32	%rd2624, %r2857;
	shl.b64 	%rd2625, %rd2624, 2;
	add.s64 	%rd2626, %rd9, %rd2625;
	ld.f32 	%f511, [%rd2626];
	cvt.u32.u16	%r2858, %rs1;
	cvt.u32.u16	%r2859, %rs28;
	mul.lo.s32 	%r2860, %r2858, %r2859;
	ld.u16 	%rs864, [%SP+42];
	cvt.u32.u16	%r2861, %rs864;
	mul.lo.s32 	%r2862, %r2861, 1;
	add.s32 	%r2863, %r2860, %r2862;
	cvt.u64.u16	%rd2627, %rs13;
	shl.b64 	%rd2628, %rd2627, 1;
	add.s64 	%rd2629, %rd2621, %rd2628;
	ld.u16 	%rs865, [%rd2629];
	cvt.u32.u16	%r2864, %rs865;
	add.s32 	%r2865, %r2863, %r2864;
	cvt.s64.s32	%rd2630, %r2865;
	shl.b64 	%rd2631, %rd2630, 2;
	add.s64 	%rd2632, %rd9, %rd2631;
	ld.f32 	%f512, [%rd2632];
	ld.f32 	%f513, [%SP+772];
	add.s64 	%rd2633, %rd2617, 36;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2617;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2618;
	.param .b32 param3;
	st.param.f32	[param3+0], %f511;
	.param .b32 param4;
	st.param.f32	[param4+0], %f512;
	.param .b32 param5;
	st.param.f32	[param5+0], %f513;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd2633;
	call.uni 
	_Z14CuInitModel_cafRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 102
tmp820:

BB43_138:
	.loc	1 359 1
	cvt.u32.u16	%r2866, %rs13;
	ld.u16 	%rs866, [%SP+16];
	cvt.u32.u16	%r2867, %rs866;
	mul.lo.s32 	%r2868, %r2867, 1;
	add.s32 	%r2869, %r2866, %r2868;
	cvt.s64.s32	%rd2634, %r2869;
	shl.b64 	%rd2635, %rd2634, 1;
	mov.u64 	%rd2636, cBoolModel;
	cvta.const.u64 	%rd2637, %rd2636;
	add.s64 	%rd2638, %rd2637, %rd2635;
	ld.u16 	%rs867, [%rd2638];
	setp.ne.s16	%p139, %rs867, 0;
	not.pred 	%p140, %p139;
	@%p140 bra 	BB43_140;
	bra.uni 	BB43_139;

BB43_139:
	add.u64 	%rd2639, %SP, 740;
	.loc	1 359 1
tmp821:
	add.s64 	%rd2640, %rd2639, 8;
	ld.f32 	%f514, [%SP+776];
	add.s64 	%rd2641, %rd2639, 32;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2640;
	.param .b32 param2;
	st.param.f32	[param2+0], %f514;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2641;
	call.uni 
	_Z15CuInitModel_cadfRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 103
tmp822:

BB43_140:
	.loc	1 359 1
	cvt.u32.u16	%r2870, %rs13;
	ld.u16 	%rs868, [%SP+16];
	cvt.u32.u16	%r2871, %rs868;
	mul.lo.s32 	%r2872, %r2871, 2;
	add.s32 	%r2873, %r2870, %r2872;
	cvt.s64.s32	%rd2642, %r2873;
	shl.b64 	%rd2643, %rd2642, 1;
	mov.u64 	%rd2644, cBoolModel;
	cvta.const.u64 	%rd2645, %rd2644;
	add.s64 	%rd2646, %rd2645, %rd2643;
	ld.u16 	%rs869, [%rd2646];
	setp.ne.s16	%p141, %rs869, 0;
	not.pred 	%p142, %p141;
	@%p142 bra 	BB43_142;
	bra.uni 	BB43_141;

BB43_141:
	add.u64 	%rd2647, %SP, 740;
	.loc	1 359 1
tmp823:
	add.s64 	%rd2648, %rd2647, 12;
	cvt.u32.u16	%r2874, %rs1;
	cvt.u32.u16	%r2875, %rs28;
	mul.lo.s32 	%r2876, %r2874, %r2875;
	ld.u16 	%rs870, [%SP+42];
	cvt.u32.u16	%r2877, %rs870;
	mul.lo.s32 	%r2878, %r2877, 2;
	add.s32 	%r2879, %r2876, %r2878;
	cvt.u64.u16	%rd2649, %rs13;
	mov.u64 	%rd2650, cSegToComp;
	cvta.const.u64 	%rd2651, %rd2650;
	shl.b64 	%rd2652, %rd2649, 1;
	add.s64 	%rd2653, %rd2651, %rd2652;
	ld.u16 	%rs871, [%rd2653];
	cvt.u32.u16	%r2880, %rs871;
	add.s32 	%r2881, %r2879, %r2880;
	cvt.s64.s32	%rd2654, %r2881;
	shl.b64 	%rd2655, %rd2654, 2;
	add.s64 	%rd2656, %rd9, %rd2655;
	ld.f32 	%f515, [%rd2656];
	cvt.u32.u16	%r2882, %rs1;
	cvt.u32.u16	%r2883, %rs28;
	mul.lo.s32 	%r2884, %r2882, %r2883;
	ld.u16 	%rs872, [%SP+42];
	cvt.u32.u16	%r2885, %rs872;
	mul.lo.s32 	%r2886, %r2885, 3;
	add.s32 	%r2887, %r2884, %r2886;
	cvt.u64.u16	%rd2657, %rs13;
	shl.b64 	%rd2658, %rd2657, 1;
	add.s64 	%rd2659, %rd2651, %rd2658;
	ld.u16 	%rs873, [%rd2659];
	cvt.u32.u16	%r2888, %rs873;
	add.s32 	%r2889, %r2887, %r2888;
	cvt.s64.s32	%rd2660, %r2889;
	shl.b64 	%rd2661, %rd2660, 2;
	add.s64 	%rd2662, %rd9, %rd2661;
	ld.f32 	%f516, [%rd2662];
	cvt.u32.u16	%r2890, %rs1;
	cvt.u32.u16	%r2891, %rs28;
	mul.lo.s32 	%r2892, %r2890, %r2891;
	ld.u16 	%rs874, [%SP+42];
	cvt.u32.u16	%r2893, %rs874;
	mul.lo.s32 	%r2894, %r2893, 4;
	add.s32 	%r2895, %r2892, %r2894;
	cvt.u64.u16	%rd2663, %rs13;
	shl.b64 	%rd2664, %rd2663, 1;
	add.s64 	%rd2665, %rd2651, %rd2664;
	ld.u16 	%rs875, [%rd2665];
	cvt.u32.u16	%r2896, %rs875;
	add.s32 	%r2897, %r2895, %r2896;
	cvt.s64.s32	%rd2666, %r2897;
	shl.b64 	%rd2667, %rd2666, 2;
	add.s64 	%rd2668, %rd9, %rd2667;
	ld.f32 	%f517, [%rd2668];
	cvt.u32.u16	%r2898, %rs1;
	cvt.u32.u16	%r2899, %rs28;
	mul.lo.s32 	%r2900, %r2898, %r2899;
	ld.u16 	%rs876, [%SP+42];
	cvt.u32.u16	%r2901, %rs876;
	mul.lo.s32 	%r2902, %r2901, 5;
	add.s32 	%r2903, %r2900, %r2902;
	cvt.u64.u16	%rd2669, %rs13;
	shl.b64 	%rd2670, %rd2669, 1;
	add.s64 	%rd2671, %rd2651, %rd2670;
	ld.u16 	%rs877, [%rd2671];
	cvt.u32.u16	%r2904, %rs877;
	add.s32 	%r2905, %r2903, %r2904;
	cvt.s64.s32	%rd2672, %r2905;
	shl.b64 	%rd2673, %rd2672, 2;
	add.s64 	%rd2674, %rd9, %rd2673;
	ld.f32 	%f518, [%rd2674];
	ld.f32 	%f519, [%SP+772];
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2648;
	.param .b32 param2;
	st.param.f32	[param2+0], %f515;
	.param .b32 param3;
	st.param.f32	[param3+0], %f516;
	.param .b32 param4;
	st.param.f32	[param4+0], %f517;
	.param .b32 param5;
	st.param.f32	[param5+0], %f518;
	.param .b32 param6;
	st.param.f32	[param6+0], %f519;
	call.uni 
	_Z15CuInitModel_kcafRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 104
tmp824:

BB43_142:
	.loc	1 359 1
	cvt.u32.u16	%r2906, %rs13;
	ld.u16 	%rs878, [%SP+16];
	cvt.u32.u16	%r2907, %rs878;
	mul.lo.s32 	%r2908, %r2907, 3;
	add.s32 	%r2909, %r2906, %r2908;
	cvt.s64.s32	%rd2675, %r2909;
	shl.b64 	%rd2676, %rd2675, 1;
	mov.u64 	%rd2677, cBoolModel;
	cvta.const.u64 	%rd2678, %rd2677;
	add.s64 	%rd2679, %rd2678, %rd2676;
	ld.u16 	%rs879, [%rd2679];
	setp.ne.s16	%p143, %rs879, 0;
	not.pred 	%p144, %p143;
	@%p144 bra 	BB43_144;
	bra.uni 	BB43_143;

BB43_143:
	add.u64 	%rd2680, %SP, 740;
	.loc	1 359 1
tmp825:
	add.s64 	%rd2681, %rd2680, 16;
	cvt.u32.u16	%r2910, %rs1;
	cvt.u32.u16	%r2911, %rs28;
	mul.lo.s32 	%r2912, %r2910, %r2911;
	ld.u16 	%rs880, [%SP+42];
	cvt.u32.u16	%r2913, %rs880;
	mul.lo.s32 	%r2914, %r2913, 6;
	add.s32 	%r2915, %r2912, %r2914;
	cvt.u64.u16	%rd2682, %rs13;
	mov.u64 	%rd2683, cSegToComp;
	cvta.const.u64 	%rd2684, %rd2683;
	shl.b64 	%rd2685, %rd2682, 1;
	add.s64 	%rd2686, %rd2684, %rd2685;
	ld.u16 	%rs881, [%rd2686];
	cvt.u32.u16	%r2916, %rs881;
	add.s32 	%r2917, %r2915, %r2916;
	cvt.s64.s32	%rd2687, %r2917;
	shl.b64 	%rd2688, %rd2687, 2;
	add.s64 	%rd2689, %rd9, %rd2688;
	ld.f32 	%f520, [%rd2689];
	cvt.u32.u16	%r2918, %rs1;
	cvt.u32.u16	%r2919, %rs28;
	mul.lo.s32 	%r2920, %r2918, %r2919;
	ld.u16 	%rs882, [%SP+42];
	cvt.u32.u16	%r2921, %rs882;
	mul.lo.s32 	%r2922, %r2921, 7;
	add.s32 	%r2923, %r2920, %r2922;
	cvt.u64.u16	%rd2690, %rs13;
	shl.b64 	%rd2691, %rd2690, 1;
	add.s64 	%rd2692, %rd2684, %rd2691;
	ld.u16 	%rs883, [%rd2692];
	cvt.u32.u16	%r2924, %rs883;
	add.s32 	%r2925, %r2923, %r2924;
	cvt.s64.s32	%rd2693, %r2925;
	shl.b64 	%rd2694, %rd2693, 2;
	add.s64 	%rd2695, %rd9, %rd2694;
	ld.f32 	%f521, [%rd2695];
	cvt.u32.u16	%r2926, %rs1;
	cvt.u32.u16	%r2927, %rs28;
	mul.lo.s32 	%r2928, %r2926, %r2927;
	ld.u16 	%rs884, [%SP+42];
	cvt.u32.u16	%r2929, %rs884;
	mul.lo.s32 	%r2930, %r2929, 8;
	add.s32 	%r2931, %r2928, %r2930;
	cvt.u64.u16	%rd2696, %rs13;
	shl.b64 	%rd2697, %rd2696, 1;
	add.s64 	%rd2698, %rd2684, %rd2697;
	ld.u16 	%rs885, [%rd2698];
	cvt.u32.u16	%r2932, %rs885;
	add.s32 	%r2933, %r2931, %r2932;
	cvt.s64.s32	%rd2699, %r2933;
	shl.b64 	%rd2700, %rd2699, 2;
	add.s64 	%rd2701, %rd9, %rd2700;
	ld.f32 	%f522, [%rd2701];
	cvt.u32.u16	%r2934, %rs1;
	cvt.u32.u16	%r2935, %rs28;
	mul.lo.s32 	%r2936, %r2934, %r2935;
	ld.u16 	%rs886, [%SP+42];
	cvt.u32.u16	%r2937, %rs886;
	mul.lo.s32 	%r2938, %r2937, 9;
	add.s32 	%r2939, %r2936, %r2938;
	cvt.u64.u16	%rd2702, %rs13;
	shl.b64 	%rd2703, %rd2702, 1;
	add.s64 	%rd2704, %rd2684, %rd2703;
	ld.u16 	%rs887, [%rd2704];
	cvt.u32.u16	%r2940, %rs887;
	add.s32 	%r2941, %r2939, %r2940;
	cvt.s64.s32	%rd2705, %r2941;
	shl.b64 	%rd2706, %rd2705, 2;
	add.s64 	%rd2707, %rd9, %rd2706;
	ld.f32 	%f523, [%rd2707];
	cvt.u32.u16	%r2942, %rs1;
	cvt.u32.u16	%r2943, %rs28;
	mul.lo.s32 	%r2944, %r2942, %r2943;
	ld.u16 	%rs888, [%SP+42];
	cvt.u32.u16	%r2945, %rs888;
	mul.lo.s32 	%r2946, %r2945, 10;
	add.s32 	%r2947, %r2944, %r2946;
	cvt.u64.u16	%rd2708, %rs13;
	shl.b64 	%rd2709, %rd2708, 1;
	add.s64 	%rd2710, %rd2684, %rd2709;
	ld.u16 	%rs889, [%rd2710];
	cvt.u32.u16	%r2948, %rs889;
	add.s32 	%r2949, %r2947, %r2948;
	cvt.s64.s32	%rd2711, %r2949;
	shl.b64 	%rd2712, %rd2711, 2;
	add.s64 	%rd2713, %rd9, %rd2712;
	ld.f32 	%f524, [%rd2713];
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2681;
	.param .b32 param2;
	st.param.f32	[param2+0], %f520;
	.param .b32 param3;
	st.param.f32	[param3+0], %f521;
	.param .b32 param4;
	st.param.f32	[param4+0], %f522;
	.param .b32 param5;
	st.param.f32	[param5+0], %f523;
	.param .b32 param6;
	st.param.f32	[param6+0], %f524;
	call.uni 
	_Z14CuInitModel_kmfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 105
tmp826:

BB43_144:
	.loc	1 359 1
	cvt.u32.u16	%r2950, %rs13;
	ld.u16 	%rs890, [%SP+16];
	cvt.u32.u16	%r2951, %rs890;
	mul.lo.s32 	%r2952, %r2951, 4;
	add.s32 	%r2953, %r2950, %r2952;
	cvt.s64.s32	%rd2714, %r2953;
	shl.b64 	%rd2715, %rd2714, 1;
	mov.u64 	%rd2716, cBoolModel;
	cvta.const.u64 	%rd2717, %rd2716;
	add.s64 	%rd2718, %rd2717, %rd2715;
	ld.u16 	%rs891, [%rd2718];
	setp.ne.s16	%p145, %rs891, 0;
	not.pred 	%p146, %p145;
	@%p146 bra 	BB43_146;
	bra.uni 	BB43_145;

BB43_145:
	add.u64 	%rd2719, %SP, 740;
	.loc	1 359 1
tmp827:
	add.s64 	%rd2720, %rd2719, 20;
	cvt.u32.u16	%r2954, %rs1;
	cvt.u32.u16	%r2955, %rs28;
	mul.lo.s32 	%r2956, %r2954, %r2955;
	ld.u16 	%rs892, [%SP+42];
	cvt.u32.u16	%r2957, %rs892;
	mul.lo.s32 	%r2958, %r2957, 11;
	add.s32 	%r2959, %r2956, %r2958;
	cvt.u64.u16	%rd2721, %rs13;
	mov.u64 	%rd2722, cSegToComp;
	cvta.const.u64 	%rd2723, %rd2722;
	shl.b64 	%rd2724, %rd2721, 1;
	add.s64 	%rd2725, %rd2723, %rd2724;
	ld.u16 	%rs893, [%rd2725];
	cvt.u32.u16	%r2960, %rs893;
	add.s32 	%r2961, %r2959, %r2960;
	cvt.s64.s32	%rd2726, %r2961;
	shl.b64 	%rd2727, %rd2726, 2;
	add.s64 	%rd2728, %rd9, %rd2727;
	ld.f32 	%f525, [%rd2728];
	cvt.u32.u16	%r2962, %rs1;
	cvt.u32.u16	%r2963, %rs28;
	mul.lo.s32 	%r2964, %r2962, %r2963;
	ld.u16 	%rs894, [%SP+42];
	cvt.u32.u16	%r2965, %rs894;
	mul.lo.s32 	%r2966, %r2965, 12;
	add.s32 	%r2967, %r2964, %r2966;
	cvt.u64.u16	%rd2729, %rs13;
	shl.b64 	%rd2730, %rd2729, 1;
	add.s64 	%rd2731, %rd2723, %rd2730;
	ld.u16 	%rs895, [%rd2731];
	cvt.u32.u16	%r2968, %rs895;
	add.s32 	%r2969, %r2967, %r2968;
	cvt.s64.s32	%rd2732, %r2969;
	shl.b64 	%rd2733, %rd2732, 2;
	add.s64 	%rd2734, %rd9, %rd2733;
	ld.f32 	%f526, [%rd2734];
	cvt.u32.u16	%r2970, %rs1;
	cvt.u32.u16	%r2971, %rs28;
	mul.lo.s32 	%r2972, %r2970, %r2971;
	ld.u16 	%rs896, [%SP+42];
	cvt.u32.u16	%r2973, %rs896;
	mul.lo.s32 	%r2974, %r2973, 13;
	add.s32 	%r2975, %r2972, %r2974;
	cvt.u64.u16	%rd2735, %rs13;
	shl.b64 	%rd2736, %rd2735, 1;
	add.s64 	%rd2737, %rd2723, %rd2736;
	ld.u16 	%rs897, [%rd2737];
	cvt.u32.u16	%r2976, %rs897;
	add.s32 	%r2977, %r2975, %r2976;
	cvt.s64.s32	%rd2738, %r2977;
	shl.b64 	%rd2739, %rd2738, 2;
	add.s64 	%rd2740, %rd9, %rd2739;
	ld.f32 	%f527, [%rd2740];
	cvt.u32.u16	%r2978, %rs1;
	cvt.u32.u16	%r2979, %rs28;
	mul.lo.s32 	%r2980, %r2978, %r2979;
	ld.u16 	%rs898, [%SP+42];
	cvt.u32.u16	%r2981, %rs898;
	mul.lo.s32 	%r2982, %r2981, 14;
	add.s32 	%r2983, %r2980, %r2982;
	cvt.u64.u16	%rd2741, %rs13;
	shl.b64 	%rd2742, %rd2741, 1;
	add.s64 	%rd2743, %rd2723, %rd2742;
	ld.u16 	%rs899, [%rd2743];
	cvt.u32.u16	%r2984, %rs899;
	add.s32 	%r2985, %r2983, %r2984;
	cvt.s64.s32	%rd2744, %r2985;
	shl.b64 	%rd2745, %rd2744, 2;
	add.s64 	%rd2746, %rd9, %rd2745;
	ld.f32 	%f528, [%rd2746];
	cvt.u32.u16	%r2986, %rs1;
	cvt.u32.u16	%r2987, %rs28;
	mul.lo.s32 	%r2988, %r2986, %r2987;
	ld.u16 	%rs900, [%SP+42];
	cvt.u32.u16	%r2989, %rs900;
	mul.lo.s32 	%r2990, %r2989, 15;
	add.s32 	%r2991, %r2988, %r2990;
	cvt.u64.u16	%rd2747, %rs13;
	shl.b64 	%rd2748, %rd2747, 1;
	add.s64 	%rd2749, %rd2723, %rd2748;
	ld.u16 	%rs901, [%rd2749];
	cvt.u32.u16	%r2992, %rs901;
	add.s32 	%r2993, %r2991, %r2992;
	cvt.s64.s32	%rd2750, %r2993;
	shl.b64 	%rd2751, %rd2750, 2;
	add.s64 	%rd2752, %rd9, %rd2751;
	ld.f32 	%f529, [%rd2752];
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2720;
	.param .b32 param2;
	st.param.f32	[param2+0], %f525;
	.param .b32 param3;
	st.param.f32	[param3+0], %f526;
	.param .b32 param4;
	st.param.f32	[param4+0], %f527;
	.param .b32 param5;
	st.param.f32	[param5+0], %f528;
	.param .b32 param6;
	st.param.f32	[param6+0], %f529;
	call.uni 
	_Z14CuInitModel_kvfRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6
	);
	
	//{
	}// Callseq End 106
tmp828:

BB43_146:
	.loc	1 359 1
	cvt.u32.u16	%r2994, %rs13;
	ld.u16 	%rs902, [%SP+16];
	cvt.u32.u16	%r2995, %rs902;
	mul.lo.s32 	%r2996, %r2995, 5;
	add.s32 	%r2997, %r2994, %r2996;
	cvt.s64.s32	%rd2753, %r2997;
	shl.b64 	%rd2754, %rd2753, 1;
	mov.u64 	%rd2755, cBoolModel;
	cvta.const.u64 	%rd2756, %rd2755;
	add.s64 	%rd2757, %rd2756, %rd2754;
	ld.u16 	%rs903, [%rd2757];
	setp.ne.s16	%p147, %rs903, 0;
	not.pred 	%p148, %p147;
	@%p148 bra 	BB43_148;
	bra.uni 	BB43_147;

BB43_147:
	add.u64 	%rd2758, %SP, 740;
	.loc	1 359 1
tmp829:
	add.s64 	%rd2759, %rd2758, 24;
	add.s64 	%rd2760, %rd2758, 28;
	cvt.u32.u16	%r2998, %rs1;
	cvt.u32.u16	%r2999, %rs28;
	mul.lo.s32 	%r3000, %r2998, %r2999;
	ld.u16 	%rs904, [%SP+42];
	cvt.u32.u16	%r3001, %rs904;
	mul.lo.s32 	%r3002, %r3001, 16;
	add.s32 	%r3003, %r3000, %r3002;
	cvt.u64.u16	%rd2761, %rs13;
	mov.u64 	%rd2762, cSegToComp;
	cvta.const.u64 	%rd2763, %rd2762;
	shl.b64 	%rd2764, %rd2761, 1;
	add.s64 	%rd2765, %rd2763, %rd2764;
	ld.u16 	%rs905, [%rd2765];
	cvt.u32.u16	%r3004, %rs905;
	add.s32 	%r3005, %r3003, %r3004;
	cvt.s64.s32	%rd2766, %r3005;
	shl.b64 	%rd2767, %rd2766, 2;
	add.s64 	%rd2768, %rd9, %rd2767;
	ld.f32 	%f530, [%rd2768];
	cvt.u32.u16	%r3006, %rs1;
	cvt.u32.u16	%r3007, %rs28;
	mul.lo.s32 	%r3008, %r3006, %r3007;
	ld.u16 	%rs906, [%SP+42];
	cvt.u32.u16	%r3009, %rs906;
	mul.lo.s32 	%r3010, %r3009, 17;
	add.s32 	%r3011, %r3008, %r3010;
	cvt.u64.u16	%rd2769, %rs13;
	shl.b64 	%rd2770, %rd2769, 1;
	add.s64 	%rd2771, %rd2763, %rd2770;
	ld.u16 	%rs907, [%rd2771];
	cvt.u32.u16	%r3012, %rs907;
	add.s32 	%r3013, %r3011, %r3012;
	cvt.s64.s32	%rd2772, %r3013;
	shl.b64 	%rd2773, %rd2772, 2;
	add.s64 	%rd2774, %rd9, %rd2773;
	ld.f32 	%f531, [%rd2774];
	cvt.u32.u16	%r3014, %rs1;
	cvt.u32.u16	%r3015, %rs28;
	mul.lo.s32 	%r3016, %r3014, %r3015;
	ld.u16 	%rs908, [%SP+42];
	cvt.u32.u16	%r3017, %rs908;
	mul.lo.s32 	%r3018, %r3017, 18;
	add.s32 	%r3019, %r3016, %r3018;
	cvt.u64.u16	%rd2775, %rs13;
	shl.b64 	%rd2776, %rd2775, 1;
	add.s64 	%rd2777, %rd2763, %rd2776;
	ld.u16 	%rs909, [%rd2777];
	cvt.u32.u16	%r3020, %rs909;
	add.s32 	%r3021, %r3019, %r3020;
	cvt.s64.s32	%rd2778, %r3021;
	shl.b64 	%rd2779, %rd2778, 2;
	add.s64 	%rd2780, %rd9, %rd2779;
	ld.f32 	%f532, [%rd2780];
	cvt.u32.u16	%r3022, %rs1;
	cvt.u32.u16	%r3023, %rs28;
	mul.lo.s32 	%r3024, %r3022, %r3023;
	ld.u16 	%rs910, [%SP+42];
	cvt.u32.u16	%r3025, %rs910;
	mul.lo.s32 	%r3026, %r3025, 19;
	add.s32 	%r3027, %r3024, %r3026;
	cvt.u64.u16	%rd2781, %rs13;
	shl.b64 	%rd2782, %rd2781, 1;
	add.s64 	%rd2783, %rd2763, %rd2782;
	ld.u16 	%rs911, [%rd2783];
	cvt.u32.u16	%r3028, %rs911;
	add.s32 	%r3029, %r3027, %r3028;
	cvt.s64.s32	%rd2784, %r3029;
	shl.b64 	%rd2785, %rd2784, 2;
	add.s64 	%rd2786, %rd9, %rd2785;
	ld.f32 	%f533, [%rd2786];
	cvt.u32.u16	%r3030, %rs1;
	cvt.u32.u16	%r3031, %rs28;
	mul.lo.s32 	%r3032, %r3030, %r3031;
	ld.u16 	%rs912, [%SP+42];
	cvt.u32.u16	%r3033, %rs912;
	mul.lo.s32 	%r3034, %r3033, 20;
	add.s32 	%r3035, %r3032, %r3034;
	cvt.u64.u16	%rd2787, %rs13;
	shl.b64 	%rd2788, %rd2787, 1;
	add.s64 	%rd2789, %rd2763, %rd2788;
	ld.u16 	%rs913, [%rd2789];
	cvt.u32.u16	%r3036, %rs913;
	add.s32 	%r3037, %r3035, %r3036;
	cvt.s64.s32	%rd2790, %r3037;
	shl.b64 	%rd2791, %rd2790, 2;
	add.s64 	%rd2792, %rd9, %rd2791;
	ld.f32 	%f534, [%rd2792];
	cvt.u32.u16	%r3038, %rs1;
	cvt.u32.u16	%r3039, %rs28;
	mul.lo.s32 	%r3040, %r3038, %r3039;
	ld.u16 	%rs914, [%SP+42];
	cvt.u32.u16	%r3041, %rs914;
	mul.lo.s32 	%r3042, %r3041, 21;
	add.s32 	%r3043, %r3040, %r3042;
	cvt.u64.u16	%rd2793, %rs13;
	shl.b64 	%rd2794, %rd2793, 1;
	add.s64 	%rd2795, %rd2763, %rd2794;
	ld.u16 	%rs915, [%rd2795];
	cvt.u32.u16	%r3044, %rs915;
	add.s32 	%r3045, %r3043, %r3044;
	cvt.s64.s32	%rd2796, %r3045;
	shl.b64 	%rd2797, %rd2796, 2;
	add.s64 	%rd2798, %rd9, %rd2797;
	ld.f32 	%f535, [%rd2798];
	cvt.u32.u16	%r3046, %rs1;
	cvt.u32.u16	%r3047, %rs28;
	mul.lo.s32 	%r3048, %r3046, %r3047;
	ld.u16 	%rs916, [%SP+42];
	cvt.u32.u16	%r3049, %rs916;
	mul.lo.s32 	%r3050, %r3049, 22;
	add.s32 	%r3051, %r3048, %r3050;
	cvt.u64.u16	%rd2799, %rs13;
	shl.b64 	%rd2800, %rd2799, 1;
	add.s64 	%rd2801, %rd2763, %rd2800;
	ld.u16 	%rs917, [%rd2801];
	cvt.u32.u16	%r3052, %rs917;
	add.s32 	%r3053, %r3051, %r3052;
	cvt.s64.s32	%rd2802, %r3053;
	shl.b64 	%rd2803, %rd2802, 2;
	add.s64 	%rd2804, %rd9, %rd2803;
	ld.f32 	%f536, [%rd2804];
	cvt.u32.u16	%r3054, %rs1;
	cvt.u32.u16	%r3055, %rs28;
	mul.lo.s32 	%r3056, %r3054, %r3055;
	ld.u16 	%rs918, [%SP+42];
	cvt.u32.u16	%r3057, %rs918;
	mul.lo.s32 	%r3058, %r3057, 23;
	add.s32 	%r3059, %r3056, %r3058;
	cvt.u64.u16	%rd2805, %rs13;
	shl.b64 	%rd2806, %rd2805, 1;
	add.s64 	%rd2807, %rd2763, %rd2806;
	ld.u16 	%rs919, [%rd2807];
	cvt.u32.u16	%r3060, %rs919;
	add.s32 	%r3061, %r3059, %r3060;
	cvt.s64.s32	%rd2808, %r3061;
	shl.b64 	%rd2809, %rd2808, 2;
	add.s64 	%rd2810, %rd9, %rd2809;
	ld.f32 	%f537, [%rd2810];
	cvt.u32.u16	%r3062, %rs1;
	cvt.u32.u16	%r3063, %rs28;
	mul.lo.s32 	%r3064, %r3062, %r3063;
	ld.u16 	%rs920, [%SP+42];
	cvt.u32.u16	%r3065, %rs920;
	mul.lo.s32 	%r3066, %r3065, 24;
	add.s32 	%r3067, %r3064, %r3066;
	cvt.u64.u16	%rd2811, %rs13;
	shl.b64 	%rd2812, %rd2811, 1;
	add.s64 	%rd2813, %rd2763, %rd2812;
	ld.u16 	%rs921, [%rd2813];
	cvt.u32.u16	%r3068, %rs921;
	add.s32 	%r3069, %r3067, %r3068;
	cvt.s64.s32	%rd2814, %r3069;
	shl.b64 	%rd2815, %rd2814, 2;
	add.s64 	%rd2816, %rd9, %rd2815;
	ld.f32 	%f538, [%rd2816];
	cvt.u32.u16	%r3070, %rs1;
	cvt.u32.u16	%r3071, %rs28;
	mul.lo.s32 	%r3072, %r3070, %r3071;
	ld.u16 	%rs922, [%SP+42];
	cvt.u32.u16	%r3073, %rs922;
	mul.lo.s32 	%r3074, %r3073, 25;
	add.s32 	%r3075, %r3072, %r3074;
	cvt.u64.u16	%rd2817, %rs13;
	shl.b64 	%rd2818, %rd2817, 1;
	add.s64 	%rd2819, %rd2763, %rd2818;
	ld.u16 	%rs923, [%rd2819];
	cvt.u32.u16	%r3076, %rs923;
	add.s32 	%r3077, %r3075, %r3076;
	cvt.s64.s32	%rd2820, %r3077;
	shl.b64 	%rd2821, %rd2820, 2;
	add.s64 	%rd2822, %rd9, %rd2821;
	ld.f32 	%f539, [%rd2822];
	cvt.u32.u16	%r3078, %rs1;
	cvt.u32.u16	%r3079, %rs28;
	mul.lo.s32 	%r3080, %r3078, %r3079;
	ld.u16 	%rs924, [%SP+42];
	cvt.u32.u16	%r3081, %rs924;
	mul.lo.s32 	%r3082, %r3081, 26;
	add.s32 	%r3083, %r3080, %r3082;
	cvt.u64.u16	%rd2823, %rs13;
	shl.b64 	%rd2824, %rd2823, 1;
	add.s64 	%rd2825, %rd2763, %rd2824;
	ld.u16 	%rs925, [%rd2825];
	cvt.u32.u16	%r3084, %rs925;
	add.s32 	%r3085, %r3083, %r3084;
	cvt.s64.s32	%rd2826, %r3085;
	shl.b64 	%rd2827, %rd2826, 2;
	add.s64 	%rd2828, %rd9, %rd2827;
	ld.f32 	%f540, [%rd2828];
	cvt.u32.u16	%r3086, %rs1;
	cvt.u32.u16	%r3087, %rs28;
	mul.lo.s32 	%r3088, %r3086, %r3087;
	ld.u16 	%rs926, [%SP+42];
	cvt.u32.u16	%r3089, %rs926;
	mul.lo.s32 	%r3090, %r3089, 27;
	add.s32 	%r3091, %r3088, %r3090;
	cvt.u64.u16	%rd2829, %rs13;
	shl.b64 	%rd2830, %rd2829, 1;
	add.s64 	%rd2831, %rd2763, %rd2830;
	ld.u16 	%rs927, [%rd2831];
	cvt.u32.u16	%r3092, %rs927;
	add.s32 	%r3093, %r3091, %r3092;
	cvt.s64.s32	%rd2832, %r3093;
	shl.b64 	%rd2833, %rd2832, 2;
	add.s64 	%rd2834, %rd9, %rd2833;
	ld.f32 	%f541, [%rd2834];
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1940;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2759;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd2760;
	.param .b32 param3;
	st.param.f32	[param3+0], %f530;
	.param .b32 param4;
	st.param.f32	[param4+0], %f531;
	.param .b32 param5;
	st.param.f32	[param5+0], %f532;
	.param .b32 param6;
	st.param.f32	[param6+0], %f533;
	.param .b32 param7;
	st.param.f32	[param7+0], %f534;
	.param .b32 param8;
	st.param.f32	[param8+0], %f535;
	.param .b32 param9;
	st.param.f32	[param9+0], %f536;
	.param .b32 param10;
	st.param.f32	[param10+0], %f537;
	.param .b32 param11;
	st.param.f32	[param11+0], %f538;
	.param .b32 param12;
	st.param.f32	[param12+0], %f539;
	.param .b32 param13;
	st.param.f32	[param13+0], %f540;
	.param .b32 param14;
	st.param.f32	[param14+0], %f541;
	call.uni 
	_Z14CuInitModel_nafRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14
	);
	
	//{
	}// Callseq End 107
tmp830:

BB43_148:
	.loc	1 363 1
	ld.u16 	%rs928, [%SP+16];
	cvt.u32.u16	%r3094, %rs928;
	ld.u16 	%rs929, [%SP+16];
	cvt.u32.u16	%r3095, %rs929;
	cvt.u32.u16	%r3096, %rs2;
	sub.s32 	%r3097, %r3095, %r3096;
	cvt.s64.s32	%rd2835, %r3097;
	shl.b64 	%rd2836, %rd2835, 1;
	mov.u64 	%rd2837, cKs;
	cvta.const.u64 	%rd2838, %rd2837;
	add.s64 	%rd2839, %rd2838, %rd2836;
	ld.u16 	%rs930, [%rd2839];
	cvt.u32.u16	%r3098, %rs930;
	sub.s32 	%r3099, %r3094, %r3098;
	cvt.u16.u32	%rs3602, %r3099;
tmp831:
	ld.u16 	%rs931, [%SP+16];
	cvt.u32.u16	%r3100, %rs931;
	ld.u16 	%rs932, [%SP+16];
	cvt.u32.u16	%r3101, %rs932;
	cvt.u32.u16	%r3102, %rs3;
	sub.s32 	%r3103, %r3101, %r3102;
	cvt.s64.s32	%rd2840, %r3103;
	shl.b64 	%rd2841, %rd2840, 1;
	add.s64 	%rd2842, %rd2838, %rd2841;
	ld.u16 	%rs933, [%rd2842];
	cvt.u32.u16	%r3104, %rs933;
	sub.s32 	%r3105, %r3100, %r3104;
	cvt.u16.u32	%rs30, %r3105;
tmp832:
	ld.u16 	%rs934, [%SP+16];
	cvt.u32.u16	%r3106, %rs934;
	ld.u16 	%rs935, [%SP+16];
	cvt.u32.u16	%r3107, %rs935;
	cvt.u32.u16	%r3108, %rs4;
	sub.s32 	%r3109, %r3107, %r3108;
	cvt.s64.s32	%rd2843, %r3109;
	shl.b64 	%rd2844, %rd2843, 1;
	add.s64 	%rd2845, %rd2838, %rd2844;
	ld.u16 	%rs936, [%rd2845];
	cvt.u32.u16	%r3110, %rs936;
	sub.s32 	%r3111, %r3106, %r3110;
	cvt.u16.u32	%rs31, %r3111;
tmp833:
	ld.u16 	%rs937, [%SP+16];
	cvt.u32.u16	%r3112, %rs937;
	ld.u16 	%rs938, [%SP+16];
	cvt.u32.u16	%r3113, %rs938;
	cvt.u32.u16	%r3114, %rs5;
	sub.s32 	%r3115, %r3113, %r3114;
	cvt.s64.s32	%rd2846, %r3115;
	shl.b64 	%rd2847, %rd2846, 1;
	add.s64 	%rd2848, %rd2838, %rd2847;
	ld.u16 	%rs939, [%rd2848];
	cvt.u32.u16	%r3116, %rs939;
	sub.s32 	%r3117, %r3112, %r3116;
	cvt.u16.u32	%rs32, %r3117;
tmp834:
	ld.u16 	%rs940, [%SP+16];
	cvt.u32.u16	%r3118, %rs940;
	ld.u16 	%rs941, [%SP+16];
	cvt.u32.u16	%r3119, %rs941;
	cvt.u32.u16	%r3120, %rs6;
	sub.s32 	%r3121, %r3119, %r3120;
	cvt.s64.s32	%rd2849, %r3121;
	shl.b64 	%rd2850, %rd2849, 1;
	add.s64 	%rd2851, %rd2838, %rd2850;
	ld.u16 	%rs942, [%rd2851];
	cvt.u32.u16	%r3122, %rs942;
	sub.s32 	%r3123, %r3118, %r3122;
	cvt.u16.u32	%rs33, %r3123;
tmp835:
	ld.u16 	%rs943, [%SP+16];
	cvt.u32.u16	%r3124, %rs943;
	ld.u16 	%rs944, [%SP+16];
	cvt.u32.u16	%r3125, %rs944;
	cvt.u32.u16	%r3126, %rs7;
	sub.s32 	%r3127, %r3125, %r3126;
	cvt.s64.s32	%rd2852, %r3127;
	shl.b64 	%rd2853, %rd2852, 1;
	add.s64 	%rd2854, %rd2838, %rd2853;
	ld.u16 	%rs945, [%rd2854];
	cvt.u32.u16	%r3128, %rs945;
	sub.s32 	%r3129, %r3124, %r3128;
	cvt.u16.u32	%rs34, %r3129;
tmp836:
	ld.u16 	%rs946, [%SP+16];
	cvt.u32.u16	%r3130, %rs946;
	ld.u16 	%rs947, [%SP+16];
	cvt.u32.u16	%r3131, %rs947;
	cvt.u32.u16	%r3132, %rs8;
	sub.s32 	%r3133, %r3131, %r3132;
	cvt.s64.s32	%rd2855, %r3133;
	shl.b64 	%rd2856, %rd2855, 1;
	add.s64 	%rd2857, %rd2838, %rd2856;
	ld.u16 	%rs948, [%rd2857];
	cvt.u32.u16	%r3134, %rs948;
	sub.s32 	%r3135, %r3130, %r3134;
	cvt.u16.u32	%rs35, %r3135;
tmp837:
	ld.u16 	%rs949, [%SP+16];
	cvt.u32.u16	%r3136, %rs949;
	ld.u16 	%rs950, [%SP+16];
	cvt.u32.u16	%r3137, %rs950;
	cvt.u32.u16	%r3138, %rs9;
	sub.s32 	%r3139, %r3137, %r3138;
	cvt.s64.s32	%rd2858, %r3139;
	shl.b64 	%rd2859, %rd2858, 1;
	add.s64 	%rd2860, %rd2838, %rd2859;
	ld.u16 	%rs951, [%rd2860];
	cvt.u32.u16	%r3140, %rs951;
	sub.s32 	%r3141, %r3136, %r3140;
	cvt.u16.u32	%rs36, %r3141;
tmp838:
	ld.u16 	%rs952, [%SP+16];
	cvt.u32.u16	%r3142, %rs952;
	ld.u16 	%rs953, [%SP+16];
	cvt.u32.u16	%r3143, %rs953;
	cvt.u32.u16	%r3144, %rs10;
	sub.s32 	%r3145, %r3143, %r3144;
	cvt.s64.s32	%rd2861, %r3145;
	shl.b64 	%rd2862, %rd2861, 1;
	add.s64 	%rd2863, %rd2838, %rd2862;
	ld.u16 	%rs954, [%rd2863];
	cvt.u32.u16	%r3146, %rs954;
	sub.s32 	%r3147, %r3142, %r3146;
	cvt.u16.u32	%rs37, %r3147;
tmp839:
	ld.u16 	%rs955, [%SP+16];
	cvt.u32.u16	%r3148, %rs955;
	ld.u16 	%rs956, [%SP+16];
	cvt.u32.u16	%r3149, %rs956;
	cvt.u32.u16	%r3150, %rs11;
	sub.s32 	%r3151, %r3149, %r3150;
	cvt.s64.s32	%rd2864, %r3151;
	shl.b64 	%rd2865, %rd2864, 1;
	add.s64 	%rd2866, %rd2838, %rd2865;
	ld.u16 	%rs957, [%rd2866];
	cvt.u32.u16	%r3152, %rs957;
	sub.s32 	%r3153, %r3148, %r3152;
	cvt.u16.u32	%rs38, %r3153;
tmp840:
	ld.u16 	%rs958, [%SP+16];
	cvt.u32.u16	%r3154, %rs958;
	ld.u16 	%rs959, [%SP+16];
	cvt.u32.u16	%r3155, %rs959;
	cvt.u32.u16	%r3156, %rs12;
	sub.s32 	%r3157, %r3155, %r3156;
	cvt.s64.s32	%rd2867, %r3157;
	shl.b64 	%rd2868, %rd2867, 1;
	add.s64 	%rd2869, %rd2838, %rd2868;
	ld.u16 	%rs960, [%rd2869];
	cvt.u32.u16	%r3158, %rs960;
	sub.s32 	%r3159, %r3154, %r3158;
	cvt.u16.u32	%rs39, %r3159;
tmp841:
	ld.u16 	%rs961, [%SP+16];
	cvt.u32.u16	%r3160, %rs961;
	ld.u16 	%rs962, [%SP+16];
	cvt.u32.u16	%r3161, %rs962;
	cvt.u32.u16	%r3162, %rs13;
	sub.s32 	%r3163, %r3161, %r3162;
	cvt.s64.s32	%rd2870, %r3163;
	shl.b64 	%rd2871, %rd2870, 1;
	add.s64 	%rd2872, %rd2838, %rd2871;
	ld.u16 	%rs963, [%rd2872];
	cvt.u32.u16	%r3164, %rs963;
	sub.s32 	%r3165, %r3160, %r3164;
	cvt.u16.u32	%rs40, %r3165;
tmp842:
	.loc	1 364 1
	ld.u16 	%rs964, [%SP+210];
	mov.b16 	%rs41, %rs964;
tmp843:
	.loc	1 365 1
	ld.f32 	%f542, [%SP+216];
	mov.f32 	%f26, %f542;
tmp844:
	mov.u16 	%rs965, 0;
	.loc	1 366 1
	mov.b16 	%rs3603, %rs965;
tmp845:
	.loc	1 367 1
	ld.f32 	%f543, [%SP+272];
	mov.f32 	%f1942, %f543;
tmp846:
	mov.u32 	%r3166, 0;
	.loc	1 377 1
tmp847:
	mov.b32 	%r12749, %r3166;
tmp848:

BB43_149:
	.loc	1 377 1
	setp.lt.s32	%p149, %r12749, %r3;
tmp849:
	not.pred 	%p150, %p149;
	@%p150 bra 	BB43_676;
	bra.uni 	BB43_150;

BB43_150:
	.loc	1 378 1
tmp850:
	ld.u64 	%rd2879, [%SP+224];
	cvt.u64.u16	%rd2880, %rs3603;
	shl.b64 	%rd2881, %rd2880, 1;
	add.s64 	%rd2882, %rd2879, %rd2881;
	ld.u16 	%rs969, [%rd2882];
	cvt.u32.u16	%r3189, %rs969;
	setp.eq.s32	%p153, %r12749, %r3189;
	not.pred 	%p154, %p153;
	@%p154 bra 	BB43_154;
	bra.uni 	BB43_151;

BB43_151:
	.loc	1 379 1
tmp851:
	ld.u64 	%rd2883, [%SP+240];
	cvt.u64.u16	%rd2884, %rs3603;
	shl.b64 	%rd2885, %rd2884, 2;
	add.s64 	%rd2886, %rd2883, %rd2885;
	ld.f32 	%f545, [%rd2886];
	mov.f32 	%f1942, %f545;
tmp852:
	.loc	1 380 1
	cvt.u32.u16	%r3190, %rs3603;
	ld.u16 	%rs970, [%SP+214];
	cvt.u32.u16	%r3191, %rs970;
	sub.s32 	%r3192, %r3191, 1;
	setp.ne.s32	%p155, %r3190, %r3192;
	not.pred 	%p156, %p155;
	@%p156 bra 	BB43_153;
	bra.uni 	BB43_152;

BB43_152:
	.loc	1 381 1
tmp853:
	add.s16 	%rs3603, %rs3603, 1;
tmp854:

BB43_153:

BB43_154:
	.loc	1 384 1
	cvt.ftz.f64.f32	%fd60, %f1942;
	mul.f64 	%fd61, %fd60, 0d3FE0000000000000;
	cvt.ftz.f64.f32	%fd62, %f1917;
	add.f64 	%fd63, %fd62, %fd61;
	cvt.rn.ftz.f32.f64	%f56, %fd63;
tmp855:
	.loc	1 386 1
	rem.s32 	%r3193, %r12749, 32;
	setp.eq.s32	%p157, %r3193, 0;
	not.pred 	%p158, %p157;
	@%p158 bra 	BB43_162;
	bra.uni 	BB43_155;

BB43_155:
	.loc	1 387 1
tmp856:
	setp.gt.s32	%p159, %r12749, 0;
	not.pred 	%p160, %p159;
	@%p160 bra 	BB43_161;
	bra.uni 	BB43_156;

BB43_156:
	mov.u32 	%r3194, 0;
	.loc	1 388 1
tmp857:
	mov.b32 	%r12750, %r3194;
tmp858:

BB43_157:
	.loc	1 388 1
	ld.u16 	%rs971, [%SP+284];
	cvt.u32.u16	%r3195, %rs971;
	setp.lt.s32	%p161, %r12750, %r3195;
	not.pred 	%p162, %p161;
	@%p162 bra 	BB43_160;
	bra.uni 	BB43_158;

BB43_158:
	.loc	1 389 1
tmp859:
	mul.lo.s32 	%r12728, %r12750, 32;
	cvt.u32.u16	%r12729, %rs2;
	add.s32 	%r12730, %r12728, %r12729;
	cvt.s64.s32	%rd12045, %r12730;
	shl.b64 	%rd12046, %rd12045, 2;
	add.s64 	%rd12047, %rd5, %rd12046;
	ld.f32 	%f1916, [%rd12047];
	cvt.u32.u16	%r12731, %rs1;
	ld.u16 	%rs3599, [%SP+284];
	cvt.u32.u16	%r12732, %rs3599;
	mul.lo.s32 	%r12733, %r12732, %r3;
	mov.u32 	%r12734, %ntid.y;
	mul.lo.s32 	%r12735, %r12733, %r12734;
	mul.lo.s32 	%r12736, %r12731, %r12735;
	mov.u32 	%r12737, %tid.y;
	mul.lo.s32 	%r12738, %r12737, %r3;
	ld.u16 	%rs3600, [%SP+284];
	cvt.u32.u16	%r12739, %rs3600;
	mul.lo.s32 	%r12740, %r12738, %r12739;
	add.s32 	%r12741, %r12736, %r12740;
	mul.lo.s32 	%r12742, %r12750, %r3;
	add.s32 	%r12743, %r12741, %r12742;
	sub.s32 	%r12744, %r12749, 32;
	add.s32 	%r12745, %r12743, %r12744;
	cvt.u32.u16	%r12746, %rs2;
	add.s32 	%r12747, %r12745, %r12746;
	cvt.u64.u32	%rd12048, %r12747;
	shl.b64 	%rd12049, %rd12048, 2;
	add.s64 	%rd12050, %rd17, %rd12049;
	st.f32 	[%rd12050], %f1916;
tmp860:

	.loc	1 388 43
	add.s32 	%r12750, %r12750, 1;
tmp861:
	bra.uni 	BB43_157;
tmp862:

BB43_160:

BB43_161:
	.loc	1 393 1
	ld.u64 	%rd2887, [%SP+232];
	mov.u32 	%r3196, %tid.y;
	mul.lo.s32 	%r3197, %r3196, %r3;
	add.s32 	%r3198, %r3197, %r12749;
	cvt.u32.u16	%r3199, %rs2;
	add.s32 	%r3200, %r3198, %r3199;
	cvt.u64.u32	%rd2888, %r3200;
	shl.b64 	%rd2889, %rd2888, 2;
	add.s64 	%rd2890, %rd2887, %rd2889;
	ld.f32 	%f546, [%rd2890];
	cvt.u64.u16	%rd2891, %rs2;
	shl.b64 	%rd2892, %rd2891, 2;
	add.s64 	%rd2893, %rd6, %rd2892;
	st.f32 	[%rd2893], %f546;
tmp863:

BB43_162:
	mov.u32 	%r3201, 0;
	.loc	1 395 1
tmp864:
	mov.b32 	%r12751, %r3201;
tmp865:

BB43_163:
	.loc	1 395 1
	ld.u16 	%rs972, [%SP+284];
	cvt.u32.u16	%r3202, %rs972;
	setp.lt.s32	%p163, %r12751, %r3202;
	not.pred 	%p164, %p163;
	@%p164 bra 	BB43_168;
	bra.uni 	BB43_164;

BB43_164:
	.loc	1 396 1
tmp866:
	ld.u64 	%rd12038, [%SP+288];
	cvt.s64.s32	%rd12039, %r12751;
	shl.b64 	%rd12040, %rd12039, 1;
	add.s64 	%rd12041, %rd12038, %rd12040;
	ld.u16 	%rs3598, [%rd12041];
	cvt.u32.u16	%r12722, %rs3598;
	rem.s32 	%r12723, %r12722, 32;
	mov.u32 	%r12724, %tid.x;
	setp.eq.s32	%p671, %r12723, %r12724;
	not.pred 	%p672, %p671;
	@%p672 bra 	BB43_166;
	bra.uni 	BB43_165;

BB43_165:
	.loc	1 398 1
tmp867:
	mul.lo.s32 	%r12725, %r12751, 32;
	rem.s32 	%r12726, %r12749, 32;
	add.s32 	%r12727, %r12725, %r12726;
	cvt.s64.s32	%rd12042, %r12727;
	shl.b64 	%rd12043, %rd12042, 2;
	add.s64 	%rd12044, %rd5, %rd12043;
	st.f32 	[%rd12044], %f1918;
tmp868:

BB43_166:

	.loc	1 395 43
	add.s32 	%r12751, %r12751, 1;
tmp869:
	bra.uni 	BB43_163;
tmp870:

BB43_168:
	mov.f64 	%fd64, 0d0000000000000000;
	.loc	1 403 1
	mov.f64 	%fd65, %fd64;
tmp871:
	mov.f64 	%fd66, %fd64;
tmp872:
	mov.f64 	%fd67, %fd64;
	st.f64 	[%SP+784], %fd67;
	mov.f32 	%f547, 0f00000000;
	mov.f32 	%f548, %f547;
	st.f32 	[%SP+800], %f548;
	mov.f64 	%fd68, %fd64;
	st.f64 	[%SP+792], %fd68;
	mov.f32 	%f549, %f547;
	st.f32 	[%SP+804], %f549;
	mov.f32 	%f1943, %f547;
tmp873:
	mov.f64 	%fd69, %fd64;
tmp874:
	mov.f64 	%fd70, %fd64;
tmp875:
	mov.f64 	%fd71, %fd64;
	st.f64 	[%SP+808], %fd71;
	mov.f32 	%f550, %f547;
	st.f32 	[%SP+824], %f550;
	mov.f64 	%fd72, %fd64;
	st.f64 	[%SP+816], %fd72;
	mov.f32 	%f551, %f547;
	st.f32 	[%SP+828], %f551;
	mov.f32 	%f1944, %f547;
tmp876:
	mov.f64 	%fd73, %fd64;
tmp877:
	mov.f64 	%fd74, %fd64;
tmp878:
	mov.f64 	%fd75, %fd64;
	st.f64 	[%SP+832], %fd75;
	mov.f32 	%f552, %f547;
	st.f32 	[%SP+848], %f552;
	mov.f64 	%fd76, %fd64;
	st.f64 	[%SP+840], %fd76;
	mov.f32 	%f553, %f547;
	st.f32 	[%SP+852], %f553;
	mov.f32 	%f1945, %f547;
tmp879:
	mov.f64 	%fd77, %fd64;
tmp880:
	mov.f64 	%fd78, %fd64;
tmp881:
	mov.f64 	%fd79, %fd64;
	st.f64 	[%SP+856], %fd79;
	mov.f32 	%f554, %f547;
	st.f32 	[%SP+872], %f554;
	mov.f64 	%fd80, %fd64;
	st.f64 	[%SP+864], %fd80;
	mov.f32 	%f555, %f547;
	st.f32 	[%SP+876], %f555;
	mov.f32 	%f1946, %f547;
tmp882:
	mov.f64 	%fd81, %fd64;
tmp883:
	mov.f64 	%fd82, %fd64;
tmp884:
	mov.f64 	%fd83, %fd64;
	st.f64 	[%SP+880], %fd83;
	mov.f32 	%f556, %f547;
	st.f32 	[%SP+896], %f556;
	mov.f64 	%fd84, %fd64;
	st.f64 	[%SP+888], %fd84;
	mov.f32 	%f557, %f547;
	st.f32 	[%SP+900], %f557;
	mov.f32 	%f1947, %f547;
tmp885:
	mov.f64 	%fd85, %fd64;
tmp886:
	mov.f64 	%fd86, %fd64;
tmp887:
	mov.f64 	%fd87, %fd64;
	st.f64 	[%SP+904], %fd87;
	mov.f32 	%f558, %f547;
	st.f32 	[%SP+920], %f558;
	mov.f64 	%fd88, %fd64;
	st.f64 	[%SP+912], %fd88;
	mov.f32 	%f559, %f547;
	st.f32 	[%SP+924], %f559;
	mov.f32 	%f1948, %f547;
tmp888:
	mov.f64 	%fd89, %fd64;
tmp889:
	mov.f64 	%fd90, %fd64;
tmp890:
	mov.f64 	%fd91, %fd64;
	st.f64 	[%SP+928], %fd91;
	mov.f32 	%f560, %f547;
	st.f32 	[%SP+944], %f560;
	mov.f64 	%fd92, %fd64;
	st.f64 	[%SP+936], %fd92;
	mov.f32 	%f561, %f547;
	st.f32 	[%SP+948], %f561;
	mov.f32 	%f1949, %f547;
tmp891:
	mov.f64 	%fd93, %fd64;
tmp892:
	mov.f64 	%fd94, %fd64;
tmp893:
	mov.f64 	%fd95, %fd64;
	st.f64 	[%SP+952], %fd95;
	mov.f32 	%f562, %f547;
	st.f32 	[%SP+968], %f562;
	mov.f64 	%fd96, %fd64;
	st.f64 	[%SP+960], %fd96;
	mov.f32 	%f563, %f547;
	st.f32 	[%SP+972], %f563;
	mov.f32 	%f1950, %f547;
tmp894:
	mov.f64 	%fd97, %fd64;
tmp895:
	mov.f64 	%fd98, %fd64;
tmp896:
	mov.f64 	%fd99, %fd64;
	st.f64 	[%SP+976], %fd99;
	mov.f32 	%f564, %f547;
	st.f32 	[%SP+992], %f564;
	mov.f64 	%fd100, %fd64;
	st.f64 	[%SP+984], %fd100;
	mov.f32 	%f565, %f547;
	st.f32 	[%SP+996], %f565;
	mov.f32 	%f1951, %f547;
tmp897:
	mov.f64 	%fd101, %fd64;
tmp898:
	mov.f64 	%fd102, %fd64;
tmp899:
	mov.f64 	%fd103, %fd64;
	st.f64 	[%SP+1000], %fd103;
	mov.f32 	%f566, %f547;
	st.f32 	[%SP+1016], %f566;
	mov.f64 	%fd104, %fd64;
	st.f64 	[%SP+1008], %fd104;
	mov.f32 	%f567, %f547;
	st.f32 	[%SP+1020], %f567;
	mov.f32 	%f1952, %f547;
tmp900:
	mov.f64 	%fd105, %fd64;
tmp901:
	mov.f64 	%fd106, %fd64;
tmp902:
	mov.f64 	%fd107, %fd64;
	st.f64 	[%SP+1024], %fd107;
	mov.f32 	%f568, %f547;
	st.f32 	[%SP+1040], %f568;
	mov.f64 	%fd108, %fd64;
	st.f64 	[%SP+1032], %fd108;
	mov.f32 	%f569, %f547;
	st.f32 	[%SP+1044], %f569;
	mov.f32 	%f1953, %f547;
tmp903:
	mov.f64 	%fd109, %fd64;
tmp904:
	mov.f64 	%fd110, %fd64;
tmp905:
	mov.f64 	%fd111, %fd64;
	st.f64 	[%SP+1048], %fd111;
	mov.f32 	%f570, %f547;
	st.f32 	[%SP+1064], %f570;
	mov.f64 	%fd112, %fd64;
	st.f64 	[%SP+1056], %fd112;
	mov.f32 	%f571, %f547;
	st.f32 	[%SP+1068], %f571;
	mov.f32 	%f1954, %f547;
tmp906:
	.loc	1 413 1
	cvt.u32.u16	%r3203, %rs2;
	cvt.u32.u16	%r3204, %rs41;
	setp.eq.s32	%p165, %r3203, %r3204;
	not.pred 	%p166, %p165;
	@%p166 bra 	BB43_170;
	bra.uni 	BB43_169;

BB43_169:
	.loc	1 413 1
tmp907:
	rem.s32 	%r3205, %r12749, 32;
	cvt.s64.s32	%rd2894, %r3205;
	shl.b64 	%rd2895, %rd2894, 2;
	add.s64 	%rd2896, %rd6, %rd2895;
	ld.f32 	%f572, [%rd2896];
	mul.ftz.f32 	%f573, %f572, 0f42C80000;
	cvt.ftz.f64.f32	%fd113, %f573;
	cvt.rn.ftz.f32.f64	%f574, %fd113;
	cvt.ftz.f64.f32	%fd114, %f26;
	cvt.rn.ftz.f32.f64	%f575, %fd114;
tmp908:
	.loc	1 413 63
	bra.uni	tmp909;
tmp909:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f576, %f574, %f575;
tmp910:
	.loc	1 413 63
	mov.f32 	%f1943, %f576;
tmp911:

BB43_170:
	.loc	1 413 1
	cvt.u32.u16	%r3206, %rs3;
	cvt.u32.u16	%r3207, %rs41;
	setp.eq.s32	%p167, %r3206, %r3207;
	not.pred 	%p168, %p167;
	@%p168 bra 	BB43_172;
	bra.uni 	BB43_171;

BB43_171:
	.loc	1 413 1
tmp912:
	rem.s32 	%r3208, %r12749, 32;
	cvt.s64.s32	%rd2897, %r3208;
	shl.b64 	%rd2898, %rd2897, 2;
	add.s64 	%rd2899, %rd6, %rd2898;
	ld.f32 	%f577, [%rd2899];
	mul.ftz.f32 	%f578, %f577, 0f42C80000;
	cvt.ftz.f64.f32	%fd115, %f578;
	cvt.rn.ftz.f32.f64	%f579, %fd115;
	cvt.ftz.f64.f32	%fd116, %f26;
	cvt.rn.ftz.f32.f64	%f580, %fd116;
tmp913:
	.loc	1 413 63
	bra.uni	tmp914;
tmp914:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f581, %f579, %f580;
tmp915:
	.loc	1 413 63
	mov.f32 	%f1944, %f581;
tmp916:

BB43_172:
	.loc	1 413 1
	cvt.u32.u16	%r3209, %rs4;
	cvt.u32.u16	%r3210, %rs41;
	setp.eq.s32	%p169, %r3209, %r3210;
	not.pred 	%p170, %p169;
	@%p170 bra 	BB43_174;
	bra.uni 	BB43_173;

BB43_173:
	.loc	1 413 1
tmp917:
	rem.s32 	%r3211, %r12749, 32;
	cvt.s64.s32	%rd2900, %r3211;
	shl.b64 	%rd2901, %rd2900, 2;
	add.s64 	%rd2902, %rd6, %rd2901;
	ld.f32 	%f582, [%rd2902];
	mul.ftz.f32 	%f583, %f582, 0f42C80000;
	cvt.ftz.f64.f32	%fd117, %f583;
	cvt.rn.ftz.f32.f64	%f584, %fd117;
	cvt.ftz.f64.f32	%fd118, %f26;
	cvt.rn.ftz.f32.f64	%f585, %fd118;
tmp918:
	.loc	1 413 64
	bra.uni	tmp919;
tmp919:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f586, %f584, %f585;
tmp920:
	.loc	1 413 64
	mov.f32 	%f1945, %f586;
tmp921:

BB43_174:
	.loc	1 413 1
	cvt.u32.u16	%r3212, %rs5;
	cvt.u32.u16	%r3213, %rs41;
	setp.eq.s32	%p171, %r3212, %r3213;
	not.pred 	%p172, %p171;
	@%p172 bra 	BB43_176;
	bra.uni 	BB43_175;

BB43_175:
	.loc	1 413 1
tmp922:
	rem.s32 	%r3214, %r12749, 32;
	cvt.s64.s32	%rd2903, %r3214;
	shl.b64 	%rd2904, %rd2903, 2;
	add.s64 	%rd2905, %rd6, %rd2904;
	ld.f32 	%f587, [%rd2905];
	mul.ftz.f32 	%f588, %f587, 0f42C80000;
	cvt.ftz.f64.f32	%fd119, %f588;
	cvt.rn.ftz.f32.f64	%f589, %fd119;
	cvt.ftz.f64.f32	%fd120, %f26;
	cvt.rn.ftz.f32.f64	%f590, %fd120;
tmp923:
	.loc	1 413 64
	bra.uni	tmp924;
tmp924:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f591, %f589, %f590;
tmp925:
	.loc	1 413 64
	mov.f32 	%f1946, %f591;
tmp926:

BB43_176:
	.loc	1 413 1
	cvt.u32.u16	%r3215, %rs6;
	cvt.u32.u16	%r3216, %rs41;
	setp.eq.s32	%p173, %r3215, %r3216;
	not.pred 	%p174, %p173;
	@%p174 bra 	BB43_178;
	bra.uni 	BB43_177;

BB43_177:
	.loc	1 413 1
tmp927:
	rem.s32 	%r3217, %r12749, 32;
	cvt.s64.s32	%rd2906, %r3217;
	shl.b64 	%rd2907, %rd2906, 2;
	add.s64 	%rd2908, %rd6, %rd2907;
	ld.f32 	%f592, [%rd2908];
	mul.ftz.f32 	%f593, %f592, 0f42C80000;
	cvt.ftz.f64.f32	%fd121, %f593;
	cvt.rn.ftz.f32.f64	%f594, %fd121;
	cvt.ftz.f64.f32	%fd122, %f26;
	cvt.rn.ftz.f32.f64	%f595, %fd122;
tmp928:
	.loc	1 413 64
	bra.uni	tmp929;
tmp929:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f596, %f594, %f595;
tmp930:
	.loc	1 413 64
	mov.f32 	%f1947, %f596;
tmp931:

BB43_178:
	.loc	1 413 1
	cvt.u32.u16	%r3218, %rs7;
	cvt.u32.u16	%r3219, %rs41;
	setp.eq.s32	%p175, %r3218, %r3219;
	not.pred 	%p176, %p175;
	@%p176 bra 	BB43_180;
	bra.uni 	BB43_179;

BB43_179:
	.loc	1 413 1
tmp932:
	rem.s32 	%r3220, %r12749, 32;
	cvt.s64.s32	%rd2909, %r3220;
	shl.b64 	%rd2910, %rd2909, 2;
	add.s64 	%rd2911, %rd6, %rd2910;
	ld.f32 	%f597, [%rd2911];
	mul.ftz.f32 	%f598, %f597, 0f42C80000;
	cvt.ftz.f64.f32	%fd123, %f598;
	cvt.rn.ftz.f32.f64	%f599, %fd123;
	cvt.ftz.f64.f32	%fd124, %f26;
	cvt.rn.ftz.f32.f64	%f600, %fd124;
tmp933:
	.loc	1 413 64
	bra.uni	tmp934;
tmp934:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f601, %f599, %f600;
tmp935:
	.loc	1 413 64
	mov.f32 	%f1948, %f601;
tmp936:

BB43_180:
	.loc	1 413 1
	cvt.u32.u16	%r3221, %rs8;
	cvt.u32.u16	%r3222, %rs41;
	setp.eq.s32	%p177, %r3221, %r3222;
	not.pred 	%p178, %p177;
	@%p178 bra 	BB43_182;
	bra.uni 	BB43_181;

BB43_181:
	.loc	1 413 1
tmp937:
	rem.s32 	%r3223, %r12749, 32;
	cvt.s64.s32	%rd2912, %r3223;
	shl.b64 	%rd2913, %rd2912, 2;
	add.s64 	%rd2914, %rd6, %rd2913;
	ld.f32 	%f602, [%rd2914];
	mul.ftz.f32 	%f603, %f602, 0f42C80000;
	cvt.ftz.f64.f32	%fd125, %f603;
	cvt.rn.ftz.f32.f64	%f604, %fd125;
	cvt.ftz.f64.f32	%fd126, %f26;
	cvt.rn.ftz.f32.f64	%f605, %fd126;
tmp938:
	.loc	1 413 64
	bra.uni	tmp939;
tmp939:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f606, %f604, %f605;
tmp940:
	.loc	1 413 64
	mov.f32 	%f1949, %f606;
tmp941:

BB43_182:
	.loc	1 413 1
	cvt.u32.u16	%r3224, %rs9;
	cvt.u32.u16	%r3225, %rs41;
	setp.eq.s32	%p179, %r3224, %r3225;
	not.pred 	%p180, %p179;
	@%p180 bra 	BB43_184;
	bra.uni 	BB43_183;

BB43_183:
	.loc	1 413 1
tmp942:
	rem.s32 	%r3226, %r12749, 32;
	cvt.s64.s32	%rd2915, %r3226;
	shl.b64 	%rd2916, %rd2915, 2;
	add.s64 	%rd2917, %rd6, %rd2916;
	ld.f32 	%f607, [%rd2917];
	mul.ftz.f32 	%f608, %f607, 0f42C80000;
	cvt.ftz.f64.f32	%fd127, %f608;
	cvt.rn.ftz.f32.f64	%f609, %fd127;
	cvt.ftz.f64.f32	%fd128, %f26;
	cvt.rn.ftz.f32.f64	%f610, %fd128;
tmp943:
	.loc	1 413 64
	bra.uni	tmp944;
tmp944:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f611, %f609, %f610;
tmp945:
	.loc	1 413 64
	mov.f32 	%f1950, %f611;
tmp946:

BB43_184:
	.loc	1 413 1
	cvt.u32.u16	%r3227, %rs10;
	cvt.u32.u16	%r3228, %rs41;
	setp.eq.s32	%p181, %r3227, %r3228;
	not.pred 	%p182, %p181;
	@%p182 bra 	BB43_186;
	bra.uni 	BB43_185;

BB43_185:
	.loc	1 413 1
tmp947:
	rem.s32 	%r3229, %r12749, 32;
	cvt.s64.s32	%rd2918, %r3229;
	shl.b64 	%rd2919, %rd2918, 2;
	add.s64 	%rd2920, %rd6, %rd2919;
	ld.f32 	%f612, [%rd2920];
	mul.ftz.f32 	%f613, %f612, 0f42C80000;
	cvt.ftz.f64.f32	%fd129, %f613;
	cvt.rn.ftz.f32.f64	%f614, %fd129;
	cvt.ftz.f64.f32	%fd130, %f26;
	cvt.rn.ftz.f32.f64	%f615, %fd130;
tmp948:
	.loc	1 413 64
	bra.uni	tmp949;
tmp949:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f616, %f614, %f615;
tmp950:
	.loc	1 413 64
	mov.f32 	%f1951, %f616;
tmp951:

BB43_186:
	.loc	1 413 1
	cvt.u32.u16	%r3230, %rs11;
	cvt.u32.u16	%r3231, %rs41;
	setp.eq.s32	%p183, %r3230, %r3231;
	not.pred 	%p184, %p183;
	@%p184 bra 	BB43_188;
	bra.uni 	BB43_187;

BB43_187:
	.loc	1 413 1
tmp952:
	rem.s32 	%r3232, %r12749, 32;
	cvt.s64.s32	%rd2921, %r3232;
	shl.b64 	%rd2922, %rd2921, 2;
	add.s64 	%rd2923, %rd6, %rd2922;
	ld.f32 	%f617, [%rd2923];
	mul.ftz.f32 	%f618, %f617, 0f42C80000;
	cvt.ftz.f64.f32	%fd131, %f618;
	cvt.rn.ftz.f32.f64	%f619, %fd131;
	cvt.ftz.f64.f32	%fd132, %f26;
	cvt.rn.ftz.f32.f64	%f620, %fd132;
tmp953:
	.loc	1 413 65
	bra.uni	tmp954;
tmp954:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f621, %f619, %f620;
tmp955:
	.loc	1 413 65
	mov.f32 	%f1952, %f621;
tmp956:

BB43_188:
	.loc	1 413 1
	cvt.u32.u16	%r3233, %rs12;
	cvt.u32.u16	%r3234, %rs41;
	setp.eq.s32	%p185, %r3233, %r3234;
	not.pred 	%p186, %p185;
	@%p186 bra 	BB43_190;
	bra.uni 	BB43_189;

BB43_189:
	.loc	1 413 1
tmp957:
	rem.s32 	%r3235, %r12749, 32;
	cvt.s64.s32	%rd2924, %r3235;
	shl.b64 	%rd2925, %rd2924, 2;
	add.s64 	%rd2926, %rd6, %rd2925;
	ld.f32 	%f622, [%rd2926];
	mul.ftz.f32 	%f623, %f622, 0f42C80000;
	cvt.ftz.f64.f32	%fd133, %f623;
	cvt.rn.ftz.f32.f64	%f624, %fd133;
	cvt.ftz.f64.f32	%fd134, %f26;
	cvt.rn.ftz.f32.f64	%f625, %fd134;
tmp958:
	.loc	1 413 65
	bra.uni	tmp959;
tmp959:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f626, %f624, %f625;
tmp960:
	.loc	1 413 65
	mov.f32 	%f1953, %f626;
tmp961:

BB43_190:
	.loc	1 413 1
	cvt.u32.u16	%r3236, %rs13;
	cvt.u32.u16	%r3237, %rs41;
	setp.eq.s32	%p187, %r3236, %r3237;
	not.pred 	%p188, %p187;
	@%p188 bra 	BB43_192;
	bra.uni 	BB43_191;

BB43_191:
	.loc	1 413 1
tmp962:
	rem.s32 	%r3238, %r12749, 32;
	cvt.s64.s32	%rd2927, %r3238;
	shl.b64 	%rd2928, %rd2927, 2;
	add.s64 	%rd2929, %rd6, %rd2928;
	ld.f32 	%f627, [%rd2929];
	mul.ftz.f32 	%f628, %f627, 0f42C80000;
	cvt.ftz.f64.f32	%fd135, %f628;
	cvt.rn.ftz.f32.f64	%f629, %fd135;
	cvt.ftz.f64.f32	%fd136, %f26;
	cvt.rn.ftz.f32.f64	%f630, %fd136;
tmp963:
	.loc	1 413 65
	bra.uni	tmp964;
tmp964:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f631, %f629, %f630;
tmp965:
	.loc	1 413 65
	mov.f32 	%f1954, %f631;
tmp966:

BB43_192:
	.loc	1 415 1
	cvt.u32.u16	%r3239, %rs2;
	ld.u16 	%rs973, [%SP+16];
	cvt.u32.u16	%r3240, %rs973;
	mul.lo.s32 	%r3241, %r3240, 0;
	add.s32 	%r3242, %r3239, %r3241;
	cvt.s64.s32	%rd2930, %r3242;
	shl.b64 	%rd2931, %rd2930, 1;
	mov.u64 	%rd2932, cBoolModel;
	cvta.const.u64 	%rd2933, %rd2932;
	add.s64 	%rd2934, %rd2933, %rd2931;
	ld.u16 	%rs974, [%rd2934];
	setp.ne.s16	%p189, %rs974, 0;
	not.pred 	%p190, %p189;
	@%p190 bra 	BB43_194;
	bra.uni 	BB43_193;

BB43_193:
	.loc	1 415 1
tmp967:
	cvt.ftz.f64.f32	%fd137, %f1918;
	add.f64 	%fd138, %fd137, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f632, %fd138;
	add.u64 	%rd2935, %SP, 300;
	add.s64 	%rd2936, %rd2935, 4;
	cvt.u32.u16	%r3243, %rs1;
	cvt.u32.u16	%r3244, %rs28;
	mul.lo.s32 	%r3245, %r3243, %r3244;
	ld.u16 	%rs975, [%SP+42];
	cvt.u32.u16	%r3246, %rs975;
	mul.lo.s32 	%r3247, %r3246, 0;
	add.s32 	%r3248, %r3245, %r3247;
	cvt.u64.u16	%rd2937, %rs2;
	mov.u64 	%rd2938, cSegToComp;
	cvta.const.u64 	%rd2939, %rd2938;
	shl.b64 	%rd2940, %rd2937, 1;
	add.s64 	%rd2941, %rd2939, %rd2940;
	ld.u16 	%rs976, [%rd2941];
	cvt.u32.u16	%r3249, %rs976;
	add.s32 	%r3250, %r3248, %r3249;
	cvt.s64.s32	%rd2942, %r3250;
	shl.b64 	%rd2943, %rd2942, 2;
	add.s64 	%rd2944, %rd9, %rd2943;
	ld.f32 	%f633, [%rd2944];
	cvt.u32.u16	%r3251, %rs1;
	cvt.u32.u16	%r3252, %rs28;
	mul.lo.s32 	%r3253, %r3251, %r3252;
	ld.u16 	%rs977, [%SP+42];
	cvt.u32.u16	%r3254, %rs977;
	mul.lo.s32 	%r3255, %r3254, 1;
	add.s32 	%r3256, %r3253, %r3255;
	cvt.u64.u16	%rd2945, %rs2;
	shl.b64 	%rd2946, %rd2945, 1;
	add.s64 	%rd2947, %rd2939, %rd2946;
	ld.u16 	%rs978, [%rd2947];
	cvt.u32.u16	%r3257, %rs978;
	add.s32 	%r3258, %r3256, %r3257;
	cvt.s64.s32	%rd2948, %r3258;
	shl.b64 	%rd2949, %rd2948, 2;
	add.s64 	%rd2950, %rd9, %rd2949;
	ld.f32 	%f634, [%rd2950];
	ld.f32 	%f635, [%SP+332];
	add.s64 	%rd2951, %rd2935, 36;
	add.u64 	%rd2952, %SP, 792;
	add.u64 	%rd2953, %SP, 804;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2952;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2953;
	.param .b32 param2;
	st.param.f32	[param2+0], %f632;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2935;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd2936;
	.param .b32 param5;
	st.param.f32	[param5+0], %f633;
	.param .b32 param6;
	st.param.f32	[param6+0], %f634;
	.param .b32 param7;
	st.param.f32	[param7+0], %f635;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd2951;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 108
tmp968:

BB43_194:
	.loc	1 415 1
	cvt.u32.u16	%r3259, %rs2;
	ld.u16 	%rs979, [%SP+16];
	cvt.u32.u16	%r3260, %rs979;
	mul.lo.s32 	%r3261, %r3260, 1;
	add.s32 	%r3262, %r3259, %r3261;
	cvt.s64.s32	%rd2954, %r3262;
	shl.b64 	%rd2955, %rd2954, 1;
	mov.u64 	%rd2956, cBoolModel;
	cvta.const.u64 	%rd2957, %rd2956;
	add.s64 	%rd2958, %rd2957, %rd2955;
	ld.u16 	%rs980, [%rd2958];
	setp.ne.s16	%p191, %rs980, 0;
	not.pred 	%p192, %p191;
	@%p192 bra 	BB43_196;
	bra.uni 	BB43_195;

BB43_195:
	.loc	1 415 1
tmp969:
	cvt.ftz.f64.f32	%fd139, %f1918;
	add.f64 	%fd140, %fd139, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f636, %fd140;
	add.u64 	%rd2959, %SP, 300;
	add.s64 	%rd2960, %rd2959, 8;
	ld.f32 	%f637, [%SP+336];
	add.s64 	%rd2961, %rd2959, 32;
	add.u64 	%rd2962, %SP, 792;
	add.u64 	%rd2963, %SP, 804;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2962;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2963;
	.param .b32 param2;
	st.param.f32	[param2+0], %f636;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2960;
	.param .b32 param4;
	st.param.f32	[param4+0], %f637;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd2961;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 109
tmp970:

BB43_196:
	.loc	1 415 1
	cvt.u32.u16	%r3263, %rs2;
	ld.u16 	%rs981, [%SP+16];
	cvt.u32.u16	%r3264, %rs981;
	mul.lo.s32 	%r3265, %r3264, 2;
	add.s32 	%r3266, %r3263, %r3265;
	cvt.s64.s32	%rd2964, %r3266;
	shl.b64 	%rd2965, %rd2964, 1;
	mov.u64 	%rd2966, cBoolModel;
	cvta.const.u64 	%rd2967, %rd2966;
	add.s64 	%rd2968, %rd2967, %rd2965;
	ld.u16 	%rs982, [%rd2968];
	setp.ne.s16	%p193, %rs982, 0;
	not.pred 	%p194, %p193;
	@%p194 bra 	BB43_198;
	bra.uni 	BB43_197;

BB43_197:
	.loc	1 415 1
tmp971:
	cvt.ftz.f64.f32	%fd141, %f1918;
	add.f64 	%fd142, %fd141, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f638, %fd142;
	add.u64 	%rd2969, %SP, 300;
	add.s64 	%rd2970, %rd2969, 12;
	cvt.u32.u16	%r3267, %rs1;
	cvt.u32.u16	%r3268, %rs28;
	mul.lo.s32 	%r3269, %r3267, %r3268;
	ld.u16 	%rs983, [%SP+42];
	cvt.u32.u16	%r3270, %rs983;
	mul.lo.s32 	%r3271, %r3270, 2;
	add.s32 	%r3272, %r3269, %r3271;
	cvt.u64.u16	%rd2971, %rs2;
	mov.u64 	%rd2972, cSegToComp;
	cvta.const.u64 	%rd2973, %rd2972;
	shl.b64 	%rd2974, %rd2971, 1;
	add.s64 	%rd2975, %rd2973, %rd2974;
	ld.u16 	%rs984, [%rd2975];
	cvt.u32.u16	%r3273, %rs984;
	add.s32 	%r3274, %r3272, %r3273;
	cvt.s64.s32	%rd2976, %r3274;
	shl.b64 	%rd2977, %rd2976, 2;
	add.s64 	%rd2978, %rd9, %rd2977;
	ld.f32 	%f639, [%rd2978];
	cvt.u32.u16	%r3275, %rs1;
	cvt.u32.u16	%r3276, %rs28;
	mul.lo.s32 	%r3277, %r3275, %r3276;
	ld.u16 	%rs985, [%SP+42];
	cvt.u32.u16	%r3278, %rs985;
	mul.lo.s32 	%r3279, %r3278, 3;
	add.s32 	%r3280, %r3277, %r3279;
	cvt.u64.u16	%rd2979, %rs2;
	shl.b64 	%rd2980, %rd2979, 1;
	add.s64 	%rd2981, %rd2973, %rd2980;
	ld.u16 	%rs986, [%rd2981];
	cvt.u32.u16	%r3281, %rs986;
	add.s32 	%r3282, %r3280, %r3281;
	cvt.s64.s32	%rd2982, %r3282;
	shl.b64 	%rd2983, %rd2982, 2;
	add.s64 	%rd2984, %rd9, %rd2983;
	ld.f32 	%f640, [%rd2984];
	cvt.u32.u16	%r3283, %rs1;
	cvt.u32.u16	%r3284, %rs28;
	mul.lo.s32 	%r3285, %r3283, %r3284;
	ld.u16 	%rs987, [%SP+42];
	cvt.u32.u16	%r3286, %rs987;
	mul.lo.s32 	%r3287, %r3286, 4;
	add.s32 	%r3288, %r3285, %r3287;
	cvt.u64.u16	%rd2985, %rs2;
	shl.b64 	%rd2986, %rd2985, 1;
	add.s64 	%rd2987, %rd2973, %rd2986;
	ld.u16 	%rs988, [%rd2987];
	cvt.u32.u16	%r3289, %rs988;
	add.s32 	%r3290, %r3288, %r3289;
	cvt.s64.s32	%rd2988, %r3290;
	shl.b64 	%rd2989, %rd2988, 2;
	add.s64 	%rd2990, %rd9, %rd2989;
	ld.f32 	%f641, [%rd2990];
	cvt.u32.u16	%r3291, %rs1;
	cvt.u32.u16	%r3292, %rs28;
	mul.lo.s32 	%r3293, %r3291, %r3292;
	ld.u16 	%rs989, [%SP+42];
	cvt.u32.u16	%r3294, %rs989;
	mul.lo.s32 	%r3295, %r3294, 5;
	add.s32 	%r3296, %r3293, %r3295;
	cvt.u64.u16	%rd2991, %rs2;
	shl.b64 	%rd2992, %rd2991, 1;
	add.s64 	%rd2993, %rd2973, %rd2992;
	ld.u16 	%rs990, [%rd2993];
	cvt.u32.u16	%r3297, %rs990;
	add.s32 	%r3298, %r3296, %r3297;
	cvt.s64.s32	%rd2994, %r3298;
	shl.b64 	%rd2995, %rd2994, 2;
	add.s64 	%rd2996, %rd9, %rd2995;
	ld.f32 	%f642, [%rd2996];
	ld.f32 	%f643, [%SP+332];
	add.u64 	%rd2997, %SP, 792;
	add.u64 	%rd2998, %SP, 804;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2997;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd2998;
	.param .b32 param2;
	st.param.f32	[param2+0], %f638;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd2970;
	.param .b32 param4;
	st.param.f32	[param4+0], %f639;
	.param .b32 param5;
	st.param.f32	[param5+0], %f640;
	.param .b32 param6;
	st.param.f32	[param6+0], %f641;
	.param .b32 param7;
	st.param.f32	[param7+0], %f642;
	.param .b32 param8;
	st.param.f32	[param8+0], %f643;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 110
tmp972:

BB43_198:
	.loc	1 415 1
	cvt.u32.u16	%r3299, %rs2;
	ld.u16 	%rs991, [%SP+16];
	cvt.u32.u16	%r3300, %rs991;
	mul.lo.s32 	%r3301, %r3300, 3;
	add.s32 	%r3302, %r3299, %r3301;
	cvt.s64.s32	%rd2999, %r3302;
	shl.b64 	%rd3000, %rd2999, 1;
	mov.u64 	%rd3001, cBoolModel;
	cvta.const.u64 	%rd3002, %rd3001;
	add.s64 	%rd3003, %rd3002, %rd3000;
	ld.u16 	%rs992, [%rd3003];
	setp.ne.s16	%p195, %rs992, 0;
	not.pred 	%p196, %p195;
	@%p196 bra 	BB43_200;
	bra.uni 	BB43_199;

BB43_199:
	.loc	1 415 1
tmp973:
	cvt.ftz.f64.f32	%fd143, %f1918;
	add.f64 	%fd144, %fd143, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f644, %fd144;
	add.u64 	%rd3004, %SP, 300;
	add.s64 	%rd3005, %rd3004, 16;
	cvt.u32.u16	%r3303, %rs1;
	cvt.u32.u16	%r3304, %rs28;
	mul.lo.s32 	%r3305, %r3303, %r3304;
	ld.u16 	%rs993, [%SP+42];
	cvt.u32.u16	%r3306, %rs993;
	mul.lo.s32 	%r3307, %r3306, 6;
	add.s32 	%r3308, %r3305, %r3307;
	cvt.u64.u16	%rd3006, %rs2;
	mov.u64 	%rd3007, cSegToComp;
	cvta.const.u64 	%rd3008, %rd3007;
	shl.b64 	%rd3009, %rd3006, 1;
	add.s64 	%rd3010, %rd3008, %rd3009;
	ld.u16 	%rs994, [%rd3010];
	cvt.u32.u16	%r3309, %rs994;
	add.s32 	%r3310, %r3308, %r3309;
	cvt.s64.s32	%rd3011, %r3310;
	shl.b64 	%rd3012, %rd3011, 2;
	add.s64 	%rd3013, %rd9, %rd3012;
	ld.f32 	%f645, [%rd3013];
	cvt.u32.u16	%r3311, %rs1;
	cvt.u32.u16	%r3312, %rs28;
	mul.lo.s32 	%r3313, %r3311, %r3312;
	ld.u16 	%rs995, [%SP+42];
	cvt.u32.u16	%r3314, %rs995;
	mul.lo.s32 	%r3315, %r3314, 7;
	add.s32 	%r3316, %r3313, %r3315;
	cvt.u64.u16	%rd3014, %rs2;
	shl.b64 	%rd3015, %rd3014, 1;
	add.s64 	%rd3016, %rd3008, %rd3015;
	ld.u16 	%rs996, [%rd3016];
	cvt.u32.u16	%r3317, %rs996;
	add.s32 	%r3318, %r3316, %r3317;
	cvt.s64.s32	%rd3017, %r3318;
	shl.b64 	%rd3018, %rd3017, 2;
	add.s64 	%rd3019, %rd9, %rd3018;
	ld.f32 	%f646, [%rd3019];
	cvt.u32.u16	%r3319, %rs1;
	cvt.u32.u16	%r3320, %rs28;
	mul.lo.s32 	%r3321, %r3319, %r3320;
	ld.u16 	%rs997, [%SP+42];
	cvt.u32.u16	%r3322, %rs997;
	mul.lo.s32 	%r3323, %r3322, 8;
	add.s32 	%r3324, %r3321, %r3323;
	cvt.u64.u16	%rd3020, %rs2;
	shl.b64 	%rd3021, %rd3020, 1;
	add.s64 	%rd3022, %rd3008, %rd3021;
	ld.u16 	%rs998, [%rd3022];
	cvt.u32.u16	%r3325, %rs998;
	add.s32 	%r3326, %r3324, %r3325;
	cvt.s64.s32	%rd3023, %r3326;
	shl.b64 	%rd3024, %rd3023, 2;
	add.s64 	%rd3025, %rd9, %rd3024;
	ld.f32 	%f647, [%rd3025];
	cvt.u32.u16	%r3327, %rs1;
	cvt.u32.u16	%r3328, %rs28;
	mul.lo.s32 	%r3329, %r3327, %r3328;
	ld.u16 	%rs999, [%SP+42];
	cvt.u32.u16	%r3330, %rs999;
	mul.lo.s32 	%r3331, %r3330, 9;
	add.s32 	%r3332, %r3329, %r3331;
	cvt.u64.u16	%rd3026, %rs2;
	shl.b64 	%rd3027, %rd3026, 1;
	add.s64 	%rd3028, %rd3008, %rd3027;
	ld.u16 	%rs1000, [%rd3028];
	cvt.u32.u16	%r3333, %rs1000;
	add.s32 	%r3334, %r3332, %r3333;
	cvt.s64.s32	%rd3029, %r3334;
	shl.b64 	%rd3030, %rd3029, 2;
	add.s64 	%rd3031, %rd9, %rd3030;
	ld.f32 	%f648, [%rd3031];
	cvt.u32.u16	%r3335, %rs1;
	cvt.u32.u16	%r3336, %rs28;
	mul.lo.s32 	%r3337, %r3335, %r3336;
	ld.u16 	%rs1001, [%SP+42];
	cvt.u32.u16	%r3338, %rs1001;
	mul.lo.s32 	%r3339, %r3338, 10;
	add.s32 	%r3340, %r3337, %r3339;
	cvt.u64.u16	%rd3032, %rs2;
	shl.b64 	%rd3033, %rd3032, 1;
	add.s64 	%rd3034, %rd3008, %rd3033;
	ld.u16 	%rs1002, [%rd3034];
	cvt.u32.u16	%r3341, %rs1002;
	add.s32 	%r3342, %r3340, %r3341;
	cvt.s64.s32	%rd3035, %r3342;
	shl.b64 	%rd3036, %rd3035, 2;
	add.s64 	%rd3037, %rd9, %rd3036;
	ld.f32 	%f649, [%rd3037];
	add.u64 	%rd3038, %SP, 792;
	add.u64 	%rd3039, %SP, 804;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3038;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3039;
	.param .b32 param2;
	st.param.f32	[param2+0], %f644;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3005;
	.param .b32 param4;
	st.param.f32	[param4+0], %f645;
	.param .b32 param5;
	st.param.f32	[param5+0], %f646;
	.param .b32 param6;
	st.param.f32	[param6+0], %f647;
	.param .b32 param7;
	st.param.f32	[param7+0], %f648;
	.param .b32 param8;
	st.param.f32	[param8+0], %f649;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 111
tmp974:

BB43_200:
	.loc	1 415 1
	cvt.u32.u16	%r3343, %rs2;
	ld.u16 	%rs1003, [%SP+16];
	cvt.u32.u16	%r3344, %rs1003;
	mul.lo.s32 	%r3345, %r3344, 4;
	add.s32 	%r3346, %r3343, %r3345;
	cvt.s64.s32	%rd3040, %r3346;
	shl.b64 	%rd3041, %rd3040, 1;
	mov.u64 	%rd3042, cBoolModel;
	cvta.const.u64 	%rd3043, %rd3042;
	add.s64 	%rd3044, %rd3043, %rd3041;
	ld.u16 	%rs1004, [%rd3044];
	setp.ne.s16	%p197, %rs1004, 0;
	not.pred 	%p198, %p197;
	@%p198 bra 	BB43_202;
	bra.uni 	BB43_201;

BB43_201:
	.loc	1 415 1
tmp975:
	cvt.ftz.f64.f32	%fd145, %f1918;
	add.f64 	%fd146, %fd145, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f650, %fd146;
	add.u64 	%rd3045, %SP, 300;
	add.s64 	%rd3046, %rd3045, 20;
	cvt.u32.u16	%r3347, %rs1;
	cvt.u32.u16	%r3348, %rs28;
	mul.lo.s32 	%r3349, %r3347, %r3348;
	ld.u16 	%rs1005, [%SP+42];
	cvt.u32.u16	%r3350, %rs1005;
	mul.lo.s32 	%r3351, %r3350, 11;
	add.s32 	%r3352, %r3349, %r3351;
	cvt.u64.u16	%rd3047, %rs2;
	mov.u64 	%rd3048, cSegToComp;
	cvta.const.u64 	%rd3049, %rd3048;
	shl.b64 	%rd3050, %rd3047, 1;
	add.s64 	%rd3051, %rd3049, %rd3050;
	ld.u16 	%rs1006, [%rd3051];
	cvt.u32.u16	%r3353, %rs1006;
	add.s32 	%r3354, %r3352, %r3353;
	cvt.s64.s32	%rd3052, %r3354;
	shl.b64 	%rd3053, %rd3052, 2;
	add.s64 	%rd3054, %rd9, %rd3053;
	ld.f32 	%f651, [%rd3054];
	cvt.u32.u16	%r3355, %rs1;
	cvt.u32.u16	%r3356, %rs28;
	mul.lo.s32 	%r3357, %r3355, %r3356;
	ld.u16 	%rs1007, [%SP+42];
	cvt.u32.u16	%r3358, %rs1007;
	mul.lo.s32 	%r3359, %r3358, 12;
	add.s32 	%r3360, %r3357, %r3359;
	cvt.u64.u16	%rd3055, %rs2;
	shl.b64 	%rd3056, %rd3055, 1;
	add.s64 	%rd3057, %rd3049, %rd3056;
	ld.u16 	%rs1008, [%rd3057];
	cvt.u32.u16	%r3361, %rs1008;
	add.s32 	%r3362, %r3360, %r3361;
	cvt.s64.s32	%rd3058, %r3362;
	shl.b64 	%rd3059, %rd3058, 2;
	add.s64 	%rd3060, %rd9, %rd3059;
	ld.f32 	%f652, [%rd3060];
	cvt.u32.u16	%r3363, %rs1;
	cvt.u32.u16	%r3364, %rs28;
	mul.lo.s32 	%r3365, %r3363, %r3364;
	ld.u16 	%rs1009, [%SP+42];
	cvt.u32.u16	%r3366, %rs1009;
	mul.lo.s32 	%r3367, %r3366, 13;
	add.s32 	%r3368, %r3365, %r3367;
	cvt.u64.u16	%rd3061, %rs2;
	shl.b64 	%rd3062, %rd3061, 1;
	add.s64 	%rd3063, %rd3049, %rd3062;
	ld.u16 	%rs1010, [%rd3063];
	cvt.u32.u16	%r3369, %rs1010;
	add.s32 	%r3370, %r3368, %r3369;
	cvt.s64.s32	%rd3064, %r3370;
	shl.b64 	%rd3065, %rd3064, 2;
	add.s64 	%rd3066, %rd9, %rd3065;
	ld.f32 	%f653, [%rd3066];
	cvt.u32.u16	%r3371, %rs1;
	cvt.u32.u16	%r3372, %rs28;
	mul.lo.s32 	%r3373, %r3371, %r3372;
	ld.u16 	%rs1011, [%SP+42];
	cvt.u32.u16	%r3374, %rs1011;
	mul.lo.s32 	%r3375, %r3374, 14;
	add.s32 	%r3376, %r3373, %r3375;
	cvt.u64.u16	%rd3067, %rs2;
	shl.b64 	%rd3068, %rd3067, 1;
	add.s64 	%rd3069, %rd3049, %rd3068;
	ld.u16 	%rs1012, [%rd3069];
	cvt.u32.u16	%r3377, %rs1012;
	add.s32 	%r3378, %r3376, %r3377;
	cvt.s64.s32	%rd3070, %r3378;
	shl.b64 	%rd3071, %rd3070, 2;
	add.s64 	%rd3072, %rd9, %rd3071;
	ld.f32 	%f654, [%rd3072];
	cvt.u32.u16	%r3379, %rs1;
	cvt.u32.u16	%r3380, %rs28;
	mul.lo.s32 	%r3381, %r3379, %r3380;
	ld.u16 	%rs1013, [%SP+42];
	cvt.u32.u16	%r3382, %rs1013;
	mul.lo.s32 	%r3383, %r3382, 15;
	add.s32 	%r3384, %r3381, %r3383;
	cvt.u64.u16	%rd3073, %rs2;
	shl.b64 	%rd3074, %rd3073, 1;
	add.s64 	%rd3075, %rd3049, %rd3074;
	ld.u16 	%rs1014, [%rd3075];
	cvt.u32.u16	%r3385, %rs1014;
	add.s32 	%r3386, %r3384, %r3385;
	cvt.s64.s32	%rd3076, %r3386;
	shl.b64 	%rd3077, %rd3076, 2;
	add.s64 	%rd3078, %rd9, %rd3077;
	ld.f32 	%f655, [%rd3078];
	add.u64 	%rd3079, %SP, 792;
	add.u64 	%rd3080, %SP, 804;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3079;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3080;
	.param .b32 param2;
	st.param.f32	[param2+0], %f650;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3046;
	.param .b32 param4;
	st.param.f32	[param4+0], %f651;
	.param .b32 param5;
	st.param.f32	[param5+0], %f652;
	.param .b32 param6;
	st.param.f32	[param6+0], %f653;
	.param .b32 param7;
	st.param.f32	[param7+0], %f654;
	.param .b32 param8;
	st.param.f32	[param8+0], %f655;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 112
tmp976:

BB43_202:
	.loc	1 415 1
	cvt.u32.u16	%r3387, %rs2;
	ld.u16 	%rs1015, [%SP+16];
	cvt.u32.u16	%r3388, %rs1015;
	mul.lo.s32 	%r3389, %r3388, 5;
	add.s32 	%r3390, %r3387, %r3389;
	cvt.s64.s32	%rd3081, %r3390;
	shl.b64 	%rd3082, %rd3081, 1;
	mov.u64 	%rd3083, cBoolModel;
	cvta.const.u64 	%rd3084, %rd3083;
	add.s64 	%rd3085, %rd3084, %rd3082;
	ld.u16 	%rs1016, [%rd3085];
	setp.ne.s16	%p199, %rs1016, 0;
	not.pred 	%p200, %p199;
	@%p200 bra 	BB43_204;
	bra.uni 	BB43_203;

BB43_203:
	.loc	1 415 1
tmp977:
	cvt.ftz.f64.f32	%fd147, %f1918;
	add.f64 	%fd148, %fd147, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f656, %fd148;
	add.u64 	%rd3086, %SP, 300;
	add.s64 	%rd3087, %rd3086, 24;
	add.s64 	%rd3088, %rd3086, 28;
	cvt.u32.u16	%r3391, %rs1;
	cvt.u32.u16	%r3392, %rs28;
	mul.lo.s32 	%r3393, %r3391, %r3392;
	ld.u16 	%rs1017, [%SP+42];
	cvt.u32.u16	%r3394, %rs1017;
	mul.lo.s32 	%r3395, %r3394, 16;
	add.s32 	%r3396, %r3393, %r3395;
	cvt.u64.u16	%rd3089, %rs2;
	mov.u64 	%rd3090, cSegToComp;
	cvta.const.u64 	%rd3091, %rd3090;
	shl.b64 	%rd3092, %rd3089, 1;
	add.s64 	%rd3093, %rd3091, %rd3092;
	ld.u16 	%rs1018, [%rd3093];
	cvt.u32.u16	%r3397, %rs1018;
	add.s32 	%r3398, %r3396, %r3397;
	cvt.s64.s32	%rd3094, %r3398;
	shl.b64 	%rd3095, %rd3094, 2;
	add.s64 	%rd3096, %rd9, %rd3095;
	ld.f32 	%f657, [%rd3096];
	cvt.u32.u16	%r3399, %rs1;
	cvt.u32.u16	%r3400, %rs28;
	mul.lo.s32 	%r3401, %r3399, %r3400;
	ld.u16 	%rs1019, [%SP+42];
	cvt.u32.u16	%r3402, %rs1019;
	mul.lo.s32 	%r3403, %r3402, 17;
	add.s32 	%r3404, %r3401, %r3403;
	cvt.u64.u16	%rd3097, %rs2;
	shl.b64 	%rd3098, %rd3097, 1;
	add.s64 	%rd3099, %rd3091, %rd3098;
	ld.u16 	%rs1020, [%rd3099];
	cvt.u32.u16	%r3405, %rs1020;
	add.s32 	%r3406, %r3404, %r3405;
	cvt.s64.s32	%rd3100, %r3406;
	shl.b64 	%rd3101, %rd3100, 2;
	add.s64 	%rd3102, %rd9, %rd3101;
	ld.f32 	%f658, [%rd3102];
	cvt.u32.u16	%r3407, %rs1;
	cvt.u32.u16	%r3408, %rs28;
	mul.lo.s32 	%r3409, %r3407, %r3408;
	ld.u16 	%rs1021, [%SP+42];
	cvt.u32.u16	%r3410, %rs1021;
	mul.lo.s32 	%r3411, %r3410, 18;
	add.s32 	%r3412, %r3409, %r3411;
	cvt.u64.u16	%rd3103, %rs2;
	shl.b64 	%rd3104, %rd3103, 1;
	add.s64 	%rd3105, %rd3091, %rd3104;
	ld.u16 	%rs1022, [%rd3105];
	cvt.u32.u16	%r3413, %rs1022;
	add.s32 	%r3414, %r3412, %r3413;
	cvt.s64.s32	%rd3106, %r3414;
	shl.b64 	%rd3107, %rd3106, 2;
	add.s64 	%rd3108, %rd9, %rd3107;
	ld.f32 	%f659, [%rd3108];
	cvt.u32.u16	%r3415, %rs1;
	cvt.u32.u16	%r3416, %rs28;
	mul.lo.s32 	%r3417, %r3415, %r3416;
	ld.u16 	%rs1023, [%SP+42];
	cvt.u32.u16	%r3418, %rs1023;
	mul.lo.s32 	%r3419, %r3418, 19;
	add.s32 	%r3420, %r3417, %r3419;
	cvt.u64.u16	%rd3109, %rs2;
	shl.b64 	%rd3110, %rd3109, 1;
	add.s64 	%rd3111, %rd3091, %rd3110;
	ld.u16 	%rs1024, [%rd3111];
	cvt.u32.u16	%r3421, %rs1024;
	add.s32 	%r3422, %r3420, %r3421;
	cvt.s64.s32	%rd3112, %r3422;
	shl.b64 	%rd3113, %rd3112, 2;
	add.s64 	%rd3114, %rd9, %rd3113;
	ld.f32 	%f660, [%rd3114];
	cvt.u32.u16	%r3423, %rs1;
	cvt.u32.u16	%r3424, %rs28;
	mul.lo.s32 	%r3425, %r3423, %r3424;
	ld.u16 	%rs1025, [%SP+42];
	cvt.u32.u16	%r3426, %rs1025;
	mul.lo.s32 	%r3427, %r3426, 20;
	add.s32 	%r3428, %r3425, %r3427;
	cvt.u64.u16	%rd3115, %rs2;
	shl.b64 	%rd3116, %rd3115, 1;
	add.s64 	%rd3117, %rd3091, %rd3116;
	ld.u16 	%rs1026, [%rd3117];
	cvt.u32.u16	%r3429, %rs1026;
	add.s32 	%r3430, %r3428, %r3429;
	cvt.s64.s32	%rd3118, %r3430;
	shl.b64 	%rd3119, %rd3118, 2;
	add.s64 	%rd3120, %rd9, %rd3119;
	ld.f32 	%f661, [%rd3120];
	cvt.u32.u16	%r3431, %rs1;
	cvt.u32.u16	%r3432, %rs28;
	mul.lo.s32 	%r3433, %r3431, %r3432;
	ld.u16 	%rs1027, [%SP+42];
	cvt.u32.u16	%r3434, %rs1027;
	mul.lo.s32 	%r3435, %r3434, 21;
	add.s32 	%r3436, %r3433, %r3435;
	cvt.u64.u16	%rd3121, %rs2;
	shl.b64 	%rd3122, %rd3121, 1;
	add.s64 	%rd3123, %rd3091, %rd3122;
	ld.u16 	%rs1028, [%rd3123];
	cvt.u32.u16	%r3437, %rs1028;
	add.s32 	%r3438, %r3436, %r3437;
	cvt.s64.s32	%rd3124, %r3438;
	shl.b64 	%rd3125, %rd3124, 2;
	add.s64 	%rd3126, %rd9, %rd3125;
	ld.f32 	%f662, [%rd3126];
	cvt.u32.u16	%r3439, %rs1;
	cvt.u32.u16	%r3440, %rs28;
	mul.lo.s32 	%r3441, %r3439, %r3440;
	ld.u16 	%rs1029, [%SP+42];
	cvt.u32.u16	%r3442, %rs1029;
	mul.lo.s32 	%r3443, %r3442, 22;
	add.s32 	%r3444, %r3441, %r3443;
	cvt.u64.u16	%rd3127, %rs2;
	shl.b64 	%rd3128, %rd3127, 1;
	add.s64 	%rd3129, %rd3091, %rd3128;
	ld.u16 	%rs1030, [%rd3129];
	cvt.u32.u16	%r3445, %rs1030;
	add.s32 	%r3446, %r3444, %r3445;
	cvt.s64.s32	%rd3130, %r3446;
	shl.b64 	%rd3131, %rd3130, 2;
	add.s64 	%rd3132, %rd9, %rd3131;
	ld.f32 	%f663, [%rd3132];
	cvt.u32.u16	%r3447, %rs1;
	cvt.u32.u16	%r3448, %rs28;
	mul.lo.s32 	%r3449, %r3447, %r3448;
	ld.u16 	%rs1031, [%SP+42];
	cvt.u32.u16	%r3450, %rs1031;
	mul.lo.s32 	%r3451, %r3450, 23;
	add.s32 	%r3452, %r3449, %r3451;
	cvt.u64.u16	%rd3133, %rs2;
	shl.b64 	%rd3134, %rd3133, 1;
	add.s64 	%rd3135, %rd3091, %rd3134;
	ld.u16 	%rs1032, [%rd3135];
	cvt.u32.u16	%r3453, %rs1032;
	add.s32 	%r3454, %r3452, %r3453;
	cvt.s64.s32	%rd3136, %r3454;
	shl.b64 	%rd3137, %rd3136, 2;
	add.s64 	%rd3138, %rd9, %rd3137;
	ld.f32 	%f664, [%rd3138];
	cvt.u32.u16	%r3455, %rs1;
	cvt.u32.u16	%r3456, %rs28;
	mul.lo.s32 	%r3457, %r3455, %r3456;
	ld.u16 	%rs1033, [%SP+42];
	cvt.u32.u16	%r3458, %rs1033;
	mul.lo.s32 	%r3459, %r3458, 24;
	add.s32 	%r3460, %r3457, %r3459;
	cvt.u64.u16	%rd3139, %rs2;
	shl.b64 	%rd3140, %rd3139, 1;
	add.s64 	%rd3141, %rd3091, %rd3140;
	ld.u16 	%rs1034, [%rd3141];
	cvt.u32.u16	%r3461, %rs1034;
	add.s32 	%r3462, %r3460, %r3461;
	cvt.s64.s32	%rd3142, %r3462;
	shl.b64 	%rd3143, %rd3142, 2;
	add.s64 	%rd3144, %rd9, %rd3143;
	ld.f32 	%f665, [%rd3144];
	cvt.u32.u16	%r3463, %rs1;
	cvt.u32.u16	%r3464, %rs28;
	mul.lo.s32 	%r3465, %r3463, %r3464;
	ld.u16 	%rs1035, [%SP+42];
	cvt.u32.u16	%r3466, %rs1035;
	mul.lo.s32 	%r3467, %r3466, 25;
	add.s32 	%r3468, %r3465, %r3467;
	cvt.u64.u16	%rd3145, %rs2;
	shl.b64 	%rd3146, %rd3145, 1;
	add.s64 	%rd3147, %rd3091, %rd3146;
	ld.u16 	%rs1036, [%rd3147];
	cvt.u32.u16	%r3469, %rs1036;
	add.s32 	%r3470, %r3468, %r3469;
	cvt.s64.s32	%rd3148, %r3470;
	shl.b64 	%rd3149, %rd3148, 2;
	add.s64 	%rd3150, %rd9, %rd3149;
	ld.f32 	%f666, [%rd3150];
	cvt.u32.u16	%r3471, %rs1;
	cvt.u32.u16	%r3472, %rs28;
	mul.lo.s32 	%r3473, %r3471, %r3472;
	ld.u16 	%rs1037, [%SP+42];
	cvt.u32.u16	%r3474, %rs1037;
	mul.lo.s32 	%r3475, %r3474, 26;
	add.s32 	%r3476, %r3473, %r3475;
	cvt.u64.u16	%rd3151, %rs2;
	shl.b64 	%rd3152, %rd3151, 1;
	add.s64 	%rd3153, %rd3091, %rd3152;
	ld.u16 	%rs1038, [%rd3153];
	cvt.u32.u16	%r3477, %rs1038;
	add.s32 	%r3478, %r3476, %r3477;
	cvt.s64.s32	%rd3154, %r3478;
	shl.b64 	%rd3155, %rd3154, 2;
	add.s64 	%rd3156, %rd9, %rd3155;
	ld.f32 	%f667, [%rd3156];
	cvt.u32.u16	%r3479, %rs1;
	cvt.u32.u16	%r3480, %rs28;
	mul.lo.s32 	%r3481, %r3479, %r3480;
	ld.u16 	%rs1039, [%SP+42];
	cvt.u32.u16	%r3482, %rs1039;
	mul.lo.s32 	%r3483, %r3482, 27;
	add.s32 	%r3484, %r3481, %r3483;
	cvt.u64.u16	%rd3157, %rs2;
	shl.b64 	%rd3158, %rd3157, 1;
	add.s64 	%rd3159, %rd3091, %rd3158;
	ld.u16 	%rs1040, [%rd3159];
	cvt.u32.u16	%r3485, %rs1040;
	add.s32 	%r3486, %r3484, %r3485;
	cvt.s64.s32	%rd3160, %r3486;
	shl.b64 	%rd3161, %rd3160, 2;
	add.s64 	%rd3162, %rd9, %rd3161;
	ld.f32 	%f668, [%rd3162];
	add.u64 	%rd3163, %SP, 792;
	add.u64 	%rd3164, %SP, 804;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3163;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3164;
	.param .b32 param2;
	st.param.f32	[param2+0], %f656;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3087;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3088;
	.param .b32 param5;
	st.param.f32	[param5+0], %f657;
	.param .b32 param6;
	st.param.f32	[param6+0], %f658;
	.param .b32 param7;
	st.param.f32	[param7+0], %f659;
	.param .b32 param8;
	st.param.f32	[param8+0], %f660;
	.param .b32 param9;
	st.param.f32	[param9+0], %f661;
	.param .b32 param10;
	st.param.f32	[param10+0], %f662;
	.param .b32 param11;
	st.param.f32	[param11+0], %f663;
	.param .b32 param12;
	st.param.f32	[param12+0], %f664;
	.param .b32 param13;
	st.param.f32	[param13+0], %f665;
	.param .b32 param14;
	st.param.f32	[param14+0], %f666;
	.param .b32 param15;
	st.param.f32	[param15+0], %f667;
	.param .b32 param16;
	st.param.f32	[param16+0], %f668;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 113
tmp978:

BB43_204:
	.loc	1 415 1
	cvt.u32.u16	%r3487, %rs3;
	ld.u16 	%rs1041, [%SP+16];
	cvt.u32.u16	%r3488, %rs1041;
	mul.lo.s32 	%r3489, %r3488, 0;
	add.s32 	%r3490, %r3487, %r3489;
	cvt.s64.s32	%rd3165, %r3490;
	shl.b64 	%rd3166, %rd3165, 1;
	mov.u64 	%rd3167, cBoolModel;
	cvta.const.u64 	%rd3168, %rd3167;
	add.s64 	%rd3169, %rd3168, %rd3166;
	ld.u16 	%rs1042, [%rd3169];
	setp.ne.s16	%p201, %rs1042, 0;
	not.pred 	%p202, %p201;
	@%p202 bra 	BB43_206;
	bra.uni 	BB43_205;

BB43_205:
	.loc	1 415 1
tmp979:
	cvt.ftz.f64.f32	%fd149, %f1920;
	add.f64 	%fd150, %fd149, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f669, %fd150;
	add.u64 	%rd3170, %SP, 340;
	add.s64 	%rd3171, %rd3170, 4;
	cvt.u32.u16	%r3491, %rs1;
	cvt.u32.u16	%r3492, %rs28;
	mul.lo.s32 	%r3493, %r3491, %r3492;
	ld.u16 	%rs1043, [%SP+42];
	cvt.u32.u16	%r3494, %rs1043;
	mul.lo.s32 	%r3495, %r3494, 0;
	add.s32 	%r3496, %r3493, %r3495;
	cvt.u64.u16	%rd3172, %rs3;
	mov.u64 	%rd3173, cSegToComp;
	cvta.const.u64 	%rd3174, %rd3173;
	shl.b64 	%rd3175, %rd3172, 1;
	add.s64 	%rd3176, %rd3174, %rd3175;
	ld.u16 	%rs1044, [%rd3176];
	cvt.u32.u16	%r3497, %rs1044;
	add.s32 	%r3498, %r3496, %r3497;
	cvt.s64.s32	%rd3177, %r3498;
	shl.b64 	%rd3178, %rd3177, 2;
	add.s64 	%rd3179, %rd9, %rd3178;
	ld.f32 	%f670, [%rd3179];
	cvt.u32.u16	%r3499, %rs1;
	cvt.u32.u16	%r3500, %rs28;
	mul.lo.s32 	%r3501, %r3499, %r3500;
	ld.u16 	%rs1045, [%SP+42];
	cvt.u32.u16	%r3502, %rs1045;
	mul.lo.s32 	%r3503, %r3502, 1;
	add.s32 	%r3504, %r3501, %r3503;
	cvt.u64.u16	%rd3180, %rs3;
	shl.b64 	%rd3181, %rd3180, 1;
	add.s64 	%rd3182, %rd3174, %rd3181;
	ld.u16 	%rs1046, [%rd3182];
	cvt.u32.u16	%r3505, %rs1046;
	add.s32 	%r3506, %r3504, %r3505;
	cvt.s64.s32	%rd3183, %r3506;
	shl.b64 	%rd3184, %rd3183, 2;
	add.s64 	%rd3185, %rd9, %rd3184;
	ld.f32 	%f671, [%rd3185];
	ld.f32 	%f672, [%SP+372];
	add.s64 	%rd3186, %rd3170, 36;
	add.u64 	%rd3187, %SP, 816;
	add.u64 	%rd3188, %SP, 828;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3187;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3188;
	.param .b32 param2;
	st.param.f32	[param2+0], %f669;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3170;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3171;
	.param .b32 param5;
	st.param.f32	[param5+0], %f670;
	.param .b32 param6;
	st.param.f32	[param6+0], %f671;
	.param .b32 param7;
	st.param.f32	[param7+0], %f672;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3186;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 114
tmp980:

BB43_206:
	.loc	1 415 1
	cvt.u32.u16	%r3507, %rs3;
	ld.u16 	%rs1047, [%SP+16];
	cvt.u32.u16	%r3508, %rs1047;
	mul.lo.s32 	%r3509, %r3508, 1;
	add.s32 	%r3510, %r3507, %r3509;
	cvt.s64.s32	%rd3189, %r3510;
	shl.b64 	%rd3190, %rd3189, 1;
	mov.u64 	%rd3191, cBoolModel;
	cvta.const.u64 	%rd3192, %rd3191;
	add.s64 	%rd3193, %rd3192, %rd3190;
	ld.u16 	%rs1048, [%rd3193];
	setp.ne.s16	%p203, %rs1048, 0;
	not.pred 	%p204, %p203;
	@%p204 bra 	BB43_208;
	bra.uni 	BB43_207;

BB43_207:
	.loc	1 415 1
tmp981:
	cvt.ftz.f64.f32	%fd151, %f1920;
	add.f64 	%fd152, %fd151, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f673, %fd152;
	add.u64 	%rd3194, %SP, 340;
	add.s64 	%rd3195, %rd3194, 8;
	ld.f32 	%f674, [%SP+376];
	add.s64 	%rd3196, %rd3194, 32;
	add.u64 	%rd3197, %SP, 816;
	add.u64 	%rd3198, %SP, 828;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3197;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3198;
	.param .b32 param2;
	st.param.f32	[param2+0], %f673;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3195;
	.param .b32 param4;
	st.param.f32	[param4+0], %f674;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3196;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 115
tmp982:

BB43_208:
	.loc	1 415 1
	cvt.u32.u16	%r3511, %rs3;
	ld.u16 	%rs1049, [%SP+16];
	cvt.u32.u16	%r3512, %rs1049;
	mul.lo.s32 	%r3513, %r3512, 2;
	add.s32 	%r3514, %r3511, %r3513;
	cvt.s64.s32	%rd3199, %r3514;
	shl.b64 	%rd3200, %rd3199, 1;
	mov.u64 	%rd3201, cBoolModel;
	cvta.const.u64 	%rd3202, %rd3201;
	add.s64 	%rd3203, %rd3202, %rd3200;
	ld.u16 	%rs1050, [%rd3203];
	setp.ne.s16	%p205, %rs1050, 0;
	not.pred 	%p206, %p205;
	@%p206 bra 	BB43_210;
	bra.uni 	BB43_209;

BB43_209:
	.loc	1 415 1
tmp983:
	cvt.ftz.f64.f32	%fd153, %f1920;
	add.f64 	%fd154, %fd153, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f675, %fd154;
	add.u64 	%rd3204, %SP, 340;
	add.s64 	%rd3205, %rd3204, 12;
	cvt.u32.u16	%r3515, %rs1;
	cvt.u32.u16	%r3516, %rs28;
	mul.lo.s32 	%r3517, %r3515, %r3516;
	ld.u16 	%rs1051, [%SP+42];
	cvt.u32.u16	%r3518, %rs1051;
	mul.lo.s32 	%r3519, %r3518, 2;
	add.s32 	%r3520, %r3517, %r3519;
	cvt.u64.u16	%rd3206, %rs3;
	mov.u64 	%rd3207, cSegToComp;
	cvta.const.u64 	%rd3208, %rd3207;
	shl.b64 	%rd3209, %rd3206, 1;
	add.s64 	%rd3210, %rd3208, %rd3209;
	ld.u16 	%rs1052, [%rd3210];
	cvt.u32.u16	%r3521, %rs1052;
	add.s32 	%r3522, %r3520, %r3521;
	cvt.s64.s32	%rd3211, %r3522;
	shl.b64 	%rd3212, %rd3211, 2;
	add.s64 	%rd3213, %rd9, %rd3212;
	ld.f32 	%f676, [%rd3213];
	cvt.u32.u16	%r3523, %rs1;
	cvt.u32.u16	%r3524, %rs28;
	mul.lo.s32 	%r3525, %r3523, %r3524;
	ld.u16 	%rs1053, [%SP+42];
	cvt.u32.u16	%r3526, %rs1053;
	mul.lo.s32 	%r3527, %r3526, 3;
	add.s32 	%r3528, %r3525, %r3527;
	cvt.u64.u16	%rd3214, %rs3;
	shl.b64 	%rd3215, %rd3214, 1;
	add.s64 	%rd3216, %rd3208, %rd3215;
	ld.u16 	%rs1054, [%rd3216];
	cvt.u32.u16	%r3529, %rs1054;
	add.s32 	%r3530, %r3528, %r3529;
	cvt.s64.s32	%rd3217, %r3530;
	shl.b64 	%rd3218, %rd3217, 2;
	add.s64 	%rd3219, %rd9, %rd3218;
	ld.f32 	%f677, [%rd3219];
	cvt.u32.u16	%r3531, %rs1;
	cvt.u32.u16	%r3532, %rs28;
	mul.lo.s32 	%r3533, %r3531, %r3532;
	ld.u16 	%rs1055, [%SP+42];
	cvt.u32.u16	%r3534, %rs1055;
	mul.lo.s32 	%r3535, %r3534, 4;
	add.s32 	%r3536, %r3533, %r3535;
	cvt.u64.u16	%rd3220, %rs3;
	shl.b64 	%rd3221, %rd3220, 1;
	add.s64 	%rd3222, %rd3208, %rd3221;
	ld.u16 	%rs1056, [%rd3222];
	cvt.u32.u16	%r3537, %rs1056;
	add.s32 	%r3538, %r3536, %r3537;
	cvt.s64.s32	%rd3223, %r3538;
	shl.b64 	%rd3224, %rd3223, 2;
	add.s64 	%rd3225, %rd9, %rd3224;
	ld.f32 	%f678, [%rd3225];
	cvt.u32.u16	%r3539, %rs1;
	cvt.u32.u16	%r3540, %rs28;
	mul.lo.s32 	%r3541, %r3539, %r3540;
	ld.u16 	%rs1057, [%SP+42];
	cvt.u32.u16	%r3542, %rs1057;
	mul.lo.s32 	%r3543, %r3542, 5;
	add.s32 	%r3544, %r3541, %r3543;
	cvt.u64.u16	%rd3226, %rs3;
	shl.b64 	%rd3227, %rd3226, 1;
	add.s64 	%rd3228, %rd3208, %rd3227;
	ld.u16 	%rs1058, [%rd3228];
	cvt.u32.u16	%r3545, %rs1058;
	add.s32 	%r3546, %r3544, %r3545;
	cvt.s64.s32	%rd3229, %r3546;
	shl.b64 	%rd3230, %rd3229, 2;
	add.s64 	%rd3231, %rd9, %rd3230;
	ld.f32 	%f679, [%rd3231];
	ld.f32 	%f680, [%SP+372];
	add.u64 	%rd3232, %SP, 816;
	add.u64 	%rd3233, %SP, 828;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3232;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3233;
	.param .b32 param2;
	st.param.f32	[param2+0], %f675;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3205;
	.param .b32 param4;
	st.param.f32	[param4+0], %f676;
	.param .b32 param5;
	st.param.f32	[param5+0], %f677;
	.param .b32 param6;
	st.param.f32	[param6+0], %f678;
	.param .b32 param7;
	st.param.f32	[param7+0], %f679;
	.param .b32 param8;
	st.param.f32	[param8+0], %f680;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 116
tmp984:

BB43_210:
	.loc	1 415 1
	cvt.u32.u16	%r3547, %rs3;
	ld.u16 	%rs1059, [%SP+16];
	cvt.u32.u16	%r3548, %rs1059;
	mul.lo.s32 	%r3549, %r3548, 3;
	add.s32 	%r3550, %r3547, %r3549;
	cvt.s64.s32	%rd3234, %r3550;
	shl.b64 	%rd3235, %rd3234, 1;
	mov.u64 	%rd3236, cBoolModel;
	cvta.const.u64 	%rd3237, %rd3236;
	add.s64 	%rd3238, %rd3237, %rd3235;
	ld.u16 	%rs1060, [%rd3238];
	setp.ne.s16	%p207, %rs1060, 0;
	not.pred 	%p208, %p207;
	@%p208 bra 	BB43_212;
	bra.uni 	BB43_211;

BB43_211:
	.loc	1 415 1
tmp985:
	cvt.ftz.f64.f32	%fd155, %f1920;
	add.f64 	%fd156, %fd155, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f681, %fd156;
	add.u64 	%rd3239, %SP, 340;
	add.s64 	%rd3240, %rd3239, 16;
	cvt.u32.u16	%r3551, %rs1;
	cvt.u32.u16	%r3552, %rs28;
	mul.lo.s32 	%r3553, %r3551, %r3552;
	ld.u16 	%rs1061, [%SP+42];
	cvt.u32.u16	%r3554, %rs1061;
	mul.lo.s32 	%r3555, %r3554, 6;
	add.s32 	%r3556, %r3553, %r3555;
	cvt.u64.u16	%rd3241, %rs3;
	mov.u64 	%rd3242, cSegToComp;
	cvta.const.u64 	%rd3243, %rd3242;
	shl.b64 	%rd3244, %rd3241, 1;
	add.s64 	%rd3245, %rd3243, %rd3244;
	ld.u16 	%rs1062, [%rd3245];
	cvt.u32.u16	%r3557, %rs1062;
	add.s32 	%r3558, %r3556, %r3557;
	cvt.s64.s32	%rd3246, %r3558;
	shl.b64 	%rd3247, %rd3246, 2;
	add.s64 	%rd3248, %rd9, %rd3247;
	ld.f32 	%f682, [%rd3248];
	cvt.u32.u16	%r3559, %rs1;
	cvt.u32.u16	%r3560, %rs28;
	mul.lo.s32 	%r3561, %r3559, %r3560;
	ld.u16 	%rs1063, [%SP+42];
	cvt.u32.u16	%r3562, %rs1063;
	mul.lo.s32 	%r3563, %r3562, 7;
	add.s32 	%r3564, %r3561, %r3563;
	cvt.u64.u16	%rd3249, %rs3;
	shl.b64 	%rd3250, %rd3249, 1;
	add.s64 	%rd3251, %rd3243, %rd3250;
	ld.u16 	%rs1064, [%rd3251];
	cvt.u32.u16	%r3565, %rs1064;
	add.s32 	%r3566, %r3564, %r3565;
	cvt.s64.s32	%rd3252, %r3566;
	shl.b64 	%rd3253, %rd3252, 2;
	add.s64 	%rd3254, %rd9, %rd3253;
	ld.f32 	%f683, [%rd3254];
	cvt.u32.u16	%r3567, %rs1;
	cvt.u32.u16	%r3568, %rs28;
	mul.lo.s32 	%r3569, %r3567, %r3568;
	ld.u16 	%rs1065, [%SP+42];
	cvt.u32.u16	%r3570, %rs1065;
	mul.lo.s32 	%r3571, %r3570, 8;
	add.s32 	%r3572, %r3569, %r3571;
	cvt.u64.u16	%rd3255, %rs3;
	shl.b64 	%rd3256, %rd3255, 1;
	add.s64 	%rd3257, %rd3243, %rd3256;
	ld.u16 	%rs1066, [%rd3257];
	cvt.u32.u16	%r3573, %rs1066;
	add.s32 	%r3574, %r3572, %r3573;
	cvt.s64.s32	%rd3258, %r3574;
	shl.b64 	%rd3259, %rd3258, 2;
	add.s64 	%rd3260, %rd9, %rd3259;
	ld.f32 	%f684, [%rd3260];
	cvt.u32.u16	%r3575, %rs1;
	cvt.u32.u16	%r3576, %rs28;
	mul.lo.s32 	%r3577, %r3575, %r3576;
	ld.u16 	%rs1067, [%SP+42];
	cvt.u32.u16	%r3578, %rs1067;
	mul.lo.s32 	%r3579, %r3578, 9;
	add.s32 	%r3580, %r3577, %r3579;
	cvt.u64.u16	%rd3261, %rs3;
	shl.b64 	%rd3262, %rd3261, 1;
	add.s64 	%rd3263, %rd3243, %rd3262;
	ld.u16 	%rs1068, [%rd3263];
	cvt.u32.u16	%r3581, %rs1068;
	add.s32 	%r3582, %r3580, %r3581;
	cvt.s64.s32	%rd3264, %r3582;
	shl.b64 	%rd3265, %rd3264, 2;
	add.s64 	%rd3266, %rd9, %rd3265;
	ld.f32 	%f685, [%rd3266];
	cvt.u32.u16	%r3583, %rs1;
	cvt.u32.u16	%r3584, %rs28;
	mul.lo.s32 	%r3585, %r3583, %r3584;
	ld.u16 	%rs1069, [%SP+42];
	cvt.u32.u16	%r3586, %rs1069;
	mul.lo.s32 	%r3587, %r3586, 10;
	add.s32 	%r3588, %r3585, %r3587;
	cvt.u64.u16	%rd3267, %rs3;
	shl.b64 	%rd3268, %rd3267, 1;
	add.s64 	%rd3269, %rd3243, %rd3268;
	ld.u16 	%rs1070, [%rd3269];
	cvt.u32.u16	%r3589, %rs1070;
	add.s32 	%r3590, %r3588, %r3589;
	cvt.s64.s32	%rd3270, %r3590;
	shl.b64 	%rd3271, %rd3270, 2;
	add.s64 	%rd3272, %rd9, %rd3271;
	ld.f32 	%f686, [%rd3272];
	add.u64 	%rd3273, %SP, 816;
	add.u64 	%rd3274, %SP, 828;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3273;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3274;
	.param .b32 param2;
	st.param.f32	[param2+0], %f681;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3240;
	.param .b32 param4;
	st.param.f32	[param4+0], %f682;
	.param .b32 param5;
	st.param.f32	[param5+0], %f683;
	.param .b32 param6;
	st.param.f32	[param6+0], %f684;
	.param .b32 param7;
	st.param.f32	[param7+0], %f685;
	.param .b32 param8;
	st.param.f32	[param8+0], %f686;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 117
tmp986:

BB43_212:
	.loc	1 415 1
	cvt.u32.u16	%r3591, %rs3;
	ld.u16 	%rs1071, [%SP+16];
	cvt.u32.u16	%r3592, %rs1071;
	mul.lo.s32 	%r3593, %r3592, 4;
	add.s32 	%r3594, %r3591, %r3593;
	cvt.s64.s32	%rd3275, %r3594;
	shl.b64 	%rd3276, %rd3275, 1;
	mov.u64 	%rd3277, cBoolModel;
	cvta.const.u64 	%rd3278, %rd3277;
	add.s64 	%rd3279, %rd3278, %rd3276;
	ld.u16 	%rs1072, [%rd3279];
	setp.ne.s16	%p209, %rs1072, 0;
	not.pred 	%p210, %p209;
	@%p210 bra 	BB43_214;
	bra.uni 	BB43_213;

BB43_213:
	.loc	1 415 1
tmp987:
	cvt.ftz.f64.f32	%fd157, %f1920;
	add.f64 	%fd158, %fd157, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f687, %fd158;
	add.u64 	%rd3280, %SP, 340;
	add.s64 	%rd3281, %rd3280, 20;
	cvt.u32.u16	%r3595, %rs1;
	cvt.u32.u16	%r3596, %rs28;
	mul.lo.s32 	%r3597, %r3595, %r3596;
	ld.u16 	%rs1073, [%SP+42];
	cvt.u32.u16	%r3598, %rs1073;
	mul.lo.s32 	%r3599, %r3598, 11;
	add.s32 	%r3600, %r3597, %r3599;
	cvt.u64.u16	%rd3282, %rs3;
	mov.u64 	%rd3283, cSegToComp;
	cvta.const.u64 	%rd3284, %rd3283;
	shl.b64 	%rd3285, %rd3282, 1;
	add.s64 	%rd3286, %rd3284, %rd3285;
	ld.u16 	%rs1074, [%rd3286];
	cvt.u32.u16	%r3601, %rs1074;
	add.s32 	%r3602, %r3600, %r3601;
	cvt.s64.s32	%rd3287, %r3602;
	shl.b64 	%rd3288, %rd3287, 2;
	add.s64 	%rd3289, %rd9, %rd3288;
	ld.f32 	%f688, [%rd3289];
	cvt.u32.u16	%r3603, %rs1;
	cvt.u32.u16	%r3604, %rs28;
	mul.lo.s32 	%r3605, %r3603, %r3604;
	ld.u16 	%rs1075, [%SP+42];
	cvt.u32.u16	%r3606, %rs1075;
	mul.lo.s32 	%r3607, %r3606, 12;
	add.s32 	%r3608, %r3605, %r3607;
	cvt.u64.u16	%rd3290, %rs3;
	shl.b64 	%rd3291, %rd3290, 1;
	add.s64 	%rd3292, %rd3284, %rd3291;
	ld.u16 	%rs1076, [%rd3292];
	cvt.u32.u16	%r3609, %rs1076;
	add.s32 	%r3610, %r3608, %r3609;
	cvt.s64.s32	%rd3293, %r3610;
	shl.b64 	%rd3294, %rd3293, 2;
	add.s64 	%rd3295, %rd9, %rd3294;
	ld.f32 	%f689, [%rd3295];
	cvt.u32.u16	%r3611, %rs1;
	cvt.u32.u16	%r3612, %rs28;
	mul.lo.s32 	%r3613, %r3611, %r3612;
	ld.u16 	%rs1077, [%SP+42];
	cvt.u32.u16	%r3614, %rs1077;
	mul.lo.s32 	%r3615, %r3614, 13;
	add.s32 	%r3616, %r3613, %r3615;
	cvt.u64.u16	%rd3296, %rs3;
	shl.b64 	%rd3297, %rd3296, 1;
	add.s64 	%rd3298, %rd3284, %rd3297;
	ld.u16 	%rs1078, [%rd3298];
	cvt.u32.u16	%r3617, %rs1078;
	add.s32 	%r3618, %r3616, %r3617;
	cvt.s64.s32	%rd3299, %r3618;
	shl.b64 	%rd3300, %rd3299, 2;
	add.s64 	%rd3301, %rd9, %rd3300;
	ld.f32 	%f690, [%rd3301];
	cvt.u32.u16	%r3619, %rs1;
	cvt.u32.u16	%r3620, %rs28;
	mul.lo.s32 	%r3621, %r3619, %r3620;
	ld.u16 	%rs1079, [%SP+42];
	cvt.u32.u16	%r3622, %rs1079;
	mul.lo.s32 	%r3623, %r3622, 14;
	add.s32 	%r3624, %r3621, %r3623;
	cvt.u64.u16	%rd3302, %rs3;
	shl.b64 	%rd3303, %rd3302, 1;
	add.s64 	%rd3304, %rd3284, %rd3303;
	ld.u16 	%rs1080, [%rd3304];
	cvt.u32.u16	%r3625, %rs1080;
	add.s32 	%r3626, %r3624, %r3625;
	cvt.s64.s32	%rd3305, %r3626;
	shl.b64 	%rd3306, %rd3305, 2;
	add.s64 	%rd3307, %rd9, %rd3306;
	ld.f32 	%f691, [%rd3307];
	cvt.u32.u16	%r3627, %rs1;
	cvt.u32.u16	%r3628, %rs28;
	mul.lo.s32 	%r3629, %r3627, %r3628;
	ld.u16 	%rs1081, [%SP+42];
	cvt.u32.u16	%r3630, %rs1081;
	mul.lo.s32 	%r3631, %r3630, 15;
	add.s32 	%r3632, %r3629, %r3631;
	cvt.u64.u16	%rd3308, %rs3;
	shl.b64 	%rd3309, %rd3308, 1;
	add.s64 	%rd3310, %rd3284, %rd3309;
	ld.u16 	%rs1082, [%rd3310];
	cvt.u32.u16	%r3633, %rs1082;
	add.s32 	%r3634, %r3632, %r3633;
	cvt.s64.s32	%rd3311, %r3634;
	shl.b64 	%rd3312, %rd3311, 2;
	add.s64 	%rd3313, %rd9, %rd3312;
	ld.f32 	%f692, [%rd3313];
	add.u64 	%rd3314, %SP, 816;
	add.u64 	%rd3315, %SP, 828;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3314;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3315;
	.param .b32 param2;
	st.param.f32	[param2+0], %f687;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3281;
	.param .b32 param4;
	st.param.f32	[param4+0], %f688;
	.param .b32 param5;
	st.param.f32	[param5+0], %f689;
	.param .b32 param6;
	st.param.f32	[param6+0], %f690;
	.param .b32 param7;
	st.param.f32	[param7+0], %f691;
	.param .b32 param8;
	st.param.f32	[param8+0], %f692;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 118
tmp988:

BB43_214:
	.loc	1 415 1
	cvt.u32.u16	%r3635, %rs3;
	ld.u16 	%rs1083, [%SP+16];
	cvt.u32.u16	%r3636, %rs1083;
	mul.lo.s32 	%r3637, %r3636, 5;
	add.s32 	%r3638, %r3635, %r3637;
	cvt.s64.s32	%rd3316, %r3638;
	shl.b64 	%rd3317, %rd3316, 1;
	mov.u64 	%rd3318, cBoolModel;
	cvta.const.u64 	%rd3319, %rd3318;
	add.s64 	%rd3320, %rd3319, %rd3317;
	ld.u16 	%rs1084, [%rd3320];
	setp.ne.s16	%p211, %rs1084, 0;
	not.pred 	%p212, %p211;
	@%p212 bra 	BB43_216;
	bra.uni 	BB43_215;

BB43_215:
	.loc	1 415 1
tmp989:
	cvt.ftz.f64.f32	%fd159, %f1920;
	add.f64 	%fd160, %fd159, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f693, %fd160;
	add.u64 	%rd3321, %SP, 340;
	add.s64 	%rd3322, %rd3321, 24;
	add.s64 	%rd3323, %rd3321, 28;
	cvt.u32.u16	%r3639, %rs1;
	cvt.u32.u16	%r3640, %rs28;
	mul.lo.s32 	%r3641, %r3639, %r3640;
	ld.u16 	%rs1085, [%SP+42];
	cvt.u32.u16	%r3642, %rs1085;
	mul.lo.s32 	%r3643, %r3642, 16;
	add.s32 	%r3644, %r3641, %r3643;
	cvt.u64.u16	%rd3324, %rs3;
	mov.u64 	%rd3325, cSegToComp;
	cvta.const.u64 	%rd3326, %rd3325;
	shl.b64 	%rd3327, %rd3324, 1;
	add.s64 	%rd3328, %rd3326, %rd3327;
	ld.u16 	%rs1086, [%rd3328];
	cvt.u32.u16	%r3645, %rs1086;
	add.s32 	%r3646, %r3644, %r3645;
	cvt.s64.s32	%rd3329, %r3646;
	shl.b64 	%rd3330, %rd3329, 2;
	add.s64 	%rd3331, %rd9, %rd3330;
	ld.f32 	%f694, [%rd3331];
	cvt.u32.u16	%r3647, %rs1;
	cvt.u32.u16	%r3648, %rs28;
	mul.lo.s32 	%r3649, %r3647, %r3648;
	ld.u16 	%rs1087, [%SP+42];
	cvt.u32.u16	%r3650, %rs1087;
	mul.lo.s32 	%r3651, %r3650, 17;
	add.s32 	%r3652, %r3649, %r3651;
	cvt.u64.u16	%rd3332, %rs3;
	shl.b64 	%rd3333, %rd3332, 1;
	add.s64 	%rd3334, %rd3326, %rd3333;
	ld.u16 	%rs1088, [%rd3334];
	cvt.u32.u16	%r3653, %rs1088;
	add.s32 	%r3654, %r3652, %r3653;
	cvt.s64.s32	%rd3335, %r3654;
	shl.b64 	%rd3336, %rd3335, 2;
	add.s64 	%rd3337, %rd9, %rd3336;
	ld.f32 	%f695, [%rd3337];
	cvt.u32.u16	%r3655, %rs1;
	cvt.u32.u16	%r3656, %rs28;
	mul.lo.s32 	%r3657, %r3655, %r3656;
	ld.u16 	%rs1089, [%SP+42];
	cvt.u32.u16	%r3658, %rs1089;
	mul.lo.s32 	%r3659, %r3658, 18;
	add.s32 	%r3660, %r3657, %r3659;
	cvt.u64.u16	%rd3338, %rs3;
	shl.b64 	%rd3339, %rd3338, 1;
	add.s64 	%rd3340, %rd3326, %rd3339;
	ld.u16 	%rs1090, [%rd3340];
	cvt.u32.u16	%r3661, %rs1090;
	add.s32 	%r3662, %r3660, %r3661;
	cvt.s64.s32	%rd3341, %r3662;
	shl.b64 	%rd3342, %rd3341, 2;
	add.s64 	%rd3343, %rd9, %rd3342;
	ld.f32 	%f696, [%rd3343];
	cvt.u32.u16	%r3663, %rs1;
	cvt.u32.u16	%r3664, %rs28;
	mul.lo.s32 	%r3665, %r3663, %r3664;
	ld.u16 	%rs1091, [%SP+42];
	cvt.u32.u16	%r3666, %rs1091;
	mul.lo.s32 	%r3667, %r3666, 19;
	add.s32 	%r3668, %r3665, %r3667;
	cvt.u64.u16	%rd3344, %rs3;
	shl.b64 	%rd3345, %rd3344, 1;
	add.s64 	%rd3346, %rd3326, %rd3345;
	ld.u16 	%rs1092, [%rd3346];
	cvt.u32.u16	%r3669, %rs1092;
	add.s32 	%r3670, %r3668, %r3669;
	cvt.s64.s32	%rd3347, %r3670;
	shl.b64 	%rd3348, %rd3347, 2;
	add.s64 	%rd3349, %rd9, %rd3348;
	ld.f32 	%f697, [%rd3349];
	cvt.u32.u16	%r3671, %rs1;
	cvt.u32.u16	%r3672, %rs28;
	mul.lo.s32 	%r3673, %r3671, %r3672;
	ld.u16 	%rs1093, [%SP+42];
	cvt.u32.u16	%r3674, %rs1093;
	mul.lo.s32 	%r3675, %r3674, 20;
	add.s32 	%r3676, %r3673, %r3675;
	cvt.u64.u16	%rd3350, %rs3;
	shl.b64 	%rd3351, %rd3350, 1;
	add.s64 	%rd3352, %rd3326, %rd3351;
	ld.u16 	%rs1094, [%rd3352];
	cvt.u32.u16	%r3677, %rs1094;
	add.s32 	%r3678, %r3676, %r3677;
	cvt.s64.s32	%rd3353, %r3678;
	shl.b64 	%rd3354, %rd3353, 2;
	add.s64 	%rd3355, %rd9, %rd3354;
	ld.f32 	%f698, [%rd3355];
	cvt.u32.u16	%r3679, %rs1;
	cvt.u32.u16	%r3680, %rs28;
	mul.lo.s32 	%r3681, %r3679, %r3680;
	ld.u16 	%rs1095, [%SP+42];
	cvt.u32.u16	%r3682, %rs1095;
	mul.lo.s32 	%r3683, %r3682, 21;
	add.s32 	%r3684, %r3681, %r3683;
	cvt.u64.u16	%rd3356, %rs3;
	shl.b64 	%rd3357, %rd3356, 1;
	add.s64 	%rd3358, %rd3326, %rd3357;
	ld.u16 	%rs1096, [%rd3358];
	cvt.u32.u16	%r3685, %rs1096;
	add.s32 	%r3686, %r3684, %r3685;
	cvt.s64.s32	%rd3359, %r3686;
	shl.b64 	%rd3360, %rd3359, 2;
	add.s64 	%rd3361, %rd9, %rd3360;
	ld.f32 	%f699, [%rd3361];
	cvt.u32.u16	%r3687, %rs1;
	cvt.u32.u16	%r3688, %rs28;
	mul.lo.s32 	%r3689, %r3687, %r3688;
	ld.u16 	%rs1097, [%SP+42];
	cvt.u32.u16	%r3690, %rs1097;
	mul.lo.s32 	%r3691, %r3690, 22;
	add.s32 	%r3692, %r3689, %r3691;
	cvt.u64.u16	%rd3362, %rs3;
	shl.b64 	%rd3363, %rd3362, 1;
	add.s64 	%rd3364, %rd3326, %rd3363;
	ld.u16 	%rs1098, [%rd3364];
	cvt.u32.u16	%r3693, %rs1098;
	add.s32 	%r3694, %r3692, %r3693;
	cvt.s64.s32	%rd3365, %r3694;
	shl.b64 	%rd3366, %rd3365, 2;
	add.s64 	%rd3367, %rd9, %rd3366;
	ld.f32 	%f700, [%rd3367];
	cvt.u32.u16	%r3695, %rs1;
	cvt.u32.u16	%r3696, %rs28;
	mul.lo.s32 	%r3697, %r3695, %r3696;
	ld.u16 	%rs1099, [%SP+42];
	cvt.u32.u16	%r3698, %rs1099;
	mul.lo.s32 	%r3699, %r3698, 23;
	add.s32 	%r3700, %r3697, %r3699;
	cvt.u64.u16	%rd3368, %rs3;
	shl.b64 	%rd3369, %rd3368, 1;
	add.s64 	%rd3370, %rd3326, %rd3369;
	ld.u16 	%rs1100, [%rd3370];
	cvt.u32.u16	%r3701, %rs1100;
	add.s32 	%r3702, %r3700, %r3701;
	cvt.s64.s32	%rd3371, %r3702;
	shl.b64 	%rd3372, %rd3371, 2;
	add.s64 	%rd3373, %rd9, %rd3372;
	ld.f32 	%f701, [%rd3373];
	cvt.u32.u16	%r3703, %rs1;
	cvt.u32.u16	%r3704, %rs28;
	mul.lo.s32 	%r3705, %r3703, %r3704;
	ld.u16 	%rs1101, [%SP+42];
	cvt.u32.u16	%r3706, %rs1101;
	mul.lo.s32 	%r3707, %r3706, 24;
	add.s32 	%r3708, %r3705, %r3707;
	cvt.u64.u16	%rd3374, %rs3;
	shl.b64 	%rd3375, %rd3374, 1;
	add.s64 	%rd3376, %rd3326, %rd3375;
	ld.u16 	%rs1102, [%rd3376];
	cvt.u32.u16	%r3709, %rs1102;
	add.s32 	%r3710, %r3708, %r3709;
	cvt.s64.s32	%rd3377, %r3710;
	shl.b64 	%rd3378, %rd3377, 2;
	add.s64 	%rd3379, %rd9, %rd3378;
	ld.f32 	%f702, [%rd3379];
	cvt.u32.u16	%r3711, %rs1;
	cvt.u32.u16	%r3712, %rs28;
	mul.lo.s32 	%r3713, %r3711, %r3712;
	ld.u16 	%rs1103, [%SP+42];
	cvt.u32.u16	%r3714, %rs1103;
	mul.lo.s32 	%r3715, %r3714, 25;
	add.s32 	%r3716, %r3713, %r3715;
	cvt.u64.u16	%rd3380, %rs3;
	shl.b64 	%rd3381, %rd3380, 1;
	add.s64 	%rd3382, %rd3326, %rd3381;
	ld.u16 	%rs1104, [%rd3382];
	cvt.u32.u16	%r3717, %rs1104;
	add.s32 	%r3718, %r3716, %r3717;
	cvt.s64.s32	%rd3383, %r3718;
	shl.b64 	%rd3384, %rd3383, 2;
	add.s64 	%rd3385, %rd9, %rd3384;
	ld.f32 	%f703, [%rd3385];
	cvt.u32.u16	%r3719, %rs1;
	cvt.u32.u16	%r3720, %rs28;
	mul.lo.s32 	%r3721, %r3719, %r3720;
	ld.u16 	%rs1105, [%SP+42];
	cvt.u32.u16	%r3722, %rs1105;
	mul.lo.s32 	%r3723, %r3722, 26;
	add.s32 	%r3724, %r3721, %r3723;
	cvt.u64.u16	%rd3386, %rs3;
	shl.b64 	%rd3387, %rd3386, 1;
	add.s64 	%rd3388, %rd3326, %rd3387;
	ld.u16 	%rs1106, [%rd3388];
	cvt.u32.u16	%r3725, %rs1106;
	add.s32 	%r3726, %r3724, %r3725;
	cvt.s64.s32	%rd3389, %r3726;
	shl.b64 	%rd3390, %rd3389, 2;
	add.s64 	%rd3391, %rd9, %rd3390;
	ld.f32 	%f704, [%rd3391];
	cvt.u32.u16	%r3727, %rs1;
	cvt.u32.u16	%r3728, %rs28;
	mul.lo.s32 	%r3729, %r3727, %r3728;
	ld.u16 	%rs1107, [%SP+42];
	cvt.u32.u16	%r3730, %rs1107;
	mul.lo.s32 	%r3731, %r3730, 27;
	add.s32 	%r3732, %r3729, %r3731;
	cvt.u64.u16	%rd3392, %rs3;
	shl.b64 	%rd3393, %rd3392, 1;
	add.s64 	%rd3394, %rd3326, %rd3393;
	ld.u16 	%rs1108, [%rd3394];
	cvt.u32.u16	%r3733, %rs1108;
	add.s32 	%r3734, %r3732, %r3733;
	cvt.s64.s32	%rd3395, %r3734;
	shl.b64 	%rd3396, %rd3395, 2;
	add.s64 	%rd3397, %rd9, %rd3396;
	ld.f32 	%f705, [%rd3397];
	add.u64 	%rd3398, %SP, 816;
	add.u64 	%rd3399, %SP, 828;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3398;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3399;
	.param .b32 param2;
	st.param.f32	[param2+0], %f693;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3322;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3323;
	.param .b32 param5;
	st.param.f32	[param5+0], %f694;
	.param .b32 param6;
	st.param.f32	[param6+0], %f695;
	.param .b32 param7;
	st.param.f32	[param7+0], %f696;
	.param .b32 param8;
	st.param.f32	[param8+0], %f697;
	.param .b32 param9;
	st.param.f32	[param9+0], %f698;
	.param .b32 param10;
	st.param.f32	[param10+0], %f699;
	.param .b32 param11;
	st.param.f32	[param11+0], %f700;
	.param .b32 param12;
	st.param.f32	[param12+0], %f701;
	.param .b32 param13;
	st.param.f32	[param13+0], %f702;
	.param .b32 param14;
	st.param.f32	[param14+0], %f703;
	.param .b32 param15;
	st.param.f32	[param15+0], %f704;
	.param .b32 param16;
	st.param.f32	[param16+0], %f705;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 119
tmp990:

BB43_216:
	.loc	1 415 1
	cvt.u32.u16	%r3735, %rs4;
	ld.u16 	%rs1109, [%SP+16];
	cvt.u32.u16	%r3736, %rs1109;
	mul.lo.s32 	%r3737, %r3736, 0;
	add.s32 	%r3738, %r3735, %r3737;
	cvt.s64.s32	%rd3400, %r3738;
	shl.b64 	%rd3401, %rd3400, 1;
	mov.u64 	%rd3402, cBoolModel;
	cvta.const.u64 	%rd3403, %rd3402;
	add.s64 	%rd3404, %rd3403, %rd3401;
	ld.u16 	%rs1110, [%rd3404];
	setp.ne.s16	%p213, %rs1110, 0;
	not.pred 	%p214, %p213;
	@%p214 bra 	BB43_218;
	bra.uni 	BB43_217;

BB43_217:
	.loc	1 415 1
tmp991:
	cvt.ftz.f64.f32	%fd161, %f1922;
	add.f64 	%fd162, %fd161, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f706, %fd162;
	add.u64 	%rd3405, %SP, 380;
	add.s64 	%rd3406, %rd3405, 4;
	cvt.u32.u16	%r3739, %rs1;
	cvt.u32.u16	%r3740, %rs28;
	mul.lo.s32 	%r3741, %r3739, %r3740;
	ld.u16 	%rs1111, [%SP+42];
	cvt.u32.u16	%r3742, %rs1111;
	mul.lo.s32 	%r3743, %r3742, 0;
	add.s32 	%r3744, %r3741, %r3743;
	cvt.u64.u16	%rd3407, %rs4;
	mov.u64 	%rd3408, cSegToComp;
	cvta.const.u64 	%rd3409, %rd3408;
	shl.b64 	%rd3410, %rd3407, 1;
	add.s64 	%rd3411, %rd3409, %rd3410;
	ld.u16 	%rs1112, [%rd3411];
	cvt.u32.u16	%r3745, %rs1112;
	add.s32 	%r3746, %r3744, %r3745;
	cvt.s64.s32	%rd3412, %r3746;
	shl.b64 	%rd3413, %rd3412, 2;
	add.s64 	%rd3414, %rd9, %rd3413;
	ld.f32 	%f707, [%rd3414];
	cvt.u32.u16	%r3747, %rs1;
	cvt.u32.u16	%r3748, %rs28;
	mul.lo.s32 	%r3749, %r3747, %r3748;
	ld.u16 	%rs1113, [%SP+42];
	cvt.u32.u16	%r3750, %rs1113;
	mul.lo.s32 	%r3751, %r3750, 1;
	add.s32 	%r3752, %r3749, %r3751;
	cvt.u64.u16	%rd3415, %rs4;
	shl.b64 	%rd3416, %rd3415, 1;
	add.s64 	%rd3417, %rd3409, %rd3416;
	ld.u16 	%rs1114, [%rd3417];
	cvt.u32.u16	%r3753, %rs1114;
	add.s32 	%r3754, %r3752, %r3753;
	cvt.s64.s32	%rd3418, %r3754;
	shl.b64 	%rd3419, %rd3418, 2;
	add.s64 	%rd3420, %rd9, %rd3419;
	ld.f32 	%f708, [%rd3420];
	ld.f32 	%f709, [%SP+412];
	add.s64 	%rd3421, %rd3405, 36;
	add.u64 	%rd3422, %SP, 840;
	add.u64 	%rd3423, %SP, 852;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3422;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3423;
	.param .b32 param2;
	st.param.f32	[param2+0], %f706;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3405;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3406;
	.param .b32 param5;
	st.param.f32	[param5+0], %f707;
	.param .b32 param6;
	st.param.f32	[param6+0], %f708;
	.param .b32 param7;
	st.param.f32	[param7+0], %f709;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3421;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 120
tmp992:

BB43_218:
	.loc	1 415 1
	cvt.u32.u16	%r3755, %rs4;
	ld.u16 	%rs1115, [%SP+16];
	cvt.u32.u16	%r3756, %rs1115;
	mul.lo.s32 	%r3757, %r3756, 1;
	add.s32 	%r3758, %r3755, %r3757;
	cvt.s64.s32	%rd3424, %r3758;
	shl.b64 	%rd3425, %rd3424, 1;
	mov.u64 	%rd3426, cBoolModel;
	cvta.const.u64 	%rd3427, %rd3426;
	add.s64 	%rd3428, %rd3427, %rd3425;
	ld.u16 	%rs1116, [%rd3428];
	setp.ne.s16	%p215, %rs1116, 0;
	not.pred 	%p216, %p215;
	@%p216 bra 	BB43_220;
	bra.uni 	BB43_219;

BB43_219:
	.loc	1 415 1
tmp993:
	cvt.ftz.f64.f32	%fd163, %f1922;
	add.f64 	%fd164, %fd163, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f710, %fd164;
	add.u64 	%rd3429, %SP, 380;
	add.s64 	%rd3430, %rd3429, 8;
	ld.f32 	%f711, [%SP+416];
	add.s64 	%rd3431, %rd3429, 32;
	add.u64 	%rd3432, %SP, 840;
	add.u64 	%rd3433, %SP, 852;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3432;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3433;
	.param .b32 param2;
	st.param.f32	[param2+0], %f710;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3430;
	.param .b32 param4;
	st.param.f32	[param4+0], %f711;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3431;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 121
tmp994:

BB43_220:
	.loc	1 415 1
	cvt.u32.u16	%r3759, %rs4;
	ld.u16 	%rs1117, [%SP+16];
	cvt.u32.u16	%r3760, %rs1117;
	mul.lo.s32 	%r3761, %r3760, 2;
	add.s32 	%r3762, %r3759, %r3761;
	cvt.s64.s32	%rd3434, %r3762;
	shl.b64 	%rd3435, %rd3434, 1;
	mov.u64 	%rd3436, cBoolModel;
	cvta.const.u64 	%rd3437, %rd3436;
	add.s64 	%rd3438, %rd3437, %rd3435;
	ld.u16 	%rs1118, [%rd3438];
	setp.ne.s16	%p217, %rs1118, 0;
	not.pred 	%p218, %p217;
	@%p218 bra 	BB43_222;
	bra.uni 	BB43_221;

BB43_221:
	.loc	1 415 1
tmp995:
	cvt.ftz.f64.f32	%fd165, %f1922;
	add.f64 	%fd166, %fd165, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f712, %fd166;
	add.u64 	%rd3439, %SP, 380;
	add.s64 	%rd3440, %rd3439, 12;
	cvt.u32.u16	%r3763, %rs1;
	cvt.u32.u16	%r3764, %rs28;
	mul.lo.s32 	%r3765, %r3763, %r3764;
	ld.u16 	%rs1119, [%SP+42];
	cvt.u32.u16	%r3766, %rs1119;
	mul.lo.s32 	%r3767, %r3766, 2;
	add.s32 	%r3768, %r3765, %r3767;
	cvt.u64.u16	%rd3441, %rs4;
	mov.u64 	%rd3442, cSegToComp;
	cvta.const.u64 	%rd3443, %rd3442;
	shl.b64 	%rd3444, %rd3441, 1;
	add.s64 	%rd3445, %rd3443, %rd3444;
	ld.u16 	%rs1120, [%rd3445];
	cvt.u32.u16	%r3769, %rs1120;
	add.s32 	%r3770, %r3768, %r3769;
	cvt.s64.s32	%rd3446, %r3770;
	shl.b64 	%rd3447, %rd3446, 2;
	add.s64 	%rd3448, %rd9, %rd3447;
	ld.f32 	%f713, [%rd3448];
	cvt.u32.u16	%r3771, %rs1;
	cvt.u32.u16	%r3772, %rs28;
	mul.lo.s32 	%r3773, %r3771, %r3772;
	ld.u16 	%rs1121, [%SP+42];
	cvt.u32.u16	%r3774, %rs1121;
	mul.lo.s32 	%r3775, %r3774, 3;
	add.s32 	%r3776, %r3773, %r3775;
	cvt.u64.u16	%rd3449, %rs4;
	shl.b64 	%rd3450, %rd3449, 1;
	add.s64 	%rd3451, %rd3443, %rd3450;
	ld.u16 	%rs1122, [%rd3451];
	cvt.u32.u16	%r3777, %rs1122;
	add.s32 	%r3778, %r3776, %r3777;
	cvt.s64.s32	%rd3452, %r3778;
	shl.b64 	%rd3453, %rd3452, 2;
	add.s64 	%rd3454, %rd9, %rd3453;
	ld.f32 	%f714, [%rd3454];
	cvt.u32.u16	%r3779, %rs1;
	cvt.u32.u16	%r3780, %rs28;
	mul.lo.s32 	%r3781, %r3779, %r3780;
	ld.u16 	%rs1123, [%SP+42];
	cvt.u32.u16	%r3782, %rs1123;
	mul.lo.s32 	%r3783, %r3782, 4;
	add.s32 	%r3784, %r3781, %r3783;
	cvt.u64.u16	%rd3455, %rs4;
	shl.b64 	%rd3456, %rd3455, 1;
	add.s64 	%rd3457, %rd3443, %rd3456;
	ld.u16 	%rs1124, [%rd3457];
	cvt.u32.u16	%r3785, %rs1124;
	add.s32 	%r3786, %r3784, %r3785;
	cvt.s64.s32	%rd3458, %r3786;
	shl.b64 	%rd3459, %rd3458, 2;
	add.s64 	%rd3460, %rd9, %rd3459;
	ld.f32 	%f715, [%rd3460];
	cvt.u32.u16	%r3787, %rs1;
	cvt.u32.u16	%r3788, %rs28;
	mul.lo.s32 	%r3789, %r3787, %r3788;
	ld.u16 	%rs1125, [%SP+42];
	cvt.u32.u16	%r3790, %rs1125;
	mul.lo.s32 	%r3791, %r3790, 5;
	add.s32 	%r3792, %r3789, %r3791;
	cvt.u64.u16	%rd3461, %rs4;
	shl.b64 	%rd3462, %rd3461, 1;
	add.s64 	%rd3463, %rd3443, %rd3462;
	ld.u16 	%rs1126, [%rd3463];
	cvt.u32.u16	%r3793, %rs1126;
	add.s32 	%r3794, %r3792, %r3793;
	cvt.s64.s32	%rd3464, %r3794;
	shl.b64 	%rd3465, %rd3464, 2;
	add.s64 	%rd3466, %rd9, %rd3465;
	ld.f32 	%f716, [%rd3466];
	ld.f32 	%f717, [%SP+412];
	add.u64 	%rd3467, %SP, 840;
	add.u64 	%rd3468, %SP, 852;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3467;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3468;
	.param .b32 param2;
	st.param.f32	[param2+0], %f712;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3440;
	.param .b32 param4;
	st.param.f32	[param4+0], %f713;
	.param .b32 param5;
	st.param.f32	[param5+0], %f714;
	.param .b32 param6;
	st.param.f32	[param6+0], %f715;
	.param .b32 param7;
	st.param.f32	[param7+0], %f716;
	.param .b32 param8;
	st.param.f32	[param8+0], %f717;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 122
tmp996:

BB43_222:
	.loc	1 415 1
	cvt.u32.u16	%r3795, %rs4;
	ld.u16 	%rs1127, [%SP+16];
	cvt.u32.u16	%r3796, %rs1127;
	mul.lo.s32 	%r3797, %r3796, 3;
	add.s32 	%r3798, %r3795, %r3797;
	cvt.s64.s32	%rd3469, %r3798;
	shl.b64 	%rd3470, %rd3469, 1;
	mov.u64 	%rd3471, cBoolModel;
	cvta.const.u64 	%rd3472, %rd3471;
	add.s64 	%rd3473, %rd3472, %rd3470;
	ld.u16 	%rs1128, [%rd3473];
	setp.ne.s16	%p219, %rs1128, 0;
	not.pred 	%p220, %p219;
	@%p220 bra 	BB43_224;
	bra.uni 	BB43_223;

BB43_223:
	.loc	1 415 1
tmp997:
	cvt.ftz.f64.f32	%fd167, %f1922;
	add.f64 	%fd168, %fd167, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f718, %fd168;
	add.u64 	%rd3474, %SP, 380;
	add.s64 	%rd3475, %rd3474, 16;
	cvt.u32.u16	%r3799, %rs1;
	cvt.u32.u16	%r3800, %rs28;
	mul.lo.s32 	%r3801, %r3799, %r3800;
	ld.u16 	%rs1129, [%SP+42];
	cvt.u32.u16	%r3802, %rs1129;
	mul.lo.s32 	%r3803, %r3802, 6;
	add.s32 	%r3804, %r3801, %r3803;
	cvt.u64.u16	%rd3476, %rs4;
	mov.u64 	%rd3477, cSegToComp;
	cvta.const.u64 	%rd3478, %rd3477;
	shl.b64 	%rd3479, %rd3476, 1;
	add.s64 	%rd3480, %rd3478, %rd3479;
	ld.u16 	%rs1130, [%rd3480];
	cvt.u32.u16	%r3805, %rs1130;
	add.s32 	%r3806, %r3804, %r3805;
	cvt.s64.s32	%rd3481, %r3806;
	shl.b64 	%rd3482, %rd3481, 2;
	add.s64 	%rd3483, %rd9, %rd3482;
	ld.f32 	%f719, [%rd3483];
	cvt.u32.u16	%r3807, %rs1;
	cvt.u32.u16	%r3808, %rs28;
	mul.lo.s32 	%r3809, %r3807, %r3808;
	ld.u16 	%rs1131, [%SP+42];
	cvt.u32.u16	%r3810, %rs1131;
	mul.lo.s32 	%r3811, %r3810, 7;
	add.s32 	%r3812, %r3809, %r3811;
	cvt.u64.u16	%rd3484, %rs4;
	shl.b64 	%rd3485, %rd3484, 1;
	add.s64 	%rd3486, %rd3478, %rd3485;
	ld.u16 	%rs1132, [%rd3486];
	cvt.u32.u16	%r3813, %rs1132;
	add.s32 	%r3814, %r3812, %r3813;
	cvt.s64.s32	%rd3487, %r3814;
	shl.b64 	%rd3488, %rd3487, 2;
	add.s64 	%rd3489, %rd9, %rd3488;
	ld.f32 	%f720, [%rd3489];
	cvt.u32.u16	%r3815, %rs1;
	cvt.u32.u16	%r3816, %rs28;
	mul.lo.s32 	%r3817, %r3815, %r3816;
	ld.u16 	%rs1133, [%SP+42];
	cvt.u32.u16	%r3818, %rs1133;
	mul.lo.s32 	%r3819, %r3818, 8;
	add.s32 	%r3820, %r3817, %r3819;
	cvt.u64.u16	%rd3490, %rs4;
	shl.b64 	%rd3491, %rd3490, 1;
	add.s64 	%rd3492, %rd3478, %rd3491;
	ld.u16 	%rs1134, [%rd3492];
	cvt.u32.u16	%r3821, %rs1134;
	add.s32 	%r3822, %r3820, %r3821;
	cvt.s64.s32	%rd3493, %r3822;
	shl.b64 	%rd3494, %rd3493, 2;
	add.s64 	%rd3495, %rd9, %rd3494;
	ld.f32 	%f721, [%rd3495];
	cvt.u32.u16	%r3823, %rs1;
	cvt.u32.u16	%r3824, %rs28;
	mul.lo.s32 	%r3825, %r3823, %r3824;
	ld.u16 	%rs1135, [%SP+42];
	cvt.u32.u16	%r3826, %rs1135;
	mul.lo.s32 	%r3827, %r3826, 9;
	add.s32 	%r3828, %r3825, %r3827;
	cvt.u64.u16	%rd3496, %rs4;
	shl.b64 	%rd3497, %rd3496, 1;
	add.s64 	%rd3498, %rd3478, %rd3497;
	ld.u16 	%rs1136, [%rd3498];
	cvt.u32.u16	%r3829, %rs1136;
	add.s32 	%r3830, %r3828, %r3829;
	cvt.s64.s32	%rd3499, %r3830;
	shl.b64 	%rd3500, %rd3499, 2;
	add.s64 	%rd3501, %rd9, %rd3500;
	ld.f32 	%f722, [%rd3501];
	cvt.u32.u16	%r3831, %rs1;
	cvt.u32.u16	%r3832, %rs28;
	mul.lo.s32 	%r3833, %r3831, %r3832;
	ld.u16 	%rs1137, [%SP+42];
	cvt.u32.u16	%r3834, %rs1137;
	mul.lo.s32 	%r3835, %r3834, 10;
	add.s32 	%r3836, %r3833, %r3835;
	cvt.u64.u16	%rd3502, %rs4;
	shl.b64 	%rd3503, %rd3502, 1;
	add.s64 	%rd3504, %rd3478, %rd3503;
	ld.u16 	%rs1138, [%rd3504];
	cvt.u32.u16	%r3837, %rs1138;
	add.s32 	%r3838, %r3836, %r3837;
	cvt.s64.s32	%rd3505, %r3838;
	shl.b64 	%rd3506, %rd3505, 2;
	add.s64 	%rd3507, %rd9, %rd3506;
	ld.f32 	%f723, [%rd3507];
	add.u64 	%rd3508, %SP, 840;
	add.u64 	%rd3509, %SP, 852;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3508;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3509;
	.param .b32 param2;
	st.param.f32	[param2+0], %f718;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3475;
	.param .b32 param4;
	st.param.f32	[param4+0], %f719;
	.param .b32 param5;
	st.param.f32	[param5+0], %f720;
	.param .b32 param6;
	st.param.f32	[param6+0], %f721;
	.param .b32 param7;
	st.param.f32	[param7+0], %f722;
	.param .b32 param8;
	st.param.f32	[param8+0], %f723;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 123
tmp998:

BB43_224:
	.loc	1 415 1
	cvt.u32.u16	%r3839, %rs4;
	ld.u16 	%rs1139, [%SP+16];
	cvt.u32.u16	%r3840, %rs1139;
	mul.lo.s32 	%r3841, %r3840, 4;
	add.s32 	%r3842, %r3839, %r3841;
	cvt.s64.s32	%rd3510, %r3842;
	shl.b64 	%rd3511, %rd3510, 1;
	mov.u64 	%rd3512, cBoolModel;
	cvta.const.u64 	%rd3513, %rd3512;
	add.s64 	%rd3514, %rd3513, %rd3511;
	ld.u16 	%rs1140, [%rd3514];
	setp.ne.s16	%p221, %rs1140, 0;
	not.pred 	%p222, %p221;
	@%p222 bra 	BB43_226;
	bra.uni 	BB43_225;

BB43_225:
	.loc	1 415 1
tmp999:
	cvt.ftz.f64.f32	%fd169, %f1922;
	add.f64 	%fd170, %fd169, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f724, %fd170;
	add.u64 	%rd3515, %SP, 380;
	add.s64 	%rd3516, %rd3515, 20;
	cvt.u32.u16	%r3843, %rs1;
	cvt.u32.u16	%r3844, %rs28;
	mul.lo.s32 	%r3845, %r3843, %r3844;
	ld.u16 	%rs1141, [%SP+42];
	cvt.u32.u16	%r3846, %rs1141;
	mul.lo.s32 	%r3847, %r3846, 11;
	add.s32 	%r3848, %r3845, %r3847;
	cvt.u64.u16	%rd3517, %rs4;
	mov.u64 	%rd3518, cSegToComp;
	cvta.const.u64 	%rd3519, %rd3518;
	shl.b64 	%rd3520, %rd3517, 1;
	add.s64 	%rd3521, %rd3519, %rd3520;
	ld.u16 	%rs1142, [%rd3521];
	cvt.u32.u16	%r3849, %rs1142;
	add.s32 	%r3850, %r3848, %r3849;
	cvt.s64.s32	%rd3522, %r3850;
	shl.b64 	%rd3523, %rd3522, 2;
	add.s64 	%rd3524, %rd9, %rd3523;
	ld.f32 	%f725, [%rd3524];
	cvt.u32.u16	%r3851, %rs1;
	cvt.u32.u16	%r3852, %rs28;
	mul.lo.s32 	%r3853, %r3851, %r3852;
	ld.u16 	%rs1143, [%SP+42];
	cvt.u32.u16	%r3854, %rs1143;
	mul.lo.s32 	%r3855, %r3854, 12;
	add.s32 	%r3856, %r3853, %r3855;
	cvt.u64.u16	%rd3525, %rs4;
	shl.b64 	%rd3526, %rd3525, 1;
	add.s64 	%rd3527, %rd3519, %rd3526;
	ld.u16 	%rs1144, [%rd3527];
	cvt.u32.u16	%r3857, %rs1144;
	add.s32 	%r3858, %r3856, %r3857;
	cvt.s64.s32	%rd3528, %r3858;
	shl.b64 	%rd3529, %rd3528, 2;
	add.s64 	%rd3530, %rd9, %rd3529;
	ld.f32 	%f726, [%rd3530];
	cvt.u32.u16	%r3859, %rs1;
	cvt.u32.u16	%r3860, %rs28;
	mul.lo.s32 	%r3861, %r3859, %r3860;
	ld.u16 	%rs1145, [%SP+42];
	cvt.u32.u16	%r3862, %rs1145;
	mul.lo.s32 	%r3863, %r3862, 13;
	add.s32 	%r3864, %r3861, %r3863;
	cvt.u64.u16	%rd3531, %rs4;
	shl.b64 	%rd3532, %rd3531, 1;
	add.s64 	%rd3533, %rd3519, %rd3532;
	ld.u16 	%rs1146, [%rd3533];
	cvt.u32.u16	%r3865, %rs1146;
	add.s32 	%r3866, %r3864, %r3865;
	cvt.s64.s32	%rd3534, %r3866;
	shl.b64 	%rd3535, %rd3534, 2;
	add.s64 	%rd3536, %rd9, %rd3535;
	ld.f32 	%f727, [%rd3536];
	cvt.u32.u16	%r3867, %rs1;
	cvt.u32.u16	%r3868, %rs28;
	mul.lo.s32 	%r3869, %r3867, %r3868;
	ld.u16 	%rs1147, [%SP+42];
	cvt.u32.u16	%r3870, %rs1147;
	mul.lo.s32 	%r3871, %r3870, 14;
	add.s32 	%r3872, %r3869, %r3871;
	cvt.u64.u16	%rd3537, %rs4;
	shl.b64 	%rd3538, %rd3537, 1;
	add.s64 	%rd3539, %rd3519, %rd3538;
	ld.u16 	%rs1148, [%rd3539];
	cvt.u32.u16	%r3873, %rs1148;
	add.s32 	%r3874, %r3872, %r3873;
	cvt.s64.s32	%rd3540, %r3874;
	shl.b64 	%rd3541, %rd3540, 2;
	add.s64 	%rd3542, %rd9, %rd3541;
	ld.f32 	%f728, [%rd3542];
	cvt.u32.u16	%r3875, %rs1;
	cvt.u32.u16	%r3876, %rs28;
	mul.lo.s32 	%r3877, %r3875, %r3876;
	ld.u16 	%rs1149, [%SP+42];
	cvt.u32.u16	%r3878, %rs1149;
	mul.lo.s32 	%r3879, %r3878, 15;
	add.s32 	%r3880, %r3877, %r3879;
	cvt.u64.u16	%rd3543, %rs4;
	shl.b64 	%rd3544, %rd3543, 1;
	add.s64 	%rd3545, %rd3519, %rd3544;
	ld.u16 	%rs1150, [%rd3545];
	cvt.u32.u16	%r3881, %rs1150;
	add.s32 	%r3882, %r3880, %r3881;
	cvt.s64.s32	%rd3546, %r3882;
	shl.b64 	%rd3547, %rd3546, 2;
	add.s64 	%rd3548, %rd9, %rd3547;
	ld.f32 	%f729, [%rd3548];
	add.u64 	%rd3549, %SP, 840;
	add.u64 	%rd3550, %SP, 852;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3549;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3550;
	.param .b32 param2;
	st.param.f32	[param2+0], %f724;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3516;
	.param .b32 param4;
	st.param.f32	[param4+0], %f725;
	.param .b32 param5;
	st.param.f32	[param5+0], %f726;
	.param .b32 param6;
	st.param.f32	[param6+0], %f727;
	.param .b32 param7;
	st.param.f32	[param7+0], %f728;
	.param .b32 param8;
	st.param.f32	[param8+0], %f729;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 124
tmp1000:

BB43_226:
	.loc	1 415 1
	cvt.u32.u16	%r3883, %rs4;
	ld.u16 	%rs1151, [%SP+16];
	cvt.u32.u16	%r3884, %rs1151;
	mul.lo.s32 	%r3885, %r3884, 5;
	add.s32 	%r3886, %r3883, %r3885;
	cvt.s64.s32	%rd3551, %r3886;
	shl.b64 	%rd3552, %rd3551, 1;
	mov.u64 	%rd3553, cBoolModel;
	cvta.const.u64 	%rd3554, %rd3553;
	add.s64 	%rd3555, %rd3554, %rd3552;
	ld.u16 	%rs1152, [%rd3555];
	setp.ne.s16	%p223, %rs1152, 0;
	not.pred 	%p224, %p223;
	@%p224 bra 	BB43_228;
	bra.uni 	BB43_227;

BB43_227:
	.loc	1 415 1
tmp1001:
	cvt.ftz.f64.f32	%fd171, %f1922;
	add.f64 	%fd172, %fd171, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f730, %fd172;
	add.u64 	%rd3556, %SP, 380;
	add.s64 	%rd3557, %rd3556, 24;
	add.s64 	%rd3558, %rd3556, 28;
	cvt.u32.u16	%r3887, %rs1;
	cvt.u32.u16	%r3888, %rs28;
	mul.lo.s32 	%r3889, %r3887, %r3888;
	ld.u16 	%rs1153, [%SP+42];
	cvt.u32.u16	%r3890, %rs1153;
	mul.lo.s32 	%r3891, %r3890, 16;
	add.s32 	%r3892, %r3889, %r3891;
	cvt.u64.u16	%rd3559, %rs4;
	mov.u64 	%rd3560, cSegToComp;
	cvta.const.u64 	%rd3561, %rd3560;
	shl.b64 	%rd3562, %rd3559, 1;
	add.s64 	%rd3563, %rd3561, %rd3562;
	ld.u16 	%rs1154, [%rd3563];
	cvt.u32.u16	%r3893, %rs1154;
	add.s32 	%r3894, %r3892, %r3893;
	cvt.s64.s32	%rd3564, %r3894;
	shl.b64 	%rd3565, %rd3564, 2;
	add.s64 	%rd3566, %rd9, %rd3565;
	ld.f32 	%f731, [%rd3566];
	cvt.u32.u16	%r3895, %rs1;
	cvt.u32.u16	%r3896, %rs28;
	mul.lo.s32 	%r3897, %r3895, %r3896;
	ld.u16 	%rs1155, [%SP+42];
	cvt.u32.u16	%r3898, %rs1155;
	mul.lo.s32 	%r3899, %r3898, 17;
	add.s32 	%r3900, %r3897, %r3899;
	cvt.u64.u16	%rd3567, %rs4;
	shl.b64 	%rd3568, %rd3567, 1;
	add.s64 	%rd3569, %rd3561, %rd3568;
	ld.u16 	%rs1156, [%rd3569];
	cvt.u32.u16	%r3901, %rs1156;
	add.s32 	%r3902, %r3900, %r3901;
	cvt.s64.s32	%rd3570, %r3902;
	shl.b64 	%rd3571, %rd3570, 2;
	add.s64 	%rd3572, %rd9, %rd3571;
	ld.f32 	%f732, [%rd3572];
	cvt.u32.u16	%r3903, %rs1;
	cvt.u32.u16	%r3904, %rs28;
	mul.lo.s32 	%r3905, %r3903, %r3904;
	ld.u16 	%rs1157, [%SP+42];
	cvt.u32.u16	%r3906, %rs1157;
	mul.lo.s32 	%r3907, %r3906, 18;
	add.s32 	%r3908, %r3905, %r3907;
	cvt.u64.u16	%rd3573, %rs4;
	shl.b64 	%rd3574, %rd3573, 1;
	add.s64 	%rd3575, %rd3561, %rd3574;
	ld.u16 	%rs1158, [%rd3575];
	cvt.u32.u16	%r3909, %rs1158;
	add.s32 	%r3910, %r3908, %r3909;
	cvt.s64.s32	%rd3576, %r3910;
	shl.b64 	%rd3577, %rd3576, 2;
	add.s64 	%rd3578, %rd9, %rd3577;
	ld.f32 	%f733, [%rd3578];
	cvt.u32.u16	%r3911, %rs1;
	cvt.u32.u16	%r3912, %rs28;
	mul.lo.s32 	%r3913, %r3911, %r3912;
	ld.u16 	%rs1159, [%SP+42];
	cvt.u32.u16	%r3914, %rs1159;
	mul.lo.s32 	%r3915, %r3914, 19;
	add.s32 	%r3916, %r3913, %r3915;
	cvt.u64.u16	%rd3579, %rs4;
	shl.b64 	%rd3580, %rd3579, 1;
	add.s64 	%rd3581, %rd3561, %rd3580;
	ld.u16 	%rs1160, [%rd3581];
	cvt.u32.u16	%r3917, %rs1160;
	add.s32 	%r3918, %r3916, %r3917;
	cvt.s64.s32	%rd3582, %r3918;
	shl.b64 	%rd3583, %rd3582, 2;
	add.s64 	%rd3584, %rd9, %rd3583;
	ld.f32 	%f734, [%rd3584];
	cvt.u32.u16	%r3919, %rs1;
	cvt.u32.u16	%r3920, %rs28;
	mul.lo.s32 	%r3921, %r3919, %r3920;
	ld.u16 	%rs1161, [%SP+42];
	cvt.u32.u16	%r3922, %rs1161;
	mul.lo.s32 	%r3923, %r3922, 20;
	add.s32 	%r3924, %r3921, %r3923;
	cvt.u64.u16	%rd3585, %rs4;
	shl.b64 	%rd3586, %rd3585, 1;
	add.s64 	%rd3587, %rd3561, %rd3586;
	ld.u16 	%rs1162, [%rd3587];
	cvt.u32.u16	%r3925, %rs1162;
	add.s32 	%r3926, %r3924, %r3925;
	cvt.s64.s32	%rd3588, %r3926;
	shl.b64 	%rd3589, %rd3588, 2;
	add.s64 	%rd3590, %rd9, %rd3589;
	ld.f32 	%f735, [%rd3590];
	cvt.u32.u16	%r3927, %rs1;
	cvt.u32.u16	%r3928, %rs28;
	mul.lo.s32 	%r3929, %r3927, %r3928;
	ld.u16 	%rs1163, [%SP+42];
	cvt.u32.u16	%r3930, %rs1163;
	mul.lo.s32 	%r3931, %r3930, 21;
	add.s32 	%r3932, %r3929, %r3931;
	cvt.u64.u16	%rd3591, %rs4;
	shl.b64 	%rd3592, %rd3591, 1;
	add.s64 	%rd3593, %rd3561, %rd3592;
	ld.u16 	%rs1164, [%rd3593];
	cvt.u32.u16	%r3933, %rs1164;
	add.s32 	%r3934, %r3932, %r3933;
	cvt.s64.s32	%rd3594, %r3934;
	shl.b64 	%rd3595, %rd3594, 2;
	add.s64 	%rd3596, %rd9, %rd3595;
	ld.f32 	%f736, [%rd3596];
	cvt.u32.u16	%r3935, %rs1;
	cvt.u32.u16	%r3936, %rs28;
	mul.lo.s32 	%r3937, %r3935, %r3936;
	ld.u16 	%rs1165, [%SP+42];
	cvt.u32.u16	%r3938, %rs1165;
	mul.lo.s32 	%r3939, %r3938, 22;
	add.s32 	%r3940, %r3937, %r3939;
	cvt.u64.u16	%rd3597, %rs4;
	shl.b64 	%rd3598, %rd3597, 1;
	add.s64 	%rd3599, %rd3561, %rd3598;
	ld.u16 	%rs1166, [%rd3599];
	cvt.u32.u16	%r3941, %rs1166;
	add.s32 	%r3942, %r3940, %r3941;
	cvt.s64.s32	%rd3600, %r3942;
	shl.b64 	%rd3601, %rd3600, 2;
	add.s64 	%rd3602, %rd9, %rd3601;
	ld.f32 	%f737, [%rd3602];
	cvt.u32.u16	%r3943, %rs1;
	cvt.u32.u16	%r3944, %rs28;
	mul.lo.s32 	%r3945, %r3943, %r3944;
	ld.u16 	%rs1167, [%SP+42];
	cvt.u32.u16	%r3946, %rs1167;
	mul.lo.s32 	%r3947, %r3946, 23;
	add.s32 	%r3948, %r3945, %r3947;
	cvt.u64.u16	%rd3603, %rs4;
	shl.b64 	%rd3604, %rd3603, 1;
	add.s64 	%rd3605, %rd3561, %rd3604;
	ld.u16 	%rs1168, [%rd3605];
	cvt.u32.u16	%r3949, %rs1168;
	add.s32 	%r3950, %r3948, %r3949;
	cvt.s64.s32	%rd3606, %r3950;
	shl.b64 	%rd3607, %rd3606, 2;
	add.s64 	%rd3608, %rd9, %rd3607;
	ld.f32 	%f738, [%rd3608];
	cvt.u32.u16	%r3951, %rs1;
	cvt.u32.u16	%r3952, %rs28;
	mul.lo.s32 	%r3953, %r3951, %r3952;
	ld.u16 	%rs1169, [%SP+42];
	cvt.u32.u16	%r3954, %rs1169;
	mul.lo.s32 	%r3955, %r3954, 24;
	add.s32 	%r3956, %r3953, %r3955;
	cvt.u64.u16	%rd3609, %rs4;
	shl.b64 	%rd3610, %rd3609, 1;
	add.s64 	%rd3611, %rd3561, %rd3610;
	ld.u16 	%rs1170, [%rd3611];
	cvt.u32.u16	%r3957, %rs1170;
	add.s32 	%r3958, %r3956, %r3957;
	cvt.s64.s32	%rd3612, %r3958;
	shl.b64 	%rd3613, %rd3612, 2;
	add.s64 	%rd3614, %rd9, %rd3613;
	ld.f32 	%f739, [%rd3614];
	cvt.u32.u16	%r3959, %rs1;
	cvt.u32.u16	%r3960, %rs28;
	mul.lo.s32 	%r3961, %r3959, %r3960;
	ld.u16 	%rs1171, [%SP+42];
	cvt.u32.u16	%r3962, %rs1171;
	mul.lo.s32 	%r3963, %r3962, 25;
	add.s32 	%r3964, %r3961, %r3963;
	cvt.u64.u16	%rd3615, %rs4;
	shl.b64 	%rd3616, %rd3615, 1;
	add.s64 	%rd3617, %rd3561, %rd3616;
	ld.u16 	%rs1172, [%rd3617];
	cvt.u32.u16	%r3965, %rs1172;
	add.s32 	%r3966, %r3964, %r3965;
	cvt.s64.s32	%rd3618, %r3966;
	shl.b64 	%rd3619, %rd3618, 2;
	add.s64 	%rd3620, %rd9, %rd3619;
	ld.f32 	%f740, [%rd3620];
	cvt.u32.u16	%r3967, %rs1;
	cvt.u32.u16	%r3968, %rs28;
	mul.lo.s32 	%r3969, %r3967, %r3968;
	ld.u16 	%rs1173, [%SP+42];
	cvt.u32.u16	%r3970, %rs1173;
	mul.lo.s32 	%r3971, %r3970, 26;
	add.s32 	%r3972, %r3969, %r3971;
	cvt.u64.u16	%rd3621, %rs4;
	shl.b64 	%rd3622, %rd3621, 1;
	add.s64 	%rd3623, %rd3561, %rd3622;
	ld.u16 	%rs1174, [%rd3623];
	cvt.u32.u16	%r3973, %rs1174;
	add.s32 	%r3974, %r3972, %r3973;
	cvt.s64.s32	%rd3624, %r3974;
	shl.b64 	%rd3625, %rd3624, 2;
	add.s64 	%rd3626, %rd9, %rd3625;
	ld.f32 	%f741, [%rd3626];
	cvt.u32.u16	%r3975, %rs1;
	cvt.u32.u16	%r3976, %rs28;
	mul.lo.s32 	%r3977, %r3975, %r3976;
	ld.u16 	%rs1175, [%SP+42];
	cvt.u32.u16	%r3978, %rs1175;
	mul.lo.s32 	%r3979, %r3978, 27;
	add.s32 	%r3980, %r3977, %r3979;
	cvt.u64.u16	%rd3627, %rs4;
	shl.b64 	%rd3628, %rd3627, 1;
	add.s64 	%rd3629, %rd3561, %rd3628;
	ld.u16 	%rs1176, [%rd3629];
	cvt.u32.u16	%r3981, %rs1176;
	add.s32 	%r3982, %r3980, %r3981;
	cvt.s64.s32	%rd3630, %r3982;
	shl.b64 	%rd3631, %rd3630, 2;
	add.s64 	%rd3632, %rd9, %rd3631;
	ld.f32 	%f742, [%rd3632];
	add.u64 	%rd3633, %SP, 840;
	add.u64 	%rd3634, %SP, 852;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3633;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3634;
	.param .b32 param2;
	st.param.f32	[param2+0], %f730;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3557;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3558;
	.param .b32 param5;
	st.param.f32	[param5+0], %f731;
	.param .b32 param6;
	st.param.f32	[param6+0], %f732;
	.param .b32 param7;
	st.param.f32	[param7+0], %f733;
	.param .b32 param8;
	st.param.f32	[param8+0], %f734;
	.param .b32 param9;
	st.param.f32	[param9+0], %f735;
	.param .b32 param10;
	st.param.f32	[param10+0], %f736;
	.param .b32 param11;
	st.param.f32	[param11+0], %f737;
	.param .b32 param12;
	st.param.f32	[param12+0], %f738;
	.param .b32 param13;
	st.param.f32	[param13+0], %f739;
	.param .b32 param14;
	st.param.f32	[param14+0], %f740;
	.param .b32 param15;
	st.param.f32	[param15+0], %f741;
	.param .b32 param16;
	st.param.f32	[param16+0], %f742;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 125
tmp1002:

BB43_228:
	.loc	1 415 1
	cvt.u32.u16	%r3983, %rs5;
	ld.u16 	%rs1177, [%SP+16];
	cvt.u32.u16	%r3984, %rs1177;
	mul.lo.s32 	%r3985, %r3984, 0;
	add.s32 	%r3986, %r3983, %r3985;
	cvt.s64.s32	%rd3635, %r3986;
	shl.b64 	%rd3636, %rd3635, 1;
	mov.u64 	%rd3637, cBoolModel;
	cvta.const.u64 	%rd3638, %rd3637;
	add.s64 	%rd3639, %rd3638, %rd3636;
	ld.u16 	%rs1178, [%rd3639];
	setp.ne.s16	%p225, %rs1178, 0;
	not.pred 	%p226, %p225;
	@%p226 bra 	BB43_230;
	bra.uni 	BB43_229;

BB43_229:
	.loc	1 415 1
tmp1003:
	cvt.ftz.f64.f32	%fd173, %f1924;
	add.f64 	%fd174, %fd173, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f743, %fd174;
	add.u64 	%rd3640, %SP, 420;
	add.s64 	%rd3641, %rd3640, 4;
	cvt.u32.u16	%r3987, %rs1;
	cvt.u32.u16	%r3988, %rs28;
	mul.lo.s32 	%r3989, %r3987, %r3988;
	ld.u16 	%rs1179, [%SP+42];
	cvt.u32.u16	%r3990, %rs1179;
	mul.lo.s32 	%r3991, %r3990, 0;
	add.s32 	%r3992, %r3989, %r3991;
	cvt.u64.u16	%rd3642, %rs5;
	mov.u64 	%rd3643, cSegToComp;
	cvta.const.u64 	%rd3644, %rd3643;
	shl.b64 	%rd3645, %rd3642, 1;
	add.s64 	%rd3646, %rd3644, %rd3645;
	ld.u16 	%rs1180, [%rd3646];
	cvt.u32.u16	%r3993, %rs1180;
	add.s32 	%r3994, %r3992, %r3993;
	cvt.s64.s32	%rd3647, %r3994;
	shl.b64 	%rd3648, %rd3647, 2;
	add.s64 	%rd3649, %rd9, %rd3648;
	ld.f32 	%f744, [%rd3649];
	cvt.u32.u16	%r3995, %rs1;
	cvt.u32.u16	%r3996, %rs28;
	mul.lo.s32 	%r3997, %r3995, %r3996;
	ld.u16 	%rs1181, [%SP+42];
	cvt.u32.u16	%r3998, %rs1181;
	mul.lo.s32 	%r3999, %r3998, 1;
	add.s32 	%r4000, %r3997, %r3999;
	cvt.u64.u16	%rd3650, %rs5;
	shl.b64 	%rd3651, %rd3650, 1;
	add.s64 	%rd3652, %rd3644, %rd3651;
	ld.u16 	%rs1182, [%rd3652];
	cvt.u32.u16	%r4001, %rs1182;
	add.s32 	%r4002, %r4000, %r4001;
	cvt.s64.s32	%rd3653, %r4002;
	shl.b64 	%rd3654, %rd3653, 2;
	add.s64 	%rd3655, %rd9, %rd3654;
	ld.f32 	%f745, [%rd3655];
	ld.f32 	%f746, [%SP+452];
	add.s64 	%rd3656, %rd3640, 36;
	add.u64 	%rd3657, %SP, 864;
	add.u64 	%rd3658, %SP, 876;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3657;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3658;
	.param .b32 param2;
	st.param.f32	[param2+0], %f743;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3640;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3641;
	.param .b32 param5;
	st.param.f32	[param5+0], %f744;
	.param .b32 param6;
	st.param.f32	[param6+0], %f745;
	.param .b32 param7;
	st.param.f32	[param7+0], %f746;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3656;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 126
tmp1004:

BB43_230:
	.loc	1 415 1
	cvt.u32.u16	%r4003, %rs5;
	ld.u16 	%rs1183, [%SP+16];
	cvt.u32.u16	%r4004, %rs1183;
	mul.lo.s32 	%r4005, %r4004, 1;
	add.s32 	%r4006, %r4003, %r4005;
	cvt.s64.s32	%rd3659, %r4006;
	shl.b64 	%rd3660, %rd3659, 1;
	mov.u64 	%rd3661, cBoolModel;
	cvta.const.u64 	%rd3662, %rd3661;
	add.s64 	%rd3663, %rd3662, %rd3660;
	ld.u16 	%rs1184, [%rd3663];
	setp.ne.s16	%p227, %rs1184, 0;
	not.pred 	%p228, %p227;
	@%p228 bra 	BB43_232;
	bra.uni 	BB43_231;

BB43_231:
	.loc	1 415 1
tmp1005:
	cvt.ftz.f64.f32	%fd175, %f1924;
	add.f64 	%fd176, %fd175, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f747, %fd176;
	add.u64 	%rd3664, %SP, 420;
	add.s64 	%rd3665, %rd3664, 8;
	ld.f32 	%f748, [%SP+456];
	add.s64 	%rd3666, %rd3664, 32;
	add.u64 	%rd3667, %SP, 864;
	add.u64 	%rd3668, %SP, 876;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3667;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3668;
	.param .b32 param2;
	st.param.f32	[param2+0], %f747;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3665;
	.param .b32 param4;
	st.param.f32	[param4+0], %f748;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3666;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 127
tmp1006:

BB43_232:
	.loc	1 415 1
	cvt.u32.u16	%r4007, %rs5;
	ld.u16 	%rs1185, [%SP+16];
	cvt.u32.u16	%r4008, %rs1185;
	mul.lo.s32 	%r4009, %r4008, 2;
	add.s32 	%r4010, %r4007, %r4009;
	cvt.s64.s32	%rd3669, %r4010;
	shl.b64 	%rd3670, %rd3669, 1;
	mov.u64 	%rd3671, cBoolModel;
	cvta.const.u64 	%rd3672, %rd3671;
	add.s64 	%rd3673, %rd3672, %rd3670;
	ld.u16 	%rs1186, [%rd3673];
	setp.ne.s16	%p229, %rs1186, 0;
	not.pred 	%p230, %p229;
	@%p230 bra 	BB43_234;
	bra.uni 	BB43_233;

BB43_233:
	.loc	1 415 1
tmp1007:
	cvt.ftz.f64.f32	%fd177, %f1924;
	add.f64 	%fd178, %fd177, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f749, %fd178;
	add.u64 	%rd3674, %SP, 420;
	add.s64 	%rd3675, %rd3674, 12;
	cvt.u32.u16	%r4011, %rs1;
	cvt.u32.u16	%r4012, %rs28;
	mul.lo.s32 	%r4013, %r4011, %r4012;
	ld.u16 	%rs1187, [%SP+42];
	cvt.u32.u16	%r4014, %rs1187;
	mul.lo.s32 	%r4015, %r4014, 2;
	add.s32 	%r4016, %r4013, %r4015;
	cvt.u64.u16	%rd3676, %rs5;
	mov.u64 	%rd3677, cSegToComp;
	cvta.const.u64 	%rd3678, %rd3677;
	shl.b64 	%rd3679, %rd3676, 1;
	add.s64 	%rd3680, %rd3678, %rd3679;
	ld.u16 	%rs1188, [%rd3680];
	cvt.u32.u16	%r4017, %rs1188;
	add.s32 	%r4018, %r4016, %r4017;
	cvt.s64.s32	%rd3681, %r4018;
	shl.b64 	%rd3682, %rd3681, 2;
	add.s64 	%rd3683, %rd9, %rd3682;
	ld.f32 	%f750, [%rd3683];
	cvt.u32.u16	%r4019, %rs1;
	cvt.u32.u16	%r4020, %rs28;
	mul.lo.s32 	%r4021, %r4019, %r4020;
	ld.u16 	%rs1189, [%SP+42];
	cvt.u32.u16	%r4022, %rs1189;
	mul.lo.s32 	%r4023, %r4022, 3;
	add.s32 	%r4024, %r4021, %r4023;
	cvt.u64.u16	%rd3684, %rs5;
	shl.b64 	%rd3685, %rd3684, 1;
	add.s64 	%rd3686, %rd3678, %rd3685;
	ld.u16 	%rs1190, [%rd3686];
	cvt.u32.u16	%r4025, %rs1190;
	add.s32 	%r4026, %r4024, %r4025;
	cvt.s64.s32	%rd3687, %r4026;
	shl.b64 	%rd3688, %rd3687, 2;
	add.s64 	%rd3689, %rd9, %rd3688;
	ld.f32 	%f751, [%rd3689];
	cvt.u32.u16	%r4027, %rs1;
	cvt.u32.u16	%r4028, %rs28;
	mul.lo.s32 	%r4029, %r4027, %r4028;
	ld.u16 	%rs1191, [%SP+42];
	cvt.u32.u16	%r4030, %rs1191;
	mul.lo.s32 	%r4031, %r4030, 4;
	add.s32 	%r4032, %r4029, %r4031;
	cvt.u64.u16	%rd3690, %rs5;
	shl.b64 	%rd3691, %rd3690, 1;
	add.s64 	%rd3692, %rd3678, %rd3691;
	ld.u16 	%rs1192, [%rd3692];
	cvt.u32.u16	%r4033, %rs1192;
	add.s32 	%r4034, %r4032, %r4033;
	cvt.s64.s32	%rd3693, %r4034;
	shl.b64 	%rd3694, %rd3693, 2;
	add.s64 	%rd3695, %rd9, %rd3694;
	ld.f32 	%f752, [%rd3695];
	cvt.u32.u16	%r4035, %rs1;
	cvt.u32.u16	%r4036, %rs28;
	mul.lo.s32 	%r4037, %r4035, %r4036;
	ld.u16 	%rs1193, [%SP+42];
	cvt.u32.u16	%r4038, %rs1193;
	mul.lo.s32 	%r4039, %r4038, 5;
	add.s32 	%r4040, %r4037, %r4039;
	cvt.u64.u16	%rd3696, %rs5;
	shl.b64 	%rd3697, %rd3696, 1;
	add.s64 	%rd3698, %rd3678, %rd3697;
	ld.u16 	%rs1194, [%rd3698];
	cvt.u32.u16	%r4041, %rs1194;
	add.s32 	%r4042, %r4040, %r4041;
	cvt.s64.s32	%rd3699, %r4042;
	shl.b64 	%rd3700, %rd3699, 2;
	add.s64 	%rd3701, %rd9, %rd3700;
	ld.f32 	%f753, [%rd3701];
	ld.f32 	%f754, [%SP+452];
	add.u64 	%rd3702, %SP, 864;
	add.u64 	%rd3703, %SP, 876;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3702;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3703;
	.param .b32 param2;
	st.param.f32	[param2+0], %f749;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3675;
	.param .b32 param4;
	st.param.f32	[param4+0], %f750;
	.param .b32 param5;
	st.param.f32	[param5+0], %f751;
	.param .b32 param6;
	st.param.f32	[param6+0], %f752;
	.param .b32 param7;
	st.param.f32	[param7+0], %f753;
	.param .b32 param8;
	st.param.f32	[param8+0], %f754;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 128
tmp1008:

BB43_234:
	.loc	1 415 1
	cvt.u32.u16	%r4043, %rs5;
	ld.u16 	%rs1195, [%SP+16];
	cvt.u32.u16	%r4044, %rs1195;
	mul.lo.s32 	%r4045, %r4044, 3;
	add.s32 	%r4046, %r4043, %r4045;
	cvt.s64.s32	%rd3704, %r4046;
	shl.b64 	%rd3705, %rd3704, 1;
	mov.u64 	%rd3706, cBoolModel;
	cvta.const.u64 	%rd3707, %rd3706;
	add.s64 	%rd3708, %rd3707, %rd3705;
	ld.u16 	%rs1196, [%rd3708];
	setp.ne.s16	%p231, %rs1196, 0;
	not.pred 	%p232, %p231;
	@%p232 bra 	BB43_236;
	bra.uni 	BB43_235;

BB43_235:
	.loc	1 415 1
tmp1009:
	cvt.ftz.f64.f32	%fd179, %f1924;
	add.f64 	%fd180, %fd179, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f755, %fd180;
	add.u64 	%rd3709, %SP, 420;
	add.s64 	%rd3710, %rd3709, 16;
	cvt.u32.u16	%r4047, %rs1;
	cvt.u32.u16	%r4048, %rs28;
	mul.lo.s32 	%r4049, %r4047, %r4048;
	ld.u16 	%rs1197, [%SP+42];
	cvt.u32.u16	%r4050, %rs1197;
	mul.lo.s32 	%r4051, %r4050, 6;
	add.s32 	%r4052, %r4049, %r4051;
	cvt.u64.u16	%rd3711, %rs5;
	mov.u64 	%rd3712, cSegToComp;
	cvta.const.u64 	%rd3713, %rd3712;
	shl.b64 	%rd3714, %rd3711, 1;
	add.s64 	%rd3715, %rd3713, %rd3714;
	ld.u16 	%rs1198, [%rd3715];
	cvt.u32.u16	%r4053, %rs1198;
	add.s32 	%r4054, %r4052, %r4053;
	cvt.s64.s32	%rd3716, %r4054;
	shl.b64 	%rd3717, %rd3716, 2;
	add.s64 	%rd3718, %rd9, %rd3717;
	ld.f32 	%f756, [%rd3718];
	cvt.u32.u16	%r4055, %rs1;
	cvt.u32.u16	%r4056, %rs28;
	mul.lo.s32 	%r4057, %r4055, %r4056;
	ld.u16 	%rs1199, [%SP+42];
	cvt.u32.u16	%r4058, %rs1199;
	mul.lo.s32 	%r4059, %r4058, 7;
	add.s32 	%r4060, %r4057, %r4059;
	cvt.u64.u16	%rd3719, %rs5;
	shl.b64 	%rd3720, %rd3719, 1;
	add.s64 	%rd3721, %rd3713, %rd3720;
	ld.u16 	%rs1200, [%rd3721];
	cvt.u32.u16	%r4061, %rs1200;
	add.s32 	%r4062, %r4060, %r4061;
	cvt.s64.s32	%rd3722, %r4062;
	shl.b64 	%rd3723, %rd3722, 2;
	add.s64 	%rd3724, %rd9, %rd3723;
	ld.f32 	%f757, [%rd3724];
	cvt.u32.u16	%r4063, %rs1;
	cvt.u32.u16	%r4064, %rs28;
	mul.lo.s32 	%r4065, %r4063, %r4064;
	ld.u16 	%rs1201, [%SP+42];
	cvt.u32.u16	%r4066, %rs1201;
	mul.lo.s32 	%r4067, %r4066, 8;
	add.s32 	%r4068, %r4065, %r4067;
	cvt.u64.u16	%rd3725, %rs5;
	shl.b64 	%rd3726, %rd3725, 1;
	add.s64 	%rd3727, %rd3713, %rd3726;
	ld.u16 	%rs1202, [%rd3727];
	cvt.u32.u16	%r4069, %rs1202;
	add.s32 	%r4070, %r4068, %r4069;
	cvt.s64.s32	%rd3728, %r4070;
	shl.b64 	%rd3729, %rd3728, 2;
	add.s64 	%rd3730, %rd9, %rd3729;
	ld.f32 	%f758, [%rd3730];
	cvt.u32.u16	%r4071, %rs1;
	cvt.u32.u16	%r4072, %rs28;
	mul.lo.s32 	%r4073, %r4071, %r4072;
	ld.u16 	%rs1203, [%SP+42];
	cvt.u32.u16	%r4074, %rs1203;
	mul.lo.s32 	%r4075, %r4074, 9;
	add.s32 	%r4076, %r4073, %r4075;
	cvt.u64.u16	%rd3731, %rs5;
	shl.b64 	%rd3732, %rd3731, 1;
	add.s64 	%rd3733, %rd3713, %rd3732;
	ld.u16 	%rs1204, [%rd3733];
	cvt.u32.u16	%r4077, %rs1204;
	add.s32 	%r4078, %r4076, %r4077;
	cvt.s64.s32	%rd3734, %r4078;
	shl.b64 	%rd3735, %rd3734, 2;
	add.s64 	%rd3736, %rd9, %rd3735;
	ld.f32 	%f759, [%rd3736];
	cvt.u32.u16	%r4079, %rs1;
	cvt.u32.u16	%r4080, %rs28;
	mul.lo.s32 	%r4081, %r4079, %r4080;
	ld.u16 	%rs1205, [%SP+42];
	cvt.u32.u16	%r4082, %rs1205;
	mul.lo.s32 	%r4083, %r4082, 10;
	add.s32 	%r4084, %r4081, %r4083;
	cvt.u64.u16	%rd3737, %rs5;
	shl.b64 	%rd3738, %rd3737, 1;
	add.s64 	%rd3739, %rd3713, %rd3738;
	ld.u16 	%rs1206, [%rd3739];
	cvt.u32.u16	%r4085, %rs1206;
	add.s32 	%r4086, %r4084, %r4085;
	cvt.s64.s32	%rd3740, %r4086;
	shl.b64 	%rd3741, %rd3740, 2;
	add.s64 	%rd3742, %rd9, %rd3741;
	ld.f32 	%f760, [%rd3742];
	add.u64 	%rd3743, %SP, 864;
	add.u64 	%rd3744, %SP, 876;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3743;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3744;
	.param .b32 param2;
	st.param.f32	[param2+0], %f755;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3710;
	.param .b32 param4;
	st.param.f32	[param4+0], %f756;
	.param .b32 param5;
	st.param.f32	[param5+0], %f757;
	.param .b32 param6;
	st.param.f32	[param6+0], %f758;
	.param .b32 param7;
	st.param.f32	[param7+0], %f759;
	.param .b32 param8;
	st.param.f32	[param8+0], %f760;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 129
tmp1010:

BB43_236:
	.loc	1 415 1
	cvt.u32.u16	%r4087, %rs5;
	ld.u16 	%rs1207, [%SP+16];
	cvt.u32.u16	%r4088, %rs1207;
	mul.lo.s32 	%r4089, %r4088, 4;
	add.s32 	%r4090, %r4087, %r4089;
	cvt.s64.s32	%rd3745, %r4090;
	shl.b64 	%rd3746, %rd3745, 1;
	mov.u64 	%rd3747, cBoolModel;
	cvta.const.u64 	%rd3748, %rd3747;
	add.s64 	%rd3749, %rd3748, %rd3746;
	ld.u16 	%rs1208, [%rd3749];
	setp.ne.s16	%p233, %rs1208, 0;
	not.pred 	%p234, %p233;
	@%p234 bra 	BB43_238;
	bra.uni 	BB43_237;

BB43_237:
	.loc	1 415 1
tmp1011:
	cvt.ftz.f64.f32	%fd181, %f1924;
	add.f64 	%fd182, %fd181, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f761, %fd182;
	add.u64 	%rd3750, %SP, 420;
	add.s64 	%rd3751, %rd3750, 20;
	cvt.u32.u16	%r4091, %rs1;
	cvt.u32.u16	%r4092, %rs28;
	mul.lo.s32 	%r4093, %r4091, %r4092;
	ld.u16 	%rs1209, [%SP+42];
	cvt.u32.u16	%r4094, %rs1209;
	mul.lo.s32 	%r4095, %r4094, 11;
	add.s32 	%r4096, %r4093, %r4095;
	cvt.u64.u16	%rd3752, %rs5;
	mov.u64 	%rd3753, cSegToComp;
	cvta.const.u64 	%rd3754, %rd3753;
	shl.b64 	%rd3755, %rd3752, 1;
	add.s64 	%rd3756, %rd3754, %rd3755;
	ld.u16 	%rs1210, [%rd3756];
	cvt.u32.u16	%r4097, %rs1210;
	add.s32 	%r4098, %r4096, %r4097;
	cvt.s64.s32	%rd3757, %r4098;
	shl.b64 	%rd3758, %rd3757, 2;
	add.s64 	%rd3759, %rd9, %rd3758;
	ld.f32 	%f762, [%rd3759];
	cvt.u32.u16	%r4099, %rs1;
	cvt.u32.u16	%r4100, %rs28;
	mul.lo.s32 	%r4101, %r4099, %r4100;
	ld.u16 	%rs1211, [%SP+42];
	cvt.u32.u16	%r4102, %rs1211;
	mul.lo.s32 	%r4103, %r4102, 12;
	add.s32 	%r4104, %r4101, %r4103;
	cvt.u64.u16	%rd3760, %rs5;
	shl.b64 	%rd3761, %rd3760, 1;
	add.s64 	%rd3762, %rd3754, %rd3761;
	ld.u16 	%rs1212, [%rd3762];
	cvt.u32.u16	%r4105, %rs1212;
	add.s32 	%r4106, %r4104, %r4105;
	cvt.s64.s32	%rd3763, %r4106;
	shl.b64 	%rd3764, %rd3763, 2;
	add.s64 	%rd3765, %rd9, %rd3764;
	ld.f32 	%f763, [%rd3765];
	cvt.u32.u16	%r4107, %rs1;
	cvt.u32.u16	%r4108, %rs28;
	mul.lo.s32 	%r4109, %r4107, %r4108;
	ld.u16 	%rs1213, [%SP+42];
	cvt.u32.u16	%r4110, %rs1213;
	mul.lo.s32 	%r4111, %r4110, 13;
	add.s32 	%r4112, %r4109, %r4111;
	cvt.u64.u16	%rd3766, %rs5;
	shl.b64 	%rd3767, %rd3766, 1;
	add.s64 	%rd3768, %rd3754, %rd3767;
	ld.u16 	%rs1214, [%rd3768];
	cvt.u32.u16	%r4113, %rs1214;
	add.s32 	%r4114, %r4112, %r4113;
	cvt.s64.s32	%rd3769, %r4114;
	shl.b64 	%rd3770, %rd3769, 2;
	add.s64 	%rd3771, %rd9, %rd3770;
	ld.f32 	%f764, [%rd3771];
	cvt.u32.u16	%r4115, %rs1;
	cvt.u32.u16	%r4116, %rs28;
	mul.lo.s32 	%r4117, %r4115, %r4116;
	ld.u16 	%rs1215, [%SP+42];
	cvt.u32.u16	%r4118, %rs1215;
	mul.lo.s32 	%r4119, %r4118, 14;
	add.s32 	%r4120, %r4117, %r4119;
	cvt.u64.u16	%rd3772, %rs5;
	shl.b64 	%rd3773, %rd3772, 1;
	add.s64 	%rd3774, %rd3754, %rd3773;
	ld.u16 	%rs1216, [%rd3774];
	cvt.u32.u16	%r4121, %rs1216;
	add.s32 	%r4122, %r4120, %r4121;
	cvt.s64.s32	%rd3775, %r4122;
	shl.b64 	%rd3776, %rd3775, 2;
	add.s64 	%rd3777, %rd9, %rd3776;
	ld.f32 	%f765, [%rd3777];
	cvt.u32.u16	%r4123, %rs1;
	cvt.u32.u16	%r4124, %rs28;
	mul.lo.s32 	%r4125, %r4123, %r4124;
	ld.u16 	%rs1217, [%SP+42];
	cvt.u32.u16	%r4126, %rs1217;
	mul.lo.s32 	%r4127, %r4126, 15;
	add.s32 	%r4128, %r4125, %r4127;
	cvt.u64.u16	%rd3778, %rs5;
	shl.b64 	%rd3779, %rd3778, 1;
	add.s64 	%rd3780, %rd3754, %rd3779;
	ld.u16 	%rs1218, [%rd3780];
	cvt.u32.u16	%r4129, %rs1218;
	add.s32 	%r4130, %r4128, %r4129;
	cvt.s64.s32	%rd3781, %r4130;
	shl.b64 	%rd3782, %rd3781, 2;
	add.s64 	%rd3783, %rd9, %rd3782;
	ld.f32 	%f766, [%rd3783];
	add.u64 	%rd3784, %SP, 864;
	add.u64 	%rd3785, %SP, 876;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3784;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3785;
	.param .b32 param2;
	st.param.f32	[param2+0], %f761;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3751;
	.param .b32 param4;
	st.param.f32	[param4+0], %f762;
	.param .b32 param5;
	st.param.f32	[param5+0], %f763;
	.param .b32 param6;
	st.param.f32	[param6+0], %f764;
	.param .b32 param7;
	st.param.f32	[param7+0], %f765;
	.param .b32 param8;
	st.param.f32	[param8+0], %f766;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 130
tmp1012:

BB43_238:
	.loc	1 415 1
	cvt.u32.u16	%r4131, %rs5;
	ld.u16 	%rs1219, [%SP+16];
	cvt.u32.u16	%r4132, %rs1219;
	mul.lo.s32 	%r4133, %r4132, 5;
	add.s32 	%r4134, %r4131, %r4133;
	cvt.s64.s32	%rd3786, %r4134;
	shl.b64 	%rd3787, %rd3786, 1;
	mov.u64 	%rd3788, cBoolModel;
	cvta.const.u64 	%rd3789, %rd3788;
	add.s64 	%rd3790, %rd3789, %rd3787;
	ld.u16 	%rs1220, [%rd3790];
	setp.ne.s16	%p235, %rs1220, 0;
	not.pred 	%p236, %p235;
	@%p236 bra 	BB43_240;
	bra.uni 	BB43_239;

BB43_239:
	.loc	1 415 1
tmp1013:
	cvt.ftz.f64.f32	%fd183, %f1924;
	add.f64 	%fd184, %fd183, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f767, %fd184;
	add.u64 	%rd3791, %SP, 420;
	add.s64 	%rd3792, %rd3791, 24;
	add.s64 	%rd3793, %rd3791, 28;
	cvt.u32.u16	%r4135, %rs1;
	cvt.u32.u16	%r4136, %rs28;
	mul.lo.s32 	%r4137, %r4135, %r4136;
	ld.u16 	%rs1221, [%SP+42];
	cvt.u32.u16	%r4138, %rs1221;
	mul.lo.s32 	%r4139, %r4138, 16;
	add.s32 	%r4140, %r4137, %r4139;
	cvt.u64.u16	%rd3794, %rs5;
	mov.u64 	%rd3795, cSegToComp;
	cvta.const.u64 	%rd3796, %rd3795;
	shl.b64 	%rd3797, %rd3794, 1;
	add.s64 	%rd3798, %rd3796, %rd3797;
	ld.u16 	%rs1222, [%rd3798];
	cvt.u32.u16	%r4141, %rs1222;
	add.s32 	%r4142, %r4140, %r4141;
	cvt.s64.s32	%rd3799, %r4142;
	shl.b64 	%rd3800, %rd3799, 2;
	add.s64 	%rd3801, %rd9, %rd3800;
	ld.f32 	%f768, [%rd3801];
	cvt.u32.u16	%r4143, %rs1;
	cvt.u32.u16	%r4144, %rs28;
	mul.lo.s32 	%r4145, %r4143, %r4144;
	ld.u16 	%rs1223, [%SP+42];
	cvt.u32.u16	%r4146, %rs1223;
	mul.lo.s32 	%r4147, %r4146, 17;
	add.s32 	%r4148, %r4145, %r4147;
	cvt.u64.u16	%rd3802, %rs5;
	shl.b64 	%rd3803, %rd3802, 1;
	add.s64 	%rd3804, %rd3796, %rd3803;
	ld.u16 	%rs1224, [%rd3804];
	cvt.u32.u16	%r4149, %rs1224;
	add.s32 	%r4150, %r4148, %r4149;
	cvt.s64.s32	%rd3805, %r4150;
	shl.b64 	%rd3806, %rd3805, 2;
	add.s64 	%rd3807, %rd9, %rd3806;
	ld.f32 	%f769, [%rd3807];
	cvt.u32.u16	%r4151, %rs1;
	cvt.u32.u16	%r4152, %rs28;
	mul.lo.s32 	%r4153, %r4151, %r4152;
	ld.u16 	%rs1225, [%SP+42];
	cvt.u32.u16	%r4154, %rs1225;
	mul.lo.s32 	%r4155, %r4154, 18;
	add.s32 	%r4156, %r4153, %r4155;
	cvt.u64.u16	%rd3808, %rs5;
	shl.b64 	%rd3809, %rd3808, 1;
	add.s64 	%rd3810, %rd3796, %rd3809;
	ld.u16 	%rs1226, [%rd3810];
	cvt.u32.u16	%r4157, %rs1226;
	add.s32 	%r4158, %r4156, %r4157;
	cvt.s64.s32	%rd3811, %r4158;
	shl.b64 	%rd3812, %rd3811, 2;
	add.s64 	%rd3813, %rd9, %rd3812;
	ld.f32 	%f770, [%rd3813];
	cvt.u32.u16	%r4159, %rs1;
	cvt.u32.u16	%r4160, %rs28;
	mul.lo.s32 	%r4161, %r4159, %r4160;
	ld.u16 	%rs1227, [%SP+42];
	cvt.u32.u16	%r4162, %rs1227;
	mul.lo.s32 	%r4163, %r4162, 19;
	add.s32 	%r4164, %r4161, %r4163;
	cvt.u64.u16	%rd3814, %rs5;
	shl.b64 	%rd3815, %rd3814, 1;
	add.s64 	%rd3816, %rd3796, %rd3815;
	ld.u16 	%rs1228, [%rd3816];
	cvt.u32.u16	%r4165, %rs1228;
	add.s32 	%r4166, %r4164, %r4165;
	cvt.s64.s32	%rd3817, %r4166;
	shl.b64 	%rd3818, %rd3817, 2;
	add.s64 	%rd3819, %rd9, %rd3818;
	ld.f32 	%f771, [%rd3819];
	cvt.u32.u16	%r4167, %rs1;
	cvt.u32.u16	%r4168, %rs28;
	mul.lo.s32 	%r4169, %r4167, %r4168;
	ld.u16 	%rs1229, [%SP+42];
	cvt.u32.u16	%r4170, %rs1229;
	mul.lo.s32 	%r4171, %r4170, 20;
	add.s32 	%r4172, %r4169, %r4171;
	cvt.u64.u16	%rd3820, %rs5;
	shl.b64 	%rd3821, %rd3820, 1;
	add.s64 	%rd3822, %rd3796, %rd3821;
	ld.u16 	%rs1230, [%rd3822];
	cvt.u32.u16	%r4173, %rs1230;
	add.s32 	%r4174, %r4172, %r4173;
	cvt.s64.s32	%rd3823, %r4174;
	shl.b64 	%rd3824, %rd3823, 2;
	add.s64 	%rd3825, %rd9, %rd3824;
	ld.f32 	%f772, [%rd3825];
	cvt.u32.u16	%r4175, %rs1;
	cvt.u32.u16	%r4176, %rs28;
	mul.lo.s32 	%r4177, %r4175, %r4176;
	ld.u16 	%rs1231, [%SP+42];
	cvt.u32.u16	%r4178, %rs1231;
	mul.lo.s32 	%r4179, %r4178, 21;
	add.s32 	%r4180, %r4177, %r4179;
	cvt.u64.u16	%rd3826, %rs5;
	shl.b64 	%rd3827, %rd3826, 1;
	add.s64 	%rd3828, %rd3796, %rd3827;
	ld.u16 	%rs1232, [%rd3828];
	cvt.u32.u16	%r4181, %rs1232;
	add.s32 	%r4182, %r4180, %r4181;
	cvt.s64.s32	%rd3829, %r4182;
	shl.b64 	%rd3830, %rd3829, 2;
	add.s64 	%rd3831, %rd9, %rd3830;
	ld.f32 	%f773, [%rd3831];
	cvt.u32.u16	%r4183, %rs1;
	cvt.u32.u16	%r4184, %rs28;
	mul.lo.s32 	%r4185, %r4183, %r4184;
	ld.u16 	%rs1233, [%SP+42];
	cvt.u32.u16	%r4186, %rs1233;
	mul.lo.s32 	%r4187, %r4186, 22;
	add.s32 	%r4188, %r4185, %r4187;
	cvt.u64.u16	%rd3832, %rs5;
	shl.b64 	%rd3833, %rd3832, 1;
	add.s64 	%rd3834, %rd3796, %rd3833;
	ld.u16 	%rs1234, [%rd3834];
	cvt.u32.u16	%r4189, %rs1234;
	add.s32 	%r4190, %r4188, %r4189;
	cvt.s64.s32	%rd3835, %r4190;
	shl.b64 	%rd3836, %rd3835, 2;
	add.s64 	%rd3837, %rd9, %rd3836;
	ld.f32 	%f774, [%rd3837];
	cvt.u32.u16	%r4191, %rs1;
	cvt.u32.u16	%r4192, %rs28;
	mul.lo.s32 	%r4193, %r4191, %r4192;
	ld.u16 	%rs1235, [%SP+42];
	cvt.u32.u16	%r4194, %rs1235;
	mul.lo.s32 	%r4195, %r4194, 23;
	add.s32 	%r4196, %r4193, %r4195;
	cvt.u64.u16	%rd3838, %rs5;
	shl.b64 	%rd3839, %rd3838, 1;
	add.s64 	%rd3840, %rd3796, %rd3839;
	ld.u16 	%rs1236, [%rd3840];
	cvt.u32.u16	%r4197, %rs1236;
	add.s32 	%r4198, %r4196, %r4197;
	cvt.s64.s32	%rd3841, %r4198;
	shl.b64 	%rd3842, %rd3841, 2;
	add.s64 	%rd3843, %rd9, %rd3842;
	ld.f32 	%f775, [%rd3843];
	cvt.u32.u16	%r4199, %rs1;
	cvt.u32.u16	%r4200, %rs28;
	mul.lo.s32 	%r4201, %r4199, %r4200;
	ld.u16 	%rs1237, [%SP+42];
	cvt.u32.u16	%r4202, %rs1237;
	mul.lo.s32 	%r4203, %r4202, 24;
	add.s32 	%r4204, %r4201, %r4203;
	cvt.u64.u16	%rd3844, %rs5;
	shl.b64 	%rd3845, %rd3844, 1;
	add.s64 	%rd3846, %rd3796, %rd3845;
	ld.u16 	%rs1238, [%rd3846];
	cvt.u32.u16	%r4205, %rs1238;
	add.s32 	%r4206, %r4204, %r4205;
	cvt.s64.s32	%rd3847, %r4206;
	shl.b64 	%rd3848, %rd3847, 2;
	add.s64 	%rd3849, %rd9, %rd3848;
	ld.f32 	%f776, [%rd3849];
	cvt.u32.u16	%r4207, %rs1;
	cvt.u32.u16	%r4208, %rs28;
	mul.lo.s32 	%r4209, %r4207, %r4208;
	ld.u16 	%rs1239, [%SP+42];
	cvt.u32.u16	%r4210, %rs1239;
	mul.lo.s32 	%r4211, %r4210, 25;
	add.s32 	%r4212, %r4209, %r4211;
	cvt.u64.u16	%rd3850, %rs5;
	shl.b64 	%rd3851, %rd3850, 1;
	add.s64 	%rd3852, %rd3796, %rd3851;
	ld.u16 	%rs1240, [%rd3852];
	cvt.u32.u16	%r4213, %rs1240;
	add.s32 	%r4214, %r4212, %r4213;
	cvt.s64.s32	%rd3853, %r4214;
	shl.b64 	%rd3854, %rd3853, 2;
	add.s64 	%rd3855, %rd9, %rd3854;
	ld.f32 	%f777, [%rd3855];
	cvt.u32.u16	%r4215, %rs1;
	cvt.u32.u16	%r4216, %rs28;
	mul.lo.s32 	%r4217, %r4215, %r4216;
	ld.u16 	%rs1241, [%SP+42];
	cvt.u32.u16	%r4218, %rs1241;
	mul.lo.s32 	%r4219, %r4218, 26;
	add.s32 	%r4220, %r4217, %r4219;
	cvt.u64.u16	%rd3856, %rs5;
	shl.b64 	%rd3857, %rd3856, 1;
	add.s64 	%rd3858, %rd3796, %rd3857;
	ld.u16 	%rs1242, [%rd3858];
	cvt.u32.u16	%r4221, %rs1242;
	add.s32 	%r4222, %r4220, %r4221;
	cvt.s64.s32	%rd3859, %r4222;
	shl.b64 	%rd3860, %rd3859, 2;
	add.s64 	%rd3861, %rd9, %rd3860;
	ld.f32 	%f778, [%rd3861];
	cvt.u32.u16	%r4223, %rs1;
	cvt.u32.u16	%r4224, %rs28;
	mul.lo.s32 	%r4225, %r4223, %r4224;
	ld.u16 	%rs1243, [%SP+42];
	cvt.u32.u16	%r4226, %rs1243;
	mul.lo.s32 	%r4227, %r4226, 27;
	add.s32 	%r4228, %r4225, %r4227;
	cvt.u64.u16	%rd3862, %rs5;
	shl.b64 	%rd3863, %rd3862, 1;
	add.s64 	%rd3864, %rd3796, %rd3863;
	ld.u16 	%rs1244, [%rd3864];
	cvt.u32.u16	%r4229, %rs1244;
	add.s32 	%r4230, %r4228, %r4229;
	cvt.s64.s32	%rd3865, %r4230;
	shl.b64 	%rd3866, %rd3865, 2;
	add.s64 	%rd3867, %rd9, %rd3866;
	ld.f32 	%f779, [%rd3867];
	add.u64 	%rd3868, %SP, 864;
	add.u64 	%rd3869, %SP, 876;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3868;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3869;
	.param .b32 param2;
	st.param.f32	[param2+0], %f767;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3792;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3793;
	.param .b32 param5;
	st.param.f32	[param5+0], %f768;
	.param .b32 param6;
	st.param.f32	[param6+0], %f769;
	.param .b32 param7;
	st.param.f32	[param7+0], %f770;
	.param .b32 param8;
	st.param.f32	[param8+0], %f771;
	.param .b32 param9;
	st.param.f32	[param9+0], %f772;
	.param .b32 param10;
	st.param.f32	[param10+0], %f773;
	.param .b32 param11;
	st.param.f32	[param11+0], %f774;
	.param .b32 param12;
	st.param.f32	[param12+0], %f775;
	.param .b32 param13;
	st.param.f32	[param13+0], %f776;
	.param .b32 param14;
	st.param.f32	[param14+0], %f777;
	.param .b32 param15;
	st.param.f32	[param15+0], %f778;
	.param .b32 param16;
	st.param.f32	[param16+0], %f779;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 131
tmp1014:

BB43_240:
	.loc	1 415 1
	cvt.u32.u16	%r4231, %rs6;
	ld.u16 	%rs1245, [%SP+16];
	cvt.u32.u16	%r4232, %rs1245;
	mul.lo.s32 	%r4233, %r4232, 0;
	add.s32 	%r4234, %r4231, %r4233;
	cvt.s64.s32	%rd3870, %r4234;
	shl.b64 	%rd3871, %rd3870, 1;
	mov.u64 	%rd3872, cBoolModel;
	cvta.const.u64 	%rd3873, %rd3872;
	add.s64 	%rd3874, %rd3873, %rd3871;
	ld.u16 	%rs1246, [%rd3874];
	setp.ne.s16	%p237, %rs1246, 0;
	not.pred 	%p238, %p237;
	@%p238 bra 	BB43_242;
	bra.uni 	BB43_241;

BB43_241:
	.loc	1 415 1
tmp1015:
	cvt.ftz.f64.f32	%fd185, %f1926;
	add.f64 	%fd186, %fd185, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f780, %fd186;
	add.u64 	%rd3875, %SP, 460;
	add.s64 	%rd3876, %rd3875, 4;
	cvt.u32.u16	%r4235, %rs1;
	cvt.u32.u16	%r4236, %rs28;
	mul.lo.s32 	%r4237, %r4235, %r4236;
	ld.u16 	%rs1247, [%SP+42];
	cvt.u32.u16	%r4238, %rs1247;
	mul.lo.s32 	%r4239, %r4238, 0;
	add.s32 	%r4240, %r4237, %r4239;
	cvt.u64.u16	%rd3877, %rs6;
	mov.u64 	%rd3878, cSegToComp;
	cvta.const.u64 	%rd3879, %rd3878;
	shl.b64 	%rd3880, %rd3877, 1;
	add.s64 	%rd3881, %rd3879, %rd3880;
	ld.u16 	%rs1248, [%rd3881];
	cvt.u32.u16	%r4241, %rs1248;
	add.s32 	%r4242, %r4240, %r4241;
	cvt.s64.s32	%rd3882, %r4242;
	shl.b64 	%rd3883, %rd3882, 2;
	add.s64 	%rd3884, %rd9, %rd3883;
	ld.f32 	%f781, [%rd3884];
	cvt.u32.u16	%r4243, %rs1;
	cvt.u32.u16	%r4244, %rs28;
	mul.lo.s32 	%r4245, %r4243, %r4244;
	ld.u16 	%rs1249, [%SP+42];
	cvt.u32.u16	%r4246, %rs1249;
	mul.lo.s32 	%r4247, %r4246, 1;
	add.s32 	%r4248, %r4245, %r4247;
	cvt.u64.u16	%rd3885, %rs6;
	shl.b64 	%rd3886, %rd3885, 1;
	add.s64 	%rd3887, %rd3879, %rd3886;
	ld.u16 	%rs1250, [%rd3887];
	cvt.u32.u16	%r4249, %rs1250;
	add.s32 	%r4250, %r4248, %r4249;
	cvt.s64.s32	%rd3888, %r4250;
	shl.b64 	%rd3889, %rd3888, 2;
	add.s64 	%rd3890, %rd9, %rd3889;
	ld.f32 	%f782, [%rd3890];
	ld.f32 	%f783, [%SP+492];
	add.s64 	%rd3891, %rd3875, 36;
	add.u64 	%rd3892, %SP, 888;
	add.u64 	%rd3893, %SP, 900;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3892;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3893;
	.param .b32 param2;
	st.param.f32	[param2+0], %f780;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3875;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd3876;
	.param .b32 param5;
	st.param.f32	[param5+0], %f781;
	.param .b32 param6;
	st.param.f32	[param6+0], %f782;
	.param .b32 param7;
	st.param.f32	[param7+0], %f783;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd3891;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 132
tmp1016:

BB43_242:
	.loc	1 415 1
	cvt.u32.u16	%r4251, %rs6;
	ld.u16 	%rs1251, [%SP+16];
	cvt.u32.u16	%r4252, %rs1251;
	mul.lo.s32 	%r4253, %r4252, 1;
	add.s32 	%r4254, %r4251, %r4253;
	cvt.s64.s32	%rd3894, %r4254;
	shl.b64 	%rd3895, %rd3894, 1;
	mov.u64 	%rd3896, cBoolModel;
	cvta.const.u64 	%rd3897, %rd3896;
	add.s64 	%rd3898, %rd3897, %rd3895;
	ld.u16 	%rs1252, [%rd3898];
	setp.ne.s16	%p239, %rs1252, 0;
	not.pred 	%p240, %p239;
	@%p240 bra 	BB43_244;
	bra.uni 	BB43_243;

BB43_243:
	.loc	1 415 1
tmp1017:
	cvt.ftz.f64.f32	%fd187, %f1926;
	add.f64 	%fd188, %fd187, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f784, %fd188;
	add.u64 	%rd3899, %SP, 460;
	add.s64 	%rd3900, %rd3899, 8;
	ld.f32 	%f785, [%SP+496];
	add.s64 	%rd3901, %rd3899, 32;
	add.u64 	%rd3902, %SP, 888;
	add.u64 	%rd3903, %SP, 900;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3902;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3903;
	.param .b32 param2;
	st.param.f32	[param2+0], %f784;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3900;
	.param .b32 param4;
	st.param.f32	[param4+0], %f785;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd3901;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 133
tmp1018:

BB43_244:
	.loc	1 415 1
	cvt.u32.u16	%r4255, %rs6;
	ld.u16 	%rs1253, [%SP+16];
	cvt.u32.u16	%r4256, %rs1253;
	mul.lo.s32 	%r4257, %r4256, 2;
	add.s32 	%r4258, %r4255, %r4257;
	cvt.s64.s32	%rd3904, %r4258;
	shl.b64 	%rd3905, %rd3904, 1;
	mov.u64 	%rd3906, cBoolModel;
	cvta.const.u64 	%rd3907, %rd3906;
	add.s64 	%rd3908, %rd3907, %rd3905;
	ld.u16 	%rs1254, [%rd3908];
	setp.ne.s16	%p241, %rs1254, 0;
	not.pred 	%p242, %p241;
	@%p242 bra 	BB43_246;
	bra.uni 	BB43_245;

BB43_245:
	.loc	1 415 1
tmp1019:
	cvt.ftz.f64.f32	%fd189, %f1926;
	add.f64 	%fd190, %fd189, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f786, %fd190;
	add.u64 	%rd3909, %SP, 460;
	add.s64 	%rd3910, %rd3909, 12;
	cvt.u32.u16	%r4259, %rs1;
	cvt.u32.u16	%r4260, %rs28;
	mul.lo.s32 	%r4261, %r4259, %r4260;
	ld.u16 	%rs1255, [%SP+42];
	cvt.u32.u16	%r4262, %rs1255;
	mul.lo.s32 	%r4263, %r4262, 2;
	add.s32 	%r4264, %r4261, %r4263;
	cvt.u64.u16	%rd3911, %rs6;
	mov.u64 	%rd3912, cSegToComp;
	cvta.const.u64 	%rd3913, %rd3912;
	shl.b64 	%rd3914, %rd3911, 1;
	add.s64 	%rd3915, %rd3913, %rd3914;
	ld.u16 	%rs1256, [%rd3915];
	cvt.u32.u16	%r4265, %rs1256;
	add.s32 	%r4266, %r4264, %r4265;
	cvt.s64.s32	%rd3916, %r4266;
	shl.b64 	%rd3917, %rd3916, 2;
	add.s64 	%rd3918, %rd9, %rd3917;
	ld.f32 	%f787, [%rd3918];
	cvt.u32.u16	%r4267, %rs1;
	cvt.u32.u16	%r4268, %rs28;
	mul.lo.s32 	%r4269, %r4267, %r4268;
	ld.u16 	%rs1257, [%SP+42];
	cvt.u32.u16	%r4270, %rs1257;
	mul.lo.s32 	%r4271, %r4270, 3;
	add.s32 	%r4272, %r4269, %r4271;
	cvt.u64.u16	%rd3919, %rs6;
	shl.b64 	%rd3920, %rd3919, 1;
	add.s64 	%rd3921, %rd3913, %rd3920;
	ld.u16 	%rs1258, [%rd3921];
	cvt.u32.u16	%r4273, %rs1258;
	add.s32 	%r4274, %r4272, %r4273;
	cvt.s64.s32	%rd3922, %r4274;
	shl.b64 	%rd3923, %rd3922, 2;
	add.s64 	%rd3924, %rd9, %rd3923;
	ld.f32 	%f788, [%rd3924];
	cvt.u32.u16	%r4275, %rs1;
	cvt.u32.u16	%r4276, %rs28;
	mul.lo.s32 	%r4277, %r4275, %r4276;
	ld.u16 	%rs1259, [%SP+42];
	cvt.u32.u16	%r4278, %rs1259;
	mul.lo.s32 	%r4279, %r4278, 4;
	add.s32 	%r4280, %r4277, %r4279;
	cvt.u64.u16	%rd3925, %rs6;
	shl.b64 	%rd3926, %rd3925, 1;
	add.s64 	%rd3927, %rd3913, %rd3926;
	ld.u16 	%rs1260, [%rd3927];
	cvt.u32.u16	%r4281, %rs1260;
	add.s32 	%r4282, %r4280, %r4281;
	cvt.s64.s32	%rd3928, %r4282;
	shl.b64 	%rd3929, %rd3928, 2;
	add.s64 	%rd3930, %rd9, %rd3929;
	ld.f32 	%f789, [%rd3930];
	cvt.u32.u16	%r4283, %rs1;
	cvt.u32.u16	%r4284, %rs28;
	mul.lo.s32 	%r4285, %r4283, %r4284;
	ld.u16 	%rs1261, [%SP+42];
	cvt.u32.u16	%r4286, %rs1261;
	mul.lo.s32 	%r4287, %r4286, 5;
	add.s32 	%r4288, %r4285, %r4287;
	cvt.u64.u16	%rd3931, %rs6;
	shl.b64 	%rd3932, %rd3931, 1;
	add.s64 	%rd3933, %rd3913, %rd3932;
	ld.u16 	%rs1262, [%rd3933];
	cvt.u32.u16	%r4289, %rs1262;
	add.s32 	%r4290, %r4288, %r4289;
	cvt.s64.s32	%rd3934, %r4290;
	shl.b64 	%rd3935, %rd3934, 2;
	add.s64 	%rd3936, %rd9, %rd3935;
	ld.f32 	%f790, [%rd3936];
	ld.f32 	%f791, [%SP+492];
	add.u64 	%rd3937, %SP, 888;
	add.u64 	%rd3938, %SP, 900;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3937;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3938;
	.param .b32 param2;
	st.param.f32	[param2+0], %f786;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3910;
	.param .b32 param4;
	st.param.f32	[param4+0], %f787;
	.param .b32 param5;
	st.param.f32	[param5+0], %f788;
	.param .b32 param6;
	st.param.f32	[param6+0], %f789;
	.param .b32 param7;
	st.param.f32	[param7+0], %f790;
	.param .b32 param8;
	st.param.f32	[param8+0], %f791;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 134
tmp1020:

BB43_246:
	.loc	1 415 1
	cvt.u32.u16	%r4291, %rs6;
	ld.u16 	%rs1263, [%SP+16];
	cvt.u32.u16	%r4292, %rs1263;
	mul.lo.s32 	%r4293, %r4292, 3;
	add.s32 	%r4294, %r4291, %r4293;
	cvt.s64.s32	%rd3939, %r4294;
	shl.b64 	%rd3940, %rd3939, 1;
	mov.u64 	%rd3941, cBoolModel;
	cvta.const.u64 	%rd3942, %rd3941;
	add.s64 	%rd3943, %rd3942, %rd3940;
	ld.u16 	%rs1264, [%rd3943];
	setp.ne.s16	%p243, %rs1264, 0;
	not.pred 	%p244, %p243;
	@%p244 bra 	BB43_248;
	bra.uni 	BB43_247;

BB43_247:
	.loc	1 415 1
tmp1021:
	cvt.ftz.f64.f32	%fd191, %f1926;
	add.f64 	%fd192, %fd191, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f792, %fd192;
	add.u64 	%rd3944, %SP, 460;
	add.s64 	%rd3945, %rd3944, 16;
	cvt.u32.u16	%r4295, %rs1;
	cvt.u32.u16	%r4296, %rs28;
	mul.lo.s32 	%r4297, %r4295, %r4296;
	ld.u16 	%rs1265, [%SP+42];
	cvt.u32.u16	%r4298, %rs1265;
	mul.lo.s32 	%r4299, %r4298, 6;
	add.s32 	%r4300, %r4297, %r4299;
	cvt.u64.u16	%rd3946, %rs6;
	mov.u64 	%rd3947, cSegToComp;
	cvta.const.u64 	%rd3948, %rd3947;
	shl.b64 	%rd3949, %rd3946, 1;
	add.s64 	%rd3950, %rd3948, %rd3949;
	ld.u16 	%rs1266, [%rd3950];
	cvt.u32.u16	%r4301, %rs1266;
	add.s32 	%r4302, %r4300, %r4301;
	cvt.s64.s32	%rd3951, %r4302;
	shl.b64 	%rd3952, %rd3951, 2;
	add.s64 	%rd3953, %rd9, %rd3952;
	ld.f32 	%f793, [%rd3953];
	cvt.u32.u16	%r4303, %rs1;
	cvt.u32.u16	%r4304, %rs28;
	mul.lo.s32 	%r4305, %r4303, %r4304;
	ld.u16 	%rs1267, [%SP+42];
	cvt.u32.u16	%r4306, %rs1267;
	mul.lo.s32 	%r4307, %r4306, 7;
	add.s32 	%r4308, %r4305, %r4307;
	cvt.u64.u16	%rd3954, %rs6;
	shl.b64 	%rd3955, %rd3954, 1;
	add.s64 	%rd3956, %rd3948, %rd3955;
	ld.u16 	%rs1268, [%rd3956];
	cvt.u32.u16	%r4309, %rs1268;
	add.s32 	%r4310, %r4308, %r4309;
	cvt.s64.s32	%rd3957, %r4310;
	shl.b64 	%rd3958, %rd3957, 2;
	add.s64 	%rd3959, %rd9, %rd3958;
	ld.f32 	%f794, [%rd3959];
	cvt.u32.u16	%r4311, %rs1;
	cvt.u32.u16	%r4312, %rs28;
	mul.lo.s32 	%r4313, %r4311, %r4312;
	ld.u16 	%rs1269, [%SP+42];
	cvt.u32.u16	%r4314, %rs1269;
	mul.lo.s32 	%r4315, %r4314, 8;
	add.s32 	%r4316, %r4313, %r4315;
	cvt.u64.u16	%rd3960, %rs6;
	shl.b64 	%rd3961, %rd3960, 1;
	add.s64 	%rd3962, %rd3948, %rd3961;
	ld.u16 	%rs1270, [%rd3962];
	cvt.u32.u16	%r4317, %rs1270;
	add.s32 	%r4318, %r4316, %r4317;
	cvt.s64.s32	%rd3963, %r4318;
	shl.b64 	%rd3964, %rd3963, 2;
	add.s64 	%rd3965, %rd9, %rd3964;
	ld.f32 	%f795, [%rd3965];
	cvt.u32.u16	%r4319, %rs1;
	cvt.u32.u16	%r4320, %rs28;
	mul.lo.s32 	%r4321, %r4319, %r4320;
	ld.u16 	%rs1271, [%SP+42];
	cvt.u32.u16	%r4322, %rs1271;
	mul.lo.s32 	%r4323, %r4322, 9;
	add.s32 	%r4324, %r4321, %r4323;
	cvt.u64.u16	%rd3966, %rs6;
	shl.b64 	%rd3967, %rd3966, 1;
	add.s64 	%rd3968, %rd3948, %rd3967;
	ld.u16 	%rs1272, [%rd3968];
	cvt.u32.u16	%r4325, %rs1272;
	add.s32 	%r4326, %r4324, %r4325;
	cvt.s64.s32	%rd3969, %r4326;
	shl.b64 	%rd3970, %rd3969, 2;
	add.s64 	%rd3971, %rd9, %rd3970;
	ld.f32 	%f796, [%rd3971];
	cvt.u32.u16	%r4327, %rs1;
	cvt.u32.u16	%r4328, %rs28;
	mul.lo.s32 	%r4329, %r4327, %r4328;
	ld.u16 	%rs1273, [%SP+42];
	cvt.u32.u16	%r4330, %rs1273;
	mul.lo.s32 	%r4331, %r4330, 10;
	add.s32 	%r4332, %r4329, %r4331;
	cvt.u64.u16	%rd3972, %rs6;
	shl.b64 	%rd3973, %rd3972, 1;
	add.s64 	%rd3974, %rd3948, %rd3973;
	ld.u16 	%rs1274, [%rd3974];
	cvt.u32.u16	%r4333, %rs1274;
	add.s32 	%r4334, %r4332, %r4333;
	cvt.s64.s32	%rd3975, %r4334;
	shl.b64 	%rd3976, %rd3975, 2;
	add.s64 	%rd3977, %rd9, %rd3976;
	ld.f32 	%f797, [%rd3977];
	add.u64 	%rd3978, %SP, 888;
	add.u64 	%rd3979, %SP, 900;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd3978;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3979;
	.param .b32 param2;
	st.param.f32	[param2+0], %f792;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3945;
	.param .b32 param4;
	st.param.f32	[param4+0], %f793;
	.param .b32 param5;
	st.param.f32	[param5+0], %f794;
	.param .b32 param6;
	st.param.f32	[param6+0], %f795;
	.param .b32 param7;
	st.param.f32	[param7+0], %f796;
	.param .b32 param8;
	st.param.f32	[param8+0], %f797;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 135
tmp1022:

BB43_248:
	.loc	1 415 1
	cvt.u32.u16	%r4335, %rs6;
	ld.u16 	%rs1275, [%SP+16];
	cvt.u32.u16	%r4336, %rs1275;
	mul.lo.s32 	%r4337, %r4336, 4;
	add.s32 	%r4338, %r4335, %r4337;
	cvt.s64.s32	%rd3980, %r4338;
	shl.b64 	%rd3981, %rd3980, 1;
	mov.u64 	%rd3982, cBoolModel;
	cvta.const.u64 	%rd3983, %rd3982;
	add.s64 	%rd3984, %rd3983, %rd3981;
	ld.u16 	%rs1276, [%rd3984];
	setp.ne.s16	%p245, %rs1276, 0;
	not.pred 	%p246, %p245;
	@%p246 bra 	BB43_250;
	bra.uni 	BB43_249;

BB43_249:
	.loc	1 415 1
tmp1023:
	cvt.ftz.f64.f32	%fd193, %f1926;
	add.f64 	%fd194, %fd193, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f798, %fd194;
	add.u64 	%rd3985, %SP, 460;
	add.s64 	%rd3986, %rd3985, 20;
	cvt.u32.u16	%r4339, %rs1;
	cvt.u32.u16	%r4340, %rs28;
	mul.lo.s32 	%r4341, %r4339, %r4340;
	ld.u16 	%rs1277, [%SP+42];
	cvt.u32.u16	%r4342, %rs1277;
	mul.lo.s32 	%r4343, %r4342, 11;
	add.s32 	%r4344, %r4341, %r4343;
	cvt.u64.u16	%rd3987, %rs6;
	mov.u64 	%rd3988, cSegToComp;
	cvta.const.u64 	%rd3989, %rd3988;
	shl.b64 	%rd3990, %rd3987, 1;
	add.s64 	%rd3991, %rd3989, %rd3990;
	ld.u16 	%rs1278, [%rd3991];
	cvt.u32.u16	%r4345, %rs1278;
	add.s32 	%r4346, %r4344, %r4345;
	cvt.s64.s32	%rd3992, %r4346;
	shl.b64 	%rd3993, %rd3992, 2;
	add.s64 	%rd3994, %rd9, %rd3993;
	ld.f32 	%f799, [%rd3994];
	cvt.u32.u16	%r4347, %rs1;
	cvt.u32.u16	%r4348, %rs28;
	mul.lo.s32 	%r4349, %r4347, %r4348;
	ld.u16 	%rs1279, [%SP+42];
	cvt.u32.u16	%r4350, %rs1279;
	mul.lo.s32 	%r4351, %r4350, 12;
	add.s32 	%r4352, %r4349, %r4351;
	cvt.u64.u16	%rd3995, %rs6;
	shl.b64 	%rd3996, %rd3995, 1;
	add.s64 	%rd3997, %rd3989, %rd3996;
	ld.u16 	%rs1280, [%rd3997];
	cvt.u32.u16	%r4353, %rs1280;
	add.s32 	%r4354, %r4352, %r4353;
	cvt.s64.s32	%rd3998, %r4354;
	shl.b64 	%rd3999, %rd3998, 2;
	add.s64 	%rd4000, %rd9, %rd3999;
	ld.f32 	%f800, [%rd4000];
	cvt.u32.u16	%r4355, %rs1;
	cvt.u32.u16	%r4356, %rs28;
	mul.lo.s32 	%r4357, %r4355, %r4356;
	ld.u16 	%rs1281, [%SP+42];
	cvt.u32.u16	%r4358, %rs1281;
	mul.lo.s32 	%r4359, %r4358, 13;
	add.s32 	%r4360, %r4357, %r4359;
	cvt.u64.u16	%rd4001, %rs6;
	shl.b64 	%rd4002, %rd4001, 1;
	add.s64 	%rd4003, %rd3989, %rd4002;
	ld.u16 	%rs1282, [%rd4003];
	cvt.u32.u16	%r4361, %rs1282;
	add.s32 	%r4362, %r4360, %r4361;
	cvt.s64.s32	%rd4004, %r4362;
	shl.b64 	%rd4005, %rd4004, 2;
	add.s64 	%rd4006, %rd9, %rd4005;
	ld.f32 	%f801, [%rd4006];
	cvt.u32.u16	%r4363, %rs1;
	cvt.u32.u16	%r4364, %rs28;
	mul.lo.s32 	%r4365, %r4363, %r4364;
	ld.u16 	%rs1283, [%SP+42];
	cvt.u32.u16	%r4366, %rs1283;
	mul.lo.s32 	%r4367, %r4366, 14;
	add.s32 	%r4368, %r4365, %r4367;
	cvt.u64.u16	%rd4007, %rs6;
	shl.b64 	%rd4008, %rd4007, 1;
	add.s64 	%rd4009, %rd3989, %rd4008;
	ld.u16 	%rs1284, [%rd4009];
	cvt.u32.u16	%r4369, %rs1284;
	add.s32 	%r4370, %r4368, %r4369;
	cvt.s64.s32	%rd4010, %r4370;
	shl.b64 	%rd4011, %rd4010, 2;
	add.s64 	%rd4012, %rd9, %rd4011;
	ld.f32 	%f802, [%rd4012];
	cvt.u32.u16	%r4371, %rs1;
	cvt.u32.u16	%r4372, %rs28;
	mul.lo.s32 	%r4373, %r4371, %r4372;
	ld.u16 	%rs1285, [%SP+42];
	cvt.u32.u16	%r4374, %rs1285;
	mul.lo.s32 	%r4375, %r4374, 15;
	add.s32 	%r4376, %r4373, %r4375;
	cvt.u64.u16	%rd4013, %rs6;
	shl.b64 	%rd4014, %rd4013, 1;
	add.s64 	%rd4015, %rd3989, %rd4014;
	ld.u16 	%rs1286, [%rd4015];
	cvt.u32.u16	%r4377, %rs1286;
	add.s32 	%r4378, %r4376, %r4377;
	cvt.s64.s32	%rd4016, %r4378;
	shl.b64 	%rd4017, %rd4016, 2;
	add.s64 	%rd4018, %rd9, %rd4017;
	ld.f32 	%f803, [%rd4018];
	add.u64 	%rd4019, %SP, 888;
	add.u64 	%rd4020, %SP, 900;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4019;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4020;
	.param .b32 param2;
	st.param.f32	[param2+0], %f798;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3986;
	.param .b32 param4;
	st.param.f32	[param4+0], %f799;
	.param .b32 param5;
	st.param.f32	[param5+0], %f800;
	.param .b32 param6;
	st.param.f32	[param6+0], %f801;
	.param .b32 param7;
	st.param.f32	[param7+0], %f802;
	.param .b32 param8;
	st.param.f32	[param8+0], %f803;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 136
tmp1024:

BB43_250:
	.loc	1 415 1
	cvt.u32.u16	%r4379, %rs6;
	ld.u16 	%rs1287, [%SP+16];
	cvt.u32.u16	%r4380, %rs1287;
	mul.lo.s32 	%r4381, %r4380, 5;
	add.s32 	%r4382, %r4379, %r4381;
	cvt.s64.s32	%rd4021, %r4382;
	shl.b64 	%rd4022, %rd4021, 1;
	mov.u64 	%rd4023, cBoolModel;
	cvta.const.u64 	%rd4024, %rd4023;
	add.s64 	%rd4025, %rd4024, %rd4022;
	ld.u16 	%rs1288, [%rd4025];
	setp.ne.s16	%p247, %rs1288, 0;
	not.pred 	%p248, %p247;
	@%p248 bra 	BB43_252;
	bra.uni 	BB43_251;

BB43_251:
	.loc	1 415 1
tmp1025:
	cvt.ftz.f64.f32	%fd195, %f1926;
	add.f64 	%fd196, %fd195, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f804, %fd196;
	add.u64 	%rd4026, %SP, 460;
	add.s64 	%rd4027, %rd4026, 24;
	add.s64 	%rd4028, %rd4026, 28;
	cvt.u32.u16	%r4383, %rs1;
	cvt.u32.u16	%r4384, %rs28;
	mul.lo.s32 	%r4385, %r4383, %r4384;
	ld.u16 	%rs1289, [%SP+42];
	cvt.u32.u16	%r4386, %rs1289;
	mul.lo.s32 	%r4387, %r4386, 16;
	add.s32 	%r4388, %r4385, %r4387;
	cvt.u64.u16	%rd4029, %rs6;
	mov.u64 	%rd4030, cSegToComp;
	cvta.const.u64 	%rd4031, %rd4030;
	shl.b64 	%rd4032, %rd4029, 1;
	add.s64 	%rd4033, %rd4031, %rd4032;
	ld.u16 	%rs1290, [%rd4033];
	cvt.u32.u16	%r4389, %rs1290;
	add.s32 	%r4390, %r4388, %r4389;
	cvt.s64.s32	%rd4034, %r4390;
	shl.b64 	%rd4035, %rd4034, 2;
	add.s64 	%rd4036, %rd9, %rd4035;
	ld.f32 	%f805, [%rd4036];
	cvt.u32.u16	%r4391, %rs1;
	cvt.u32.u16	%r4392, %rs28;
	mul.lo.s32 	%r4393, %r4391, %r4392;
	ld.u16 	%rs1291, [%SP+42];
	cvt.u32.u16	%r4394, %rs1291;
	mul.lo.s32 	%r4395, %r4394, 17;
	add.s32 	%r4396, %r4393, %r4395;
	cvt.u64.u16	%rd4037, %rs6;
	shl.b64 	%rd4038, %rd4037, 1;
	add.s64 	%rd4039, %rd4031, %rd4038;
	ld.u16 	%rs1292, [%rd4039];
	cvt.u32.u16	%r4397, %rs1292;
	add.s32 	%r4398, %r4396, %r4397;
	cvt.s64.s32	%rd4040, %r4398;
	shl.b64 	%rd4041, %rd4040, 2;
	add.s64 	%rd4042, %rd9, %rd4041;
	ld.f32 	%f806, [%rd4042];
	cvt.u32.u16	%r4399, %rs1;
	cvt.u32.u16	%r4400, %rs28;
	mul.lo.s32 	%r4401, %r4399, %r4400;
	ld.u16 	%rs1293, [%SP+42];
	cvt.u32.u16	%r4402, %rs1293;
	mul.lo.s32 	%r4403, %r4402, 18;
	add.s32 	%r4404, %r4401, %r4403;
	cvt.u64.u16	%rd4043, %rs6;
	shl.b64 	%rd4044, %rd4043, 1;
	add.s64 	%rd4045, %rd4031, %rd4044;
	ld.u16 	%rs1294, [%rd4045];
	cvt.u32.u16	%r4405, %rs1294;
	add.s32 	%r4406, %r4404, %r4405;
	cvt.s64.s32	%rd4046, %r4406;
	shl.b64 	%rd4047, %rd4046, 2;
	add.s64 	%rd4048, %rd9, %rd4047;
	ld.f32 	%f807, [%rd4048];
	cvt.u32.u16	%r4407, %rs1;
	cvt.u32.u16	%r4408, %rs28;
	mul.lo.s32 	%r4409, %r4407, %r4408;
	ld.u16 	%rs1295, [%SP+42];
	cvt.u32.u16	%r4410, %rs1295;
	mul.lo.s32 	%r4411, %r4410, 19;
	add.s32 	%r4412, %r4409, %r4411;
	cvt.u64.u16	%rd4049, %rs6;
	shl.b64 	%rd4050, %rd4049, 1;
	add.s64 	%rd4051, %rd4031, %rd4050;
	ld.u16 	%rs1296, [%rd4051];
	cvt.u32.u16	%r4413, %rs1296;
	add.s32 	%r4414, %r4412, %r4413;
	cvt.s64.s32	%rd4052, %r4414;
	shl.b64 	%rd4053, %rd4052, 2;
	add.s64 	%rd4054, %rd9, %rd4053;
	ld.f32 	%f808, [%rd4054];
	cvt.u32.u16	%r4415, %rs1;
	cvt.u32.u16	%r4416, %rs28;
	mul.lo.s32 	%r4417, %r4415, %r4416;
	ld.u16 	%rs1297, [%SP+42];
	cvt.u32.u16	%r4418, %rs1297;
	mul.lo.s32 	%r4419, %r4418, 20;
	add.s32 	%r4420, %r4417, %r4419;
	cvt.u64.u16	%rd4055, %rs6;
	shl.b64 	%rd4056, %rd4055, 1;
	add.s64 	%rd4057, %rd4031, %rd4056;
	ld.u16 	%rs1298, [%rd4057];
	cvt.u32.u16	%r4421, %rs1298;
	add.s32 	%r4422, %r4420, %r4421;
	cvt.s64.s32	%rd4058, %r4422;
	shl.b64 	%rd4059, %rd4058, 2;
	add.s64 	%rd4060, %rd9, %rd4059;
	ld.f32 	%f809, [%rd4060];
	cvt.u32.u16	%r4423, %rs1;
	cvt.u32.u16	%r4424, %rs28;
	mul.lo.s32 	%r4425, %r4423, %r4424;
	ld.u16 	%rs1299, [%SP+42];
	cvt.u32.u16	%r4426, %rs1299;
	mul.lo.s32 	%r4427, %r4426, 21;
	add.s32 	%r4428, %r4425, %r4427;
	cvt.u64.u16	%rd4061, %rs6;
	shl.b64 	%rd4062, %rd4061, 1;
	add.s64 	%rd4063, %rd4031, %rd4062;
	ld.u16 	%rs1300, [%rd4063];
	cvt.u32.u16	%r4429, %rs1300;
	add.s32 	%r4430, %r4428, %r4429;
	cvt.s64.s32	%rd4064, %r4430;
	shl.b64 	%rd4065, %rd4064, 2;
	add.s64 	%rd4066, %rd9, %rd4065;
	ld.f32 	%f810, [%rd4066];
	cvt.u32.u16	%r4431, %rs1;
	cvt.u32.u16	%r4432, %rs28;
	mul.lo.s32 	%r4433, %r4431, %r4432;
	ld.u16 	%rs1301, [%SP+42];
	cvt.u32.u16	%r4434, %rs1301;
	mul.lo.s32 	%r4435, %r4434, 22;
	add.s32 	%r4436, %r4433, %r4435;
	cvt.u64.u16	%rd4067, %rs6;
	shl.b64 	%rd4068, %rd4067, 1;
	add.s64 	%rd4069, %rd4031, %rd4068;
	ld.u16 	%rs1302, [%rd4069];
	cvt.u32.u16	%r4437, %rs1302;
	add.s32 	%r4438, %r4436, %r4437;
	cvt.s64.s32	%rd4070, %r4438;
	shl.b64 	%rd4071, %rd4070, 2;
	add.s64 	%rd4072, %rd9, %rd4071;
	ld.f32 	%f811, [%rd4072];
	cvt.u32.u16	%r4439, %rs1;
	cvt.u32.u16	%r4440, %rs28;
	mul.lo.s32 	%r4441, %r4439, %r4440;
	ld.u16 	%rs1303, [%SP+42];
	cvt.u32.u16	%r4442, %rs1303;
	mul.lo.s32 	%r4443, %r4442, 23;
	add.s32 	%r4444, %r4441, %r4443;
	cvt.u64.u16	%rd4073, %rs6;
	shl.b64 	%rd4074, %rd4073, 1;
	add.s64 	%rd4075, %rd4031, %rd4074;
	ld.u16 	%rs1304, [%rd4075];
	cvt.u32.u16	%r4445, %rs1304;
	add.s32 	%r4446, %r4444, %r4445;
	cvt.s64.s32	%rd4076, %r4446;
	shl.b64 	%rd4077, %rd4076, 2;
	add.s64 	%rd4078, %rd9, %rd4077;
	ld.f32 	%f812, [%rd4078];
	cvt.u32.u16	%r4447, %rs1;
	cvt.u32.u16	%r4448, %rs28;
	mul.lo.s32 	%r4449, %r4447, %r4448;
	ld.u16 	%rs1305, [%SP+42];
	cvt.u32.u16	%r4450, %rs1305;
	mul.lo.s32 	%r4451, %r4450, 24;
	add.s32 	%r4452, %r4449, %r4451;
	cvt.u64.u16	%rd4079, %rs6;
	shl.b64 	%rd4080, %rd4079, 1;
	add.s64 	%rd4081, %rd4031, %rd4080;
	ld.u16 	%rs1306, [%rd4081];
	cvt.u32.u16	%r4453, %rs1306;
	add.s32 	%r4454, %r4452, %r4453;
	cvt.s64.s32	%rd4082, %r4454;
	shl.b64 	%rd4083, %rd4082, 2;
	add.s64 	%rd4084, %rd9, %rd4083;
	ld.f32 	%f813, [%rd4084];
	cvt.u32.u16	%r4455, %rs1;
	cvt.u32.u16	%r4456, %rs28;
	mul.lo.s32 	%r4457, %r4455, %r4456;
	ld.u16 	%rs1307, [%SP+42];
	cvt.u32.u16	%r4458, %rs1307;
	mul.lo.s32 	%r4459, %r4458, 25;
	add.s32 	%r4460, %r4457, %r4459;
	cvt.u64.u16	%rd4085, %rs6;
	shl.b64 	%rd4086, %rd4085, 1;
	add.s64 	%rd4087, %rd4031, %rd4086;
	ld.u16 	%rs1308, [%rd4087];
	cvt.u32.u16	%r4461, %rs1308;
	add.s32 	%r4462, %r4460, %r4461;
	cvt.s64.s32	%rd4088, %r4462;
	shl.b64 	%rd4089, %rd4088, 2;
	add.s64 	%rd4090, %rd9, %rd4089;
	ld.f32 	%f814, [%rd4090];
	cvt.u32.u16	%r4463, %rs1;
	cvt.u32.u16	%r4464, %rs28;
	mul.lo.s32 	%r4465, %r4463, %r4464;
	ld.u16 	%rs1309, [%SP+42];
	cvt.u32.u16	%r4466, %rs1309;
	mul.lo.s32 	%r4467, %r4466, 26;
	add.s32 	%r4468, %r4465, %r4467;
	cvt.u64.u16	%rd4091, %rs6;
	shl.b64 	%rd4092, %rd4091, 1;
	add.s64 	%rd4093, %rd4031, %rd4092;
	ld.u16 	%rs1310, [%rd4093];
	cvt.u32.u16	%r4469, %rs1310;
	add.s32 	%r4470, %r4468, %r4469;
	cvt.s64.s32	%rd4094, %r4470;
	shl.b64 	%rd4095, %rd4094, 2;
	add.s64 	%rd4096, %rd9, %rd4095;
	ld.f32 	%f815, [%rd4096];
	cvt.u32.u16	%r4471, %rs1;
	cvt.u32.u16	%r4472, %rs28;
	mul.lo.s32 	%r4473, %r4471, %r4472;
	ld.u16 	%rs1311, [%SP+42];
	cvt.u32.u16	%r4474, %rs1311;
	mul.lo.s32 	%r4475, %r4474, 27;
	add.s32 	%r4476, %r4473, %r4475;
	cvt.u64.u16	%rd4097, %rs6;
	shl.b64 	%rd4098, %rd4097, 1;
	add.s64 	%rd4099, %rd4031, %rd4098;
	ld.u16 	%rs1312, [%rd4099];
	cvt.u32.u16	%r4477, %rs1312;
	add.s32 	%r4478, %r4476, %r4477;
	cvt.s64.s32	%rd4100, %r4478;
	shl.b64 	%rd4101, %rd4100, 2;
	add.s64 	%rd4102, %rd9, %rd4101;
	ld.f32 	%f816, [%rd4102];
	add.u64 	%rd4103, %SP, 888;
	add.u64 	%rd4104, %SP, 900;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4103;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4104;
	.param .b32 param2;
	st.param.f32	[param2+0], %f804;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4027;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4028;
	.param .b32 param5;
	st.param.f32	[param5+0], %f805;
	.param .b32 param6;
	st.param.f32	[param6+0], %f806;
	.param .b32 param7;
	st.param.f32	[param7+0], %f807;
	.param .b32 param8;
	st.param.f32	[param8+0], %f808;
	.param .b32 param9;
	st.param.f32	[param9+0], %f809;
	.param .b32 param10;
	st.param.f32	[param10+0], %f810;
	.param .b32 param11;
	st.param.f32	[param11+0], %f811;
	.param .b32 param12;
	st.param.f32	[param12+0], %f812;
	.param .b32 param13;
	st.param.f32	[param13+0], %f813;
	.param .b32 param14;
	st.param.f32	[param14+0], %f814;
	.param .b32 param15;
	st.param.f32	[param15+0], %f815;
	.param .b32 param16;
	st.param.f32	[param16+0], %f816;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 137
tmp1026:

BB43_252:
	.loc	1 415 1
	cvt.u32.u16	%r4479, %rs7;
	ld.u16 	%rs1313, [%SP+16];
	cvt.u32.u16	%r4480, %rs1313;
	mul.lo.s32 	%r4481, %r4480, 0;
	add.s32 	%r4482, %r4479, %r4481;
	cvt.s64.s32	%rd4105, %r4482;
	shl.b64 	%rd4106, %rd4105, 1;
	mov.u64 	%rd4107, cBoolModel;
	cvta.const.u64 	%rd4108, %rd4107;
	add.s64 	%rd4109, %rd4108, %rd4106;
	ld.u16 	%rs1314, [%rd4109];
	setp.ne.s16	%p249, %rs1314, 0;
	not.pred 	%p250, %p249;
	@%p250 bra 	BB43_254;
	bra.uni 	BB43_253;

BB43_253:
	.loc	1 415 1
tmp1027:
	cvt.ftz.f64.f32	%fd197, %f1928;
	add.f64 	%fd198, %fd197, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f817, %fd198;
	add.u64 	%rd4110, %SP, 500;
	add.s64 	%rd4111, %rd4110, 4;
	cvt.u32.u16	%r4483, %rs1;
	cvt.u32.u16	%r4484, %rs28;
	mul.lo.s32 	%r4485, %r4483, %r4484;
	ld.u16 	%rs1315, [%SP+42];
	cvt.u32.u16	%r4486, %rs1315;
	mul.lo.s32 	%r4487, %r4486, 0;
	add.s32 	%r4488, %r4485, %r4487;
	cvt.u64.u16	%rd4112, %rs7;
	mov.u64 	%rd4113, cSegToComp;
	cvta.const.u64 	%rd4114, %rd4113;
	shl.b64 	%rd4115, %rd4112, 1;
	add.s64 	%rd4116, %rd4114, %rd4115;
	ld.u16 	%rs1316, [%rd4116];
	cvt.u32.u16	%r4489, %rs1316;
	add.s32 	%r4490, %r4488, %r4489;
	cvt.s64.s32	%rd4117, %r4490;
	shl.b64 	%rd4118, %rd4117, 2;
	add.s64 	%rd4119, %rd9, %rd4118;
	ld.f32 	%f818, [%rd4119];
	cvt.u32.u16	%r4491, %rs1;
	cvt.u32.u16	%r4492, %rs28;
	mul.lo.s32 	%r4493, %r4491, %r4492;
	ld.u16 	%rs1317, [%SP+42];
	cvt.u32.u16	%r4494, %rs1317;
	mul.lo.s32 	%r4495, %r4494, 1;
	add.s32 	%r4496, %r4493, %r4495;
	cvt.u64.u16	%rd4120, %rs7;
	shl.b64 	%rd4121, %rd4120, 1;
	add.s64 	%rd4122, %rd4114, %rd4121;
	ld.u16 	%rs1318, [%rd4122];
	cvt.u32.u16	%r4497, %rs1318;
	add.s32 	%r4498, %r4496, %r4497;
	cvt.s64.s32	%rd4123, %r4498;
	shl.b64 	%rd4124, %rd4123, 2;
	add.s64 	%rd4125, %rd9, %rd4124;
	ld.f32 	%f819, [%rd4125];
	ld.f32 	%f820, [%SP+532];
	add.s64 	%rd4126, %rd4110, 36;
	add.u64 	%rd4127, %SP, 912;
	add.u64 	%rd4128, %SP, 924;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4127;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4128;
	.param .b32 param2;
	st.param.f32	[param2+0], %f817;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4110;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4111;
	.param .b32 param5;
	st.param.f32	[param5+0], %f818;
	.param .b32 param6;
	st.param.f32	[param6+0], %f819;
	.param .b32 param7;
	st.param.f32	[param7+0], %f820;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4126;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 138
tmp1028:

BB43_254:
	.loc	1 415 1
	cvt.u32.u16	%r4499, %rs7;
	ld.u16 	%rs1319, [%SP+16];
	cvt.u32.u16	%r4500, %rs1319;
	mul.lo.s32 	%r4501, %r4500, 1;
	add.s32 	%r4502, %r4499, %r4501;
	cvt.s64.s32	%rd4129, %r4502;
	shl.b64 	%rd4130, %rd4129, 1;
	mov.u64 	%rd4131, cBoolModel;
	cvta.const.u64 	%rd4132, %rd4131;
	add.s64 	%rd4133, %rd4132, %rd4130;
	ld.u16 	%rs1320, [%rd4133];
	setp.ne.s16	%p251, %rs1320, 0;
	not.pred 	%p252, %p251;
	@%p252 bra 	BB43_256;
	bra.uni 	BB43_255;

BB43_255:
	.loc	1 415 1
tmp1029:
	cvt.ftz.f64.f32	%fd199, %f1928;
	add.f64 	%fd200, %fd199, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f821, %fd200;
	add.u64 	%rd4134, %SP, 500;
	add.s64 	%rd4135, %rd4134, 8;
	ld.f32 	%f822, [%SP+536];
	add.s64 	%rd4136, %rd4134, 32;
	add.u64 	%rd4137, %SP, 912;
	add.u64 	%rd4138, %SP, 924;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4137;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4138;
	.param .b32 param2;
	st.param.f32	[param2+0], %f821;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4135;
	.param .b32 param4;
	st.param.f32	[param4+0], %f822;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4136;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 139
tmp1030:

BB43_256:
	.loc	1 415 1
	cvt.u32.u16	%r4503, %rs7;
	ld.u16 	%rs1321, [%SP+16];
	cvt.u32.u16	%r4504, %rs1321;
	mul.lo.s32 	%r4505, %r4504, 2;
	add.s32 	%r4506, %r4503, %r4505;
	cvt.s64.s32	%rd4139, %r4506;
	shl.b64 	%rd4140, %rd4139, 1;
	mov.u64 	%rd4141, cBoolModel;
	cvta.const.u64 	%rd4142, %rd4141;
	add.s64 	%rd4143, %rd4142, %rd4140;
	ld.u16 	%rs1322, [%rd4143];
	setp.ne.s16	%p253, %rs1322, 0;
	not.pred 	%p254, %p253;
	@%p254 bra 	BB43_258;
	bra.uni 	BB43_257;

BB43_257:
	.loc	1 415 1
tmp1031:
	cvt.ftz.f64.f32	%fd201, %f1928;
	add.f64 	%fd202, %fd201, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f823, %fd202;
	add.u64 	%rd4144, %SP, 500;
	add.s64 	%rd4145, %rd4144, 12;
	cvt.u32.u16	%r4507, %rs1;
	cvt.u32.u16	%r4508, %rs28;
	mul.lo.s32 	%r4509, %r4507, %r4508;
	ld.u16 	%rs1323, [%SP+42];
	cvt.u32.u16	%r4510, %rs1323;
	mul.lo.s32 	%r4511, %r4510, 2;
	add.s32 	%r4512, %r4509, %r4511;
	cvt.u64.u16	%rd4146, %rs7;
	mov.u64 	%rd4147, cSegToComp;
	cvta.const.u64 	%rd4148, %rd4147;
	shl.b64 	%rd4149, %rd4146, 1;
	add.s64 	%rd4150, %rd4148, %rd4149;
	ld.u16 	%rs1324, [%rd4150];
	cvt.u32.u16	%r4513, %rs1324;
	add.s32 	%r4514, %r4512, %r4513;
	cvt.s64.s32	%rd4151, %r4514;
	shl.b64 	%rd4152, %rd4151, 2;
	add.s64 	%rd4153, %rd9, %rd4152;
	ld.f32 	%f824, [%rd4153];
	cvt.u32.u16	%r4515, %rs1;
	cvt.u32.u16	%r4516, %rs28;
	mul.lo.s32 	%r4517, %r4515, %r4516;
	ld.u16 	%rs1325, [%SP+42];
	cvt.u32.u16	%r4518, %rs1325;
	mul.lo.s32 	%r4519, %r4518, 3;
	add.s32 	%r4520, %r4517, %r4519;
	cvt.u64.u16	%rd4154, %rs7;
	shl.b64 	%rd4155, %rd4154, 1;
	add.s64 	%rd4156, %rd4148, %rd4155;
	ld.u16 	%rs1326, [%rd4156];
	cvt.u32.u16	%r4521, %rs1326;
	add.s32 	%r4522, %r4520, %r4521;
	cvt.s64.s32	%rd4157, %r4522;
	shl.b64 	%rd4158, %rd4157, 2;
	add.s64 	%rd4159, %rd9, %rd4158;
	ld.f32 	%f825, [%rd4159];
	cvt.u32.u16	%r4523, %rs1;
	cvt.u32.u16	%r4524, %rs28;
	mul.lo.s32 	%r4525, %r4523, %r4524;
	ld.u16 	%rs1327, [%SP+42];
	cvt.u32.u16	%r4526, %rs1327;
	mul.lo.s32 	%r4527, %r4526, 4;
	add.s32 	%r4528, %r4525, %r4527;
	cvt.u64.u16	%rd4160, %rs7;
	shl.b64 	%rd4161, %rd4160, 1;
	add.s64 	%rd4162, %rd4148, %rd4161;
	ld.u16 	%rs1328, [%rd4162];
	cvt.u32.u16	%r4529, %rs1328;
	add.s32 	%r4530, %r4528, %r4529;
	cvt.s64.s32	%rd4163, %r4530;
	shl.b64 	%rd4164, %rd4163, 2;
	add.s64 	%rd4165, %rd9, %rd4164;
	ld.f32 	%f826, [%rd4165];
	cvt.u32.u16	%r4531, %rs1;
	cvt.u32.u16	%r4532, %rs28;
	mul.lo.s32 	%r4533, %r4531, %r4532;
	ld.u16 	%rs1329, [%SP+42];
	cvt.u32.u16	%r4534, %rs1329;
	mul.lo.s32 	%r4535, %r4534, 5;
	add.s32 	%r4536, %r4533, %r4535;
	cvt.u64.u16	%rd4166, %rs7;
	shl.b64 	%rd4167, %rd4166, 1;
	add.s64 	%rd4168, %rd4148, %rd4167;
	ld.u16 	%rs1330, [%rd4168];
	cvt.u32.u16	%r4537, %rs1330;
	add.s32 	%r4538, %r4536, %r4537;
	cvt.s64.s32	%rd4169, %r4538;
	shl.b64 	%rd4170, %rd4169, 2;
	add.s64 	%rd4171, %rd9, %rd4170;
	ld.f32 	%f827, [%rd4171];
	ld.f32 	%f828, [%SP+532];
	add.u64 	%rd4172, %SP, 912;
	add.u64 	%rd4173, %SP, 924;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4172;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4173;
	.param .b32 param2;
	st.param.f32	[param2+0], %f823;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4145;
	.param .b32 param4;
	st.param.f32	[param4+0], %f824;
	.param .b32 param5;
	st.param.f32	[param5+0], %f825;
	.param .b32 param6;
	st.param.f32	[param6+0], %f826;
	.param .b32 param7;
	st.param.f32	[param7+0], %f827;
	.param .b32 param8;
	st.param.f32	[param8+0], %f828;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 140
tmp1032:

BB43_258:
	.loc	1 415 1
	cvt.u32.u16	%r4539, %rs7;
	ld.u16 	%rs1331, [%SP+16];
	cvt.u32.u16	%r4540, %rs1331;
	mul.lo.s32 	%r4541, %r4540, 3;
	add.s32 	%r4542, %r4539, %r4541;
	cvt.s64.s32	%rd4174, %r4542;
	shl.b64 	%rd4175, %rd4174, 1;
	mov.u64 	%rd4176, cBoolModel;
	cvta.const.u64 	%rd4177, %rd4176;
	add.s64 	%rd4178, %rd4177, %rd4175;
	ld.u16 	%rs1332, [%rd4178];
	setp.ne.s16	%p255, %rs1332, 0;
	not.pred 	%p256, %p255;
	@%p256 bra 	BB43_260;
	bra.uni 	BB43_259;

BB43_259:
	.loc	1 415 1
tmp1033:
	cvt.ftz.f64.f32	%fd203, %f1928;
	add.f64 	%fd204, %fd203, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f829, %fd204;
	add.u64 	%rd4179, %SP, 500;
	add.s64 	%rd4180, %rd4179, 16;
	cvt.u32.u16	%r4543, %rs1;
	cvt.u32.u16	%r4544, %rs28;
	mul.lo.s32 	%r4545, %r4543, %r4544;
	ld.u16 	%rs1333, [%SP+42];
	cvt.u32.u16	%r4546, %rs1333;
	mul.lo.s32 	%r4547, %r4546, 6;
	add.s32 	%r4548, %r4545, %r4547;
	cvt.u64.u16	%rd4181, %rs7;
	mov.u64 	%rd4182, cSegToComp;
	cvta.const.u64 	%rd4183, %rd4182;
	shl.b64 	%rd4184, %rd4181, 1;
	add.s64 	%rd4185, %rd4183, %rd4184;
	ld.u16 	%rs1334, [%rd4185];
	cvt.u32.u16	%r4549, %rs1334;
	add.s32 	%r4550, %r4548, %r4549;
	cvt.s64.s32	%rd4186, %r4550;
	shl.b64 	%rd4187, %rd4186, 2;
	add.s64 	%rd4188, %rd9, %rd4187;
	ld.f32 	%f830, [%rd4188];
	cvt.u32.u16	%r4551, %rs1;
	cvt.u32.u16	%r4552, %rs28;
	mul.lo.s32 	%r4553, %r4551, %r4552;
	ld.u16 	%rs1335, [%SP+42];
	cvt.u32.u16	%r4554, %rs1335;
	mul.lo.s32 	%r4555, %r4554, 7;
	add.s32 	%r4556, %r4553, %r4555;
	cvt.u64.u16	%rd4189, %rs7;
	shl.b64 	%rd4190, %rd4189, 1;
	add.s64 	%rd4191, %rd4183, %rd4190;
	ld.u16 	%rs1336, [%rd4191];
	cvt.u32.u16	%r4557, %rs1336;
	add.s32 	%r4558, %r4556, %r4557;
	cvt.s64.s32	%rd4192, %r4558;
	shl.b64 	%rd4193, %rd4192, 2;
	add.s64 	%rd4194, %rd9, %rd4193;
	ld.f32 	%f831, [%rd4194];
	cvt.u32.u16	%r4559, %rs1;
	cvt.u32.u16	%r4560, %rs28;
	mul.lo.s32 	%r4561, %r4559, %r4560;
	ld.u16 	%rs1337, [%SP+42];
	cvt.u32.u16	%r4562, %rs1337;
	mul.lo.s32 	%r4563, %r4562, 8;
	add.s32 	%r4564, %r4561, %r4563;
	cvt.u64.u16	%rd4195, %rs7;
	shl.b64 	%rd4196, %rd4195, 1;
	add.s64 	%rd4197, %rd4183, %rd4196;
	ld.u16 	%rs1338, [%rd4197];
	cvt.u32.u16	%r4565, %rs1338;
	add.s32 	%r4566, %r4564, %r4565;
	cvt.s64.s32	%rd4198, %r4566;
	shl.b64 	%rd4199, %rd4198, 2;
	add.s64 	%rd4200, %rd9, %rd4199;
	ld.f32 	%f832, [%rd4200];
	cvt.u32.u16	%r4567, %rs1;
	cvt.u32.u16	%r4568, %rs28;
	mul.lo.s32 	%r4569, %r4567, %r4568;
	ld.u16 	%rs1339, [%SP+42];
	cvt.u32.u16	%r4570, %rs1339;
	mul.lo.s32 	%r4571, %r4570, 9;
	add.s32 	%r4572, %r4569, %r4571;
	cvt.u64.u16	%rd4201, %rs7;
	shl.b64 	%rd4202, %rd4201, 1;
	add.s64 	%rd4203, %rd4183, %rd4202;
	ld.u16 	%rs1340, [%rd4203];
	cvt.u32.u16	%r4573, %rs1340;
	add.s32 	%r4574, %r4572, %r4573;
	cvt.s64.s32	%rd4204, %r4574;
	shl.b64 	%rd4205, %rd4204, 2;
	add.s64 	%rd4206, %rd9, %rd4205;
	ld.f32 	%f833, [%rd4206];
	cvt.u32.u16	%r4575, %rs1;
	cvt.u32.u16	%r4576, %rs28;
	mul.lo.s32 	%r4577, %r4575, %r4576;
	ld.u16 	%rs1341, [%SP+42];
	cvt.u32.u16	%r4578, %rs1341;
	mul.lo.s32 	%r4579, %r4578, 10;
	add.s32 	%r4580, %r4577, %r4579;
	cvt.u64.u16	%rd4207, %rs7;
	shl.b64 	%rd4208, %rd4207, 1;
	add.s64 	%rd4209, %rd4183, %rd4208;
	ld.u16 	%rs1342, [%rd4209];
	cvt.u32.u16	%r4581, %rs1342;
	add.s32 	%r4582, %r4580, %r4581;
	cvt.s64.s32	%rd4210, %r4582;
	shl.b64 	%rd4211, %rd4210, 2;
	add.s64 	%rd4212, %rd9, %rd4211;
	ld.f32 	%f834, [%rd4212];
	add.u64 	%rd4213, %SP, 912;
	add.u64 	%rd4214, %SP, 924;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4213;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4214;
	.param .b32 param2;
	st.param.f32	[param2+0], %f829;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4180;
	.param .b32 param4;
	st.param.f32	[param4+0], %f830;
	.param .b32 param5;
	st.param.f32	[param5+0], %f831;
	.param .b32 param6;
	st.param.f32	[param6+0], %f832;
	.param .b32 param7;
	st.param.f32	[param7+0], %f833;
	.param .b32 param8;
	st.param.f32	[param8+0], %f834;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 141
tmp1034:

BB43_260:
	.loc	1 415 1
	cvt.u32.u16	%r4583, %rs7;
	ld.u16 	%rs1343, [%SP+16];
	cvt.u32.u16	%r4584, %rs1343;
	mul.lo.s32 	%r4585, %r4584, 4;
	add.s32 	%r4586, %r4583, %r4585;
	cvt.s64.s32	%rd4215, %r4586;
	shl.b64 	%rd4216, %rd4215, 1;
	mov.u64 	%rd4217, cBoolModel;
	cvta.const.u64 	%rd4218, %rd4217;
	add.s64 	%rd4219, %rd4218, %rd4216;
	ld.u16 	%rs1344, [%rd4219];
	setp.ne.s16	%p257, %rs1344, 0;
	not.pred 	%p258, %p257;
	@%p258 bra 	BB43_262;
	bra.uni 	BB43_261;

BB43_261:
	.loc	1 415 1
tmp1035:
	cvt.ftz.f64.f32	%fd205, %f1928;
	add.f64 	%fd206, %fd205, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f835, %fd206;
	add.u64 	%rd4220, %SP, 500;
	add.s64 	%rd4221, %rd4220, 20;
	cvt.u32.u16	%r4587, %rs1;
	cvt.u32.u16	%r4588, %rs28;
	mul.lo.s32 	%r4589, %r4587, %r4588;
	ld.u16 	%rs1345, [%SP+42];
	cvt.u32.u16	%r4590, %rs1345;
	mul.lo.s32 	%r4591, %r4590, 11;
	add.s32 	%r4592, %r4589, %r4591;
	cvt.u64.u16	%rd4222, %rs7;
	mov.u64 	%rd4223, cSegToComp;
	cvta.const.u64 	%rd4224, %rd4223;
	shl.b64 	%rd4225, %rd4222, 1;
	add.s64 	%rd4226, %rd4224, %rd4225;
	ld.u16 	%rs1346, [%rd4226];
	cvt.u32.u16	%r4593, %rs1346;
	add.s32 	%r4594, %r4592, %r4593;
	cvt.s64.s32	%rd4227, %r4594;
	shl.b64 	%rd4228, %rd4227, 2;
	add.s64 	%rd4229, %rd9, %rd4228;
	ld.f32 	%f836, [%rd4229];
	cvt.u32.u16	%r4595, %rs1;
	cvt.u32.u16	%r4596, %rs28;
	mul.lo.s32 	%r4597, %r4595, %r4596;
	ld.u16 	%rs1347, [%SP+42];
	cvt.u32.u16	%r4598, %rs1347;
	mul.lo.s32 	%r4599, %r4598, 12;
	add.s32 	%r4600, %r4597, %r4599;
	cvt.u64.u16	%rd4230, %rs7;
	shl.b64 	%rd4231, %rd4230, 1;
	add.s64 	%rd4232, %rd4224, %rd4231;
	ld.u16 	%rs1348, [%rd4232];
	cvt.u32.u16	%r4601, %rs1348;
	add.s32 	%r4602, %r4600, %r4601;
	cvt.s64.s32	%rd4233, %r4602;
	shl.b64 	%rd4234, %rd4233, 2;
	add.s64 	%rd4235, %rd9, %rd4234;
	ld.f32 	%f837, [%rd4235];
	cvt.u32.u16	%r4603, %rs1;
	cvt.u32.u16	%r4604, %rs28;
	mul.lo.s32 	%r4605, %r4603, %r4604;
	ld.u16 	%rs1349, [%SP+42];
	cvt.u32.u16	%r4606, %rs1349;
	mul.lo.s32 	%r4607, %r4606, 13;
	add.s32 	%r4608, %r4605, %r4607;
	cvt.u64.u16	%rd4236, %rs7;
	shl.b64 	%rd4237, %rd4236, 1;
	add.s64 	%rd4238, %rd4224, %rd4237;
	ld.u16 	%rs1350, [%rd4238];
	cvt.u32.u16	%r4609, %rs1350;
	add.s32 	%r4610, %r4608, %r4609;
	cvt.s64.s32	%rd4239, %r4610;
	shl.b64 	%rd4240, %rd4239, 2;
	add.s64 	%rd4241, %rd9, %rd4240;
	ld.f32 	%f838, [%rd4241];
	cvt.u32.u16	%r4611, %rs1;
	cvt.u32.u16	%r4612, %rs28;
	mul.lo.s32 	%r4613, %r4611, %r4612;
	ld.u16 	%rs1351, [%SP+42];
	cvt.u32.u16	%r4614, %rs1351;
	mul.lo.s32 	%r4615, %r4614, 14;
	add.s32 	%r4616, %r4613, %r4615;
	cvt.u64.u16	%rd4242, %rs7;
	shl.b64 	%rd4243, %rd4242, 1;
	add.s64 	%rd4244, %rd4224, %rd4243;
	ld.u16 	%rs1352, [%rd4244];
	cvt.u32.u16	%r4617, %rs1352;
	add.s32 	%r4618, %r4616, %r4617;
	cvt.s64.s32	%rd4245, %r4618;
	shl.b64 	%rd4246, %rd4245, 2;
	add.s64 	%rd4247, %rd9, %rd4246;
	ld.f32 	%f839, [%rd4247];
	cvt.u32.u16	%r4619, %rs1;
	cvt.u32.u16	%r4620, %rs28;
	mul.lo.s32 	%r4621, %r4619, %r4620;
	ld.u16 	%rs1353, [%SP+42];
	cvt.u32.u16	%r4622, %rs1353;
	mul.lo.s32 	%r4623, %r4622, 15;
	add.s32 	%r4624, %r4621, %r4623;
	cvt.u64.u16	%rd4248, %rs7;
	shl.b64 	%rd4249, %rd4248, 1;
	add.s64 	%rd4250, %rd4224, %rd4249;
	ld.u16 	%rs1354, [%rd4250];
	cvt.u32.u16	%r4625, %rs1354;
	add.s32 	%r4626, %r4624, %r4625;
	cvt.s64.s32	%rd4251, %r4626;
	shl.b64 	%rd4252, %rd4251, 2;
	add.s64 	%rd4253, %rd9, %rd4252;
	ld.f32 	%f840, [%rd4253];
	add.u64 	%rd4254, %SP, 912;
	add.u64 	%rd4255, %SP, 924;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4254;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4255;
	.param .b32 param2;
	st.param.f32	[param2+0], %f835;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4221;
	.param .b32 param4;
	st.param.f32	[param4+0], %f836;
	.param .b32 param5;
	st.param.f32	[param5+0], %f837;
	.param .b32 param6;
	st.param.f32	[param6+0], %f838;
	.param .b32 param7;
	st.param.f32	[param7+0], %f839;
	.param .b32 param8;
	st.param.f32	[param8+0], %f840;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 142
tmp1036:

BB43_262:
	.loc	1 415 1
	cvt.u32.u16	%r4627, %rs7;
	ld.u16 	%rs1355, [%SP+16];
	cvt.u32.u16	%r4628, %rs1355;
	mul.lo.s32 	%r4629, %r4628, 5;
	add.s32 	%r4630, %r4627, %r4629;
	cvt.s64.s32	%rd4256, %r4630;
	shl.b64 	%rd4257, %rd4256, 1;
	mov.u64 	%rd4258, cBoolModel;
	cvta.const.u64 	%rd4259, %rd4258;
	add.s64 	%rd4260, %rd4259, %rd4257;
	ld.u16 	%rs1356, [%rd4260];
	setp.ne.s16	%p259, %rs1356, 0;
	not.pred 	%p260, %p259;
	@%p260 bra 	BB43_264;
	bra.uni 	BB43_263;

BB43_263:
	.loc	1 415 1
tmp1037:
	cvt.ftz.f64.f32	%fd207, %f1928;
	add.f64 	%fd208, %fd207, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f841, %fd208;
	add.u64 	%rd4261, %SP, 500;
	add.s64 	%rd4262, %rd4261, 24;
	add.s64 	%rd4263, %rd4261, 28;
	cvt.u32.u16	%r4631, %rs1;
	cvt.u32.u16	%r4632, %rs28;
	mul.lo.s32 	%r4633, %r4631, %r4632;
	ld.u16 	%rs1357, [%SP+42];
	cvt.u32.u16	%r4634, %rs1357;
	mul.lo.s32 	%r4635, %r4634, 16;
	add.s32 	%r4636, %r4633, %r4635;
	cvt.u64.u16	%rd4264, %rs7;
	mov.u64 	%rd4265, cSegToComp;
	cvta.const.u64 	%rd4266, %rd4265;
	shl.b64 	%rd4267, %rd4264, 1;
	add.s64 	%rd4268, %rd4266, %rd4267;
	ld.u16 	%rs1358, [%rd4268];
	cvt.u32.u16	%r4637, %rs1358;
	add.s32 	%r4638, %r4636, %r4637;
	cvt.s64.s32	%rd4269, %r4638;
	shl.b64 	%rd4270, %rd4269, 2;
	add.s64 	%rd4271, %rd9, %rd4270;
	ld.f32 	%f842, [%rd4271];
	cvt.u32.u16	%r4639, %rs1;
	cvt.u32.u16	%r4640, %rs28;
	mul.lo.s32 	%r4641, %r4639, %r4640;
	ld.u16 	%rs1359, [%SP+42];
	cvt.u32.u16	%r4642, %rs1359;
	mul.lo.s32 	%r4643, %r4642, 17;
	add.s32 	%r4644, %r4641, %r4643;
	cvt.u64.u16	%rd4272, %rs7;
	shl.b64 	%rd4273, %rd4272, 1;
	add.s64 	%rd4274, %rd4266, %rd4273;
	ld.u16 	%rs1360, [%rd4274];
	cvt.u32.u16	%r4645, %rs1360;
	add.s32 	%r4646, %r4644, %r4645;
	cvt.s64.s32	%rd4275, %r4646;
	shl.b64 	%rd4276, %rd4275, 2;
	add.s64 	%rd4277, %rd9, %rd4276;
	ld.f32 	%f843, [%rd4277];
	cvt.u32.u16	%r4647, %rs1;
	cvt.u32.u16	%r4648, %rs28;
	mul.lo.s32 	%r4649, %r4647, %r4648;
	ld.u16 	%rs1361, [%SP+42];
	cvt.u32.u16	%r4650, %rs1361;
	mul.lo.s32 	%r4651, %r4650, 18;
	add.s32 	%r4652, %r4649, %r4651;
	cvt.u64.u16	%rd4278, %rs7;
	shl.b64 	%rd4279, %rd4278, 1;
	add.s64 	%rd4280, %rd4266, %rd4279;
	ld.u16 	%rs1362, [%rd4280];
	cvt.u32.u16	%r4653, %rs1362;
	add.s32 	%r4654, %r4652, %r4653;
	cvt.s64.s32	%rd4281, %r4654;
	shl.b64 	%rd4282, %rd4281, 2;
	add.s64 	%rd4283, %rd9, %rd4282;
	ld.f32 	%f844, [%rd4283];
	cvt.u32.u16	%r4655, %rs1;
	cvt.u32.u16	%r4656, %rs28;
	mul.lo.s32 	%r4657, %r4655, %r4656;
	ld.u16 	%rs1363, [%SP+42];
	cvt.u32.u16	%r4658, %rs1363;
	mul.lo.s32 	%r4659, %r4658, 19;
	add.s32 	%r4660, %r4657, %r4659;
	cvt.u64.u16	%rd4284, %rs7;
	shl.b64 	%rd4285, %rd4284, 1;
	add.s64 	%rd4286, %rd4266, %rd4285;
	ld.u16 	%rs1364, [%rd4286];
	cvt.u32.u16	%r4661, %rs1364;
	add.s32 	%r4662, %r4660, %r4661;
	cvt.s64.s32	%rd4287, %r4662;
	shl.b64 	%rd4288, %rd4287, 2;
	add.s64 	%rd4289, %rd9, %rd4288;
	ld.f32 	%f845, [%rd4289];
	cvt.u32.u16	%r4663, %rs1;
	cvt.u32.u16	%r4664, %rs28;
	mul.lo.s32 	%r4665, %r4663, %r4664;
	ld.u16 	%rs1365, [%SP+42];
	cvt.u32.u16	%r4666, %rs1365;
	mul.lo.s32 	%r4667, %r4666, 20;
	add.s32 	%r4668, %r4665, %r4667;
	cvt.u64.u16	%rd4290, %rs7;
	shl.b64 	%rd4291, %rd4290, 1;
	add.s64 	%rd4292, %rd4266, %rd4291;
	ld.u16 	%rs1366, [%rd4292];
	cvt.u32.u16	%r4669, %rs1366;
	add.s32 	%r4670, %r4668, %r4669;
	cvt.s64.s32	%rd4293, %r4670;
	shl.b64 	%rd4294, %rd4293, 2;
	add.s64 	%rd4295, %rd9, %rd4294;
	ld.f32 	%f846, [%rd4295];
	cvt.u32.u16	%r4671, %rs1;
	cvt.u32.u16	%r4672, %rs28;
	mul.lo.s32 	%r4673, %r4671, %r4672;
	ld.u16 	%rs1367, [%SP+42];
	cvt.u32.u16	%r4674, %rs1367;
	mul.lo.s32 	%r4675, %r4674, 21;
	add.s32 	%r4676, %r4673, %r4675;
	cvt.u64.u16	%rd4296, %rs7;
	shl.b64 	%rd4297, %rd4296, 1;
	add.s64 	%rd4298, %rd4266, %rd4297;
	ld.u16 	%rs1368, [%rd4298];
	cvt.u32.u16	%r4677, %rs1368;
	add.s32 	%r4678, %r4676, %r4677;
	cvt.s64.s32	%rd4299, %r4678;
	shl.b64 	%rd4300, %rd4299, 2;
	add.s64 	%rd4301, %rd9, %rd4300;
	ld.f32 	%f847, [%rd4301];
	cvt.u32.u16	%r4679, %rs1;
	cvt.u32.u16	%r4680, %rs28;
	mul.lo.s32 	%r4681, %r4679, %r4680;
	ld.u16 	%rs1369, [%SP+42];
	cvt.u32.u16	%r4682, %rs1369;
	mul.lo.s32 	%r4683, %r4682, 22;
	add.s32 	%r4684, %r4681, %r4683;
	cvt.u64.u16	%rd4302, %rs7;
	shl.b64 	%rd4303, %rd4302, 1;
	add.s64 	%rd4304, %rd4266, %rd4303;
	ld.u16 	%rs1370, [%rd4304];
	cvt.u32.u16	%r4685, %rs1370;
	add.s32 	%r4686, %r4684, %r4685;
	cvt.s64.s32	%rd4305, %r4686;
	shl.b64 	%rd4306, %rd4305, 2;
	add.s64 	%rd4307, %rd9, %rd4306;
	ld.f32 	%f848, [%rd4307];
	cvt.u32.u16	%r4687, %rs1;
	cvt.u32.u16	%r4688, %rs28;
	mul.lo.s32 	%r4689, %r4687, %r4688;
	ld.u16 	%rs1371, [%SP+42];
	cvt.u32.u16	%r4690, %rs1371;
	mul.lo.s32 	%r4691, %r4690, 23;
	add.s32 	%r4692, %r4689, %r4691;
	cvt.u64.u16	%rd4308, %rs7;
	shl.b64 	%rd4309, %rd4308, 1;
	add.s64 	%rd4310, %rd4266, %rd4309;
	ld.u16 	%rs1372, [%rd4310];
	cvt.u32.u16	%r4693, %rs1372;
	add.s32 	%r4694, %r4692, %r4693;
	cvt.s64.s32	%rd4311, %r4694;
	shl.b64 	%rd4312, %rd4311, 2;
	add.s64 	%rd4313, %rd9, %rd4312;
	ld.f32 	%f849, [%rd4313];
	cvt.u32.u16	%r4695, %rs1;
	cvt.u32.u16	%r4696, %rs28;
	mul.lo.s32 	%r4697, %r4695, %r4696;
	ld.u16 	%rs1373, [%SP+42];
	cvt.u32.u16	%r4698, %rs1373;
	mul.lo.s32 	%r4699, %r4698, 24;
	add.s32 	%r4700, %r4697, %r4699;
	cvt.u64.u16	%rd4314, %rs7;
	shl.b64 	%rd4315, %rd4314, 1;
	add.s64 	%rd4316, %rd4266, %rd4315;
	ld.u16 	%rs1374, [%rd4316];
	cvt.u32.u16	%r4701, %rs1374;
	add.s32 	%r4702, %r4700, %r4701;
	cvt.s64.s32	%rd4317, %r4702;
	shl.b64 	%rd4318, %rd4317, 2;
	add.s64 	%rd4319, %rd9, %rd4318;
	ld.f32 	%f850, [%rd4319];
	cvt.u32.u16	%r4703, %rs1;
	cvt.u32.u16	%r4704, %rs28;
	mul.lo.s32 	%r4705, %r4703, %r4704;
	ld.u16 	%rs1375, [%SP+42];
	cvt.u32.u16	%r4706, %rs1375;
	mul.lo.s32 	%r4707, %r4706, 25;
	add.s32 	%r4708, %r4705, %r4707;
	cvt.u64.u16	%rd4320, %rs7;
	shl.b64 	%rd4321, %rd4320, 1;
	add.s64 	%rd4322, %rd4266, %rd4321;
	ld.u16 	%rs1376, [%rd4322];
	cvt.u32.u16	%r4709, %rs1376;
	add.s32 	%r4710, %r4708, %r4709;
	cvt.s64.s32	%rd4323, %r4710;
	shl.b64 	%rd4324, %rd4323, 2;
	add.s64 	%rd4325, %rd9, %rd4324;
	ld.f32 	%f851, [%rd4325];
	cvt.u32.u16	%r4711, %rs1;
	cvt.u32.u16	%r4712, %rs28;
	mul.lo.s32 	%r4713, %r4711, %r4712;
	ld.u16 	%rs1377, [%SP+42];
	cvt.u32.u16	%r4714, %rs1377;
	mul.lo.s32 	%r4715, %r4714, 26;
	add.s32 	%r4716, %r4713, %r4715;
	cvt.u64.u16	%rd4326, %rs7;
	shl.b64 	%rd4327, %rd4326, 1;
	add.s64 	%rd4328, %rd4266, %rd4327;
	ld.u16 	%rs1378, [%rd4328];
	cvt.u32.u16	%r4717, %rs1378;
	add.s32 	%r4718, %r4716, %r4717;
	cvt.s64.s32	%rd4329, %r4718;
	shl.b64 	%rd4330, %rd4329, 2;
	add.s64 	%rd4331, %rd9, %rd4330;
	ld.f32 	%f852, [%rd4331];
	cvt.u32.u16	%r4719, %rs1;
	cvt.u32.u16	%r4720, %rs28;
	mul.lo.s32 	%r4721, %r4719, %r4720;
	ld.u16 	%rs1379, [%SP+42];
	cvt.u32.u16	%r4722, %rs1379;
	mul.lo.s32 	%r4723, %r4722, 27;
	add.s32 	%r4724, %r4721, %r4723;
	cvt.u64.u16	%rd4332, %rs7;
	shl.b64 	%rd4333, %rd4332, 1;
	add.s64 	%rd4334, %rd4266, %rd4333;
	ld.u16 	%rs1380, [%rd4334];
	cvt.u32.u16	%r4725, %rs1380;
	add.s32 	%r4726, %r4724, %r4725;
	cvt.s64.s32	%rd4335, %r4726;
	shl.b64 	%rd4336, %rd4335, 2;
	add.s64 	%rd4337, %rd9, %rd4336;
	ld.f32 	%f853, [%rd4337];
	add.u64 	%rd4338, %SP, 912;
	add.u64 	%rd4339, %SP, 924;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4338;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4339;
	.param .b32 param2;
	st.param.f32	[param2+0], %f841;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4262;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4263;
	.param .b32 param5;
	st.param.f32	[param5+0], %f842;
	.param .b32 param6;
	st.param.f32	[param6+0], %f843;
	.param .b32 param7;
	st.param.f32	[param7+0], %f844;
	.param .b32 param8;
	st.param.f32	[param8+0], %f845;
	.param .b32 param9;
	st.param.f32	[param9+0], %f846;
	.param .b32 param10;
	st.param.f32	[param10+0], %f847;
	.param .b32 param11;
	st.param.f32	[param11+0], %f848;
	.param .b32 param12;
	st.param.f32	[param12+0], %f849;
	.param .b32 param13;
	st.param.f32	[param13+0], %f850;
	.param .b32 param14;
	st.param.f32	[param14+0], %f851;
	.param .b32 param15;
	st.param.f32	[param15+0], %f852;
	.param .b32 param16;
	st.param.f32	[param16+0], %f853;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 143
tmp1038:

BB43_264:
	.loc	1 415 1
	cvt.u32.u16	%r4727, %rs8;
	ld.u16 	%rs1381, [%SP+16];
	cvt.u32.u16	%r4728, %rs1381;
	mul.lo.s32 	%r4729, %r4728, 0;
	add.s32 	%r4730, %r4727, %r4729;
	cvt.s64.s32	%rd4340, %r4730;
	shl.b64 	%rd4341, %rd4340, 1;
	mov.u64 	%rd4342, cBoolModel;
	cvta.const.u64 	%rd4343, %rd4342;
	add.s64 	%rd4344, %rd4343, %rd4341;
	ld.u16 	%rs1382, [%rd4344];
	setp.ne.s16	%p261, %rs1382, 0;
	not.pred 	%p262, %p261;
	@%p262 bra 	BB43_266;
	bra.uni 	BB43_265;

BB43_265:
	.loc	1 415 1
tmp1039:
	cvt.ftz.f64.f32	%fd209, %f1930;
	add.f64 	%fd210, %fd209, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f854, %fd210;
	add.u64 	%rd4345, %SP, 540;
	add.s64 	%rd4346, %rd4345, 4;
	cvt.u32.u16	%r4731, %rs1;
	cvt.u32.u16	%r4732, %rs28;
	mul.lo.s32 	%r4733, %r4731, %r4732;
	ld.u16 	%rs1383, [%SP+42];
	cvt.u32.u16	%r4734, %rs1383;
	mul.lo.s32 	%r4735, %r4734, 0;
	add.s32 	%r4736, %r4733, %r4735;
	cvt.u64.u16	%rd4347, %rs8;
	mov.u64 	%rd4348, cSegToComp;
	cvta.const.u64 	%rd4349, %rd4348;
	shl.b64 	%rd4350, %rd4347, 1;
	add.s64 	%rd4351, %rd4349, %rd4350;
	ld.u16 	%rs1384, [%rd4351];
	cvt.u32.u16	%r4737, %rs1384;
	add.s32 	%r4738, %r4736, %r4737;
	cvt.s64.s32	%rd4352, %r4738;
	shl.b64 	%rd4353, %rd4352, 2;
	add.s64 	%rd4354, %rd9, %rd4353;
	ld.f32 	%f855, [%rd4354];
	cvt.u32.u16	%r4739, %rs1;
	cvt.u32.u16	%r4740, %rs28;
	mul.lo.s32 	%r4741, %r4739, %r4740;
	ld.u16 	%rs1385, [%SP+42];
	cvt.u32.u16	%r4742, %rs1385;
	mul.lo.s32 	%r4743, %r4742, 1;
	add.s32 	%r4744, %r4741, %r4743;
	cvt.u64.u16	%rd4355, %rs8;
	shl.b64 	%rd4356, %rd4355, 1;
	add.s64 	%rd4357, %rd4349, %rd4356;
	ld.u16 	%rs1386, [%rd4357];
	cvt.u32.u16	%r4745, %rs1386;
	add.s32 	%r4746, %r4744, %r4745;
	cvt.s64.s32	%rd4358, %r4746;
	shl.b64 	%rd4359, %rd4358, 2;
	add.s64 	%rd4360, %rd9, %rd4359;
	ld.f32 	%f856, [%rd4360];
	ld.f32 	%f857, [%SP+572];
	add.s64 	%rd4361, %rd4345, 36;
	add.u64 	%rd4362, %SP, 936;
	add.u64 	%rd4363, %SP, 948;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4362;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4363;
	.param .b32 param2;
	st.param.f32	[param2+0], %f854;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4345;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4346;
	.param .b32 param5;
	st.param.f32	[param5+0], %f855;
	.param .b32 param6;
	st.param.f32	[param6+0], %f856;
	.param .b32 param7;
	st.param.f32	[param7+0], %f857;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4361;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 144
tmp1040:

BB43_266:
	.loc	1 415 1
	cvt.u32.u16	%r4747, %rs8;
	ld.u16 	%rs1387, [%SP+16];
	cvt.u32.u16	%r4748, %rs1387;
	mul.lo.s32 	%r4749, %r4748, 1;
	add.s32 	%r4750, %r4747, %r4749;
	cvt.s64.s32	%rd4364, %r4750;
	shl.b64 	%rd4365, %rd4364, 1;
	mov.u64 	%rd4366, cBoolModel;
	cvta.const.u64 	%rd4367, %rd4366;
	add.s64 	%rd4368, %rd4367, %rd4365;
	ld.u16 	%rs1388, [%rd4368];
	setp.ne.s16	%p263, %rs1388, 0;
	not.pred 	%p264, %p263;
	@%p264 bra 	BB43_268;
	bra.uni 	BB43_267;

BB43_267:
	.loc	1 415 1
tmp1041:
	cvt.ftz.f64.f32	%fd211, %f1930;
	add.f64 	%fd212, %fd211, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f858, %fd212;
	add.u64 	%rd4369, %SP, 540;
	add.s64 	%rd4370, %rd4369, 8;
	ld.f32 	%f859, [%SP+576];
	add.s64 	%rd4371, %rd4369, 32;
	add.u64 	%rd4372, %SP, 936;
	add.u64 	%rd4373, %SP, 948;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4372;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4373;
	.param .b32 param2;
	st.param.f32	[param2+0], %f858;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4370;
	.param .b32 param4;
	st.param.f32	[param4+0], %f859;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4371;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 145
tmp1042:

BB43_268:
	.loc	1 415 1
	cvt.u32.u16	%r4751, %rs8;
	ld.u16 	%rs1389, [%SP+16];
	cvt.u32.u16	%r4752, %rs1389;
	mul.lo.s32 	%r4753, %r4752, 2;
	add.s32 	%r4754, %r4751, %r4753;
	cvt.s64.s32	%rd4374, %r4754;
	shl.b64 	%rd4375, %rd4374, 1;
	mov.u64 	%rd4376, cBoolModel;
	cvta.const.u64 	%rd4377, %rd4376;
	add.s64 	%rd4378, %rd4377, %rd4375;
	ld.u16 	%rs1390, [%rd4378];
	setp.ne.s16	%p265, %rs1390, 0;
	not.pred 	%p266, %p265;
	@%p266 bra 	BB43_270;
	bra.uni 	BB43_269;

BB43_269:
	.loc	1 415 1
tmp1043:
	cvt.ftz.f64.f32	%fd213, %f1930;
	add.f64 	%fd214, %fd213, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f860, %fd214;
	add.u64 	%rd4379, %SP, 540;
	add.s64 	%rd4380, %rd4379, 12;
	cvt.u32.u16	%r4755, %rs1;
	cvt.u32.u16	%r4756, %rs28;
	mul.lo.s32 	%r4757, %r4755, %r4756;
	ld.u16 	%rs1391, [%SP+42];
	cvt.u32.u16	%r4758, %rs1391;
	mul.lo.s32 	%r4759, %r4758, 2;
	add.s32 	%r4760, %r4757, %r4759;
	cvt.u64.u16	%rd4381, %rs8;
	mov.u64 	%rd4382, cSegToComp;
	cvta.const.u64 	%rd4383, %rd4382;
	shl.b64 	%rd4384, %rd4381, 1;
	add.s64 	%rd4385, %rd4383, %rd4384;
	ld.u16 	%rs1392, [%rd4385];
	cvt.u32.u16	%r4761, %rs1392;
	add.s32 	%r4762, %r4760, %r4761;
	cvt.s64.s32	%rd4386, %r4762;
	shl.b64 	%rd4387, %rd4386, 2;
	add.s64 	%rd4388, %rd9, %rd4387;
	ld.f32 	%f861, [%rd4388];
	cvt.u32.u16	%r4763, %rs1;
	cvt.u32.u16	%r4764, %rs28;
	mul.lo.s32 	%r4765, %r4763, %r4764;
	ld.u16 	%rs1393, [%SP+42];
	cvt.u32.u16	%r4766, %rs1393;
	mul.lo.s32 	%r4767, %r4766, 3;
	add.s32 	%r4768, %r4765, %r4767;
	cvt.u64.u16	%rd4389, %rs8;
	shl.b64 	%rd4390, %rd4389, 1;
	add.s64 	%rd4391, %rd4383, %rd4390;
	ld.u16 	%rs1394, [%rd4391];
	cvt.u32.u16	%r4769, %rs1394;
	add.s32 	%r4770, %r4768, %r4769;
	cvt.s64.s32	%rd4392, %r4770;
	shl.b64 	%rd4393, %rd4392, 2;
	add.s64 	%rd4394, %rd9, %rd4393;
	ld.f32 	%f862, [%rd4394];
	cvt.u32.u16	%r4771, %rs1;
	cvt.u32.u16	%r4772, %rs28;
	mul.lo.s32 	%r4773, %r4771, %r4772;
	ld.u16 	%rs1395, [%SP+42];
	cvt.u32.u16	%r4774, %rs1395;
	mul.lo.s32 	%r4775, %r4774, 4;
	add.s32 	%r4776, %r4773, %r4775;
	cvt.u64.u16	%rd4395, %rs8;
	shl.b64 	%rd4396, %rd4395, 1;
	add.s64 	%rd4397, %rd4383, %rd4396;
	ld.u16 	%rs1396, [%rd4397];
	cvt.u32.u16	%r4777, %rs1396;
	add.s32 	%r4778, %r4776, %r4777;
	cvt.s64.s32	%rd4398, %r4778;
	shl.b64 	%rd4399, %rd4398, 2;
	add.s64 	%rd4400, %rd9, %rd4399;
	ld.f32 	%f863, [%rd4400];
	cvt.u32.u16	%r4779, %rs1;
	cvt.u32.u16	%r4780, %rs28;
	mul.lo.s32 	%r4781, %r4779, %r4780;
	ld.u16 	%rs1397, [%SP+42];
	cvt.u32.u16	%r4782, %rs1397;
	mul.lo.s32 	%r4783, %r4782, 5;
	add.s32 	%r4784, %r4781, %r4783;
	cvt.u64.u16	%rd4401, %rs8;
	shl.b64 	%rd4402, %rd4401, 1;
	add.s64 	%rd4403, %rd4383, %rd4402;
	ld.u16 	%rs1398, [%rd4403];
	cvt.u32.u16	%r4785, %rs1398;
	add.s32 	%r4786, %r4784, %r4785;
	cvt.s64.s32	%rd4404, %r4786;
	shl.b64 	%rd4405, %rd4404, 2;
	add.s64 	%rd4406, %rd9, %rd4405;
	ld.f32 	%f864, [%rd4406];
	ld.f32 	%f865, [%SP+572];
	add.u64 	%rd4407, %SP, 936;
	add.u64 	%rd4408, %SP, 948;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4407;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4408;
	.param .b32 param2;
	st.param.f32	[param2+0], %f860;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4380;
	.param .b32 param4;
	st.param.f32	[param4+0], %f861;
	.param .b32 param5;
	st.param.f32	[param5+0], %f862;
	.param .b32 param6;
	st.param.f32	[param6+0], %f863;
	.param .b32 param7;
	st.param.f32	[param7+0], %f864;
	.param .b32 param8;
	st.param.f32	[param8+0], %f865;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 146
tmp1044:

BB43_270:
	.loc	1 415 1
	cvt.u32.u16	%r4787, %rs8;
	ld.u16 	%rs1399, [%SP+16];
	cvt.u32.u16	%r4788, %rs1399;
	mul.lo.s32 	%r4789, %r4788, 3;
	add.s32 	%r4790, %r4787, %r4789;
	cvt.s64.s32	%rd4409, %r4790;
	shl.b64 	%rd4410, %rd4409, 1;
	mov.u64 	%rd4411, cBoolModel;
	cvta.const.u64 	%rd4412, %rd4411;
	add.s64 	%rd4413, %rd4412, %rd4410;
	ld.u16 	%rs1400, [%rd4413];
	setp.ne.s16	%p267, %rs1400, 0;
	not.pred 	%p268, %p267;
	@%p268 bra 	BB43_272;
	bra.uni 	BB43_271;

BB43_271:
	.loc	1 415 1
tmp1045:
	cvt.ftz.f64.f32	%fd215, %f1930;
	add.f64 	%fd216, %fd215, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f866, %fd216;
	add.u64 	%rd4414, %SP, 540;
	add.s64 	%rd4415, %rd4414, 16;
	cvt.u32.u16	%r4791, %rs1;
	cvt.u32.u16	%r4792, %rs28;
	mul.lo.s32 	%r4793, %r4791, %r4792;
	ld.u16 	%rs1401, [%SP+42];
	cvt.u32.u16	%r4794, %rs1401;
	mul.lo.s32 	%r4795, %r4794, 6;
	add.s32 	%r4796, %r4793, %r4795;
	cvt.u64.u16	%rd4416, %rs8;
	mov.u64 	%rd4417, cSegToComp;
	cvta.const.u64 	%rd4418, %rd4417;
	shl.b64 	%rd4419, %rd4416, 1;
	add.s64 	%rd4420, %rd4418, %rd4419;
	ld.u16 	%rs1402, [%rd4420];
	cvt.u32.u16	%r4797, %rs1402;
	add.s32 	%r4798, %r4796, %r4797;
	cvt.s64.s32	%rd4421, %r4798;
	shl.b64 	%rd4422, %rd4421, 2;
	add.s64 	%rd4423, %rd9, %rd4422;
	ld.f32 	%f867, [%rd4423];
	cvt.u32.u16	%r4799, %rs1;
	cvt.u32.u16	%r4800, %rs28;
	mul.lo.s32 	%r4801, %r4799, %r4800;
	ld.u16 	%rs1403, [%SP+42];
	cvt.u32.u16	%r4802, %rs1403;
	mul.lo.s32 	%r4803, %r4802, 7;
	add.s32 	%r4804, %r4801, %r4803;
	cvt.u64.u16	%rd4424, %rs8;
	shl.b64 	%rd4425, %rd4424, 1;
	add.s64 	%rd4426, %rd4418, %rd4425;
	ld.u16 	%rs1404, [%rd4426];
	cvt.u32.u16	%r4805, %rs1404;
	add.s32 	%r4806, %r4804, %r4805;
	cvt.s64.s32	%rd4427, %r4806;
	shl.b64 	%rd4428, %rd4427, 2;
	add.s64 	%rd4429, %rd9, %rd4428;
	ld.f32 	%f868, [%rd4429];
	cvt.u32.u16	%r4807, %rs1;
	cvt.u32.u16	%r4808, %rs28;
	mul.lo.s32 	%r4809, %r4807, %r4808;
	ld.u16 	%rs1405, [%SP+42];
	cvt.u32.u16	%r4810, %rs1405;
	mul.lo.s32 	%r4811, %r4810, 8;
	add.s32 	%r4812, %r4809, %r4811;
	cvt.u64.u16	%rd4430, %rs8;
	shl.b64 	%rd4431, %rd4430, 1;
	add.s64 	%rd4432, %rd4418, %rd4431;
	ld.u16 	%rs1406, [%rd4432];
	cvt.u32.u16	%r4813, %rs1406;
	add.s32 	%r4814, %r4812, %r4813;
	cvt.s64.s32	%rd4433, %r4814;
	shl.b64 	%rd4434, %rd4433, 2;
	add.s64 	%rd4435, %rd9, %rd4434;
	ld.f32 	%f869, [%rd4435];
	cvt.u32.u16	%r4815, %rs1;
	cvt.u32.u16	%r4816, %rs28;
	mul.lo.s32 	%r4817, %r4815, %r4816;
	ld.u16 	%rs1407, [%SP+42];
	cvt.u32.u16	%r4818, %rs1407;
	mul.lo.s32 	%r4819, %r4818, 9;
	add.s32 	%r4820, %r4817, %r4819;
	cvt.u64.u16	%rd4436, %rs8;
	shl.b64 	%rd4437, %rd4436, 1;
	add.s64 	%rd4438, %rd4418, %rd4437;
	ld.u16 	%rs1408, [%rd4438];
	cvt.u32.u16	%r4821, %rs1408;
	add.s32 	%r4822, %r4820, %r4821;
	cvt.s64.s32	%rd4439, %r4822;
	shl.b64 	%rd4440, %rd4439, 2;
	add.s64 	%rd4441, %rd9, %rd4440;
	ld.f32 	%f870, [%rd4441];
	cvt.u32.u16	%r4823, %rs1;
	cvt.u32.u16	%r4824, %rs28;
	mul.lo.s32 	%r4825, %r4823, %r4824;
	ld.u16 	%rs1409, [%SP+42];
	cvt.u32.u16	%r4826, %rs1409;
	mul.lo.s32 	%r4827, %r4826, 10;
	add.s32 	%r4828, %r4825, %r4827;
	cvt.u64.u16	%rd4442, %rs8;
	shl.b64 	%rd4443, %rd4442, 1;
	add.s64 	%rd4444, %rd4418, %rd4443;
	ld.u16 	%rs1410, [%rd4444];
	cvt.u32.u16	%r4829, %rs1410;
	add.s32 	%r4830, %r4828, %r4829;
	cvt.s64.s32	%rd4445, %r4830;
	shl.b64 	%rd4446, %rd4445, 2;
	add.s64 	%rd4447, %rd9, %rd4446;
	ld.f32 	%f871, [%rd4447];
	add.u64 	%rd4448, %SP, 936;
	add.u64 	%rd4449, %SP, 948;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4448;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4449;
	.param .b32 param2;
	st.param.f32	[param2+0], %f866;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4415;
	.param .b32 param4;
	st.param.f32	[param4+0], %f867;
	.param .b32 param5;
	st.param.f32	[param5+0], %f868;
	.param .b32 param6;
	st.param.f32	[param6+0], %f869;
	.param .b32 param7;
	st.param.f32	[param7+0], %f870;
	.param .b32 param8;
	st.param.f32	[param8+0], %f871;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 147
tmp1046:

BB43_272:
	.loc	1 415 1
	cvt.u32.u16	%r4831, %rs8;
	ld.u16 	%rs1411, [%SP+16];
	cvt.u32.u16	%r4832, %rs1411;
	mul.lo.s32 	%r4833, %r4832, 4;
	add.s32 	%r4834, %r4831, %r4833;
	cvt.s64.s32	%rd4450, %r4834;
	shl.b64 	%rd4451, %rd4450, 1;
	mov.u64 	%rd4452, cBoolModel;
	cvta.const.u64 	%rd4453, %rd4452;
	add.s64 	%rd4454, %rd4453, %rd4451;
	ld.u16 	%rs1412, [%rd4454];
	setp.ne.s16	%p269, %rs1412, 0;
	not.pred 	%p270, %p269;
	@%p270 bra 	BB43_274;
	bra.uni 	BB43_273;

BB43_273:
	.loc	1 415 1
tmp1047:
	cvt.ftz.f64.f32	%fd217, %f1930;
	add.f64 	%fd218, %fd217, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f872, %fd218;
	add.u64 	%rd4455, %SP, 540;
	add.s64 	%rd4456, %rd4455, 20;
	cvt.u32.u16	%r4835, %rs1;
	cvt.u32.u16	%r4836, %rs28;
	mul.lo.s32 	%r4837, %r4835, %r4836;
	ld.u16 	%rs1413, [%SP+42];
	cvt.u32.u16	%r4838, %rs1413;
	mul.lo.s32 	%r4839, %r4838, 11;
	add.s32 	%r4840, %r4837, %r4839;
	cvt.u64.u16	%rd4457, %rs8;
	mov.u64 	%rd4458, cSegToComp;
	cvta.const.u64 	%rd4459, %rd4458;
	shl.b64 	%rd4460, %rd4457, 1;
	add.s64 	%rd4461, %rd4459, %rd4460;
	ld.u16 	%rs1414, [%rd4461];
	cvt.u32.u16	%r4841, %rs1414;
	add.s32 	%r4842, %r4840, %r4841;
	cvt.s64.s32	%rd4462, %r4842;
	shl.b64 	%rd4463, %rd4462, 2;
	add.s64 	%rd4464, %rd9, %rd4463;
	ld.f32 	%f873, [%rd4464];
	cvt.u32.u16	%r4843, %rs1;
	cvt.u32.u16	%r4844, %rs28;
	mul.lo.s32 	%r4845, %r4843, %r4844;
	ld.u16 	%rs1415, [%SP+42];
	cvt.u32.u16	%r4846, %rs1415;
	mul.lo.s32 	%r4847, %r4846, 12;
	add.s32 	%r4848, %r4845, %r4847;
	cvt.u64.u16	%rd4465, %rs8;
	shl.b64 	%rd4466, %rd4465, 1;
	add.s64 	%rd4467, %rd4459, %rd4466;
	ld.u16 	%rs1416, [%rd4467];
	cvt.u32.u16	%r4849, %rs1416;
	add.s32 	%r4850, %r4848, %r4849;
	cvt.s64.s32	%rd4468, %r4850;
	shl.b64 	%rd4469, %rd4468, 2;
	add.s64 	%rd4470, %rd9, %rd4469;
	ld.f32 	%f874, [%rd4470];
	cvt.u32.u16	%r4851, %rs1;
	cvt.u32.u16	%r4852, %rs28;
	mul.lo.s32 	%r4853, %r4851, %r4852;
	ld.u16 	%rs1417, [%SP+42];
	cvt.u32.u16	%r4854, %rs1417;
	mul.lo.s32 	%r4855, %r4854, 13;
	add.s32 	%r4856, %r4853, %r4855;
	cvt.u64.u16	%rd4471, %rs8;
	shl.b64 	%rd4472, %rd4471, 1;
	add.s64 	%rd4473, %rd4459, %rd4472;
	ld.u16 	%rs1418, [%rd4473];
	cvt.u32.u16	%r4857, %rs1418;
	add.s32 	%r4858, %r4856, %r4857;
	cvt.s64.s32	%rd4474, %r4858;
	shl.b64 	%rd4475, %rd4474, 2;
	add.s64 	%rd4476, %rd9, %rd4475;
	ld.f32 	%f875, [%rd4476];
	cvt.u32.u16	%r4859, %rs1;
	cvt.u32.u16	%r4860, %rs28;
	mul.lo.s32 	%r4861, %r4859, %r4860;
	ld.u16 	%rs1419, [%SP+42];
	cvt.u32.u16	%r4862, %rs1419;
	mul.lo.s32 	%r4863, %r4862, 14;
	add.s32 	%r4864, %r4861, %r4863;
	cvt.u64.u16	%rd4477, %rs8;
	shl.b64 	%rd4478, %rd4477, 1;
	add.s64 	%rd4479, %rd4459, %rd4478;
	ld.u16 	%rs1420, [%rd4479];
	cvt.u32.u16	%r4865, %rs1420;
	add.s32 	%r4866, %r4864, %r4865;
	cvt.s64.s32	%rd4480, %r4866;
	shl.b64 	%rd4481, %rd4480, 2;
	add.s64 	%rd4482, %rd9, %rd4481;
	ld.f32 	%f876, [%rd4482];
	cvt.u32.u16	%r4867, %rs1;
	cvt.u32.u16	%r4868, %rs28;
	mul.lo.s32 	%r4869, %r4867, %r4868;
	ld.u16 	%rs1421, [%SP+42];
	cvt.u32.u16	%r4870, %rs1421;
	mul.lo.s32 	%r4871, %r4870, 15;
	add.s32 	%r4872, %r4869, %r4871;
	cvt.u64.u16	%rd4483, %rs8;
	shl.b64 	%rd4484, %rd4483, 1;
	add.s64 	%rd4485, %rd4459, %rd4484;
	ld.u16 	%rs1422, [%rd4485];
	cvt.u32.u16	%r4873, %rs1422;
	add.s32 	%r4874, %r4872, %r4873;
	cvt.s64.s32	%rd4486, %r4874;
	shl.b64 	%rd4487, %rd4486, 2;
	add.s64 	%rd4488, %rd9, %rd4487;
	ld.f32 	%f877, [%rd4488];
	add.u64 	%rd4489, %SP, 936;
	add.u64 	%rd4490, %SP, 948;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4489;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4490;
	.param .b32 param2;
	st.param.f32	[param2+0], %f872;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4456;
	.param .b32 param4;
	st.param.f32	[param4+0], %f873;
	.param .b32 param5;
	st.param.f32	[param5+0], %f874;
	.param .b32 param6;
	st.param.f32	[param6+0], %f875;
	.param .b32 param7;
	st.param.f32	[param7+0], %f876;
	.param .b32 param8;
	st.param.f32	[param8+0], %f877;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 148
tmp1048:

BB43_274:
	.loc	1 415 1
	cvt.u32.u16	%r4875, %rs8;
	ld.u16 	%rs1423, [%SP+16];
	cvt.u32.u16	%r4876, %rs1423;
	mul.lo.s32 	%r4877, %r4876, 5;
	add.s32 	%r4878, %r4875, %r4877;
	cvt.s64.s32	%rd4491, %r4878;
	shl.b64 	%rd4492, %rd4491, 1;
	mov.u64 	%rd4493, cBoolModel;
	cvta.const.u64 	%rd4494, %rd4493;
	add.s64 	%rd4495, %rd4494, %rd4492;
	ld.u16 	%rs1424, [%rd4495];
	setp.ne.s16	%p271, %rs1424, 0;
	not.pred 	%p272, %p271;
	@%p272 bra 	BB43_276;
	bra.uni 	BB43_275;

BB43_275:
	.loc	1 415 1
tmp1049:
	cvt.ftz.f64.f32	%fd219, %f1930;
	add.f64 	%fd220, %fd219, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f878, %fd220;
	add.u64 	%rd4496, %SP, 540;
	add.s64 	%rd4497, %rd4496, 24;
	add.s64 	%rd4498, %rd4496, 28;
	cvt.u32.u16	%r4879, %rs1;
	cvt.u32.u16	%r4880, %rs28;
	mul.lo.s32 	%r4881, %r4879, %r4880;
	ld.u16 	%rs1425, [%SP+42];
	cvt.u32.u16	%r4882, %rs1425;
	mul.lo.s32 	%r4883, %r4882, 16;
	add.s32 	%r4884, %r4881, %r4883;
	cvt.u64.u16	%rd4499, %rs8;
	mov.u64 	%rd4500, cSegToComp;
	cvta.const.u64 	%rd4501, %rd4500;
	shl.b64 	%rd4502, %rd4499, 1;
	add.s64 	%rd4503, %rd4501, %rd4502;
	ld.u16 	%rs1426, [%rd4503];
	cvt.u32.u16	%r4885, %rs1426;
	add.s32 	%r4886, %r4884, %r4885;
	cvt.s64.s32	%rd4504, %r4886;
	shl.b64 	%rd4505, %rd4504, 2;
	add.s64 	%rd4506, %rd9, %rd4505;
	ld.f32 	%f879, [%rd4506];
	cvt.u32.u16	%r4887, %rs1;
	cvt.u32.u16	%r4888, %rs28;
	mul.lo.s32 	%r4889, %r4887, %r4888;
	ld.u16 	%rs1427, [%SP+42];
	cvt.u32.u16	%r4890, %rs1427;
	mul.lo.s32 	%r4891, %r4890, 17;
	add.s32 	%r4892, %r4889, %r4891;
	cvt.u64.u16	%rd4507, %rs8;
	shl.b64 	%rd4508, %rd4507, 1;
	add.s64 	%rd4509, %rd4501, %rd4508;
	ld.u16 	%rs1428, [%rd4509];
	cvt.u32.u16	%r4893, %rs1428;
	add.s32 	%r4894, %r4892, %r4893;
	cvt.s64.s32	%rd4510, %r4894;
	shl.b64 	%rd4511, %rd4510, 2;
	add.s64 	%rd4512, %rd9, %rd4511;
	ld.f32 	%f880, [%rd4512];
	cvt.u32.u16	%r4895, %rs1;
	cvt.u32.u16	%r4896, %rs28;
	mul.lo.s32 	%r4897, %r4895, %r4896;
	ld.u16 	%rs1429, [%SP+42];
	cvt.u32.u16	%r4898, %rs1429;
	mul.lo.s32 	%r4899, %r4898, 18;
	add.s32 	%r4900, %r4897, %r4899;
	cvt.u64.u16	%rd4513, %rs8;
	shl.b64 	%rd4514, %rd4513, 1;
	add.s64 	%rd4515, %rd4501, %rd4514;
	ld.u16 	%rs1430, [%rd4515];
	cvt.u32.u16	%r4901, %rs1430;
	add.s32 	%r4902, %r4900, %r4901;
	cvt.s64.s32	%rd4516, %r4902;
	shl.b64 	%rd4517, %rd4516, 2;
	add.s64 	%rd4518, %rd9, %rd4517;
	ld.f32 	%f881, [%rd4518];
	cvt.u32.u16	%r4903, %rs1;
	cvt.u32.u16	%r4904, %rs28;
	mul.lo.s32 	%r4905, %r4903, %r4904;
	ld.u16 	%rs1431, [%SP+42];
	cvt.u32.u16	%r4906, %rs1431;
	mul.lo.s32 	%r4907, %r4906, 19;
	add.s32 	%r4908, %r4905, %r4907;
	cvt.u64.u16	%rd4519, %rs8;
	shl.b64 	%rd4520, %rd4519, 1;
	add.s64 	%rd4521, %rd4501, %rd4520;
	ld.u16 	%rs1432, [%rd4521];
	cvt.u32.u16	%r4909, %rs1432;
	add.s32 	%r4910, %r4908, %r4909;
	cvt.s64.s32	%rd4522, %r4910;
	shl.b64 	%rd4523, %rd4522, 2;
	add.s64 	%rd4524, %rd9, %rd4523;
	ld.f32 	%f882, [%rd4524];
	cvt.u32.u16	%r4911, %rs1;
	cvt.u32.u16	%r4912, %rs28;
	mul.lo.s32 	%r4913, %r4911, %r4912;
	ld.u16 	%rs1433, [%SP+42];
	cvt.u32.u16	%r4914, %rs1433;
	mul.lo.s32 	%r4915, %r4914, 20;
	add.s32 	%r4916, %r4913, %r4915;
	cvt.u64.u16	%rd4525, %rs8;
	shl.b64 	%rd4526, %rd4525, 1;
	add.s64 	%rd4527, %rd4501, %rd4526;
	ld.u16 	%rs1434, [%rd4527];
	cvt.u32.u16	%r4917, %rs1434;
	add.s32 	%r4918, %r4916, %r4917;
	cvt.s64.s32	%rd4528, %r4918;
	shl.b64 	%rd4529, %rd4528, 2;
	add.s64 	%rd4530, %rd9, %rd4529;
	ld.f32 	%f883, [%rd4530];
	cvt.u32.u16	%r4919, %rs1;
	cvt.u32.u16	%r4920, %rs28;
	mul.lo.s32 	%r4921, %r4919, %r4920;
	ld.u16 	%rs1435, [%SP+42];
	cvt.u32.u16	%r4922, %rs1435;
	mul.lo.s32 	%r4923, %r4922, 21;
	add.s32 	%r4924, %r4921, %r4923;
	cvt.u64.u16	%rd4531, %rs8;
	shl.b64 	%rd4532, %rd4531, 1;
	add.s64 	%rd4533, %rd4501, %rd4532;
	ld.u16 	%rs1436, [%rd4533];
	cvt.u32.u16	%r4925, %rs1436;
	add.s32 	%r4926, %r4924, %r4925;
	cvt.s64.s32	%rd4534, %r4926;
	shl.b64 	%rd4535, %rd4534, 2;
	add.s64 	%rd4536, %rd9, %rd4535;
	ld.f32 	%f884, [%rd4536];
	cvt.u32.u16	%r4927, %rs1;
	cvt.u32.u16	%r4928, %rs28;
	mul.lo.s32 	%r4929, %r4927, %r4928;
	ld.u16 	%rs1437, [%SP+42];
	cvt.u32.u16	%r4930, %rs1437;
	mul.lo.s32 	%r4931, %r4930, 22;
	add.s32 	%r4932, %r4929, %r4931;
	cvt.u64.u16	%rd4537, %rs8;
	shl.b64 	%rd4538, %rd4537, 1;
	add.s64 	%rd4539, %rd4501, %rd4538;
	ld.u16 	%rs1438, [%rd4539];
	cvt.u32.u16	%r4933, %rs1438;
	add.s32 	%r4934, %r4932, %r4933;
	cvt.s64.s32	%rd4540, %r4934;
	shl.b64 	%rd4541, %rd4540, 2;
	add.s64 	%rd4542, %rd9, %rd4541;
	ld.f32 	%f885, [%rd4542];
	cvt.u32.u16	%r4935, %rs1;
	cvt.u32.u16	%r4936, %rs28;
	mul.lo.s32 	%r4937, %r4935, %r4936;
	ld.u16 	%rs1439, [%SP+42];
	cvt.u32.u16	%r4938, %rs1439;
	mul.lo.s32 	%r4939, %r4938, 23;
	add.s32 	%r4940, %r4937, %r4939;
	cvt.u64.u16	%rd4543, %rs8;
	shl.b64 	%rd4544, %rd4543, 1;
	add.s64 	%rd4545, %rd4501, %rd4544;
	ld.u16 	%rs1440, [%rd4545];
	cvt.u32.u16	%r4941, %rs1440;
	add.s32 	%r4942, %r4940, %r4941;
	cvt.s64.s32	%rd4546, %r4942;
	shl.b64 	%rd4547, %rd4546, 2;
	add.s64 	%rd4548, %rd9, %rd4547;
	ld.f32 	%f886, [%rd4548];
	cvt.u32.u16	%r4943, %rs1;
	cvt.u32.u16	%r4944, %rs28;
	mul.lo.s32 	%r4945, %r4943, %r4944;
	ld.u16 	%rs1441, [%SP+42];
	cvt.u32.u16	%r4946, %rs1441;
	mul.lo.s32 	%r4947, %r4946, 24;
	add.s32 	%r4948, %r4945, %r4947;
	cvt.u64.u16	%rd4549, %rs8;
	shl.b64 	%rd4550, %rd4549, 1;
	add.s64 	%rd4551, %rd4501, %rd4550;
	ld.u16 	%rs1442, [%rd4551];
	cvt.u32.u16	%r4949, %rs1442;
	add.s32 	%r4950, %r4948, %r4949;
	cvt.s64.s32	%rd4552, %r4950;
	shl.b64 	%rd4553, %rd4552, 2;
	add.s64 	%rd4554, %rd9, %rd4553;
	ld.f32 	%f887, [%rd4554];
	cvt.u32.u16	%r4951, %rs1;
	cvt.u32.u16	%r4952, %rs28;
	mul.lo.s32 	%r4953, %r4951, %r4952;
	ld.u16 	%rs1443, [%SP+42];
	cvt.u32.u16	%r4954, %rs1443;
	mul.lo.s32 	%r4955, %r4954, 25;
	add.s32 	%r4956, %r4953, %r4955;
	cvt.u64.u16	%rd4555, %rs8;
	shl.b64 	%rd4556, %rd4555, 1;
	add.s64 	%rd4557, %rd4501, %rd4556;
	ld.u16 	%rs1444, [%rd4557];
	cvt.u32.u16	%r4957, %rs1444;
	add.s32 	%r4958, %r4956, %r4957;
	cvt.s64.s32	%rd4558, %r4958;
	shl.b64 	%rd4559, %rd4558, 2;
	add.s64 	%rd4560, %rd9, %rd4559;
	ld.f32 	%f888, [%rd4560];
	cvt.u32.u16	%r4959, %rs1;
	cvt.u32.u16	%r4960, %rs28;
	mul.lo.s32 	%r4961, %r4959, %r4960;
	ld.u16 	%rs1445, [%SP+42];
	cvt.u32.u16	%r4962, %rs1445;
	mul.lo.s32 	%r4963, %r4962, 26;
	add.s32 	%r4964, %r4961, %r4963;
	cvt.u64.u16	%rd4561, %rs8;
	shl.b64 	%rd4562, %rd4561, 1;
	add.s64 	%rd4563, %rd4501, %rd4562;
	ld.u16 	%rs1446, [%rd4563];
	cvt.u32.u16	%r4965, %rs1446;
	add.s32 	%r4966, %r4964, %r4965;
	cvt.s64.s32	%rd4564, %r4966;
	shl.b64 	%rd4565, %rd4564, 2;
	add.s64 	%rd4566, %rd9, %rd4565;
	ld.f32 	%f889, [%rd4566];
	cvt.u32.u16	%r4967, %rs1;
	cvt.u32.u16	%r4968, %rs28;
	mul.lo.s32 	%r4969, %r4967, %r4968;
	ld.u16 	%rs1447, [%SP+42];
	cvt.u32.u16	%r4970, %rs1447;
	mul.lo.s32 	%r4971, %r4970, 27;
	add.s32 	%r4972, %r4969, %r4971;
	cvt.u64.u16	%rd4567, %rs8;
	shl.b64 	%rd4568, %rd4567, 1;
	add.s64 	%rd4569, %rd4501, %rd4568;
	ld.u16 	%rs1448, [%rd4569];
	cvt.u32.u16	%r4973, %rs1448;
	add.s32 	%r4974, %r4972, %r4973;
	cvt.s64.s32	%rd4570, %r4974;
	shl.b64 	%rd4571, %rd4570, 2;
	add.s64 	%rd4572, %rd9, %rd4571;
	ld.f32 	%f890, [%rd4572];
	add.u64 	%rd4573, %SP, 936;
	add.u64 	%rd4574, %SP, 948;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4573;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4574;
	.param .b32 param2;
	st.param.f32	[param2+0], %f878;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4497;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4498;
	.param .b32 param5;
	st.param.f32	[param5+0], %f879;
	.param .b32 param6;
	st.param.f32	[param6+0], %f880;
	.param .b32 param7;
	st.param.f32	[param7+0], %f881;
	.param .b32 param8;
	st.param.f32	[param8+0], %f882;
	.param .b32 param9;
	st.param.f32	[param9+0], %f883;
	.param .b32 param10;
	st.param.f32	[param10+0], %f884;
	.param .b32 param11;
	st.param.f32	[param11+0], %f885;
	.param .b32 param12;
	st.param.f32	[param12+0], %f886;
	.param .b32 param13;
	st.param.f32	[param13+0], %f887;
	.param .b32 param14;
	st.param.f32	[param14+0], %f888;
	.param .b32 param15;
	st.param.f32	[param15+0], %f889;
	.param .b32 param16;
	st.param.f32	[param16+0], %f890;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 149
tmp1050:

BB43_276:
	.loc	1 415 1
	cvt.u32.u16	%r4975, %rs9;
	ld.u16 	%rs1449, [%SP+16];
	cvt.u32.u16	%r4976, %rs1449;
	mul.lo.s32 	%r4977, %r4976, 0;
	add.s32 	%r4978, %r4975, %r4977;
	cvt.s64.s32	%rd4575, %r4978;
	shl.b64 	%rd4576, %rd4575, 1;
	mov.u64 	%rd4577, cBoolModel;
	cvta.const.u64 	%rd4578, %rd4577;
	add.s64 	%rd4579, %rd4578, %rd4576;
	ld.u16 	%rs1450, [%rd4579];
	setp.ne.s16	%p273, %rs1450, 0;
	not.pred 	%p274, %p273;
	@%p274 bra 	BB43_278;
	bra.uni 	BB43_277;

BB43_277:
	.loc	1 415 1
tmp1051:
	cvt.ftz.f64.f32	%fd221, %f1932;
	add.f64 	%fd222, %fd221, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f891, %fd222;
	add.u64 	%rd4580, %SP, 580;
	add.s64 	%rd4581, %rd4580, 4;
	cvt.u32.u16	%r4979, %rs1;
	cvt.u32.u16	%r4980, %rs28;
	mul.lo.s32 	%r4981, %r4979, %r4980;
	ld.u16 	%rs1451, [%SP+42];
	cvt.u32.u16	%r4982, %rs1451;
	mul.lo.s32 	%r4983, %r4982, 0;
	add.s32 	%r4984, %r4981, %r4983;
	cvt.u64.u16	%rd4582, %rs9;
	mov.u64 	%rd4583, cSegToComp;
	cvta.const.u64 	%rd4584, %rd4583;
	shl.b64 	%rd4585, %rd4582, 1;
	add.s64 	%rd4586, %rd4584, %rd4585;
	ld.u16 	%rs1452, [%rd4586];
	cvt.u32.u16	%r4985, %rs1452;
	add.s32 	%r4986, %r4984, %r4985;
	cvt.s64.s32	%rd4587, %r4986;
	shl.b64 	%rd4588, %rd4587, 2;
	add.s64 	%rd4589, %rd9, %rd4588;
	ld.f32 	%f892, [%rd4589];
	cvt.u32.u16	%r4987, %rs1;
	cvt.u32.u16	%r4988, %rs28;
	mul.lo.s32 	%r4989, %r4987, %r4988;
	ld.u16 	%rs1453, [%SP+42];
	cvt.u32.u16	%r4990, %rs1453;
	mul.lo.s32 	%r4991, %r4990, 1;
	add.s32 	%r4992, %r4989, %r4991;
	cvt.u64.u16	%rd4590, %rs9;
	shl.b64 	%rd4591, %rd4590, 1;
	add.s64 	%rd4592, %rd4584, %rd4591;
	ld.u16 	%rs1454, [%rd4592];
	cvt.u32.u16	%r4993, %rs1454;
	add.s32 	%r4994, %r4992, %r4993;
	cvt.s64.s32	%rd4593, %r4994;
	shl.b64 	%rd4594, %rd4593, 2;
	add.s64 	%rd4595, %rd9, %rd4594;
	ld.f32 	%f893, [%rd4595];
	ld.f32 	%f894, [%SP+612];
	add.s64 	%rd4596, %rd4580, 36;
	add.u64 	%rd4597, %SP, 960;
	add.u64 	%rd4598, %SP, 972;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4597;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4598;
	.param .b32 param2;
	st.param.f32	[param2+0], %f891;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4580;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4581;
	.param .b32 param5;
	st.param.f32	[param5+0], %f892;
	.param .b32 param6;
	st.param.f32	[param6+0], %f893;
	.param .b32 param7;
	st.param.f32	[param7+0], %f894;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4596;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 150
tmp1052:

BB43_278:
	.loc	1 415 1
	cvt.u32.u16	%r4995, %rs9;
	ld.u16 	%rs1455, [%SP+16];
	cvt.u32.u16	%r4996, %rs1455;
	mul.lo.s32 	%r4997, %r4996, 1;
	add.s32 	%r4998, %r4995, %r4997;
	cvt.s64.s32	%rd4599, %r4998;
	shl.b64 	%rd4600, %rd4599, 1;
	mov.u64 	%rd4601, cBoolModel;
	cvta.const.u64 	%rd4602, %rd4601;
	add.s64 	%rd4603, %rd4602, %rd4600;
	ld.u16 	%rs1456, [%rd4603];
	setp.ne.s16	%p275, %rs1456, 0;
	not.pred 	%p276, %p275;
	@%p276 bra 	BB43_280;
	bra.uni 	BB43_279;

BB43_279:
	.loc	1 415 1
tmp1053:
	cvt.ftz.f64.f32	%fd223, %f1932;
	add.f64 	%fd224, %fd223, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f895, %fd224;
	add.u64 	%rd4604, %SP, 580;
	add.s64 	%rd4605, %rd4604, 8;
	ld.f32 	%f896, [%SP+616];
	add.s64 	%rd4606, %rd4604, 32;
	add.u64 	%rd4607, %SP, 960;
	add.u64 	%rd4608, %SP, 972;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4607;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4608;
	.param .b32 param2;
	st.param.f32	[param2+0], %f895;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4605;
	.param .b32 param4;
	st.param.f32	[param4+0], %f896;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4606;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 151
tmp1054:

BB43_280:
	.loc	1 415 1
	cvt.u32.u16	%r4999, %rs9;
	ld.u16 	%rs1457, [%SP+16];
	cvt.u32.u16	%r5000, %rs1457;
	mul.lo.s32 	%r5001, %r5000, 2;
	add.s32 	%r5002, %r4999, %r5001;
	cvt.s64.s32	%rd4609, %r5002;
	shl.b64 	%rd4610, %rd4609, 1;
	mov.u64 	%rd4611, cBoolModel;
	cvta.const.u64 	%rd4612, %rd4611;
	add.s64 	%rd4613, %rd4612, %rd4610;
	ld.u16 	%rs1458, [%rd4613];
	setp.ne.s16	%p277, %rs1458, 0;
	not.pred 	%p278, %p277;
	@%p278 bra 	BB43_282;
	bra.uni 	BB43_281;

BB43_281:
	.loc	1 415 1
tmp1055:
	cvt.ftz.f64.f32	%fd225, %f1932;
	add.f64 	%fd226, %fd225, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f897, %fd226;
	add.u64 	%rd4614, %SP, 580;
	add.s64 	%rd4615, %rd4614, 12;
	cvt.u32.u16	%r5003, %rs1;
	cvt.u32.u16	%r5004, %rs28;
	mul.lo.s32 	%r5005, %r5003, %r5004;
	ld.u16 	%rs1459, [%SP+42];
	cvt.u32.u16	%r5006, %rs1459;
	mul.lo.s32 	%r5007, %r5006, 2;
	add.s32 	%r5008, %r5005, %r5007;
	cvt.u64.u16	%rd4616, %rs9;
	mov.u64 	%rd4617, cSegToComp;
	cvta.const.u64 	%rd4618, %rd4617;
	shl.b64 	%rd4619, %rd4616, 1;
	add.s64 	%rd4620, %rd4618, %rd4619;
	ld.u16 	%rs1460, [%rd4620];
	cvt.u32.u16	%r5009, %rs1460;
	add.s32 	%r5010, %r5008, %r5009;
	cvt.s64.s32	%rd4621, %r5010;
	shl.b64 	%rd4622, %rd4621, 2;
	add.s64 	%rd4623, %rd9, %rd4622;
	ld.f32 	%f898, [%rd4623];
	cvt.u32.u16	%r5011, %rs1;
	cvt.u32.u16	%r5012, %rs28;
	mul.lo.s32 	%r5013, %r5011, %r5012;
	ld.u16 	%rs1461, [%SP+42];
	cvt.u32.u16	%r5014, %rs1461;
	mul.lo.s32 	%r5015, %r5014, 3;
	add.s32 	%r5016, %r5013, %r5015;
	cvt.u64.u16	%rd4624, %rs9;
	shl.b64 	%rd4625, %rd4624, 1;
	add.s64 	%rd4626, %rd4618, %rd4625;
	ld.u16 	%rs1462, [%rd4626];
	cvt.u32.u16	%r5017, %rs1462;
	add.s32 	%r5018, %r5016, %r5017;
	cvt.s64.s32	%rd4627, %r5018;
	shl.b64 	%rd4628, %rd4627, 2;
	add.s64 	%rd4629, %rd9, %rd4628;
	ld.f32 	%f899, [%rd4629];
	cvt.u32.u16	%r5019, %rs1;
	cvt.u32.u16	%r5020, %rs28;
	mul.lo.s32 	%r5021, %r5019, %r5020;
	ld.u16 	%rs1463, [%SP+42];
	cvt.u32.u16	%r5022, %rs1463;
	mul.lo.s32 	%r5023, %r5022, 4;
	add.s32 	%r5024, %r5021, %r5023;
	cvt.u64.u16	%rd4630, %rs9;
	shl.b64 	%rd4631, %rd4630, 1;
	add.s64 	%rd4632, %rd4618, %rd4631;
	ld.u16 	%rs1464, [%rd4632];
	cvt.u32.u16	%r5025, %rs1464;
	add.s32 	%r5026, %r5024, %r5025;
	cvt.s64.s32	%rd4633, %r5026;
	shl.b64 	%rd4634, %rd4633, 2;
	add.s64 	%rd4635, %rd9, %rd4634;
	ld.f32 	%f900, [%rd4635];
	cvt.u32.u16	%r5027, %rs1;
	cvt.u32.u16	%r5028, %rs28;
	mul.lo.s32 	%r5029, %r5027, %r5028;
	ld.u16 	%rs1465, [%SP+42];
	cvt.u32.u16	%r5030, %rs1465;
	mul.lo.s32 	%r5031, %r5030, 5;
	add.s32 	%r5032, %r5029, %r5031;
	cvt.u64.u16	%rd4636, %rs9;
	shl.b64 	%rd4637, %rd4636, 1;
	add.s64 	%rd4638, %rd4618, %rd4637;
	ld.u16 	%rs1466, [%rd4638];
	cvt.u32.u16	%r5033, %rs1466;
	add.s32 	%r5034, %r5032, %r5033;
	cvt.s64.s32	%rd4639, %r5034;
	shl.b64 	%rd4640, %rd4639, 2;
	add.s64 	%rd4641, %rd9, %rd4640;
	ld.f32 	%f901, [%rd4641];
	ld.f32 	%f902, [%SP+612];
	add.u64 	%rd4642, %SP, 960;
	add.u64 	%rd4643, %SP, 972;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4642;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4643;
	.param .b32 param2;
	st.param.f32	[param2+0], %f897;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4615;
	.param .b32 param4;
	st.param.f32	[param4+0], %f898;
	.param .b32 param5;
	st.param.f32	[param5+0], %f899;
	.param .b32 param6;
	st.param.f32	[param6+0], %f900;
	.param .b32 param7;
	st.param.f32	[param7+0], %f901;
	.param .b32 param8;
	st.param.f32	[param8+0], %f902;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 152
tmp1056:

BB43_282:
	.loc	1 415 1
	cvt.u32.u16	%r5035, %rs9;
	ld.u16 	%rs1467, [%SP+16];
	cvt.u32.u16	%r5036, %rs1467;
	mul.lo.s32 	%r5037, %r5036, 3;
	add.s32 	%r5038, %r5035, %r5037;
	cvt.s64.s32	%rd4644, %r5038;
	shl.b64 	%rd4645, %rd4644, 1;
	mov.u64 	%rd4646, cBoolModel;
	cvta.const.u64 	%rd4647, %rd4646;
	add.s64 	%rd4648, %rd4647, %rd4645;
	ld.u16 	%rs1468, [%rd4648];
	setp.ne.s16	%p279, %rs1468, 0;
	not.pred 	%p280, %p279;
	@%p280 bra 	BB43_284;
	bra.uni 	BB43_283;

BB43_283:
	.loc	1 415 1
tmp1057:
	cvt.ftz.f64.f32	%fd227, %f1932;
	add.f64 	%fd228, %fd227, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f903, %fd228;
	add.u64 	%rd4649, %SP, 580;
	add.s64 	%rd4650, %rd4649, 16;
	cvt.u32.u16	%r5039, %rs1;
	cvt.u32.u16	%r5040, %rs28;
	mul.lo.s32 	%r5041, %r5039, %r5040;
	ld.u16 	%rs1469, [%SP+42];
	cvt.u32.u16	%r5042, %rs1469;
	mul.lo.s32 	%r5043, %r5042, 6;
	add.s32 	%r5044, %r5041, %r5043;
	cvt.u64.u16	%rd4651, %rs9;
	mov.u64 	%rd4652, cSegToComp;
	cvta.const.u64 	%rd4653, %rd4652;
	shl.b64 	%rd4654, %rd4651, 1;
	add.s64 	%rd4655, %rd4653, %rd4654;
	ld.u16 	%rs1470, [%rd4655];
	cvt.u32.u16	%r5045, %rs1470;
	add.s32 	%r5046, %r5044, %r5045;
	cvt.s64.s32	%rd4656, %r5046;
	shl.b64 	%rd4657, %rd4656, 2;
	add.s64 	%rd4658, %rd9, %rd4657;
	ld.f32 	%f904, [%rd4658];
	cvt.u32.u16	%r5047, %rs1;
	cvt.u32.u16	%r5048, %rs28;
	mul.lo.s32 	%r5049, %r5047, %r5048;
	ld.u16 	%rs1471, [%SP+42];
	cvt.u32.u16	%r5050, %rs1471;
	mul.lo.s32 	%r5051, %r5050, 7;
	add.s32 	%r5052, %r5049, %r5051;
	cvt.u64.u16	%rd4659, %rs9;
	shl.b64 	%rd4660, %rd4659, 1;
	add.s64 	%rd4661, %rd4653, %rd4660;
	ld.u16 	%rs1472, [%rd4661];
	cvt.u32.u16	%r5053, %rs1472;
	add.s32 	%r5054, %r5052, %r5053;
	cvt.s64.s32	%rd4662, %r5054;
	shl.b64 	%rd4663, %rd4662, 2;
	add.s64 	%rd4664, %rd9, %rd4663;
	ld.f32 	%f905, [%rd4664];
	cvt.u32.u16	%r5055, %rs1;
	cvt.u32.u16	%r5056, %rs28;
	mul.lo.s32 	%r5057, %r5055, %r5056;
	ld.u16 	%rs1473, [%SP+42];
	cvt.u32.u16	%r5058, %rs1473;
	mul.lo.s32 	%r5059, %r5058, 8;
	add.s32 	%r5060, %r5057, %r5059;
	cvt.u64.u16	%rd4665, %rs9;
	shl.b64 	%rd4666, %rd4665, 1;
	add.s64 	%rd4667, %rd4653, %rd4666;
	ld.u16 	%rs1474, [%rd4667];
	cvt.u32.u16	%r5061, %rs1474;
	add.s32 	%r5062, %r5060, %r5061;
	cvt.s64.s32	%rd4668, %r5062;
	shl.b64 	%rd4669, %rd4668, 2;
	add.s64 	%rd4670, %rd9, %rd4669;
	ld.f32 	%f906, [%rd4670];
	cvt.u32.u16	%r5063, %rs1;
	cvt.u32.u16	%r5064, %rs28;
	mul.lo.s32 	%r5065, %r5063, %r5064;
	ld.u16 	%rs1475, [%SP+42];
	cvt.u32.u16	%r5066, %rs1475;
	mul.lo.s32 	%r5067, %r5066, 9;
	add.s32 	%r5068, %r5065, %r5067;
	cvt.u64.u16	%rd4671, %rs9;
	shl.b64 	%rd4672, %rd4671, 1;
	add.s64 	%rd4673, %rd4653, %rd4672;
	ld.u16 	%rs1476, [%rd4673];
	cvt.u32.u16	%r5069, %rs1476;
	add.s32 	%r5070, %r5068, %r5069;
	cvt.s64.s32	%rd4674, %r5070;
	shl.b64 	%rd4675, %rd4674, 2;
	add.s64 	%rd4676, %rd9, %rd4675;
	ld.f32 	%f907, [%rd4676];
	cvt.u32.u16	%r5071, %rs1;
	cvt.u32.u16	%r5072, %rs28;
	mul.lo.s32 	%r5073, %r5071, %r5072;
	ld.u16 	%rs1477, [%SP+42];
	cvt.u32.u16	%r5074, %rs1477;
	mul.lo.s32 	%r5075, %r5074, 10;
	add.s32 	%r5076, %r5073, %r5075;
	cvt.u64.u16	%rd4677, %rs9;
	shl.b64 	%rd4678, %rd4677, 1;
	add.s64 	%rd4679, %rd4653, %rd4678;
	ld.u16 	%rs1478, [%rd4679];
	cvt.u32.u16	%r5077, %rs1478;
	add.s32 	%r5078, %r5076, %r5077;
	cvt.s64.s32	%rd4680, %r5078;
	shl.b64 	%rd4681, %rd4680, 2;
	add.s64 	%rd4682, %rd9, %rd4681;
	ld.f32 	%f908, [%rd4682];
	add.u64 	%rd4683, %SP, 960;
	add.u64 	%rd4684, %SP, 972;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4683;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4684;
	.param .b32 param2;
	st.param.f32	[param2+0], %f903;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4650;
	.param .b32 param4;
	st.param.f32	[param4+0], %f904;
	.param .b32 param5;
	st.param.f32	[param5+0], %f905;
	.param .b32 param6;
	st.param.f32	[param6+0], %f906;
	.param .b32 param7;
	st.param.f32	[param7+0], %f907;
	.param .b32 param8;
	st.param.f32	[param8+0], %f908;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 153
tmp1058:

BB43_284:
	.loc	1 415 1
	cvt.u32.u16	%r5079, %rs9;
	ld.u16 	%rs1479, [%SP+16];
	cvt.u32.u16	%r5080, %rs1479;
	mul.lo.s32 	%r5081, %r5080, 4;
	add.s32 	%r5082, %r5079, %r5081;
	cvt.s64.s32	%rd4685, %r5082;
	shl.b64 	%rd4686, %rd4685, 1;
	mov.u64 	%rd4687, cBoolModel;
	cvta.const.u64 	%rd4688, %rd4687;
	add.s64 	%rd4689, %rd4688, %rd4686;
	ld.u16 	%rs1480, [%rd4689];
	setp.ne.s16	%p281, %rs1480, 0;
	not.pred 	%p282, %p281;
	@%p282 bra 	BB43_286;
	bra.uni 	BB43_285;

BB43_285:
	.loc	1 415 1
tmp1059:
	cvt.ftz.f64.f32	%fd229, %f1932;
	add.f64 	%fd230, %fd229, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f909, %fd230;
	add.u64 	%rd4690, %SP, 580;
	add.s64 	%rd4691, %rd4690, 20;
	cvt.u32.u16	%r5083, %rs1;
	cvt.u32.u16	%r5084, %rs28;
	mul.lo.s32 	%r5085, %r5083, %r5084;
	ld.u16 	%rs1481, [%SP+42];
	cvt.u32.u16	%r5086, %rs1481;
	mul.lo.s32 	%r5087, %r5086, 11;
	add.s32 	%r5088, %r5085, %r5087;
	cvt.u64.u16	%rd4692, %rs9;
	mov.u64 	%rd4693, cSegToComp;
	cvta.const.u64 	%rd4694, %rd4693;
	shl.b64 	%rd4695, %rd4692, 1;
	add.s64 	%rd4696, %rd4694, %rd4695;
	ld.u16 	%rs1482, [%rd4696];
	cvt.u32.u16	%r5089, %rs1482;
	add.s32 	%r5090, %r5088, %r5089;
	cvt.s64.s32	%rd4697, %r5090;
	shl.b64 	%rd4698, %rd4697, 2;
	add.s64 	%rd4699, %rd9, %rd4698;
	ld.f32 	%f910, [%rd4699];
	cvt.u32.u16	%r5091, %rs1;
	cvt.u32.u16	%r5092, %rs28;
	mul.lo.s32 	%r5093, %r5091, %r5092;
	ld.u16 	%rs1483, [%SP+42];
	cvt.u32.u16	%r5094, %rs1483;
	mul.lo.s32 	%r5095, %r5094, 12;
	add.s32 	%r5096, %r5093, %r5095;
	cvt.u64.u16	%rd4700, %rs9;
	shl.b64 	%rd4701, %rd4700, 1;
	add.s64 	%rd4702, %rd4694, %rd4701;
	ld.u16 	%rs1484, [%rd4702];
	cvt.u32.u16	%r5097, %rs1484;
	add.s32 	%r5098, %r5096, %r5097;
	cvt.s64.s32	%rd4703, %r5098;
	shl.b64 	%rd4704, %rd4703, 2;
	add.s64 	%rd4705, %rd9, %rd4704;
	ld.f32 	%f911, [%rd4705];
	cvt.u32.u16	%r5099, %rs1;
	cvt.u32.u16	%r5100, %rs28;
	mul.lo.s32 	%r5101, %r5099, %r5100;
	ld.u16 	%rs1485, [%SP+42];
	cvt.u32.u16	%r5102, %rs1485;
	mul.lo.s32 	%r5103, %r5102, 13;
	add.s32 	%r5104, %r5101, %r5103;
	cvt.u64.u16	%rd4706, %rs9;
	shl.b64 	%rd4707, %rd4706, 1;
	add.s64 	%rd4708, %rd4694, %rd4707;
	ld.u16 	%rs1486, [%rd4708];
	cvt.u32.u16	%r5105, %rs1486;
	add.s32 	%r5106, %r5104, %r5105;
	cvt.s64.s32	%rd4709, %r5106;
	shl.b64 	%rd4710, %rd4709, 2;
	add.s64 	%rd4711, %rd9, %rd4710;
	ld.f32 	%f912, [%rd4711];
	cvt.u32.u16	%r5107, %rs1;
	cvt.u32.u16	%r5108, %rs28;
	mul.lo.s32 	%r5109, %r5107, %r5108;
	ld.u16 	%rs1487, [%SP+42];
	cvt.u32.u16	%r5110, %rs1487;
	mul.lo.s32 	%r5111, %r5110, 14;
	add.s32 	%r5112, %r5109, %r5111;
	cvt.u64.u16	%rd4712, %rs9;
	shl.b64 	%rd4713, %rd4712, 1;
	add.s64 	%rd4714, %rd4694, %rd4713;
	ld.u16 	%rs1488, [%rd4714];
	cvt.u32.u16	%r5113, %rs1488;
	add.s32 	%r5114, %r5112, %r5113;
	cvt.s64.s32	%rd4715, %r5114;
	shl.b64 	%rd4716, %rd4715, 2;
	add.s64 	%rd4717, %rd9, %rd4716;
	ld.f32 	%f913, [%rd4717];
	cvt.u32.u16	%r5115, %rs1;
	cvt.u32.u16	%r5116, %rs28;
	mul.lo.s32 	%r5117, %r5115, %r5116;
	ld.u16 	%rs1489, [%SP+42];
	cvt.u32.u16	%r5118, %rs1489;
	mul.lo.s32 	%r5119, %r5118, 15;
	add.s32 	%r5120, %r5117, %r5119;
	cvt.u64.u16	%rd4718, %rs9;
	shl.b64 	%rd4719, %rd4718, 1;
	add.s64 	%rd4720, %rd4694, %rd4719;
	ld.u16 	%rs1490, [%rd4720];
	cvt.u32.u16	%r5121, %rs1490;
	add.s32 	%r5122, %r5120, %r5121;
	cvt.s64.s32	%rd4721, %r5122;
	shl.b64 	%rd4722, %rd4721, 2;
	add.s64 	%rd4723, %rd9, %rd4722;
	ld.f32 	%f914, [%rd4723];
	add.u64 	%rd4724, %SP, 960;
	add.u64 	%rd4725, %SP, 972;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4724;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4725;
	.param .b32 param2;
	st.param.f32	[param2+0], %f909;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4691;
	.param .b32 param4;
	st.param.f32	[param4+0], %f910;
	.param .b32 param5;
	st.param.f32	[param5+0], %f911;
	.param .b32 param6;
	st.param.f32	[param6+0], %f912;
	.param .b32 param7;
	st.param.f32	[param7+0], %f913;
	.param .b32 param8;
	st.param.f32	[param8+0], %f914;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 154
tmp1060:

BB43_286:
	.loc	1 415 1
	cvt.u32.u16	%r5123, %rs9;
	ld.u16 	%rs1491, [%SP+16];
	cvt.u32.u16	%r5124, %rs1491;
	mul.lo.s32 	%r5125, %r5124, 5;
	add.s32 	%r5126, %r5123, %r5125;
	cvt.s64.s32	%rd4726, %r5126;
	shl.b64 	%rd4727, %rd4726, 1;
	mov.u64 	%rd4728, cBoolModel;
	cvta.const.u64 	%rd4729, %rd4728;
	add.s64 	%rd4730, %rd4729, %rd4727;
	ld.u16 	%rs1492, [%rd4730];
	setp.ne.s16	%p283, %rs1492, 0;
	not.pred 	%p284, %p283;
	@%p284 bra 	BB43_288;
	bra.uni 	BB43_287;

BB43_287:
	.loc	1 415 1
tmp1061:
	cvt.ftz.f64.f32	%fd231, %f1932;
	add.f64 	%fd232, %fd231, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f915, %fd232;
	add.u64 	%rd4731, %SP, 580;
	add.s64 	%rd4732, %rd4731, 24;
	add.s64 	%rd4733, %rd4731, 28;
	cvt.u32.u16	%r5127, %rs1;
	cvt.u32.u16	%r5128, %rs28;
	mul.lo.s32 	%r5129, %r5127, %r5128;
	ld.u16 	%rs1493, [%SP+42];
	cvt.u32.u16	%r5130, %rs1493;
	mul.lo.s32 	%r5131, %r5130, 16;
	add.s32 	%r5132, %r5129, %r5131;
	cvt.u64.u16	%rd4734, %rs9;
	mov.u64 	%rd4735, cSegToComp;
	cvta.const.u64 	%rd4736, %rd4735;
	shl.b64 	%rd4737, %rd4734, 1;
	add.s64 	%rd4738, %rd4736, %rd4737;
	ld.u16 	%rs1494, [%rd4738];
	cvt.u32.u16	%r5133, %rs1494;
	add.s32 	%r5134, %r5132, %r5133;
	cvt.s64.s32	%rd4739, %r5134;
	shl.b64 	%rd4740, %rd4739, 2;
	add.s64 	%rd4741, %rd9, %rd4740;
	ld.f32 	%f916, [%rd4741];
	cvt.u32.u16	%r5135, %rs1;
	cvt.u32.u16	%r5136, %rs28;
	mul.lo.s32 	%r5137, %r5135, %r5136;
	ld.u16 	%rs1495, [%SP+42];
	cvt.u32.u16	%r5138, %rs1495;
	mul.lo.s32 	%r5139, %r5138, 17;
	add.s32 	%r5140, %r5137, %r5139;
	cvt.u64.u16	%rd4742, %rs9;
	shl.b64 	%rd4743, %rd4742, 1;
	add.s64 	%rd4744, %rd4736, %rd4743;
	ld.u16 	%rs1496, [%rd4744];
	cvt.u32.u16	%r5141, %rs1496;
	add.s32 	%r5142, %r5140, %r5141;
	cvt.s64.s32	%rd4745, %r5142;
	shl.b64 	%rd4746, %rd4745, 2;
	add.s64 	%rd4747, %rd9, %rd4746;
	ld.f32 	%f917, [%rd4747];
	cvt.u32.u16	%r5143, %rs1;
	cvt.u32.u16	%r5144, %rs28;
	mul.lo.s32 	%r5145, %r5143, %r5144;
	ld.u16 	%rs1497, [%SP+42];
	cvt.u32.u16	%r5146, %rs1497;
	mul.lo.s32 	%r5147, %r5146, 18;
	add.s32 	%r5148, %r5145, %r5147;
	cvt.u64.u16	%rd4748, %rs9;
	shl.b64 	%rd4749, %rd4748, 1;
	add.s64 	%rd4750, %rd4736, %rd4749;
	ld.u16 	%rs1498, [%rd4750];
	cvt.u32.u16	%r5149, %rs1498;
	add.s32 	%r5150, %r5148, %r5149;
	cvt.s64.s32	%rd4751, %r5150;
	shl.b64 	%rd4752, %rd4751, 2;
	add.s64 	%rd4753, %rd9, %rd4752;
	ld.f32 	%f918, [%rd4753];
	cvt.u32.u16	%r5151, %rs1;
	cvt.u32.u16	%r5152, %rs28;
	mul.lo.s32 	%r5153, %r5151, %r5152;
	ld.u16 	%rs1499, [%SP+42];
	cvt.u32.u16	%r5154, %rs1499;
	mul.lo.s32 	%r5155, %r5154, 19;
	add.s32 	%r5156, %r5153, %r5155;
	cvt.u64.u16	%rd4754, %rs9;
	shl.b64 	%rd4755, %rd4754, 1;
	add.s64 	%rd4756, %rd4736, %rd4755;
	ld.u16 	%rs1500, [%rd4756];
	cvt.u32.u16	%r5157, %rs1500;
	add.s32 	%r5158, %r5156, %r5157;
	cvt.s64.s32	%rd4757, %r5158;
	shl.b64 	%rd4758, %rd4757, 2;
	add.s64 	%rd4759, %rd9, %rd4758;
	ld.f32 	%f919, [%rd4759];
	cvt.u32.u16	%r5159, %rs1;
	cvt.u32.u16	%r5160, %rs28;
	mul.lo.s32 	%r5161, %r5159, %r5160;
	ld.u16 	%rs1501, [%SP+42];
	cvt.u32.u16	%r5162, %rs1501;
	mul.lo.s32 	%r5163, %r5162, 20;
	add.s32 	%r5164, %r5161, %r5163;
	cvt.u64.u16	%rd4760, %rs9;
	shl.b64 	%rd4761, %rd4760, 1;
	add.s64 	%rd4762, %rd4736, %rd4761;
	ld.u16 	%rs1502, [%rd4762];
	cvt.u32.u16	%r5165, %rs1502;
	add.s32 	%r5166, %r5164, %r5165;
	cvt.s64.s32	%rd4763, %r5166;
	shl.b64 	%rd4764, %rd4763, 2;
	add.s64 	%rd4765, %rd9, %rd4764;
	ld.f32 	%f920, [%rd4765];
	cvt.u32.u16	%r5167, %rs1;
	cvt.u32.u16	%r5168, %rs28;
	mul.lo.s32 	%r5169, %r5167, %r5168;
	ld.u16 	%rs1503, [%SP+42];
	cvt.u32.u16	%r5170, %rs1503;
	mul.lo.s32 	%r5171, %r5170, 21;
	add.s32 	%r5172, %r5169, %r5171;
	cvt.u64.u16	%rd4766, %rs9;
	shl.b64 	%rd4767, %rd4766, 1;
	add.s64 	%rd4768, %rd4736, %rd4767;
	ld.u16 	%rs1504, [%rd4768];
	cvt.u32.u16	%r5173, %rs1504;
	add.s32 	%r5174, %r5172, %r5173;
	cvt.s64.s32	%rd4769, %r5174;
	shl.b64 	%rd4770, %rd4769, 2;
	add.s64 	%rd4771, %rd9, %rd4770;
	ld.f32 	%f921, [%rd4771];
	cvt.u32.u16	%r5175, %rs1;
	cvt.u32.u16	%r5176, %rs28;
	mul.lo.s32 	%r5177, %r5175, %r5176;
	ld.u16 	%rs1505, [%SP+42];
	cvt.u32.u16	%r5178, %rs1505;
	mul.lo.s32 	%r5179, %r5178, 22;
	add.s32 	%r5180, %r5177, %r5179;
	cvt.u64.u16	%rd4772, %rs9;
	shl.b64 	%rd4773, %rd4772, 1;
	add.s64 	%rd4774, %rd4736, %rd4773;
	ld.u16 	%rs1506, [%rd4774];
	cvt.u32.u16	%r5181, %rs1506;
	add.s32 	%r5182, %r5180, %r5181;
	cvt.s64.s32	%rd4775, %r5182;
	shl.b64 	%rd4776, %rd4775, 2;
	add.s64 	%rd4777, %rd9, %rd4776;
	ld.f32 	%f922, [%rd4777];
	cvt.u32.u16	%r5183, %rs1;
	cvt.u32.u16	%r5184, %rs28;
	mul.lo.s32 	%r5185, %r5183, %r5184;
	ld.u16 	%rs1507, [%SP+42];
	cvt.u32.u16	%r5186, %rs1507;
	mul.lo.s32 	%r5187, %r5186, 23;
	add.s32 	%r5188, %r5185, %r5187;
	cvt.u64.u16	%rd4778, %rs9;
	shl.b64 	%rd4779, %rd4778, 1;
	add.s64 	%rd4780, %rd4736, %rd4779;
	ld.u16 	%rs1508, [%rd4780];
	cvt.u32.u16	%r5189, %rs1508;
	add.s32 	%r5190, %r5188, %r5189;
	cvt.s64.s32	%rd4781, %r5190;
	shl.b64 	%rd4782, %rd4781, 2;
	add.s64 	%rd4783, %rd9, %rd4782;
	ld.f32 	%f923, [%rd4783];
	cvt.u32.u16	%r5191, %rs1;
	cvt.u32.u16	%r5192, %rs28;
	mul.lo.s32 	%r5193, %r5191, %r5192;
	ld.u16 	%rs1509, [%SP+42];
	cvt.u32.u16	%r5194, %rs1509;
	mul.lo.s32 	%r5195, %r5194, 24;
	add.s32 	%r5196, %r5193, %r5195;
	cvt.u64.u16	%rd4784, %rs9;
	shl.b64 	%rd4785, %rd4784, 1;
	add.s64 	%rd4786, %rd4736, %rd4785;
	ld.u16 	%rs1510, [%rd4786];
	cvt.u32.u16	%r5197, %rs1510;
	add.s32 	%r5198, %r5196, %r5197;
	cvt.s64.s32	%rd4787, %r5198;
	shl.b64 	%rd4788, %rd4787, 2;
	add.s64 	%rd4789, %rd9, %rd4788;
	ld.f32 	%f924, [%rd4789];
	cvt.u32.u16	%r5199, %rs1;
	cvt.u32.u16	%r5200, %rs28;
	mul.lo.s32 	%r5201, %r5199, %r5200;
	ld.u16 	%rs1511, [%SP+42];
	cvt.u32.u16	%r5202, %rs1511;
	mul.lo.s32 	%r5203, %r5202, 25;
	add.s32 	%r5204, %r5201, %r5203;
	cvt.u64.u16	%rd4790, %rs9;
	shl.b64 	%rd4791, %rd4790, 1;
	add.s64 	%rd4792, %rd4736, %rd4791;
	ld.u16 	%rs1512, [%rd4792];
	cvt.u32.u16	%r5205, %rs1512;
	add.s32 	%r5206, %r5204, %r5205;
	cvt.s64.s32	%rd4793, %r5206;
	shl.b64 	%rd4794, %rd4793, 2;
	add.s64 	%rd4795, %rd9, %rd4794;
	ld.f32 	%f925, [%rd4795];
	cvt.u32.u16	%r5207, %rs1;
	cvt.u32.u16	%r5208, %rs28;
	mul.lo.s32 	%r5209, %r5207, %r5208;
	ld.u16 	%rs1513, [%SP+42];
	cvt.u32.u16	%r5210, %rs1513;
	mul.lo.s32 	%r5211, %r5210, 26;
	add.s32 	%r5212, %r5209, %r5211;
	cvt.u64.u16	%rd4796, %rs9;
	shl.b64 	%rd4797, %rd4796, 1;
	add.s64 	%rd4798, %rd4736, %rd4797;
	ld.u16 	%rs1514, [%rd4798];
	cvt.u32.u16	%r5213, %rs1514;
	add.s32 	%r5214, %r5212, %r5213;
	cvt.s64.s32	%rd4799, %r5214;
	shl.b64 	%rd4800, %rd4799, 2;
	add.s64 	%rd4801, %rd9, %rd4800;
	ld.f32 	%f926, [%rd4801];
	cvt.u32.u16	%r5215, %rs1;
	cvt.u32.u16	%r5216, %rs28;
	mul.lo.s32 	%r5217, %r5215, %r5216;
	ld.u16 	%rs1515, [%SP+42];
	cvt.u32.u16	%r5218, %rs1515;
	mul.lo.s32 	%r5219, %r5218, 27;
	add.s32 	%r5220, %r5217, %r5219;
	cvt.u64.u16	%rd4802, %rs9;
	shl.b64 	%rd4803, %rd4802, 1;
	add.s64 	%rd4804, %rd4736, %rd4803;
	ld.u16 	%rs1516, [%rd4804];
	cvt.u32.u16	%r5221, %rs1516;
	add.s32 	%r5222, %r5220, %r5221;
	cvt.s64.s32	%rd4805, %r5222;
	shl.b64 	%rd4806, %rd4805, 2;
	add.s64 	%rd4807, %rd9, %rd4806;
	ld.f32 	%f927, [%rd4807];
	add.u64 	%rd4808, %SP, 960;
	add.u64 	%rd4809, %SP, 972;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4808;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4809;
	.param .b32 param2;
	st.param.f32	[param2+0], %f915;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4732;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4733;
	.param .b32 param5;
	st.param.f32	[param5+0], %f916;
	.param .b32 param6;
	st.param.f32	[param6+0], %f917;
	.param .b32 param7;
	st.param.f32	[param7+0], %f918;
	.param .b32 param8;
	st.param.f32	[param8+0], %f919;
	.param .b32 param9;
	st.param.f32	[param9+0], %f920;
	.param .b32 param10;
	st.param.f32	[param10+0], %f921;
	.param .b32 param11;
	st.param.f32	[param11+0], %f922;
	.param .b32 param12;
	st.param.f32	[param12+0], %f923;
	.param .b32 param13;
	st.param.f32	[param13+0], %f924;
	.param .b32 param14;
	st.param.f32	[param14+0], %f925;
	.param .b32 param15;
	st.param.f32	[param15+0], %f926;
	.param .b32 param16;
	st.param.f32	[param16+0], %f927;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 155
tmp1062:

BB43_288:
	.loc	1 415 1
	cvt.u32.u16	%r5223, %rs10;
	ld.u16 	%rs1517, [%SP+16];
	cvt.u32.u16	%r5224, %rs1517;
	mul.lo.s32 	%r5225, %r5224, 0;
	add.s32 	%r5226, %r5223, %r5225;
	cvt.s64.s32	%rd4810, %r5226;
	shl.b64 	%rd4811, %rd4810, 1;
	mov.u64 	%rd4812, cBoolModel;
	cvta.const.u64 	%rd4813, %rd4812;
	add.s64 	%rd4814, %rd4813, %rd4811;
	ld.u16 	%rs1518, [%rd4814];
	setp.ne.s16	%p285, %rs1518, 0;
	not.pred 	%p286, %p285;
	@%p286 bra 	BB43_290;
	bra.uni 	BB43_289;

BB43_289:
	.loc	1 415 1
tmp1063:
	cvt.ftz.f64.f32	%fd233, %f1934;
	add.f64 	%fd234, %fd233, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f928, %fd234;
	add.u64 	%rd4815, %SP, 620;
	add.s64 	%rd4816, %rd4815, 4;
	cvt.u32.u16	%r5227, %rs1;
	cvt.u32.u16	%r5228, %rs28;
	mul.lo.s32 	%r5229, %r5227, %r5228;
	ld.u16 	%rs1519, [%SP+42];
	cvt.u32.u16	%r5230, %rs1519;
	mul.lo.s32 	%r5231, %r5230, 0;
	add.s32 	%r5232, %r5229, %r5231;
	cvt.u64.u16	%rd4817, %rs10;
	mov.u64 	%rd4818, cSegToComp;
	cvta.const.u64 	%rd4819, %rd4818;
	shl.b64 	%rd4820, %rd4817, 1;
	add.s64 	%rd4821, %rd4819, %rd4820;
	ld.u16 	%rs1520, [%rd4821];
	cvt.u32.u16	%r5233, %rs1520;
	add.s32 	%r5234, %r5232, %r5233;
	cvt.s64.s32	%rd4822, %r5234;
	shl.b64 	%rd4823, %rd4822, 2;
	add.s64 	%rd4824, %rd9, %rd4823;
	ld.f32 	%f929, [%rd4824];
	cvt.u32.u16	%r5235, %rs1;
	cvt.u32.u16	%r5236, %rs28;
	mul.lo.s32 	%r5237, %r5235, %r5236;
	ld.u16 	%rs1521, [%SP+42];
	cvt.u32.u16	%r5238, %rs1521;
	mul.lo.s32 	%r5239, %r5238, 1;
	add.s32 	%r5240, %r5237, %r5239;
	cvt.u64.u16	%rd4825, %rs10;
	shl.b64 	%rd4826, %rd4825, 1;
	add.s64 	%rd4827, %rd4819, %rd4826;
	ld.u16 	%rs1522, [%rd4827];
	cvt.u32.u16	%r5241, %rs1522;
	add.s32 	%r5242, %r5240, %r5241;
	cvt.s64.s32	%rd4828, %r5242;
	shl.b64 	%rd4829, %rd4828, 2;
	add.s64 	%rd4830, %rd9, %rd4829;
	ld.f32 	%f930, [%rd4830];
	ld.f32 	%f931, [%SP+652];
	add.s64 	%rd4831, %rd4815, 36;
	add.u64 	%rd4832, %SP, 984;
	add.u64 	%rd4833, %SP, 996;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4832;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4833;
	.param .b32 param2;
	st.param.f32	[param2+0], %f928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4815;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4816;
	.param .b32 param5;
	st.param.f32	[param5+0], %f929;
	.param .b32 param6;
	st.param.f32	[param6+0], %f930;
	.param .b32 param7;
	st.param.f32	[param7+0], %f931;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd4831;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 156
tmp1064:

BB43_290:
	.loc	1 415 1
	cvt.u32.u16	%r5243, %rs10;
	ld.u16 	%rs1523, [%SP+16];
	cvt.u32.u16	%r5244, %rs1523;
	mul.lo.s32 	%r5245, %r5244, 1;
	add.s32 	%r5246, %r5243, %r5245;
	cvt.s64.s32	%rd4834, %r5246;
	shl.b64 	%rd4835, %rd4834, 1;
	mov.u64 	%rd4836, cBoolModel;
	cvta.const.u64 	%rd4837, %rd4836;
	add.s64 	%rd4838, %rd4837, %rd4835;
	ld.u16 	%rs1524, [%rd4838];
	setp.ne.s16	%p287, %rs1524, 0;
	not.pred 	%p288, %p287;
	@%p288 bra 	BB43_292;
	bra.uni 	BB43_291;

BB43_291:
	.loc	1 415 1
tmp1065:
	cvt.ftz.f64.f32	%fd235, %f1934;
	add.f64 	%fd236, %fd235, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f932, %fd236;
	add.u64 	%rd4839, %SP, 620;
	add.s64 	%rd4840, %rd4839, 8;
	ld.f32 	%f933, [%SP+656];
	add.s64 	%rd4841, %rd4839, 32;
	add.u64 	%rd4842, %SP, 984;
	add.u64 	%rd4843, %SP, 996;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4842;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4843;
	.param .b32 param2;
	st.param.f32	[param2+0], %f932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4840;
	.param .b32 param4;
	st.param.f32	[param4+0], %f933;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd4841;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 157
tmp1066:

BB43_292:
	.loc	1 415 1
	cvt.u32.u16	%r5247, %rs10;
	ld.u16 	%rs1525, [%SP+16];
	cvt.u32.u16	%r5248, %rs1525;
	mul.lo.s32 	%r5249, %r5248, 2;
	add.s32 	%r5250, %r5247, %r5249;
	cvt.s64.s32	%rd4844, %r5250;
	shl.b64 	%rd4845, %rd4844, 1;
	mov.u64 	%rd4846, cBoolModel;
	cvta.const.u64 	%rd4847, %rd4846;
	add.s64 	%rd4848, %rd4847, %rd4845;
	ld.u16 	%rs1526, [%rd4848];
	setp.ne.s16	%p289, %rs1526, 0;
	not.pred 	%p290, %p289;
	@%p290 bra 	BB43_294;
	bra.uni 	BB43_293;

BB43_293:
	.loc	1 415 1
tmp1067:
	cvt.ftz.f64.f32	%fd237, %f1934;
	add.f64 	%fd238, %fd237, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f934, %fd238;
	add.u64 	%rd4849, %SP, 620;
	add.s64 	%rd4850, %rd4849, 12;
	cvt.u32.u16	%r5251, %rs1;
	cvt.u32.u16	%r5252, %rs28;
	mul.lo.s32 	%r5253, %r5251, %r5252;
	ld.u16 	%rs1527, [%SP+42];
	cvt.u32.u16	%r5254, %rs1527;
	mul.lo.s32 	%r5255, %r5254, 2;
	add.s32 	%r5256, %r5253, %r5255;
	cvt.u64.u16	%rd4851, %rs10;
	mov.u64 	%rd4852, cSegToComp;
	cvta.const.u64 	%rd4853, %rd4852;
	shl.b64 	%rd4854, %rd4851, 1;
	add.s64 	%rd4855, %rd4853, %rd4854;
	ld.u16 	%rs1528, [%rd4855];
	cvt.u32.u16	%r5257, %rs1528;
	add.s32 	%r5258, %r5256, %r5257;
	cvt.s64.s32	%rd4856, %r5258;
	shl.b64 	%rd4857, %rd4856, 2;
	add.s64 	%rd4858, %rd9, %rd4857;
	ld.f32 	%f935, [%rd4858];
	cvt.u32.u16	%r5259, %rs1;
	cvt.u32.u16	%r5260, %rs28;
	mul.lo.s32 	%r5261, %r5259, %r5260;
	ld.u16 	%rs1529, [%SP+42];
	cvt.u32.u16	%r5262, %rs1529;
	mul.lo.s32 	%r5263, %r5262, 3;
	add.s32 	%r5264, %r5261, %r5263;
	cvt.u64.u16	%rd4859, %rs10;
	shl.b64 	%rd4860, %rd4859, 1;
	add.s64 	%rd4861, %rd4853, %rd4860;
	ld.u16 	%rs1530, [%rd4861];
	cvt.u32.u16	%r5265, %rs1530;
	add.s32 	%r5266, %r5264, %r5265;
	cvt.s64.s32	%rd4862, %r5266;
	shl.b64 	%rd4863, %rd4862, 2;
	add.s64 	%rd4864, %rd9, %rd4863;
	ld.f32 	%f936, [%rd4864];
	cvt.u32.u16	%r5267, %rs1;
	cvt.u32.u16	%r5268, %rs28;
	mul.lo.s32 	%r5269, %r5267, %r5268;
	ld.u16 	%rs1531, [%SP+42];
	cvt.u32.u16	%r5270, %rs1531;
	mul.lo.s32 	%r5271, %r5270, 4;
	add.s32 	%r5272, %r5269, %r5271;
	cvt.u64.u16	%rd4865, %rs10;
	shl.b64 	%rd4866, %rd4865, 1;
	add.s64 	%rd4867, %rd4853, %rd4866;
	ld.u16 	%rs1532, [%rd4867];
	cvt.u32.u16	%r5273, %rs1532;
	add.s32 	%r5274, %r5272, %r5273;
	cvt.s64.s32	%rd4868, %r5274;
	shl.b64 	%rd4869, %rd4868, 2;
	add.s64 	%rd4870, %rd9, %rd4869;
	ld.f32 	%f937, [%rd4870];
	cvt.u32.u16	%r5275, %rs1;
	cvt.u32.u16	%r5276, %rs28;
	mul.lo.s32 	%r5277, %r5275, %r5276;
	ld.u16 	%rs1533, [%SP+42];
	cvt.u32.u16	%r5278, %rs1533;
	mul.lo.s32 	%r5279, %r5278, 5;
	add.s32 	%r5280, %r5277, %r5279;
	cvt.u64.u16	%rd4871, %rs10;
	shl.b64 	%rd4872, %rd4871, 1;
	add.s64 	%rd4873, %rd4853, %rd4872;
	ld.u16 	%rs1534, [%rd4873];
	cvt.u32.u16	%r5281, %rs1534;
	add.s32 	%r5282, %r5280, %r5281;
	cvt.s64.s32	%rd4874, %r5282;
	shl.b64 	%rd4875, %rd4874, 2;
	add.s64 	%rd4876, %rd9, %rd4875;
	ld.f32 	%f938, [%rd4876];
	ld.f32 	%f939, [%SP+652];
	add.u64 	%rd4877, %SP, 984;
	add.u64 	%rd4878, %SP, 996;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4877;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4878;
	.param .b32 param2;
	st.param.f32	[param2+0], %f934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4850;
	.param .b32 param4;
	st.param.f32	[param4+0], %f935;
	.param .b32 param5;
	st.param.f32	[param5+0], %f936;
	.param .b32 param6;
	st.param.f32	[param6+0], %f937;
	.param .b32 param7;
	st.param.f32	[param7+0], %f938;
	.param .b32 param8;
	st.param.f32	[param8+0], %f939;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 158
tmp1068:

BB43_294:
	.loc	1 415 1
	cvt.u32.u16	%r5283, %rs10;
	ld.u16 	%rs1535, [%SP+16];
	cvt.u32.u16	%r5284, %rs1535;
	mul.lo.s32 	%r5285, %r5284, 3;
	add.s32 	%r5286, %r5283, %r5285;
	cvt.s64.s32	%rd4879, %r5286;
	shl.b64 	%rd4880, %rd4879, 1;
	mov.u64 	%rd4881, cBoolModel;
	cvta.const.u64 	%rd4882, %rd4881;
	add.s64 	%rd4883, %rd4882, %rd4880;
	ld.u16 	%rs1536, [%rd4883];
	setp.ne.s16	%p291, %rs1536, 0;
	not.pred 	%p292, %p291;
	@%p292 bra 	BB43_296;
	bra.uni 	BB43_295;

BB43_295:
	.loc	1 415 1
tmp1069:
	cvt.ftz.f64.f32	%fd239, %f1934;
	add.f64 	%fd240, %fd239, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f940, %fd240;
	add.u64 	%rd4884, %SP, 620;
	add.s64 	%rd4885, %rd4884, 16;
	cvt.u32.u16	%r5287, %rs1;
	cvt.u32.u16	%r5288, %rs28;
	mul.lo.s32 	%r5289, %r5287, %r5288;
	ld.u16 	%rs1537, [%SP+42];
	cvt.u32.u16	%r5290, %rs1537;
	mul.lo.s32 	%r5291, %r5290, 6;
	add.s32 	%r5292, %r5289, %r5291;
	cvt.u64.u16	%rd4886, %rs10;
	mov.u64 	%rd4887, cSegToComp;
	cvta.const.u64 	%rd4888, %rd4887;
	shl.b64 	%rd4889, %rd4886, 1;
	add.s64 	%rd4890, %rd4888, %rd4889;
	ld.u16 	%rs1538, [%rd4890];
	cvt.u32.u16	%r5293, %rs1538;
	add.s32 	%r5294, %r5292, %r5293;
	cvt.s64.s32	%rd4891, %r5294;
	shl.b64 	%rd4892, %rd4891, 2;
	add.s64 	%rd4893, %rd9, %rd4892;
	ld.f32 	%f941, [%rd4893];
	cvt.u32.u16	%r5295, %rs1;
	cvt.u32.u16	%r5296, %rs28;
	mul.lo.s32 	%r5297, %r5295, %r5296;
	ld.u16 	%rs1539, [%SP+42];
	cvt.u32.u16	%r5298, %rs1539;
	mul.lo.s32 	%r5299, %r5298, 7;
	add.s32 	%r5300, %r5297, %r5299;
	cvt.u64.u16	%rd4894, %rs10;
	shl.b64 	%rd4895, %rd4894, 1;
	add.s64 	%rd4896, %rd4888, %rd4895;
	ld.u16 	%rs1540, [%rd4896];
	cvt.u32.u16	%r5301, %rs1540;
	add.s32 	%r5302, %r5300, %r5301;
	cvt.s64.s32	%rd4897, %r5302;
	shl.b64 	%rd4898, %rd4897, 2;
	add.s64 	%rd4899, %rd9, %rd4898;
	ld.f32 	%f942, [%rd4899];
	cvt.u32.u16	%r5303, %rs1;
	cvt.u32.u16	%r5304, %rs28;
	mul.lo.s32 	%r5305, %r5303, %r5304;
	ld.u16 	%rs1541, [%SP+42];
	cvt.u32.u16	%r5306, %rs1541;
	mul.lo.s32 	%r5307, %r5306, 8;
	add.s32 	%r5308, %r5305, %r5307;
	cvt.u64.u16	%rd4900, %rs10;
	shl.b64 	%rd4901, %rd4900, 1;
	add.s64 	%rd4902, %rd4888, %rd4901;
	ld.u16 	%rs1542, [%rd4902];
	cvt.u32.u16	%r5309, %rs1542;
	add.s32 	%r5310, %r5308, %r5309;
	cvt.s64.s32	%rd4903, %r5310;
	shl.b64 	%rd4904, %rd4903, 2;
	add.s64 	%rd4905, %rd9, %rd4904;
	ld.f32 	%f943, [%rd4905];
	cvt.u32.u16	%r5311, %rs1;
	cvt.u32.u16	%r5312, %rs28;
	mul.lo.s32 	%r5313, %r5311, %r5312;
	ld.u16 	%rs1543, [%SP+42];
	cvt.u32.u16	%r5314, %rs1543;
	mul.lo.s32 	%r5315, %r5314, 9;
	add.s32 	%r5316, %r5313, %r5315;
	cvt.u64.u16	%rd4906, %rs10;
	shl.b64 	%rd4907, %rd4906, 1;
	add.s64 	%rd4908, %rd4888, %rd4907;
	ld.u16 	%rs1544, [%rd4908];
	cvt.u32.u16	%r5317, %rs1544;
	add.s32 	%r5318, %r5316, %r5317;
	cvt.s64.s32	%rd4909, %r5318;
	shl.b64 	%rd4910, %rd4909, 2;
	add.s64 	%rd4911, %rd9, %rd4910;
	ld.f32 	%f944, [%rd4911];
	cvt.u32.u16	%r5319, %rs1;
	cvt.u32.u16	%r5320, %rs28;
	mul.lo.s32 	%r5321, %r5319, %r5320;
	ld.u16 	%rs1545, [%SP+42];
	cvt.u32.u16	%r5322, %rs1545;
	mul.lo.s32 	%r5323, %r5322, 10;
	add.s32 	%r5324, %r5321, %r5323;
	cvt.u64.u16	%rd4912, %rs10;
	shl.b64 	%rd4913, %rd4912, 1;
	add.s64 	%rd4914, %rd4888, %rd4913;
	ld.u16 	%rs1546, [%rd4914];
	cvt.u32.u16	%r5325, %rs1546;
	add.s32 	%r5326, %r5324, %r5325;
	cvt.s64.s32	%rd4915, %r5326;
	shl.b64 	%rd4916, %rd4915, 2;
	add.s64 	%rd4917, %rd9, %rd4916;
	ld.f32 	%f945, [%rd4917];
	add.u64 	%rd4918, %SP, 984;
	add.u64 	%rd4919, %SP, 996;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4918;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4919;
	.param .b32 param2;
	st.param.f32	[param2+0], %f940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4885;
	.param .b32 param4;
	st.param.f32	[param4+0], %f941;
	.param .b32 param5;
	st.param.f32	[param5+0], %f942;
	.param .b32 param6;
	st.param.f32	[param6+0], %f943;
	.param .b32 param7;
	st.param.f32	[param7+0], %f944;
	.param .b32 param8;
	st.param.f32	[param8+0], %f945;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 159
tmp1070:

BB43_296:
	.loc	1 415 1
	cvt.u32.u16	%r5327, %rs10;
	ld.u16 	%rs1547, [%SP+16];
	cvt.u32.u16	%r5328, %rs1547;
	mul.lo.s32 	%r5329, %r5328, 4;
	add.s32 	%r5330, %r5327, %r5329;
	cvt.s64.s32	%rd4920, %r5330;
	shl.b64 	%rd4921, %rd4920, 1;
	mov.u64 	%rd4922, cBoolModel;
	cvta.const.u64 	%rd4923, %rd4922;
	add.s64 	%rd4924, %rd4923, %rd4921;
	ld.u16 	%rs1548, [%rd4924];
	setp.ne.s16	%p293, %rs1548, 0;
	not.pred 	%p294, %p293;
	@%p294 bra 	BB43_298;
	bra.uni 	BB43_297;

BB43_297:
	.loc	1 415 1
tmp1071:
	cvt.ftz.f64.f32	%fd241, %f1934;
	add.f64 	%fd242, %fd241, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f946, %fd242;
	add.u64 	%rd4925, %SP, 620;
	add.s64 	%rd4926, %rd4925, 20;
	cvt.u32.u16	%r5331, %rs1;
	cvt.u32.u16	%r5332, %rs28;
	mul.lo.s32 	%r5333, %r5331, %r5332;
	ld.u16 	%rs1549, [%SP+42];
	cvt.u32.u16	%r5334, %rs1549;
	mul.lo.s32 	%r5335, %r5334, 11;
	add.s32 	%r5336, %r5333, %r5335;
	cvt.u64.u16	%rd4927, %rs10;
	mov.u64 	%rd4928, cSegToComp;
	cvta.const.u64 	%rd4929, %rd4928;
	shl.b64 	%rd4930, %rd4927, 1;
	add.s64 	%rd4931, %rd4929, %rd4930;
	ld.u16 	%rs1550, [%rd4931];
	cvt.u32.u16	%r5337, %rs1550;
	add.s32 	%r5338, %r5336, %r5337;
	cvt.s64.s32	%rd4932, %r5338;
	shl.b64 	%rd4933, %rd4932, 2;
	add.s64 	%rd4934, %rd9, %rd4933;
	ld.f32 	%f947, [%rd4934];
	cvt.u32.u16	%r5339, %rs1;
	cvt.u32.u16	%r5340, %rs28;
	mul.lo.s32 	%r5341, %r5339, %r5340;
	ld.u16 	%rs1551, [%SP+42];
	cvt.u32.u16	%r5342, %rs1551;
	mul.lo.s32 	%r5343, %r5342, 12;
	add.s32 	%r5344, %r5341, %r5343;
	cvt.u64.u16	%rd4935, %rs10;
	shl.b64 	%rd4936, %rd4935, 1;
	add.s64 	%rd4937, %rd4929, %rd4936;
	ld.u16 	%rs1552, [%rd4937];
	cvt.u32.u16	%r5345, %rs1552;
	add.s32 	%r5346, %r5344, %r5345;
	cvt.s64.s32	%rd4938, %r5346;
	shl.b64 	%rd4939, %rd4938, 2;
	add.s64 	%rd4940, %rd9, %rd4939;
	ld.f32 	%f948, [%rd4940];
	cvt.u32.u16	%r5347, %rs1;
	cvt.u32.u16	%r5348, %rs28;
	mul.lo.s32 	%r5349, %r5347, %r5348;
	ld.u16 	%rs1553, [%SP+42];
	cvt.u32.u16	%r5350, %rs1553;
	mul.lo.s32 	%r5351, %r5350, 13;
	add.s32 	%r5352, %r5349, %r5351;
	cvt.u64.u16	%rd4941, %rs10;
	shl.b64 	%rd4942, %rd4941, 1;
	add.s64 	%rd4943, %rd4929, %rd4942;
	ld.u16 	%rs1554, [%rd4943];
	cvt.u32.u16	%r5353, %rs1554;
	add.s32 	%r5354, %r5352, %r5353;
	cvt.s64.s32	%rd4944, %r5354;
	shl.b64 	%rd4945, %rd4944, 2;
	add.s64 	%rd4946, %rd9, %rd4945;
	ld.f32 	%f949, [%rd4946];
	cvt.u32.u16	%r5355, %rs1;
	cvt.u32.u16	%r5356, %rs28;
	mul.lo.s32 	%r5357, %r5355, %r5356;
	ld.u16 	%rs1555, [%SP+42];
	cvt.u32.u16	%r5358, %rs1555;
	mul.lo.s32 	%r5359, %r5358, 14;
	add.s32 	%r5360, %r5357, %r5359;
	cvt.u64.u16	%rd4947, %rs10;
	shl.b64 	%rd4948, %rd4947, 1;
	add.s64 	%rd4949, %rd4929, %rd4948;
	ld.u16 	%rs1556, [%rd4949];
	cvt.u32.u16	%r5361, %rs1556;
	add.s32 	%r5362, %r5360, %r5361;
	cvt.s64.s32	%rd4950, %r5362;
	shl.b64 	%rd4951, %rd4950, 2;
	add.s64 	%rd4952, %rd9, %rd4951;
	ld.f32 	%f950, [%rd4952];
	cvt.u32.u16	%r5363, %rs1;
	cvt.u32.u16	%r5364, %rs28;
	mul.lo.s32 	%r5365, %r5363, %r5364;
	ld.u16 	%rs1557, [%SP+42];
	cvt.u32.u16	%r5366, %rs1557;
	mul.lo.s32 	%r5367, %r5366, 15;
	add.s32 	%r5368, %r5365, %r5367;
	cvt.u64.u16	%rd4953, %rs10;
	shl.b64 	%rd4954, %rd4953, 1;
	add.s64 	%rd4955, %rd4929, %rd4954;
	ld.u16 	%rs1558, [%rd4955];
	cvt.u32.u16	%r5369, %rs1558;
	add.s32 	%r5370, %r5368, %r5369;
	cvt.s64.s32	%rd4956, %r5370;
	shl.b64 	%rd4957, %rd4956, 2;
	add.s64 	%rd4958, %rd9, %rd4957;
	ld.f32 	%f951, [%rd4958];
	add.u64 	%rd4959, %SP, 984;
	add.u64 	%rd4960, %SP, 996;
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4959;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd4960;
	.param .b32 param2;
	st.param.f32	[param2+0], %f946;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4926;
	.param .b32 param4;
	st.param.f32	[param4+0], %f947;
	.param .b32 param5;
	st.param.f32	[param5+0], %f948;
	.param .b32 param6;
	st.param.f32	[param6+0], %f949;
	.param .b32 param7;
	st.param.f32	[param7+0], %f950;
	.param .b32 param8;
	st.param.f32	[param8+0], %f951;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 160
tmp1072:

BB43_298:
	.loc	1 415 1
	cvt.u32.u16	%r5371, %rs10;
	ld.u16 	%rs1559, [%SP+16];
	cvt.u32.u16	%r5372, %rs1559;
	mul.lo.s32 	%r5373, %r5372, 5;
	add.s32 	%r5374, %r5371, %r5373;
	cvt.s64.s32	%rd4961, %r5374;
	shl.b64 	%rd4962, %rd4961, 1;
	mov.u64 	%rd4963, cBoolModel;
	cvta.const.u64 	%rd4964, %rd4963;
	add.s64 	%rd4965, %rd4964, %rd4962;
	ld.u16 	%rs1560, [%rd4965];
	setp.ne.s16	%p295, %rs1560, 0;
	not.pred 	%p296, %p295;
	@%p296 bra 	BB43_300;
	bra.uni 	BB43_299;

BB43_299:
	.loc	1 415 1
tmp1073:
	cvt.ftz.f64.f32	%fd243, %f1934;
	add.f64 	%fd244, %fd243, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f952, %fd244;
	add.u64 	%rd4966, %SP, 620;
	add.s64 	%rd4967, %rd4966, 24;
	add.s64 	%rd4968, %rd4966, 28;
	cvt.u32.u16	%r5375, %rs1;
	cvt.u32.u16	%r5376, %rs28;
	mul.lo.s32 	%r5377, %r5375, %r5376;
	ld.u16 	%rs1561, [%SP+42];
	cvt.u32.u16	%r5378, %rs1561;
	mul.lo.s32 	%r5379, %r5378, 16;
	add.s32 	%r5380, %r5377, %r5379;
	cvt.u64.u16	%rd4969, %rs10;
	mov.u64 	%rd4970, cSegToComp;
	cvta.const.u64 	%rd4971, %rd4970;
	shl.b64 	%rd4972, %rd4969, 1;
	add.s64 	%rd4973, %rd4971, %rd4972;
	ld.u16 	%rs1562, [%rd4973];
	cvt.u32.u16	%r5381, %rs1562;
	add.s32 	%r5382, %r5380, %r5381;
	cvt.s64.s32	%rd4974, %r5382;
	shl.b64 	%rd4975, %rd4974, 2;
	add.s64 	%rd4976, %rd9, %rd4975;
	ld.f32 	%f953, [%rd4976];
	cvt.u32.u16	%r5383, %rs1;
	cvt.u32.u16	%r5384, %rs28;
	mul.lo.s32 	%r5385, %r5383, %r5384;
	ld.u16 	%rs1563, [%SP+42];
	cvt.u32.u16	%r5386, %rs1563;
	mul.lo.s32 	%r5387, %r5386, 17;
	add.s32 	%r5388, %r5385, %r5387;
	cvt.u64.u16	%rd4977, %rs10;
	shl.b64 	%rd4978, %rd4977, 1;
	add.s64 	%rd4979, %rd4971, %rd4978;
	ld.u16 	%rs1564, [%rd4979];
	cvt.u32.u16	%r5389, %rs1564;
	add.s32 	%r5390, %r5388, %r5389;
	cvt.s64.s32	%rd4980, %r5390;
	shl.b64 	%rd4981, %rd4980, 2;
	add.s64 	%rd4982, %rd9, %rd4981;
	ld.f32 	%f954, [%rd4982];
	cvt.u32.u16	%r5391, %rs1;
	cvt.u32.u16	%r5392, %rs28;
	mul.lo.s32 	%r5393, %r5391, %r5392;
	ld.u16 	%rs1565, [%SP+42];
	cvt.u32.u16	%r5394, %rs1565;
	mul.lo.s32 	%r5395, %r5394, 18;
	add.s32 	%r5396, %r5393, %r5395;
	cvt.u64.u16	%rd4983, %rs10;
	shl.b64 	%rd4984, %rd4983, 1;
	add.s64 	%rd4985, %rd4971, %rd4984;
	ld.u16 	%rs1566, [%rd4985];
	cvt.u32.u16	%r5397, %rs1566;
	add.s32 	%r5398, %r5396, %r5397;
	cvt.s64.s32	%rd4986, %r5398;
	shl.b64 	%rd4987, %rd4986, 2;
	add.s64 	%rd4988, %rd9, %rd4987;
	ld.f32 	%f955, [%rd4988];
	cvt.u32.u16	%r5399, %rs1;
	cvt.u32.u16	%r5400, %rs28;
	mul.lo.s32 	%r5401, %r5399, %r5400;
	ld.u16 	%rs1567, [%SP+42];
	cvt.u32.u16	%r5402, %rs1567;
	mul.lo.s32 	%r5403, %r5402, 19;
	add.s32 	%r5404, %r5401, %r5403;
	cvt.u64.u16	%rd4989, %rs10;
	shl.b64 	%rd4990, %rd4989, 1;
	add.s64 	%rd4991, %rd4971, %rd4990;
	ld.u16 	%rs1568, [%rd4991];
	cvt.u32.u16	%r5405, %rs1568;
	add.s32 	%r5406, %r5404, %r5405;
	cvt.s64.s32	%rd4992, %r5406;
	shl.b64 	%rd4993, %rd4992, 2;
	add.s64 	%rd4994, %rd9, %rd4993;
	ld.f32 	%f956, [%rd4994];
	cvt.u32.u16	%r5407, %rs1;
	cvt.u32.u16	%r5408, %rs28;
	mul.lo.s32 	%r5409, %r5407, %r5408;
	ld.u16 	%rs1569, [%SP+42];
	cvt.u32.u16	%r5410, %rs1569;
	mul.lo.s32 	%r5411, %r5410, 20;
	add.s32 	%r5412, %r5409, %r5411;
	cvt.u64.u16	%rd4995, %rs10;
	shl.b64 	%rd4996, %rd4995, 1;
	add.s64 	%rd4997, %rd4971, %rd4996;
	ld.u16 	%rs1570, [%rd4997];
	cvt.u32.u16	%r5413, %rs1570;
	add.s32 	%r5414, %r5412, %r5413;
	cvt.s64.s32	%rd4998, %r5414;
	shl.b64 	%rd4999, %rd4998, 2;
	add.s64 	%rd5000, %rd9, %rd4999;
	ld.f32 	%f957, [%rd5000];
	cvt.u32.u16	%r5415, %rs1;
	cvt.u32.u16	%r5416, %rs28;
	mul.lo.s32 	%r5417, %r5415, %r5416;
	ld.u16 	%rs1571, [%SP+42];
	cvt.u32.u16	%r5418, %rs1571;
	mul.lo.s32 	%r5419, %r5418, 21;
	add.s32 	%r5420, %r5417, %r5419;
	cvt.u64.u16	%rd5001, %rs10;
	shl.b64 	%rd5002, %rd5001, 1;
	add.s64 	%rd5003, %rd4971, %rd5002;
	ld.u16 	%rs1572, [%rd5003];
	cvt.u32.u16	%r5421, %rs1572;
	add.s32 	%r5422, %r5420, %r5421;
	cvt.s64.s32	%rd5004, %r5422;
	shl.b64 	%rd5005, %rd5004, 2;
	add.s64 	%rd5006, %rd9, %rd5005;
	ld.f32 	%f958, [%rd5006];
	cvt.u32.u16	%r5423, %rs1;
	cvt.u32.u16	%r5424, %rs28;
	mul.lo.s32 	%r5425, %r5423, %r5424;
	ld.u16 	%rs1573, [%SP+42];
	cvt.u32.u16	%r5426, %rs1573;
	mul.lo.s32 	%r5427, %r5426, 22;
	add.s32 	%r5428, %r5425, %r5427;
	cvt.u64.u16	%rd5007, %rs10;
	shl.b64 	%rd5008, %rd5007, 1;
	add.s64 	%rd5009, %rd4971, %rd5008;
	ld.u16 	%rs1574, [%rd5009];
	cvt.u32.u16	%r5429, %rs1574;
	add.s32 	%r5430, %r5428, %r5429;
	cvt.s64.s32	%rd5010, %r5430;
	shl.b64 	%rd5011, %rd5010, 2;
	add.s64 	%rd5012, %rd9, %rd5011;
	ld.f32 	%f959, [%rd5012];
	cvt.u32.u16	%r5431, %rs1;
	cvt.u32.u16	%r5432, %rs28;
	mul.lo.s32 	%r5433, %r5431, %r5432;
	ld.u16 	%rs1575, [%SP+42];
	cvt.u32.u16	%r5434, %rs1575;
	mul.lo.s32 	%r5435, %r5434, 23;
	add.s32 	%r5436, %r5433, %r5435;
	cvt.u64.u16	%rd5013, %rs10;
	shl.b64 	%rd5014, %rd5013, 1;
	add.s64 	%rd5015, %rd4971, %rd5014;
	ld.u16 	%rs1576, [%rd5015];
	cvt.u32.u16	%r5437, %rs1576;
	add.s32 	%r5438, %r5436, %r5437;
	cvt.s64.s32	%rd5016, %r5438;
	shl.b64 	%rd5017, %rd5016, 2;
	add.s64 	%rd5018, %rd9, %rd5017;
	ld.f32 	%f960, [%rd5018];
	cvt.u32.u16	%r5439, %rs1;
	cvt.u32.u16	%r5440, %rs28;
	mul.lo.s32 	%r5441, %r5439, %r5440;
	ld.u16 	%rs1577, [%SP+42];
	cvt.u32.u16	%r5442, %rs1577;
	mul.lo.s32 	%r5443, %r5442, 24;
	add.s32 	%r5444, %r5441, %r5443;
	cvt.u64.u16	%rd5019, %rs10;
	shl.b64 	%rd5020, %rd5019, 1;
	add.s64 	%rd5021, %rd4971, %rd5020;
	ld.u16 	%rs1578, [%rd5021];
	cvt.u32.u16	%r5445, %rs1578;
	add.s32 	%r5446, %r5444, %r5445;
	cvt.s64.s32	%rd5022, %r5446;
	shl.b64 	%rd5023, %rd5022, 2;
	add.s64 	%rd5024, %rd9, %rd5023;
	ld.f32 	%f961, [%rd5024];
	cvt.u32.u16	%r5447, %rs1;
	cvt.u32.u16	%r5448, %rs28;
	mul.lo.s32 	%r5449, %r5447, %r5448;
	ld.u16 	%rs1579, [%SP+42];
	cvt.u32.u16	%r5450, %rs1579;
	mul.lo.s32 	%r5451, %r5450, 25;
	add.s32 	%r5452, %r5449, %r5451;
	cvt.u64.u16	%rd5025, %rs10;
	shl.b64 	%rd5026, %rd5025, 1;
	add.s64 	%rd5027, %rd4971, %rd5026;
	ld.u16 	%rs1580, [%rd5027];
	cvt.u32.u16	%r5453, %rs1580;
	add.s32 	%r5454, %r5452, %r5453;
	cvt.s64.s32	%rd5028, %r5454;
	shl.b64 	%rd5029, %rd5028, 2;
	add.s64 	%rd5030, %rd9, %rd5029;
	ld.f32 	%f962, [%rd5030];
	cvt.u32.u16	%r5455, %rs1;
	cvt.u32.u16	%r5456, %rs28;
	mul.lo.s32 	%r5457, %r5455, %r5456;
	ld.u16 	%rs1581, [%SP+42];
	cvt.u32.u16	%r5458, %rs1581;
	mul.lo.s32 	%r5459, %r5458, 26;
	add.s32 	%r5460, %r5457, %r5459;
	cvt.u64.u16	%rd5031, %rs10;
	shl.b64 	%rd5032, %rd5031, 1;
	add.s64 	%rd5033, %rd4971, %rd5032;
	ld.u16 	%rs1582, [%rd5033];
	cvt.u32.u16	%r5461, %rs1582;
	add.s32 	%r5462, %r5460, %r5461;
	cvt.s64.s32	%rd5034, %r5462;
	shl.b64 	%rd5035, %rd5034, 2;
	add.s64 	%rd5036, %rd9, %rd5035;
	ld.f32 	%f963, [%rd5036];
	cvt.u32.u16	%r5463, %rs1;
	cvt.u32.u16	%r5464, %rs28;
	mul.lo.s32 	%r5465, %r5463, %r5464;
	ld.u16 	%rs1583, [%SP+42];
	cvt.u32.u16	%r5466, %rs1583;
	mul.lo.s32 	%r5467, %r5466, 27;
	add.s32 	%r5468, %r5465, %r5467;
	cvt.u64.u16	%rd5037, %rs10;
	shl.b64 	%rd5038, %rd5037, 1;
	add.s64 	%rd5039, %rd4971, %rd5038;
	ld.u16 	%rs1584, [%rd5039];
	cvt.u32.u16	%r5469, %rs1584;
	add.s32 	%r5470, %r5468, %r5469;
	cvt.s64.s32	%rd5040, %r5470;
	shl.b64 	%rd5041, %rd5040, 2;
	add.s64 	%rd5042, %rd9, %rd5041;
	ld.f32 	%f964, [%rd5042];
	add.u64 	%rd5043, %SP, 984;
	add.u64 	%rd5044, %SP, 996;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5043;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5044;
	.param .b32 param2;
	st.param.f32	[param2+0], %f952;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd4967;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4968;
	.param .b32 param5;
	st.param.f32	[param5+0], %f953;
	.param .b32 param6;
	st.param.f32	[param6+0], %f954;
	.param .b32 param7;
	st.param.f32	[param7+0], %f955;
	.param .b32 param8;
	st.param.f32	[param8+0], %f956;
	.param .b32 param9;
	st.param.f32	[param9+0], %f957;
	.param .b32 param10;
	st.param.f32	[param10+0], %f958;
	.param .b32 param11;
	st.param.f32	[param11+0], %f959;
	.param .b32 param12;
	st.param.f32	[param12+0], %f960;
	.param .b32 param13;
	st.param.f32	[param13+0], %f961;
	.param .b32 param14;
	st.param.f32	[param14+0], %f962;
	.param .b32 param15;
	st.param.f32	[param15+0], %f963;
	.param .b32 param16;
	st.param.f32	[param16+0], %f964;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 161
tmp1074:

BB43_300:
	.loc	1 415 1
	cvt.u32.u16	%r5471, %rs11;
	ld.u16 	%rs1585, [%SP+16];
	cvt.u32.u16	%r5472, %rs1585;
	mul.lo.s32 	%r5473, %r5472, 0;
	add.s32 	%r5474, %r5471, %r5473;
	cvt.s64.s32	%rd5045, %r5474;
	shl.b64 	%rd5046, %rd5045, 1;
	mov.u64 	%rd5047, cBoolModel;
	cvta.const.u64 	%rd5048, %rd5047;
	add.s64 	%rd5049, %rd5048, %rd5046;
	ld.u16 	%rs1586, [%rd5049];
	setp.ne.s16	%p297, %rs1586, 0;
	not.pred 	%p298, %p297;
	@%p298 bra 	BB43_302;
	bra.uni 	BB43_301;

BB43_301:
	.loc	1 415 1
tmp1075:
	cvt.ftz.f64.f32	%fd245, %f1936;
	add.f64 	%fd246, %fd245, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f965, %fd246;
	add.u64 	%rd5050, %SP, 660;
	add.s64 	%rd5051, %rd5050, 4;
	cvt.u32.u16	%r5475, %rs1;
	cvt.u32.u16	%r5476, %rs28;
	mul.lo.s32 	%r5477, %r5475, %r5476;
	ld.u16 	%rs1587, [%SP+42];
	cvt.u32.u16	%r5478, %rs1587;
	mul.lo.s32 	%r5479, %r5478, 0;
	add.s32 	%r5480, %r5477, %r5479;
	cvt.u64.u16	%rd5052, %rs11;
	mov.u64 	%rd5053, cSegToComp;
	cvta.const.u64 	%rd5054, %rd5053;
	shl.b64 	%rd5055, %rd5052, 1;
	add.s64 	%rd5056, %rd5054, %rd5055;
	ld.u16 	%rs1588, [%rd5056];
	cvt.u32.u16	%r5481, %rs1588;
	add.s32 	%r5482, %r5480, %r5481;
	cvt.s64.s32	%rd5057, %r5482;
	shl.b64 	%rd5058, %rd5057, 2;
	add.s64 	%rd5059, %rd9, %rd5058;
	ld.f32 	%f966, [%rd5059];
	cvt.u32.u16	%r5483, %rs1;
	cvt.u32.u16	%r5484, %rs28;
	mul.lo.s32 	%r5485, %r5483, %r5484;
	ld.u16 	%rs1589, [%SP+42];
	cvt.u32.u16	%r5486, %rs1589;
	mul.lo.s32 	%r5487, %r5486, 1;
	add.s32 	%r5488, %r5485, %r5487;
	cvt.u64.u16	%rd5060, %rs11;
	shl.b64 	%rd5061, %rd5060, 1;
	add.s64 	%rd5062, %rd5054, %rd5061;
	ld.u16 	%rs1590, [%rd5062];
	cvt.u32.u16	%r5489, %rs1590;
	add.s32 	%r5490, %r5488, %r5489;
	cvt.s64.s32	%rd5063, %r5490;
	shl.b64 	%rd5064, %rd5063, 2;
	add.s64 	%rd5065, %rd9, %rd5064;
	ld.f32 	%f967, [%rd5065];
	ld.f32 	%f968, [%SP+692];
	add.s64 	%rd5066, %rd5050, 36;
	add.u64 	%rd5067, %SP, 1008;
	add.u64 	%rd5068, %SP, 1020;
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5067;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5068;
	.param .b32 param2;
	st.param.f32	[param2+0], %f965;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5050;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5051;
	.param .b32 param5;
	st.param.f32	[param5+0], %f966;
	.param .b32 param6;
	st.param.f32	[param6+0], %f967;
	.param .b32 param7;
	st.param.f32	[param7+0], %f968;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5066;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 162
tmp1076:

BB43_302:
	.loc	1 415 1
	cvt.u32.u16	%r5491, %rs11;
	ld.u16 	%rs1591, [%SP+16];
	cvt.u32.u16	%r5492, %rs1591;
	mul.lo.s32 	%r5493, %r5492, 1;
	add.s32 	%r5494, %r5491, %r5493;
	cvt.s64.s32	%rd5069, %r5494;
	shl.b64 	%rd5070, %rd5069, 1;
	mov.u64 	%rd5071, cBoolModel;
	cvta.const.u64 	%rd5072, %rd5071;
	add.s64 	%rd5073, %rd5072, %rd5070;
	ld.u16 	%rs1592, [%rd5073];
	setp.ne.s16	%p299, %rs1592, 0;
	not.pred 	%p300, %p299;
	@%p300 bra 	BB43_304;
	bra.uni 	BB43_303;

BB43_303:
	.loc	1 415 1
tmp1077:
	cvt.ftz.f64.f32	%fd247, %f1936;
	add.f64 	%fd248, %fd247, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f969, %fd248;
	add.u64 	%rd5074, %SP, 660;
	add.s64 	%rd5075, %rd5074, 8;
	ld.f32 	%f970, [%SP+696];
	add.s64 	%rd5076, %rd5074, 32;
	add.u64 	%rd5077, %SP, 1008;
	add.u64 	%rd5078, %SP, 1020;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5077;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5078;
	.param .b32 param2;
	st.param.f32	[param2+0], %f969;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5075;
	.param .b32 param4;
	st.param.f32	[param4+0], %f970;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5076;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 163
tmp1078:

BB43_304:
	.loc	1 415 1
	cvt.u32.u16	%r5495, %rs11;
	ld.u16 	%rs1593, [%SP+16];
	cvt.u32.u16	%r5496, %rs1593;
	mul.lo.s32 	%r5497, %r5496, 2;
	add.s32 	%r5498, %r5495, %r5497;
	cvt.s64.s32	%rd5079, %r5498;
	shl.b64 	%rd5080, %rd5079, 1;
	mov.u64 	%rd5081, cBoolModel;
	cvta.const.u64 	%rd5082, %rd5081;
	add.s64 	%rd5083, %rd5082, %rd5080;
	ld.u16 	%rs1594, [%rd5083];
	setp.ne.s16	%p301, %rs1594, 0;
	not.pred 	%p302, %p301;
	@%p302 bra 	BB43_306;
	bra.uni 	BB43_305;

BB43_305:
	.loc	1 415 1
tmp1079:
	cvt.ftz.f64.f32	%fd249, %f1936;
	add.f64 	%fd250, %fd249, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f971, %fd250;
	add.u64 	%rd5084, %SP, 660;
	add.s64 	%rd5085, %rd5084, 12;
	cvt.u32.u16	%r5499, %rs1;
	cvt.u32.u16	%r5500, %rs28;
	mul.lo.s32 	%r5501, %r5499, %r5500;
	ld.u16 	%rs1595, [%SP+42];
	cvt.u32.u16	%r5502, %rs1595;
	mul.lo.s32 	%r5503, %r5502, 2;
	add.s32 	%r5504, %r5501, %r5503;
	cvt.u64.u16	%rd5086, %rs11;
	mov.u64 	%rd5087, cSegToComp;
	cvta.const.u64 	%rd5088, %rd5087;
	shl.b64 	%rd5089, %rd5086, 1;
	add.s64 	%rd5090, %rd5088, %rd5089;
	ld.u16 	%rs1596, [%rd5090];
	cvt.u32.u16	%r5505, %rs1596;
	add.s32 	%r5506, %r5504, %r5505;
	cvt.s64.s32	%rd5091, %r5506;
	shl.b64 	%rd5092, %rd5091, 2;
	add.s64 	%rd5093, %rd9, %rd5092;
	ld.f32 	%f972, [%rd5093];
	cvt.u32.u16	%r5507, %rs1;
	cvt.u32.u16	%r5508, %rs28;
	mul.lo.s32 	%r5509, %r5507, %r5508;
	ld.u16 	%rs1597, [%SP+42];
	cvt.u32.u16	%r5510, %rs1597;
	mul.lo.s32 	%r5511, %r5510, 3;
	add.s32 	%r5512, %r5509, %r5511;
	cvt.u64.u16	%rd5094, %rs11;
	shl.b64 	%rd5095, %rd5094, 1;
	add.s64 	%rd5096, %rd5088, %rd5095;
	ld.u16 	%rs1598, [%rd5096];
	cvt.u32.u16	%r5513, %rs1598;
	add.s32 	%r5514, %r5512, %r5513;
	cvt.s64.s32	%rd5097, %r5514;
	shl.b64 	%rd5098, %rd5097, 2;
	add.s64 	%rd5099, %rd9, %rd5098;
	ld.f32 	%f973, [%rd5099];
	cvt.u32.u16	%r5515, %rs1;
	cvt.u32.u16	%r5516, %rs28;
	mul.lo.s32 	%r5517, %r5515, %r5516;
	ld.u16 	%rs1599, [%SP+42];
	cvt.u32.u16	%r5518, %rs1599;
	mul.lo.s32 	%r5519, %r5518, 4;
	add.s32 	%r5520, %r5517, %r5519;
	cvt.u64.u16	%rd5100, %rs11;
	shl.b64 	%rd5101, %rd5100, 1;
	add.s64 	%rd5102, %rd5088, %rd5101;
	ld.u16 	%rs1600, [%rd5102];
	cvt.u32.u16	%r5521, %rs1600;
	add.s32 	%r5522, %r5520, %r5521;
	cvt.s64.s32	%rd5103, %r5522;
	shl.b64 	%rd5104, %rd5103, 2;
	add.s64 	%rd5105, %rd9, %rd5104;
	ld.f32 	%f974, [%rd5105];
	cvt.u32.u16	%r5523, %rs1;
	cvt.u32.u16	%r5524, %rs28;
	mul.lo.s32 	%r5525, %r5523, %r5524;
	ld.u16 	%rs1601, [%SP+42];
	cvt.u32.u16	%r5526, %rs1601;
	mul.lo.s32 	%r5527, %r5526, 5;
	add.s32 	%r5528, %r5525, %r5527;
	cvt.u64.u16	%rd5106, %rs11;
	shl.b64 	%rd5107, %rd5106, 1;
	add.s64 	%rd5108, %rd5088, %rd5107;
	ld.u16 	%rs1602, [%rd5108];
	cvt.u32.u16	%r5529, %rs1602;
	add.s32 	%r5530, %r5528, %r5529;
	cvt.s64.s32	%rd5109, %r5530;
	shl.b64 	%rd5110, %rd5109, 2;
	add.s64 	%rd5111, %rd9, %rd5110;
	ld.f32 	%f975, [%rd5111];
	ld.f32 	%f976, [%SP+692];
	add.u64 	%rd5112, %SP, 1008;
	add.u64 	%rd5113, %SP, 1020;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5112;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5113;
	.param .b32 param2;
	st.param.f32	[param2+0], %f971;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5085;
	.param .b32 param4;
	st.param.f32	[param4+0], %f972;
	.param .b32 param5;
	st.param.f32	[param5+0], %f973;
	.param .b32 param6;
	st.param.f32	[param6+0], %f974;
	.param .b32 param7;
	st.param.f32	[param7+0], %f975;
	.param .b32 param8;
	st.param.f32	[param8+0], %f976;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 164
tmp1080:

BB43_306:
	.loc	1 415 1
	cvt.u32.u16	%r5531, %rs11;
	ld.u16 	%rs1603, [%SP+16];
	cvt.u32.u16	%r5532, %rs1603;
	mul.lo.s32 	%r5533, %r5532, 3;
	add.s32 	%r5534, %r5531, %r5533;
	cvt.s64.s32	%rd5114, %r5534;
	shl.b64 	%rd5115, %rd5114, 1;
	mov.u64 	%rd5116, cBoolModel;
	cvta.const.u64 	%rd5117, %rd5116;
	add.s64 	%rd5118, %rd5117, %rd5115;
	ld.u16 	%rs1604, [%rd5118];
	setp.ne.s16	%p303, %rs1604, 0;
	not.pred 	%p304, %p303;
	@%p304 bra 	BB43_308;
	bra.uni 	BB43_307;

BB43_307:
	.loc	1 415 1
tmp1081:
	cvt.ftz.f64.f32	%fd251, %f1936;
	add.f64 	%fd252, %fd251, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f977, %fd252;
	add.u64 	%rd5119, %SP, 660;
	add.s64 	%rd5120, %rd5119, 16;
	cvt.u32.u16	%r5535, %rs1;
	cvt.u32.u16	%r5536, %rs28;
	mul.lo.s32 	%r5537, %r5535, %r5536;
	ld.u16 	%rs1605, [%SP+42];
	cvt.u32.u16	%r5538, %rs1605;
	mul.lo.s32 	%r5539, %r5538, 6;
	add.s32 	%r5540, %r5537, %r5539;
	cvt.u64.u16	%rd5121, %rs11;
	mov.u64 	%rd5122, cSegToComp;
	cvta.const.u64 	%rd5123, %rd5122;
	shl.b64 	%rd5124, %rd5121, 1;
	add.s64 	%rd5125, %rd5123, %rd5124;
	ld.u16 	%rs1606, [%rd5125];
	cvt.u32.u16	%r5541, %rs1606;
	add.s32 	%r5542, %r5540, %r5541;
	cvt.s64.s32	%rd5126, %r5542;
	shl.b64 	%rd5127, %rd5126, 2;
	add.s64 	%rd5128, %rd9, %rd5127;
	ld.f32 	%f978, [%rd5128];
	cvt.u32.u16	%r5543, %rs1;
	cvt.u32.u16	%r5544, %rs28;
	mul.lo.s32 	%r5545, %r5543, %r5544;
	ld.u16 	%rs1607, [%SP+42];
	cvt.u32.u16	%r5546, %rs1607;
	mul.lo.s32 	%r5547, %r5546, 7;
	add.s32 	%r5548, %r5545, %r5547;
	cvt.u64.u16	%rd5129, %rs11;
	shl.b64 	%rd5130, %rd5129, 1;
	add.s64 	%rd5131, %rd5123, %rd5130;
	ld.u16 	%rs1608, [%rd5131];
	cvt.u32.u16	%r5549, %rs1608;
	add.s32 	%r5550, %r5548, %r5549;
	cvt.s64.s32	%rd5132, %r5550;
	shl.b64 	%rd5133, %rd5132, 2;
	add.s64 	%rd5134, %rd9, %rd5133;
	ld.f32 	%f979, [%rd5134];
	cvt.u32.u16	%r5551, %rs1;
	cvt.u32.u16	%r5552, %rs28;
	mul.lo.s32 	%r5553, %r5551, %r5552;
	ld.u16 	%rs1609, [%SP+42];
	cvt.u32.u16	%r5554, %rs1609;
	mul.lo.s32 	%r5555, %r5554, 8;
	add.s32 	%r5556, %r5553, %r5555;
	cvt.u64.u16	%rd5135, %rs11;
	shl.b64 	%rd5136, %rd5135, 1;
	add.s64 	%rd5137, %rd5123, %rd5136;
	ld.u16 	%rs1610, [%rd5137];
	cvt.u32.u16	%r5557, %rs1610;
	add.s32 	%r5558, %r5556, %r5557;
	cvt.s64.s32	%rd5138, %r5558;
	shl.b64 	%rd5139, %rd5138, 2;
	add.s64 	%rd5140, %rd9, %rd5139;
	ld.f32 	%f980, [%rd5140];
	cvt.u32.u16	%r5559, %rs1;
	cvt.u32.u16	%r5560, %rs28;
	mul.lo.s32 	%r5561, %r5559, %r5560;
	ld.u16 	%rs1611, [%SP+42];
	cvt.u32.u16	%r5562, %rs1611;
	mul.lo.s32 	%r5563, %r5562, 9;
	add.s32 	%r5564, %r5561, %r5563;
	cvt.u64.u16	%rd5141, %rs11;
	shl.b64 	%rd5142, %rd5141, 1;
	add.s64 	%rd5143, %rd5123, %rd5142;
	ld.u16 	%rs1612, [%rd5143];
	cvt.u32.u16	%r5565, %rs1612;
	add.s32 	%r5566, %r5564, %r5565;
	cvt.s64.s32	%rd5144, %r5566;
	shl.b64 	%rd5145, %rd5144, 2;
	add.s64 	%rd5146, %rd9, %rd5145;
	ld.f32 	%f981, [%rd5146];
	cvt.u32.u16	%r5567, %rs1;
	cvt.u32.u16	%r5568, %rs28;
	mul.lo.s32 	%r5569, %r5567, %r5568;
	ld.u16 	%rs1613, [%SP+42];
	cvt.u32.u16	%r5570, %rs1613;
	mul.lo.s32 	%r5571, %r5570, 10;
	add.s32 	%r5572, %r5569, %r5571;
	cvt.u64.u16	%rd5147, %rs11;
	shl.b64 	%rd5148, %rd5147, 1;
	add.s64 	%rd5149, %rd5123, %rd5148;
	ld.u16 	%rs1614, [%rd5149];
	cvt.u32.u16	%r5573, %rs1614;
	add.s32 	%r5574, %r5572, %r5573;
	cvt.s64.s32	%rd5150, %r5574;
	shl.b64 	%rd5151, %rd5150, 2;
	add.s64 	%rd5152, %rd9, %rd5151;
	ld.f32 	%f982, [%rd5152];
	add.u64 	%rd5153, %SP, 1008;
	add.u64 	%rd5154, %SP, 1020;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5153;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5154;
	.param .b32 param2;
	st.param.f32	[param2+0], %f977;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5120;
	.param .b32 param4;
	st.param.f32	[param4+0], %f978;
	.param .b32 param5;
	st.param.f32	[param5+0], %f979;
	.param .b32 param6;
	st.param.f32	[param6+0], %f980;
	.param .b32 param7;
	st.param.f32	[param7+0], %f981;
	.param .b32 param8;
	st.param.f32	[param8+0], %f982;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 165
tmp1082:

BB43_308:
	.loc	1 415 1
	cvt.u32.u16	%r5575, %rs11;
	ld.u16 	%rs1615, [%SP+16];
	cvt.u32.u16	%r5576, %rs1615;
	mul.lo.s32 	%r5577, %r5576, 4;
	add.s32 	%r5578, %r5575, %r5577;
	cvt.s64.s32	%rd5155, %r5578;
	shl.b64 	%rd5156, %rd5155, 1;
	mov.u64 	%rd5157, cBoolModel;
	cvta.const.u64 	%rd5158, %rd5157;
	add.s64 	%rd5159, %rd5158, %rd5156;
	ld.u16 	%rs1616, [%rd5159];
	setp.ne.s16	%p305, %rs1616, 0;
	not.pred 	%p306, %p305;
	@%p306 bra 	BB43_310;
	bra.uni 	BB43_309;

BB43_309:
	.loc	1 415 1
tmp1083:
	cvt.ftz.f64.f32	%fd253, %f1936;
	add.f64 	%fd254, %fd253, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f983, %fd254;
	add.u64 	%rd5160, %SP, 660;
	add.s64 	%rd5161, %rd5160, 20;
	cvt.u32.u16	%r5579, %rs1;
	cvt.u32.u16	%r5580, %rs28;
	mul.lo.s32 	%r5581, %r5579, %r5580;
	ld.u16 	%rs1617, [%SP+42];
	cvt.u32.u16	%r5582, %rs1617;
	mul.lo.s32 	%r5583, %r5582, 11;
	add.s32 	%r5584, %r5581, %r5583;
	cvt.u64.u16	%rd5162, %rs11;
	mov.u64 	%rd5163, cSegToComp;
	cvta.const.u64 	%rd5164, %rd5163;
	shl.b64 	%rd5165, %rd5162, 1;
	add.s64 	%rd5166, %rd5164, %rd5165;
	ld.u16 	%rs1618, [%rd5166];
	cvt.u32.u16	%r5585, %rs1618;
	add.s32 	%r5586, %r5584, %r5585;
	cvt.s64.s32	%rd5167, %r5586;
	shl.b64 	%rd5168, %rd5167, 2;
	add.s64 	%rd5169, %rd9, %rd5168;
	ld.f32 	%f984, [%rd5169];
	cvt.u32.u16	%r5587, %rs1;
	cvt.u32.u16	%r5588, %rs28;
	mul.lo.s32 	%r5589, %r5587, %r5588;
	ld.u16 	%rs1619, [%SP+42];
	cvt.u32.u16	%r5590, %rs1619;
	mul.lo.s32 	%r5591, %r5590, 12;
	add.s32 	%r5592, %r5589, %r5591;
	cvt.u64.u16	%rd5170, %rs11;
	shl.b64 	%rd5171, %rd5170, 1;
	add.s64 	%rd5172, %rd5164, %rd5171;
	ld.u16 	%rs1620, [%rd5172];
	cvt.u32.u16	%r5593, %rs1620;
	add.s32 	%r5594, %r5592, %r5593;
	cvt.s64.s32	%rd5173, %r5594;
	shl.b64 	%rd5174, %rd5173, 2;
	add.s64 	%rd5175, %rd9, %rd5174;
	ld.f32 	%f985, [%rd5175];
	cvt.u32.u16	%r5595, %rs1;
	cvt.u32.u16	%r5596, %rs28;
	mul.lo.s32 	%r5597, %r5595, %r5596;
	ld.u16 	%rs1621, [%SP+42];
	cvt.u32.u16	%r5598, %rs1621;
	mul.lo.s32 	%r5599, %r5598, 13;
	add.s32 	%r5600, %r5597, %r5599;
	cvt.u64.u16	%rd5176, %rs11;
	shl.b64 	%rd5177, %rd5176, 1;
	add.s64 	%rd5178, %rd5164, %rd5177;
	ld.u16 	%rs1622, [%rd5178];
	cvt.u32.u16	%r5601, %rs1622;
	add.s32 	%r5602, %r5600, %r5601;
	cvt.s64.s32	%rd5179, %r5602;
	shl.b64 	%rd5180, %rd5179, 2;
	add.s64 	%rd5181, %rd9, %rd5180;
	ld.f32 	%f986, [%rd5181];
	cvt.u32.u16	%r5603, %rs1;
	cvt.u32.u16	%r5604, %rs28;
	mul.lo.s32 	%r5605, %r5603, %r5604;
	ld.u16 	%rs1623, [%SP+42];
	cvt.u32.u16	%r5606, %rs1623;
	mul.lo.s32 	%r5607, %r5606, 14;
	add.s32 	%r5608, %r5605, %r5607;
	cvt.u64.u16	%rd5182, %rs11;
	shl.b64 	%rd5183, %rd5182, 1;
	add.s64 	%rd5184, %rd5164, %rd5183;
	ld.u16 	%rs1624, [%rd5184];
	cvt.u32.u16	%r5609, %rs1624;
	add.s32 	%r5610, %r5608, %r5609;
	cvt.s64.s32	%rd5185, %r5610;
	shl.b64 	%rd5186, %rd5185, 2;
	add.s64 	%rd5187, %rd9, %rd5186;
	ld.f32 	%f987, [%rd5187];
	cvt.u32.u16	%r5611, %rs1;
	cvt.u32.u16	%r5612, %rs28;
	mul.lo.s32 	%r5613, %r5611, %r5612;
	ld.u16 	%rs1625, [%SP+42];
	cvt.u32.u16	%r5614, %rs1625;
	mul.lo.s32 	%r5615, %r5614, 15;
	add.s32 	%r5616, %r5613, %r5615;
	cvt.u64.u16	%rd5188, %rs11;
	shl.b64 	%rd5189, %rd5188, 1;
	add.s64 	%rd5190, %rd5164, %rd5189;
	ld.u16 	%rs1626, [%rd5190];
	cvt.u32.u16	%r5617, %rs1626;
	add.s32 	%r5618, %r5616, %r5617;
	cvt.s64.s32	%rd5191, %r5618;
	shl.b64 	%rd5192, %rd5191, 2;
	add.s64 	%rd5193, %rd9, %rd5192;
	ld.f32 	%f988, [%rd5193];
	add.u64 	%rd5194, %SP, 1008;
	add.u64 	%rd5195, %SP, 1020;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5194;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5195;
	.param .b32 param2;
	st.param.f32	[param2+0], %f983;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5161;
	.param .b32 param4;
	st.param.f32	[param4+0], %f984;
	.param .b32 param5;
	st.param.f32	[param5+0], %f985;
	.param .b32 param6;
	st.param.f32	[param6+0], %f986;
	.param .b32 param7;
	st.param.f32	[param7+0], %f987;
	.param .b32 param8;
	st.param.f32	[param8+0], %f988;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 166
tmp1084:

BB43_310:
	.loc	1 415 1
	cvt.u32.u16	%r5619, %rs11;
	ld.u16 	%rs1627, [%SP+16];
	cvt.u32.u16	%r5620, %rs1627;
	mul.lo.s32 	%r5621, %r5620, 5;
	add.s32 	%r5622, %r5619, %r5621;
	cvt.s64.s32	%rd5196, %r5622;
	shl.b64 	%rd5197, %rd5196, 1;
	mov.u64 	%rd5198, cBoolModel;
	cvta.const.u64 	%rd5199, %rd5198;
	add.s64 	%rd5200, %rd5199, %rd5197;
	ld.u16 	%rs1628, [%rd5200];
	setp.ne.s16	%p307, %rs1628, 0;
	not.pred 	%p308, %p307;
	@%p308 bra 	BB43_312;
	bra.uni 	BB43_311;

BB43_311:
	.loc	1 415 1
tmp1085:
	cvt.ftz.f64.f32	%fd255, %f1936;
	add.f64 	%fd256, %fd255, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f989, %fd256;
	add.u64 	%rd5201, %SP, 660;
	add.s64 	%rd5202, %rd5201, 24;
	add.s64 	%rd5203, %rd5201, 28;
	cvt.u32.u16	%r5623, %rs1;
	cvt.u32.u16	%r5624, %rs28;
	mul.lo.s32 	%r5625, %r5623, %r5624;
	ld.u16 	%rs1629, [%SP+42];
	cvt.u32.u16	%r5626, %rs1629;
	mul.lo.s32 	%r5627, %r5626, 16;
	add.s32 	%r5628, %r5625, %r5627;
	cvt.u64.u16	%rd5204, %rs11;
	mov.u64 	%rd5205, cSegToComp;
	cvta.const.u64 	%rd5206, %rd5205;
	shl.b64 	%rd5207, %rd5204, 1;
	add.s64 	%rd5208, %rd5206, %rd5207;
	ld.u16 	%rs1630, [%rd5208];
	cvt.u32.u16	%r5629, %rs1630;
	add.s32 	%r5630, %r5628, %r5629;
	cvt.s64.s32	%rd5209, %r5630;
	shl.b64 	%rd5210, %rd5209, 2;
	add.s64 	%rd5211, %rd9, %rd5210;
	ld.f32 	%f990, [%rd5211];
	cvt.u32.u16	%r5631, %rs1;
	cvt.u32.u16	%r5632, %rs28;
	mul.lo.s32 	%r5633, %r5631, %r5632;
	ld.u16 	%rs1631, [%SP+42];
	cvt.u32.u16	%r5634, %rs1631;
	mul.lo.s32 	%r5635, %r5634, 17;
	add.s32 	%r5636, %r5633, %r5635;
	cvt.u64.u16	%rd5212, %rs11;
	shl.b64 	%rd5213, %rd5212, 1;
	add.s64 	%rd5214, %rd5206, %rd5213;
	ld.u16 	%rs1632, [%rd5214];
	cvt.u32.u16	%r5637, %rs1632;
	add.s32 	%r5638, %r5636, %r5637;
	cvt.s64.s32	%rd5215, %r5638;
	shl.b64 	%rd5216, %rd5215, 2;
	add.s64 	%rd5217, %rd9, %rd5216;
	ld.f32 	%f991, [%rd5217];
	cvt.u32.u16	%r5639, %rs1;
	cvt.u32.u16	%r5640, %rs28;
	mul.lo.s32 	%r5641, %r5639, %r5640;
	ld.u16 	%rs1633, [%SP+42];
	cvt.u32.u16	%r5642, %rs1633;
	mul.lo.s32 	%r5643, %r5642, 18;
	add.s32 	%r5644, %r5641, %r5643;
	cvt.u64.u16	%rd5218, %rs11;
	shl.b64 	%rd5219, %rd5218, 1;
	add.s64 	%rd5220, %rd5206, %rd5219;
	ld.u16 	%rs1634, [%rd5220];
	cvt.u32.u16	%r5645, %rs1634;
	add.s32 	%r5646, %r5644, %r5645;
	cvt.s64.s32	%rd5221, %r5646;
	shl.b64 	%rd5222, %rd5221, 2;
	add.s64 	%rd5223, %rd9, %rd5222;
	ld.f32 	%f992, [%rd5223];
	cvt.u32.u16	%r5647, %rs1;
	cvt.u32.u16	%r5648, %rs28;
	mul.lo.s32 	%r5649, %r5647, %r5648;
	ld.u16 	%rs1635, [%SP+42];
	cvt.u32.u16	%r5650, %rs1635;
	mul.lo.s32 	%r5651, %r5650, 19;
	add.s32 	%r5652, %r5649, %r5651;
	cvt.u64.u16	%rd5224, %rs11;
	shl.b64 	%rd5225, %rd5224, 1;
	add.s64 	%rd5226, %rd5206, %rd5225;
	ld.u16 	%rs1636, [%rd5226];
	cvt.u32.u16	%r5653, %rs1636;
	add.s32 	%r5654, %r5652, %r5653;
	cvt.s64.s32	%rd5227, %r5654;
	shl.b64 	%rd5228, %rd5227, 2;
	add.s64 	%rd5229, %rd9, %rd5228;
	ld.f32 	%f993, [%rd5229];
	cvt.u32.u16	%r5655, %rs1;
	cvt.u32.u16	%r5656, %rs28;
	mul.lo.s32 	%r5657, %r5655, %r5656;
	ld.u16 	%rs1637, [%SP+42];
	cvt.u32.u16	%r5658, %rs1637;
	mul.lo.s32 	%r5659, %r5658, 20;
	add.s32 	%r5660, %r5657, %r5659;
	cvt.u64.u16	%rd5230, %rs11;
	shl.b64 	%rd5231, %rd5230, 1;
	add.s64 	%rd5232, %rd5206, %rd5231;
	ld.u16 	%rs1638, [%rd5232];
	cvt.u32.u16	%r5661, %rs1638;
	add.s32 	%r5662, %r5660, %r5661;
	cvt.s64.s32	%rd5233, %r5662;
	shl.b64 	%rd5234, %rd5233, 2;
	add.s64 	%rd5235, %rd9, %rd5234;
	ld.f32 	%f994, [%rd5235];
	cvt.u32.u16	%r5663, %rs1;
	cvt.u32.u16	%r5664, %rs28;
	mul.lo.s32 	%r5665, %r5663, %r5664;
	ld.u16 	%rs1639, [%SP+42];
	cvt.u32.u16	%r5666, %rs1639;
	mul.lo.s32 	%r5667, %r5666, 21;
	add.s32 	%r5668, %r5665, %r5667;
	cvt.u64.u16	%rd5236, %rs11;
	shl.b64 	%rd5237, %rd5236, 1;
	add.s64 	%rd5238, %rd5206, %rd5237;
	ld.u16 	%rs1640, [%rd5238];
	cvt.u32.u16	%r5669, %rs1640;
	add.s32 	%r5670, %r5668, %r5669;
	cvt.s64.s32	%rd5239, %r5670;
	shl.b64 	%rd5240, %rd5239, 2;
	add.s64 	%rd5241, %rd9, %rd5240;
	ld.f32 	%f995, [%rd5241];
	cvt.u32.u16	%r5671, %rs1;
	cvt.u32.u16	%r5672, %rs28;
	mul.lo.s32 	%r5673, %r5671, %r5672;
	ld.u16 	%rs1641, [%SP+42];
	cvt.u32.u16	%r5674, %rs1641;
	mul.lo.s32 	%r5675, %r5674, 22;
	add.s32 	%r5676, %r5673, %r5675;
	cvt.u64.u16	%rd5242, %rs11;
	shl.b64 	%rd5243, %rd5242, 1;
	add.s64 	%rd5244, %rd5206, %rd5243;
	ld.u16 	%rs1642, [%rd5244];
	cvt.u32.u16	%r5677, %rs1642;
	add.s32 	%r5678, %r5676, %r5677;
	cvt.s64.s32	%rd5245, %r5678;
	shl.b64 	%rd5246, %rd5245, 2;
	add.s64 	%rd5247, %rd9, %rd5246;
	ld.f32 	%f996, [%rd5247];
	cvt.u32.u16	%r5679, %rs1;
	cvt.u32.u16	%r5680, %rs28;
	mul.lo.s32 	%r5681, %r5679, %r5680;
	ld.u16 	%rs1643, [%SP+42];
	cvt.u32.u16	%r5682, %rs1643;
	mul.lo.s32 	%r5683, %r5682, 23;
	add.s32 	%r5684, %r5681, %r5683;
	cvt.u64.u16	%rd5248, %rs11;
	shl.b64 	%rd5249, %rd5248, 1;
	add.s64 	%rd5250, %rd5206, %rd5249;
	ld.u16 	%rs1644, [%rd5250];
	cvt.u32.u16	%r5685, %rs1644;
	add.s32 	%r5686, %r5684, %r5685;
	cvt.s64.s32	%rd5251, %r5686;
	shl.b64 	%rd5252, %rd5251, 2;
	add.s64 	%rd5253, %rd9, %rd5252;
	ld.f32 	%f997, [%rd5253];
	cvt.u32.u16	%r5687, %rs1;
	cvt.u32.u16	%r5688, %rs28;
	mul.lo.s32 	%r5689, %r5687, %r5688;
	ld.u16 	%rs1645, [%SP+42];
	cvt.u32.u16	%r5690, %rs1645;
	mul.lo.s32 	%r5691, %r5690, 24;
	add.s32 	%r5692, %r5689, %r5691;
	cvt.u64.u16	%rd5254, %rs11;
	shl.b64 	%rd5255, %rd5254, 1;
	add.s64 	%rd5256, %rd5206, %rd5255;
	ld.u16 	%rs1646, [%rd5256];
	cvt.u32.u16	%r5693, %rs1646;
	add.s32 	%r5694, %r5692, %r5693;
	cvt.s64.s32	%rd5257, %r5694;
	shl.b64 	%rd5258, %rd5257, 2;
	add.s64 	%rd5259, %rd9, %rd5258;
	ld.f32 	%f998, [%rd5259];
	cvt.u32.u16	%r5695, %rs1;
	cvt.u32.u16	%r5696, %rs28;
	mul.lo.s32 	%r5697, %r5695, %r5696;
	ld.u16 	%rs1647, [%SP+42];
	cvt.u32.u16	%r5698, %rs1647;
	mul.lo.s32 	%r5699, %r5698, 25;
	add.s32 	%r5700, %r5697, %r5699;
	cvt.u64.u16	%rd5260, %rs11;
	shl.b64 	%rd5261, %rd5260, 1;
	add.s64 	%rd5262, %rd5206, %rd5261;
	ld.u16 	%rs1648, [%rd5262];
	cvt.u32.u16	%r5701, %rs1648;
	add.s32 	%r5702, %r5700, %r5701;
	cvt.s64.s32	%rd5263, %r5702;
	shl.b64 	%rd5264, %rd5263, 2;
	add.s64 	%rd5265, %rd9, %rd5264;
	ld.f32 	%f999, [%rd5265];
	cvt.u32.u16	%r5703, %rs1;
	cvt.u32.u16	%r5704, %rs28;
	mul.lo.s32 	%r5705, %r5703, %r5704;
	ld.u16 	%rs1649, [%SP+42];
	cvt.u32.u16	%r5706, %rs1649;
	mul.lo.s32 	%r5707, %r5706, 26;
	add.s32 	%r5708, %r5705, %r5707;
	cvt.u64.u16	%rd5266, %rs11;
	shl.b64 	%rd5267, %rd5266, 1;
	add.s64 	%rd5268, %rd5206, %rd5267;
	ld.u16 	%rs1650, [%rd5268];
	cvt.u32.u16	%r5709, %rs1650;
	add.s32 	%r5710, %r5708, %r5709;
	cvt.s64.s32	%rd5269, %r5710;
	shl.b64 	%rd5270, %rd5269, 2;
	add.s64 	%rd5271, %rd9, %rd5270;
	ld.f32 	%f1000, [%rd5271];
	cvt.u32.u16	%r5711, %rs1;
	cvt.u32.u16	%r5712, %rs28;
	mul.lo.s32 	%r5713, %r5711, %r5712;
	ld.u16 	%rs1651, [%SP+42];
	cvt.u32.u16	%r5714, %rs1651;
	mul.lo.s32 	%r5715, %r5714, 27;
	add.s32 	%r5716, %r5713, %r5715;
	cvt.u64.u16	%rd5272, %rs11;
	shl.b64 	%rd5273, %rd5272, 1;
	add.s64 	%rd5274, %rd5206, %rd5273;
	ld.u16 	%rs1652, [%rd5274];
	cvt.u32.u16	%r5717, %rs1652;
	add.s32 	%r5718, %r5716, %r5717;
	cvt.s64.s32	%rd5275, %r5718;
	shl.b64 	%rd5276, %rd5275, 2;
	add.s64 	%rd5277, %rd9, %rd5276;
	ld.f32 	%f1001, [%rd5277];
	add.u64 	%rd5278, %SP, 1008;
	add.u64 	%rd5279, %SP, 1020;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5278;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5279;
	.param .b32 param2;
	st.param.f32	[param2+0], %f989;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5202;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5203;
	.param .b32 param5;
	st.param.f32	[param5+0], %f990;
	.param .b32 param6;
	st.param.f32	[param6+0], %f991;
	.param .b32 param7;
	st.param.f32	[param7+0], %f992;
	.param .b32 param8;
	st.param.f32	[param8+0], %f993;
	.param .b32 param9;
	st.param.f32	[param9+0], %f994;
	.param .b32 param10;
	st.param.f32	[param10+0], %f995;
	.param .b32 param11;
	st.param.f32	[param11+0], %f996;
	.param .b32 param12;
	st.param.f32	[param12+0], %f997;
	.param .b32 param13;
	st.param.f32	[param13+0], %f998;
	.param .b32 param14;
	st.param.f32	[param14+0], %f999;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1000;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1001;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 167
tmp1086:

BB43_312:
	.loc	1 415 1
	cvt.u32.u16	%r5719, %rs12;
	ld.u16 	%rs1653, [%SP+16];
	cvt.u32.u16	%r5720, %rs1653;
	mul.lo.s32 	%r5721, %r5720, 0;
	add.s32 	%r5722, %r5719, %r5721;
	cvt.s64.s32	%rd5280, %r5722;
	shl.b64 	%rd5281, %rd5280, 1;
	mov.u64 	%rd5282, cBoolModel;
	cvta.const.u64 	%rd5283, %rd5282;
	add.s64 	%rd5284, %rd5283, %rd5281;
	ld.u16 	%rs1654, [%rd5284];
	setp.ne.s16	%p309, %rs1654, 0;
	not.pred 	%p310, %p309;
	@%p310 bra 	BB43_314;
	bra.uni 	BB43_313;

BB43_313:
	.loc	1 415 1
tmp1087:
	cvt.ftz.f64.f32	%fd257, %f1938;
	add.f64 	%fd258, %fd257, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1002, %fd258;
	add.u64 	%rd5285, %SP, 700;
	add.s64 	%rd5286, %rd5285, 4;
	cvt.u32.u16	%r5723, %rs1;
	cvt.u32.u16	%r5724, %rs28;
	mul.lo.s32 	%r5725, %r5723, %r5724;
	ld.u16 	%rs1655, [%SP+42];
	cvt.u32.u16	%r5726, %rs1655;
	mul.lo.s32 	%r5727, %r5726, 0;
	add.s32 	%r5728, %r5725, %r5727;
	cvt.u64.u16	%rd5287, %rs12;
	mov.u64 	%rd5288, cSegToComp;
	cvta.const.u64 	%rd5289, %rd5288;
	shl.b64 	%rd5290, %rd5287, 1;
	add.s64 	%rd5291, %rd5289, %rd5290;
	ld.u16 	%rs1656, [%rd5291];
	cvt.u32.u16	%r5729, %rs1656;
	add.s32 	%r5730, %r5728, %r5729;
	cvt.s64.s32	%rd5292, %r5730;
	shl.b64 	%rd5293, %rd5292, 2;
	add.s64 	%rd5294, %rd9, %rd5293;
	ld.f32 	%f1003, [%rd5294];
	cvt.u32.u16	%r5731, %rs1;
	cvt.u32.u16	%r5732, %rs28;
	mul.lo.s32 	%r5733, %r5731, %r5732;
	ld.u16 	%rs1657, [%SP+42];
	cvt.u32.u16	%r5734, %rs1657;
	mul.lo.s32 	%r5735, %r5734, 1;
	add.s32 	%r5736, %r5733, %r5735;
	cvt.u64.u16	%rd5295, %rs12;
	shl.b64 	%rd5296, %rd5295, 1;
	add.s64 	%rd5297, %rd5289, %rd5296;
	ld.u16 	%rs1658, [%rd5297];
	cvt.u32.u16	%r5737, %rs1658;
	add.s32 	%r5738, %r5736, %r5737;
	cvt.s64.s32	%rd5298, %r5738;
	shl.b64 	%rd5299, %rd5298, 2;
	add.s64 	%rd5300, %rd9, %rd5299;
	ld.f32 	%f1004, [%rd5300];
	ld.f32 	%f1005, [%SP+732];
	add.s64 	%rd5301, %rd5285, 36;
	add.u64 	%rd5302, %SP, 1032;
	add.u64 	%rd5303, %SP, 1044;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5302;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5303;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1002;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5285;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5286;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1003;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1004;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1005;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5301;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 168
tmp1088:

BB43_314:
	.loc	1 415 1
	cvt.u32.u16	%r5739, %rs12;
	ld.u16 	%rs1659, [%SP+16];
	cvt.u32.u16	%r5740, %rs1659;
	mul.lo.s32 	%r5741, %r5740, 1;
	add.s32 	%r5742, %r5739, %r5741;
	cvt.s64.s32	%rd5304, %r5742;
	shl.b64 	%rd5305, %rd5304, 1;
	mov.u64 	%rd5306, cBoolModel;
	cvta.const.u64 	%rd5307, %rd5306;
	add.s64 	%rd5308, %rd5307, %rd5305;
	ld.u16 	%rs1660, [%rd5308];
	setp.ne.s16	%p311, %rs1660, 0;
	not.pred 	%p312, %p311;
	@%p312 bra 	BB43_316;
	bra.uni 	BB43_315;

BB43_315:
	.loc	1 415 1
tmp1089:
	cvt.ftz.f64.f32	%fd259, %f1938;
	add.f64 	%fd260, %fd259, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1006, %fd260;
	add.u64 	%rd5309, %SP, 700;
	add.s64 	%rd5310, %rd5309, 8;
	ld.f32 	%f1007, [%SP+736];
	add.s64 	%rd5311, %rd5309, 32;
	add.u64 	%rd5312, %SP, 1032;
	add.u64 	%rd5313, %SP, 1044;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5312;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5313;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1006;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5310;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1007;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5311;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 169
tmp1090:

BB43_316:
	.loc	1 415 1
	cvt.u32.u16	%r5743, %rs12;
	ld.u16 	%rs1661, [%SP+16];
	cvt.u32.u16	%r5744, %rs1661;
	mul.lo.s32 	%r5745, %r5744, 2;
	add.s32 	%r5746, %r5743, %r5745;
	cvt.s64.s32	%rd5314, %r5746;
	shl.b64 	%rd5315, %rd5314, 1;
	mov.u64 	%rd5316, cBoolModel;
	cvta.const.u64 	%rd5317, %rd5316;
	add.s64 	%rd5318, %rd5317, %rd5315;
	ld.u16 	%rs1662, [%rd5318];
	setp.ne.s16	%p313, %rs1662, 0;
	not.pred 	%p314, %p313;
	@%p314 bra 	BB43_318;
	bra.uni 	BB43_317;

BB43_317:
	.loc	1 415 1
tmp1091:
	cvt.ftz.f64.f32	%fd261, %f1938;
	add.f64 	%fd262, %fd261, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1008, %fd262;
	add.u64 	%rd5319, %SP, 700;
	add.s64 	%rd5320, %rd5319, 12;
	cvt.u32.u16	%r5747, %rs1;
	cvt.u32.u16	%r5748, %rs28;
	mul.lo.s32 	%r5749, %r5747, %r5748;
	ld.u16 	%rs1663, [%SP+42];
	cvt.u32.u16	%r5750, %rs1663;
	mul.lo.s32 	%r5751, %r5750, 2;
	add.s32 	%r5752, %r5749, %r5751;
	cvt.u64.u16	%rd5321, %rs12;
	mov.u64 	%rd5322, cSegToComp;
	cvta.const.u64 	%rd5323, %rd5322;
	shl.b64 	%rd5324, %rd5321, 1;
	add.s64 	%rd5325, %rd5323, %rd5324;
	ld.u16 	%rs1664, [%rd5325];
	cvt.u32.u16	%r5753, %rs1664;
	add.s32 	%r5754, %r5752, %r5753;
	cvt.s64.s32	%rd5326, %r5754;
	shl.b64 	%rd5327, %rd5326, 2;
	add.s64 	%rd5328, %rd9, %rd5327;
	ld.f32 	%f1009, [%rd5328];
	cvt.u32.u16	%r5755, %rs1;
	cvt.u32.u16	%r5756, %rs28;
	mul.lo.s32 	%r5757, %r5755, %r5756;
	ld.u16 	%rs1665, [%SP+42];
	cvt.u32.u16	%r5758, %rs1665;
	mul.lo.s32 	%r5759, %r5758, 3;
	add.s32 	%r5760, %r5757, %r5759;
	cvt.u64.u16	%rd5329, %rs12;
	shl.b64 	%rd5330, %rd5329, 1;
	add.s64 	%rd5331, %rd5323, %rd5330;
	ld.u16 	%rs1666, [%rd5331];
	cvt.u32.u16	%r5761, %rs1666;
	add.s32 	%r5762, %r5760, %r5761;
	cvt.s64.s32	%rd5332, %r5762;
	shl.b64 	%rd5333, %rd5332, 2;
	add.s64 	%rd5334, %rd9, %rd5333;
	ld.f32 	%f1010, [%rd5334];
	cvt.u32.u16	%r5763, %rs1;
	cvt.u32.u16	%r5764, %rs28;
	mul.lo.s32 	%r5765, %r5763, %r5764;
	ld.u16 	%rs1667, [%SP+42];
	cvt.u32.u16	%r5766, %rs1667;
	mul.lo.s32 	%r5767, %r5766, 4;
	add.s32 	%r5768, %r5765, %r5767;
	cvt.u64.u16	%rd5335, %rs12;
	shl.b64 	%rd5336, %rd5335, 1;
	add.s64 	%rd5337, %rd5323, %rd5336;
	ld.u16 	%rs1668, [%rd5337];
	cvt.u32.u16	%r5769, %rs1668;
	add.s32 	%r5770, %r5768, %r5769;
	cvt.s64.s32	%rd5338, %r5770;
	shl.b64 	%rd5339, %rd5338, 2;
	add.s64 	%rd5340, %rd9, %rd5339;
	ld.f32 	%f1011, [%rd5340];
	cvt.u32.u16	%r5771, %rs1;
	cvt.u32.u16	%r5772, %rs28;
	mul.lo.s32 	%r5773, %r5771, %r5772;
	ld.u16 	%rs1669, [%SP+42];
	cvt.u32.u16	%r5774, %rs1669;
	mul.lo.s32 	%r5775, %r5774, 5;
	add.s32 	%r5776, %r5773, %r5775;
	cvt.u64.u16	%rd5341, %rs12;
	shl.b64 	%rd5342, %rd5341, 1;
	add.s64 	%rd5343, %rd5323, %rd5342;
	ld.u16 	%rs1670, [%rd5343];
	cvt.u32.u16	%r5777, %rs1670;
	add.s32 	%r5778, %r5776, %r5777;
	cvt.s64.s32	%rd5344, %r5778;
	shl.b64 	%rd5345, %rd5344, 2;
	add.s64 	%rd5346, %rd9, %rd5345;
	ld.f32 	%f1012, [%rd5346];
	ld.f32 	%f1013, [%SP+732];
	add.u64 	%rd5347, %SP, 1032;
	add.u64 	%rd5348, %SP, 1044;
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5347;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5348;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1008;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5320;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1009;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1010;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1011;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1012;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1013;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 170
tmp1092:

BB43_318:
	.loc	1 415 1
	cvt.u32.u16	%r5779, %rs12;
	ld.u16 	%rs1671, [%SP+16];
	cvt.u32.u16	%r5780, %rs1671;
	mul.lo.s32 	%r5781, %r5780, 3;
	add.s32 	%r5782, %r5779, %r5781;
	cvt.s64.s32	%rd5349, %r5782;
	shl.b64 	%rd5350, %rd5349, 1;
	mov.u64 	%rd5351, cBoolModel;
	cvta.const.u64 	%rd5352, %rd5351;
	add.s64 	%rd5353, %rd5352, %rd5350;
	ld.u16 	%rs1672, [%rd5353];
	setp.ne.s16	%p315, %rs1672, 0;
	not.pred 	%p316, %p315;
	@%p316 bra 	BB43_320;
	bra.uni 	BB43_319;

BB43_319:
	.loc	1 415 1
tmp1093:
	cvt.ftz.f64.f32	%fd263, %f1938;
	add.f64 	%fd264, %fd263, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1014, %fd264;
	add.u64 	%rd5354, %SP, 700;
	add.s64 	%rd5355, %rd5354, 16;
	cvt.u32.u16	%r5783, %rs1;
	cvt.u32.u16	%r5784, %rs28;
	mul.lo.s32 	%r5785, %r5783, %r5784;
	ld.u16 	%rs1673, [%SP+42];
	cvt.u32.u16	%r5786, %rs1673;
	mul.lo.s32 	%r5787, %r5786, 6;
	add.s32 	%r5788, %r5785, %r5787;
	cvt.u64.u16	%rd5356, %rs12;
	mov.u64 	%rd5357, cSegToComp;
	cvta.const.u64 	%rd5358, %rd5357;
	shl.b64 	%rd5359, %rd5356, 1;
	add.s64 	%rd5360, %rd5358, %rd5359;
	ld.u16 	%rs1674, [%rd5360];
	cvt.u32.u16	%r5789, %rs1674;
	add.s32 	%r5790, %r5788, %r5789;
	cvt.s64.s32	%rd5361, %r5790;
	shl.b64 	%rd5362, %rd5361, 2;
	add.s64 	%rd5363, %rd9, %rd5362;
	ld.f32 	%f1015, [%rd5363];
	cvt.u32.u16	%r5791, %rs1;
	cvt.u32.u16	%r5792, %rs28;
	mul.lo.s32 	%r5793, %r5791, %r5792;
	ld.u16 	%rs1675, [%SP+42];
	cvt.u32.u16	%r5794, %rs1675;
	mul.lo.s32 	%r5795, %r5794, 7;
	add.s32 	%r5796, %r5793, %r5795;
	cvt.u64.u16	%rd5364, %rs12;
	shl.b64 	%rd5365, %rd5364, 1;
	add.s64 	%rd5366, %rd5358, %rd5365;
	ld.u16 	%rs1676, [%rd5366];
	cvt.u32.u16	%r5797, %rs1676;
	add.s32 	%r5798, %r5796, %r5797;
	cvt.s64.s32	%rd5367, %r5798;
	shl.b64 	%rd5368, %rd5367, 2;
	add.s64 	%rd5369, %rd9, %rd5368;
	ld.f32 	%f1016, [%rd5369];
	cvt.u32.u16	%r5799, %rs1;
	cvt.u32.u16	%r5800, %rs28;
	mul.lo.s32 	%r5801, %r5799, %r5800;
	ld.u16 	%rs1677, [%SP+42];
	cvt.u32.u16	%r5802, %rs1677;
	mul.lo.s32 	%r5803, %r5802, 8;
	add.s32 	%r5804, %r5801, %r5803;
	cvt.u64.u16	%rd5370, %rs12;
	shl.b64 	%rd5371, %rd5370, 1;
	add.s64 	%rd5372, %rd5358, %rd5371;
	ld.u16 	%rs1678, [%rd5372];
	cvt.u32.u16	%r5805, %rs1678;
	add.s32 	%r5806, %r5804, %r5805;
	cvt.s64.s32	%rd5373, %r5806;
	shl.b64 	%rd5374, %rd5373, 2;
	add.s64 	%rd5375, %rd9, %rd5374;
	ld.f32 	%f1017, [%rd5375];
	cvt.u32.u16	%r5807, %rs1;
	cvt.u32.u16	%r5808, %rs28;
	mul.lo.s32 	%r5809, %r5807, %r5808;
	ld.u16 	%rs1679, [%SP+42];
	cvt.u32.u16	%r5810, %rs1679;
	mul.lo.s32 	%r5811, %r5810, 9;
	add.s32 	%r5812, %r5809, %r5811;
	cvt.u64.u16	%rd5376, %rs12;
	shl.b64 	%rd5377, %rd5376, 1;
	add.s64 	%rd5378, %rd5358, %rd5377;
	ld.u16 	%rs1680, [%rd5378];
	cvt.u32.u16	%r5813, %rs1680;
	add.s32 	%r5814, %r5812, %r5813;
	cvt.s64.s32	%rd5379, %r5814;
	shl.b64 	%rd5380, %rd5379, 2;
	add.s64 	%rd5381, %rd9, %rd5380;
	ld.f32 	%f1018, [%rd5381];
	cvt.u32.u16	%r5815, %rs1;
	cvt.u32.u16	%r5816, %rs28;
	mul.lo.s32 	%r5817, %r5815, %r5816;
	ld.u16 	%rs1681, [%SP+42];
	cvt.u32.u16	%r5818, %rs1681;
	mul.lo.s32 	%r5819, %r5818, 10;
	add.s32 	%r5820, %r5817, %r5819;
	cvt.u64.u16	%rd5382, %rs12;
	shl.b64 	%rd5383, %rd5382, 1;
	add.s64 	%rd5384, %rd5358, %rd5383;
	ld.u16 	%rs1682, [%rd5384];
	cvt.u32.u16	%r5821, %rs1682;
	add.s32 	%r5822, %r5820, %r5821;
	cvt.s64.s32	%rd5385, %r5822;
	shl.b64 	%rd5386, %rd5385, 2;
	add.s64 	%rd5387, %rd9, %rd5386;
	ld.f32 	%f1019, [%rd5387];
	add.u64 	%rd5388, %SP, 1032;
	add.u64 	%rd5389, %SP, 1044;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5388;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5389;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1014;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5355;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1015;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1016;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1017;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1018;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1019;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 171
tmp1094:

BB43_320:
	.loc	1 415 1
	cvt.u32.u16	%r5823, %rs12;
	ld.u16 	%rs1683, [%SP+16];
	cvt.u32.u16	%r5824, %rs1683;
	mul.lo.s32 	%r5825, %r5824, 4;
	add.s32 	%r5826, %r5823, %r5825;
	cvt.s64.s32	%rd5390, %r5826;
	shl.b64 	%rd5391, %rd5390, 1;
	mov.u64 	%rd5392, cBoolModel;
	cvta.const.u64 	%rd5393, %rd5392;
	add.s64 	%rd5394, %rd5393, %rd5391;
	ld.u16 	%rs1684, [%rd5394];
	setp.ne.s16	%p317, %rs1684, 0;
	not.pred 	%p318, %p317;
	@%p318 bra 	BB43_322;
	bra.uni 	BB43_321;

BB43_321:
	.loc	1 415 1
tmp1095:
	cvt.ftz.f64.f32	%fd265, %f1938;
	add.f64 	%fd266, %fd265, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1020, %fd266;
	add.u64 	%rd5395, %SP, 700;
	add.s64 	%rd5396, %rd5395, 20;
	cvt.u32.u16	%r5827, %rs1;
	cvt.u32.u16	%r5828, %rs28;
	mul.lo.s32 	%r5829, %r5827, %r5828;
	ld.u16 	%rs1685, [%SP+42];
	cvt.u32.u16	%r5830, %rs1685;
	mul.lo.s32 	%r5831, %r5830, 11;
	add.s32 	%r5832, %r5829, %r5831;
	cvt.u64.u16	%rd5397, %rs12;
	mov.u64 	%rd5398, cSegToComp;
	cvta.const.u64 	%rd5399, %rd5398;
	shl.b64 	%rd5400, %rd5397, 1;
	add.s64 	%rd5401, %rd5399, %rd5400;
	ld.u16 	%rs1686, [%rd5401];
	cvt.u32.u16	%r5833, %rs1686;
	add.s32 	%r5834, %r5832, %r5833;
	cvt.s64.s32	%rd5402, %r5834;
	shl.b64 	%rd5403, %rd5402, 2;
	add.s64 	%rd5404, %rd9, %rd5403;
	ld.f32 	%f1021, [%rd5404];
	cvt.u32.u16	%r5835, %rs1;
	cvt.u32.u16	%r5836, %rs28;
	mul.lo.s32 	%r5837, %r5835, %r5836;
	ld.u16 	%rs1687, [%SP+42];
	cvt.u32.u16	%r5838, %rs1687;
	mul.lo.s32 	%r5839, %r5838, 12;
	add.s32 	%r5840, %r5837, %r5839;
	cvt.u64.u16	%rd5405, %rs12;
	shl.b64 	%rd5406, %rd5405, 1;
	add.s64 	%rd5407, %rd5399, %rd5406;
	ld.u16 	%rs1688, [%rd5407];
	cvt.u32.u16	%r5841, %rs1688;
	add.s32 	%r5842, %r5840, %r5841;
	cvt.s64.s32	%rd5408, %r5842;
	shl.b64 	%rd5409, %rd5408, 2;
	add.s64 	%rd5410, %rd9, %rd5409;
	ld.f32 	%f1022, [%rd5410];
	cvt.u32.u16	%r5843, %rs1;
	cvt.u32.u16	%r5844, %rs28;
	mul.lo.s32 	%r5845, %r5843, %r5844;
	ld.u16 	%rs1689, [%SP+42];
	cvt.u32.u16	%r5846, %rs1689;
	mul.lo.s32 	%r5847, %r5846, 13;
	add.s32 	%r5848, %r5845, %r5847;
	cvt.u64.u16	%rd5411, %rs12;
	shl.b64 	%rd5412, %rd5411, 1;
	add.s64 	%rd5413, %rd5399, %rd5412;
	ld.u16 	%rs1690, [%rd5413];
	cvt.u32.u16	%r5849, %rs1690;
	add.s32 	%r5850, %r5848, %r5849;
	cvt.s64.s32	%rd5414, %r5850;
	shl.b64 	%rd5415, %rd5414, 2;
	add.s64 	%rd5416, %rd9, %rd5415;
	ld.f32 	%f1023, [%rd5416];
	cvt.u32.u16	%r5851, %rs1;
	cvt.u32.u16	%r5852, %rs28;
	mul.lo.s32 	%r5853, %r5851, %r5852;
	ld.u16 	%rs1691, [%SP+42];
	cvt.u32.u16	%r5854, %rs1691;
	mul.lo.s32 	%r5855, %r5854, 14;
	add.s32 	%r5856, %r5853, %r5855;
	cvt.u64.u16	%rd5417, %rs12;
	shl.b64 	%rd5418, %rd5417, 1;
	add.s64 	%rd5419, %rd5399, %rd5418;
	ld.u16 	%rs1692, [%rd5419];
	cvt.u32.u16	%r5857, %rs1692;
	add.s32 	%r5858, %r5856, %r5857;
	cvt.s64.s32	%rd5420, %r5858;
	shl.b64 	%rd5421, %rd5420, 2;
	add.s64 	%rd5422, %rd9, %rd5421;
	ld.f32 	%f1024, [%rd5422];
	cvt.u32.u16	%r5859, %rs1;
	cvt.u32.u16	%r5860, %rs28;
	mul.lo.s32 	%r5861, %r5859, %r5860;
	ld.u16 	%rs1693, [%SP+42];
	cvt.u32.u16	%r5862, %rs1693;
	mul.lo.s32 	%r5863, %r5862, 15;
	add.s32 	%r5864, %r5861, %r5863;
	cvt.u64.u16	%rd5423, %rs12;
	shl.b64 	%rd5424, %rd5423, 1;
	add.s64 	%rd5425, %rd5399, %rd5424;
	ld.u16 	%rs1694, [%rd5425];
	cvt.u32.u16	%r5865, %rs1694;
	add.s32 	%r5866, %r5864, %r5865;
	cvt.s64.s32	%rd5426, %r5866;
	shl.b64 	%rd5427, %rd5426, 2;
	add.s64 	%rd5428, %rd9, %rd5427;
	ld.f32 	%f1025, [%rd5428];
	add.u64 	%rd5429, %SP, 1032;
	add.u64 	%rd5430, %SP, 1044;
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5429;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5430;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1020;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5396;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1021;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1022;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1023;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1024;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1025;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 172
tmp1096:

BB43_322:
	.loc	1 415 1
	cvt.u32.u16	%r5867, %rs12;
	ld.u16 	%rs1695, [%SP+16];
	cvt.u32.u16	%r5868, %rs1695;
	mul.lo.s32 	%r5869, %r5868, 5;
	add.s32 	%r5870, %r5867, %r5869;
	cvt.s64.s32	%rd5431, %r5870;
	shl.b64 	%rd5432, %rd5431, 1;
	mov.u64 	%rd5433, cBoolModel;
	cvta.const.u64 	%rd5434, %rd5433;
	add.s64 	%rd5435, %rd5434, %rd5432;
	ld.u16 	%rs1696, [%rd5435];
	setp.ne.s16	%p319, %rs1696, 0;
	not.pred 	%p320, %p319;
	@%p320 bra 	BB43_324;
	bra.uni 	BB43_323;

BB43_323:
	.loc	1 415 1
tmp1097:
	cvt.ftz.f64.f32	%fd267, %f1938;
	add.f64 	%fd268, %fd267, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1026, %fd268;
	add.u64 	%rd5436, %SP, 700;
	add.s64 	%rd5437, %rd5436, 24;
	add.s64 	%rd5438, %rd5436, 28;
	cvt.u32.u16	%r5871, %rs1;
	cvt.u32.u16	%r5872, %rs28;
	mul.lo.s32 	%r5873, %r5871, %r5872;
	ld.u16 	%rs1697, [%SP+42];
	cvt.u32.u16	%r5874, %rs1697;
	mul.lo.s32 	%r5875, %r5874, 16;
	add.s32 	%r5876, %r5873, %r5875;
	cvt.u64.u16	%rd5439, %rs12;
	mov.u64 	%rd5440, cSegToComp;
	cvta.const.u64 	%rd5441, %rd5440;
	shl.b64 	%rd5442, %rd5439, 1;
	add.s64 	%rd5443, %rd5441, %rd5442;
	ld.u16 	%rs1698, [%rd5443];
	cvt.u32.u16	%r5877, %rs1698;
	add.s32 	%r5878, %r5876, %r5877;
	cvt.s64.s32	%rd5444, %r5878;
	shl.b64 	%rd5445, %rd5444, 2;
	add.s64 	%rd5446, %rd9, %rd5445;
	ld.f32 	%f1027, [%rd5446];
	cvt.u32.u16	%r5879, %rs1;
	cvt.u32.u16	%r5880, %rs28;
	mul.lo.s32 	%r5881, %r5879, %r5880;
	ld.u16 	%rs1699, [%SP+42];
	cvt.u32.u16	%r5882, %rs1699;
	mul.lo.s32 	%r5883, %r5882, 17;
	add.s32 	%r5884, %r5881, %r5883;
	cvt.u64.u16	%rd5447, %rs12;
	shl.b64 	%rd5448, %rd5447, 1;
	add.s64 	%rd5449, %rd5441, %rd5448;
	ld.u16 	%rs1700, [%rd5449];
	cvt.u32.u16	%r5885, %rs1700;
	add.s32 	%r5886, %r5884, %r5885;
	cvt.s64.s32	%rd5450, %r5886;
	shl.b64 	%rd5451, %rd5450, 2;
	add.s64 	%rd5452, %rd9, %rd5451;
	ld.f32 	%f1028, [%rd5452];
	cvt.u32.u16	%r5887, %rs1;
	cvt.u32.u16	%r5888, %rs28;
	mul.lo.s32 	%r5889, %r5887, %r5888;
	ld.u16 	%rs1701, [%SP+42];
	cvt.u32.u16	%r5890, %rs1701;
	mul.lo.s32 	%r5891, %r5890, 18;
	add.s32 	%r5892, %r5889, %r5891;
	cvt.u64.u16	%rd5453, %rs12;
	shl.b64 	%rd5454, %rd5453, 1;
	add.s64 	%rd5455, %rd5441, %rd5454;
	ld.u16 	%rs1702, [%rd5455];
	cvt.u32.u16	%r5893, %rs1702;
	add.s32 	%r5894, %r5892, %r5893;
	cvt.s64.s32	%rd5456, %r5894;
	shl.b64 	%rd5457, %rd5456, 2;
	add.s64 	%rd5458, %rd9, %rd5457;
	ld.f32 	%f1029, [%rd5458];
	cvt.u32.u16	%r5895, %rs1;
	cvt.u32.u16	%r5896, %rs28;
	mul.lo.s32 	%r5897, %r5895, %r5896;
	ld.u16 	%rs1703, [%SP+42];
	cvt.u32.u16	%r5898, %rs1703;
	mul.lo.s32 	%r5899, %r5898, 19;
	add.s32 	%r5900, %r5897, %r5899;
	cvt.u64.u16	%rd5459, %rs12;
	shl.b64 	%rd5460, %rd5459, 1;
	add.s64 	%rd5461, %rd5441, %rd5460;
	ld.u16 	%rs1704, [%rd5461];
	cvt.u32.u16	%r5901, %rs1704;
	add.s32 	%r5902, %r5900, %r5901;
	cvt.s64.s32	%rd5462, %r5902;
	shl.b64 	%rd5463, %rd5462, 2;
	add.s64 	%rd5464, %rd9, %rd5463;
	ld.f32 	%f1030, [%rd5464];
	cvt.u32.u16	%r5903, %rs1;
	cvt.u32.u16	%r5904, %rs28;
	mul.lo.s32 	%r5905, %r5903, %r5904;
	ld.u16 	%rs1705, [%SP+42];
	cvt.u32.u16	%r5906, %rs1705;
	mul.lo.s32 	%r5907, %r5906, 20;
	add.s32 	%r5908, %r5905, %r5907;
	cvt.u64.u16	%rd5465, %rs12;
	shl.b64 	%rd5466, %rd5465, 1;
	add.s64 	%rd5467, %rd5441, %rd5466;
	ld.u16 	%rs1706, [%rd5467];
	cvt.u32.u16	%r5909, %rs1706;
	add.s32 	%r5910, %r5908, %r5909;
	cvt.s64.s32	%rd5468, %r5910;
	shl.b64 	%rd5469, %rd5468, 2;
	add.s64 	%rd5470, %rd9, %rd5469;
	ld.f32 	%f1031, [%rd5470];
	cvt.u32.u16	%r5911, %rs1;
	cvt.u32.u16	%r5912, %rs28;
	mul.lo.s32 	%r5913, %r5911, %r5912;
	ld.u16 	%rs1707, [%SP+42];
	cvt.u32.u16	%r5914, %rs1707;
	mul.lo.s32 	%r5915, %r5914, 21;
	add.s32 	%r5916, %r5913, %r5915;
	cvt.u64.u16	%rd5471, %rs12;
	shl.b64 	%rd5472, %rd5471, 1;
	add.s64 	%rd5473, %rd5441, %rd5472;
	ld.u16 	%rs1708, [%rd5473];
	cvt.u32.u16	%r5917, %rs1708;
	add.s32 	%r5918, %r5916, %r5917;
	cvt.s64.s32	%rd5474, %r5918;
	shl.b64 	%rd5475, %rd5474, 2;
	add.s64 	%rd5476, %rd9, %rd5475;
	ld.f32 	%f1032, [%rd5476];
	cvt.u32.u16	%r5919, %rs1;
	cvt.u32.u16	%r5920, %rs28;
	mul.lo.s32 	%r5921, %r5919, %r5920;
	ld.u16 	%rs1709, [%SP+42];
	cvt.u32.u16	%r5922, %rs1709;
	mul.lo.s32 	%r5923, %r5922, 22;
	add.s32 	%r5924, %r5921, %r5923;
	cvt.u64.u16	%rd5477, %rs12;
	shl.b64 	%rd5478, %rd5477, 1;
	add.s64 	%rd5479, %rd5441, %rd5478;
	ld.u16 	%rs1710, [%rd5479];
	cvt.u32.u16	%r5925, %rs1710;
	add.s32 	%r5926, %r5924, %r5925;
	cvt.s64.s32	%rd5480, %r5926;
	shl.b64 	%rd5481, %rd5480, 2;
	add.s64 	%rd5482, %rd9, %rd5481;
	ld.f32 	%f1033, [%rd5482];
	cvt.u32.u16	%r5927, %rs1;
	cvt.u32.u16	%r5928, %rs28;
	mul.lo.s32 	%r5929, %r5927, %r5928;
	ld.u16 	%rs1711, [%SP+42];
	cvt.u32.u16	%r5930, %rs1711;
	mul.lo.s32 	%r5931, %r5930, 23;
	add.s32 	%r5932, %r5929, %r5931;
	cvt.u64.u16	%rd5483, %rs12;
	shl.b64 	%rd5484, %rd5483, 1;
	add.s64 	%rd5485, %rd5441, %rd5484;
	ld.u16 	%rs1712, [%rd5485];
	cvt.u32.u16	%r5933, %rs1712;
	add.s32 	%r5934, %r5932, %r5933;
	cvt.s64.s32	%rd5486, %r5934;
	shl.b64 	%rd5487, %rd5486, 2;
	add.s64 	%rd5488, %rd9, %rd5487;
	ld.f32 	%f1034, [%rd5488];
	cvt.u32.u16	%r5935, %rs1;
	cvt.u32.u16	%r5936, %rs28;
	mul.lo.s32 	%r5937, %r5935, %r5936;
	ld.u16 	%rs1713, [%SP+42];
	cvt.u32.u16	%r5938, %rs1713;
	mul.lo.s32 	%r5939, %r5938, 24;
	add.s32 	%r5940, %r5937, %r5939;
	cvt.u64.u16	%rd5489, %rs12;
	shl.b64 	%rd5490, %rd5489, 1;
	add.s64 	%rd5491, %rd5441, %rd5490;
	ld.u16 	%rs1714, [%rd5491];
	cvt.u32.u16	%r5941, %rs1714;
	add.s32 	%r5942, %r5940, %r5941;
	cvt.s64.s32	%rd5492, %r5942;
	shl.b64 	%rd5493, %rd5492, 2;
	add.s64 	%rd5494, %rd9, %rd5493;
	ld.f32 	%f1035, [%rd5494];
	cvt.u32.u16	%r5943, %rs1;
	cvt.u32.u16	%r5944, %rs28;
	mul.lo.s32 	%r5945, %r5943, %r5944;
	ld.u16 	%rs1715, [%SP+42];
	cvt.u32.u16	%r5946, %rs1715;
	mul.lo.s32 	%r5947, %r5946, 25;
	add.s32 	%r5948, %r5945, %r5947;
	cvt.u64.u16	%rd5495, %rs12;
	shl.b64 	%rd5496, %rd5495, 1;
	add.s64 	%rd5497, %rd5441, %rd5496;
	ld.u16 	%rs1716, [%rd5497];
	cvt.u32.u16	%r5949, %rs1716;
	add.s32 	%r5950, %r5948, %r5949;
	cvt.s64.s32	%rd5498, %r5950;
	shl.b64 	%rd5499, %rd5498, 2;
	add.s64 	%rd5500, %rd9, %rd5499;
	ld.f32 	%f1036, [%rd5500];
	cvt.u32.u16	%r5951, %rs1;
	cvt.u32.u16	%r5952, %rs28;
	mul.lo.s32 	%r5953, %r5951, %r5952;
	ld.u16 	%rs1717, [%SP+42];
	cvt.u32.u16	%r5954, %rs1717;
	mul.lo.s32 	%r5955, %r5954, 26;
	add.s32 	%r5956, %r5953, %r5955;
	cvt.u64.u16	%rd5501, %rs12;
	shl.b64 	%rd5502, %rd5501, 1;
	add.s64 	%rd5503, %rd5441, %rd5502;
	ld.u16 	%rs1718, [%rd5503];
	cvt.u32.u16	%r5957, %rs1718;
	add.s32 	%r5958, %r5956, %r5957;
	cvt.s64.s32	%rd5504, %r5958;
	shl.b64 	%rd5505, %rd5504, 2;
	add.s64 	%rd5506, %rd9, %rd5505;
	ld.f32 	%f1037, [%rd5506];
	cvt.u32.u16	%r5959, %rs1;
	cvt.u32.u16	%r5960, %rs28;
	mul.lo.s32 	%r5961, %r5959, %r5960;
	ld.u16 	%rs1719, [%SP+42];
	cvt.u32.u16	%r5962, %rs1719;
	mul.lo.s32 	%r5963, %r5962, 27;
	add.s32 	%r5964, %r5961, %r5963;
	cvt.u64.u16	%rd5507, %rs12;
	shl.b64 	%rd5508, %rd5507, 1;
	add.s64 	%rd5509, %rd5441, %rd5508;
	ld.u16 	%rs1720, [%rd5509];
	cvt.u32.u16	%r5965, %rs1720;
	add.s32 	%r5966, %r5964, %r5965;
	cvt.s64.s32	%rd5510, %r5966;
	shl.b64 	%rd5511, %rd5510, 2;
	add.s64 	%rd5512, %rd9, %rd5511;
	ld.f32 	%f1038, [%rd5512];
	add.u64 	%rd5513, %SP, 1032;
	add.u64 	%rd5514, %SP, 1044;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5513;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5514;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1026;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5437;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5438;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1027;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1028;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1029;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1030;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1031;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1032;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1033;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1034;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1035;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1036;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1037;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1038;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 173
tmp1098:

BB43_324:
	.loc	1 415 1
	cvt.u32.u16	%r5967, %rs13;
	ld.u16 	%rs1721, [%SP+16];
	cvt.u32.u16	%r5968, %rs1721;
	mul.lo.s32 	%r5969, %r5968, 0;
	add.s32 	%r5970, %r5967, %r5969;
	cvt.s64.s32	%rd5515, %r5970;
	shl.b64 	%rd5516, %rd5515, 1;
	mov.u64 	%rd5517, cBoolModel;
	cvta.const.u64 	%rd5518, %rd5517;
	add.s64 	%rd5519, %rd5518, %rd5516;
	ld.u16 	%rs1722, [%rd5519];
	setp.ne.s16	%p321, %rs1722, 0;
	not.pred 	%p322, %p321;
	@%p322 bra 	BB43_326;
	bra.uni 	BB43_325;

BB43_325:
	.loc	1 415 1
tmp1099:
	cvt.ftz.f64.f32	%fd269, %f1940;
	add.f64 	%fd270, %fd269, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1039, %fd270;
	add.u64 	%rd5520, %SP, 740;
	add.s64 	%rd5521, %rd5520, 4;
	cvt.u32.u16	%r5971, %rs1;
	cvt.u32.u16	%r5972, %rs28;
	mul.lo.s32 	%r5973, %r5971, %r5972;
	ld.u16 	%rs1723, [%SP+42];
	cvt.u32.u16	%r5974, %rs1723;
	mul.lo.s32 	%r5975, %r5974, 0;
	add.s32 	%r5976, %r5973, %r5975;
	cvt.u64.u16	%rd5522, %rs13;
	mov.u64 	%rd5523, cSegToComp;
	cvta.const.u64 	%rd5524, %rd5523;
	shl.b64 	%rd5525, %rd5522, 1;
	add.s64 	%rd5526, %rd5524, %rd5525;
	ld.u16 	%rs1724, [%rd5526];
	cvt.u32.u16	%r5977, %rs1724;
	add.s32 	%r5978, %r5976, %r5977;
	cvt.s64.s32	%rd5527, %r5978;
	shl.b64 	%rd5528, %rd5527, 2;
	add.s64 	%rd5529, %rd9, %rd5528;
	ld.f32 	%f1040, [%rd5529];
	cvt.u32.u16	%r5979, %rs1;
	cvt.u32.u16	%r5980, %rs28;
	mul.lo.s32 	%r5981, %r5979, %r5980;
	ld.u16 	%rs1725, [%SP+42];
	cvt.u32.u16	%r5982, %rs1725;
	mul.lo.s32 	%r5983, %r5982, 1;
	add.s32 	%r5984, %r5981, %r5983;
	cvt.u64.u16	%rd5530, %rs13;
	shl.b64 	%rd5531, %rd5530, 1;
	add.s64 	%rd5532, %rd5524, %rd5531;
	ld.u16 	%rs1726, [%rd5532];
	cvt.u32.u16	%r5985, %rs1726;
	add.s32 	%r5986, %r5984, %r5985;
	cvt.s64.s32	%rd5533, %r5986;
	shl.b64 	%rd5534, %rd5533, 2;
	add.s64 	%rd5535, %rd9, %rd5534;
	ld.f32 	%f1041, [%rd5535];
	ld.f32 	%f1042, [%SP+772];
	add.s64 	%rd5536, %rd5520, 36;
	add.u64 	%rd5537, %SP, 1056;
	add.u64 	%rd5538, %SP, 1068;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5537;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5538;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1039;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5520;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5521;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1040;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1041;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1042;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5536;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 174
tmp1100:

BB43_326:
	.loc	1 415 1
	cvt.u32.u16	%r5987, %rs13;
	ld.u16 	%rs1727, [%SP+16];
	cvt.u32.u16	%r5988, %rs1727;
	mul.lo.s32 	%r5989, %r5988, 1;
	add.s32 	%r5990, %r5987, %r5989;
	cvt.s64.s32	%rd5539, %r5990;
	shl.b64 	%rd5540, %rd5539, 1;
	mov.u64 	%rd5541, cBoolModel;
	cvta.const.u64 	%rd5542, %rd5541;
	add.s64 	%rd5543, %rd5542, %rd5540;
	ld.u16 	%rs1728, [%rd5543];
	setp.ne.s16	%p323, %rs1728, 0;
	not.pred 	%p324, %p323;
	@%p324 bra 	BB43_328;
	bra.uni 	BB43_327;

BB43_327:
	.loc	1 415 1
tmp1101:
	cvt.ftz.f64.f32	%fd271, %f1940;
	add.f64 	%fd272, %fd271, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1043, %fd272;
	add.u64 	%rd5544, %SP, 740;
	add.s64 	%rd5545, %rd5544, 8;
	ld.f32 	%f1044, [%SP+776];
	add.s64 	%rd5546, %rd5544, 32;
	add.u64 	%rd5547, %SP, 1056;
	add.u64 	%rd5548, %SP, 1068;
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5547;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5548;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1043;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5545;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1044;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5546;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 175
tmp1102:

BB43_328:
	.loc	1 415 1
	cvt.u32.u16	%r5991, %rs13;
	ld.u16 	%rs1729, [%SP+16];
	cvt.u32.u16	%r5992, %rs1729;
	mul.lo.s32 	%r5993, %r5992, 2;
	add.s32 	%r5994, %r5991, %r5993;
	cvt.s64.s32	%rd5549, %r5994;
	shl.b64 	%rd5550, %rd5549, 1;
	mov.u64 	%rd5551, cBoolModel;
	cvta.const.u64 	%rd5552, %rd5551;
	add.s64 	%rd5553, %rd5552, %rd5550;
	ld.u16 	%rs1730, [%rd5553];
	setp.ne.s16	%p325, %rs1730, 0;
	not.pred 	%p326, %p325;
	@%p326 bra 	BB43_330;
	bra.uni 	BB43_329;

BB43_329:
	.loc	1 415 1
tmp1103:
	cvt.ftz.f64.f32	%fd273, %f1940;
	add.f64 	%fd274, %fd273, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1045, %fd274;
	add.u64 	%rd5554, %SP, 740;
	add.s64 	%rd5555, %rd5554, 12;
	cvt.u32.u16	%r5995, %rs1;
	cvt.u32.u16	%r5996, %rs28;
	mul.lo.s32 	%r5997, %r5995, %r5996;
	ld.u16 	%rs1731, [%SP+42];
	cvt.u32.u16	%r5998, %rs1731;
	mul.lo.s32 	%r5999, %r5998, 2;
	add.s32 	%r6000, %r5997, %r5999;
	cvt.u64.u16	%rd5556, %rs13;
	mov.u64 	%rd5557, cSegToComp;
	cvta.const.u64 	%rd5558, %rd5557;
	shl.b64 	%rd5559, %rd5556, 1;
	add.s64 	%rd5560, %rd5558, %rd5559;
	ld.u16 	%rs1732, [%rd5560];
	cvt.u32.u16	%r6001, %rs1732;
	add.s32 	%r6002, %r6000, %r6001;
	cvt.s64.s32	%rd5561, %r6002;
	shl.b64 	%rd5562, %rd5561, 2;
	add.s64 	%rd5563, %rd9, %rd5562;
	ld.f32 	%f1046, [%rd5563];
	cvt.u32.u16	%r6003, %rs1;
	cvt.u32.u16	%r6004, %rs28;
	mul.lo.s32 	%r6005, %r6003, %r6004;
	ld.u16 	%rs1733, [%SP+42];
	cvt.u32.u16	%r6006, %rs1733;
	mul.lo.s32 	%r6007, %r6006, 3;
	add.s32 	%r6008, %r6005, %r6007;
	cvt.u64.u16	%rd5564, %rs13;
	shl.b64 	%rd5565, %rd5564, 1;
	add.s64 	%rd5566, %rd5558, %rd5565;
	ld.u16 	%rs1734, [%rd5566];
	cvt.u32.u16	%r6009, %rs1734;
	add.s32 	%r6010, %r6008, %r6009;
	cvt.s64.s32	%rd5567, %r6010;
	shl.b64 	%rd5568, %rd5567, 2;
	add.s64 	%rd5569, %rd9, %rd5568;
	ld.f32 	%f1047, [%rd5569];
	cvt.u32.u16	%r6011, %rs1;
	cvt.u32.u16	%r6012, %rs28;
	mul.lo.s32 	%r6013, %r6011, %r6012;
	ld.u16 	%rs1735, [%SP+42];
	cvt.u32.u16	%r6014, %rs1735;
	mul.lo.s32 	%r6015, %r6014, 4;
	add.s32 	%r6016, %r6013, %r6015;
	cvt.u64.u16	%rd5570, %rs13;
	shl.b64 	%rd5571, %rd5570, 1;
	add.s64 	%rd5572, %rd5558, %rd5571;
	ld.u16 	%rs1736, [%rd5572];
	cvt.u32.u16	%r6017, %rs1736;
	add.s32 	%r6018, %r6016, %r6017;
	cvt.s64.s32	%rd5573, %r6018;
	shl.b64 	%rd5574, %rd5573, 2;
	add.s64 	%rd5575, %rd9, %rd5574;
	ld.f32 	%f1048, [%rd5575];
	cvt.u32.u16	%r6019, %rs1;
	cvt.u32.u16	%r6020, %rs28;
	mul.lo.s32 	%r6021, %r6019, %r6020;
	ld.u16 	%rs1737, [%SP+42];
	cvt.u32.u16	%r6022, %rs1737;
	mul.lo.s32 	%r6023, %r6022, 5;
	add.s32 	%r6024, %r6021, %r6023;
	cvt.u64.u16	%rd5576, %rs13;
	shl.b64 	%rd5577, %rd5576, 1;
	add.s64 	%rd5578, %rd5558, %rd5577;
	ld.u16 	%rs1738, [%rd5578];
	cvt.u32.u16	%r6025, %rs1738;
	add.s32 	%r6026, %r6024, %r6025;
	cvt.s64.s32	%rd5579, %r6026;
	shl.b64 	%rd5580, %rd5579, 2;
	add.s64 	%rd5581, %rd9, %rd5580;
	ld.f32 	%f1049, [%rd5581];
	ld.f32 	%f1050, [%SP+772];
	add.u64 	%rd5582, %SP, 1056;
	add.u64 	%rd5583, %SP, 1068;
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5582;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5583;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1045;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5555;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1046;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1047;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1048;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1049;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1050;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 176
tmp1104:

BB43_330:
	.loc	1 415 1
	cvt.u32.u16	%r6027, %rs13;
	ld.u16 	%rs1739, [%SP+16];
	cvt.u32.u16	%r6028, %rs1739;
	mul.lo.s32 	%r6029, %r6028, 3;
	add.s32 	%r6030, %r6027, %r6029;
	cvt.s64.s32	%rd5584, %r6030;
	shl.b64 	%rd5585, %rd5584, 1;
	mov.u64 	%rd5586, cBoolModel;
	cvta.const.u64 	%rd5587, %rd5586;
	add.s64 	%rd5588, %rd5587, %rd5585;
	ld.u16 	%rs1740, [%rd5588];
	setp.ne.s16	%p327, %rs1740, 0;
	not.pred 	%p328, %p327;
	@%p328 bra 	BB43_332;
	bra.uni 	BB43_331;

BB43_331:
	.loc	1 415 1
tmp1105:
	cvt.ftz.f64.f32	%fd275, %f1940;
	add.f64 	%fd276, %fd275, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1051, %fd276;
	add.u64 	%rd5589, %SP, 740;
	add.s64 	%rd5590, %rd5589, 16;
	cvt.u32.u16	%r6031, %rs1;
	cvt.u32.u16	%r6032, %rs28;
	mul.lo.s32 	%r6033, %r6031, %r6032;
	ld.u16 	%rs1741, [%SP+42];
	cvt.u32.u16	%r6034, %rs1741;
	mul.lo.s32 	%r6035, %r6034, 6;
	add.s32 	%r6036, %r6033, %r6035;
	cvt.u64.u16	%rd5591, %rs13;
	mov.u64 	%rd5592, cSegToComp;
	cvta.const.u64 	%rd5593, %rd5592;
	shl.b64 	%rd5594, %rd5591, 1;
	add.s64 	%rd5595, %rd5593, %rd5594;
	ld.u16 	%rs1742, [%rd5595];
	cvt.u32.u16	%r6037, %rs1742;
	add.s32 	%r6038, %r6036, %r6037;
	cvt.s64.s32	%rd5596, %r6038;
	shl.b64 	%rd5597, %rd5596, 2;
	add.s64 	%rd5598, %rd9, %rd5597;
	ld.f32 	%f1052, [%rd5598];
	cvt.u32.u16	%r6039, %rs1;
	cvt.u32.u16	%r6040, %rs28;
	mul.lo.s32 	%r6041, %r6039, %r6040;
	ld.u16 	%rs1743, [%SP+42];
	cvt.u32.u16	%r6042, %rs1743;
	mul.lo.s32 	%r6043, %r6042, 7;
	add.s32 	%r6044, %r6041, %r6043;
	cvt.u64.u16	%rd5599, %rs13;
	shl.b64 	%rd5600, %rd5599, 1;
	add.s64 	%rd5601, %rd5593, %rd5600;
	ld.u16 	%rs1744, [%rd5601];
	cvt.u32.u16	%r6045, %rs1744;
	add.s32 	%r6046, %r6044, %r6045;
	cvt.s64.s32	%rd5602, %r6046;
	shl.b64 	%rd5603, %rd5602, 2;
	add.s64 	%rd5604, %rd9, %rd5603;
	ld.f32 	%f1053, [%rd5604];
	cvt.u32.u16	%r6047, %rs1;
	cvt.u32.u16	%r6048, %rs28;
	mul.lo.s32 	%r6049, %r6047, %r6048;
	ld.u16 	%rs1745, [%SP+42];
	cvt.u32.u16	%r6050, %rs1745;
	mul.lo.s32 	%r6051, %r6050, 8;
	add.s32 	%r6052, %r6049, %r6051;
	cvt.u64.u16	%rd5605, %rs13;
	shl.b64 	%rd5606, %rd5605, 1;
	add.s64 	%rd5607, %rd5593, %rd5606;
	ld.u16 	%rs1746, [%rd5607];
	cvt.u32.u16	%r6053, %rs1746;
	add.s32 	%r6054, %r6052, %r6053;
	cvt.s64.s32	%rd5608, %r6054;
	shl.b64 	%rd5609, %rd5608, 2;
	add.s64 	%rd5610, %rd9, %rd5609;
	ld.f32 	%f1054, [%rd5610];
	cvt.u32.u16	%r6055, %rs1;
	cvt.u32.u16	%r6056, %rs28;
	mul.lo.s32 	%r6057, %r6055, %r6056;
	ld.u16 	%rs1747, [%SP+42];
	cvt.u32.u16	%r6058, %rs1747;
	mul.lo.s32 	%r6059, %r6058, 9;
	add.s32 	%r6060, %r6057, %r6059;
	cvt.u64.u16	%rd5611, %rs13;
	shl.b64 	%rd5612, %rd5611, 1;
	add.s64 	%rd5613, %rd5593, %rd5612;
	ld.u16 	%rs1748, [%rd5613];
	cvt.u32.u16	%r6061, %rs1748;
	add.s32 	%r6062, %r6060, %r6061;
	cvt.s64.s32	%rd5614, %r6062;
	shl.b64 	%rd5615, %rd5614, 2;
	add.s64 	%rd5616, %rd9, %rd5615;
	ld.f32 	%f1055, [%rd5616];
	cvt.u32.u16	%r6063, %rs1;
	cvt.u32.u16	%r6064, %rs28;
	mul.lo.s32 	%r6065, %r6063, %r6064;
	ld.u16 	%rs1749, [%SP+42];
	cvt.u32.u16	%r6066, %rs1749;
	mul.lo.s32 	%r6067, %r6066, 10;
	add.s32 	%r6068, %r6065, %r6067;
	cvt.u64.u16	%rd5617, %rs13;
	shl.b64 	%rd5618, %rd5617, 1;
	add.s64 	%rd5619, %rd5593, %rd5618;
	ld.u16 	%rs1750, [%rd5619];
	cvt.u32.u16	%r6069, %rs1750;
	add.s32 	%r6070, %r6068, %r6069;
	cvt.s64.s32	%rd5620, %r6070;
	shl.b64 	%rd5621, %rd5620, 2;
	add.s64 	%rd5622, %rd9, %rd5621;
	ld.f32 	%f1056, [%rd5622];
	add.u64 	%rd5623, %SP, 1056;
	add.u64 	%rd5624, %SP, 1068;
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5623;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5624;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1051;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5590;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1052;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1053;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1054;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1055;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1056;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 177
tmp1106:

BB43_332:
	.loc	1 415 1
	cvt.u32.u16	%r6071, %rs13;
	ld.u16 	%rs1751, [%SP+16];
	cvt.u32.u16	%r6072, %rs1751;
	mul.lo.s32 	%r6073, %r6072, 4;
	add.s32 	%r6074, %r6071, %r6073;
	cvt.s64.s32	%rd5625, %r6074;
	shl.b64 	%rd5626, %rd5625, 1;
	mov.u64 	%rd5627, cBoolModel;
	cvta.const.u64 	%rd5628, %rd5627;
	add.s64 	%rd5629, %rd5628, %rd5626;
	ld.u16 	%rs1752, [%rd5629];
	setp.ne.s16	%p329, %rs1752, 0;
	not.pred 	%p330, %p329;
	@%p330 bra 	BB43_334;
	bra.uni 	BB43_333;

BB43_333:
	.loc	1 415 1
tmp1107:
	cvt.ftz.f64.f32	%fd277, %f1940;
	add.f64 	%fd278, %fd277, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1057, %fd278;
	add.u64 	%rd5630, %SP, 740;
	add.s64 	%rd5631, %rd5630, 20;
	cvt.u32.u16	%r6075, %rs1;
	cvt.u32.u16	%r6076, %rs28;
	mul.lo.s32 	%r6077, %r6075, %r6076;
	ld.u16 	%rs1753, [%SP+42];
	cvt.u32.u16	%r6078, %rs1753;
	mul.lo.s32 	%r6079, %r6078, 11;
	add.s32 	%r6080, %r6077, %r6079;
	cvt.u64.u16	%rd5632, %rs13;
	mov.u64 	%rd5633, cSegToComp;
	cvta.const.u64 	%rd5634, %rd5633;
	shl.b64 	%rd5635, %rd5632, 1;
	add.s64 	%rd5636, %rd5634, %rd5635;
	ld.u16 	%rs1754, [%rd5636];
	cvt.u32.u16	%r6081, %rs1754;
	add.s32 	%r6082, %r6080, %r6081;
	cvt.s64.s32	%rd5637, %r6082;
	shl.b64 	%rd5638, %rd5637, 2;
	add.s64 	%rd5639, %rd9, %rd5638;
	ld.f32 	%f1058, [%rd5639];
	cvt.u32.u16	%r6083, %rs1;
	cvt.u32.u16	%r6084, %rs28;
	mul.lo.s32 	%r6085, %r6083, %r6084;
	ld.u16 	%rs1755, [%SP+42];
	cvt.u32.u16	%r6086, %rs1755;
	mul.lo.s32 	%r6087, %r6086, 12;
	add.s32 	%r6088, %r6085, %r6087;
	cvt.u64.u16	%rd5640, %rs13;
	shl.b64 	%rd5641, %rd5640, 1;
	add.s64 	%rd5642, %rd5634, %rd5641;
	ld.u16 	%rs1756, [%rd5642];
	cvt.u32.u16	%r6089, %rs1756;
	add.s32 	%r6090, %r6088, %r6089;
	cvt.s64.s32	%rd5643, %r6090;
	shl.b64 	%rd5644, %rd5643, 2;
	add.s64 	%rd5645, %rd9, %rd5644;
	ld.f32 	%f1059, [%rd5645];
	cvt.u32.u16	%r6091, %rs1;
	cvt.u32.u16	%r6092, %rs28;
	mul.lo.s32 	%r6093, %r6091, %r6092;
	ld.u16 	%rs1757, [%SP+42];
	cvt.u32.u16	%r6094, %rs1757;
	mul.lo.s32 	%r6095, %r6094, 13;
	add.s32 	%r6096, %r6093, %r6095;
	cvt.u64.u16	%rd5646, %rs13;
	shl.b64 	%rd5647, %rd5646, 1;
	add.s64 	%rd5648, %rd5634, %rd5647;
	ld.u16 	%rs1758, [%rd5648];
	cvt.u32.u16	%r6097, %rs1758;
	add.s32 	%r6098, %r6096, %r6097;
	cvt.s64.s32	%rd5649, %r6098;
	shl.b64 	%rd5650, %rd5649, 2;
	add.s64 	%rd5651, %rd9, %rd5650;
	ld.f32 	%f1060, [%rd5651];
	cvt.u32.u16	%r6099, %rs1;
	cvt.u32.u16	%r6100, %rs28;
	mul.lo.s32 	%r6101, %r6099, %r6100;
	ld.u16 	%rs1759, [%SP+42];
	cvt.u32.u16	%r6102, %rs1759;
	mul.lo.s32 	%r6103, %r6102, 14;
	add.s32 	%r6104, %r6101, %r6103;
	cvt.u64.u16	%rd5652, %rs13;
	shl.b64 	%rd5653, %rd5652, 1;
	add.s64 	%rd5654, %rd5634, %rd5653;
	ld.u16 	%rs1760, [%rd5654];
	cvt.u32.u16	%r6105, %rs1760;
	add.s32 	%r6106, %r6104, %r6105;
	cvt.s64.s32	%rd5655, %r6106;
	shl.b64 	%rd5656, %rd5655, 2;
	add.s64 	%rd5657, %rd9, %rd5656;
	ld.f32 	%f1061, [%rd5657];
	cvt.u32.u16	%r6107, %rs1;
	cvt.u32.u16	%r6108, %rs28;
	mul.lo.s32 	%r6109, %r6107, %r6108;
	ld.u16 	%rs1761, [%SP+42];
	cvt.u32.u16	%r6110, %rs1761;
	mul.lo.s32 	%r6111, %r6110, 15;
	add.s32 	%r6112, %r6109, %r6111;
	cvt.u64.u16	%rd5658, %rs13;
	shl.b64 	%rd5659, %rd5658, 1;
	add.s64 	%rd5660, %rd5634, %rd5659;
	ld.u16 	%rs1762, [%rd5660];
	cvt.u32.u16	%r6113, %rs1762;
	add.s32 	%r6114, %r6112, %r6113;
	cvt.s64.s32	%rd5661, %r6114;
	shl.b64 	%rd5662, %rd5661, 2;
	add.s64 	%rd5663, %rd9, %rd5662;
	ld.f32 	%f1062, [%rd5663];
	add.u64 	%rd5664, %SP, 1056;
	add.u64 	%rd5665, %SP, 1068;
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5664;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5665;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1057;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5631;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1058;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1059;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1060;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1061;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1062;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 178
tmp1108:

BB43_334:
	.loc	1 415 1
	cvt.u32.u16	%r6115, %rs13;
	ld.u16 	%rs1763, [%SP+16];
	cvt.u32.u16	%r6116, %rs1763;
	mul.lo.s32 	%r6117, %r6116, 5;
	add.s32 	%r6118, %r6115, %r6117;
	cvt.s64.s32	%rd5666, %r6118;
	shl.b64 	%rd5667, %rd5666, 1;
	mov.u64 	%rd5668, cBoolModel;
	cvta.const.u64 	%rd5669, %rd5668;
	add.s64 	%rd5670, %rd5669, %rd5667;
	ld.u16 	%rs1764, [%rd5670];
	setp.ne.s16	%p331, %rs1764, 0;
	not.pred 	%p332, %p331;
	@%p332 bra 	BB43_336;
	bra.uni 	BB43_335;

BB43_335:
	.loc	1 415 1
tmp1109:
	cvt.ftz.f64.f32	%fd279, %f1940;
	add.f64 	%fd280, %fd279, 0d3F50624DD2F1A9FC;
	cvt.rn.ftz.f32.f64	%f1063, %fd280;
	add.u64 	%rd5671, %SP, 740;
	add.s64 	%rd5672, %rd5671, 24;
	add.s64 	%rd5673, %rd5671, 28;
	cvt.u32.u16	%r6119, %rs1;
	cvt.u32.u16	%r6120, %rs28;
	mul.lo.s32 	%r6121, %r6119, %r6120;
	ld.u16 	%rs1765, [%SP+42];
	cvt.u32.u16	%r6122, %rs1765;
	mul.lo.s32 	%r6123, %r6122, 16;
	add.s32 	%r6124, %r6121, %r6123;
	cvt.u64.u16	%rd5674, %rs13;
	mov.u64 	%rd5675, cSegToComp;
	cvta.const.u64 	%rd5676, %rd5675;
	shl.b64 	%rd5677, %rd5674, 1;
	add.s64 	%rd5678, %rd5676, %rd5677;
	ld.u16 	%rs1766, [%rd5678];
	cvt.u32.u16	%r6125, %rs1766;
	add.s32 	%r6126, %r6124, %r6125;
	cvt.s64.s32	%rd5679, %r6126;
	shl.b64 	%rd5680, %rd5679, 2;
	add.s64 	%rd5681, %rd9, %rd5680;
	ld.f32 	%f1064, [%rd5681];
	cvt.u32.u16	%r6127, %rs1;
	cvt.u32.u16	%r6128, %rs28;
	mul.lo.s32 	%r6129, %r6127, %r6128;
	ld.u16 	%rs1767, [%SP+42];
	cvt.u32.u16	%r6130, %rs1767;
	mul.lo.s32 	%r6131, %r6130, 17;
	add.s32 	%r6132, %r6129, %r6131;
	cvt.u64.u16	%rd5682, %rs13;
	shl.b64 	%rd5683, %rd5682, 1;
	add.s64 	%rd5684, %rd5676, %rd5683;
	ld.u16 	%rs1768, [%rd5684];
	cvt.u32.u16	%r6133, %rs1768;
	add.s32 	%r6134, %r6132, %r6133;
	cvt.s64.s32	%rd5685, %r6134;
	shl.b64 	%rd5686, %rd5685, 2;
	add.s64 	%rd5687, %rd9, %rd5686;
	ld.f32 	%f1065, [%rd5687];
	cvt.u32.u16	%r6135, %rs1;
	cvt.u32.u16	%r6136, %rs28;
	mul.lo.s32 	%r6137, %r6135, %r6136;
	ld.u16 	%rs1769, [%SP+42];
	cvt.u32.u16	%r6138, %rs1769;
	mul.lo.s32 	%r6139, %r6138, 18;
	add.s32 	%r6140, %r6137, %r6139;
	cvt.u64.u16	%rd5688, %rs13;
	shl.b64 	%rd5689, %rd5688, 1;
	add.s64 	%rd5690, %rd5676, %rd5689;
	ld.u16 	%rs1770, [%rd5690];
	cvt.u32.u16	%r6141, %rs1770;
	add.s32 	%r6142, %r6140, %r6141;
	cvt.s64.s32	%rd5691, %r6142;
	shl.b64 	%rd5692, %rd5691, 2;
	add.s64 	%rd5693, %rd9, %rd5692;
	ld.f32 	%f1066, [%rd5693];
	cvt.u32.u16	%r6143, %rs1;
	cvt.u32.u16	%r6144, %rs28;
	mul.lo.s32 	%r6145, %r6143, %r6144;
	ld.u16 	%rs1771, [%SP+42];
	cvt.u32.u16	%r6146, %rs1771;
	mul.lo.s32 	%r6147, %r6146, 19;
	add.s32 	%r6148, %r6145, %r6147;
	cvt.u64.u16	%rd5694, %rs13;
	shl.b64 	%rd5695, %rd5694, 1;
	add.s64 	%rd5696, %rd5676, %rd5695;
	ld.u16 	%rs1772, [%rd5696];
	cvt.u32.u16	%r6149, %rs1772;
	add.s32 	%r6150, %r6148, %r6149;
	cvt.s64.s32	%rd5697, %r6150;
	shl.b64 	%rd5698, %rd5697, 2;
	add.s64 	%rd5699, %rd9, %rd5698;
	ld.f32 	%f1067, [%rd5699];
	cvt.u32.u16	%r6151, %rs1;
	cvt.u32.u16	%r6152, %rs28;
	mul.lo.s32 	%r6153, %r6151, %r6152;
	ld.u16 	%rs1773, [%SP+42];
	cvt.u32.u16	%r6154, %rs1773;
	mul.lo.s32 	%r6155, %r6154, 20;
	add.s32 	%r6156, %r6153, %r6155;
	cvt.u64.u16	%rd5700, %rs13;
	shl.b64 	%rd5701, %rd5700, 1;
	add.s64 	%rd5702, %rd5676, %rd5701;
	ld.u16 	%rs1774, [%rd5702];
	cvt.u32.u16	%r6157, %rs1774;
	add.s32 	%r6158, %r6156, %r6157;
	cvt.s64.s32	%rd5703, %r6158;
	shl.b64 	%rd5704, %rd5703, 2;
	add.s64 	%rd5705, %rd9, %rd5704;
	ld.f32 	%f1068, [%rd5705];
	cvt.u32.u16	%r6159, %rs1;
	cvt.u32.u16	%r6160, %rs28;
	mul.lo.s32 	%r6161, %r6159, %r6160;
	ld.u16 	%rs1775, [%SP+42];
	cvt.u32.u16	%r6162, %rs1775;
	mul.lo.s32 	%r6163, %r6162, 21;
	add.s32 	%r6164, %r6161, %r6163;
	cvt.u64.u16	%rd5706, %rs13;
	shl.b64 	%rd5707, %rd5706, 1;
	add.s64 	%rd5708, %rd5676, %rd5707;
	ld.u16 	%rs1776, [%rd5708];
	cvt.u32.u16	%r6165, %rs1776;
	add.s32 	%r6166, %r6164, %r6165;
	cvt.s64.s32	%rd5709, %r6166;
	shl.b64 	%rd5710, %rd5709, 2;
	add.s64 	%rd5711, %rd9, %rd5710;
	ld.f32 	%f1069, [%rd5711];
	cvt.u32.u16	%r6167, %rs1;
	cvt.u32.u16	%r6168, %rs28;
	mul.lo.s32 	%r6169, %r6167, %r6168;
	ld.u16 	%rs1777, [%SP+42];
	cvt.u32.u16	%r6170, %rs1777;
	mul.lo.s32 	%r6171, %r6170, 22;
	add.s32 	%r6172, %r6169, %r6171;
	cvt.u64.u16	%rd5712, %rs13;
	shl.b64 	%rd5713, %rd5712, 1;
	add.s64 	%rd5714, %rd5676, %rd5713;
	ld.u16 	%rs1778, [%rd5714];
	cvt.u32.u16	%r6173, %rs1778;
	add.s32 	%r6174, %r6172, %r6173;
	cvt.s64.s32	%rd5715, %r6174;
	shl.b64 	%rd5716, %rd5715, 2;
	add.s64 	%rd5717, %rd9, %rd5716;
	ld.f32 	%f1070, [%rd5717];
	cvt.u32.u16	%r6175, %rs1;
	cvt.u32.u16	%r6176, %rs28;
	mul.lo.s32 	%r6177, %r6175, %r6176;
	ld.u16 	%rs1779, [%SP+42];
	cvt.u32.u16	%r6178, %rs1779;
	mul.lo.s32 	%r6179, %r6178, 23;
	add.s32 	%r6180, %r6177, %r6179;
	cvt.u64.u16	%rd5718, %rs13;
	shl.b64 	%rd5719, %rd5718, 1;
	add.s64 	%rd5720, %rd5676, %rd5719;
	ld.u16 	%rs1780, [%rd5720];
	cvt.u32.u16	%r6181, %rs1780;
	add.s32 	%r6182, %r6180, %r6181;
	cvt.s64.s32	%rd5721, %r6182;
	shl.b64 	%rd5722, %rd5721, 2;
	add.s64 	%rd5723, %rd9, %rd5722;
	ld.f32 	%f1071, [%rd5723];
	cvt.u32.u16	%r6183, %rs1;
	cvt.u32.u16	%r6184, %rs28;
	mul.lo.s32 	%r6185, %r6183, %r6184;
	ld.u16 	%rs1781, [%SP+42];
	cvt.u32.u16	%r6186, %rs1781;
	mul.lo.s32 	%r6187, %r6186, 24;
	add.s32 	%r6188, %r6185, %r6187;
	cvt.u64.u16	%rd5724, %rs13;
	shl.b64 	%rd5725, %rd5724, 1;
	add.s64 	%rd5726, %rd5676, %rd5725;
	ld.u16 	%rs1782, [%rd5726];
	cvt.u32.u16	%r6189, %rs1782;
	add.s32 	%r6190, %r6188, %r6189;
	cvt.s64.s32	%rd5727, %r6190;
	shl.b64 	%rd5728, %rd5727, 2;
	add.s64 	%rd5729, %rd9, %rd5728;
	ld.f32 	%f1072, [%rd5729];
	cvt.u32.u16	%r6191, %rs1;
	cvt.u32.u16	%r6192, %rs28;
	mul.lo.s32 	%r6193, %r6191, %r6192;
	ld.u16 	%rs1783, [%SP+42];
	cvt.u32.u16	%r6194, %rs1783;
	mul.lo.s32 	%r6195, %r6194, 25;
	add.s32 	%r6196, %r6193, %r6195;
	cvt.u64.u16	%rd5730, %rs13;
	shl.b64 	%rd5731, %rd5730, 1;
	add.s64 	%rd5732, %rd5676, %rd5731;
	ld.u16 	%rs1784, [%rd5732];
	cvt.u32.u16	%r6197, %rs1784;
	add.s32 	%r6198, %r6196, %r6197;
	cvt.s64.s32	%rd5733, %r6198;
	shl.b64 	%rd5734, %rd5733, 2;
	add.s64 	%rd5735, %rd9, %rd5734;
	ld.f32 	%f1073, [%rd5735];
	cvt.u32.u16	%r6199, %rs1;
	cvt.u32.u16	%r6200, %rs28;
	mul.lo.s32 	%r6201, %r6199, %r6200;
	ld.u16 	%rs1785, [%SP+42];
	cvt.u32.u16	%r6202, %rs1785;
	mul.lo.s32 	%r6203, %r6202, 26;
	add.s32 	%r6204, %r6201, %r6203;
	cvt.u64.u16	%rd5736, %rs13;
	shl.b64 	%rd5737, %rd5736, 1;
	add.s64 	%rd5738, %rd5676, %rd5737;
	ld.u16 	%rs1786, [%rd5738];
	cvt.u32.u16	%r6205, %rs1786;
	add.s32 	%r6206, %r6204, %r6205;
	cvt.s64.s32	%rd5739, %r6206;
	shl.b64 	%rd5740, %rd5739, 2;
	add.s64 	%rd5741, %rd9, %rd5740;
	ld.f32 	%f1074, [%rd5741];
	cvt.u32.u16	%r6207, %rs1;
	cvt.u32.u16	%r6208, %rs28;
	mul.lo.s32 	%r6209, %r6207, %r6208;
	ld.u16 	%rs1787, [%SP+42];
	cvt.u32.u16	%r6210, %rs1787;
	mul.lo.s32 	%r6211, %r6210, 27;
	add.s32 	%r6212, %r6209, %r6211;
	cvt.u64.u16	%rd5742, %rs13;
	shl.b64 	%rd5743, %rd5742, 1;
	add.s64 	%rd5744, %rd5676, %rd5743;
	ld.u16 	%rs1788, [%rd5744];
	cvt.u32.u16	%r6213, %rs1788;
	add.s32 	%r6214, %r6212, %r6213;
	cvt.s64.s32	%rd5745, %r6214;
	shl.b64 	%rd5746, %rd5745, 2;
	add.s64 	%rd5747, %rd9, %rd5746;
	ld.f32 	%f1075, [%rd5747];
	add.u64 	%rd5748, %SP, 1056;
	add.u64 	%rd5749, %SP, 1068;
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5748;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5749;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1063;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5672;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5673;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1064;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1065;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1066;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1067;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1068;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1069;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1070;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1071;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1072;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1073;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1074;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1075;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 179
tmp1110:

BB43_336:
	.loc	1 416 1
	cvt.u32.u16	%r6215, %rs2;
	ld.u16 	%rs1789, [%SP+16];
	cvt.u32.u16	%r6216, %rs1789;
	mul.lo.s32 	%r6217, %r6216, 0;
	add.s32 	%r6218, %r6215, %r6217;
	cvt.s64.s32	%rd5750, %r6218;
	shl.b64 	%rd5751, %rd5750, 1;
	mov.u64 	%rd5752, cBoolModel;
	cvta.const.u64 	%rd5753, %rd5752;
	add.s64 	%rd5754, %rd5753, %rd5751;
	ld.u16 	%rs1790, [%rd5754];
	setp.ne.s16	%p333, %rs1790, 0;
	not.pred 	%p334, %p333;
	@%p334 bra 	BB43_338;
	bra.uni 	BB43_337;

BB43_337:
	add.u64 	%rd5755, %SP, 300;
	.loc	1 416 1
tmp1111:
	add.s64 	%rd5756, %rd5755, 4;
	cvt.u32.u16	%r6219, %rs1;
	cvt.u32.u16	%r6220, %rs28;
	mul.lo.s32 	%r6221, %r6219, %r6220;
	ld.u16 	%rs1791, [%SP+42];
	cvt.u32.u16	%r6222, %rs1791;
	mul.lo.s32 	%r6223, %r6222, 0;
	add.s32 	%r6224, %r6221, %r6223;
	cvt.u64.u16	%rd5757, %rs2;
	mov.u64 	%rd5758, cSegToComp;
	cvta.const.u64 	%rd5759, %rd5758;
	shl.b64 	%rd5760, %rd5757, 1;
	add.s64 	%rd5761, %rd5759, %rd5760;
	ld.u16 	%rs1792, [%rd5761];
	cvt.u32.u16	%r6225, %rs1792;
	add.s32 	%r6226, %r6224, %r6225;
	cvt.s64.s32	%rd5762, %r6226;
	shl.b64 	%rd5763, %rd5762, 2;
	add.s64 	%rd5764, %rd9, %rd5763;
	ld.f32 	%f1076, [%rd5764];
	cvt.u32.u16	%r6227, %rs1;
	cvt.u32.u16	%r6228, %rs28;
	mul.lo.s32 	%r6229, %r6227, %r6228;
	ld.u16 	%rs1793, [%SP+42];
	cvt.u32.u16	%r6230, %rs1793;
	mul.lo.s32 	%r6231, %r6230, 1;
	add.s32 	%r6232, %r6229, %r6231;
	cvt.u64.u16	%rd5765, %rs2;
	shl.b64 	%rd5766, %rd5765, 1;
	add.s64 	%rd5767, %rd5759, %rd5766;
	ld.u16 	%rs1794, [%rd5767];
	cvt.u32.u16	%r6233, %rs1794;
	add.s32 	%r6234, %r6232, %r6233;
	cvt.s64.s32	%rd5768, %r6234;
	shl.b64 	%rd5769, %rd5768, 2;
	add.s64 	%rd5770, %rd9, %rd5769;
	ld.f32 	%f1077, [%rd5770];
	ld.f32 	%f1078, [%SP+332];
	add.s64 	%rd5771, %rd5755, 36;
	add.u64 	%rd5772, %SP, 784;
	add.u64 	%rd5773, %SP, 800;
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5772;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5773;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5755;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5756;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1076;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1077;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1078;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd5771;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 180
tmp1112:

BB43_338:
	.loc	1 416 1
	cvt.u32.u16	%r6235, %rs2;
	ld.u16 	%rs1795, [%SP+16];
	cvt.u32.u16	%r6236, %rs1795;
	mul.lo.s32 	%r6237, %r6236, 1;
	add.s32 	%r6238, %r6235, %r6237;
	cvt.s64.s32	%rd5774, %r6238;
	shl.b64 	%rd5775, %rd5774, 1;
	mov.u64 	%rd5776, cBoolModel;
	cvta.const.u64 	%rd5777, %rd5776;
	add.s64 	%rd5778, %rd5777, %rd5775;
	ld.u16 	%rs1796, [%rd5778];
	setp.ne.s16	%p335, %rs1796, 0;
	not.pred 	%p336, %p335;
	@%p336 bra 	BB43_340;
	bra.uni 	BB43_339;

BB43_339:
	add.u64 	%rd5779, %SP, 300;
	.loc	1 416 1
tmp1113:
	add.s64 	%rd5780, %rd5779, 8;
	ld.f32 	%f1079, [%SP+336];
	add.s64 	%rd5781, %rd5779, 32;
	add.u64 	%rd5782, %SP, 784;
	add.u64 	%rd5783, %SP, 800;
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5782;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5783;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5780;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1079;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd5781;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 181
tmp1114:

BB43_340:
	.loc	1 416 1
	cvt.u32.u16	%r6239, %rs2;
	ld.u16 	%rs1797, [%SP+16];
	cvt.u32.u16	%r6240, %rs1797;
	mul.lo.s32 	%r6241, %r6240, 2;
	add.s32 	%r6242, %r6239, %r6241;
	cvt.s64.s32	%rd5784, %r6242;
	shl.b64 	%rd5785, %rd5784, 1;
	mov.u64 	%rd5786, cBoolModel;
	cvta.const.u64 	%rd5787, %rd5786;
	add.s64 	%rd5788, %rd5787, %rd5785;
	ld.u16 	%rs1798, [%rd5788];
	setp.ne.s16	%p337, %rs1798, 0;
	not.pred 	%p338, %p337;
	@%p338 bra 	BB43_342;
	bra.uni 	BB43_341;

BB43_341:
	add.u64 	%rd5789, %SP, 300;
	.loc	1 416 1
tmp1115:
	add.s64 	%rd5790, %rd5789, 12;
	cvt.u32.u16	%r6243, %rs1;
	cvt.u32.u16	%r6244, %rs28;
	mul.lo.s32 	%r6245, %r6243, %r6244;
	ld.u16 	%rs1799, [%SP+42];
	cvt.u32.u16	%r6246, %rs1799;
	mul.lo.s32 	%r6247, %r6246, 2;
	add.s32 	%r6248, %r6245, %r6247;
	cvt.u64.u16	%rd5791, %rs2;
	mov.u64 	%rd5792, cSegToComp;
	cvta.const.u64 	%rd5793, %rd5792;
	shl.b64 	%rd5794, %rd5791, 1;
	add.s64 	%rd5795, %rd5793, %rd5794;
	ld.u16 	%rs1800, [%rd5795];
	cvt.u32.u16	%r6249, %rs1800;
	add.s32 	%r6250, %r6248, %r6249;
	cvt.s64.s32	%rd5796, %r6250;
	shl.b64 	%rd5797, %rd5796, 2;
	add.s64 	%rd5798, %rd9, %rd5797;
	ld.f32 	%f1080, [%rd5798];
	cvt.u32.u16	%r6251, %rs1;
	cvt.u32.u16	%r6252, %rs28;
	mul.lo.s32 	%r6253, %r6251, %r6252;
	ld.u16 	%rs1801, [%SP+42];
	cvt.u32.u16	%r6254, %rs1801;
	mul.lo.s32 	%r6255, %r6254, 3;
	add.s32 	%r6256, %r6253, %r6255;
	cvt.u64.u16	%rd5799, %rs2;
	shl.b64 	%rd5800, %rd5799, 1;
	add.s64 	%rd5801, %rd5793, %rd5800;
	ld.u16 	%rs1802, [%rd5801];
	cvt.u32.u16	%r6257, %rs1802;
	add.s32 	%r6258, %r6256, %r6257;
	cvt.s64.s32	%rd5802, %r6258;
	shl.b64 	%rd5803, %rd5802, 2;
	add.s64 	%rd5804, %rd9, %rd5803;
	ld.f32 	%f1081, [%rd5804];
	cvt.u32.u16	%r6259, %rs1;
	cvt.u32.u16	%r6260, %rs28;
	mul.lo.s32 	%r6261, %r6259, %r6260;
	ld.u16 	%rs1803, [%SP+42];
	cvt.u32.u16	%r6262, %rs1803;
	mul.lo.s32 	%r6263, %r6262, 4;
	add.s32 	%r6264, %r6261, %r6263;
	cvt.u64.u16	%rd5805, %rs2;
	shl.b64 	%rd5806, %rd5805, 1;
	add.s64 	%rd5807, %rd5793, %rd5806;
	ld.u16 	%rs1804, [%rd5807];
	cvt.u32.u16	%r6265, %rs1804;
	add.s32 	%r6266, %r6264, %r6265;
	cvt.s64.s32	%rd5808, %r6266;
	shl.b64 	%rd5809, %rd5808, 2;
	add.s64 	%rd5810, %rd9, %rd5809;
	ld.f32 	%f1082, [%rd5810];
	cvt.u32.u16	%r6267, %rs1;
	cvt.u32.u16	%r6268, %rs28;
	mul.lo.s32 	%r6269, %r6267, %r6268;
	ld.u16 	%rs1805, [%SP+42];
	cvt.u32.u16	%r6270, %rs1805;
	mul.lo.s32 	%r6271, %r6270, 5;
	add.s32 	%r6272, %r6269, %r6271;
	cvt.u64.u16	%rd5811, %rs2;
	shl.b64 	%rd5812, %rd5811, 1;
	add.s64 	%rd5813, %rd5793, %rd5812;
	ld.u16 	%rs1806, [%rd5813];
	cvt.u32.u16	%r6273, %rs1806;
	add.s32 	%r6274, %r6272, %r6273;
	cvt.s64.s32	%rd5814, %r6274;
	shl.b64 	%rd5815, %rd5814, 2;
	add.s64 	%rd5816, %rd9, %rd5815;
	ld.f32 	%f1083, [%rd5816];
	ld.f32 	%f1084, [%SP+332];
	add.u64 	%rd5817, %SP, 784;
	add.u64 	%rd5818, %SP, 800;
	// Callseq Start 182
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5817;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5818;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5790;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1080;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1081;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1082;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1083;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1084;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 182
tmp1116:

BB43_342:
	.loc	1 416 1
	cvt.u32.u16	%r6275, %rs2;
	ld.u16 	%rs1807, [%SP+16];
	cvt.u32.u16	%r6276, %rs1807;
	mul.lo.s32 	%r6277, %r6276, 3;
	add.s32 	%r6278, %r6275, %r6277;
	cvt.s64.s32	%rd5819, %r6278;
	shl.b64 	%rd5820, %rd5819, 1;
	mov.u64 	%rd5821, cBoolModel;
	cvta.const.u64 	%rd5822, %rd5821;
	add.s64 	%rd5823, %rd5822, %rd5820;
	ld.u16 	%rs1808, [%rd5823];
	setp.ne.s16	%p339, %rs1808, 0;
	not.pred 	%p340, %p339;
	@%p340 bra 	BB43_344;
	bra.uni 	BB43_343;

BB43_343:
	add.u64 	%rd5824, %SP, 300;
	.loc	1 416 1
tmp1117:
	add.s64 	%rd5825, %rd5824, 16;
	cvt.u32.u16	%r6279, %rs1;
	cvt.u32.u16	%r6280, %rs28;
	mul.lo.s32 	%r6281, %r6279, %r6280;
	ld.u16 	%rs1809, [%SP+42];
	cvt.u32.u16	%r6282, %rs1809;
	mul.lo.s32 	%r6283, %r6282, 6;
	add.s32 	%r6284, %r6281, %r6283;
	cvt.u64.u16	%rd5826, %rs2;
	mov.u64 	%rd5827, cSegToComp;
	cvta.const.u64 	%rd5828, %rd5827;
	shl.b64 	%rd5829, %rd5826, 1;
	add.s64 	%rd5830, %rd5828, %rd5829;
	ld.u16 	%rs1810, [%rd5830];
	cvt.u32.u16	%r6285, %rs1810;
	add.s32 	%r6286, %r6284, %r6285;
	cvt.s64.s32	%rd5831, %r6286;
	shl.b64 	%rd5832, %rd5831, 2;
	add.s64 	%rd5833, %rd9, %rd5832;
	ld.f32 	%f1085, [%rd5833];
	cvt.u32.u16	%r6287, %rs1;
	cvt.u32.u16	%r6288, %rs28;
	mul.lo.s32 	%r6289, %r6287, %r6288;
	ld.u16 	%rs1811, [%SP+42];
	cvt.u32.u16	%r6290, %rs1811;
	mul.lo.s32 	%r6291, %r6290, 7;
	add.s32 	%r6292, %r6289, %r6291;
	cvt.u64.u16	%rd5834, %rs2;
	shl.b64 	%rd5835, %rd5834, 1;
	add.s64 	%rd5836, %rd5828, %rd5835;
	ld.u16 	%rs1812, [%rd5836];
	cvt.u32.u16	%r6293, %rs1812;
	add.s32 	%r6294, %r6292, %r6293;
	cvt.s64.s32	%rd5837, %r6294;
	shl.b64 	%rd5838, %rd5837, 2;
	add.s64 	%rd5839, %rd9, %rd5838;
	ld.f32 	%f1086, [%rd5839];
	cvt.u32.u16	%r6295, %rs1;
	cvt.u32.u16	%r6296, %rs28;
	mul.lo.s32 	%r6297, %r6295, %r6296;
	ld.u16 	%rs1813, [%SP+42];
	cvt.u32.u16	%r6298, %rs1813;
	mul.lo.s32 	%r6299, %r6298, 8;
	add.s32 	%r6300, %r6297, %r6299;
	cvt.u64.u16	%rd5840, %rs2;
	shl.b64 	%rd5841, %rd5840, 1;
	add.s64 	%rd5842, %rd5828, %rd5841;
	ld.u16 	%rs1814, [%rd5842];
	cvt.u32.u16	%r6301, %rs1814;
	add.s32 	%r6302, %r6300, %r6301;
	cvt.s64.s32	%rd5843, %r6302;
	shl.b64 	%rd5844, %rd5843, 2;
	add.s64 	%rd5845, %rd9, %rd5844;
	ld.f32 	%f1087, [%rd5845];
	cvt.u32.u16	%r6303, %rs1;
	cvt.u32.u16	%r6304, %rs28;
	mul.lo.s32 	%r6305, %r6303, %r6304;
	ld.u16 	%rs1815, [%SP+42];
	cvt.u32.u16	%r6306, %rs1815;
	mul.lo.s32 	%r6307, %r6306, 9;
	add.s32 	%r6308, %r6305, %r6307;
	cvt.u64.u16	%rd5846, %rs2;
	shl.b64 	%rd5847, %rd5846, 1;
	add.s64 	%rd5848, %rd5828, %rd5847;
	ld.u16 	%rs1816, [%rd5848];
	cvt.u32.u16	%r6309, %rs1816;
	add.s32 	%r6310, %r6308, %r6309;
	cvt.s64.s32	%rd5849, %r6310;
	shl.b64 	%rd5850, %rd5849, 2;
	add.s64 	%rd5851, %rd9, %rd5850;
	ld.f32 	%f1088, [%rd5851];
	cvt.u32.u16	%r6311, %rs1;
	cvt.u32.u16	%r6312, %rs28;
	mul.lo.s32 	%r6313, %r6311, %r6312;
	ld.u16 	%rs1817, [%SP+42];
	cvt.u32.u16	%r6314, %rs1817;
	mul.lo.s32 	%r6315, %r6314, 10;
	add.s32 	%r6316, %r6313, %r6315;
	cvt.u64.u16	%rd5852, %rs2;
	shl.b64 	%rd5853, %rd5852, 1;
	add.s64 	%rd5854, %rd5828, %rd5853;
	ld.u16 	%rs1818, [%rd5854];
	cvt.u32.u16	%r6317, %rs1818;
	add.s32 	%r6318, %r6316, %r6317;
	cvt.s64.s32	%rd5855, %r6318;
	shl.b64 	%rd5856, %rd5855, 2;
	add.s64 	%rd5857, %rd9, %rd5856;
	ld.f32 	%f1089, [%rd5857];
	add.u64 	%rd5858, %SP, 784;
	add.u64 	%rd5859, %SP, 800;
	// Callseq Start 183
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5858;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5859;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5825;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1085;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1086;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1087;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1088;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1089;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 183
tmp1118:

BB43_344:
	.loc	1 416 1
	cvt.u32.u16	%r6319, %rs2;
	ld.u16 	%rs1819, [%SP+16];
	cvt.u32.u16	%r6320, %rs1819;
	mul.lo.s32 	%r6321, %r6320, 4;
	add.s32 	%r6322, %r6319, %r6321;
	cvt.s64.s32	%rd5860, %r6322;
	shl.b64 	%rd5861, %rd5860, 1;
	mov.u64 	%rd5862, cBoolModel;
	cvta.const.u64 	%rd5863, %rd5862;
	add.s64 	%rd5864, %rd5863, %rd5861;
	ld.u16 	%rs1820, [%rd5864];
	setp.ne.s16	%p341, %rs1820, 0;
	not.pred 	%p342, %p341;
	@%p342 bra 	BB43_346;
	bra.uni 	BB43_345;

BB43_345:
	add.u64 	%rd5865, %SP, 300;
	.loc	1 416 1
tmp1119:
	add.s64 	%rd5866, %rd5865, 20;
	cvt.u32.u16	%r6323, %rs1;
	cvt.u32.u16	%r6324, %rs28;
	mul.lo.s32 	%r6325, %r6323, %r6324;
	ld.u16 	%rs1821, [%SP+42];
	cvt.u32.u16	%r6326, %rs1821;
	mul.lo.s32 	%r6327, %r6326, 11;
	add.s32 	%r6328, %r6325, %r6327;
	cvt.u64.u16	%rd5867, %rs2;
	mov.u64 	%rd5868, cSegToComp;
	cvta.const.u64 	%rd5869, %rd5868;
	shl.b64 	%rd5870, %rd5867, 1;
	add.s64 	%rd5871, %rd5869, %rd5870;
	ld.u16 	%rs1822, [%rd5871];
	cvt.u32.u16	%r6329, %rs1822;
	add.s32 	%r6330, %r6328, %r6329;
	cvt.s64.s32	%rd5872, %r6330;
	shl.b64 	%rd5873, %rd5872, 2;
	add.s64 	%rd5874, %rd9, %rd5873;
	ld.f32 	%f1090, [%rd5874];
	cvt.u32.u16	%r6331, %rs1;
	cvt.u32.u16	%r6332, %rs28;
	mul.lo.s32 	%r6333, %r6331, %r6332;
	ld.u16 	%rs1823, [%SP+42];
	cvt.u32.u16	%r6334, %rs1823;
	mul.lo.s32 	%r6335, %r6334, 12;
	add.s32 	%r6336, %r6333, %r6335;
	cvt.u64.u16	%rd5875, %rs2;
	shl.b64 	%rd5876, %rd5875, 1;
	add.s64 	%rd5877, %rd5869, %rd5876;
	ld.u16 	%rs1824, [%rd5877];
	cvt.u32.u16	%r6337, %rs1824;
	add.s32 	%r6338, %r6336, %r6337;
	cvt.s64.s32	%rd5878, %r6338;
	shl.b64 	%rd5879, %rd5878, 2;
	add.s64 	%rd5880, %rd9, %rd5879;
	ld.f32 	%f1091, [%rd5880];
	cvt.u32.u16	%r6339, %rs1;
	cvt.u32.u16	%r6340, %rs28;
	mul.lo.s32 	%r6341, %r6339, %r6340;
	ld.u16 	%rs1825, [%SP+42];
	cvt.u32.u16	%r6342, %rs1825;
	mul.lo.s32 	%r6343, %r6342, 13;
	add.s32 	%r6344, %r6341, %r6343;
	cvt.u64.u16	%rd5881, %rs2;
	shl.b64 	%rd5882, %rd5881, 1;
	add.s64 	%rd5883, %rd5869, %rd5882;
	ld.u16 	%rs1826, [%rd5883];
	cvt.u32.u16	%r6345, %rs1826;
	add.s32 	%r6346, %r6344, %r6345;
	cvt.s64.s32	%rd5884, %r6346;
	shl.b64 	%rd5885, %rd5884, 2;
	add.s64 	%rd5886, %rd9, %rd5885;
	ld.f32 	%f1092, [%rd5886];
	cvt.u32.u16	%r6347, %rs1;
	cvt.u32.u16	%r6348, %rs28;
	mul.lo.s32 	%r6349, %r6347, %r6348;
	ld.u16 	%rs1827, [%SP+42];
	cvt.u32.u16	%r6350, %rs1827;
	mul.lo.s32 	%r6351, %r6350, 14;
	add.s32 	%r6352, %r6349, %r6351;
	cvt.u64.u16	%rd5887, %rs2;
	shl.b64 	%rd5888, %rd5887, 1;
	add.s64 	%rd5889, %rd5869, %rd5888;
	ld.u16 	%rs1828, [%rd5889];
	cvt.u32.u16	%r6353, %rs1828;
	add.s32 	%r6354, %r6352, %r6353;
	cvt.s64.s32	%rd5890, %r6354;
	shl.b64 	%rd5891, %rd5890, 2;
	add.s64 	%rd5892, %rd9, %rd5891;
	ld.f32 	%f1093, [%rd5892];
	cvt.u32.u16	%r6355, %rs1;
	cvt.u32.u16	%r6356, %rs28;
	mul.lo.s32 	%r6357, %r6355, %r6356;
	ld.u16 	%rs1829, [%SP+42];
	cvt.u32.u16	%r6358, %rs1829;
	mul.lo.s32 	%r6359, %r6358, 15;
	add.s32 	%r6360, %r6357, %r6359;
	cvt.u64.u16	%rd5893, %rs2;
	shl.b64 	%rd5894, %rd5893, 1;
	add.s64 	%rd5895, %rd5869, %rd5894;
	ld.u16 	%rs1830, [%rd5895];
	cvt.u32.u16	%r6361, %rs1830;
	add.s32 	%r6362, %r6360, %r6361;
	cvt.s64.s32	%rd5896, %r6362;
	shl.b64 	%rd5897, %rd5896, 2;
	add.s64 	%rd5898, %rd9, %rd5897;
	ld.f32 	%f1094, [%rd5898];
	add.u64 	%rd5899, %SP, 784;
	add.u64 	%rd5900, %SP, 800;
	// Callseq Start 184
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5899;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5900;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5866;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1090;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1091;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1092;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1093;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1094;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 184
tmp1120:

BB43_346:
	.loc	1 416 1
	cvt.u32.u16	%r6363, %rs2;
	ld.u16 	%rs1831, [%SP+16];
	cvt.u32.u16	%r6364, %rs1831;
	mul.lo.s32 	%r6365, %r6364, 5;
	add.s32 	%r6366, %r6363, %r6365;
	cvt.s64.s32	%rd5901, %r6366;
	shl.b64 	%rd5902, %rd5901, 1;
	mov.u64 	%rd5903, cBoolModel;
	cvta.const.u64 	%rd5904, %rd5903;
	add.s64 	%rd5905, %rd5904, %rd5902;
	ld.u16 	%rs1832, [%rd5905];
	setp.ne.s16	%p343, %rs1832, 0;
	not.pred 	%p344, %p343;
	@%p344 bra 	BB43_348;
	bra.uni 	BB43_347;

BB43_347:
	add.u64 	%rd5906, %SP, 300;
	.loc	1 416 1
tmp1121:
	add.s64 	%rd5907, %rd5906, 24;
	add.s64 	%rd5908, %rd5906, 28;
	cvt.u32.u16	%r6367, %rs1;
	cvt.u32.u16	%r6368, %rs28;
	mul.lo.s32 	%r6369, %r6367, %r6368;
	ld.u16 	%rs1833, [%SP+42];
	cvt.u32.u16	%r6370, %rs1833;
	mul.lo.s32 	%r6371, %r6370, 16;
	add.s32 	%r6372, %r6369, %r6371;
	cvt.u64.u16	%rd5909, %rs2;
	mov.u64 	%rd5910, cSegToComp;
	cvta.const.u64 	%rd5911, %rd5910;
	shl.b64 	%rd5912, %rd5909, 1;
	add.s64 	%rd5913, %rd5911, %rd5912;
	ld.u16 	%rs1834, [%rd5913];
	cvt.u32.u16	%r6373, %rs1834;
	add.s32 	%r6374, %r6372, %r6373;
	cvt.s64.s32	%rd5914, %r6374;
	shl.b64 	%rd5915, %rd5914, 2;
	add.s64 	%rd5916, %rd9, %rd5915;
	ld.f32 	%f1095, [%rd5916];
	cvt.u32.u16	%r6375, %rs1;
	cvt.u32.u16	%r6376, %rs28;
	mul.lo.s32 	%r6377, %r6375, %r6376;
	ld.u16 	%rs1835, [%SP+42];
	cvt.u32.u16	%r6378, %rs1835;
	mul.lo.s32 	%r6379, %r6378, 17;
	add.s32 	%r6380, %r6377, %r6379;
	cvt.u64.u16	%rd5917, %rs2;
	shl.b64 	%rd5918, %rd5917, 1;
	add.s64 	%rd5919, %rd5911, %rd5918;
	ld.u16 	%rs1836, [%rd5919];
	cvt.u32.u16	%r6381, %rs1836;
	add.s32 	%r6382, %r6380, %r6381;
	cvt.s64.s32	%rd5920, %r6382;
	shl.b64 	%rd5921, %rd5920, 2;
	add.s64 	%rd5922, %rd9, %rd5921;
	ld.f32 	%f1096, [%rd5922];
	cvt.u32.u16	%r6383, %rs1;
	cvt.u32.u16	%r6384, %rs28;
	mul.lo.s32 	%r6385, %r6383, %r6384;
	ld.u16 	%rs1837, [%SP+42];
	cvt.u32.u16	%r6386, %rs1837;
	mul.lo.s32 	%r6387, %r6386, 18;
	add.s32 	%r6388, %r6385, %r6387;
	cvt.u64.u16	%rd5923, %rs2;
	shl.b64 	%rd5924, %rd5923, 1;
	add.s64 	%rd5925, %rd5911, %rd5924;
	ld.u16 	%rs1838, [%rd5925];
	cvt.u32.u16	%r6389, %rs1838;
	add.s32 	%r6390, %r6388, %r6389;
	cvt.s64.s32	%rd5926, %r6390;
	shl.b64 	%rd5927, %rd5926, 2;
	add.s64 	%rd5928, %rd9, %rd5927;
	ld.f32 	%f1097, [%rd5928];
	cvt.u32.u16	%r6391, %rs1;
	cvt.u32.u16	%r6392, %rs28;
	mul.lo.s32 	%r6393, %r6391, %r6392;
	ld.u16 	%rs1839, [%SP+42];
	cvt.u32.u16	%r6394, %rs1839;
	mul.lo.s32 	%r6395, %r6394, 19;
	add.s32 	%r6396, %r6393, %r6395;
	cvt.u64.u16	%rd5929, %rs2;
	shl.b64 	%rd5930, %rd5929, 1;
	add.s64 	%rd5931, %rd5911, %rd5930;
	ld.u16 	%rs1840, [%rd5931];
	cvt.u32.u16	%r6397, %rs1840;
	add.s32 	%r6398, %r6396, %r6397;
	cvt.s64.s32	%rd5932, %r6398;
	shl.b64 	%rd5933, %rd5932, 2;
	add.s64 	%rd5934, %rd9, %rd5933;
	ld.f32 	%f1098, [%rd5934];
	cvt.u32.u16	%r6399, %rs1;
	cvt.u32.u16	%r6400, %rs28;
	mul.lo.s32 	%r6401, %r6399, %r6400;
	ld.u16 	%rs1841, [%SP+42];
	cvt.u32.u16	%r6402, %rs1841;
	mul.lo.s32 	%r6403, %r6402, 20;
	add.s32 	%r6404, %r6401, %r6403;
	cvt.u64.u16	%rd5935, %rs2;
	shl.b64 	%rd5936, %rd5935, 1;
	add.s64 	%rd5937, %rd5911, %rd5936;
	ld.u16 	%rs1842, [%rd5937];
	cvt.u32.u16	%r6405, %rs1842;
	add.s32 	%r6406, %r6404, %r6405;
	cvt.s64.s32	%rd5938, %r6406;
	shl.b64 	%rd5939, %rd5938, 2;
	add.s64 	%rd5940, %rd9, %rd5939;
	ld.f32 	%f1099, [%rd5940];
	cvt.u32.u16	%r6407, %rs1;
	cvt.u32.u16	%r6408, %rs28;
	mul.lo.s32 	%r6409, %r6407, %r6408;
	ld.u16 	%rs1843, [%SP+42];
	cvt.u32.u16	%r6410, %rs1843;
	mul.lo.s32 	%r6411, %r6410, 21;
	add.s32 	%r6412, %r6409, %r6411;
	cvt.u64.u16	%rd5941, %rs2;
	shl.b64 	%rd5942, %rd5941, 1;
	add.s64 	%rd5943, %rd5911, %rd5942;
	ld.u16 	%rs1844, [%rd5943];
	cvt.u32.u16	%r6413, %rs1844;
	add.s32 	%r6414, %r6412, %r6413;
	cvt.s64.s32	%rd5944, %r6414;
	shl.b64 	%rd5945, %rd5944, 2;
	add.s64 	%rd5946, %rd9, %rd5945;
	ld.f32 	%f1100, [%rd5946];
	cvt.u32.u16	%r6415, %rs1;
	cvt.u32.u16	%r6416, %rs28;
	mul.lo.s32 	%r6417, %r6415, %r6416;
	ld.u16 	%rs1845, [%SP+42];
	cvt.u32.u16	%r6418, %rs1845;
	mul.lo.s32 	%r6419, %r6418, 22;
	add.s32 	%r6420, %r6417, %r6419;
	cvt.u64.u16	%rd5947, %rs2;
	shl.b64 	%rd5948, %rd5947, 1;
	add.s64 	%rd5949, %rd5911, %rd5948;
	ld.u16 	%rs1846, [%rd5949];
	cvt.u32.u16	%r6421, %rs1846;
	add.s32 	%r6422, %r6420, %r6421;
	cvt.s64.s32	%rd5950, %r6422;
	shl.b64 	%rd5951, %rd5950, 2;
	add.s64 	%rd5952, %rd9, %rd5951;
	ld.f32 	%f1101, [%rd5952];
	cvt.u32.u16	%r6423, %rs1;
	cvt.u32.u16	%r6424, %rs28;
	mul.lo.s32 	%r6425, %r6423, %r6424;
	ld.u16 	%rs1847, [%SP+42];
	cvt.u32.u16	%r6426, %rs1847;
	mul.lo.s32 	%r6427, %r6426, 23;
	add.s32 	%r6428, %r6425, %r6427;
	cvt.u64.u16	%rd5953, %rs2;
	shl.b64 	%rd5954, %rd5953, 1;
	add.s64 	%rd5955, %rd5911, %rd5954;
	ld.u16 	%rs1848, [%rd5955];
	cvt.u32.u16	%r6429, %rs1848;
	add.s32 	%r6430, %r6428, %r6429;
	cvt.s64.s32	%rd5956, %r6430;
	shl.b64 	%rd5957, %rd5956, 2;
	add.s64 	%rd5958, %rd9, %rd5957;
	ld.f32 	%f1102, [%rd5958];
	cvt.u32.u16	%r6431, %rs1;
	cvt.u32.u16	%r6432, %rs28;
	mul.lo.s32 	%r6433, %r6431, %r6432;
	ld.u16 	%rs1849, [%SP+42];
	cvt.u32.u16	%r6434, %rs1849;
	mul.lo.s32 	%r6435, %r6434, 24;
	add.s32 	%r6436, %r6433, %r6435;
	cvt.u64.u16	%rd5959, %rs2;
	shl.b64 	%rd5960, %rd5959, 1;
	add.s64 	%rd5961, %rd5911, %rd5960;
	ld.u16 	%rs1850, [%rd5961];
	cvt.u32.u16	%r6437, %rs1850;
	add.s32 	%r6438, %r6436, %r6437;
	cvt.s64.s32	%rd5962, %r6438;
	shl.b64 	%rd5963, %rd5962, 2;
	add.s64 	%rd5964, %rd9, %rd5963;
	ld.f32 	%f1103, [%rd5964];
	cvt.u32.u16	%r6439, %rs1;
	cvt.u32.u16	%r6440, %rs28;
	mul.lo.s32 	%r6441, %r6439, %r6440;
	ld.u16 	%rs1851, [%SP+42];
	cvt.u32.u16	%r6442, %rs1851;
	mul.lo.s32 	%r6443, %r6442, 25;
	add.s32 	%r6444, %r6441, %r6443;
	cvt.u64.u16	%rd5965, %rs2;
	shl.b64 	%rd5966, %rd5965, 1;
	add.s64 	%rd5967, %rd5911, %rd5966;
	ld.u16 	%rs1852, [%rd5967];
	cvt.u32.u16	%r6445, %rs1852;
	add.s32 	%r6446, %r6444, %r6445;
	cvt.s64.s32	%rd5968, %r6446;
	shl.b64 	%rd5969, %rd5968, 2;
	add.s64 	%rd5970, %rd9, %rd5969;
	ld.f32 	%f1104, [%rd5970];
	cvt.u32.u16	%r6447, %rs1;
	cvt.u32.u16	%r6448, %rs28;
	mul.lo.s32 	%r6449, %r6447, %r6448;
	ld.u16 	%rs1853, [%SP+42];
	cvt.u32.u16	%r6450, %rs1853;
	mul.lo.s32 	%r6451, %r6450, 26;
	add.s32 	%r6452, %r6449, %r6451;
	cvt.u64.u16	%rd5971, %rs2;
	shl.b64 	%rd5972, %rd5971, 1;
	add.s64 	%rd5973, %rd5911, %rd5972;
	ld.u16 	%rs1854, [%rd5973];
	cvt.u32.u16	%r6453, %rs1854;
	add.s32 	%r6454, %r6452, %r6453;
	cvt.s64.s32	%rd5974, %r6454;
	shl.b64 	%rd5975, %rd5974, 2;
	add.s64 	%rd5976, %rd9, %rd5975;
	ld.f32 	%f1105, [%rd5976];
	cvt.u32.u16	%r6455, %rs1;
	cvt.u32.u16	%r6456, %rs28;
	mul.lo.s32 	%r6457, %r6455, %r6456;
	ld.u16 	%rs1855, [%SP+42];
	cvt.u32.u16	%r6458, %rs1855;
	mul.lo.s32 	%r6459, %r6458, 27;
	add.s32 	%r6460, %r6457, %r6459;
	cvt.u64.u16	%rd5977, %rs2;
	shl.b64 	%rd5978, %rd5977, 1;
	add.s64 	%rd5979, %rd5911, %rd5978;
	ld.u16 	%rs1856, [%rd5979];
	cvt.u32.u16	%r6461, %rs1856;
	add.s32 	%r6462, %r6460, %r6461;
	cvt.s64.s32	%rd5980, %r6462;
	shl.b64 	%rd5981, %rd5980, 2;
	add.s64 	%rd5982, %rd9, %rd5981;
	ld.f32 	%f1106, [%rd5982];
	add.u64 	%rd5983, %SP, 784;
	add.u64 	%rd5984, %SP, 800;
	// Callseq Start 185
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5983;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd5984;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1918;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5907;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5908;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1095;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1096;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1097;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1098;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1099;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1100;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1101;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1102;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1103;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1104;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1105;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1106;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 185
tmp1122:

BB43_348:
	.loc	1 416 1
	cvt.u32.u16	%r6463, %rs3;
	ld.u16 	%rs1857, [%SP+16];
	cvt.u32.u16	%r6464, %rs1857;
	mul.lo.s32 	%r6465, %r6464, 0;
	add.s32 	%r6466, %r6463, %r6465;
	cvt.s64.s32	%rd5985, %r6466;
	shl.b64 	%rd5986, %rd5985, 1;
	mov.u64 	%rd5987, cBoolModel;
	cvta.const.u64 	%rd5988, %rd5987;
	add.s64 	%rd5989, %rd5988, %rd5986;
	ld.u16 	%rs1858, [%rd5989];
	setp.ne.s16	%p345, %rs1858, 0;
	not.pred 	%p346, %p345;
	@%p346 bra 	BB43_350;
	bra.uni 	BB43_349;

BB43_349:
	add.u64 	%rd5990, %SP, 340;
	.loc	1 416 1
tmp1123:
	add.s64 	%rd5991, %rd5990, 4;
	cvt.u32.u16	%r6467, %rs1;
	cvt.u32.u16	%r6468, %rs28;
	mul.lo.s32 	%r6469, %r6467, %r6468;
	ld.u16 	%rs1859, [%SP+42];
	cvt.u32.u16	%r6470, %rs1859;
	mul.lo.s32 	%r6471, %r6470, 0;
	add.s32 	%r6472, %r6469, %r6471;
	cvt.u64.u16	%rd5992, %rs3;
	mov.u64 	%rd5993, cSegToComp;
	cvta.const.u64 	%rd5994, %rd5993;
	shl.b64 	%rd5995, %rd5992, 1;
	add.s64 	%rd5996, %rd5994, %rd5995;
	ld.u16 	%rs1860, [%rd5996];
	cvt.u32.u16	%r6473, %rs1860;
	add.s32 	%r6474, %r6472, %r6473;
	cvt.s64.s32	%rd5997, %r6474;
	shl.b64 	%rd5998, %rd5997, 2;
	add.s64 	%rd5999, %rd9, %rd5998;
	ld.f32 	%f1107, [%rd5999];
	cvt.u32.u16	%r6475, %rs1;
	cvt.u32.u16	%r6476, %rs28;
	mul.lo.s32 	%r6477, %r6475, %r6476;
	ld.u16 	%rs1861, [%SP+42];
	cvt.u32.u16	%r6478, %rs1861;
	mul.lo.s32 	%r6479, %r6478, 1;
	add.s32 	%r6480, %r6477, %r6479;
	cvt.u64.u16	%rd6000, %rs3;
	shl.b64 	%rd6001, %rd6000, 1;
	add.s64 	%rd6002, %rd5994, %rd6001;
	ld.u16 	%rs1862, [%rd6002];
	cvt.u32.u16	%r6481, %rs1862;
	add.s32 	%r6482, %r6480, %r6481;
	cvt.s64.s32	%rd6003, %r6482;
	shl.b64 	%rd6004, %rd6003, 2;
	add.s64 	%rd6005, %rd9, %rd6004;
	ld.f32 	%f1108, [%rd6005];
	ld.f32 	%f1109, [%SP+372];
	add.s64 	%rd6006, %rd5990, 36;
	add.u64 	%rd6007, %SP, 808;
	add.u64 	%rd6008, %SP, 824;
	// Callseq Start 186
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6007;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6008;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd5990;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd5991;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1107;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1108;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1109;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6006;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 186
tmp1124:

BB43_350:
	.loc	1 416 1
	cvt.u32.u16	%r6483, %rs3;
	ld.u16 	%rs1863, [%SP+16];
	cvt.u32.u16	%r6484, %rs1863;
	mul.lo.s32 	%r6485, %r6484, 1;
	add.s32 	%r6486, %r6483, %r6485;
	cvt.s64.s32	%rd6009, %r6486;
	shl.b64 	%rd6010, %rd6009, 1;
	mov.u64 	%rd6011, cBoolModel;
	cvta.const.u64 	%rd6012, %rd6011;
	add.s64 	%rd6013, %rd6012, %rd6010;
	ld.u16 	%rs1864, [%rd6013];
	setp.ne.s16	%p347, %rs1864, 0;
	not.pred 	%p348, %p347;
	@%p348 bra 	BB43_352;
	bra.uni 	BB43_351;

BB43_351:
	add.u64 	%rd6014, %SP, 340;
	.loc	1 416 1
tmp1125:
	add.s64 	%rd6015, %rd6014, 8;
	ld.f32 	%f1110, [%SP+376];
	add.s64 	%rd6016, %rd6014, 32;
	add.u64 	%rd6017, %SP, 808;
	add.u64 	%rd6018, %SP, 824;
	// Callseq Start 187
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6017;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6018;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6015;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1110;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6016;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 187
tmp1126:

BB43_352:
	.loc	1 416 1
	cvt.u32.u16	%r6487, %rs3;
	ld.u16 	%rs1865, [%SP+16];
	cvt.u32.u16	%r6488, %rs1865;
	mul.lo.s32 	%r6489, %r6488, 2;
	add.s32 	%r6490, %r6487, %r6489;
	cvt.s64.s32	%rd6019, %r6490;
	shl.b64 	%rd6020, %rd6019, 1;
	mov.u64 	%rd6021, cBoolModel;
	cvta.const.u64 	%rd6022, %rd6021;
	add.s64 	%rd6023, %rd6022, %rd6020;
	ld.u16 	%rs1866, [%rd6023];
	setp.ne.s16	%p349, %rs1866, 0;
	not.pred 	%p350, %p349;
	@%p350 bra 	BB43_354;
	bra.uni 	BB43_353;

BB43_353:
	add.u64 	%rd6024, %SP, 340;
	.loc	1 416 1
tmp1127:
	add.s64 	%rd6025, %rd6024, 12;
	cvt.u32.u16	%r6491, %rs1;
	cvt.u32.u16	%r6492, %rs28;
	mul.lo.s32 	%r6493, %r6491, %r6492;
	ld.u16 	%rs1867, [%SP+42];
	cvt.u32.u16	%r6494, %rs1867;
	mul.lo.s32 	%r6495, %r6494, 2;
	add.s32 	%r6496, %r6493, %r6495;
	cvt.u64.u16	%rd6026, %rs3;
	mov.u64 	%rd6027, cSegToComp;
	cvta.const.u64 	%rd6028, %rd6027;
	shl.b64 	%rd6029, %rd6026, 1;
	add.s64 	%rd6030, %rd6028, %rd6029;
	ld.u16 	%rs1868, [%rd6030];
	cvt.u32.u16	%r6497, %rs1868;
	add.s32 	%r6498, %r6496, %r6497;
	cvt.s64.s32	%rd6031, %r6498;
	shl.b64 	%rd6032, %rd6031, 2;
	add.s64 	%rd6033, %rd9, %rd6032;
	ld.f32 	%f1111, [%rd6033];
	cvt.u32.u16	%r6499, %rs1;
	cvt.u32.u16	%r6500, %rs28;
	mul.lo.s32 	%r6501, %r6499, %r6500;
	ld.u16 	%rs1869, [%SP+42];
	cvt.u32.u16	%r6502, %rs1869;
	mul.lo.s32 	%r6503, %r6502, 3;
	add.s32 	%r6504, %r6501, %r6503;
	cvt.u64.u16	%rd6034, %rs3;
	shl.b64 	%rd6035, %rd6034, 1;
	add.s64 	%rd6036, %rd6028, %rd6035;
	ld.u16 	%rs1870, [%rd6036];
	cvt.u32.u16	%r6505, %rs1870;
	add.s32 	%r6506, %r6504, %r6505;
	cvt.s64.s32	%rd6037, %r6506;
	shl.b64 	%rd6038, %rd6037, 2;
	add.s64 	%rd6039, %rd9, %rd6038;
	ld.f32 	%f1112, [%rd6039];
	cvt.u32.u16	%r6507, %rs1;
	cvt.u32.u16	%r6508, %rs28;
	mul.lo.s32 	%r6509, %r6507, %r6508;
	ld.u16 	%rs1871, [%SP+42];
	cvt.u32.u16	%r6510, %rs1871;
	mul.lo.s32 	%r6511, %r6510, 4;
	add.s32 	%r6512, %r6509, %r6511;
	cvt.u64.u16	%rd6040, %rs3;
	shl.b64 	%rd6041, %rd6040, 1;
	add.s64 	%rd6042, %rd6028, %rd6041;
	ld.u16 	%rs1872, [%rd6042];
	cvt.u32.u16	%r6513, %rs1872;
	add.s32 	%r6514, %r6512, %r6513;
	cvt.s64.s32	%rd6043, %r6514;
	shl.b64 	%rd6044, %rd6043, 2;
	add.s64 	%rd6045, %rd9, %rd6044;
	ld.f32 	%f1113, [%rd6045];
	cvt.u32.u16	%r6515, %rs1;
	cvt.u32.u16	%r6516, %rs28;
	mul.lo.s32 	%r6517, %r6515, %r6516;
	ld.u16 	%rs1873, [%SP+42];
	cvt.u32.u16	%r6518, %rs1873;
	mul.lo.s32 	%r6519, %r6518, 5;
	add.s32 	%r6520, %r6517, %r6519;
	cvt.u64.u16	%rd6046, %rs3;
	shl.b64 	%rd6047, %rd6046, 1;
	add.s64 	%rd6048, %rd6028, %rd6047;
	ld.u16 	%rs1874, [%rd6048];
	cvt.u32.u16	%r6521, %rs1874;
	add.s32 	%r6522, %r6520, %r6521;
	cvt.s64.s32	%rd6049, %r6522;
	shl.b64 	%rd6050, %rd6049, 2;
	add.s64 	%rd6051, %rd9, %rd6050;
	ld.f32 	%f1114, [%rd6051];
	ld.f32 	%f1115, [%SP+372];
	add.u64 	%rd6052, %SP, 808;
	add.u64 	%rd6053, %SP, 824;
	// Callseq Start 188
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6052;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6053;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6025;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1111;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1112;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1113;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1114;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1115;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 188
tmp1128:

BB43_354:
	.loc	1 416 1
	cvt.u32.u16	%r6523, %rs3;
	ld.u16 	%rs1875, [%SP+16];
	cvt.u32.u16	%r6524, %rs1875;
	mul.lo.s32 	%r6525, %r6524, 3;
	add.s32 	%r6526, %r6523, %r6525;
	cvt.s64.s32	%rd6054, %r6526;
	shl.b64 	%rd6055, %rd6054, 1;
	mov.u64 	%rd6056, cBoolModel;
	cvta.const.u64 	%rd6057, %rd6056;
	add.s64 	%rd6058, %rd6057, %rd6055;
	ld.u16 	%rs1876, [%rd6058];
	setp.ne.s16	%p351, %rs1876, 0;
	not.pred 	%p352, %p351;
	@%p352 bra 	BB43_356;
	bra.uni 	BB43_355;

BB43_355:
	add.u64 	%rd6059, %SP, 340;
	.loc	1 416 1
tmp1129:
	add.s64 	%rd6060, %rd6059, 16;
	cvt.u32.u16	%r6527, %rs1;
	cvt.u32.u16	%r6528, %rs28;
	mul.lo.s32 	%r6529, %r6527, %r6528;
	ld.u16 	%rs1877, [%SP+42];
	cvt.u32.u16	%r6530, %rs1877;
	mul.lo.s32 	%r6531, %r6530, 6;
	add.s32 	%r6532, %r6529, %r6531;
	cvt.u64.u16	%rd6061, %rs3;
	mov.u64 	%rd6062, cSegToComp;
	cvta.const.u64 	%rd6063, %rd6062;
	shl.b64 	%rd6064, %rd6061, 1;
	add.s64 	%rd6065, %rd6063, %rd6064;
	ld.u16 	%rs1878, [%rd6065];
	cvt.u32.u16	%r6533, %rs1878;
	add.s32 	%r6534, %r6532, %r6533;
	cvt.s64.s32	%rd6066, %r6534;
	shl.b64 	%rd6067, %rd6066, 2;
	add.s64 	%rd6068, %rd9, %rd6067;
	ld.f32 	%f1116, [%rd6068];
	cvt.u32.u16	%r6535, %rs1;
	cvt.u32.u16	%r6536, %rs28;
	mul.lo.s32 	%r6537, %r6535, %r6536;
	ld.u16 	%rs1879, [%SP+42];
	cvt.u32.u16	%r6538, %rs1879;
	mul.lo.s32 	%r6539, %r6538, 7;
	add.s32 	%r6540, %r6537, %r6539;
	cvt.u64.u16	%rd6069, %rs3;
	shl.b64 	%rd6070, %rd6069, 1;
	add.s64 	%rd6071, %rd6063, %rd6070;
	ld.u16 	%rs1880, [%rd6071];
	cvt.u32.u16	%r6541, %rs1880;
	add.s32 	%r6542, %r6540, %r6541;
	cvt.s64.s32	%rd6072, %r6542;
	shl.b64 	%rd6073, %rd6072, 2;
	add.s64 	%rd6074, %rd9, %rd6073;
	ld.f32 	%f1117, [%rd6074];
	cvt.u32.u16	%r6543, %rs1;
	cvt.u32.u16	%r6544, %rs28;
	mul.lo.s32 	%r6545, %r6543, %r6544;
	ld.u16 	%rs1881, [%SP+42];
	cvt.u32.u16	%r6546, %rs1881;
	mul.lo.s32 	%r6547, %r6546, 8;
	add.s32 	%r6548, %r6545, %r6547;
	cvt.u64.u16	%rd6075, %rs3;
	shl.b64 	%rd6076, %rd6075, 1;
	add.s64 	%rd6077, %rd6063, %rd6076;
	ld.u16 	%rs1882, [%rd6077];
	cvt.u32.u16	%r6549, %rs1882;
	add.s32 	%r6550, %r6548, %r6549;
	cvt.s64.s32	%rd6078, %r6550;
	shl.b64 	%rd6079, %rd6078, 2;
	add.s64 	%rd6080, %rd9, %rd6079;
	ld.f32 	%f1118, [%rd6080];
	cvt.u32.u16	%r6551, %rs1;
	cvt.u32.u16	%r6552, %rs28;
	mul.lo.s32 	%r6553, %r6551, %r6552;
	ld.u16 	%rs1883, [%SP+42];
	cvt.u32.u16	%r6554, %rs1883;
	mul.lo.s32 	%r6555, %r6554, 9;
	add.s32 	%r6556, %r6553, %r6555;
	cvt.u64.u16	%rd6081, %rs3;
	shl.b64 	%rd6082, %rd6081, 1;
	add.s64 	%rd6083, %rd6063, %rd6082;
	ld.u16 	%rs1884, [%rd6083];
	cvt.u32.u16	%r6557, %rs1884;
	add.s32 	%r6558, %r6556, %r6557;
	cvt.s64.s32	%rd6084, %r6558;
	shl.b64 	%rd6085, %rd6084, 2;
	add.s64 	%rd6086, %rd9, %rd6085;
	ld.f32 	%f1119, [%rd6086];
	cvt.u32.u16	%r6559, %rs1;
	cvt.u32.u16	%r6560, %rs28;
	mul.lo.s32 	%r6561, %r6559, %r6560;
	ld.u16 	%rs1885, [%SP+42];
	cvt.u32.u16	%r6562, %rs1885;
	mul.lo.s32 	%r6563, %r6562, 10;
	add.s32 	%r6564, %r6561, %r6563;
	cvt.u64.u16	%rd6087, %rs3;
	shl.b64 	%rd6088, %rd6087, 1;
	add.s64 	%rd6089, %rd6063, %rd6088;
	ld.u16 	%rs1886, [%rd6089];
	cvt.u32.u16	%r6565, %rs1886;
	add.s32 	%r6566, %r6564, %r6565;
	cvt.s64.s32	%rd6090, %r6566;
	shl.b64 	%rd6091, %rd6090, 2;
	add.s64 	%rd6092, %rd9, %rd6091;
	ld.f32 	%f1120, [%rd6092];
	add.u64 	%rd6093, %SP, 808;
	add.u64 	%rd6094, %SP, 824;
	// Callseq Start 189
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6093;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6094;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6060;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1116;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1117;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1118;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1119;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1120;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 189
tmp1130:

BB43_356:
	.loc	1 416 1
	cvt.u32.u16	%r6567, %rs3;
	ld.u16 	%rs1887, [%SP+16];
	cvt.u32.u16	%r6568, %rs1887;
	mul.lo.s32 	%r6569, %r6568, 4;
	add.s32 	%r6570, %r6567, %r6569;
	cvt.s64.s32	%rd6095, %r6570;
	shl.b64 	%rd6096, %rd6095, 1;
	mov.u64 	%rd6097, cBoolModel;
	cvta.const.u64 	%rd6098, %rd6097;
	add.s64 	%rd6099, %rd6098, %rd6096;
	ld.u16 	%rs1888, [%rd6099];
	setp.ne.s16	%p353, %rs1888, 0;
	not.pred 	%p354, %p353;
	@%p354 bra 	BB43_358;
	bra.uni 	BB43_357;

BB43_357:
	add.u64 	%rd6100, %SP, 340;
	.loc	1 416 1
tmp1131:
	add.s64 	%rd6101, %rd6100, 20;
	cvt.u32.u16	%r6571, %rs1;
	cvt.u32.u16	%r6572, %rs28;
	mul.lo.s32 	%r6573, %r6571, %r6572;
	ld.u16 	%rs1889, [%SP+42];
	cvt.u32.u16	%r6574, %rs1889;
	mul.lo.s32 	%r6575, %r6574, 11;
	add.s32 	%r6576, %r6573, %r6575;
	cvt.u64.u16	%rd6102, %rs3;
	mov.u64 	%rd6103, cSegToComp;
	cvta.const.u64 	%rd6104, %rd6103;
	shl.b64 	%rd6105, %rd6102, 1;
	add.s64 	%rd6106, %rd6104, %rd6105;
	ld.u16 	%rs1890, [%rd6106];
	cvt.u32.u16	%r6577, %rs1890;
	add.s32 	%r6578, %r6576, %r6577;
	cvt.s64.s32	%rd6107, %r6578;
	shl.b64 	%rd6108, %rd6107, 2;
	add.s64 	%rd6109, %rd9, %rd6108;
	ld.f32 	%f1121, [%rd6109];
	cvt.u32.u16	%r6579, %rs1;
	cvt.u32.u16	%r6580, %rs28;
	mul.lo.s32 	%r6581, %r6579, %r6580;
	ld.u16 	%rs1891, [%SP+42];
	cvt.u32.u16	%r6582, %rs1891;
	mul.lo.s32 	%r6583, %r6582, 12;
	add.s32 	%r6584, %r6581, %r6583;
	cvt.u64.u16	%rd6110, %rs3;
	shl.b64 	%rd6111, %rd6110, 1;
	add.s64 	%rd6112, %rd6104, %rd6111;
	ld.u16 	%rs1892, [%rd6112];
	cvt.u32.u16	%r6585, %rs1892;
	add.s32 	%r6586, %r6584, %r6585;
	cvt.s64.s32	%rd6113, %r6586;
	shl.b64 	%rd6114, %rd6113, 2;
	add.s64 	%rd6115, %rd9, %rd6114;
	ld.f32 	%f1122, [%rd6115];
	cvt.u32.u16	%r6587, %rs1;
	cvt.u32.u16	%r6588, %rs28;
	mul.lo.s32 	%r6589, %r6587, %r6588;
	ld.u16 	%rs1893, [%SP+42];
	cvt.u32.u16	%r6590, %rs1893;
	mul.lo.s32 	%r6591, %r6590, 13;
	add.s32 	%r6592, %r6589, %r6591;
	cvt.u64.u16	%rd6116, %rs3;
	shl.b64 	%rd6117, %rd6116, 1;
	add.s64 	%rd6118, %rd6104, %rd6117;
	ld.u16 	%rs1894, [%rd6118];
	cvt.u32.u16	%r6593, %rs1894;
	add.s32 	%r6594, %r6592, %r6593;
	cvt.s64.s32	%rd6119, %r6594;
	shl.b64 	%rd6120, %rd6119, 2;
	add.s64 	%rd6121, %rd9, %rd6120;
	ld.f32 	%f1123, [%rd6121];
	cvt.u32.u16	%r6595, %rs1;
	cvt.u32.u16	%r6596, %rs28;
	mul.lo.s32 	%r6597, %r6595, %r6596;
	ld.u16 	%rs1895, [%SP+42];
	cvt.u32.u16	%r6598, %rs1895;
	mul.lo.s32 	%r6599, %r6598, 14;
	add.s32 	%r6600, %r6597, %r6599;
	cvt.u64.u16	%rd6122, %rs3;
	shl.b64 	%rd6123, %rd6122, 1;
	add.s64 	%rd6124, %rd6104, %rd6123;
	ld.u16 	%rs1896, [%rd6124];
	cvt.u32.u16	%r6601, %rs1896;
	add.s32 	%r6602, %r6600, %r6601;
	cvt.s64.s32	%rd6125, %r6602;
	shl.b64 	%rd6126, %rd6125, 2;
	add.s64 	%rd6127, %rd9, %rd6126;
	ld.f32 	%f1124, [%rd6127];
	cvt.u32.u16	%r6603, %rs1;
	cvt.u32.u16	%r6604, %rs28;
	mul.lo.s32 	%r6605, %r6603, %r6604;
	ld.u16 	%rs1897, [%SP+42];
	cvt.u32.u16	%r6606, %rs1897;
	mul.lo.s32 	%r6607, %r6606, 15;
	add.s32 	%r6608, %r6605, %r6607;
	cvt.u64.u16	%rd6128, %rs3;
	shl.b64 	%rd6129, %rd6128, 1;
	add.s64 	%rd6130, %rd6104, %rd6129;
	ld.u16 	%rs1898, [%rd6130];
	cvt.u32.u16	%r6609, %rs1898;
	add.s32 	%r6610, %r6608, %r6609;
	cvt.s64.s32	%rd6131, %r6610;
	shl.b64 	%rd6132, %rd6131, 2;
	add.s64 	%rd6133, %rd9, %rd6132;
	ld.f32 	%f1125, [%rd6133];
	add.u64 	%rd6134, %SP, 808;
	add.u64 	%rd6135, %SP, 824;
	// Callseq Start 190
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6134;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6135;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6101;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1121;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1122;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1123;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1124;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1125;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 190
tmp1132:

BB43_358:
	.loc	1 416 1
	cvt.u32.u16	%r6611, %rs3;
	ld.u16 	%rs1899, [%SP+16];
	cvt.u32.u16	%r6612, %rs1899;
	mul.lo.s32 	%r6613, %r6612, 5;
	add.s32 	%r6614, %r6611, %r6613;
	cvt.s64.s32	%rd6136, %r6614;
	shl.b64 	%rd6137, %rd6136, 1;
	mov.u64 	%rd6138, cBoolModel;
	cvta.const.u64 	%rd6139, %rd6138;
	add.s64 	%rd6140, %rd6139, %rd6137;
	ld.u16 	%rs1900, [%rd6140];
	setp.ne.s16	%p355, %rs1900, 0;
	not.pred 	%p356, %p355;
	@%p356 bra 	BB43_360;
	bra.uni 	BB43_359;

BB43_359:
	add.u64 	%rd6141, %SP, 340;
	.loc	1 416 1
tmp1133:
	add.s64 	%rd6142, %rd6141, 24;
	add.s64 	%rd6143, %rd6141, 28;
	cvt.u32.u16	%r6615, %rs1;
	cvt.u32.u16	%r6616, %rs28;
	mul.lo.s32 	%r6617, %r6615, %r6616;
	ld.u16 	%rs1901, [%SP+42];
	cvt.u32.u16	%r6618, %rs1901;
	mul.lo.s32 	%r6619, %r6618, 16;
	add.s32 	%r6620, %r6617, %r6619;
	cvt.u64.u16	%rd6144, %rs3;
	mov.u64 	%rd6145, cSegToComp;
	cvta.const.u64 	%rd6146, %rd6145;
	shl.b64 	%rd6147, %rd6144, 1;
	add.s64 	%rd6148, %rd6146, %rd6147;
	ld.u16 	%rs1902, [%rd6148];
	cvt.u32.u16	%r6621, %rs1902;
	add.s32 	%r6622, %r6620, %r6621;
	cvt.s64.s32	%rd6149, %r6622;
	shl.b64 	%rd6150, %rd6149, 2;
	add.s64 	%rd6151, %rd9, %rd6150;
	ld.f32 	%f1126, [%rd6151];
	cvt.u32.u16	%r6623, %rs1;
	cvt.u32.u16	%r6624, %rs28;
	mul.lo.s32 	%r6625, %r6623, %r6624;
	ld.u16 	%rs1903, [%SP+42];
	cvt.u32.u16	%r6626, %rs1903;
	mul.lo.s32 	%r6627, %r6626, 17;
	add.s32 	%r6628, %r6625, %r6627;
	cvt.u64.u16	%rd6152, %rs3;
	shl.b64 	%rd6153, %rd6152, 1;
	add.s64 	%rd6154, %rd6146, %rd6153;
	ld.u16 	%rs1904, [%rd6154];
	cvt.u32.u16	%r6629, %rs1904;
	add.s32 	%r6630, %r6628, %r6629;
	cvt.s64.s32	%rd6155, %r6630;
	shl.b64 	%rd6156, %rd6155, 2;
	add.s64 	%rd6157, %rd9, %rd6156;
	ld.f32 	%f1127, [%rd6157];
	cvt.u32.u16	%r6631, %rs1;
	cvt.u32.u16	%r6632, %rs28;
	mul.lo.s32 	%r6633, %r6631, %r6632;
	ld.u16 	%rs1905, [%SP+42];
	cvt.u32.u16	%r6634, %rs1905;
	mul.lo.s32 	%r6635, %r6634, 18;
	add.s32 	%r6636, %r6633, %r6635;
	cvt.u64.u16	%rd6158, %rs3;
	shl.b64 	%rd6159, %rd6158, 1;
	add.s64 	%rd6160, %rd6146, %rd6159;
	ld.u16 	%rs1906, [%rd6160];
	cvt.u32.u16	%r6637, %rs1906;
	add.s32 	%r6638, %r6636, %r6637;
	cvt.s64.s32	%rd6161, %r6638;
	shl.b64 	%rd6162, %rd6161, 2;
	add.s64 	%rd6163, %rd9, %rd6162;
	ld.f32 	%f1128, [%rd6163];
	cvt.u32.u16	%r6639, %rs1;
	cvt.u32.u16	%r6640, %rs28;
	mul.lo.s32 	%r6641, %r6639, %r6640;
	ld.u16 	%rs1907, [%SP+42];
	cvt.u32.u16	%r6642, %rs1907;
	mul.lo.s32 	%r6643, %r6642, 19;
	add.s32 	%r6644, %r6641, %r6643;
	cvt.u64.u16	%rd6164, %rs3;
	shl.b64 	%rd6165, %rd6164, 1;
	add.s64 	%rd6166, %rd6146, %rd6165;
	ld.u16 	%rs1908, [%rd6166];
	cvt.u32.u16	%r6645, %rs1908;
	add.s32 	%r6646, %r6644, %r6645;
	cvt.s64.s32	%rd6167, %r6646;
	shl.b64 	%rd6168, %rd6167, 2;
	add.s64 	%rd6169, %rd9, %rd6168;
	ld.f32 	%f1129, [%rd6169];
	cvt.u32.u16	%r6647, %rs1;
	cvt.u32.u16	%r6648, %rs28;
	mul.lo.s32 	%r6649, %r6647, %r6648;
	ld.u16 	%rs1909, [%SP+42];
	cvt.u32.u16	%r6650, %rs1909;
	mul.lo.s32 	%r6651, %r6650, 20;
	add.s32 	%r6652, %r6649, %r6651;
	cvt.u64.u16	%rd6170, %rs3;
	shl.b64 	%rd6171, %rd6170, 1;
	add.s64 	%rd6172, %rd6146, %rd6171;
	ld.u16 	%rs1910, [%rd6172];
	cvt.u32.u16	%r6653, %rs1910;
	add.s32 	%r6654, %r6652, %r6653;
	cvt.s64.s32	%rd6173, %r6654;
	shl.b64 	%rd6174, %rd6173, 2;
	add.s64 	%rd6175, %rd9, %rd6174;
	ld.f32 	%f1130, [%rd6175];
	cvt.u32.u16	%r6655, %rs1;
	cvt.u32.u16	%r6656, %rs28;
	mul.lo.s32 	%r6657, %r6655, %r6656;
	ld.u16 	%rs1911, [%SP+42];
	cvt.u32.u16	%r6658, %rs1911;
	mul.lo.s32 	%r6659, %r6658, 21;
	add.s32 	%r6660, %r6657, %r6659;
	cvt.u64.u16	%rd6176, %rs3;
	shl.b64 	%rd6177, %rd6176, 1;
	add.s64 	%rd6178, %rd6146, %rd6177;
	ld.u16 	%rs1912, [%rd6178];
	cvt.u32.u16	%r6661, %rs1912;
	add.s32 	%r6662, %r6660, %r6661;
	cvt.s64.s32	%rd6179, %r6662;
	shl.b64 	%rd6180, %rd6179, 2;
	add.s64 	%rd6181, %rd9, %rd6180;
	ld.f32 	%f1131, [%rd6181];
	cvt.u32.u16	%r6663, %rs1;
	cvt.u32.u16	%r6664, %rs28;
	mul.lo.s32 	%r6665, %r6663, %r6664;
	ld.u16 	%rs1913, [%SP+42];
	cvt.u32.u16	%r6666, %rs1913;
	mul.lo.s32 	%r6667, %r6666, 22;
	add.s32 	%r6668, %r6665, %r6667;
	cvt.u64.u16	%rd6182, %rs3;
	shl.b64 	%rd6183, %rd6182, 1;
	add.s64 	%rd6184, %rd6146, %rd6183;
	ld.u16 	%rs1914, [%rd6184];
	cvt.u32.u16	%r6669, %rs1914;
	add.s32 	%r6670, %r6668, %r6669;
	cvt.s64.s32	%rd6185, %r6670;
	shl.b64 	%rd6186, %rd6185, 2;
	add.s64 	%rd6187, %rd9, %rd6186;
	ld.f32 	%f1132, [%rd6187];
	cvt.u32.u16	%r6671, %rs1;
	cvt.u32.u16	%r6672, %rs28;
	mul.lo.s32 	%r6673, %r6671, %r6672;
	ld.u16 	%rs1915, [%SP+42];
	cvt.u32.u16	%r6674, %rs1915;
	mul.lo.s32 	%r6675, %r6674, 23;
	add.s32 	%r6676, %r6673, %r6675;
	cvt.u64.u16	%rd6188, %rs3;
	shl.b64 	%rd6189, %rd6188, 1;
	add.s64 	%rd6190, %rd6146, %rd6189;
	ld.u16 	%rs1916, [%rd6190];
	cvt.u32.u16	%r6677, %rs1916;
	add.s32 	%r6678, %r6676, %r6677;
	cvt.s64.s32	%rd6191, %r6678;
	shl.b64 	%rd6192, %rd6191, 2;
	add.s64 	%rd6193, %rd9, %rd6192;
	ld.f32 	%f1133, [%rd6193];
	cvt.u32.u16	%r6679, %rs1;
	cvt.u32.u16	%r6680, %rs28;
	mul.lo.s32 	%r6681, %r6679, %r6680;
	ld.u16 	%rs1917, [%SP+42];
	cvt.u32.u16	%r6682, %rs1917;
	mul.lo.s32 	%r6683, %r6682, 24;
	add.s32 	%r6684, %r6681, %r6683;
	cvt.u64.u16	%rd6194, %rs3;
	shl.b64 	%rd6195, %rd6194, 1;
	add.s64 	%rd6196, %rd6146, %rd6195;
	ld.u16 	%rs1918, [%rd6196];
	cvt.u32.u16	%r6685, %rs1918;
	add.s32 	%r6686, %r6684, %r6685;
	cvt.s64.s32	%rd6197, %r6686;
	shl.b64 	%rd6198, %rd6197, 2;
	add.s64 	%rd6199, %rd9, %rd6198;
	ld.f32 	%f1134, [%rd6199];
	cvt.u32.u16	%r6687, %rs1;
	cvt.u32.u16	%r6688, %rs28;
	mul.lo.s32 	%r6689, %r6687, %r6688;
	ld.u16 	%rs1919, [%SP+42];
	cvt.u32.u16	%r6690, %rs1919;
	mul.lo.s32 	%r6691, %r6690, 25;
	add.s32 	%r6692, %r6689, %r6691;
	cvt.u64.u16	%rd6200, %rs3;
	shl.b64 	%rd6201, %rd6200, 1;
	add.s64 	%rd6202, %rd6146, %rd6201;
	ld.u16 	%rs1920, [%rd6202];
	cvt.u32.u16	%r6693, %rs1920;
	add.s32 	%r6694, %r6692, %r6693;
	cvt.s64.s32	%rd6203, %r6694;
	shl.b64 	%rd6204, %rd6203, 2;
	add.s64 	%rd6205, %rd9, %rd6204;
	ld.f32 	%f1135, [%rd6205];
	cvt.u32.u16	%r6695, %rs1;
	cvt.u32.u16	%r6696, %rs28;
	mul.lo.s32 	%r6697, %r6695, %r6696;
	ld.u16 	%rs1921, [%SP+42];
	cvt.u32.u16	%r6698, %rs1921;
	mul.lo.s32 	%r6699, %r6698, 26;
	add.s32 	%r6700, %r6697, %r6699;
	cvt.u64.u16	%rd6206, %rs3;
	shl.b64 	%rd6207, %rd6206, 1;
	add.s64 	%rd6208, %rd6146, %rd6207;
	ld.u16 	%rs1922, [%rd6208];
	cvt.u32.u16	%r6701, %rs1922;
	add.s32 	%r6702, %r6700, %r6701;
	cvt.s64.s32	%rd6209, %r6702;
	shl.b64 	%rd6210, %rd6209, 2;
	add.s64 	%rd6211, %rd9, %rd6210;
	ld.f32 	%f1136, [%rd6211];
	cvt.u32.u16	%r6703, %rs1;
	cvt.u32.u16	%r6704, %rs28;
	mul.lo.s32 	%r6705, %r6703, %r6704;
	ld.u16 	%rs1923, [%SP+42];
	cvt.u32.u16	%r6706, %rs1923;
	mul.lo.s32 	%r6707, %r6706, 27;
	add.s32 	%r6708, %r6705, %r6707;
	cvt.u64.u16	%rd6212, %rs3;
	shl.b64 	%rd6213, %rd6212, 1;
	add.s64 	%rd6214, %rd6146, %rd6213;
	ld.u16 	%rs1924, [%rd6214];
	cvt.u32.u16	%r6709, %rs1924;
	add.s32 	%r6710, %r6708, %r6709;
	cvt.s64.s32	%rd6215, %r6710;
	shl.b64 	%rd6216, %rd6215, 2;
	add.s64 	%rd6217, %rd9, %rd6216;
	ld.f32 	%f1137, [%rd6217];
	add.u64 	%rd6218, %SP, 808;
	add.u64 	%rd6219, %SP, 824;
	// Callseq Start 191
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6218;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6219;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1920;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6142;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6143;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1126;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1127;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1128;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1129;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1130;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1131;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1132;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1133;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1134;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1135;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1136;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1137;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 191
tmp1134:

BB43_360:
	.loc	1 416 1
	cvt.u32.u16	%r6711, %rs4;
	ld.u16 	%rs1925, [%SP+16];
	cvt.u32.u16	%r6712, %rs1925;
	mul.lo.s32 	%r6713, %r6712, 0;
	add.s32 	%r6714, %r6711, %r6713;
	cvt.s64.s32	%rd6220, %r6714;
	shl.b64 	%rd6221, %rd6220, 1;
	mov.u64 	%rd6222, cBoolModel;
	cvta.const.u64 	%rd6223, %rd6222;
	add.s64 	%rd6224, %rd6223, %rd6221;
	ld.u16 	%rs1926, [%rd6224];
	setp.ne.s16	%p357, %rs1926, 0;
	not.pred 	%p358, %p357;
	@%p358 bra 	BB43_362;
	bra.uni 	BB43_361;

BB43_361:
	add.u64 	%rd6225, %SP, 380;
	.loc	1 416 1
tmp1135:
	add.s64 	%rd6226, %rd6225, 4;
	cvt.u32.u16	%r6715, %rs1;
	cvt.u32.u16	%r6716, %rs28;
	mul.lo.s32 	%r6717, %r6715, %r6716;
	ld.u16 	%rs1927, [%SP+42];
	cvt.u32.u16	%r6718, %rs1927;
	mul.lo.s32 	%r6719, %r6718, 0;
	add.s32 	%r6720, %r6717, %r6719;
	cvt.u64.u16	%rd6227, %rs4;
	mov.u64 	%rd6228, cSegToComp;
	cvta.const.u64 	%rd6229, %rd6228;
	shl.b64 	%rd6230, %rd6227, 1;
	add.s64 	%rd6231, %rd6229, %rd6230;
	ld.u16 	%rs1928, [%rd6231];
	cvt.u32.u16	%r6721, %rs1928;
	add.s32 	%r6722, %r6720, %r6721;
	cvt.s64.s32	%rd6232, %r6722;
	shl.b64 	%rd6233, %rd6232, 2;
	add.s64 	%rd6234, %rd9, %rd6233;
	ld.f32 	%f1138, [%rd6234];
	cvt.u32.u16	%r6723, %rs1;
	cvt.u32.u16	%r6724, %rs28;
	mul.lo.s32 	%r6725, %r6723, %r6724;
	ld.u16 	%rs1929, [%SP+42];
	cvt.u32.u16	%r6726, %rs1929;
	mul.lo.s32 	%r6727, %r6726, 1;
	add.s32 	%r6728, %r6725, %r6727;
	cvt.u64.u16	%rd6235, %rs4;
	shl.b64 	%rd6236, %rd6235, 1;
	add.s64 	%rd6237, %rd6229, %rd6236;
	ld.u16 	%rs1930, [%rd6237];
	cvt.u32.u16	%r6729, %rs1930;
	add.s32 	%r6730, %r6728, %r6729;
	cvt.s64.s32	%rd6238, %r6730;
	shl.b64 	%rd6239, %rd6238, 2;
	add.s64 	%rd6240, %rd9, %rd6239;
	ld.f32 	%f1139, [%rd6240];
	ld.f32 	%f1140, [%SP+412];
	add.s64 	%rd6241, %rd6225, 36;
	add.u64 	%rd6242, %SP, 832;
	add.u64 	%rd6243, %SP, 848;
	// Callseq Start 192
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6242;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6243;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6225;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6226;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1138;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1139;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1140;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6241;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 192
tmp1136:

BB43_362:
	.loc	1 416 1
	cvt.u32.u16	%r6731, %rs4;
	ld.u16 	%rs1931, [%SP+16];
	cvt.u32.u16	%r6732, %rs1931;
	mul.lo.s32 	%r6733, %r6732, 1;
	add.s32 	%r6734, %r6731, %r6733;
	cvt.s64.s32	%rd6244, %r6734;
	shl.b64 	%rd6245, %rd6244, 1;
	mov.u64 	%rd6246, cBoolModel;
	cvta.const.u64 	%rd6247, %rd6246;
	add.s64 	%rd6248, %rd6247, %rd6245;
	ld.u16 	%rs1932, [%rd6248];
	setp.ne.s16	%p359, %rs1932, 0;
	not.pred 	%p360, %p359;
	@%p360 bra 	BB43_364;
	bra.uni 	BB43_363;

BB43_363:
	add.u64 	%rd6249, %SP, 380;
	.loc	1 416 1
tmp1137:
	add.s64 	%rd6250, %rd6249, 8;
	ld.f32 	%f1141, [%SP+416];
	add.s64 	%rd6251, %rd6249, 32;
	add.u64 	%rd6252, %SP, 832;
	add.u64 	%rd6253, %SP, 848;
	// Callseq Start 193
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6252;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6253;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6250;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1141;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6251;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 193
tmp1138:

BB43_364:
	.loc	1 416 1
	cvt.u32.u16	%r6735, %rs4;
	ld.u16 	%rs1933, [%SP+16];
	cvt.u32.u16	%r6736, %rs1933;
	mul.lo.s32 	%r6737, %r6736, 2;
	add.s32 	%r6738, %r6735, %r6737;
	cvt.s64.s32	%rd6254, %r6738;
	shl.b64 	%rd6255, %rd6254, 1;
	mov.u64 	%rd6256, cBoolModel;
	cvta.const.u64 	%rd6257, %rd6256;
	add.s64 	%rd6258, %rd6257, %rd6255;
	ld.u16 	%rs1934, [%rd6258];
	setp.ne.s16	%p361, %rs1934, 0;
	not.pred 	%p362, %p361;
	@%p362 bra 	BB43_366;
	bra.uni 	BB43_365;

BB43_365:
	add.u64 	%rd6259, %SP, 380;
	.loc	1 416 1
tmp1139:
	add.s64 	%rd6260, %rd6259, 12;
	cvt.u32.u16	%r6739, %rs1;
	cvt.u32.u16	%r6740, %rs28;
	mul.lo.s32 	%r6741, %r6739, %r6740;
	ld.u16 	%rs1935, [%SP+42];
	cvt.u32.u16	%r6742, %rs1935;
	mul.lo.s32 	%r6743, %r6742, 2;
	add.s32 	%r6744, %r6741, %r6743;
	cvt.u64.u16	%rd6261, %rs4;
	mov.u64 	%rd6262, cSegToComp;
	cvta.const.u64 	%rd6263, %rd6262;
	shl.b64 	%rd6264, %rd6261, 1;
	add.s64 	%rd6265, %rd6263, %rd6264;
	ld.u16 	%rs1936, [%rd6265];
	cvt.u32.u16	%r6745, %rs1936;
	add.s32 	%r6746, %r6744, %r6745;
	cvt.s64.s32	%rd6266, %r6746;
	shl.b64 	%rd6267, %rd6266, 2;
	add.s64 	%rd6268, %rd9, %rd6267;
	ld.f32 	%f1142, [%rd6268];
	cvt.u32.u16	%r6747, %rs1;
	cvt.u32.u16	%r6748, %rs28;
	mul.lo.s32 	%r6749, %r6747, %r6748;
	ld.u16 	%rs1937, [%SP+42];
	cvt.u32.u16	%r6750, %rs1937;
	mul.lo.s32 	%r6751, %r6750, 3;
	add.s32 	%r6752, %r6749, %r6751;
	cvt.u64.u16	%rd6269, %rs4;
	shl.b64 	%rd6270, %rd6269, 1;
	add.s64 	%rd6271, %rd6263, %rd6270;
	ld.u16 	%rs1938, [%rd6271];
	cvt.u32.u16	%r6753, %rs1938;
	add.s32 	%r6754, %r6752, %r6753;
	cvt.s64.s32	%rd6272, %r6754;
	shl.b64 	%rd6273, %rd6272, 2;
	add.s64 	%rd6274, %rd9, %rd6273;
	ld.f32 	%f1143, [%rd6274];
	cvt.u32.u16	%r6755, %rs1;
	cvt.u32.u16	%r6756, %rs28;
	mul.lo.s32 	%r6757, %r6755, %r6756;
	ld.u16 	%rs1939, [%SP+42];
	cvt.u32.u16	%r6758, %rs1939;
	mul.lo.s32 	%r6759, %r6758, 4;
	add.s32 	%r6760, %r6757, %r6759;
	cvt.u64.u16	%rd6275, %rs4;
	shl.b64 	%rd6276, %rd6275, 1;
	add.s64 	%rd6277, %rd6263, %rd6276;
	ld.u16 	%rs1940, [%rd6277];
	cvt.u32.u16	%r6761, %rs1940;
	add.s32 	%r6762, %r6760, %r6761;
	cvt.s64.s32	%rd6278, %r6762;
	shl.b64 	%rd6279, %rd6278, 2;
	add.s64 	%rd6280, %rd9, %rd6279;
	ld.f32 	%f1144, [%rd6280];
	cvt.u32.u16	%r6763, %rs1;
	cvt.u32.u16	%r6764, %rs28;
	mul.lo.s32 	%r6765, %r6763, %r6764;
	ld.u16 	%rs1941, [%SP+42];
	cvt.u32.u16	%r6766, %rs1941;
	mul.lo.s32 	%r6767, %r6766, 5;
	add.s32 	%r6768, %r6765, %r6767;
	cvt.u64.u16	%rd6281, %rs4;
	shl.b64 	%rd6282, %rd6281, 1;
	add.s64 	%rd6283, %rd6263, %rd6282;
	ld.u16 	%rs1942, [%rd6283];
	cvt.u32.u16	%r6769, %rs1942;
	add.s32 	%r6770, %r6768, %r6769;
	cvt.s64.s32	%rd6284, %r6770;
	shl.b64 	%rd6285, %rd6284, 2;
	add.s64 	%rd6286, %rd9, %rd6285;
	ld.f32 	%f1145, [%rd6286];
	ld.f32 	%f1146, [%SP+412];
	add.u64 	%rd6287, %SP, 832;
	add.u64 	%rd6288, %SP, 848;
	// Callseq Start 194
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6287;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6288;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6260;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1142;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1143;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1144;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1145;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1146;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 194
tmp1140:

BB43_366:
	.loc	1 416 1
	cvt.u32.u16	%r6771, %rs4;
	ld.u16 	%rs1943, [%SP+16];
	cvt.u32.u16	%r6772, %rs1943;
	mul.lo.s32 	%r6773, %r6772, 3;
	add.s32 	%r6774, %r6771, %r6773;
	cvt.s64.s32	%rd6289, %r6774;
	shl.b64 	%rd6290, %rd6289, 1;
	mov.u64 	%rd6291, cBoolModel;
	cvta.const.u64 	%rd6292, %rd6291;
	add.s64 	%rd6293, %rd6292, %rd6290;
	ld.u16 	%rs1944, [%rd6293];
	setp.ne.s16	%p363, %rs1944, 0;
	not.pred 	%p364, %p363;
	@%p364 bra 	BB43_368;
	bra.uni 	BB43_367;

BB43_367:
	add.u64 	%rd6294, %SP, 380;
	.loc	1 416 1
tmp1141:
	add.s64 	%rd6295, %rd6294, 16;
	cvt.u32.u16	%r6775, %rs1;
	cvt.u32.u16	%r6776, %rs28;
	mul.lo.s32 	%r6777, %r6775, %r6776;
	ld.u16 	%rs1945, [%SP+42];
	cvt.u32.u16	%r6778, %rs1945;
	mul.lo.s32 	%r6779, %r6778, 6;
	add.s32 	%r6780, %r6777, %r6779;
	cvt.u64.u16	%rd6296, %rs4;
	mov.u64 	%rd6297, cSegToComp;
	cvta.const.u64 	%rd6298, %rd6297;
	shl.b64 	%rd6299, %rd6296, 1;
	add.s64 	%rd6300, %rd6298, %rd6299;
	ld.u16 	%rs1946, [%rd6300];
	cvt.u32.u16	%r6781, %rs1946;
	add.s32 	%r6782, %r6780, %r6781;
	cvt.s64.s32	%rd6301, %r6782;
	shl.b64 	%rd6302, %rd6301, 2;
	add.s64 	%rd6303, %rd9, %rd6302;
	ld.f32 	%f1147, [%rd6303];
	cvt.u32.u16	%r6783, %rs1;
	cvt.u32.u16	%r6784, %rs28;
	mul.lo.s32 	%r6785, %r6783, %r6784;
	ld.u16 	%rs1947, [%SP+42];
	cvt.u32.u16	%r6786, %rs1947;
	mul.lo.s32 	%r6787, %r6786, 7;
	add.s32 	%r6788, %r6785, %r6787;
	cvt.u64.u16	%rd6304, %rs4;
	shl.b64 	%rd6305, %rd6304, 1;
	add.s64 	%rd6306, %rd6298, %rd6305;
	ld.u16 	%rs1948, [%rd6306];
	cvt.u32.u16	%r6789, %rs1948;
	add.s32 	%r6790, %r6788, %r6789;
	cvt.s64.s32	%rd6307, %r6790;
	shl.b64 	%rd6308, %rd6307, 2;
	add.s64 	%rd6309, %rd9, %rd6308;
	ld.f32 	%f1148, [%rd6309];
	cvt.u32.u16	%r6791, %rs1;
	cvt.u32.u16	%r6792, %rs28;
	mul.lo.s32 	%r6793, %r6791, %r6792;
	ld.u16 	%rs1949, [%SP+42];
	cvt.u32.u16	%r6794, %rs1949;
	mul.lo.s32 	%r6795, %r6794, 8;
	add.s32 	%r6796, %r6793, %r6795;
	cvt.u64.u16	%rd6310, %rs4;
	shl.b64 	%rd6311, %rd6310, 1;
	add.s64 	%rd6312, %rd6298, %rd6311;
	ld.u16 	%rs1950, [%rd6312];
	cvt.u32.u16	%r6797, %rs1950;
	add.s32 	%r6798, %r6796, %r6797;
	cvt.s64.s32	%rd6313, %r6798;
	shl.b64 	%rd6314, %rd6313, 2;
	add.s64 	%rd6315, %rd9, %rd6314;
	ld.f32 	%f1149, [%rd6315];
	cvt.u32.u16	%r6799, %rs1;
	cvt.u32.u16	%r6800, %rs28;
	mul.lo.s32 	%r6801, %r6799, %r6800;
	ld.u16 	%rs1951, [%SP+42];
	cvt.u32.u16	%r6802, %rs1951;
	mul.lo.s32 	%r6803, %r6802, 9;
	add.s32 	%r6804, %r6801, %r6803;
	cvt.u64.u16	%rd6316, %rs4;
	shl.b64 	%rd6317, %rd6316, 1;
	add.s64 	%rd6318, %rd6298, %rd6317;
	ld.u16 	%rs1952, [%rd6318];
	cvt.u32.u16	%r6805, %rs1952;
	add.s32 	%r6806, %r6804, %r6805;
	cvt.s64.s32	%rd6319, %r6806;
	shl.b64 	%rd6320, %rd6319, 2;
	add.s64 	%rd6321, %rd9, %rd6320;
	ld.f32 	%f1150, [%rd6321];
	cvt.u32.u16	%r6807, %rs1;
	cvt.u32.u16	%r6808, %rs28;
	mul.lo.s32 	%r6809, %r6807, %r6808;
	ld.u16 	%rs1953, [%SP+42];
	cvt.u32.u16	%r6810, %rs1953;
	mul.lo.s32 	%r6811, %r6810, 10;
	add.s32 	%r6812, %r6809, %r6811;
	cvt.u64.u16	%rd6322, %rs4;
	shl.b64 	%rd6323, %rd6322, 1;
	add.s64 	%rd6324, %rd6298, %rd6323;
	ld.u16 	%rs1954, [%rd6324];
	cvt.u32.u16	%r6813, %rs1954;
	add.s32 	%r6814, %r6812, %r6813;
	cvt.s64.s32	%rd6325, %r6814;
	shl.b64 	%rd6326, %rd6325, 2;
	add.s64 	%rd6327, %rd9, %rd6326;
	ld.f32 	%f1151, [%rd6327];
	add.u64 	%rd6328, %SP, 832;
	add.u64 	%rd6329, %SP, 848;
	// Callseq Start 195
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6328;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6329;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6295;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1147;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1148;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1149;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1150;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1151;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 195
tmp1142:

BB43_368:
	.loc	1 416 1
	cvt.u32.u16	%r6815, %rs4;
	ld.u16 	%rs1955, [%SP+16];
	cvt.u32.u16	%r6816, %rs1955;
	mul.lo.s32 	%r6817, %r6816, 4;
	add.s32 	%r6818, %r6815, %r6817;
	cvt.s64.s32	%rd6330, %r6818;
	shl.b64 	%rd6331, %rd6330, 1;
	mov.u64 	%rd6332, cBoolModel;
	cvta.const.u64 	%rd6333, %rd6332;
	add.s64 	%rd6334, %rd6333, %rd6331;
	ld.u16 	%rs1956, [%rd6334];
	setp.ne.s16	%p365, %rs1956, 0;
	not.pred 	%p366, %p365;
	@%p366 bra 	BB43_370;
	bra.uni 	BB43_369;

BB43_369:
	add.u64 	%rd6335, %SP, 380;
	.loc	1 416 1
tmp1143:
	add.s64 	%rd6336, %rd6335, 20;
	cvt.u32.u16	%r6819, %rs1;
	cvt.u32.u16	%r6820, %rs28;
	mul.lo.s32 	%r6821, %r6819, %r6820;
	ld.u16 	%rs1957, [%SP+42];
	cvt.u32.u16	%r6822, %rs1957;
	mul.lo.s32 	%r6823, %r6822, 11;
	add.s32 	%r6824, %r6821, %r6823;
	cvt.u64.u16	%rd6337, %rs4;
	mov.u64 	%rd6338, cSegToComp;
	cvta.const.u64 	%rd6339, %rd6338;
	shl.b64 	%rd6340, %rd6337, 1;
	add.s64 	%rd6341, %rd6339, %rd6340;
	ld.u16 	%rs1958, [%rd6341];
	cvt.u32.u16	%r6825, %rs1958;
	add.s32 	%r6826, %r6824, %r6825;
	cvt.s64.s32	%rd6342, %r6826;
	shl.b64 	%rd6343, %rd6342, 2;
	add.s64 	%rd6344, %rd9, %rd6343;
	ld.f32 	%f1152, [%rd6344];
	cvt.u32.u16	%r6827, %rs1;
	cvt.u32.u16	%r6828, %rs28;
	mul.lo.s32 	%r6829, %r6827, %r6828;
	ld.u16 	%rs1959, [%SP+42];
	cvt.u32.u16	%r6830, %rs1959;
	mul.lo.s32 	%r6831, %r6830, 12;
	add.s32 	%r6832, %r6829, %r6831;
	cvt.u64.u16	%rd6345, %rs4;
	shl.b64 	%rd6346, %rd6345, 1;
	add.s64 	%rd6347, %rd6339, %rd6346;
	ld.u16 	%rs1960, [%rd6347];
	cvt.u32.u16	%r6833, %rs1960;
	add.s32 	%r6834, %r6832, %r6833;
	cvt.s64.s32	%rd6348, %r6834;
	shl.b64 	%rd6349, %rd6348, 2;
	add.s64 	%rd6350, %rd9, %rd6349;
	ld.f32 	%f1153, [%rd6350];
	cvt.u32.u16	%r6835, %rs1;
	cvt.u32.u16	%r6836, %rs28;
	mul.lo.s32 	%r6837, %r6835, %r6836;
	ld.u16 	%rs1961, [%SP+42];
	cvt.u32.u16	%r6838, %rs1961;
	mul.lo.s32 	%r6839, %r6838, 13;
	add.s32 	%r6840, %r6837, %r6839;
	cvt.u64.u16	%rd6351, %rs4;
	shl.b64 	%rd6352, %rd6351, 1;
	add.s64 	%rd6353, %rd6339, %rd6352;
	ld.u16 	%rs1962, [%rd6353];
	cvt.u32.u16	%r6841, %rs1962;
	add.s32 	%r6842, %r6840, %r6841;
	cvt.s64.s32	%rd6354, %r6842;
	shl.b64 	%rd6355, %rd6354, 2;
	add.s64 	%rd6356, %rd9, %rd6355;
	ld.f32 	%f1154, [%rd6356];
	cvt.u32.u16	%r6843, %rs1;
	cvt.u32.u16	%r6844, %rs28;
	mul.lo.s32 	%r6845, %r6843, %r6844;
	ld.u16 	%rs1963, [%SP+42];
	cvt.u32.u16	%r6846, %rs1963;
	mul.lo.s32 	%r6847, %r6846, 14;
	add.s32 	%r6848, %r6845, %r6847;
	cvt.u64.u16	%rd6357, %rs4;
	shl.b64 	%rd6358, %rd6357, 1;
	add.s64 	%rd6359, %rd6339, %rd6358;
	ld.u16 	%rs1964, [%rd6359];
	cvt.u32.u16	%r6849, %rs1964;
	add.s32 	%r6850, %r6848, %r6849;
	cvt.s64.s32	%rd6360, %r6850;
	shl.b64 	%rd6361, %rd6360, 2;
	add.s64 	%rd6362, %rd9, %rd6361;
	ld.f32 	%f1155, [%rd6362];
	cvt.u32.u16	%r6851, %rs1;
	cvt.u32.u16	%r6852, %rs28;
	mul.lo.s32 	%r6853, %r6851, %r6852;
	ld.u16 	%rs1965, [%SP+42];
	cvt.u32.u16	%r6854, %rs1965;
	mul.lo.s32 	%r6855, %r6854, 15;
	add.s32 	%r6856, %r6853, %r6855;
	cvt.u64.u16	%rd6363, %rs4;
	shl.b64 	%rd6364, %rd6363, 1;
	add.s64 	%rd6365, %rd6339, %rd6364;
	ld.u16 	%rs1966, [%rd6365];
	cvt.u32.u16	%r6857, %rs1966;
	add.s32 	%r6858, %r6856, %r6857;
	cvt.s64.s32	%rd6366, %r6858;
	shl.b64 	%rd6367, %rd6366, 2;
	add.s64 	%rd6368, %rd9, %rd6367;
	ld.f32 	%f1156, [%rd6368];
	add.u64 	%rd6369, %SP, 832;
	add.u64 	%rd6370, %SP, 848;
	// Callseq Start 196
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6369;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6370;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6336;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1152;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1153;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1154;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1155;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1156;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 196
tmp1144:

BB43_370:
	.loc	1 416 1
	cvt.u32.u16	%r6859, %rs4;
	ld.u16 	%rs1967, [%SP+16];
	cvt.u32.u16	%r6860, %rs1967;
	mul.lo.s32 	%r6861, %r6860, 5;
	add.s32 	%r6862, %r6859, %r6861;
	cvt.s64.s32	%rd6371, %r6862;
	shl.b64 	%rd6372, %rd6371, 1;
	mov.u64 	%rd6373, cBoolModel;
	cvta.const.u64 	%rd6374, %rd6373;
	add.s64 	%rd6375, %rd6374, %rd6372;
	ld.u16 	%rs1968, [%rd6375];
	setp.ne.s16	%p367, %rs1968, 0;
	not.pred 	%p368, %p367;
	@%p368 bra 	BB43_372;
	bra.uni 	BB43_371;

BB43_371:
	add.u64 	%rd6376, %SP, 380;
	.loc	1 416 1
tmp1145:
	add.s64 	%rd6377, %rd6376, 24;
	add.s64 	%rd6378, %rd6376, 28;
	cvt.u32.u16	%r6863, %rs1;
	cvt.u32.u16	%r6864, %rs28;
	mul.lo.s32 	%r6865, %r6863, %r6864;
	ld.u16 	%rs1969, [%SP+42];
	cvt.u32.u16	%r6866, %rs1969;
	mul.lo.s32 	%r6867, %r6866, 16;
	add.s32 	%r6868, %r6865, %r6867;
	cvt.u64.u16	%rd6379, %rs4;
	mov.u64 	%rd6380, cSegToComp;
	cvta.const.u64 	%rd6381, %rd6380;
	shl.b64 	%rd6382, %rd6379, 1;
	add.s64 	%rd6383, %rd6381, %rd6382;
	ld.u16 	%rs1970, [%rd6383];
	cvt.u32.u16	%r6869, %rs1970;
	add.s32 	%r6870, %r6868, %r6869;
	cvt.s64.s32	%rd6384, %r6870;
	shl.b64 	%rd6385, %rd6384, 2;
	add.s64 	%rd6386, %rd9, %rd6385;
	ld.f32 	%f1157, [%rd6386];
	cvt.u32.u16	%r6871, %rs1;
	cvt.u32.u16	%r6872, %rs28;
	mul.lo.s32 	%r6873, %r6871, %r6872;
	ld.u16 	%rs1971, [%SP+42];
	cvt.u32.u16	%r6874, %rs1971;
	mul.lo.s32 	%r6875, %r6874, 17;
	add.s32 	%r6876, %r6873, %r6875;
	cvt.u64.u16	%rd6387, %rs4;
	shl.b64 	%rd6388, %rd6387, 1;
	add.s64 	%rd6389, %rd6381, %rd6388;
	ld.u16 	%rs1972, [%rd6389];
	cvt.u32.u16	%r6877, %rs1972;
	add.s32 	%r6878, %r6876, %r6877;
	cvt.s64.s32	%rd6390, %r6878;
	shl.b64 	%rd6391, %rd6390, 2;
	add.s64 	%rd6392, %rd9, %rd6391;
	ld.f32 	%f1158, [%rd6392];
	cvt.u32.u16	%r6879, %rs1;
	cvt.u32.u16	%r6880, %rs28;
	mul.lo.s32 	%r6881, %r6879, %r6880;
	ld.u16 	%rs1973, [%SP+42];
	cvt.u32.u16	%r6882, %rs1973;
	mul.lo.s32 	%r6883, %r6882, 18;
	add.s32 	%r6884, %r6881, %r6883;
	cvt.u64.u16	%rd6393, %rs4;
	shl.b64 	%rd6394, %rd6393, 1;
	add.s64 	%rd6395, %rd6381, %rd6394;
	ld.u16 	%rs1974, [%rd6395];
	cvt.u32.u16	%r6885, %rs1974;
	add.s32 	%r6886, %r6884, %r6885;
	cvt.s64.s32	%rd6396, %r6886;
	shl.b64 	%rd6397, %rd6396, 2;
	add.s64 	%rd6398, %rd9, %rd6397;
	ld.f32 	%f1159, [%rd6398];
	cvt.u32.u16	%r6887, %rs1;
	cvt.u32.u16	%r6888, %rs28;
	mul.lo.s32 	%r6889, %r6887, %r6888;
	ld.u16 	%rs1975, [%SP+42];
	cvt.u32.u16	%r6890, %rs1975;
	mul.lo.s32 	%r6891, %r6890, 19;
	add.s32 	%r6892, %r6889, %r6891;
	cvt.u64.u16	%rd6399, %rs4;
	shl.b64 	%rd6400, %rd6399, 1;
	add.s64 	%rd6401, %rd6381, %rd6400;
	ld.u16 	%rs1976, [%rd6401];
	cvt.u32.u16	%r6893, %rs1976;
	add.s32 	%r6894, %r6892, %r6893;
	cvt.s64.s32	%rd6402, %r6894;
	shl.b64 	%rd6403, %rd6402, 2;
	add.s64 	%rd6404, %rd9, %rd6403;
	ld.f32 	%f1160, [%rd6404];
	cvt.u32.u16	%r6895, %rs1;
	cvt.u32.u16	%r6896, %rs28;
	mul.lo.s32 	%r6897, %r6895, %r6896;
	ld.u16 	%rs1977, [%SP+42];
	cvt.u32.u16	%r6898, %rs1977;
	mul.lo.s32 	%r6899, %r6898, 20;
	add.s32 	%r6900, %r6897, %r6899;
	cvt.u64.u16	%rd6405, %rs4;
	shl.b64 	%rd6406, %rd6405, 1;
	add.s64 	%rd6407, %rd6381, %rd6406;
	ld.u16 	%rs1978, [%rd6407];
	cvt.u32.u16	%r6901, %rs1978;
	add.s32 	%r6902, %r6900, %r6901;
	cvt.s64.s32	%rd6408, %r6902;
	shl.b64 	%rd6409, %rd6408, 2;
	add.s64 	%rd6410, %rd9, %rd6409;
	ld.f32 	%f1161, [%rd6410];
	cvt.u32.u16	%r6903, %rs1;
	cvt.u32.u16	%r6904, %rs28;
	mul.lo.s32 	%r6905, %r6903, %r6904;
	ld.u16 	%rs1979, [%SP+42];
	cvt.u32.u16	%r6906, %rs1979;
	mul.lo.s32 	%r6907, %r6906, 21;
	add.s32 	%r6908, %r6905, %r6907;
	cvt.u64.u16	%rd6411, %rs4;
	shl.b64 	%rd6412, %rd6411, 1;
	add.s64 	%rd6413, %rd6381, %rd6412;
	ld.u16 	%rs1980, [%rd6413];
	cvt.u32.u16	%r6909, %rs1980;
	add.s32 	%r6910, %r6908, %r6909;
	cvt.s64.s32	%rd6414, %r6910;
	shl.b64 	%rd6415, %rd6414, 2;
	add.s64 	%rd6416, %rd9, %rd6415;
	ld.f32 	%f1162, [%rd6416];
	cvt.u32.u16	%r6911, %rs1;
	cvt.u32.u16	%r6912, %rs28;
	mul.lo.s32 	%r6913, %r6911, %r6912;
	ld.u16 	%rs1981, [%SP+42];
	cvt.u32.u16	%r6914, %rs1981;
	mul.lo.s32 	%r6915, %r6914, 22;
	add.s32 	%r6916, %r6913, %r6915;
	cvt.u64.u16	%rd6417, %rs4;
	shl.b64 	%rd6418, %rd6417, 1;
	add.s64 	%rd6419, %rd6381, %rd6418;
	ld.u16 	%rs1982, [%rd6419];
	cvt.u32.u16	%r6917, %rs1982;
	add.s32 	%r6918, %r6916, %r6917;
	cvt.s64.s32	%rd6420, %r6918;
	shl.b64 	%rd6421, %rd6420, 2;
	add.s64 	%rd6422, %rd9, %rd6421;
	ld.f32 	%f1163, [%rd6422];
	cvt.u32.u16	%r6919, %rs1;
	cvt.u32.u16	%r6920, %rs28;
	mul.lo.s32 	%r6921, %r6919, %r6920;
	ld.u16 	%rs1983, [%SP+42];
	cvt.u32.u16	%r6922, %rs1983;
	mul.lo.s32 	%r6923, %r6922, 23;
	add.s32 	%r6924, %r6921, %r6923;
	cvt.u64.u16	%rd6423, %rs4;
	shl.b64 	%rd6424, %rd6423, 1;
	add.s64 	%rd6425, %rd6381, %rd6424;
	ld.u16 	%rs1984, [%rd6425];
	cvt.u32.u16	%r6925, %rs1984;
	add.s32 	%r6926, %r6924, %r6925;
	cvt.s64.s32	%rd6426, %r6926;
	shl.b64 	%rd6427, %rd6426, 2;
	add.s64 	%rd6428, %rd9, %rd6427;
	ld.f32 	%f1164, [%rd6428];
	cvt.u32.u16	%r6927, %rs1;
	cvt.u32.u16	%r6928, %rs28;
	mul.lo.s32 	%r6929, %r6927, %r6928;
	ld.u16 	%rs1985, [%SP+42];
	cvt.u32.u16	%r6930, %rs1985;
	mul.lo.s32 	%r6931, %r6930, 24;
	add.s32 	%r6932, %r6929, %r6931;
	cvt.u64.u16	%rd6429, %rs4;
	shl.b64 	%rd6430, %rd6429, 1;
	add.s64 	%rd6431, %rd6381, %rd6430;
	ld.u16 	%rs1986, [%rd6431];
	cvt.u32.u16	%r6933, %rs1986;
	add.s32 	%r6934, %r6932, %r6933;
	cvt.s64.s32	%rd6432, %r6934;
	shl.b64 	%rd6433, %rd6432, 2;
	add.s64 	%rd6434, %rd9, %rd6433;
	ld.f32 	%f1165, [%rd6434];
	cvt.u32.u16	%r6935, %rs1;
	cvt.u32.u16	%r6936, %rs28;
	mul.lo.s32 	%r6937, %r6935, %r6936;
	ld.u16 	%rs1987, [%SP+42];
	cvt.u32.u16	%r6938, %rs1987;
	mul.lo.s32 	%r6939, %r6938, 25;
	add.s32 	%r6940, %r6937, %r6939;
	cvt.u64.u16	%rd6435, %rs4;
	shl.b64 	%rd6436, %rd6435, 1;
	add.s64 	%rd6437, %rd6381, %rd6436;
	ld.u16 	%rs1988, [%rd6437];
	cvt.u32.u16	%r6941, %rs1988;
	add.s32 	%r6942, %r6940, %r6941;
	cvt.s64.s32	%rd6438, %r6942;
	shl.b64 	%rd6439, %rd6438, 2;
	add.s64 	%rd6440, %rd9, %rd6439;
	ld.f32 	%f1166, [%rd6440];
	cvt.u32.u16	%r6943, %rs1;
	cvt.u32.u16	%r6944, %rs28;
	mul.lo.s32 	%r6945, %r6943, %r6944;
	ld.u16 	%rs1989, [%SP+42];
	cvt.u32.u16	%r6946, %rs1989;
	mul.lo.s32 	%r6947, %r6946, 26;
	add.s32 	%r6948, %r6945, %r6947;
	cvt.u64.u16	%rd6441, %rs4;
	shl.b64 	%rd6442, %rd6441, 1;
	add.s64 	%rd6443, %rd6381, %rd6442;
	ld.u16 	%rs1990, [%rd6443];
	cvt.u32.u16	%r6949, %rs1990;
	add.s32 	%r6950, %r6948, %r6949;
	cvt.s64.s32	%rd6444, %r6950;
	shl.b64 	%rd6445, %rd6444, 2;
	add.s64 	%rd6446, %rd9, %rd6445;
	ld.f32 	%f1167, [%rd6446];
	cvt.u32.u16	%r6951, %rs1;
	cvt.u32.u16	%r6952, %rs28;
	mul.lo.s32 	%r6953, %r6951, %r6952;
	ld.u16 	%rs1991, [%SP+42];
	cvt.u32.u16	%r6954, %rs1991;
	mul.lo.s32 	%r6955, %r6954, 27;
	add.s32 	%r6956, %r6953, %r6955;
	cvt.u64.u16	%rd6447, %rs4;
	shl.b64 	%rd6448, %rd6447, 1;
	add.s64 	%rd6449, %rd6381, %rd6448;
	ld.u16 	%rs1992, [%rd6449];
	cvt.u32.u16	%r6957, %rs1992;
	add.s32 	%r6958, %r6956, %r6957;
	cvt.s64.s32	%rd6450, %r6958;
	shl.b64 	%rd6451, %rd6450, 2;
	add.s64 	%rd6452, %rd9, %rd6451;
	ld.f32 	%f1168, [%rd6452];
	add.u64 	%rd6453, %SP, 832;
	add.u64 	%rd6454, %SP, 848;
	// Callseq Start 197
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6453;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6454;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1922;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6377;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6378;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1157;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1158;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1159;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1160;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1161;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1162;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1163;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1164;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1165;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1166;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1167;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1168;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 197
tmp1146:

BB43_372:
	.loc	1 416 1
	cvt.u32.u16	%r6959, %rs5;
	ld.u16 	%rs1993, [%SP+16];
	cvt.u32.u16	%r6960, %rs1993;
	mul.lo.s32 	%r6961, %r6960, 0;
	add.s32 	%r6962, %r6959, %r6961;
	cvt.s64.s32	%rd6455, %r6962;
	shl.b64 	%rd6456, %rd6455, 1;
	mov.u64 	%rd6457, cBoolModel;
	cvta.const.u64 	%rd6458, %rd6457;
	add.s64 	%rd6459, %rd6458, %rd6456;
	ld.u16 	%rs1994, [%rd6459];
	setp.ne.s16	%p369, %rs1994, 0;
	not.pred 	%p370, %p369;
	@%p370 bra 	BB43_374;
	bra.uni 	BB43_373;

BB43_373:
	add.u64 	%rd6460, %SP, 420;
	.loc	1 416 1
tmp1147:
	add.s64 	%rd6461, %rd6460, 4;
	cvt.u32.u16	%r6963, %rs1;
	cvt.u32.u16	%r6964, %rs28;
	mul.lo.s32 	%r6965, %r6963, %r6964;
	ld.u16 	%rs1995, [%SP+42];
	cvt.u32.u16	%r6966, %rs1995;
	mul.lo.s32 	%r6967, %r6966, 0;
	add.s32 	%r6968, %r6965, %r6967;
	cvt.u64.u16	%rd6462, %rs5;
	mov.u64 	%rd6463, cSegToComp;
	cvta.const.u64 	%rd6464, %rd6463;
	shl.b64 	%rd6465, %rd6462, 1;
	add.s64 	%rd6466, %rd6464, %rd6465;
	ld.u16 	%rs1996, [%rd6466];
	cvt.u32.u16	%r6969, %rs1996;
	add.s32 	%r6970, %r6968, %r6969;
	cvt.s64.s32	%rd6467, %r6970;
	shl.b64 	%rd6468, %rd6467, 2;
	add.s64 	%rd6469, %rd9, %rd6468;
	ld.f32 	%f1169, [%rd6469];
	cvt.u32.u16	%r6971, %rs1;
	cvt.u32.u16	%r6972, %rs28;
	mul.lo.s32 	%r6973, %r6971, %r6972;
	ld.u16 	%rs1997, [%SP+42];
	cvt.u32.u16	%r6974, %rs1997;
	mul.lo.s32 	%r6975, %r6974, 1;
	add.s32 	%r6976, %r6973, %r6975;
	cvt.u64.u16	%rd6470, %rs5;
	shl.b64 	%rd6471, %rd6470, 1;
	add.s64 	%rd6472, %rd6464, %rd6471;
	ld.u16 	%rs1998, [%rd6472];
	cvt.u32.u16	%r6977, %rs1998;
	add.s32 	%r6978, %r6976, %r6977;
	cvt.s64.s32	%rd6473, %r6978;
	shl.b64 	%rd6474, %rd6473, 2;
	add.s64 	%rd6475, %rd9, %rd6474;
	ld.f32 	%f1170, [%rd6475];
	ld.f32 	%f1171, [%SP+452];
	add.s64 	%rd6476, %rd6460, 36;
	add.u64 	%rd6477, %SP, 856;
	add.u64 	%rd6478, %SP, 872;
	// Callseq Start 198
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6477;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6478;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6460;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6461;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1169;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1170;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1171;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6476;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 198
tmp1148:

BB43_374:
	.loc	1 416 1
	cvt.u32.u16	%r6979, %rs5;
	ld.u16 	%rs1999, [%SP+16];
	cvt.u32.u16	%r6980, %rs1999;
	mul.lo.s32 	%r6981, %r6980, 1;
	add.s32 	%r6982, %r6979, %r6981;
	cvt.s64.s32	%rd6479, %r6982;
	shl.b64 	%rd6480, %rd6479, 1;
	mov.u64 	%rd6481, cBoolModel;
	cvta.const.u64 	%rd6482, %rd6481;
	add.s64 	%rd6483, %rd6482, %rd6480;
	ld.u16 	%rs2000, [%rd6483];
	setp.ne.s16	%p371, %rs2000, 0;
	not.pred 	%p372, %p371;
	@%p372 bra 	BB43_376;
	bra.uni 	BB43_375;

BB43_375:
	add.u64 	%rd6484, %SP, 420;
	.loc	1 416 1
tmp1149:
	add.s64 	%rd6485, %rd6484, 8;
	ld.f32 	%f1172, [%SP+456];
	add.s64 	%rd6486, %rd6484, 32;
	add.u64 	%rd6487, %SP, 856;
	add.u64 	%rd6488, %SP, 872;
	// Callseq Start 199
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6487;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6488;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6485;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1172;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6486;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 199
tmp1150:

BB43_376:
	.loc	1 416 1
	cvt.u32.u16	%r6983, %rs5;
	ld.u16 	%rs2001, [%SP+16];
	cvt.u32.u16	%r6984, %rs2001;
	mul.lo.s32 	%r6985, %r6984, 2;
	add.s32 	%r6986, %r6983, %r6985;
	cvt.s64.s32	%rd6489, %r6986;
	shl.b64 	%rd6490, %rd6489, 1;
	mov.u64 	%rd6491, cBoolModel;
	cvta.const.u64 	%rd6492, %rd6491;
	add.s64 	%rd6493, %rd6492, %rd6490;
	ld.u16 	%rs2002, [%rd6493];
	setp.ne.s16	%p373, %rs2002, 0;
	not.pred 	%p374, %p373;
	@%p374 bra 	BB43_378;
	bra.uni 	BB43_377;

BB43_377:
	add.u64 	%rd6494, %SP, 420;
	.loc	1 416 1
tmp1151:
	add.s64 	%rd6495, %rd6494, 12;
	cvt.u32.u16	%r6987, %rs1;
	cvt.u32.u16	%r6988, %rs28;
	mul.lo.s32 	%r6989, %r6987, %r6988;
	ld.u16 	%rs2003, [%SP+42];
	cvt.u32.u16	%r6990, %rs2003;
	mul.lo.s32 	%r6991, %r6990, 2;
	add.s32 	%r6992, %r6989, %r6991;
	cvt.u64.u16	%rd6496, %rs5;
	mov.u64 	%rd6497, cSegToComp;
	cvta.const.u64 	%rd6498, %rd6497;
	shl.b64 	%rd6499, %rd6496, 1;
	add.s64 	%rd6500, %rd6498, %rd6499;
	ld.u16 	%rs2004, [%rd6500];
	cvt.u32.u16	%r6993, %rs2004;
	add.s32 	%r6994, %r6992, %r6993;
	cvt.s64.s32	%rd6501, %r6994;
	shl.b64 	%rd6502, %rd6501, 2;
	add.s64 	%rd6503, %rd9, %rd6502;
	ld.f32 	%f1173, [%rd6503];
	cvt.u32.u16	%r6995, %rs1;
	cvt.u32.u16	%r6996, %rs28;
	mul.lo.s32 	%r6997, %r6995, %r6996;
	ld.u16 	%rs2005, [%SP+42];
	cvt.u32.u16	%r6998, %rs2005;
	mul.lo.s32 	%r6999, %r6998, 3;
	add.s32 	%r7000, %r6997, %r6999;
	cvt.u64.u16	%rd6504, %rs5;
	shl.b64 	%rd6505, %rd6504, 1;
	add.s64 	%rd6506, %rd6498, %rd6505;
	ld.u16 	%rs2006, [%rd6506];
	cvt.u32.u16	%r7001, %rs2006;
	add.s32 	%r7002, %r7000, %r7001;
	cvt.s64.s32	%rd6507, %r7002;
	shl.b64 	%rd6508, %rd6507, 2;
	add.s64 	%rd6509, %rd9, %rd6508;
	ld.f32 	%f1174, [%rd6509];
	cvt.u32.u16	%r7003, %rs1;
	cvt.u32.u16	%r7004, %rs28;
	mul.lo.s32 	%r7005, %r7003, %r7004;
	ld.u16 	%rs2007, [%SP+42];
	cvt.u32.u16	%r7006, %rs2007;
	mul.lo.s32 	%r7007, %r7006, 4;
	add.s32 	%r7008, %r7005, %r7007;
	cvt.u64.u16	%rd6510, %rs5;
	shl.b64 	%rd6511, %rd6510, 1;
	add.s64 	%rd6512, %rd6498, %rd6511;
	ld.u16 	%rs2008, [%rd6512];
	cvt.u32.u16	%r7009, %rs2008;
	add.s32 	%r7010, %r7008, %r7009;
	cvt.s64.s32	%rd6513, %r7010;
	shl.b64 	%rd6514, %rd6513, 2;
	add.s64 	%rd6515, %rd9, %rd6514;
	ld.f32 	%f1175, [%rd6515];
	cvt.u32.u16	%r7011, %rs1;
	cvt.u32.u16	%r7012, %rs28;
	mul.lo.s32 	%r7013, %r7011, %r7012;
	ld.u16 	%rs2009, [%SP+42];
	cvt.u32.u16	%r7014, %rs2009;
	mul.lo.s32 	%r7015, %r7014, 5;
	add.s32 	%r7016, %r7013, %r7015;
	cvt.u64.u16	%rd6516, %rs5;
	shl.b64 	%rd6517, %rd6516, 1;
	add.s64 	%rd6518, %rd6498, %rd6517;
	ld.u16 	%rs2010, [%rd6518];
	cvt.u32.u16	%r7017, %rs2010;
	add.s32 	%r7018, %r7016, %r7017;
	cvt.s64.s32	%rd6519, %r7018;
	shl.b64 	%rd6520, %rd6519, 2;
	add.s64 	%rd6521, %rd9, %rd6520;
	ld.f32 	%f1176, [%rd6521];
	ld.f32 	%f1177, [%SP+452];
	add.u64 	%rd6522, %SP, 856;
	add.u64 	%rd6523, %SP, 872;
	// Callseq Start 200
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6522;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6523;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6495;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1173;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1174;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1175;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1176;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1177;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 200
tmp1152:

BB43_378:
	.loc	1 416 1
	cvt.u32.u16	%r7019, %rs5;
	ld.u16 	%rs2011, [%SP+16];
	cvt.u32.u16	%r7020, %rs2011;
	mul.lo.s32 	%r7021, %r7020, 3;
	add.s32 	%r7022, %r7019, %r7021;
	cvt.s64.s32	%rd6524, %r7022;
	shl.b64 	%rd6525, %rd6524, 1;
	mov.u64 	%rd6526, cBoolModel;
	cvta.const.u64 	%rd6527, %rd6526;
	add.s64 	%rd6528, %rd6527, %rd6525;
	ld.u16 	%rs2012, [%rd6528];
	setp.ne.s16	%p375, %rs2012, 0;
	not.pred 	%p376, %p375;
	@%p376 bra 	BB43_380;
	bra.uni 	BB43_379;

BB43_379:
	add.u64 	%rd6529, %SP, 420;
	.loc	1 416 1
tmp1153:
	add.s64 	%rd6530, %rd6529, 16;
	cvt.u32.u16	%r7023, %rs1;
	cvt.u32.u16	%r7024, %rs28;
	mul.lo.s32 	%r7025, %r7023, %r7024;
	ld.u16 	%rs2013, [%SP+42];
	cvt.u32.u16	%r7026, %rs2013;
	mul.lo.s32 	%r7027, %r7026, 6;
	add.s32 	%r7028, %r7025, %r7027;
	cvt.u64.u16	%rd6531, %rs5;
	mov.u64 	%rd6532, cSegToComp;
	cvta.const.u64 	%rd6533, %rd6532;
	shl.b64 	%rd6534, %rd6531, 1;
	add.s64 	%rd6535, %rd6533, %rd6534;
	ld.u16 	%rs2014, [%rd6535];
	cvt.u32.u16	%r7029, %rs2014;
	add.s32 	%r7030, %r7028, %r7029;
	cvt.s64.s32	%rd6536, %r7030;
	shl.b64 	%rd6537, %rd6536, 2;
	add.s64 	%rd6538, %rd9, %rd6537;
	ld.f32 	%f1178, [%rd6538];
	cvt.u32.u16	%r7031, %rs1;
	cvt.u32.u16	%r7032, %rs28;
	mul.lo.s32 	%r7033, %r7031, %r7032;
	ld.u16 	%rs2015, [%SP+42];
	cvt.u32.u16	%r7034, %rs2015;
	mul.lo.s32 	%r7035, %r7034, 7;
	add.s32 	%r7036, %r7033, %r7035;
	cvt.u64.u16	%rd6539, %rs5;
	shl.b64 	%rd6540, %rd6539, 1;
	add.s64 	%rd6541, %rd6533, %rd6540;
	ld.u16 	%rs2016, [%rd6541];
	cvt.u32.u16	%r7037, %rs2016;
	add.s32 	%r7038, %r7036, %r7037;
	cvt.s64.s32	%rd6542, %r7038;
	shl.b64 	%rd6543, %rd6542, 2;
	add.s64 	%rd6544, %rd9, %rd6543;
	ld.f32 	%f1179, [%rd6544];
	cvt.u32.u16	%r7039, %rs1;
	cvt.u32.u16	%r7040, %rs28;
	mul.lo.s32 	%r7041, %r7039, %r7040;
	ld.u16 	%rs2017, [%SP+42];
	cvt.u32.u16	%r7042, %rs2017;
	mul.lo.s32 	%r7043, %r7042, 8;
	add.s32 	%r7044, %r7041, %r7043;
	cvt.u64.u16	%rd6545, %rs5;
	shl.b64 	%rd6546, %rd6545, 1;
	add.s64 	%rd6547, %rd6533, %rd6546;
	ld.u16 	%rs2018, [%rd6547];
	cvt.u32.u16	%r7045, %rs2018;
	add.s32 	%r7046, %r7044, %r7045;
	cvt.s64.s32	%rd6548, %r7046;
	shl.b64 	%rd6549, %rd6548, 2;
	add.s64 	%rd6550, %rd9, %rd6549;
	ld.f32 	%f1180, [%rd6550];
	cvt.u32.u16	%r7047, %rs1;
	cvt.u32.u16	%r7048, %rs28;
	mul.lo.s32 	%r7049, %r7047, %r7048;
	ld.u16 	%rs2019, [%SP+42];
	cvt.u32.u16	%r7050, %rs2019;
	mul.lo.s32 	%r7051, %r7050, 9;
	add.s32 	%r7052, %r7049, %r7051;
	cvt.u64.u16	%rd6551, %rs5;
	shl.b64 	%rd6552, %rd6551, 1;
	add.s64 	%rd6553, %rd6533, %rd6552;
	ld.u16 	%rs2020, [%rd6553];
	cvt.u32.u16	%r7053, %rs2020;
	add.s32 	%r7054, %r7052, %r7053;
	cvt.s64.s32	%rd6554, %r7054;
	shl.b64 	%rd6555, %rd6554, 2;
	add.s64 	%rd6556, %rd9, %rd6555;
	ld.f32 	%f1181, [%rd6556];
	cvt.u32.u16	%r7055, %rs1;
	cvt.u32.u16	%r7056, %rs28;
	mul.lo.s32 	%r7057, %r7055, %r7056;
	ld.u16 	%rs2021, [%SP+42];
	cvt.u32.u16	%r7058, %rs2021;
	mul.lo.s32 	%r7059, %r7058, 10;
	add.s32 	%r7060, %r7057, %r7059;
	cvt.u64.u16	%rd6557, %rs5;
	shl.b64 	%rd6558, %rd6557, 1;
	add.s64 	%rd6559, %rd6533, %rd6558;
	ld.u16 	%rs2022, [%rd6559];
	cvt.u32.u16	%r7061, %rs2022;
	add.s32 	%r7062, %r7060, %r7061;
	cvt.s64.s32	%rd6560, %r7062;
	shl.b64 	%rd6561, %rd6560, 2;
	add.s64 	%rd6562, %rd9, %rd6561;
	ld.f32 	%f1182, [%rd6562];
	add.u64 	%rd6563, %SP, 856;
	add.u64 	%rd6564, %SP, 872;
	// Callseq Start 201
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6563;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6564;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6530;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1178;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1179;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1180;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1181;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1182;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 201
tmp1154:

BB43_380:
	.loc	1 416 1
	cvt.u32.u16	%r7063, %rs5;
	ld.u16 	%rs2023, [%SP+16];
	cvt.u32.u16	%r7064, %rs2023;
	mul.lo.s32 	%r7065, %r7064, 4;
	add.s32 	%r7066, %r7063, %r7065;
	cvt.s64.s32	%rd6565, %r7066;
	shl.b64 	%rd6566, %rd6565, 1;
	mov.u64 	%rd6567, cBoolModel;
	cvta.const.u64 	%rd6568, %rd6567;
	add.s64 	%rd6569, %rd6568, %rd6566;
	ld.u16 	%rs2024, [%rd6569];
	setp.ne.s16	%p377, %rs2024, 0;
	not.pred 	%p378, %p377;
	@%p378 bra 	BB43_382;
	bra.uni 	BB43_381;

BB43_381:
	add.u64 	%rd6570, %SP, 420;
	.loc	1 416 1
tmp1155:
	add.s64 	%rd6571, %rd6570, 20;
	cvt.u32.u16	%r7067, %rs1;
	cvt.u32.u16	%r7068, %rs28;
	mul.lo.s32 	%r7069, %r7067, %r7068;
	ld.u16 	%rs2025, [%SP+42];
	cvt.u32.u16	%r7070, %rs2025;
	mul.lo.s32 	%r7071, %r7070, 11;
	add.s32 	%r7072, %r7069, %r7071;
	cvt.u64.u16	%rd6572, %rs5;
	mov.u64 	%rd6573, cSegToComp;
	cvta.const.u64 	%rd6574, %rd6573;
	shl.b64 	%rd6575, %rd6572, 1;
	add.s64 	%rd6576, %rd6574, %rd6575;
	ld.u16 	%rs2026, [%rd6576];
	cvt.u32.u16	%r7073, %rs2026;
	add.s32 	%r7074, %r7072, %r7073;
	cvt.s64.s32	%rd6577, %r7074;
	shl.b64 	%rd6578, %rd6577, 2;
	add.s64 	%rd6579, %rd9, %rd6578;
	ld.f32 	%f1183, [%rd6579];
	cvt.u32.u16	%r7075, %rs1;
	cvt.u32.u16	%r7076, %rs28;
	mul.lo.s32 	%r7077, %r7075, %r7076;
	ld.u16 	%rs2027, [%SP+42];
	cvt.u32.u16	%r7078, %rs2027;
	mul.lo.s32 	%r7079, %r7078, 12;
	add.s32 	%r7080, %r7077, %r7079;
	cvt.u64.u16	%rd6580, %rs5;
	shl.b64 	%rd6581, %rd6580, 1;
	add.s64 	%rd6582, %rd6574, %rd6581;
	ld.u16 	%rs2028, [%rd6582];
	cvt.u32.u16	%r7081, %rs2028;
	add.s32 	%r7082, %r7080, %r7081;
	cvt.s64.s32	%rd6583, %r7082;
	shl.b64 	%rd6584, %rd6583, 2;
	add.s64 	%rd6585, %rd9, %rd6584;
	ld.f32 	%f1184, [%rd6585];
	cvt.u32.u16	%r7083, %rs1;
	cvt.u32.u16	%r7084, %rs28;
	mul.lo.s32 	%r7085, %r7083, %r7084;
	ld.u16 	%rs2029, [%SP+42];
	cvt.u32.u16	%r7086, %rs2029;
	mul.lo.s32 	%r7087, %r7086, 13;
	add.s32 	%r7088, %r7085, %r7087;
	cvt.u64.u16	%rd6586, %rs5;
	shl.b64 	%rd6587, %rd6586, 1;
	add.s64 	%rd6588, %rd6574, %rd6587;
	ld.u16 	%rs2030, [%rd6588];
	cvt.u32.u16	%r7089, %rs2030;
	add.s32 	%r7090, %r7088, %r7089;
	cvt.s64.s32	%rd6589, %r7090;
	shl.b64 	%rd6590, %rd6589, 2;
	add.s64 	%rd6591, %rd9, %rd6590;
	ld.f32 	%f1185, [%rd6591];
	cvt.u32.u16	%r7091, %rs1;
	cvt.u32.u16	%r7092, %rs28;
	mul.lo.s32 	%r7093, %r7091, %r7092;
	ld.u16 	%rs2031, [%SP+42];
	cvt.u32.u16	%r7094, %rs2031;
	mul.lo.s32 	%r7095, %r7094, 14;
	add.s32 	%r7096, %r7093, %r7095;
	cvt.u64.u16	%rd6592, %rs5;
	shl.b64 	%rd6593, %rd6592, 1;
	add.s64 	%rd6594, %rd6574, %rd6593;
	ld.u16 	%rs2032, [%rd6594];
	cvt.u32.u16	%r7097, %rs2032;
	add.s32 	%r7098, %r7096, %r7097;
	cvt.s64.s32	%rd6595, %r7098;
	shl.b64 	%rd6596, %rd6595, 2;
	add.s64 	%rd6597, %rd9, %rd6596;
	ld.f32 	%f1186, [%rd6597];
	cvt.u32.u16	%r7099, %rs1;
	cvt.u32.u16	%r7100, %rs28;
	mul.lo.s32 	%r7101, %r7099, %r7100;
	ld.u16 	%rs2033, [%SP+42];
	cvt.u32.u16	%r7102, %rs2033;
	mul.lo.s32 	%r7103, %r7102, 15;
	add.s32 	%r7104, %r7101, %r7103;
	cvt.u64.u16	%rd6598, %rs5;
	shl.b64 	%rd6599, %rd6598, 1;
	add.s64 	%rd6600, %rd6574, %rd6599;
	ld.u16 	%rs2034, [%rd6600];
	cvt.u32.u16	%r7105, %rs2034;
	add.s32 	%r7106, %r7104, %r7105;
	cvt.s64.s32	%rd6601, %r7106;
	shl.b64 	%rd6602, %rd6601, 2;
	add.s64 	%rd6603, %rd9, %rd6602;
	ld.f32 	%f1187, [%rd6603];
	add.u64 	%rd6604, %SP, 856;
	add.u64 	%rd6605, %SP, 872;
	// Callseq Start 202
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6604;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6605;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6571;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1183;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1184;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1185;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1186;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1187;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 202
tmp1156:

BB43_382:
	.loc	1 416 1
	cvt.u32.u16	%r7107, %rs5;
	ld.u16 	%rs2035, [%SP+16];
	cvt.u32.u16	%r7108, %rs2035;
	mul.lo.s32 	%r7109, %r7108, 5;
	add.s32 	%r7110, %r7107, %r7109;
	cvt.s64.s32	%rd6606, %r7110;
	shl.b64 	%rd6607, %rd6606, 1;
	mov.u64 	%rd6608, cBoolModel;
	cvta.const.u64 	%rd6609, %rd6608;
	add.s64 	%rd6610, %rd6609, %rd6607;
	ld.u16 	%rs2036, [%rd6610];
	setp.ne.s16	%p379, %rs2036, 0;
	not.pred 	%p380, %p379;
	@%p380 bra 	BB43_384;
	bra.uni 	BB43_383;

BB43_383:
	add.u64 	%rd6611, %SP, 420;
	.loc	1 416 1
tmp1157:
	add.s64 	%rd6612, %rd6611, 24;
	add.s64 	%rd6613, %rd6611, 28;
	cvt.u32.u16	%r7111, %rs1;
	cvt.u32.u16	%r7112, %rs28;
	mul.lo.s32 	%r7113, %r7111, %r7112;
	ld.u16 	%rs2037, [%SP+42];
	cvt.u32.u16	%r7114, %rs2037;
	mul.lo.s32 	%r7115, %r7114, 16;
	add.s32 	%r7116, %r7113, %r7115;
	cvt.u64.u16	%rd6614, %rs5;
	mov.u64 	%rd6615, cSegToComp;
	cvta.const.u64 	%rd6616, %rd6615;
	shl.b64 	%rd6617, %rd6614, 1;
	add.s64 	%rd6618, %rd6616, %rd6617;
	ld.u16 	%rs2038, [%rd6618];
	cvt.u32.u16	%r7117, %rs2038;
	add.s32 	%r7118, %r7116, %r7117;
	cvt.s64.s32	%rd6619, %r7118;
	shl.b64 	%rd6620, %rd6619, 2;
	add.s64 	%rd6621, %rd9, %rd6620;
	ld.f32 	%f1188, [%rd6621];
	cvt.u32.u16	%r7119, %rs1;
	cvt.u32.u16	%r7120, %rs28;
	mul.lo.s32 	%r7121, %r7119, %r7120;
	ld.u16 	%rs2039, [%SP+42];
	cvt.u32.u16	%r7122, %rs2039;
	mul.lo.s32 	%r7123, %r7122, 17;
	add.s32 	%r7124, %r7121, %r7123;
	cvt.u64.u16	%rd6622, %rs5;
	shl.b64 	%rd6623, %rd6622, 1;
	add.s64 	%rd6624, %rd6616, %rd6623;
	ld.u16 	%rs2040, [%rd6624];
	cvt.u32.u16	%r7125, %rs2040;
	add.s32 	%r7126, %r7124, %r7125;
	cvt.s64.s32	%rd6625, %r7126;
	shl.b64 	%rd6626, %rd6625, 2;
	add.s64 	%rd6627, %rd9, %rd6626;
	ld.f32 	%f1189, [%rd6627];
	cvt.u32.u16	%r7127, %rs1;
	cvt.u32.u16	%r7128, %rs28;
	mul.lo.s32 	%r7129, %r7127, %r7128;
	ld.u16 	%rs2041, [%SP+42];
	cvt.u32.u16	%r7130, %rs2041;
	mul.lo.s32 	%r7131, %r7130, 18;
	add.s32 	%r7132, %r7129, %r7131;
	cvt.u64.u16	%rd6628, %rs5;
	shl.b64 	%rd6629, %rd6628, 1;
	add.s64 	%rd6630, %rd6616, %rd6629;
	ld.u16 	%rs2042, [%rd6630];
	cvt.u32.u16	%r7133, %rs2042;
	add.s32 	%r7134, %r7132, %r7133;
	cvt.s64.s32	%rd6631, %r7134;
	shl.b64 	%rd6632, %rd6631, 2;
	add.s64 	%rd6633, %rd9, %rd6632;
	ld.f32 	%f1190, [%rd6633];
	cvt.u32.u16	%r7135, %rs1;
	cvt.u32.u16	%r7136, %rs28;
	mul.lo.s32 	%r7137, %r7135, %r7136;
	ld.u16 	%rs2043, [%SP+42];
	cvt.u32.u16	%r7138, %rs2043;
	mul.lo.s32 	%r7139, %r7138, 19;
	add.s32 	%r7140, %r7137, %r7139;
	cvt.u64.u16	%rd6634, %rs5;
	shl.b64 	%rd6635, %rd6634, 1;
	add.s64 	%rd6636, %rd6616, %rd6635;
	ld.u16 	%rs2044, [%rd6636];
	cvt.u32.u16	%r7141, %rs2044;
	add.s32 	%r7142, %r7140, %r7141;
	cvt.s64.s32	%rd6637, %r7142;
	shl.b64 	%rd6638, %rd6637, 2;
	add.s64 	%rd6639, %rd9, %rd6638;
	ld.f32 	%f1191, [%rd6639];
	cvt.u32.u16	%r7143, %rs1;
	cvt.u32.u16	%r7144, %rs28;
	mul.lo.s32 	%r7145, %r7143, %r7144;
	ld.u16 	%rs2045, [%SP+42];
	cvt.u32.u16	%r7146, %rs2045;
	mul.lo.s32 	%r7147, %r7146, 20;
	add.s32 	%r7148, %r7145, %r7147;
	cvt.u64.u16	%rd6640, %rs5;
	shl.b64 	%rd6641, %rd6640, 1;
	add.s64 	%rd6642, %rd6616, %rd6641;
	ld.u16 	%rs2046, [%rd6642];
	cvt.u32.u16	%r7149, %rs2046;
	add.s32 	%r7150, %r7148, %r7149;
	cvt.s64.s32	%rd6643, %r7150;
	shl.b64 	%rd6644, %rd6643, 2;
	add.s64 	%rd6645, %rd9, %rd6644;
	ld.f32 	%f1192, [%rd6645];
	cvt.u32.u16	%r7151, %rs1;
	cvt.u32.u16	%r7152, %rs28;
	mul.lo.s32 	%r7153, %r7151, %r7152;
	ld.u16 	%rs2047, [%SP+42];
	cvt.u32.u16	%r7154, %rs2047;
	mul.lo.s32 	%r7155, %r7154, 21;
	add.s32 	%r7156, %r7153, %r7155;
	cvt.u64.u16	%rd6646, %rs5;
	shl.b64 	%rd6647, %rd6646, 1;
	add.s64 	%rd6648, %rd6616, %rd6647;
	ld.u16 	%rs2048, [%rd6648];
	cvt.u32.u16	%r7157, %rs2048;
	add.s32 	%r7158, %r7156, %r7157;
	cvt.s64.s32	%rd6649, %r7158;
	shl.b64 	%rd6650, %rd6649, 2;
	add.s64 	%rd6651, %rd9, %rd6650;
	ld.f32 	%f1193, [%rd6651];
	cvt.u32.u16	%r7159, %rs1;
	cvt.u32.u16	%r7160, %rs28;
	mul.lo.s32 	%r7161, %r7159, %r7160;
	ld.u16 	%rs2049, [%SP+42];
	cvt.u32.u16	%r7162, %rs2049;
	mul.lo.s32 	%r7163, %r7162, 22;
	add.s32 	%r7164, %r7161, %r7163;
	cvt.u64.u16	%rd6652, %rs5;
	shl.b64 	%rd6653, %rd6652, 1;
	add.s64 	%rd6654, %rd6616, %rd6653;
	ld.u16 	%rs2050, [%rd6654];
	cvt.u32.u16	%r7165, %rs2050;
	add.s32 	%r7166, %r7164, %r7165;
	cvt.s64.s32	%rd6655, %r7166;
	shl.b64 	%rd6656, %rd6655, 2;
	add.s64 	%rd6657, %rd9, %rd6656;
	ld.f32 	%f1194, [%rd6657];
	cvt.u32.u16	%r7167, %rs1;
	cvt.u32.u16	%r7168, %rs28;
	mul.lo.s32 	%r7169, %r7167, %r7168;
	ld.u16 	%rs2051, [%SP+42];
	cvt.u32.u16	%r7170, %rs2051;
	mul.lo.s32 	%r7171, %r7170, 23;
	add.s32 	%r7172, %r7169, %r7171;
	cvt.u64.u16	%rd6658, %rs5;
	shl.b64 	%rd6659, %rd6658, 1;
	add.s64 	%rd6660, %rd6616, %rd6659;
	ld.u16 	%rs2052, [%rd6660];
	cvt.u32.u16	%r7173, %rs2052;
	add.s32 	%r7174, %r7172, %r7173;
	cvt.s64.s32	%rd6661, %r7174;
	shl.b64 	%rd6662, %rd6661, 2;
	add.s64 	%rd6663, %rd9, %rd6662;
	ld.f32 	%f1195, [%rd6663];
	cvt.u32.u16	%r7175, %rs1;
	cvt.u32.u16	%r7176, %rs28;
	mul.lo.s32 	%r7177, %r7175, %r7176;
	ld.u16 	%rs2053, [%SP+42];
	cvt.u32.u16	%r7178, %rs2053;
	mul.lo.s32 	%r7179, %r7178, 24;
	add.s32 	%r7180, %r7177, %r7179;
	cvt.u64.u16	%rd6664, %rs5;
	shl.b64 	%rd6665, %rd6664, 1;
	add.s64 	%rd6666, %rd6616, %rd6665;
	ld.u16 	%rs2054, [%rd6666];
	cvt.u32.u16	%r7181, %rs2054;
	add.s32 	%r7182, %r7180, %r7181;
	cvt.s64.s32	%rd6667, %r7182;
	shl.b64 	%rd6668, %rd6667, 2;
	add.s64 	%rd6669, %rd9, %rd6668;
	ld.f32 	%f1196, [%rd6669];
	cvt.u32.u16	%r7183, %rs1;
	cvt.u32.u16	%r7184, %rs28;
	mul.lo.s32 	%r7185, %r7183, %r7184;
	ld.u16 	%rs2055, [%SP+42];
	cvt.u32.u16	%r7186, %rs2055;
	mul.lo.s32 	%r7187, %r7186, 25;
	add.s32 	%r7188, %r7185, %r7187;
	cvt.u64.u16	%rd6670, %rs5;
	shl.b64 	%rd6671, %rd6670, 1;
	add.s64 	%rd6672, %rd6616, %rd6671;
	ld.u16 	%rs2056, [%rd6672];
	cvt.u32.u16	%r7189, %rs2056;
	add.s32 	%r7190, %r7188, %r7189;
	cvt.s64.s32	%rd6673, %r7190;
	shl.b64 	%rd6674, %rd6673, 2;
	add.s64 	%rd6675, %rd9, %rd6674;
	ld.f32 	%f1197, [%rd6675];
	cvt.u32.u16	%r7191, %rs1;
	cvt.u32.u16	%r7192, %rs28;
	mul.lo.s32 	%r7193, %r7191, %r7192;
	ld.u16 	%rs2057, [%SP+42];
	cvt.u32.u16	%r7194, %rs2057;
	mul.lo.s32 	%r7195, %r7194, 26;
	add.s32 	%r7196, %r7193, %r7195;
	cvt.u64.u16	%rd6676, %rs5;
	shl.b64 	%rd6677, %rd6676, 1;
	add.s64 	%rd6678, %rd6616, %rd6677;
	ld.u16 	%rs2058, [%rd6678];
	cvt.u32.u16	%r7197, %rs2058;
	add.s32 	%r7198, %r7196, %r7197;
	cvt.s64.s32	%rd6679, %r7198;
	shl.b64 	%rd6680, %rd6679, 2;
	add.s64 	%rd6681, %rd9, %rd6680;
	ld.f32 	%f1198, [%rd6681];
	cvt.u32.u16	%r7199, %rs1;
	cvt.u32.u16	%r7200, %rs28;
	mul.lo.s32 	%r7201, %r7199, %r7200;
	ld.u16 	%rs2059, [%SP+42];
	cvt.u32.u16	%r7202, %rs2059;
	mul.lo.s32 	%r7203, %r7202, 27;
	add.s32 	%r7204, %r7201, %r7203;
	cvt.u64.u16	%rd6682, %rs5;
	shl.b64 	%rd6683, %rd6682, 1;
	add.s64 	%rd6684, %rd6616, %rd6683;
	ld.u16 	%rs2060, [%rd6684];
	cvt.u32.u16	%r7205, %rs2060;
	add.s32 	%r7206, %r7204, %r7205;
	cvt.s64.s32	%rd6685, %r7206;
	shl.b64 	%rd6686, %rd6685, 2;
	add.s64 	%rd6687, %rd9, %rd6686;
	ld.f32 	%f1199, [%rd6687];
	add.u64 	%rd6688, %SP, 856;
	add.u64 	%rd6689, %SP, 872;
	// Callseq Start 203
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6688;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6689;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1924;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6612;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6613;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1188;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1189;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1190;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1191;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1192;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1193;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1194;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1195;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1196;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1197;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1198;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1199;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 203
tmp1158:

BB43_384:
	.loc	1 416 1
	cvt.u32.u16	%r7207, %rs6;
	ld.u16 	%rs2061, [%SP+16];
	cvt.u32.u16	%r7208, %rs2061;
	mul.lo.s32 	%r7209, %r7208, 0;
	add.s32 	%r7210, %r7207, %r7209;
	cvt.s64.s32	%rd6690, %r7210;
	shl.b64 	%rd6691, %rd6690, 1;
	mov.u64 	%rd6692, cBoolModel;
	cvta.const.u64 	%rd6693, %rd6692;
	add.s64 	%rd6694, %rd6693, %rd6691;
	ld.u16 	%rs2062, [%rd6694];
	setp.ne.s16	%p381, %rs2062, 0;
	not.pred 	%p382, %p381;
	@%p382 bra 	BB43_386;
	bra.uni 	BB43_385;

BB43_385:
	add.u64 	%rd6695, %SP, 460;
	.loc	1 416 1
tmp1159:
	add.s64 	%rd6696, %rd6695, 4;
	cvt.u32.u16	%r7211, %rs1;
	cvt.u32.u16	%r7212, %rs28;
	mul.lo.s32 	%r7213, %r7211, %r7212;
	ld.u16 	%rs2063, [%SP+42];
	cvt.u32.u16	%r7214, %rs2063;
	mul.lo.s32 	%r7215, %r7214, 0;
	add.s32 	%r7216, %r7213, %r7215;
	cvt.u64.u16	%rd6697, %rs6;
	mov.u64 	%rd6698, cSegToComp;
	cvta.const.u64 	%rd6699, %rd6698;
	shl.b64 	%rd6700, %rd6697, 1;
	add.s64 	%rd6701, %rd6699, %rd6700;
	ld.u16 	%rs2064, [%rd6701];
	cvt.u32.u16	%r7217, %rs2064;
	add.s32 	%r7218, %r7216, %r7217;
	cvt.s64.s32	%rd6702, %r7218;
	shl.b64 	%rd6703, %rd6702, 2;
	add.s64 	%rd6704, %rd9, %rd6703;
	ld.f32 	%f1200, [%rd6704];
	cvt.u32.u16	%r7219, %rs1;
	cvt.u32.u16	%r7220, %rs28;
	mul.lo.s32 	%r7221, %r7219, %r7220;
	ld.u16 	%rs2065, [%SP+42];
	cvt.u32.u16	%r7222, %rs2065;
	mul.lo.s32 	%r7223, %r7222, 1;
	add.s32 	%r7224, %r7221, %r7223;
	cvt.u64.u16	%rd6705, %rs6;
	shl.b64 	%rd6706, %rd6705, 1;
	add.s64 	%rd6707, %rd6699, %rd6706;
	ld.u16 	%rs2066, [%rd6707];
	cvt.u32.u16	%r7225, %rs2066;
	add.s32 	%r7226, %r7224, %r7225;
	cvt.s64.s32	%rd6708, %r7226;
	shl.b64 	%rd6709, %rd6708, 2;
	add.s64 	%rd6710, %rd9, %rd6709;
	ld.f32 	%f1201, [%rd6710];
	ld.f32 	%f1202, [%SP+492];
	add.s64 	%rd6711, %rd6695, 36;
	add.u64 	%rd6712, %SP, 880;
	add.u64 	%rd6713, %SP, 896;
	// Callseq Start 204
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6712;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6713;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6695;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6696;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1200;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1201;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1202;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6711;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 204
tmp1160:

BB43_386:
	.loc	1 416 1
	cvt.u32.u16	%r7227, %rs6;
	ld.u16 	%rs2067, [%SP+16];
	cvt.u32.u16	%r7228, %rs2067;
	mul.lo.s32 	%r7229, %r7228, 1;
	add.s32 	%r7230, %r7227, %r7229;
	cvt.s64.s32	%rd6714, %r7230;
	shl.b64 	%rd6715, %rd6714, 1;
	mov.u64 	%rd6716, cBoolModel;
	cvta.const.u64 	%rd6717, %rd6716;
	add.s64 	%rd6718, %rd6717, %rd6715;
	ld.u16 	%rs2068, [%rd6718];
	setp.ne.s16	%p383, %rs2068, 0;
	not.pred 	%p384, %p383;
	@%p384 bra 	BB43_388;
	bra.uni 	BB43_387;

BB43_387:
	add.u64 	%rd6719, %SP, 460;
	.loc	1 416 1
tmp1161:
	add.s64 	%rd6720, %rd6719, 8;
	ld.f32 	%f1203, [%SP+496];
	add.s64 	%rd6721, %rd6719, 32;
	add.u64 	%rd6722, %SP, 880;
	add.u64 	%rd6723, %SP, 896;
	// Callseq Start 205
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6722;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6723;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6720;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1203;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6721;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 205
tmp1162:

BB43_388:
	.loc	1 416 1
	cvt.u32.u16	%r7231, %rs6;
	ld.u16 	%rs2069, [%SP+16];
	cvt.u32.u16	%r7232, %rs2069;
	mul.lo.s32 	%r7233, %r7232, 2;
	add.s32 	%r7234, %r7231, %r7233;
	cvt.s64.s32	%rd6724, %r7234;
	shl.b64 	%rd6725, %rd6724, 1;
	mov.u64 	%rd6726, cBoolModel;
	cvta.const.u64 	%rd6727, %rd6726;
	add.s64 	%rd6728, %rd6727, %rd6725;
	ld.u16 	%rs2070, [%rd6728];
	setp.ne.s16	%p385, %rs2070, 0;
	not.pred 	%p386, %p385;
	@%p386 bra 	BB43_390;
	bra.uni 	BB43_389;

BB43_389:
	add.u64 	%rd6729, %SP, 460;
	.loc	1 416 1
tmp1163:
	add.s64 	%rd6730, %rd6729, 12;
	cvt.u32.u16	%r7235, %rs1;
	cvt.u32.u16	%r7236, %rs28;
	mul.lo.s32 	%r7237, %r7235, %r7236;
	ld.u16 	%rs2071, [%SP+42];
	cvt.u32.u16	%r7238, %rs2071;
	mul.lo.s32 	%r7239, %r7238, 2;
	add.s32 	%r7240, %r7237, %r7239;
	cvt.u64.u16	%rd6731, %rs6;
	mov.u64 	%rd6732, cSegToComp;
	cvta.const.u64 	%rd6733, %rd6732;
	shl.b64 	%rd6734, %rd6731, 1;
	add.s64 	%rd6735, %rd6733, %rd6734;
	ld.u16 	%rs2072, [%rd6735];
	cvt.u32.u16	%r7241, %rs2072;
	add.s32 	%r7242, %r7240, %r7241;
	cvt.s64.s32	%rd6736, %r7242;
	shl.b64 	%rd6737, %rd6736, 2;
	add.s64 	%rd6738, %rd9, %rd6737;
	ld.f32 	%f1204, [%rd6738];
	cvt.u32.u16	%r7243, %rs1;
	cvt.u32.u16	%r7244, %rs28;
	mul.lo.s32 	%r7245, %r7243, %r7244;
	ld.u16 	%rs2073, [%SP+42];
	cvt.u32.u16	%r7246, %rs2073;
	mul.lo.s32 	%r7247, %r7246, 3;
	add.s32 	%r7248, %r7245, %r7247;
	cvt.u64.u16	%rd6739, %rs6;
	shl.b64 	%rd6740, %rd6739, 1;
	add.s64 	%rd6741, %rd6733, %rd6740;
	ld.u16 	%rs2074, [%rd6741];
	cvt.u32.u16	%r7249, %rs2074;
	add.s32 	%r7250, %r7248, %r7249;
	cvt.s64.s32	%rd6742, %r7250;
	shl.b64 	%rd6743, %rd6742, 2;
	add.s64 	%rd6744, %rd9, %rd6743;
	ld.f32 	%f1205, [%rd6744];
	cvt.u32.u16	%r7251, %rs1;
	cvt.u32.u16	%r7252, %rs28;
	mul.lo.s32 	%r7253, %r7251, %r7252;
	ld.u16 	%rs2075, [%SP+42];
	cvt.u32.u16	%r7254, %rs2075;
	mul.lo.s32 	%r7255, %r7254, 4;
	add.s32 	%r7256, %r7253, %r7255;
	cvt.u64.u16	%rd6745, %rs6;
	shl.b64 	%rd6746, %rd6745, 1;
	add.s64 	%rd6747, %rd6733, %rd6746;
	ld.u16 	%rs2076, [%rd6747];
	cvt.u32.u16	%r7257, %rs2076;
	add.s32 	%r7258, %r7256, %r7257;
	cvt.s64.s32	%rd6748, %r7258;
	shl.b64 	%rd6749, %rd6748, 2;
	add.s64 	%rd6750, %rd9, %rd6749;
	ld.f32 	%f1206, [%rd6750];
	cvt.u32.u16	%r7259, %rs1;
	cvt.u32.u16	%r7260, %rs28;
	mul.lo.s32 	%r7261, %r7259, %r7260;
	ld.u16 	%rs2077, [%SP+42];
	cvt.u32.u16	%r7262, %rs2077;
	mul.lo.s32 	%r7263, %r7262, 5;
	add.s32 	%r7264, %r7261, %r7263;
	cvt.u64.u16	%rd6751, %rs6;
	shl.b64 	%rd6752, %rd6751, 1;
	add.s64 	%rd6753, %rd6733, %rd6752;
	ld.u16 	%rs2078, [%rd6753];
	cvt.u32.u16	%r7265, %rs2078;
	add.s32 	%r7266, %r7264, %r7265;
	cvt.s64.s32	%rd6754, %r7266;
	shl.b64 	%rd6755, %rd6754, 2;
	add.s64 	%rd6756, %rd9, %rd6755;
	ld.f32 	%f1207, [%rd6756];
	ld.f32 	%f1208, [%SP+492];
	add.u64 	%rd6757, %SP, 880;
	add.u64 	%rd6758, %SP, 896;
	// Callseq Start 206
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6757;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6758;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6730;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1204;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1205;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1206;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1207;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1208;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 206
tmp1164:

BB43_390:
	.loc	1 416 1
	cvt.u32.u16	%r7267, %rs6;
	ld.u16 	%rs2079, [%SP+16];
	cvt.u32.u16	%r7268, %rs2079;
	mul.lo.s32 	%r7269, %r7268, 3;
	add.s32 	%r7270, %r7267, %r7269;
	cvt.s64.s32	%rd6759, %r7270;
	shl.b64 	%rd6760, %rd6759, 1;
	mov.u64 	%rd6761, cBoolModel;
	cvta.const.u64 	%rd6762, %rd6761;
	add.s64 	%rd6763, %rd6762, %rd6760;
	ld.u16 	%rs2080, [%rd6763];
	setp.ne.s16	%p387, %rs2080, 0;
	not.pred 	%p388, %p387;
	@%p388 bra 	BB43_392;
	bra.uni 	BB43_391;

BB43_391:
	add.u64 	%rd6764, %SP, 460;
	.loc	1 416 1
tmp1165:
	add.s64 	%rd6765, %rd6764, 16;
	cvt.u32.u16	%r7271, %rs1;
	cvt.u32.u16	%r7272, %rs28;
	mul.lo.s32 	%r7273, %r7271, %r7272;
	ld.u16 	%rs2081, [%SP+42];
	cvt.u32.u16	%r7274, %rs2081;
	mul.lo.s32 	%r7275, %r7274, 6;
	add.s32 	%r7276, %r7273, %r7275;
	cvt.u64.u16	%rd6766, %rs6;
	mov.u64 	%rd6767, cSegToComp;
	cvta.const.u64 	%rd6768, %rd6767;
	shl.b64 	%rd6769, %rd6766, 1;
	add.s64 	%rd6770, %rd6768, %rd6769;
	ld.u16 	%rs2082, [%rd6770];
	cvt.u32.u16	%r7277, %rs2082;
	add.s32 	%r7278, %r7276, %r7277;
	cvt.s64.s32	%rd6771, %r7278;
	shl.b64 	%rd6772, %rd6771, 2;
	add.s64 	%rd6773, %rd9, %rd6772;
	ld.f32 	%f1209, [%rd6773];
	cvt.u32.u16	%r7279, %rs1;
	cvt.u32.u16	%r7280, %rs28;
	mul.lo.s32 	%r7281, %r7279, %r7280;
	ld.u16 	%rs2083, [%SP+42];
	cvt.u32.u16	%r7282, %rs2083;
	mul.lo.s32 	%r7283, %r7282, 7;
	add.s32 	%r7284, %r7281, %r7283;
	cvt.u64.u16	%rd6774, %rs6;
	shl.b64 	%rd6775, %rd6774, 1;
	add.s64 	%rd6776, %rd6768, %rd6775;
	ld.u16 	%rs2084, [%rd6776];
	cvt.u32.u16	%r7285, %rs2084;
	add.s32 	%r7286, %r7284, %r7285;
	cvt.s64.s32	%rd6777, %r7286;
	shl.b64 	%rd6778, %rd6777, 2;
	add.s64 	%rd6779, %rd9, %rd6778;
	ld.f32 	%f1210, [%rd6779];
	cvt.u32.u16	%r7287, %rs1;
	cvt.u32.u16	%r7288, %rs28;
	mul.lo.s32 	%r7289, %r7287, %r7288;
	ld.u16 	%rs2085, [%SP+42];
	cvt.u32.u16	%r7290, %rs2085;
	mul.lo.s32 	%r7291, %r7290, 8;
	add.s32 	%r7292, %r7289, %r7291;
	cvt.u64.u16	%rd6780, %rs6;
	shl.b64 	%rd6781, %rd6780, 1;
	add.s64 	%rd6782, %rd6768, %rd6781;
	ld.u16 	%rs2086, [%rd6782];
	cvt.u32.u16	%r7293, %rs2086;
	add.s32 	%r7294, %r7292, %r7293;
	cvt.s64.s32	%rd6783, %r7294;
	shl.b64 	%rd6784, %rd6783, 2;
	add.s64 	%rd6785, %rd9, %rd6784;
	ld.f32 	%f1211, [%rd6785];
	cvt.u32.u16	%r7295, %rs1;
	cvt.u32.u16	%r7296, %rs28;
	mul.lo.s32 	%r7297, %r7295, %r7296;
	ld.u16 	%rs2087, [%SP+42];
	cvt.u32.u16	%r7298, %rs2087;
	mul.lo.s32 	%r7299, %r7298, 9;
	add.s32 	%r7300, %r7297, %r7299;
	cvt.u64.u16	%rd6786, %rs6;
	shl.b64 	%rd6787, %rd6786, 1;
	add.s64 	%rd6788, %rd6768, %rd6787;
	ld.u16 	%rs2088, [%rd6788];
	cvt.u32.u16	%r7301, %rs2088;
	add.s32 	%r7302, %r7300, %r7301;
	cvt.s64.s32	%rd6789, %r7302;
	shl.b64 	%rd6790, %rd6789, 2;
	add.s64 	%rd6791, %rd9, %rd6790;
	ld.f32 	%f1212, [%rd6791];
	cvt.u32.u16	%r7303, %rs1;
	cvt.u32.u16	%r7304, %rs28;
	mul.lo.s32 	%r7305, %r7303, %r7304;
	ld.u16 	%rs2089, [%SP+42];
	cvt.u32.u16	%r7306, %rs2089;
	mul.lo.s32 	%r7307, %r7306, 10;
	add.s32 	%r7308, %r7305, %r7307;
	cvt.u64.u16	%rd6792, %rs6;
	shl.b64 	%rd6793, %rd6792, 1;
	add.s64 	%rd6794, %rd6768, %rd6793;
	ld.u16 	%rs2090, [%rd6794];
	cvt.u32.u16	%r7309, %rs2090;
	add.s32 	%r7310, %r7308, %r7309;
	cvt.s64.s32	%rd6795, %r7310;
	shl.b64 	%rd6796, %rd6795, 2;
	add.s64 	%rd6797, %rd9, %rd6796;
	ld.f32 	%f1213, [%rd6797];
	add.u64 	%rd6798, %SP, 880;
	add.u64 	%rd6799, %SP, 896;
	// Callseq Start 207
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6798;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6799;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6765;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1209;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1210;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1211;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1212;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1213;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 207
tmp1166:

BB43_392:
	.loc	1 416 1
	cvt.u32.u16	%r7311, %rs6;
	ld.u16 	%rs2091, [%SP+16];
	cvt.u32.u16	%r7312, %rs2091;
	mul.lo.s32 	%r7313, %r7312, 4;
	add.s32 	%r7314, %r7311, %r7313;
	cvt.s64.s32	%rd6800, %r7314;
	shl.b64 	%rd6801, %rd6800, 1;
	mov.u64 	%rd6802, cBoolModel;
	cvta.const.u64 	%rd6803, %rd6802;
	add.s64 	%rd6804, %rd6803, %rd6801;
	ld.u16 	%rs2092, [%rd6804];
	setp.ne.s16	%p389, %rs2092, 0;
	not.pred 	%p390, %p389;
	@%p390 bra 	BB43_394;
	bra.uni 	BB43_393;

BB43_393:
	add.u64 	%rd6805, %SP, 460;
	.loc	1 416 1
tmp1167:
	add.s64 	%rd6806, %rd6805, 20;
	cvt.u32.u16	%r7315, %rs1;
	cvt.u32.u16	%r7316, %rs28;
	mul.lo.s32 	%r7317, %r7315, %r7316;
	ld.u16 	%rs2093, [%SP+42];
	cvt.u32.u16	%r7318, %rs2093;
	mul.lo.s32 	%r7319, %r7318, 11;
	add.s32 	%r7320, %r7317, %r7319;
	cvt.u64.u16	%rd6807, %rs6;
	mov.u64 	%rd6808, cSegToComp;
	cvta.const.u64 	%rd6809, %rd6808;
	shl.b64 	%rd6810, %rd6807, 1;
	add.s64 	%rd6811, %rd6809, %rd6810;
	ld.u16 	%rs2094, [%rd6811];
	cvt.u32.u16	%r7321, %rs2094;
	add.s32 	%r7322, %r7320, %r7321;
	cvt.s64.s32	%rd6812, %r7322;
	shl.b64 	%rd6813, %rd6812, 2;
	add.s64 	%rd6814, %rd9, %rd6813;
	ld.f32 	%f1214, [%rd6814];
	cvt.u32.u16	%r7323, %rs1;
	cvt.u32.u16	%r7324, %rs28;
	mul.lo.s32 	%r7325, %r7323, %r7324;
	ld.u16 	%rs2095, [%SP+42];
	cvt.u32.u16	%r7326, %rs2095;
	mul.lo.s32 	%r7327, %r7326, 12;
	add.s32 	%r7328, %r7325, %r7327;
	cvt.u64.u16	%rd6815, %rs6;
	shl.b64 	%rd6816, %rd6815, 1;
	add.s64 	%rd6817, %rd6809, %rd6816;
	ld.u16 	%rs2096, [%rd6817];
	cvt.u32.u16	%r7329, %rs2096;
	add.s32 	%r7330, %r7328, %r7329;
	cvt.s64.s32	%rd6818, %r7330;
	shl.b64 	%rd6819, %rd6818, 2;
	add.s64 	%rd6820, %rd9, %rd6819;
	ld.f32 	%f1215, [%rd6820];
	cvt.u32.u16	%r7331, %rs1;
	cvt.u32.u16	%r7332, %rs28;
	mul.lo.s32 	%r7333, %r7331, %r7332;
	ld.u16 	%rs2097, [%SP+42];
	cvt.u32.u16	%r7334, %rs2097;
	mul.lo.s32 	%r7335, %r7334, 13;
	add.s32 	%r7336, %r7333, %r7335;
	cvt.u64.u16	%rd6821, %rs6;
	shl.b64 	%rd6822, %rd6821, 1;
	add.s64 	%rd6823, %rd6809, %rd6822;
	ld.u16 	%rs2098, [%rd6823];
	cvt.u32.u16	%r7337, %rs2098;
	add.s32 	%r7338, %r7336, %r7337;
	cvt.s64.s32	%rd6824, %r7338;
	shl.b64 	%rd6825, %rd6824, 2;
	add.s64 	%rd6826, %rd9, %rd6825;
	ld.f32 	%f1216, [%rd6826];
	cvt.u32.u16	%r7339, %rs1;
	cvt.u32.u16	%r7340, %rs28;
	mul.lo.s32 	%r7341, %r7339, %r7340;
	ld.u16 	%rs2099, [%SP+42];
	cvt.u32.u16	%r7342, %rs2099;
	mul.lo.s32 	%r7343, %r7342, 14;
	add.s32 	%r7344, %r7341, %r7343;
	cvt.u64.u16	%rd6827, %rs6;
	shl.b64 	%rd6828, %rd6827, 1;
	add.s64 	%rd6829, %rd6809, %rd6828;
	ld.u16 	%rs2100, [%rd6829];
	cvt.u32.u16	%r7345, %rs2100;
	add.s32 	%r7346, %r7344, %r7345;
	cvt.s64.s32	%rd6830, %r7346;
	shl.b64 	%rd6831, %rd6830, 2;
	add.s64 	%rd6832, %rd9, %rd6831;
	ld.f32 	%f1217, [%rd6832];
	cvt.u32.u16	%r7347, %rs1;
	cvt.u32.u16	%r7348, %rs28;
	mul.lo.s32 	%r7349, %r7347, %r7348;
	ld.u16 	%rs2101, [%SP+42];
	cvt.u32.u16	%r7350, %rs2101;
	mul.lo.s32 	%r7351, %r7350, 15;
	add.s32 	%r7352, %r7349, %r7351;
	cvt.u64.u16	%rd6833, %rs6;
	shl.b64 	%rd6834, %rd6833, 1;
	add.s64 	%rd6835, %rd6809, %rd6834;
	ld.u16 	%rs2102, [%rd6835];
	cvt.u32.u16	%r7353, %rs2102;
	add.s32 	%r7354, %r7352, %r7353;
	cvt.s64.s32	%rd6836, %r7354;
	shl.b64 	%rd6837, %rd6836, 2;
	add.s64 	%rd6838, %rd9, %rd6837;
	ld.f32 	%f1218, [%rd6838];
	add.u64 	%rd6839, %SP, 880;
	add.u64 	%rd6840, %SP, 896;
	// Callseq Start 208
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6839;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6840;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6806;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1214;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1215;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1216;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1217;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1218;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 208
tmp1168:

BB43_394:
	.loc	1 416 1
	cvt.u32.u16	%r7355, %rs6;
	ld.u16 	%rs2103, [%SP+16];
	cvt.u32.u16	%r7356, %rs2103;
	mul.lo.s32 	%r7357, %r7356, 5;
	add.s32 	%r7358, %r7355, %r7357;
	cvt.s64.s32	%rd6841, %r7358;
	shl.b64 	%rd6842, %rd6841, 1;
	mov.u64 	%rd6843, cBoolModel;
	cvta.const.u64 	%rd6844, %rd6843;
	add.s64 	%rd6845, %rd6844, %rd6842;
	ld.u16 	%rs2104, [%rd6845];
	setp.ne.s16	%p391, %rs2104, 0;
	not.pred 	%p392, %p391;
	@%p392 bra 	BB43_396;
	bra.uni 	BB43_395;

BB43_395:
	add.u64 	%rd6846, %SP, 460;
	.loc	1 416 1
tmp1169:
	add.s64 	%rd6847, %rd6846, 24;
	add.s64 	%rd6848, %rd6846, 28;
	cvt.u32.u16	%r7359, %rs1;
	cvt.u32.u16	%r7360, %rs28;
	mul.lo.s32 	%r7361, %r7359, %r7360;
	ld.u16 	%rs2105, [%SP+42];
	cvt.u32.u16	%r7362, %rs2105;
	mul.lo.s32 	%r7363, %r7362, 16;
	add.s32 	%r7364, %r7361, %r7363;
	cvt.u64.u16	%rd6849, %rs6;
	mov.u64 	%rd6850, cSegToComp;
	cvta.const.u64 	%rd6851, %rd6850;
	shl.b64 	%rd6852, %rd6849, 1;
	add.s64 	%rd6853, %rd6851, %rd6852;
	ld.u16 	%rs2106, [%rd6853];
	cvt.u32.u16	%r7365, %rs2106;
	add.s32 	%r7366, %r7364, %r7365;
	cvt.s64.s32	%rd6854, %r7366;
	shl.b64 	%rd6855, %rd6854, 2;
	add.s64 	%rd6856, %rd9, %rd6855;
	ld.f32 	%f1219, [%rd6856];
	cvt.u32.u16	%r7367, %rs1;
	cvt.u32.u16	%r7368, %rs28;
	mul.lo.s32 	%r7369, %r7367, %r7368;
	ld.u16 	%rs2107, [%SP+42];
	cvt.u32.u16	%r7370, %rs2107;
	mul.lo.s32 	%r7371, %r7370, 17;
	add.s32 	%r7372, %r7369, %r7371;
	cvt.u64.u16	%rd6857, %rs6;
	shl.b64 	%rd6858, %rd6857, 1;
	add.s64 	%rd6859, %rd6851, %rd6858;
	ld.u16 	%rs2108, [%rd6859];
	cvt.u32.u16	%r7373, %rs2108;
	add.s32 	%r7374, %r7372, %r7373;
	cvt.s64.s32	%rd6860, %r7374;
	shl.b64 	%rd6861, %rd6860, 2;
	add.s64 	%rd6862, %rd9, %rd6861;
	ld.f32 	%f1220, [%rd6862];
	cvt.u32.u16	%r7375, %rs1;
	cvt.u32.u16	%r7376, %rs28;
	mul.lo.s32 	%r7377, %r7375, %r7376;
	ld.u16 	%rs2109, [%SP+42];
	cvt.u32.u16	%r7378, %rs2109;
	mul.lo.s32 	%r7379, %r7378, 18;
	add.s32 	%r7380, %r7377, %r7379;
	cvt.u64.u16	%rd6863, %rs6;
	shl.b64 	%rd6864, %rd6863, 1;
	add.s64 	%rd6865, %rd6851, %rd6864;
	ld.u16 	%rs2110, [%rd6865];
	cvt.u32.u16	%r7381, %rs2110;
	add.s32 	%r7382, %r7380, %r7381;
	cvt.s64.s32	%rd6866, %r7382;
	shl.b64 	%rd6867, %rd6866, 2;
	add.s64 	%rd6868, %rd9, %rd6867;
	ld.f32 	%f1221, [%rd6868];
	cvt.u32.u16	%r7383, %rs1;
	cvt.u32.u16	%r7384, %rs28;
	mul.lo.s32 	%r7385, %r7383, %r7384;
	ld.u16 	%rs2111, [%SP+42];
	cvt.u32.u16	%r7386, %rs2111;
	mul.lo.s32 	%r7387, %r7386, 19;
	add.s32 	%r7388, %r7385, %r7387;
	cvt.u64.u16	%rd6869, %rs6;
	shl.b64 	%rd6870, %rd6869, 1;
	add.s64 	%rd6871, %rd6851, %rd6870;
	ld.u16 	%rs2112, [%rd6871];
	cvt.u32.u16	%r7389, %rs2112;
	add.s32 	%r7390, %r7388, %r7389;
	cvt.s64.s32	%rd6872, %r7390;
	shl.b64 	%rd6873, %rd6872, 2;
	add.s64 	%rd6874, %rd9, %rd6873;
	ld.f32 	%f1222, [%rd6874];
	cvt.u32.u16	%r7391, %rs1;
	cvt.u32.u16	%r7392, %rs28;
	mul.lo.s32 	%r7393, %r7391, %r7392;
	ld.u16 	%rs2113, [%SP+42];
	cvt.u32.u16	%r7394, %rs2113;
	mul.lo.s32 	%r7395, %r7394, 20;
	add.s32 	%r7396, %r7393, %r7395;
	cvt.u64.u16	%rd6875, %rs6;
	shl.b64 	%rd6876, %rd6875, 1;
	add.s64 	%rd6877, %rd6851, %rd6876;
	ld.u16 	%rs2114, [%rd6877];
	cvt.u32.u16	%r7397, %rs2114;
	add.s32 	%r7398, %r7396, %r7397;
	cvt.s64.s32	%rd6878, %r7398;
	shl.b64 	%rd6879, %rd6878, 2;
	add.s64 	%rd6880, %rd9, %rd6879;
	ld.f32 	%f1223, [%rd6880];
	cvt.u32.u16	%r7399, %rs1;
	cvt.u32.u16	%r7400, %rs28;
	mul.lo.s32 	%r7401, %r7399, %r7400;
	ld.u16 	%rs2115, [%SP+42];
	cvt.u32.u16	%r7402, %rs2115;
	mul.lo.s32 	%r7403, %r7402, 21;
	add.s32 	%r7404, %r7401, %r7403;
	cvt.u64.u16	%rd6881, %rs6;
	shl.b64 	%rd6882, %rd6881, 1;
	add.s64 	%rd6883, %rd6851, %rd6882;
	ld.u16 	%rs2116, [%rd6883];
	cvt.u32.u16	%r7405, %rs2116;
	add.s32 	%r7406, %r7404, %r7405;
	cvt.s64.s32	%rd6884, %r7406;
	shl.b64 	%rd6885, %rd6884, 2;
	add.s64 	%rd6886, %rd9, %rd6885;
	ld.f32 	%f1224, [%rd6886];
	cvt.u32.u16	%r7407, %rs1;
	cvt.u32.u16	%r7408, %rs28;
	mul.lo.s32 	%r7409, %r7407, %r7408;
	ld.u16 	%rs2117, [%SP+42];
	cvt.u32.u16	%r7410, %rs2117;
	mul.lo.s32 	%r7411, %r7410, 22;
	add.s32 	%r7412, %r7409, %r7411;
	cvt.u64.u16	%rd6887, %rs6;
	shl.b64 	%rd6888, %rd6887, 1;
	add.s64 	%rd6889, %rd6851, %rd6888;
	ld.u16 	%rs2118, [%rd6889];
	cvt.u32.u16	%r7413, %rs2118;
	add.s32 	%r7414, %r7412, %r7413;
	cvt.s64.s32	%rd6890, %r7414;
	shl.b64 	%rd6891, %rd6890, 2;
	add.s64 	%rd6892, %rd9, %rd6891;
	ld.f32 	%f1225, [%rd6892];
	cvt.u32.u16	%r7415, %rs1;
	cvt.u32.u16	%r7416, %rs28;
	mul.lo.s32 	%r7417, %r7415, %r7416;
	ld.u16 	%rs2119, [%SP+42];
	cvt.u32.u16	%r7418, %rs2119;
	mul.lo.s32 	%r7419, %r7418, 23;
	add.s32 	%r7420, %r7417, %r7419;
	cvt.u64.u16	%rd6893, %rs6;
	shl.b64 	%rd6894, %rd6893, 1;
	add.s64 	%rd6895, %rd6851, %rd6894;
	ld.u16 	%rs2120, [%rd6895];
	cvt.u32.u16	%r7421, %rs2120;
	add.s32 	%r7422, %r7420, %r7421;
	cvt.s64.s32	%rd6896, %r7422;
	shl.b64 	%rd6897, %rd6896, 2;
	add.s64 	%rd6898, %rd9, %rd6897;
	ld.f32 	%f1226, [%rd6898];
	cvt.u32.u16	%r7423, %rs1;
	cvt.u32.u16	%r7424, %rs28;
	mul.lo.s32 	%r7425, %r7423, %r7424;
	ld.u16 	%rs2121, [%SP+42];
	cvt.u32.u16	%r7426, %rs2121;
	mul.lo.s32 	%r7427, %r7426, 24;
	add.s32 	%r7428, %r7425, %r7427;
	cvt.u64.u16	%rd6899, %rs6;
	shl.b64 	%rd6900, %rd6899, 1;
	add.s64 	%rd6901, %rd6851, %rd6900;
	ld.u16 	%rs2122, [%rd6901];
	cvt.u32.u16	%r7429, %rs2122;
	add.s32 	%r7430, %r7428, %r7429;
	cvt.s64.s32	%rd6902, %r7430;
	shl.b64 	%rd6903, %rd6902, 2;
	add.s64 	%rd6904, %rd9, %rd6903;
	ld.f32 	%f1227, [%rd6904];
	cvt.u32.u16	%r7431, %rs1;
	cvt.u32.u16	%r7432, %rs28;
	mul.lo.s32 	%r7433, %r7431, %r7432;
	ld.u16 	%rs2123, [%SP+42];
	cvt.u32.u16	%r7434, %rs2123;
	mul.lo.s32 	%r7435, %r7434, 25;
	add.s32 	%r7436, %r7433, %r7435;
	cvt.u64.u16	%rd6905, %rs6;
	shl.b64 	%rd6906, %rd6905, 1;
	add.s64 	%rd6907, %rd6851, %rd6906;
	ld.u16 	%rs2124, [%rd6907];
	cvt.u32.u16	%r7437, %rs2124;
	add.s32 	%r7438, %r7436, %r7437;
	cvt.s64.s32	%rd6908, %r7438;
	shl.b64 	%rd6909, %rd6908, 2;
	add.s64 	%rd6910, %rd9, %rd6909;
	ld.f32 	%f1228, [%rd6910];
	cvt.u32.u16	%r7439, %rs1;
	cvt.u32.u16	%r7440, %rs28;
	mul.lo.s32 	%r7441, %r7439, %r7440;
	ld.u16 	%rs2125, [%SP+42];
	cvt.u32.u16	%r7442, %rs2125;
	mul.lo.s32 	%r7443, %r7442, 26;
	add.s32 	%r7444, %r7441, %r7443;
	cvt.u64.u16	%rd6911, %rs6;
	shl.b64 	%rd6912, %rd6911, 1;
	add.s64 	%rd6913, %rd6851, %rd6912;
	ld.u16 	%rs2126, [%rd6913];
	cvt.u32.u16	%r7445, %rs2126;
	add.s32 	%r7446, %r7444, %r7445;
	cvt.s64.s32	%rd6914, %r7446;
	shl.b64 	%rd6915, %rd6914, 2;
	add.s64 	%rd6916, %rd9, %rd6915;
	ld.f32 	%f1229, [%rd6916];
	cvt.u32.u16	%r7447, %rs1;
	cvt.u32.u16	%r7448, %rs28;
	mul.lo.s32 	%r7449, %r7447, %r7448;
	ld.u16 	%rs2127, [%SP+42];
	cvt.u32.u16	%r7450, %rs2127;
	mul.lo.s32 	%r7451, %r7450, 27;
	add.s32 	%r7452, %r7449, %r7451;
	cvt.u64.u16	%rd6917, %rs6;
	shl.b64 	%rd6918, %rd6917, 1;
	add.s64 	%rd6919, %rd6851, %rd6918;
	ld.u16 	%rs2128, [%rd6919];
	cvt.u32.u16	%r7453, %rs2128;
	add.s32 	%r7454, %r7452, %r7453;
	cvt.s64.s32	%rd6920, %r7454;
	shl.b64 	%rd6921, %rd6920, 2;
	add.s64 	%rd6922, %rd9, %rd6921;
	ld.f32 	%f1230, [%rd6922];
	add.u64 	%rd6923, %SP, 880;
	add.u64 	%rd6924, %SP, 896;
	// Callseq Start 209
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6923;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6924;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1926;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6847;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6848;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1219;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1220;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1221;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1222;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1223;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1224;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1225;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1226;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1227;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1228;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1229;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1230;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 209
tmp1170:

BB43_396:
	.loc	1 416 1
	cvt.u32.u16	%r7455, %rs7;
	ld.u16 	%rs2129, [%SP+16];
	cvt.u32.u16	%r7456, %rs2129;
	mul.lo.s32 	%r7457, %r7456, 0;
	add.s32 	%r7458, %r7455, %r7457;
	cvt.s64.s32	%rd6925, %r7458;
	shl.b64 	%rd6926, %rd6925, 1;
	mov.u64 	%rd6927, cBoolModel;
	cvta.const.u64 	%rd6928, %rd6927;
	add.s64 	%rd6929, %rd6928, %rd6926;
	ld.u16 	%rs2130, [%rd6929];
	setp.ne.s16	%p393, %rs2130, 0;
	not.pred 	%p394, %p393;
	@%p394 bra 	BB43_398;
	bra.uni 	BB43_397;

BB43_397:
	add.u64 	%rd6930, %SP, 500;
	.loc	1 416 1
tmp1171:
	add.s64 	%rd6931, %rd6930, 4;
	cvt.u32.u16	%r7459, %rs1;
	cvt.u32.u16	%r7460, %rs28;
	mul.lo.s32 	%r7461, %r7459, %r7460;
	ld.u16 	%rs2131, [%SP+42];
	cvt.u32.u16	%r7462, %rs2131;
	mul.lo.s32 	%r7463, %r7462, 0;
	add.s32 	%r7464, %r7461, %r7463;
	cvt.u64.u16	%rd6932, %rs7;
	mov.u64 	%rd6933, cSegToComp;
	cvta.const.u64 	%rd6934, %rd6933;
	shl.b64 	%rd6935, %rd6932, 1;
	add.s64 	%rd6936, %rd6934, %rd6935;
	ld.u16 	%rs2132, [%rd6936];
	cvt.u32.u16	%r7465, %rs2132;
	add.s32 	%r7466, %r7464, %r7465;
	cvt.s64.s32	%rd6937, %r7466;
	shl.b64 	%rd6938, %rd6937, 2;
	add.s64 	%rd6939, %rd9, %rd6938;
	ld.f32 	%f1231, [%rd6939];
	cvt.u32.u16	%r7467, %rs1;
	cvt.u32.u16	%r7468, %rs28;
	mul.lo.s32 	%r7469, %r7467, %r7468;
	ld.u16 	%rs2133, [%SP+42];
	cvt.u32.u16	%r7470, %rs2133;
	mul.lo.s32 	%r7471, %r7470, 1;
	add.s32 	%r7472, %r7469, %r7471;
	cvt.u64.u16	%rd6940, %rs7;
	shl.b64 	%rd6941, %rd6940, 1;
	add.s64 	%rd6942, %rd6934, %rd6941;
	ld.u16 	%rs2134, [%rd6942];
	cvt.u32.u16	%r7473, %rs2134;
	add.s32 	%r7474, %r7472, %r7473;
	cvt.s64.s32	%rd6943, %r7474;
	shl.b64 	%rd6944, %rd6943, 2;
	add.s64 	%rd6945, %rd9, %rd6944;
	ld.f32 	%f1232, [%rd6945];
	ld.f32 	%f1233, [%SP+532];
	add.s64 	%rd6946, %rd6930, 36;
	add.u64 	%rd6947, %SP, 904;
	add.u64 	%rd6948, %SP, 920;
	// Callseq Start 210
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6947;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6948;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6930;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd6931;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1231;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1232;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1233;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd6946;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 210
tmp1172:

BB43_398:
	.loc	1 416 1
	cvt.u32.u16	%r7475, %rs7;
	ld.u16 	%rs2135, [%SP+16];
	cvt.u32.u16	%r7476, %rs2135;
	mul.lo.s32 	%r7477, %r7476, 1;
	add.s32 	%r7478, %r7475, %r7477;
	cvt.s64.s32	%rd6949, %r7478;
	shl.b64 	%rd6950, %rd6949, 1;
	mov.u64 	%rd6951, cBoolModel;
	cvta.const.u64 	%rd6952, %rd6951;
	add.s64 	%rd6953, %rd6952, %rd6950;
	ld.u16 	%rs2136, [%rd6953];
	setp.ne.s16	%p395, %rs2136, 0;
	not.pred 	%p396, %p395;
	@%p396 bra 	BB43_400;
	bra.uni 	BB43_399;

BB43_399:
	add.u64 	%rd6954, %SP, 500;
	.loc	1 416 1
tmp1173:
	add.s64 	%rd6955, %rd6954, 8;
	ld.f32 	%f1234, [%SP+536];
	add.s64 	%rd6956, %rd6954, 32;
	add.u64 	%rd6957, %SP, 904;
	add.u64 	%rd6958, %SP, 920;
	// Callseq Start 211
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6957;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6958;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6955;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1234;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd6956;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 211
tmp1174:

BB43_400:
	.loc	1 416 1
	cvt.u32.u16	%r7479, %rs7;
	ld.u16 	%rs2137, [%SP+16];
	cvt.u32.u16	%r7480, %rs2137;
	mul.lo.s32 	%r7481, %r7480, 2;
	add.s32 	%r7482, %r7479, %r7481;
	cvt.s64.s32	%rd6959, %r7482;
	shl.b64 	%rd6960, %rd6959, 1;
	mov.u64 	%rd6961, cBoolModel;
	cvta.const.u64 	%rd6962, %rd6961;
	add.s64 	%rd6963, %rd6962, %rd6960;
	ld.u16 	%rs2138, [%rd6963];
	setp.ne.s16	%p397, %rs2138, 0;
	not.pred 	%p398, %p397;
	@%p398 bra 	BB43_402;
	bra.uni 	BB43_401;

BB43_401:
	add.u64 	%rd6964, %SP, 500;
	.loc	1 416 1
tmp1175:
	add.s64 	%rd6965, %rd6964, 12;
	cvt.u32.u16	%r7483, %rs1;
	cvt.u32.u16	%r7484, %rs28;
	mul.lo.s32 	%r7485, %r7483, %r7484;
	ld.u16 	%rs2139, [%SP+42];
	cvt.u32.u16	%r7486, %rs2139;
	mul.lo.s32 	%r7487, %r7486, 2;
	add.s32 	%r7488, %r7485, %r7487;
	cvt.u64.u16	%rd6966, %rs7;
	mov.u64 	%rd6967, cSegToComp;
	cvta.const.u64 	%rd6968, %rd6967;
	shl.b64 	%rd6969, %rd6966, 1;
	add.s64 	%rd6970, %rd6968, %rd6969;
	ld.u16 	%rs2140, [%rd6970];
	cvt.u32.u16	%r7489, %rs2140;
	add.s32 	%r7490, %r7488, %r7489;
	cvt.s64.s32	%rd6971, %r7490;
	shl.b64 	%rd6972, %rd6971, 2;
	add.s64 	%rd6973, %rd9, %rd6972;
	ld.f32 	%f1235, [%rd6973];
	cvt.u32.u16	%r7491, %rs1;
	cvt.u32.u16	%r7492, %rs28;
	mul.lo.s32 	%r7493, %r7491, %r7492;
	ld.u16 	%rs2141, [%SP+42];
	cvt.u32.u16	%r7494, %rs2141;
	mul.lo.s32 	%r7495, %r7494, 3;
	add.s32 	%r7496, %r7493, %r7495;
	cvt.u64.u16	%rd6974, %rs7;
	shl.b64 	%rd6975, %rd6974, 1;
	add.s64 	%rd6976, %rd6968, %rd6975;
	ld.u16 	%rs2142, [%rd6976];
	cvt.u32.u16	%r7497, %rs2142;
	add.s32 	%r7498, %r7496, %r7497;
	cvt.s64.s32	%rd6977, %r7498;
	shl.b64 	%rd6978, %rd6977, 2;
	add.s64 	%rd6979, %rd9, %rd6978;
	ld.f32 	%f1236, [%rd6979];
	cvt.u32.u16	%r7499, %rs1;
	cvt.u32.u16	%r7500, %rs28;
	mul.lo.s32 	%r7501, %r7499, %r7500;
	ld.u16 	%rs2143, [%SP+42];
	cvt.u32.u16	%r7502, %rs2143;
	mul.lo.s32 	%r7503, %r7502, 4;
	add.s32 	%r7504, %r7501, %r7503;
	cvt.u64.u16	%rd6980, %rs7;
	shl.b64 	%rd6981, %rd6980, 1;
	add.s64 	%rd6982, %rd6968, %rd6981;
	ld.u16 	%rs2144, [%rd6982];
	cvt.u32.u16	%r7505, %rs2144;
	add.s32 	%r7506, %r7504, %r7505;
	cvt.s64.s32	%rd6983, %r7506;
	shl.b64 	%rd6984, %rd6983, 2;
	add.s64 	%rd6985, %rd9, %rd6984;
	ld.f32 	%f1237, [%rd6985];
	cvt.u32.u16	%r7507, %rs1;
	cvt.u32.u16	%r7508, %rs28;
	mul.lo.s32 	%r7509, %r7507, %r7508;
	ld.u16 	%rs2145, [%SP+42];
	cvt.u32.u16	%r7510, %rs2145;
	mul.lo.s32 	%r7511, %r7510, 5;
	add.s32 	%r7512, %r7509, %r7511;
	cvt.u64.u16	%rd6986, %rs7;
	shl.b64 	%rd6987, %rd6986, 1;
	add.s64 	%rd6988, %rd6968, %rd6987;
	ld.u16 	%rs2146, [%rd6988];
	cvt.u32.u16	%r7513, %rs2146;
	add.s32 	%r7514, %r7512, %r7513;
	cvt.s64.s32	%rd6989, %r7514;
	shl.b64 	%rd6990, %rd6989, 2;
	add.s64 	%rd6991, %rd9, %rd6990;
	ld.f32 	%f1238, [%rd6991];
	ld.f32 	%f1239, [%SP+532];
	add.u64 	%rd6992, %SP, 904;
	add.u64 	%rd6993, %SP, 920;
	// Callseq Start 212
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6992;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6993;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd6965;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1235;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1236;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1237;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1238;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1239;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 212
tmp1176:

BB43_402:
	.loc	1 416 1
	cvt.u32.u16	%r7515, %rs7;
	ld.u16 	%rs2147, [%SP+16];
	cvt.u32.u16	%r7516, %rs2147;
	mul.lo.s32 	%r7517, %r7516, 3;
	add.s32 	%r7518, %r7515, %r7517;
	cvt.s64.s32	%rd6994, %r7518;
	shl.b64 	%rd6995, %rd6994, 1;
	mov.u64 	%rd6996, cBoolModel;
	cvta.const.u64 	%rd6997, %rd6996;
	add.s64 	%rd6998, %rd6997, %rd6995;
	ld.u16 	%rs2148, [%rd6998];
	setp.ne.s16	%p399, %rs2148, 0;
	not.pred 	%p400, %p399;
	@%p400 bra 	BB43_404;
	bra.uni 	BB43_403;

BB43_403:
	add.u64 	%rd6999, %SP, 500;
	.loc	1 416 1
tmp1177:
	add.s64 	%rd7000, %rd6999, 16;
	cvt.u32.u16	%r7519, %rs1;
	cvt.u32.u16	%r7520, %rs28;
	mul.lo.s32 	%r7521, %r7519, %r7520;
	ld.u16 	%rs2149, [%SP+42];
	cvt.u32.u16	%r7522, %rs2149;
	mul.lo.s32 	%r7523, %r7522, 6;
	add.s32 	%r7524, %r7521, %r7523;
	cvt.u64.u16	%rd7001, %rs7;
	mov.u64 	%rd7002, cSegToComp;
	cvta.const.u64 	%rd7003, %rd7002;
	shl.b64 	%rd7004, %rd7001, 1;
	add.s64 	%rd7005, %rd7003, %rd7004;
	ld.u16 	%rs2150, [%rd7005];
	cvt.u32.u16	%r7525, %rs2150;
	add.s32 	%r7526, %r7524, %r7525;
	cvt.s64.s32	%rd7006, %r7526;
	shl.b64 	%rd7007, %rd7006, 2;
	add.s64 	%rd7008, %rd9, %rd7007;
	ld.f32 	%f1240, [%rd7008];
	cvt.u32.u16	%r7527, %rs1;
	cvt.u32.u16	%r7528, %rs28;
	mul.lo.s32 	%r7529, %r7527, %r7528;
	ld.u16 	%rs2151, [%SP+42];
	cvt.u32.u16	%r7530, %rs2151;
	mul.lo.s32 	%r7531, %r7530, 7;
	add.s32 	%r7532, %r7529, %r7531;
	cvt.u64.u16	%rd7009, %rs7;
	shl.b64 	%rd7010, %rd7009, 1;
	add.s64 	%rd7011, %rd7003, %rd7010;
	ld.u16 	%rs2152, [%rd7011];
	cvt.u32.u16	%r7533, %rs2152;
	add.s32 	%r7534, %r7532, %r7533;
	cvt.s64.s32	%rd7012, %r7534;
	shl.b64 	%rd7013, %rd7012, 2;
	add.s64 	%rd7014, %rd9, %rd7013;
	ld.f32 	%f1241, [%rd7014];
	cvt.u32.u16	%r7535, %rs1;
	cvt.u32.u16	%r7536, %rs28;
	mul.lo.s32 	%r7537, %r7535, %r7536;
	ld.u16 	%rs2153, [%SP+42];
	cvt.u32.u16	%r7538, %rs2153;
	mul.lo.s32 	%r7539, %r7538, 8;
	add.s32 	%r7540, %r7537, %r7539;
	cvt.u64.u16	%rd7015, %rs7;
	shl.b64 	%rd7016, %rd7015, 1;
	add.s64 	%rd7017, %rd7003, %rd7016;
	ld.u16 	%rs2154, [%rd7017];
	cvt.u32.u16	%r7541, %rs2154;
	add.s32 	%r7542, %r7540, %r7541;
	cvt.s64.s32	%rd7018, %r7542;
	shl.b64 	%rd7019, %rd7018, 2;
	add.s64 	%rd7020, %rd9, %rd7019;
	ld.f32 	%f1242, [%rd7020];
	cvt.u32.u16	%r7543, %rs1;
	cvt.u32.u16	%r7544, %rs28;
	mul.lo.s32 	%r7545, %r7543, %r7544;
	ld.u16 	%rs2155, [%SP+42];
	cvt.u32.u16	%r7546, %rs2155;
	mul.lo.s32 	%r7547, %r7546, 9;
	add.s32 	%r7548, %r7545, %r7547;
	cvt.u64.u16	%rd7021, %rs7;
	shl.b64 	%rd7022, %rd7021, 1;
	add.s64 	%rd7023, %rd7003, %rd7022;
	ld.u16 	%rs2156, [%rd7023];
	cvt.u32.u16	%r7549, %rs2156;
	add.s32 	%r7550, %r7548, %r7549;
	cvt.s64.s32	%rd7024, %r7550;
	shl.b64 	%rd7025, %rd7024, 2;
	add.s64 	%rd7026, %rd9, %rd7025;
	ld.f32 	%f1243, [%rd7026];
	cvt.u32.u16	%r7551, %rs1;
	cvt.u32.u16	%r7552, %rs28;
	mul.lo.s32 	%r7553, %r7551, %r7552;
	ld.u16 	%rs2157, [%SP+42];
	cvt.u32.u16	%r7554, %rs2157;
	mul.lo.s32 	%r7555, %r7554, 10;
	add.s32 	%r7556, %r7553, %r7555;
	cvt.u64.u16	%rd7027, %rs7;
	shl.b64 	%rd7028, %rd7027, 1;
	add.s64 	%rd7029, %rd7003, %rd7028;
	ld.u16 	%rs2158, [%rd7029];
	cvt.u32.u16	%r7557, %rs2158;
	add.s32 	%r7558, %r7556, %r7557;
	cvt.s64.s32	%rd7030, %r7558;
	shl.b64 	%rd7031, %rd7030, 2;
	add.s64 	%rd7032, %rd9, %rd7031;
	ld.f32 	%f1244, [%rd7032];
	add.u64 	%rd7033, %SP, 904;
	add.u64 	%rd7034, %SP, 920;
	// Callseq Start 213
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7033;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7034;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7000;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1240;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1241;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1242;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1243;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1244;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 213
tmp1178:

BB43_404:
	.loc	1 416 1
	cvt.u32.u16	%r7559, %rs7;
	ld.u16 	%rs2159, [%SP+16];
	cvt.u32.u16	%r7560, %rs2159;
	mul.lo.s32 	%r7561, %r7560, 4;
	add.s32 	%r7562, %r7559, %r7561;
	cvt.s64.s32	%rd7035, %r7562;
	shl.b64 	%rd7036, %rd7035, 1;
	mov.u64 	%rd7037, cBoolModel;
	cvta.const.u64 	%rd7038, %rd7037;
	add.s64 	%rd7039, %rd7038, %rd7036;
	ld.u16 	%rs2160, [%rd7039];
	setp.ne.s16	%p401, %rs2160, 0;
	not.pred 	%p402, %p401;
	@%p402 bra 	BB43_406;
	bra.uni 	BB43_405;

BB43_405:
	add.u64 	%rd7040, %SP, 500;
	.loc	1 416 1
tmp1179:
	add.s64 	%rd7041, %rd7040, 20;
	cvt.u32.u16	%r7563, %rs1;
	cvt.u32.u16	%r7564, %rs28;
	mul.lo.s32 	%r7565, %r7563, %r7564;
	ld.u16 	%rs2161, [%SP+42];
	cvt.u32.u16	%r7566, %rs2161;
	mul.lo.s32 	%r7567, %r7566, 11;
	add.s32 	%r7568, %r7565, %r7567;
	cvt.u64.u16	%rd7042, %rs7;
	mov.u64 	%rd7043, cSegToComp;
	cvta.const.u64 	%rd7044, %rd7043;
	shl.b64 	%rd7045, %rd7042, 1;
	add.s64 	%rd7046, %rd7044, %rd7045;
	ld.u16 	%rs2162, [%rd7046];
	cvt.u32.u16	%r7569, %rs2162;
	add.s32 	%r7570, %r7568, %r7569;
	cvt.s64.s32	%rd7047, %r7570;
	shl.b64 	%rd7048, %rd7047, 2;
	add.s64 	%rd7049, %rd9, %rd7048;
	ld.f32 	%f1245, [%rd7049];
	cvt.u32.u16	%r7571, %rs1;
	cvt.u32.u16	%r7572, %rs28;
	mul.lo.s32 	%r7573, %r7571, %r7572;
	ld.u16 	%rs2163, [%SP+42];
	cvt.u32.u16	%r7574, %rs2163;
	mul.lo.s32 	%r7575, %r7574, 12;
	add.s32 	%r7576, %r7573, %r7575;
	cvt.u64.u16	%rd7050, %rs7;
	shl.b64 	%rd7051, %rd7050, 1;
	add.s64 	%rd7052, %rd7044, %rd7051;
	ld.u16 	%rs2164, [%rd7052];
	cvt.u32.u16	%r7577, %rs2164;
	add.s32 	%r7578, %r7576, %r7577;
	cvt.s64.s32	%rd7053, %r7578;
	shl.b64 	%rd7054, %rd7053, 2;
	add.s64 	%rd7055, %rd9, %rd7054;
	ld.f32 	%f1246, [%rd7055];
	cvt.u32.u16	%r7579, %rs1;
	cvt.u32.u16	%r7580, %rs28;
	mul.lo.s32 	%r7581, %r7579, %r7580;
	ld.u16 	%rs2165, [%SP+42];
	cvt.u32.u16	%r7582, %rs2165;
	mul.lo.s32 	%r7583, %r7582, 13;
	add.s32 	%r7584, %r7581, %r7583;
	cvt.u64.u16	%rd7056, %rs7;
	shl.b64 	%rd7057, %rd7056, 1;
	add.s64 	%rd7058, %rd7044, %rd7057;
	ld.u16 	%rs2166, [%rd7058];
	cvt.u32.u16	%r7585, %rs2166;
	add.s32 	%r7586, %r7584, %r7585;
	cvt.s64.s32	%rd7059, %r7586;
	shl.b64 	%rd7060, %rd7059, 2;
	add.s64 	%rd7061, %rd9, %rd7060;
	ld.f32 	%f1247, [%rd7061];
	cvt.u32.u16	%r7587, %rs1;
	cvt.u32.u16	%r7588, %rs28;
	mul.lo.s32 	%r7589, %r7587, %r7588;
	ld.u16 	%rs2167, [%SP+42];
	cvt.u32.u16	%r7590, %rs2167;
	mul.lo.s32 	%r7591, %r7590, 14;
	add.s32 	%r7592, %r7589, %r7591;
	cvt.u64.u16	%rd7062, %rs7;
	shl.b64 	%rd7063, %rd7062, 1;
	add.s64 	%rd7064, %rd7044, %rd7063;
	ld.u16 	%rs2168, [%rd7064];
	cvt.u32.u16	%r7593, %rs2168;
	add.s32 	%r7594, %r7592, %r7593;
	cvt.s64.s32	%rd7065, %r7594;
	shl.b64 	%rd7066, %rd7065, 2;
	add.s64 	%rd7067, %rd9, %rd7066;
	ld.f32 	%f1248, [%rd7067];
	cvt.u32.u16	%r7595, %rs1;
	cvt.u32.u16	%r7596, %rs28;
	mul.lo.s32 	%r7597, %r7595, %r7596;
	ld.u16 	%rs2169, [%SP+42];
	cvt.u32.u16	%r7598, %rs2169;
	mul.lo.s32 	%r7599, %r7598, 15;
	add.s32 	%r7600, %r7597, %r7599;
	cvt.u64.u16	%rd7068, %rs7;
	shl.b64 	%rd7069, %rd7068, 1;
	add.s64 	%rd7070, %rd7044, %rd7069;
	ld.u16 	%rs2170, [%rd7070];
	cvt.u32.u16	%r7601, %rs2170;
	add.s32 	%r7602, %r7600, %r7601;
	cvt.s64.s32	%rd7071, %r7602;
	shl.b64 	%rd7072, %rd7071, 2;
	add.s64 	%rd7073, %rd9, %rd7072;
	ld.f32 	%f1249, [%rd7073];
	add.u64 	%rd7074, %SP, 904;
	add.u64 	%rd7075, %SP, 920;
	// Callseq Start 214
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7074;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7075;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7041;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1245;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1246;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1247;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1248;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1249;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 214
tmp1180:

BB43_406:
	.loc	1 416 1
	cvt.u32.u16	%r7603, %rs7;
	ld.u16 	%rs2171, [%SP+16];
	cvt.u32.u16	%r7604, %rs2171;
	mul.lo.s32 	%r7605, %r7604, 5;
	add.s32 	%r7606, %r7603, %r7605;
	cvt.s64.s32	%rd7076, %r7606;
	shl.b64 	%rd7077, %rd7076, 1;
	mov.u64 	%rd7078, cBoolModel;
	cvta.const.u64 	%rd7079, %rd7078;
	add.s64 	%rd7080, %rd7079, %rd7077;
	ld.u16 	%rs2172, [%rd7080];
	setp.ne.s16	%p403, %rs2172, 0;
	not.pred 	%p404, %p403;
	@%p404 bra 	BB43_408;
	bra.uni 	BB43_407;

BB43_407:
	add.u64 	%rd7081, %SP, 500;
	.loc	1 416 1
tmp1181:
	add.s64 	%rd7082, %rd7081, 24;
	add.s64 	%rd7083, %rd7081, 28;
	cvt.u32.u16	%r7607, %rs1;
	cvt.u32.u16	%r7608, %rs28;
	mul.lo.s32 	%r7609, %r7607, %r7608;
	ld.u16 	%rs2173, [%SP+42];
	cvt.u32.u16	%r7610, %rs2173;
	mul.lo.s32 	%r7611, %r7610, 16;
	add.s32 	%r7612, %r7609, %r7611;
	cvt.u64.u16	%rd7084, %rs7;
	mov.u64 	%rd7085, cSegToComp;
	cvta.const.u64 	%rd7086, %rd7085;
	shl.b64 	%rd7087, %rd7084, 1;
	add.s64 	%rd7088, %rd7086, %rd7087;
	ld.u16 	%rs2174, [%rd7088];
	cvt.u32.u16	%r7613, %rs2174;
	add.s32 	%r7614, %r7612, %r7613;
	cvt.s64.s32	%rd7089, %r7614;
	shl.b64 	%rd7090, %rd7089, 2;
	add.s64 	%rd7091, %rd9, %rd7090;
	ld.f32 	%f1250, [%rd7091];
	cvt.u32.u16	%r7615, %rs1;
	cvt.u32.u16	%r7616, %rs28;
	mul.lo.s32 	%r7617, %r7615, %r7616;
	ld.u16 	%rs2175, [%SP+42];
	cvt.u32.u16	%r7618, %rs2175;
	mul.lo.s32 	%r7619, %r7618, 17;
	add.s32 	%r7620, %r7617, %r7619;
	cvt.u64.u16	%rd7092, %rs7;
	shl.b64 	%rd7093, %rd7092, 1;
	add.s64 	%rd7094, %rd7086, %rd7093;
	ld.u16 	%rs2176, [%rd7094];
	cvt.u32.u16	%r7621, %rs2176;
	add.s32 	%r7622, %r7620, %r7621;
	cvt.s64.s32	%rd7095, %r7622;
	shl.b64 	%rd7096, %rd7095, 2;
	add.s64 	%rd7097, %rd9, %rd7096;
	ld.f32 	%f1251, [%rd7097];
	cvt.u32.u16	%r7623, %rs1;
	cvt.u32.u16	%r7624, %rs28;
	mul.lo.s32 	%r7625, %r7623, %r7624;
	ld.u16 	%rs2177, [%SP+42];
	cvt.u32.u16	%r7626, %rs2177;
	mul.lo.s32 	%r7627, %r7626, 18;
	add.s32 	%r7628, %r7625, %r7627;
	cvt.u64.u16	%rd7098, %rs7;
	shl.b64 	%rd7099, %rd7098, 1;
	add.s64 	%rd7100, %rd7086, %rd7099;
	ld.u16 	%rs2178, [%rd7100];
	cvt.u32.u16	%r7629, %rs2178;
	add.s32 	%r7630, %r7628, %r7629;
	cvt.s64.s32	%rd7101, %r7630;
	shl.b64 	%rd7102, %rd7101, 2;
	add.s64 	%rd7103, %rd9, %rd7102;
	ld.f32 	%f1252, [%rd7103];
	cvt.u32.u16	%r7631, %rs1;
	cvt.u32.u16	%r7632, %rs28;
	mul.lo.s32 	%r7633, %r7631, %r7632;
	ld.u16 	%rs2179, [%SP+42];
	cvt.u32.u16	%r7634, %rs2179;
	mul.lo.s32 	%r7635, %r7634, 19;
	add.s32 	%r7636, %r7633, %r7635;
	cvt.u64.u16	%rd7104, %rs7;
	shl.b64 	%rd7105, %rd7104, 1;
	add.s64 	%rd7106, %rd7086, %rd7105;
	ld.u16 	%rs2180, [%rd7106];
	cvt.u32.u16	%r7637, %rs2180;
	add.s32 	%r7638, %r7636, %r7637;
	cvt.s64.s32	%rd7107, %r7638;
	shl.b64 	%rd7108, %rd7107, 2;
	add.s64 	%rd7109, %rd9, %rd7108;
	ld.f32 	%f1253, [%rd7109];
	cvt.u32.u16	%r7639, %rs1;
	cvt.u32.u16	%r7640, %rs28;
	mul.lo.s32 	%r7641, %r7639, %r7640;
	ld.u16 	%rs2181, [%SP+42];
	cvt.u32.u16	%r7642, %rs2181;
	mul.lo.s32 	%r7643, %r7642, 20;
	add.s32 	%r7644, %r7641, %r7643;
	cvt.u64.u16	%rd7110, %rs7;
	shl.b64 	%rd7111, %rd7110, 1;
	add.s64 	%rd7112, %rd7086, %rd7111;
	ld.u16 	%rs2182, [%rd7112];
	cvt.u32.u16	%r7645, %rs2182;
	add.s32 	%r7646, %r7644, %r7645;
	cvt.s64.s32	%rd7113, %r7646;
	shl.b64 	%rd7114, %rd7113, 2;
	add.s64 	%rd7115, %rd9, %rd7114;
	ld.f32 	%f1254, [%rd7115];
	cvt.u32.u16	%r7647, %rs1;
	cvt.u32.u16	%r7648, %rs28;
	mul.lo.s32 	%r7649, %r7647, %r7648;
	ld.u16 	%rs2183, [%SP+42];
	cvt.u32.u16	%r7650, %rs2183;
	mul.lo.s32 	%r7651, %r7650, 21;
	add.s32 	%r7652, %r7649, %r7651;
	cvt.u64.u16	%rd7116, %rs7;
	shl.b64 	%rd7117, %rd7116, 1;
	add.s64 	%rd7118, %rd7086, %rd7117;
	ld.u16 	%rs2184, [%rd7118];
	cvt.u32.u16	%r7653, %rs2184;
	add.s32 	%r7654, %r7652, %r7653;
	cvt.s64.s32	%rd7119, %r7654;
	shl.b64 	%rd7120, %rd7119, 2;
	add.s64 	%rd7121, %rd9, %rd7120;
	ld.f32 	%f1255, [%rd7121];
	cvt.u32.u16	%r7655, %rs1;
	cvt.u32.u16	%r7656, %rs28;
	mul.lo.s32 	%r7657, %r7655, %r7656;
	ld.u16 	%rs2185, [%SP+42];
	cvt.u32.u16	%r7658, %rs2185;
	mul.lo.s32 	%r7659, %r7658, 22;
	add.s32 	%r7660, %r7657, %r7659;
	cvt.u64.u16	%rd7122, %rs7;
	shl.b64 	%rd7123, %rd7122, 1;
	add.s64 	%rd7124, %rd7086, %rd7123;
	ld.u16 	%rs2186, [%rd7124];
	cvt.u32.u16	%r7661, %rs2186;
	add.s32 	%r7662, %r7660, %r7661;
	cvt.s64.s32	%rd7125, %r7662;
	shl.b64 	%rd7126, %rd7125, 2;
	add.s64 	%rd7127, %rd9, %rd7126;
	ld.f32 	%f1256, [%rd7127];
	cvt.u32.u16	%r7663, %rs1;
	cvt.u32.u16	%r7664, %rs28;
	mul.lo.s32 	%r7665, %r7663, %r7664;
	ld.u16 	%rs2187, [%SP+42];
	cvt.u32.u16	%r7666, %rs2187;
	mul.lo.s32 	%r7667, %r7666, 23;
	add.s32 	%r7668, %r7665, %r7667;
	cvt.u64.u16	%rd7128, %rs7;
	shl.b64 	%rd7129, %rd7128, 1;
	add.s64 	%rd7130, %rd7086, %rd7129;
	ld.u16 	%rs2188, [%rd7130];
	cvt.u32.u16	%r7669, %rs2188;
	add.s32 	%r7670, %r7668, %r7669;
	cvt.s64.s32	%rd7131, %r7670;
	shl.b64 	%rd7132, %rd7131, 2;
	add.s64 	%rd7133, %rd9, %rd7132;
	ld.f32 	%f1257, [%rd7133];
	cvt.u32.u16	%r7671, %rs1;
	cvt.u32.u16	%r7672, %rs28;
	mul.lo.s32 	%r7673, %r7671, %r7672;
	ld.u16 	%rs2189, [%SP+42];
	cvt.u32.u16	%r7674, %rs2189;
	mul.lo.s32 	%r7675, %r7674, 24;
	add.s32 	%r7676, %r7673, %r7675;
	cvt.u64.u16	%rd7134, %rs7;
	shl.b64 	%rd7135, %rd7134, 1;
	add.s64 	%rd7136, %rd7086, %rd7135;
	ld.u16 	%rs2190, [%rd7136];
	cvt.u32.u16	%r7677, %rs2190;
	add.s32 	%r7678, %r7676, %r7677;
	cvt.s64.s32	%rd7137, %r7678;
	shl.b64 	%rd7138, %rd7137, 2;
	add.s64 	%rd7139, %rd9, %rd7138;
	ld.f32 	%f1258, [%rd7139];
	cvt.u32.u16	%r7679, %rs1;
	cvt.u32.u16	%r7680, %rs28;
	mul.lo.s32 	%r7681, %r7679, %r7680;
	ld.u16 	%rs2191, [%SP+42];
	cvt.u32.u16	%r7682, %rs2191;
	mul.lo.s32 	%r7683, %r7682, 25;
	add.s32 	%r7684, %r7681, %r7683;
	cvt.u64.u16	%rd7140, %rs7;
	shl.b64 	%rd7141, %rd7140, 1;
	add.s64 	%rd7142, %rd7086, %rd7141;
	ld.u16 	%rs2192, [%rd7142];
	cvt.u32.u16	%r7685, %rs2192;
	add.s32 	%r7686, %r7684, %r7685;
	cvt.s64.s32	%rd7143, %r7686;
	shl.b64 	%rd7144, %rd7143, 2;
	add.s64 	%rd7145, %rd9, %rd7144;
	ld.f32 	%f1259, [%rd7145];
	cvt.u32.u16	%r7687, %rs1;
	cvt.u32.u16	%r7688, %rs28;
	mul.lo.s32 	%r7689, %r7687, %r7688;
	ld.u16 	%rs2193, [%SP+42];
	cvt.u32.u16	%r7690, %rs2193;
	mul.lo.s32 	%r7691, %r7690, 26;
	add.s32 	%r7692, %r7689, %r7691;
	cvt.u64.u16	%rd7146, %rs7;
	shl.b64 	%rd7147, %rd7146, 1;
	add.s64 	%rd7148, %rd7086, %rd7147;
	ld.u16 	%rs2194, [%rd7148];
	cvt.u32.u16	%r7693, %rs2194;
	add.s32 	%r7694, %r7692, %r7693;
	cvt.s64.s32	%rd7149, %r7694;
	shl.b64 	%rd7150, %rd7149, 2;
	add.s64 	%rd7151, %rd9, %rd7150;
	ld.f32 	%f1260, [%rd7151];
	cvt.u32.u16	%r7695, %rs1;
	cvt.u32.u16	%r7696, %rs28;
	mul.lo.s32 	%r7697, %r7695, %r7696;
	ld.u16 	%rs2195, [%SP+42];
	cvt.u32.u16	%r7698, %rs2195;
	mul.lo.s32 	%r7699, %r7698, 27;
	add.s32 	%r7700, %r7697, %r7699;
	cvt.u64.u16	%rd7152, %rs7;
	shl.b64 	%rd7153, %rd7152, 1;
	add.s64 	%rd7154, %rd7086, %rd7153;
	ld.u16 	%rs2196, [%rd7154];
	cvt.u32.u16	%r7701, %rs2196;
	add.s32 	%r7702, %r7700, %r7701;
	cvt.s64.s32	%rd7155, %r7702;
	shl.b64 	%rd7156, %rd7155, 2;
	add.s64 	%rd7157, %rd9, %rd7156;
	ld.f32 	%f1261, [%rd7157];
	add.u64 	%rd7158, %SP, 904;
	add.u64 	%rd7159, %SP, 920;
	// Callseq Start 215
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7158;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7159;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7082;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7083;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1250;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1251;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1252;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1253;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1254;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1255;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1256;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1257;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1258;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1259;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1260;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1261;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 215
tmp1182:

BB43_408:
	.loc	1 416 1
	cvt.u32.u16	%r7703, %rs8;
	ld.u16 	%rs2197, [%SP+16];
	cvt.u32.u16	%r7704, %rs2197;
	mul.lo.s32 	%r7705, %r7704, 0;
	add.s32 	%r7706, %r7703, %r7705;
	cvt.s64.s32	%rd7160, %r7706;
	shl.b64 	%rd7161, %rd7160, 1;
	mov.u64 	%rd7162, cBoolModel;
	cvta.const.u64 	%rd7163, %rd7162;
	add.s64 	%rd7164, %rd7163, %rd7161;
	ld.u16 	%rs2198, [%rd7164];
	setp.ne.s16	%p405, %rs2198, 0;
	not.pred 	%p406, %p405;
	@%p406 bra 	BB43_410;
	bra.uni 	BB43_409;

BB43_409:
	add.u64 	%rd7165, %SP, 540;
	.loc	1 416 1
tmp1183:
	add.s64 	%rd7166, %rd7165, 4;
	cvt.u32.u16	%r7707, %rs1;
	cvt.u32.u16	%r7708, %rs28;
	mul.lo.s32 	%r7709, %r7707, %r7708;
	ld.u16 	%rs2199, [%SP+42];
	cvt.u32.u16	%r7710, %rs2199;
	mul.lo.s32 	%r7711, %r7710, 0;
	add.s32 	%r7712, %r7709, %r7711;
	cvt.u64.u16	%rd7167, %rs8;
	mov.u64 	%rd7168, cSegToComp;
	cvta.const.u64 	%rd7169, %rd7168;
	shl.b64 	%rd7170, %rd7167, 1;
	add.s64 	%rd7171, %rd7169, %rd7170;
	ld.u16 	%rs2200, [%rd7171];
	cvt.u32.u16	%r7713, %rs2200;
	add.s32 	%r7714, %r7712, %r7713;
	cvt.s64.s32	%rd7172, %r7714;
	shl.b64 	%rd7173, %rd7172, 2;
	add.s64 	%rd7174, %rd9, %rd7173;
	ld.f32 	%f1262, [%rd7174];
	cvt.u32.u16	%r7715, %rs1;
	cvt.u32.u16	%r7716, %rs28;
	mul.lo.s32 	%r7717, %r7715, %r7716;
	ld.u16 	%rs2201, [%SP+42];
	cvt.u32.u16	%r7718, %rs2201;
	mul.lo.s32 	%r7719, %r7718, 1;
	add.s32 	%r7720, %r7717, %r7719;
	cvt.u64.u16	%rd7175, %rs8;
	shl.b64 	%rd7176, %rd7175, 1;
	add.s64 	%rd7177, %rd7169, %rd7176;
	ld.u16 	%rs2202, [%rd7177];
	cvt.u32.u16	%r7721, %rs2202;
	add.s32 	%r7722, %r7720, %r7721;
	cvt.s64.s32	%rd7178, %r7722;
	shl.b64 	%rd7179, %rd7178, 2;
	add.s64 	%rd7180, %rd9, %rd7179;
	ld.f32 	%f1263, [%rd7180];
	ld.f32 	%f1264, [%SP+572];
	add.s64 	%rd7181, %rd7165, 36;
	add.u64 	%rd7182, %SP, 928;
	add.u64 	%rd7183, %SP, 944;
	// Callseq Start 216
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7182;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7183;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7165;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7166;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1262;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1263;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1264;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7181;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 216
tmp1184:

BB43_410:
	.loc	1 416 1
	cvt.u32.u16	%r7723, %rs8;
	ld.u16 	%rs2203, [%SP+16];
	cvt.u32.u16	%r7724, %rs2203;
	mul.lo.s32 	%r7725, %r7724, 1;
	add.s32 	%r7726, %r7723, %r7725;
	cvt.s64.s32	%rd7184, %r7726;
	shl.b64 	%rd7185, %rd7184, 1;
	mov.u64 	%rd7186, cBoolModel;
	cvta.const.u64 	%rd7187, %rd7186;
	add.s64 	%rd7188, %rd7187, %rd7185;
	ld.u16 	%rs2204, [%rd7188];
	setp.ne.s16	%p407, %rs2204, 0;
	not.pred 	%p408, %p407;
	@%p408 bra 	BB43_412;
	bra.uni 	BB43_411;

BB43_411:
	add.u64 	%rd7189, %SP, 540;
	.loc	1 416 1
tmp1185:
	add.s64 	%rd7190, %rd7189, 8;
	ld.f32 	%f1265, [%SP+576];
	add.s64 	%rd7191, %rd7189, 32;
	add.u64 	%rd7192, %SP, 928;
	add.u64 	%rd7193, %SP, 944;
	// Callseq Start 217
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7192;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7193;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7190;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1265;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7191;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 217
tmp1186:

BB43_412:
	.loc	1 416 1
	cvt.u32.u16	%r7727, %rs8;
	ld.u16 	%rs2205, [%SP+16];
	cvt.u32.u16	%r7728, %rs2205;
	mul.lo.s32 	%r7729, %r7728, 2;
	add.s32 	%r7730, %r7727, %r7729;
	cvt.s64.s32	%rd7194, %r7730;
	shl.b64 	%rd7195, %rd7194, 1;
	mov.u64 	%rd7196, cBoolModel;
	cvta.const.u64 	%rd7197, %rd7196;
	add.s64 	%rd7198, %rd7197, %rd7195;
	ld.u16 	%rs2206, [%rd7198];
	setp.ne.s16	%p409, %rs2206, 0;
	not.pred 	%p410, %p409;
	@%p410 bra 	BB43_414;
	bra.uni 	BB43_413;

BB43_413:
	add.u64 	%rd7199, %SP, 540;
	.loc	1 416 1
tmp1187:
	add.s64 	%rd7200, %rd7199, 12;
	cvt.u32.u16	%r7731, %rs1;
	cvt.u32.u16	%r7732, %rs28;
	mul.lo.s32 	%r7733, %r7731, %r7732;
	ld.u16 	%rs2207, [%SP+42];
	cvt.u32.u16	%r7734, %rs2207;
	mul.lo.s32 	%r7735, %r7734, 2;
	add.s32 	%r7736, %r7733, %r7735;
	cvt.u64.u16	%rd7201, %rs8;
	mov.u64 	%rd7202, cSegToComp;
	cvta.const.u64 	%rd7203, %rd7202;
	shl.b64 	%rd7204, %rd7201, 1;
	add.s64 	%rd7205, %rd7203, %rd7204;
	ld.u16 	%rs2208, [%rd7205];
	cvt.u32.u16	%r7737, %rs2208;
	add.s32 	%r7738, %r7736, %r7737;
	cvt.s64.s32	%rd7206, %r7738;
	shl.b64 	%rd7207, %rd7206, 2;
	add.s64 	%rd7208, %rd9, %rd7207;
	ld.f32 	%f1266, [%rd7208];
	cvt.u32.u16	%r7739, %rs1;
	cvt.u32.u16	%r7740, %rs28;
	mul.lo.s32 	%r7741, %r7739, %r7740;
	ld.u16 	%rs2209, [%SP+42];
	cvt.u32.u16	%r7742, %rs2209;
	mul.lo.s32 	%r7743, %r7742, 3;
	add.s32 	%r7744, %r7741, %r7743;
	cvt.u64.u16	%rd7209, %rs8;
	shl.b64 	%rd7210, %rd7209, 1;
	add.s64 	%rd7211, %rd7203, %rd7210;
	ld.u16 	%rs2210, [%rd7211];
	cvt.u32.u16	%r7745, %rs2210;
	add.s32 	%r7746, %r7744, %r7745;
	cvt.s64.s32	%rd7212, %r7746;
	shl.b64 	%rd7213, %rd7212, 2;
	add.s64 	%rd7214, %rd9, %rd7213;
	ld.f32 	%f1267, [%rd7214];
	cvt.u32.u16	%r7747, %rs1;
	cvt.u32.u16	%r7748, %rs28;
	mul.lo.s32 	%r7749, %r7747, %r7748;
	ld.u16 	%rs2211, [%SP+42];
	cvt.u32.u16	%r7750, %rs2211;
	mul.lo.s32 	%r7751, %r7750, 4;
	add.s32 	%r7752, %r7749, %r7751;
	cvt.u64.u16	%rd7215, %rs8;
	shl.b64 	%rd7216, %rd7215, 1;
	add.s64 	%rd7217, %rd7203, %rd7216;
	ld.u16 	%rs2212, [%rd7217];
	cvt.u32.u16	%r7753, %rs2212;
	add.s32 	%r7754, %r7752, %r7753;
	cvt.s64.s32	%rd7218, %r7754;
	shl.b64 	%rd7219, %rd7218, 2;
	add.s64 	%rd7220, %rd9, %rd7219;
	ld.f32 	%f1268, [%rd7220];
	cvt.u32.u16	%r7755, %rs1;
	cvt.u32.u16	%r7756, %rs28;
	mul.lo.s32 	%r7757, %r7755, %r7756;
	ld.u16 	%rs2213, [%SP+42];
	cvt.u32.u16	%r7758, %rs2213;
	mul.lo.s32 	%r7759, %r7758, 5;
	add.s32 	%r7760, %r7757, %r7759;
	cvt.u64.u16	%rd7221, %rs8;
	shl.b64 	%rd7222, %rd7221, 1;
	add.s64 	%rd7223, %rd7203, %rd7222;
	ld.u16 	%rs2214, [%rd7223];
	cvt.u32.u16	%r7761, %rs2214;
	add.s32 	%r7762, %r7760, %r7761;
	cvt.s64.s32	%rd7224, %r7762;
	shl.b64 	%rd7225, %rd7224, 2;
	add.s64 	%rd7226, %rd9, %rd7225;
	ld.f32 	%f1269, [%rd7226];
	ld.f32 	%f1270, [%SP+572];
	add.u64 	%rd7227, %SP, 928;
	add.u64 	%rd7228, %SP, 944;
	// Callseq Start 218
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7227;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7228;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7200;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1266;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1267;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1268;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1269;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1270;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 218
tmp1188:

BB43_414:
	.loc	1 416 1
	cvt.u32.u16	%r7763, %rs8;
	ld.u16 	%rs2215, [%SP+16];
	cvt.u32.u16	%r7764, %rs2215;
	mul.lo.s32 	%r7765, %r7764, 3;
	add.s32 	%r7766, %r7763, %r7765;
	cvt.s64.s32	%rd7229, %r7766;
	shl.b64 	%rd7230, %rd7229, 1;
	mov.u64 	%rd7231, cBoolModel;
	cvta.const.u64 	%rd7232, %rd7231;
	add.s64 	%rd7233, %rd7232, %rd7230;
	ld.u16 	%rs2216, [%rd7233];
	setp.ne.s16	%p411, %rs2216, 0;
	not.pred 	%p412, %p411;
	@%p412 bra 	BB43_416;
	bra.uni 	BB43_415;

BB43_415:
	add.u64 	%rd7234, %SP, 540;
	.loc	1 416 1
tmp1189:
	add.s64 	%rd7235, %rd7234, 16;
	cvt.u32.u16	%r7767, %rs1;
	cvt.u32.u16	%r7768, %rs28;
	mul.lo.s32 	%r7769, %r7767, %r7768;
	ld.u16 	%rs2217, [%SP+42];
	cvt.u32.u16	%r7770, %rs2217;
	mul.lo.s32 	%r7771, %r7770, 6;
	add.s32 	%r7772, %r7769, %r7771;
	cvt.u64.u16	%rd7236, %rs8;
	mov.u64 	%rd7237, cSegToComp;
	cvta.const.u64 	%rd7238, %rd7237;
	shl.b64 	%rd7239, %rd7236, 1;
	add.s64 	%rd7240, %rd7238, %rd7239;
	ld.u16 	%rs2218, [%rd7240];
	cvt.u32.u16	%r7773, %rs2218;
	add.s32 	%r7774, %r7772, %r7773;
	cvt.s64.s32	%rd7241, %r7774;
	shl.b64 	%rd7242, %rd7241, 2;
	add.s64 	%rd7243, %rd9, %rd7242;
	ld.f32 	%f1271, [%rd7243];
	cvt.u32.u16	%r7775, %rs1;
	cvt.u32.u16	%r7776, %rs28;
	mul.lo.s32 	%r7777, %r7775, %r7776;
	ld.u16 	%rs2219, [%SP+42];
	cvt.u32.u16	%r7778, %rs2219;
	mul.lo.s32 	%r7779, %r7778, 7;
	add.s32 	%r7780, %r7777, %r7779;
	cvt.u64.u16	%rd7244, %rs8;
	shl.b64 	%rd7245, %rd7244, 1;
	add.s64 	%rd7246, %rd7238, %rd7245;
	ld.u16 	%rs2220, [%rd7246];
	cvt.u32.u16	%r7781, %rs2220;
	add.s32 	%r7782, %r7780, %r7781;
	cvt.s64.s32	%rd7247, %r7782;
	shl.b64 	%rd7248, %rd7247, 2;
	add.s64 	%rd7249, %rd9, %rd7248;
	ld.f32 	%f1272, [%rd7249];
	cvt.u32.u16	%r7783, %rs1;
	cvt.u32.u16	%r7784, %rs28;
	mul.lo.s32 	%r7785, %r7783, %r7784;
	ld.u16 	%rs2221, [%SP+42];
	cvt.u32.u16	%r7786, %rs2221;
	mul.lo.s32 	%r7787, %r7786, 8;
	add.s32 	%r7788, %r7785, %r7787;
	cvt.u64.u16	%rd7250, %rs8;
	shl.b64 	%rd7251, %rd7250, 1;
	add.s64 	%rd7252, %rd7238, %rd7251;
	ld.u16 	%rs2222, [%rd7252];
	cvt.u32.u16	%r7789, %rs2222;
	add.s32 	%r7790, %r7788, %r7789;
	cvt.s64.s32	%rd7253, %r7790;
	shl.b64 	%rd7254, %rd7253, 2;
	add.s64 	%rd7255, %rd9, %rd7254;
	ld.f32 	%f1273, [%rd7255];
	cvt.u32.u16	%r7791, %rs1;
	cvt.u32.u16	%r7792, %rs28;
	mul.lo.s32 	%r7793, %r7791, %r7792;
	ld.u16 	%rs2223, [%SP+42];
	cvt.u32.u16	%r7794, %rs2223;
	mul.lo.s32 	%r7795, %r7794, 9;
	add.s32 	%r7796, %r7793, %r7795;
	cvt.u64.u16	%rd7256, %rs8;
	shl.b64 	%rd7257, %rd7256, 1;
	add.s64 	%rd7258, %rd7238, %rd7257;
	ld.u16 	%rs2224, [%rd7258];
	cvt.u32.u16	%r7797, %rs2224;
	add.s32 	%r7798, %r7796, %r7797;
	cvt.s64.s32	%rd7259, %r7798;
	shl.b64 	%rd7260, %rd7259, 2;
	add.s64 	%rd7261, %rd9, %rd7260;
	ld.f32 	%f1274, [%rd7261];
	cvt.u32.u16	%r7799, %rs1;
	cvt.u32.u16	%r7800, %rs28;
	mul.lo.s32 	%r7801, %r7799, %r7800;
	ld.u16 	%rs2225, [%SP+42];
	cvt.u32.u16	%r7802, %rs2225;
	mul.lo.s32 	%r7803, %r7802, 10;
	add.s32 	%r7804, %r7801, %r7803;
	cvt.u64.u16	%rd7262, %rs8;
	shl.b64 	%rd7263, %rd7262, 1;
	add.s64 	%rd7264, %rd7238, %rd7263;
	ld.u16 	%rs2226, [%rd7264];
	cvt.u32.u16	%r7805, %rs2226;
	add.s32 	%r7806, %r7804, %r7805;
	cvt.s64.s32	%rd7265, %r7806;
	shl.b64 	%rd7266, %rd7265, 2;
	add.s64 	%rd7267, %rd9, %rd7266;
	ld.f32 	%f1275, [%rd7267];
	add.u64 	%rd7268, %SP, 928;
	add.u64 	%rd7269, %SP, 944;
	// Callseq Start 219
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7268;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7269;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7235;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1271;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1272;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1273;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1274;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1275;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 219
tmp1190:

BB43_416:
	.loc	1 416 1
	cvt.u32.u16	%r7807, %rs8;
	ld.u16 	%rs2227, [%SP+16];
	cvt.u32.u16	%r7808, %rs2227;
	mul.lo.s32 	%r7809, %r7808, 4;
	add.s32 	%r7810, %r7807, %r7809;
	cvt.s64.s32	%rd7270, %r7810;
	shl.b64 	%rd7271, %rd7270, 1;
	mov.u64 	%rd7272, cBoolModel;
	cvta.const.u64 	%rd7273, %rd7272;
	add.s64 	%rd7274, %rd7273, %rd7271;
	ld.u16 	%rs2228, [%rd7274];
	setp.ne.s16	%p413, %rs2228, 0;
	not.pred 	%p414, %p413;
	@%p414 bra 	BB43_418;
	bra.uni 	BB43_417;

BB43_417:
	add.u64 	%rd7275, %SP, 540;
	.loc	1 416 1
tmp1191:
	add.s64 	%rd7276, %rd7275, 20;
	cvt.u32.u16	%r7811, %rs1;
	cvt.u32.u16	%r7812, %rs28;
	mul.lo.s32 	%r7813, %r7811, %r7812;
	ld.u16 	%rs2229, [%SP+42];
	cvt.u32.u16	%r7814, %rs2229;
	mul.lo.s32 	%r7815, %r7814, 11;
	add.s32 	%r7816, %r7813, %r7815;
	cvt.u64.u16	%rd7277, %rs8;
	mov.u64 	%rd7278, cSegToComp;
	cvta.const.u64 	%rd7279, %rd7278;
	shl.b64 	%rd7280, %rd7277, 1;
	add.s64 	%rd7281, %rd7279, %rd7280;
	ld.u16 	%rs2230, [%rd7281];
	cvt.u32.u16	%r7817, %rs2230;
	add.s32 	%r7818, %r7816, %r7817;
	cvt.s64.s32	%rd7282, %r7818;
	shl.b64 	%rd7283, %rd7282, 2;
	add.s64 	%rd7284, %rd9, %rd7283;
	ld.f32 	%f1276, [%rd7284];
	cvt.u32.u16	%r7819, %rs1;
	cvt.u32.u16	%r7820, %rs28;
	mul.lo.s32 	%r7821, %r7819, %r7820;
	ld.u16 	%rs2231, [%SP+42];
	cvt.u32.u16	%r7822, %rs2231;
	mul.lo.s32 	%r7823, %r7822, 12;
	add.s32 	%r7824, %r7821, %r7823;
	cvt.u64.u16	%rd7285, %rs8;
	shl.b64 	%rd7286, %rd7285, 1;
	add.s64 	%rd7287, %rd7279, %rd7286;
	ld.u16 	%rs2232, [%rd7287];
	cvt.u32.u16	%r7825, %rs2232;
	add.s32 	%r7826, %r7824, %r7825;
	cvt.s64.s32	%rd7288, %r7826;
	shl.b64 	%rd7289, %rd7288, 2;
	add.s64 	%rd7290, %rd9, %rd7289;
	ld.f32 	%f1277, [%rd7290];
	cvt.u32.u16	%r7827, %rs1;
	cvt.u32.u16	%r7828, %rs28;
	mul.lo.s32 	%r7829, %r7827, %r7828;
	ld.u16 	%rs2233, [%SP+42];
	cvt.u32.u16	%r7830, %rs2233;
	mul.lo.s32 	%r7831, %r7830, 13;
	add.s32 	%r7832, %r7829, %r7831;
	cvt.u64.u16	%rd7291, %rs8;
	shl.b64 	%rd7292, %rd7291, 1;
	add.s64 	%rd7293, %rd7279, %rd7292;
	ld.u16 	%rs2234, [%rd7293];
	cvt.u32.u16	%r7833, %rs2234;
	add.s32 	%r7834, %r7832, %r7833;
	cvt.s64.s32	%rd7294, %r7834;
	shl.b64 	%rd7295, %rd7294, 2;
	add.s64 	%rd7296, %rd9, %rd7295;
	ld.f32 	%f1278, [%rd7296];
	cvt.u32.u16	%r7835, %rs1;
	cvt.u32.u16	%r7836, %rs28;
	mul.lo.s32 	%r7837, %r7835, %r7836;
	ld.u16 	%rs2235, [%SP+42];
	cvt.u32.u16	%r7838, %rs2235;
	mul.lo.s32 	%r7839, %r7838, 14;
	add.s32 	%r7840, %r7837, %r7839;
	cvt.u64.u16	%rd7297, %rs8;
	shl.b64 	%rd7298, %rd7297, 1;
	add.s64 	%rd7299, %rd7279, %rd7298;
	ld.u16 	%rs2236, [%rd7299];
	cvt.u32.u16	%r7841, %rs2236;
	add.s32 	%r7842, %r7840, %r7841;
	cvt.s64.s32	%rd7300, %r7842;
	shl.b64 	%rd7301, %rd7300, 2;
	add.s64 	%rd7302, %rd9, %rd7301;
	ld.f32 	%f1279, [%rd7302];
	cvt.u32.u16	%r7843, %rs1;
	cvt.u32.u16	%r7844, %rs28;
	mul.lo.s32 	%r7845, %r7843, %r7844;
	ld.u16 	%rs2237, [%SP+42];
	cvt.u32.u16	%r7846, %rs2237;
	mul.lo.s32 	%r7847, %r7846, 15;
	add.s32 	%r7848, %r7845, %r7847;
	cvt.u64.u16	%rd7303, %rs8;
	shl.b64 	%rd7304, %rd7303, 1;
	add.s64 	%rd7305, %rd7279, %rd7304;
	ld.u16 	%rs2238, [%rd7305];
	cvt.u32.u16	%r7849, %rs2238;
	add.s32 	%r7850, %r7848, %r7849;
	cvt.s64.s32	%rd7306, %r7850;
	shl.b64 	%rd7307, %rd7306, 2;
	add.s64 	%rd7308, %rd9, %rd7307;
	ld.f32 	%f1280, [%rd7308];
	add.u64 	%rd7309, %SP, 928;
	add.u64 	%rd7310, %SP, 944;
	// Callseq Start 220
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7309;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7310;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7276;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1276;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1277;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1278;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1279;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1280;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 220
tmp1192:

BB43_418:
	.loc	1 416 1
	cvt.u32.u16	%r7851, %rs8;
	ld.u16 	%rs2239, [%SP+16];
	cvt.u32.u16	%r7852, %rs2239;
	mul.lo.s32 	%r7853, %r7852, 5;
	add.s32 	%r7854, %r7851, %r7853;
	cvt.s64.s32	%rd7311, %r7854;
	shl.b64 	%rd7312, %rd7311, 1;
	mov.u64 	%rd7313, cBoolModel;
	cvta.const.u64 	%rd7314, %rd7313;
	add.s64 	%rd7315, %rd7314, %rd7312;
	ld.u16 	%rs2240, [%rd7315];
	setp.ne.s16	%p415, %rs2240, 0;
	not.pred 	%p416, %p415;
	@%p416 bra 	BB43_420;
	bra.uni 	BB43_419;

BB43_419:
	add.u64 	%rd7316, %SP, 540;
	.loc	1 416 1
tmp1193:
	add.s64 	%rd7317, %rd7316, 24;
	add.s64 	%rd7318, %rd7316, 28;
	cvt.u32.u16	%r7855, %rs1;
	cvt.u32.u16	%r7856, %rs28;
	mul.lo.s32 	%r7857, %r7855, %r7856;
	ld.u16 	%rs2241, [%SP+42];
	cvt.u32.u16	%r7858, %rs2241;
	mul.lo.s32 	%r7859, %r7858, 16;
	add.s32 	%r7860, %r7857, %r7859;
	cvt.u64.u16	%rd7319, %rs8;
	mov.u64 	%rd7320, cSegToComp;
	cvta.const.u64 	%rd7321, %rd7320;
	shl.b64 	%rd7322, %rd7319, 1;
	add.s64 	%rd7323, %rd7321, %rd7322;
	ld.u16 	%rs2242, [%rd7323];
	cvt.u32.u16	%r7861, %rs2242;
	add.s32 	%r7862, %r7860, %r7861;
	cvt.s64.s32	%rd7324, %r7862;
	shl.b64 	%rd7325, %rd7324, 2;
	add.s64 	%rd7326, %rd9, %rd7325;
	ld.f32 	%f1281, [%rd7326];
	cvt.u32.u16	%r7863, %rs1;
	cvt.u32.u16	%r7864, %rs28;
	mul.lo.s32 	%r7865, %r7863, %r7864;
	ld.u16 	%rs2243, [%SP+42];
	cvt.u32.u16	%r7866, %rs2243;
	mul.lo.s32 	%r7867, %r7866, 17;
	add.s32 	%r7868, %r7865, %r7867;
	cvt.u64.u16	%rd7327, %rs8;
	shl.b64 	%rd7328, %rd7327, 1;
	add.s64 	%rd7329, %rd7321, %rd7328;
	ld.u16 	%rs2244, [%rd7329];
	cvt.u32.u16	%r7869, %rs2244;
	add.s32 	%r7870, %r7868, %r7869;
	cvt.s64.s32	%rd7330, %r7870;
	shl.b64 	%rd7331, %rd7330, 2;
	add.s64 	%rd7332, %rd9, %rd7331;
	ld.f32 	%f1282, [%rd7332];
	cvt.u32.u16	%r7871, %rs1;
	cvt.u32.u16	%r7872, %rs28;
	mul.lo.s32 	%r7873, %r7871, %r7872;
	ld.u16 	%rs2245, [%SP+42];
	cvt.u32.u16	%r7874, %rs2245;
	mul.lo.s32 	%r7875, %r7874, 18;
	add.s32 	%r7876, %r7873, %r7875;
	cvt.u64.u16	%rd7333, %rs8;
	shl.b64 	%rd7334, %rd7333, 1;
	add.s64 	%rd7335, %rd7321, %rd7334;
	ld.u16 	%rs2246, [%rd7335];
	cvt.u32.u16	%r7877, %rs2246;
	add.s32 	%r7878, %r7876, %r7877;
	cvt.s64.s32	%rd7336, %r7878;
	shl.b64 	%rd7337, %rd7336, 2;
	add.s64 	%rd7338, %rd9, %rd7337;
	ld.f32 	%f1283, [%rd7338];
	cvt.u32.u16	%r7879, %rs1;
	cvt.u32.u16	%r7880, %rs28;
	mul.lo.s32 	%r7881, %r7879, %r7880;
	ld.u16 	%rs2247, [%SP+42];
	cvt.u32.u16	%r7882, %rs2247;
	mul.lo.s32 	%r7883, %r7882, 19;
	add.s32 	%r7884, %r7881, %r7883;
	cvt.u64.u16	%rd7339, %rs8;
	shl.b64 	%rd7340, %rd7339, 1;
	add.s64 	%rd7341, %rd7321, %rd7340;
	ld.u16 	%rs2248, [%rd7341];
	cvt.u32.u16	%r7885, %rs2248;
	add.s32 	%r7886, %r7884, %r7885;
	cvt.s64.s32	%rd7342, %r7886;
	shl.b64 	%rd7343, %rd7342, 2;
	add.s64 	%rd7344, %rd9, %rd7343;
	ld.f32 	%f1284, [%rd7344];
	cvt.u32.u16	%r7887, %rs1;
	cvt.u32.u16	%r7888, %rs28;
	mul.lo.s32 	%r7889, %r7887, %r7888;
	ld.u16 	%rs2249, [%SP+42];
	cvt.u32.u16	%r7890, %rs2249;
	mul.lo.s32 	%r7891, %r7890, 20;
	add.s32 	%r7892, %r7889, %r7891;
	cvt.u64.u16	%rd7345, %rs8;
	shl.b64 	%rd7346, %rd7345, 1;
	add.s64 	%rd7347, %rd7321, %rd7346;
	ld.u16 	%rs2250, [%rd7347];
	cvt.u32.u16	%r7893, %rs2250;
	add.s32 	%r7894, %r7892, %r7893;
	cvt.s64.s32	%rd7348, %r7894;
	shl.b64 	%rd7349, %rd7348, 2;
	add.s64 	%rd7350, %rd9, %rd7349;
	ld.f32 	%f1285, [%rd7350];
	cvt.u32.u16	%r7895, %rs1;
	cvt.u32.u16	%r7896, %rs28;
	mul.lo.s32 	%r7897, %r7895, %r7896;
	ld.u16 	%rs2251, [%SP+42];
	cvt.u32.u16	%r7898, %rs2251;
	mul.lo.s32 	%r7899, %r7898, 21;
	add.s32 	%r7900, %r7897, %r7899;
	cvt.u64.u16	%rd7351, %rs8;
	shl.b64 	%rd7352, %rd7351, 1;
	add.s64 	%rd7353, %rd7321, %rd7352;
	ld.u16 	%rs2252, [%rd7353];
	cvt.u32.u16	%r7901, %rs2252;
	add.s32 	%r7902, %r7900, %r7901;
	cvt.s64.s32	%rd7354, %r7902;
	shl.b64 	%rd7355, %rd7354, 2;
	add.s64 	%rd7356, %rd9, %rd7355;
	ld.f32 	%f1286, [%rd7356];
	cvt.u32.u16	%r7903, %rs1;
	cvt.u32.u16	%r7904, %rs28;
	mul.lo.s32 	%r7905, %r7903, %r7904;
	ld.u16 	%rs2253, [%SP+42];
	cvt.u32.u16	%r7906, %rs2253;
	mul.lo.s32 	%r7907, %r7906, 22;
	add.s32 	%r7908, %r7905, %r7907;
	cvt.u64.u16	%rd7357, %rs8;
	shl.b64 	%rd7358, %rd7357, 1;
	add.s64 	%rd7359, %rd7321, %rd7358;
	ld.u16 	%rs2254, [%rd7359];
	cvt.u32.u16	%r7909, %rs2254;
	add.s32 	%r7910, %r7908, %r7909;
	cvt.s64.s32	%rd7360, %r7910;
	shl.b64 	%rd7361, %rd7360, 2;
	add.s64 	%rd7362, %rd9, %rd7361;
	ld.f32 	%f1287, [%rd7362];
	cvt.u32.u16	%r7911, %rs1;
	cvt.u32.u16	%r7912, %rs28;
	mul.lo.s32 	%r7913, %r7911, %r7912;
	ld.u16 	%rs2255, [%SP+42];
	cvt.u32.u16	%r7914, %rs2255;
	mul.lo.s32 	%r7915, %r7914, 23;
	add.s32 	%r7916, %r7913, %r7915;
	cvt.u64.u16	%rd7363, %rs8;
	shl.b64 	%rd7364, %rd7363, 1;
	add.s64 	%rd7365, %rd7321, %rd7364;
	ld.u16 	%rs2256, [%rd7365];
	cvt.u32.u16	%r7917, %rs2256;
	add.s32 	%r7918, %r7916, %r7917;
	cvt.s64.s32	%rd7366, %r7918;
	shl.b64 	%rd7367, %rd7366, 2;
	add.s64 	%rd7368, %rd9, %rd7367;
	ld.f32 	%f1288, [%rd7368];
	cvt.u32.u16	%r7919, %rs1;
	cvt.u32.u16	%r7920, %rs28;
	mul.lo.s32 	%r7921, %r7919, %r7920;
	ld.u16 	%rs2257, [%SP+42];
	cvt.u32.u16	%r7922, %rs2257;
	mul.lo.s32 	%r7923, %r7922, 24;
	add.s32 	%r7924, %r7921, %r7923;
	cvt.u64.u16	%rd7369, %rs8;
	shl.b64 	%rd7370, %rd7369, 1;
	add.s64 	%rd7371, %rd7321, %rd7370;
	ld.u16 	%rs2258, [%rd7371];
	cvt.u32.u16	%r7925, %rs2258;
	add.s32 	%r7926, %r7924, %r7925;
	cvt.s64.s32	%rd7372, %r7926;
	shl.b64 	%rd7373, %rd7372, 2;
	add.s64 	%rd7374, %rd9, %rd7373;
	ld.f32 	%f1289, [%rd7374];
	cvt.u32.u16	%r7927, %rs1;
	cvt.u32.u16	%r7928, %rs28;
	mul.lo.s32 	%r7929, %r7927, %r7928;
	ld.u16 	%rs2259, [%SP+42];
	cvt.u32.u16	%r7930, %rs2259;
	mul.lo.s32 	%r7931, %r7930, 25;
	add.s32 	%r7932, %r7929, %r7931;
	cvt.u64.u16	%rd7375, %rs8;
	shl.b64 	%rd7376, %rd7375, 1;
	add.s64 	%rd7377, %rd7321, %rd7376;
	ld.u16 	%rs2260, [%rd7377];
	cvt.u32.u16	%r7933, %rs2260;
	add.s32 	%r7934, %r7932, %r7933;
	cvt.s64.s32	%rd7378, %r7934;
	shl.b64 	%rd7379, %rd7378, 2;
	add.s64 	%rd7380, %rd9, %rd7379;
	ld.f32 	%f1290, [%rd7380];
	cvt.u32.u16	%r7935, %rs1;
	cvt.u32.u16	%r7936, %rs28;
	mul.lo.s32 	%r7937, %r7935, %r7936;
	ld.u16 	%rs2261, [%SP+42];
	cvt.u32.u16	%r7938, %rs2261;
	mul.lo.s32 	%r7939, %r7938, 26;
	add.s32 	%r7940, %r7937, %r7939;
	cvt.u64.u16	%rd7381, %rs8;
	shl.b64 	%rd7382, %rd7381, 1;
	add.s64 	%rd7383, %rd7321, %rd7382;
	ld.u16 	%rs2262, [%rd7383];
	cvt.u32.u16	%r7941, %rs2262;
	add.s32 	%r7942, %r7940, %r7941;
	cvt.s64.s32	%rd7384, %r7942;
	shl.b64 	%rd7385, %rd7384, 2;
	add.s64 	%rd7386, %rd9, %rd7385;
	ld.f32 	%f1291, [%rd7386];
	cvt.u32.u16	%r7943, %rs1;
	cvt.u32.u16	%r7944, %rs28;
	mul.lo.s32 	%r7945, %r7943, %r7944;
	ld.u16 	%rs2263, [%SP+42];
	cvt.u32.u16	%r7946, %rs2263;
	mul.lo.s32 	%r7947, %r7946, 27;
	add.s32 	%r7948, %r7945, %r7947;
	cvt.u64.u16	%rd7387, %rs8;
	shl.b64 	%rd7388, %rd7387, 1;
	add.s64 	%rd7389, %rd7321, %rd7388;
	ld.u16 	%rs2264, [%rd7389];
	cvt.u32.u16	%r7949, %rs2264;
	add.s32 	%r7950, %r7948, %r7949;
	cvt.s64.s32	%rd7390, %r7950;
	shl.b64 	%rd7391, %rd7390, 2;
	add.s64 	%rd7392, %rd9, %rd7391;
	ld.f32 	%f1292, [%rd7392];
	add.u64 	%rd7393, %SP, 928;
	add.u64 	%rd7394, %SP, 944;
	// Callseq Start 221
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7393;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7394;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1930;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7317;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7318;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1281;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1282;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1283;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1284;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1285;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1286;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1287;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1288;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1289;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1290;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1291;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1292;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 221
tmp1194:

BB43_420:
	.loc	1 416 1
	cvt.u32.u16	%r7951, %rs9;
	ld.u16 	%rs2265, [%SP+16];
	cvt.u32.u16	%r7952, %rs2265;
	mul.lo.s32 	%r7953, %r7952, 0;
	add.s32 	%r7954, %r7951, %r7953;
	cvt.s64.s32	%rd7395, %r7954;
	shl.b64 	%rd7396, %rd7395, 1;
	mov.u64 	%rd7397, cBoolModel;
	cvta.const.u64 	%rd7398, %rd7397;
	add.s64 	%rd7399, %rd7398, %rd7396;
	ld.u16 	%rs2266, [%rd7399];
	setp.ne.s16	%p417, %rs2266, 0;
	not.pred 	%p418, %p417;
	@%p418 bra 	BB43_422;
	bra.uni 	BB43_421;

BB43_421:
	add.u64 	%rd7400, %SP, 580;
	.loc	1 416 1
tmp1195:
	add.s64 	%rd7401, %rd7400, 4;
	cvt.u32.u16	%r7955, %rs1;
	cvt.u32.u16	%r7956, %rs28;
	mul.lo.s32 	%r7957, %r7955, %r7956;
	ld.u16 	%rs2267, [%SP+42];
	cvt.u32.u16	%r7958, %rs2267;
	mul.lo.s32 	%r7959, %r7958, 0;
	add.s32 	%r7960, %r7957, %r7959;
	cvt.u64.u16	%rd7402, %rs9;
	mov.u64 	%rd7403, cSegToComp;
	cvta.const.u64 	%rd7404, %rd7403;
	shl.b64 	%rd7405, %rd7402, 1;
	add.s64 	%rd7406, %rd7404, %rd7405;
	ld.u16 	%rs2268, [%rd7406];
	cvt.u32.u16	%r7961, %rs2268;
	add.s32 	%r7962, %r7960, %r7961;
	cvt.s64.s32	%rd7407, %r7962;
	shl.b64 	%rd7408, %rd7407, 2;
	add.s64 	%rd7409, %rd9, %rd7408;
	ld.f32 	%f1293, [%rd7409];
	cvt.u32.u16	%r7963, %rs1;
	cvt.u32.u16	%r7964, %rs28;
	mul.lo.s32 	%r7965, %r7963, %r7964;
	ld.u16 	%rs2269, [%SP+42];
	cvt.u32.u16	%r7966, %rs2269;
	mul.lo.s32 	%r7967, %r7966, 1;
	add.s32 	%r7968, %r7965, %r7967;
	cvt.u64.u16	%rd7410, %rs9;
	shl.b64 	%rd7411, %rd7410, 1;
	add.s64 	%rd7412, %rd7404, %rd7411;
	ld.u16 	%rs2270, [%rd7412];
	cvt.u32.u16	%r7969, %rs2270;
	add.s32 	%r7970, %r7968, %r7969;
	cvt.s64.s32	%rd7413, %r7970;
	shl.b64 	%rd7414, %rd7413, 2;
	add.s64 	%rd7415, %rd9, %rd7414;
	ld.f32 	%f1294, [%rd7415];
	ld.f32 	%f1295, [%SP+612];
	add.s64 	%rd7416, %rd7400, 36;
	add.u64 	%rd7417, %SP, 952;
	add.u64 	%rd7418, %SP, 968;
	// Callseq Start 222
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7417;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7418;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7400;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7401;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1293;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1294;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1295;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7416;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 222
tmp1196:

BB43_422:
	.loc	1 416 1
	cvt.u32.u16	%r7971, %rs9;
	ld.u16 	%rs2271, [%SP+16];
	cvt.u32.u16	%r7972, %rs2271;
	mul.lo.s32 	%r7973, %r7972, 1;
	add.s32 	%r7974, %r7971, %r7973;
	cvt.s64.s32	%rd7419, %r7974;
	shl.b64 	%rd7420, %rd7419, 1;
	mov.u64 	%rd7421, cBoolModel;
	cvta.const.u64 	%rd7422, %rd7421;
	add.s64 	%rd7423, %rd7422, %rd7420;
	ld.u16 	%rs2272, [%rd7423];
	setp.ne.s16	%p419, %rs2272, 0;
	not.pred 	%p420, %p419;
	@%p420 bra 	BB43_424;
	bra.uni 	BB43_423;

BB43_423:
	add.u64 	%rd7424, %SP, 580;
	.loc	1 416 1
tmp1197:
	add.s64 	%rd7425, %rd7424, 8;
	ld.f32 	%f1296, [%SP+616];
	add.s64 	%rd7426, %rd7424, 32;
	add.u64 	%rd7427, %SP, 952;
	add.u64 	%rd7428, %SP, 968;
	// Callseq Start 223
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7427;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7428;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7425;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1296;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7426;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 223
tmp1198:

BB43_424:
	.loc	1 416 1
	cvt.u32.u16	%r7975, %rs9;
	ld.u16 	%rs2273, [%SP+16];
	cvt.u32.u16	%r7976, %rs2273;
	mul.lo.s32 	%r7977, %r7976, 2;
	add.s32 	%r7978, %r7975, %r7977;
	cvt.s64.s32	%rd7429, %r7978;
	shl.b64 	%rd7430, %rd7429, 1;
	mov.u64 	%rd7431, cBoolModel;
	cvta.const.u64 	%rd7432, %rd7431;
	add.s64 	%rd7433, %rd7432, %rd7430;
	ld.u16 	%rs2274, [%rd7433];
	setp.ne.s16	%p421, %rs2274, 0;
	not.pred 	%p422, %p421;
	@%p422 bra 	BB43_426;
	bra.uni 	BB43_425;

BB43_425:
	add.u64 	%rd7434, %SP, 580;
	.loc	1 416 1
tmp1199:
	add.s64 	%rd7435, %rd7434, 12;
	cvt.u32.u16	%r7979, %rs1;
	cvt.u32.u16	%r7980, %rs28;
	mul.lo.s32 	%r7981, %r7979, %r7980;
	ld.u16 	%rs2275, [%SP+42];
	cvt.u32.u16	%r7982, %rs2275;
	mul.lo.s32 	%r7983, %r7982, 2;
	add.s32 	%r7984, %r7981, %r7983;
	cvt.u64.u16	%rd7436, %rs9;
	mov.u64 	%rd7437, cSegToComp;
	cvta.const.u64 	%rd7438, %rd7437;
	shl.b64 	%rd7439, %rd7436, 1;
	add.s64 	%rd7440, %rd7438, %rd7439;
	ld.u16 	%rs2276, [%rd7440];
	cvt.u32.u16	%r7985, %rs2276;
	add.s32 	%r7986, %r7984, %r7985;
	cvt.s64.s32	%rd7441, %r7986;
	shl.b64 	%rd7442, %rd7441, 2;
	add.s64 	%rd7443, %rd9, %rd7442;
	ld.f32 	%f1297, [%rd7443];
	cvt.u32.u16	%r7987, %rs1;
	cvt.u32.u16	%r7988, %rs28;
	mul.lo.s32 	%r7989, %r7987, %r7988;
	ld.u16 	%rs2277, [%SP+42];
	cvt.u32.u16	%r7990, %rs2277;
	mul.lo.s32 	%r7991, %r7990, 3;
	add.s32 	%r7992, %r7989, %r7991;
	cvt.u64.u16	%rd7444, %rs9;
	shl.b64 	%rd7445, %rd7444, 1;
	add.s64 	%rd7446, %rd7438, %rd7445;
	ld.u16 	%rs2278, [%rd7446];
	cvt.u32.u16	%r7993, %rs2278;
	add.s32 	%r7994, %r7992, %r7993;
	cvt.s64.s32	%rd7447, %r7994;
	shl.b64 	%rd7448, %rd7447, 2;
	add.s64 	%rd7449, %rd9, %rd7448;
	ld.f32 	%f1298, [%rd7449];
	cvt.u32.u16	%r7995, %rs1;
	cvt.u32.u16	%r7996, %rs28;
	mul.lo.s32 	%r7997, %r7995, %r7996;
	ld.u16 	%rs2279, [%SP+42];
	cvt.u32.u16	%r7998, %rs2279;
	mul.lo.s32 	%r7999, %r7998, 4;
	add.s32 	%r8000, %r7997, %r7999;
	cvt.u64.u16	%rd7450, %rs9;
	shl.b64 	%rd7451, %rd7450, 1;
	add.s64 	%rd7452, %rd7438, %rd7451;
	ld.u16 	%rs2280, [%rd7452];
	cvt.u32.u16	%r8001, %rs2280;
	add.s32 	%r8002, %r8000, %r8001;
	cvt.s64.s32	%rd7453, %r8002;
	shl.b64 	%rd7454, %rd7453, 2;
	add.s64 	%rd7455, %rd9, %rd7454;
	ld.f32 	%f1299, [%rd7455];
	cvt.u32.u16	%r8003, %rs1;
	cvt.u32.u16	%r8004, %rs28;
	mul.lo.s32 	%r8005, %r8003, %r8004;
	ld.u16 	%rs2281, [%SP+42];
	cvt.u32.u16	%r8006, %rs2281;
	mul.lo.s32 	%r8007, %r8006, 5;
	add.s32 	%r8008, %r8005, %r8007;
	cvt.u64.u16	%rd7456, %rs9;
	shl.b64 	%rd7457, %rd7456, 1;
	add.s64 	%rd7458, %rd7438, %rd7457;
	ld.u16 	%rs2282, [%rd7458];
	cvt.u32.u16	%r8009, %rs2282;
	add.s32 	%r8010, %r8008, %r8009;
	cvt.s64.s32	%rd7459, %r8010;
	shl.b64 	%rd7460, %rd7459, 2;
	add.s64 	%rd7461, %rd9, %rd7460;
	ld.f32 	%f1300, [%rd7461];
	ld.f32 	%f1301, [%SP+612];
	add.u64 	%rd7462, %SP, 952;
	add.u64 	%rd7463, %SP, 968;
	// Callseq Start 224
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7462;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7463;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7435;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1297;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1298;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1299;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1300;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1301;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 224
tmp1200:

BB43_426:
	.loc	1 416 1
	cvt.u32.u16	%r8011, %rs9;
	ld.u16 	%rs2283, [%SP+16];
	cvt.u32.u16	%r8012, %rs2283;
	mul.lo.s32 	%r8013, %r8012, 3;
	add.s32 	%r8014, %r8011, %r8013;
	cvt.s64.s32	%rd7464, %r8014;
	shl.b64 	%rd7465, %rd7464, 1;
	mov.u64 	%rd7466, cBoolModel;
	cvta.const.u64 	%rd7467, %rd7466;
	add.s64 	%rd7468, %rd7467, %rd7465;
	ld.u16 	%rs2284, [%rd7468];
	setp.ne.s16	%p423, %rs2284, 0;
	not.pred 	%p424, %p423;
	@%p424 bra 	BB43_428;
	bra.uni 	BB43_427;

BB43_427:
	add.u64 	%rd7469, %SP, 580;
	.loc	1 416 1
tmp1201:
	add.s64 	%rd7470, %rd7469, 16;
	cvt.u32.u16	%r8015, %rs1;
	cvt.u32.u16	%r8016, %rs28;
	mul.lo.s32 	%r8017, %r8015, %r8016;
	ld.u16 	%rs2285, [%SP+42];
	cvt.u32.u16	%r8018, %rs2285;
	mul.lo.s32 	%r8019, %r8018, 6;
	add.s32 	%r8020, %r8017, %r8019;
	cvt.u64.u16	%rd7471, %rs9;
	mov.u64 	%rd7472, cSegToComp;
	cvta.const.u64 	%rd7473, %rd7472;
	shl.b64 	%rd7474, %rd7471, 1;
	add.s64 	%rd7475, %rd7473, %rd7474;
	ld.u16 	%rs2286, [%rd7475];
	cvt.u32.u16	%r8021, %rs2286;
	add.s32 	%r8022, %r8020, %r8021;
	cvt.s64.s32	%rd7476, %r8022;
	shl.b64 	%rd7477, %rd7476, 2;
	add.s64 	%rd7478, %rd9, %rd7477;
	ld.f32 	%f1302, [%rd7478];
	cvt.u32.u16	%r8023, %rs1;
	cvt.u32.u16	%r8024, %rs28;
	mul.lo.s32 	%r8025, %r8023, %r8024;
	ld.u16 	%rs2287, [%SP+42];
	cvt.u32.u16	%r8026, %rs2287;
	mul.lo.s32 	%r8027, %r8026, 7;
	add.s32 	%r8028, %r8025, %r8027;
	cvt.u64.u16	%rd7479, %rs9;
	shl.b64 	%rd7480, %rd7479, 1;
	add.s64 	%rd7481, %rd7473, %rd7480;
	ld.u16 	%rs2288, [%rd7481];
	cvt.u32.u16	%r8029, %rs2288;
	add.s32 	%r8030, %r8028, %r8029;
	cvt.s64.s32	%rd7482, %r8030;
	shl.b64 	%rd7483, %rd7482, 2;
	add.s64 	%rd7484, %rd9, %rd7483;
	ld.f32 	%f1303, [%rd7484];
	cvt.u32.u16	%r8031, %rs1;
	cvt.u32.u16	%r8032, %rs28;
	mul.lo.s32 	%r8033, %r8031, %r8032;
	ld.u16 	%rs2289, [%SP+42];
	cvt.u32.u16	%r8034, %rs2289;
	mul.lo.s32 	%r8035, %r8034, 8;
	add.s32 	%r8036, %r8033, %r8035;
	cvt.u64.u16	%rd7485, %rs9;
	shl.b64 	%rd7486, %rd7485, 1;
	add.s64 	%rd7487, %rd7473, %rd7486;
	ld.u16 	%rs2290, [%rd7487];
	cvt.u32.u16	%r8037, %rs2290;
	add.s32 	%r8038, %r8036, %r8037;
	cvt.s64.s32	%rd7488, %r8038;
	shl.b64 	%rd7489, %rd7488, 2;
	add.s64 	%rd7490, %rd9, %rd7489;
	ld.f32 	%f1304, [%rd7490];
	cvt.u32.u16	%r8039, %rs1;
	cvt.u32.u16	%r8040, %rs28;
	mul.lo.s32 	%r8041, %r8039, %r8040;
	ld.u16 	%rs2291, [%SP+42];
	cvt.u32.u16	%r8042, %rs2291;
	mul.lo.s32 	%r8043, %r8042, 9;
	add.s32 	%r8044, %r8041, %r8043;
	cvt.u64.u16	%rd7491, %rs9;
	shl.b64 	%rd7492, %rd7491, 1;
	add.s64 	%rd7493, %rd7473, %rd7492;
	ld.u16 	%rs2292, [%rd7493];
	cvt.u32.u16	%r8045, %rs2292;
	add.s32 	%r8046, %r8044, %r8045;
	cvt.s64.s32	%rd7494, %r8046;
	shl.b64 	%rd7495, %rd7494, 2;
	add.s64 	%rd7496, %rd9, %rd7495;
	ld.f32 	%f1305, [%rd7496];
	cvt.u32.u16	%r8047, %rs1;
	cvt.u32.u16	%r8048, %rs28;
	mul.lo.s32 	%r8049, %r8047, %r8048;
	ld.u16 	%rs2293, [%SP+42];
	cvt.u32.u16	%r8050, %rs2293;
	mul.lo.s32 	%r8051, %r8050, 10;
	add.s32 	%r8052, %r8049, %r8051;
	cvt.u64.u16	%rd7497, %rs9;
	shl.b64 	%rd7498, %rd7497, 1;
	add.s64 	%rd7499, %rd7473, %rd7498;
	ld.u16 	%rs2294, [%rd7499];
	cvt.u32.u16	%r8053, %rs2294;
	add.s32 	%r8054, %r8052, %r8053;
	cvt.s64.s32	%rd7500, %r8054;
	shl.b64 	%rd7501, %rd7500, 2;
	add.s64 	%rd7502, %rd9, %rd7501;
	ld.f32 	%f1306, [%rd7502];
	add.u64 	%rd7503, %SP, 952;
	add.u64 	%rd7504, %SP, 968;
	// Callseq Start 225
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7503;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7504;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7470;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1302;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1303;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1304;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1305;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1306;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 225
tmp1202:

BB43_428:
	.loc	1 416 1
	cvt.u32.u16	%r8055, %rs9;
	ld.u16 	%rs2295, [%SP+16];
	cvt.u32.u16	%r8056, %rs2295;
	mul.lo.s32 	%r8057, %r8056, 4;
	add.s32 	%r8058, %r8055, %r8057;
	cvt.s64.s32	%rd7505, %r8058;
	shl.b64 	%rd7506, %rd7505, 1;
	mov.u64 	%rd7507, cBoolModel;
	cvta.const.u64 	%rd7508, %rd7507;
	add.s64 	%rd7509, %rd7508, %rd7506;
	ld.u16 	%rs2296, [%rd7509];
	setp.ne.s16	%p425, %rs2296, 0;
	not.pred 	%p426, %p425;
	@%p426 bra 	BB43_430;
	bra.uni 	BB43_429;

BB43_429:
	add.u64 	%rd7510, %SP, 580;
	.loc	1 416 1
tmp1203:
	add.s64 	%rd7511, %rd7510, 20;
	cvt.u32.u16	%r8059, %rs1;
	cvt.u32.u16	%r8060, %rs28;
	mul.lo.s32 	%r8061, %r8059, %r8060;
	ld.u16 	%rs2297, [%SP+42];
	cvt.u32.u16	%r8062, %rs2297;
	mul.lo.s32 	%r8063, %r8062, 11;
	add.s32 	%r8064, %r8061, %r8063;
	cvt.u64.u16	%rd7512, %rs9;
	mov.u64 	%rd7513, cSegToComp;
	cvta.const.u64 	%rd7514, %rd7513;
	shl.b64 	%rd7515, %rd7512, 1;
	add.s64 	%rd7516, %rd7514, %rd7515;
	ld.u16 	%rs2298, [%rd7516];
	cvt.u32.u16	%r8065, %rs2298;
	add.s32 	%r8066, %r8064, %r8065;
	cvt.s64.s32	%rd7517, %r8066;
	shl.b64 	%rd7518, %rd7517, 2;
	add.s64 	%rd7519, %rd9, %rd7518;
	ld.f32 	%f1307, [%rd7519];
	cvt.u32.u16	%r8067, %rs1;
	cvt.u32.u16	%r8068, %rs28;
	mul.lo.s32 	%r8069, %r8067, %r8068;
	ld.u16 	%rs2299, [%SP+42];
	cvt.u32.u16	%r8070, %rs2299;
	mul.lo.s32 	%r8071, %r8070, 12;
	add.s32 	%r8072, %r8069, %r8071;
	cvt.u64.u16	%rd7520, %rs9;
	shl.b64 	%rd7521, %rd7520, 1;
	add.s64 	%rd7522, %rd7514, %rd7521;
	ld.u16 	%rs2300, [%rd7522];
	cvt.u32.u16	%r8073, %rs2300;
	add.s32 	%r8074, %r8072, %r8073;
	cvt.s64.s32	%rd7523, %r8074;
	shl.b64 	%rd7524, %rd7523, 2;
	add.s64 	%rd7525, %rd9, %rd7524;
	ld.f32 	%f1308, [%rd7525];
	cvt.u32.u16	%r8075, %rs1;
	cvt.u32.u16	%r8076, %rs28;
	mul.lo.s32 	%r8077, %r8075, %r8076;
	ld.u16 	%rs2301, [%SP+42];
	cvt.u32.u16	%r8078, %rs2301;
	mul.lo.s32 	%r8079, %r8078, 13;
	add.s32 	%r8080, %r8077, %r8079;
	cvt.u64.u16	%rd7526, %rs9;
	shl.b64 	%rd7527, %rd7526, 1;
	add.s64 	%rd7528, %rd7514, %rd7527;
	ld.u16 	%rs2302, [%rd7528];
	cvt.u32.u16	%r8081, %rs2302;
	add.s32 	%r8082, %r8080, %r8081;
	cvt.s64.s32	%rd7529, %r8082;
	shl.b64 	%rd7530, %rd7529, 2;
	add.s64 	%rd7531, %rd9, %rd7530;
	ld.f32 	%f1309, [%rd7531];
	cvt.u32.u16	%r8083, %rs1;
	cvt.u32.u16	%r8084, %rs28;
	mul.lo.s32 	%r8085, %r8083, %r8084;
	ld.u16 	%rs2303, [%SP+42];
	cvt.u32.u16	%r8086, %rs2303;
	mul.lo.s32 	%r8087, %r8086, 14;
	add.s32 	%r8088, %r8085, %r8087;
	cvt.u64.u16	%rd7532, %rs9;
	shl.b64 	%rd7533, %rd7532, 1;
	add.s64 	%rd7534, %rd7514, %rd7533;
	ld.u16 	%rs2304, [%rd7534];
	cvt.u32.u16	%r8089, %rs2304;
	add.s32 	%r8090, %r8088, %r8089;
	cvt.s64.s32	%rd7535, %r8090;
	shl.b64 	%rd7536, %rd7535, 2;
	add.s64 	%rd7537, %rd9, %rd7536;
	ld.f32 	%f1310, [%rd7537];
	cvt.u32.u16	%r8091, %rs1;
	cvt.u32.u16	%r8092, %rs28;
	mul.lo.s32 	%r8093, %r8091, %r8092;
	ld.u16 	%rs2305, [%SP+42];
	cvt.u32.u16	%r8094, %rs2305;
	mul.lo.s32 	%r8095, %r8094, 15;
	add.s32 	%r8096, %r8093, %r8095;
	cvt.u64.u16	%rd7538, %rs9;
	shl.b64 	%rd7539, %rd7538, 1;
	add.s64 	%rd7540, %rd7514, %rd7539;
	ld.u16 	%rs2306, [%rd7540];
	cvt.u32.u16	%r8097, %rs2306;
	add.s32 	%r8098, %r8096, %r8097;
	cvt.s64.s32	%rd7541, %r8098;
	shl.b64 	%rd7542, %rd7541, 2;
	add.s64 	%rd7543, %rd9, %rd7542;
	ld.f32 	%f1311, [%rd7543];
	add.u64 	%rd7544, %SP, 952;
	add.u64 	%rd7545, %SP, 968;
	// Callseq Start 226
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7544;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7545;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7511;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1307;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1308;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1309;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1310;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1311;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 226
tmp1204:

BB43_430:
	.loc	1 416 1
	cvt.u32.u16	%r8099, %rs9;
	ld.u16 	%rs2307, [%SP+16];
	cvt.u32.u16	%r8100, %rs2307;
	mul.lo.s32 	%r8101, %r8100, 5;
	add.s32 	%r8102, %r8099, %r8101;
	cvt.s64.s32	%rd7546, %r8102;
	shl.b64 	%rd7547, %rd7546, 1;
	mov.u64 	%rd7548, cBoolModel;
	cvta.const.u64 	%rd7549, %rd7548;
	add.s64 	%rd7550, %rd7549, %rd7547;
	ld.u16 	%rs2308, [%rd7550];
	setp.ne.s16	%p427, %rs2308, 0;
	not.pred 	%p428, %p427;
	@%p428 bra 	BB43_432;
	bra.uni 	BB43_431;

BB43_431:
	add.u64 	%rd7551, %SP, 580;
	.loc	1 416 1
tmp1205:
	add.s64 	%rd7552, %rd7551, 24;
	add.s64 	%rd7553, %rd7551, 28;
	cvt.u32.u16	%r8103, %rs1;
	cvt.u32.u16	%r8104, %rs28;
	mul.lo.s32 	%r8105, %r8103, %r8104;
	ld.u16 	%rs2309, [%SP+42];
	cvt.u32.u16	%r8106, %rs2309;
	mul.lo.s32 	%r8107, %r8106, 16;
	add.s32 	%r8108, %r8105, %r8107;
	cvt.u64.u16	%rd7554, %rs9;
	mov.u64 	%rd7555, cSegToComp;
	cvta.const.u64 	%rd7556, %rd7555;
	shl.b64 	%rd7557, %rd7554, 1;
	add.s64 	%rd7558, %rd7556, %rd7557;
	ld.u16 	%rs2310, [%rd7558];
	cvt.u32.u16	%r8109, %rs2310;
	add.s32 	%r8110, %r8108, %r8109;
	cvt.s64.s32	%rd7559, %r8110;
	shl.b64 	%rd7560, %rd7559, 2;
	add.s64 	%rd7561, %rd9, %rd7560;
	ld.f32 	%f1312, [%rd7561];
	cvt.u32.u16	%r8111, %rs1;
	cvt.u32.u16	%r8112, %rs28;
	mul.lo.s32 	%r8113, %r8111, %r8112;
	ld.u16 	%rs2311, [%SP+42];
	cvt.u32.u16	%r8114, %rs2311;
	mul.lo.s32 	%r8115, %r8114, 17;
	add.s32 	%r8116, %r8113, %r8115;
	cvt.u64.u16	%rd7562, %rs9;
	shl.b64 	%rd7563, %rd7562, 1;
	add.s64 	%rd7564, %rd7556, %rd7563;
	ld.u16 	%rs2312, [%rd7564];
	cvt.u32.u16	%r8117, %rs2312;
	add.s32 	%r8118, %r8116, %r8117;
	cvt.s64.s32	%rd7565, %r8118;
	shl.b64 	%rd7566, %rd7565, 2;
	add.s64 	%rd7567, %rd9, %rd7566;
	ld.f32 	%f1313, [%rd7567];
	cvt.u32.u16	%r8119, %rs1;
	cvt.u32.u16	%r8120, %rs28;
	mul.lo.s32 	%r8121, %r8119, %r8120;
	ld.u16 	%rs2313, [%SP+42];
	cvt.u32.u16	%r8122, %rs2313;
	mul.lo.s32 	%r8123, %r8122, 18;
	add.s32 	%r8124, %r8121, %r8123;
	cvt.u64.u16	%rd7568, %rs9;
	shl.b64 	%rd7569, %rd7568, 1;
	add.s64 	%rd7570, %rd7556, %rd7569;
	ld.u16 	%rs2314, [%rd7570];
	cvt.u32.u16	%r8125, %rs2314;
	add.s32 	%r8126, %r8124, %r8125;
	cvt.s64.s32	%rd7571, %r8126;
	shl.b64 	%rd7572, %rd7571, 2;
	add.s64 	%rd7573, %rd9, %rd7572;
	ld.f32 	%f1314, [%rd7573];
	cvt.u32.u16	%r8127, %rs1;
	cvt.u32.u16	%r8128, %rs28;
	mul.lo.s32 	%r8129, %r8127, %r8128;
	ld.u16 	%rs2315, [%SP+42];
	cvt.u32.u16	%r8130, %rs2315;
	mul.lo.s32 	%r8131, %r8130, 19;
	add.s32 	%r8132, %r8129, %r8131;
	cvt.u64.u16	%rd7574, %rs9;
	shl.b64 	%rd7575, %rd7574, 1;
	add.s64 	%rd7576, %rd7556, %rd7575;
	ld.u16 	%rs2316, [%rd7576];
	cvt.u32.u16	%r8133, %rs2316;
	add.s32 	%r8134, %r8132, %r8133;
	cvt.s64.s32	%rd7577, %r8134;
	shl.b64 	%rd7578, %rd7577, 2;
	add.s64 	%rd7579, %rd9, %rd7578;
	ld.f32 	%f1315, [%rd7579];
	cvt.u32.u16	%r8135, %rs1;
	cvt.u32.u16	%r8136, %rs28;
	mul.lo.s32 	%r8137, %r8135, %r8136;
	ld.u16 	%rs2317, [%SP+42];
	cvt.u32.u16	%r8138, %rs2317;
	mul.lo.s32 	%r8139, %r8138, 20;
	add.s32 	%r8140, %r8137, %r8139;
	cvt.u64.u16	%rd7580, %rs9;
	shl.b64 	%rd7581, %rd7580, 1;
	add.s64 	%rd7582, %rd7556, %rd7581;
	ld.u16 	%rs2318, [%rd7582];
	cvt.u32.u16	%r8141, %rs2318;
	add.s32 	%r8142, %r8140, %r8141;
	cvt.s64.s32	%rd7583, %r8142;
	shl.b64 	%rd7584, %rd7583, 2;
	add.s64 	%rd7585, %rd9, %rd7584;
	ld.f32 	%f1316, [%rd7585];
	cvt.u32.u16	%r8143, %rs1;
	cvt.u32.u16	%r8144, %rs28;
	mul.lo.s32 	%r8145, %r8143, %r8144;
	ld.u16 	%rs2319, [%SP+42];
	cvt.u32.u16	%r8146, %rs2319;
	mul.lo.s32 	%r8147, %r8146, 21;
	add.s32 	%r8148, %r8145, %r8147;
	cvt.u64.u16	%rd7586, %rs9;
	shl.b64 	%rd7587, %rd7586, 1;
	add.s64 	%rd7588, %rd7556, %rd7587;
	ld.u16 	%rs2320, [%rd7588];
	cvt.u32.u16	%r8149, %rs2320;
	add.s32 	%r8150, %r8148, %r8149;
	cvt.s64.s32	%rd7589, %r8150;
	shl.b64 	%rd7590, %rd7589, 2;
	add.s64 	%rd7591, %rd9, %rd7590;
	ld.f32 	%f1317, [%rd7591];
	cvt.u32.u16	%r8151, %rs1;
	cvt.u32.u16	%r8152, %rs28;
	mul.lo.s32 	%r8153, %r8151, %r8152;
	ld.u16 	%rs2321, [%SP+42];
	cvt.u32.u16	%r8154, %rs2321;
	mul.lo.s32 	%r8155, %r8154, 22;
	add.s32 	%r8156, %r8153, %r8155;
	cvt.u64.u16	%rd7592, %rs9;
	shl.b64 	%rd7593, %rd7592, 1;
	add.s64 	%rd7594, %rd7556, %rd7593;
	ld.u16 	%rs2322, [%rd7594];
	cvt.u32.u16	%r8157, %rs2322;
	add.s32 	%r8158, %r8156, %r8157;
	cvt.s64.s32	%rd7595, %r8158;
	shl.b64 	%rd7596, %rd7595, 2;
	add.s64 	%rd7597, %rd9, %rd7596;
	ld.f32 	%f1318, [%rd7597];
	cvt.u32.u16	%r8159, %rs1;
	cvt.u32.u16	%r8160, %rs28;
	mul.lo.s32 	%r8161, %r8159, %r8160;
	ld.u16 	%rs2323, [%SP+42];
	cvt.u32.u16	%r8162, %rs2323;
	mul.lo.s32 	%r8163, %r8162, 23;
	add.s32 	%r8164, %r8161, %r8163;
	cvt.u64.u16	%rd7598, %rs9;
	shl.b64 	%rd7599, %rd7598, 1;
	add.s64 	%rd7600, %rd7556, %rd7599;
	ld.u16 	%rs2324, [%rd7600];
	cvt.u32.u16	%r8165, %rs2324;
	add.s32 	%r8166, %r8164, %r8165;
	cvt.s64.s32	%rd7601, %r8166;
	shl.b64 	%rd7602, %rd7601, 2;
	add.s64 	%rd7603, %rd9, %rd7602;
	ld.f32 	%f1319, [%rd7603];
	cvt.u32.u16	%r8167, %rs1;
	cvt.u32.u16	%r8168, %rs28;
	mul.lo.s32 	%r8169, %r8167, %r8168;
	ld.u16 	%rs2325, [%SP+42];
	cvt.u32.u16	%r8170, %rs2325;
	mul.lo.s32 	%r8171, %r8170, 24;
	add.s32 	%r8172, %r8169, %r8171;
	cvt.u64.u16	%rd7604, %rs9;
	shl.b64 	%rd7605, %rd7604, 1;
	add.s64 	%rd7606, %rd7556, %rd7605;
	ld.u16 	%rs2326, [%rd7606];
	cvt.u32.u16	%r8173, %rs2326;
	add.s32 	%r8174, %r8172, %r8173;
	cvt.s64.s32	%rd7607, %r8174;
	shl.b64 	%rd7608, %rd7607, 2;
	add.s64 	%rd7609, %rd9, %rd7608;
	ld.f32 	%f1320, [%rd7609];
	cvt.u32.u16	%r8175, %rs1;
	cvt.u32.u16	%r8176, %rs28;
	mul.lo.s32 	%r8177, %r8175, %r8176;
	ld.u16 	%rs2327, [%SP+42];
	cvt.u32.u16	%r8178, %rs2327;
	mul.lo.s32 	%r8179, %r8178, 25;
	add.s32 	%r8180, %r8177, %r8179;
	cvt.u64.u16	%rd7610, %rs9;
	shl.b64 	%rd7611, %rd7610, 1;
	add.s64 	%rd7612, %rd7556, %rd7611;
	ld.u16 	%rs2328, [%rd7612];
	cvt.u32.u16	%r8181, %rs2328;
	add.s32 	%r8182, %r8180, %r8181;
	cvt.s64.s32	%rd7613, %r8182;
	shl.b64 	%rd7614, %rd7613, 2;
	add.s64 	%rd7615, %rd9, %rd7614;
	ld.f32 	%f1321, [%rd7615];
	cvt.u32.u16	%r8183, %rs1;
	cvt.u32.u16	%r8184, %rs28;
	mul.lo.s32 	%r8185, %r8183, %r8184;
	ld.u16 	%rs2329, [%SP+42];
	cvt.u32.u16	%r8186, %rs2329;
	mul.lo.s32 	%r8187, %r8186, 26;
	add.s32 	%r8188, %r8185, %r8187;
	cvt.u64.u16	%rd7616, %rs9;
	shl.b64 	%rd7617, %rd7616, 1;
	add.s64 	%rd7618, %rd7556, %rd7617;
	ld.u16 	%rs2330, [%rd7618];
	cvt.u32.u16	%r8189, %rs2330;
	add.s32 	%r8190, %r8188, %r8189;
	cvt.s64.s32	%rd7619, %r8190;
	shl.b64 	%rd7620, %rd7619, 2;
	add.s64 	%rd7621, %rd9, %rd7620;
	ld.f32 	%f1322, [%rd7621];
	cvt.u32.u16	%r8191, %rs1;
	cvt.u32.u16	%r8192, %rs28;
	mul.lo.s32 	%r8193, %r8191, %r8192;
	ld.u16 	%rs2331, [%SP+42];
	cvt.u32.u16	%r8194, %rs2331;
	mul.lo.s32 	%r8195, %r8194, 27;
	add.s32 	%r8196, %r8193, %r8195;
	cvt.u64.u16	%rd7622, %rs9;
	shl.b64 	%rd7623, %rd7622, 1;
	add.s64 	%rd7624, %rd7556, %rd7623;
	ld.u16 	%rs2332, [%rd7624];
	cvt.u32.u16	%r8197, %rs2332;
	add.s32 	%r8198, %r8196, %r8197;
	cvt.s64.s32	%rd7625, %r8198;
	shl.b64 	%rd7626, %rd7625, 2;
	add.s64 	%rd7627, %rd9, %rd7626;
	ld.f32 	%f1323, [%rd7627];
	add.u64 	%rd7628, %SP, 952;
	add.u64 	%rd7629, %SP, 968;
	// Callseq Start 227
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7628;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7629;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1932;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7552;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7553;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1312;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1313;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1314;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1315;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1316;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1317;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1318;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1319;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1320;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1321;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1322;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1323;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 227
tmp1206:

BB43_432:
	.loc	1 416 1
	cvt.u32.u16	%r8199, %rs10;
	ld.u16 	%rs2333, [%SP+16];
	cvt.u32.u16	%r8200, %rs2333;
	mul.lo.s32 	%r8201, %r8200, 0;
	add.s32 	%r8202, %r8199, %r8201;
	cvt.s64.s32	%rd7630, %r8202;
	shl.b64 	%rd7631, %rd7630, 1;
	mov.u64 	%rd7632, cBoolModel;
	cvta.const.u64 	%rd7633, %rd7632;
	add.s64 	%rd7634, %rd7633, %rd7631;
	ld.u16 	%rs2334, [%rd7634];
	setp.ne.s16	%p429, %rs2334, 0;
	not.pred 	%p430, %p429;
	@%p430 bra 	BB43_434;
	bra.uni 	BB43_433;

BB43_433:
	add.u64 	%rd7635, %SP, 620;
	.loc	1 416 1
tmp1207:
	add.s64 	%rd7636, %rd7635, 4;
	cvt.u32.u16	%r8203, %rs1;
	cvt.u32.u16	%r8204, %rs28;
	mul.lo.s32 	%r8205, %r8203, %r8204;
	ld.u16 	%rs2335, [%SP+42];
	cvt.u32.u16	%r8206, %rs2335;
	mul.lo.s32 	%r8207, %r8206, 0;
	add.s32 	%r8208, %r8205, %r8207;
	cvt.u64.u16	%rd7637, %rs10;
	mov.u64 	%rd7638, cSegToComp;
	cvta.const.u64 	%rd7639, %rd7638;
	shl.b64 	%rd7640, %rd7637, 1;
	add.s64 	%rd7641, %rd7639, %rd7640;
	ld.u16 	%rs2336, [%rd7641];
	cvt.u32.u16	%r8209, %rs2336;
	add.s32 	%r8210, %r8208, %r8209;
	cvt.s64.s32	%rd7642, %r8210;
	shl.b64 	%rd7643, %rd7642, 2;
	add.s64 	%rd7644, %rd9, %rd7643;
	ld.f32 	%f1324, [%rd7644];
	cvt.u32.u16	%r8211, %rs1;
	cvt.u32.u16	%r8212, %rs28;
	mul.lo.s32 	%r8213, %r8211, %r8212;
	ld.u16 	%rs2337, [%SP+42];
	cvt.u32.u16	%r8214, %rs2337;
	mul.lo.s32 	%r8215, %r8214, 1;
	add.s32 	%r8216, %r8213, %r8215;
	cvt.u64.u16	%rd7645, %rs10;
	shl.b64 	%rd7646, %rd7645, 1;
	add.s64 	%rd7647, %rd7639, %rd7646;
	ld.u16 	%rs2338, [%rd7647];
	cvt.u32.u16	%r8217, %rs2338;
	add.s32 	%r8218, %r8216, %r8217;
	cvt.s64.s32	%rd7648, %r8218;
	shl.b64 	%rd7649, %rd7648, 2;
	add.s64 	%rd7650, %rd9, %rd7649;
	ld.f32 	%f1325, [%rd7650];
	ld.f32 	%f1326, [%SP+652];
	add.s64 	%rd7651, %rd7635, 36;
	add.u64 	%rd7652, %SP, 976;
	add.u64 	%rd7653, %SP, 992;
	// Callseq Start 228
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7652;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7653;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7635;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7636;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1324;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1325;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1326;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7651;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 228
tmp1208:

BB43_434:
	.loc	1 416 1
	cvt.u32.u16	%r8219, %rs10;
	ld.u16 	%rs2339, [%SP+16];
	cvt.u32.u16	%r8220, %rs2339;
	mul.lo.s32 	%r8221, %r8220, 1;
	add.s32 	%r8222, %r8219, %r8221;
	cvt.s64.s32	%rd7654, %r8222;
	shl.b64 	%rd7655, %rd7654, 1;
	mov.u64 	%rd7656, cBoolModel;
	cvta.const.u64 	%rd7657, %rd7656;
	add.s64 	%rd7658, %rd7657, %rd7655;
	ld.u16 	%rs2340, [%rd7658];
	setp.ne.s16	%p431, %rs2340, 0;
	not.pred 	%p432, %p431;
	@%p432 bra 	BB43_436;
	bra.uni 	BB43_435;

BB43_435:
	add.u64 	%rd7659, %SP, 620;
	.loc	1 416 1
tmp1209:
	add.s64 	%rd7660, %rd7659, 8;
	ld.f32 	%f1327, [%SP+656];
	add.s64 	%rd7661, %rd7659, 32;
	add.u64 	%rd7662, %SP, 976;
	add.u64 	%rd7663, %SP, 992;
	// Callseq Start 229
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7662;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7663;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7660;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1327;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7661;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 229
tmp1210:

BB43_436:
	.loc	1 416 1
	cvt.u32.u16	%r8223, %rs10;
	ld.u16 	%rs2341, [%SP+16];
	cvt.u32.u16	%r8224, %rs2341;
	mul.lo.s32 	%r8225, %r8224, 2;
	add.s32 	%r8226, %r8223, %r8225;
	cvt.s64.s32	%rd7664, %r8226;
	shl.b64 	%rd7665, %rd7664, 1;
	mov.u64 	%rd7666, cBoolModel;
	cvta.const.u64 	%rd7667, %rd7666;
	add.s64 	%rd7668, %rd7667, %rd7665;
	ld.u16 	%rs2342, [%rd7668];
	setp.ne.s16	%p433, %rs2342, 0;
	not.pred 	%p434, %p433;
	@%p434 bra 	BB43_438;
	bra.uni 	BB43_437;

BB43_437:
	add.u64 	%rd7669, %SP, 620;
	.loc	1 416 1
tmp1211:
	add.s64 	%rd7670, %rd7669, 12;
	cvt.u32.u16	%r8227, %rs1;
	cvt.u32.u16	%r8228, %rs28;
	mul.lo.s32 	%r8229, %r8227, %r8228;
	ld.u16 	%rs2343, [%SP+42];
	cvt.u32.u16	%r8230, %rs2343;
	mul.lo.s32 	%r8231, %r8230, 2;
	add.s32 	%r8232, %r8229, %r8231;
	cvt.u64.u16	%rd7671, %rs10;
	mov.u64 	%rd7672, cSegToComp;
	cvta.const.u64 	%rd7673, %rd7672;
	shl.b64 	%rd7674, %rd7671, 1;
	add.s64 	%rd7675, %rd7673, %rd7674;
	ld.u16 	%rs2344, [%rd7675];
	cvt.u32.u16	%r8233, %rs2344;
	add.s32 	%r8234, %r8232, %r8233;
	cvt.s64.s32	%rd7676, %r8234;
	shl.b64 	%rd7677, %rd7676, 2;
	add.s64 	%rd7678, %rd9, %rd7677;
	ld.f32 	%f1328, [%rd7678];
	cvt.u32.u16	%r8235, %rs1;
	cvt.u32.u16	%r8236, %rs28;
	mul.lo.s32 	%r8237, %r8235, %r8236;
	ld.u16 	%rs2345, [%SP+42];
	cvt.u32.u16	%r8238, %rs2345;
	mul.lo.s32 	%r8239, %r8238, 3;
	add.s32 	%r8240, %r8237, %r8239;
	cvt.u64.u16	%rd7679, %rs10;
	shl.b64 	%rd7680, %rd7679, 1;
	add.s64 	%rd7681, %rd7673, %rd7680;
	ld.u16 	%rs2346, [%rd7681];
	cvt.u32.u16	%r8241, %rs2346;
	add.s32 	%r8242, %r8240, %r8241;
	cvt.s64.s32	%rd7682, %r8242;
	shl.b64 	%rd7683, %rd7682, 2;
	add.s64 	%rd7684, %rd9, %rd7683;
	ld.f32 	%f1329, [%rd7684];
	cvt.u32.u16	%r8243, %rs1;
	cvt.u32.u16	%r8244, %rs28;
	mul.lo.s32 	%r8245, %r8243, %r8244;
	ld.u16 	%rs2347, [%SP+42];
	cvt.u32.u16	%r8246, %rs2347;
	mul.lo.s32 	%r8247, %r8246, 4;
	add.s32 	%r8248, %r8245, %r8247;
	cvt.u64.u16	%rd7685, %rs10;
	shl.b64 	%rd7686, %rd7685, 1;
	add.s64 	%rd7687, %rd7673, %rd7686;
	ld.u16 	%rs2348, [%rd7687];
	cvt.u32.u16	%r8249, %rs2348;
	add.s32 	%r8250, %r8248, %r8249;
	cvt.s64.s32	%rd7688, %r8250;
	shl.b64 	%rd7689, %rd7688, 2;
	add.s64 	%rd7690, %rd9, %rd7689;
	ld.f32 	%f1330, [%rd7690];
	cvt.u32.u16	%r8251, %rs1;
	cvt.u32.u16	%r8252, %rs28;
	mul.lo.s32 	%r8253, %r8251, %r8252;
	ld.u16 	%rs2349, [%SP+42];
	cvt.u32.u16	%r8254, %rs2349;
	mul.lo.s32 	%r8255, %r8254, 5;
	add.s32 	%r8256, %r8253, %r8255;
	cvt.u64.u16	%rd7691, %rs10;
	shl.b64 	%rd7692, %rd7691, 1;
	add.s64 	%rd7693, %rd7673, %rd7692;
	ld.u16 	%rs2350, [%rd7693];
	cvt.u32.u16	%r8257, %rs2350;
	add.s32 	%r8258, %r8256, %r8257;
	cvt.s64.s32	%rd7694, %r8258;
	shl.b64 	%rd7695, %rd7694, 2;
	add.s64 	%rd7696, %rd9, %rd7695;
	ld.f32 	%f1331, [%rd7696];
	ld.f32 	%f1332, [%SP+652];
	add.u64 	%rd7697, %SP, 976;
	add.u64 	%rd7698, %SP, 992;
	// Callseq Start 230
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7697;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7698;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7670;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1328;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1329;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1330;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1331;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1332;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 230
tmp1212:

BB43_438:
	.loc	1 416 1
	cvt.u32.u16	%r8259, %rs10;
	ld.u16 	%rs2351, [%SP+16];
	cvt.u32.u16	%r8260, %rs2351;
	mul.lo.s32 	%r8261, %r8260, 3;
	add.s32 	%r8262, %r8259, %r8261;
	cvt.s64.s32	%rd7699, %r8262;
	shl.b64 	%rd7700, %rd7699, 1;
	mov.u64 	%rd7701, cBoolModel;
	cvta.const.u64 	%rd7702, %rd7701;
	add.s64 	%rd7703, %rd7702, %rd7700;
	ld.u16 	%rs2352, [%rd7703];
	setp.ne.s16	%p435, %rs2352, 0;
	not.pred 	%p436, %p435;
	@%p436 bra 	BB43_440;
	bra.uni 	BB43_439;

BB43_439:
	add.u64 	%rd7704, %SP, 620;
	.loc	1 416 1
tmp1213:
	add.s64 	%rd7705, %rd7704, 16;
	cvt.u32.u16	%r8263, %rs1;
	cvt.u32.u16	%r8264, %rs28;
	mul.lo.s32 	%r8265, %r8263, %r8264;
	ld.u16 	%rs2353, [%SP+42];
	cvt.u32.u16	%r8266, %rs2353;
	mul.lo.s32 	%r8267, %r8266, 6;
	add.s32 	%r8268, %r8265, %r8267;
	cvt.u64.u16	%rd7706, %rs10;
	mov.u64 	%rd7707, cSegToComp;
	cvta.const.u64 	%rd7708, %rd7707;
	shl.b64 	%rd7709, %rd7706, 1;
	add.s64 	%rd7710, %rd7708, %rd7709;
	ld.u16 	%rs2354, [%rd7710];
	cvt.u32.u16	%r8269, %rs2354;
	add.s32 	%r8270, %r8268, %r8269;
	cvt.s64.s32	%rd7711, %r8270;
	shl.b64 	%rd7712, %rd7711, 2;
	add.s64 	%rd7713, %rd9, %rd7712;
	ld.f32 	%f1333, [%rd7713];
	cvt.u32.u16	%r8271, %rs1;
	cvt.u32.u16	%r8272, %rs28;
	mul.lo.s32 	%r8273, %r8271, %r8272;
	ld.u16 	%rs2355, [%SP+42];
	cvt.u32.u16	%r8274, %rs2355;
	mul.lo.s32 	%r8275, %r8274, 7;
	add.s32 	%r8276, %r8273, %r8275;
	cvt.u64.u16	%rd7714, %rs10;
	shl.b64 	%rd7715, %rd7714, 1;
	add.s64 	%rd7716, %rd7708, %rd7715;
	ld.u16 	%rs2356, [%rd7716];
	cvt.u32.u16	%r8277, %rs2356;
	add.s32 	%r8278, %r8276, %r8277;
	cvt.s64.s32	%rd7717, %r8278;
	shl.b64 	%rd7718, %rd7717, 2;
	add.s64 	%rd7719, %rd9, %rd7718;
	ld.f32 	%f1334, [%rd7719];
	cvt.u32.u16	%r8279, %rs1;
	cvt.u32.u16	%r8280, %rs28;
	mul.lo.s32 	%r8281, %r8279, %r8280;
	ld.u16 	%rs2357, [%SP+42];
	cvt.u32.u16	%r8282, %rs2357;
	mul.lo.s32 	%r8283, %r8282, 8;
	add.s32 	%r8284, %r8281, %r8283;
	cvt.u64.u16	%rd7720, %rs10;
	shl.b64 	%rd7721, %rd7720, 1;
	add.s64 	%rd7722, %rd7708, %rd7721;
	ld.u16 	%rs2358, [%rd7722];
	cvt.u32.u16	%r8285, %rs2358;
	add.s32 	%r8286, %r8284, %r8285;
	cvt.s64.s32	%rd7723, %r8286;
	shl.b64 	%rd7724, %rd7723, 2;
	add.s64 	%rd7725, %rd9, %rd7724;
	ld.f32 	%f1335, [%rd7725];
	cvt.u32.u16	%r8287, %rs1;
	cvt.u32.u16	%r8288, %rs28;
	mul.lo.s32 	%r8289, %r8287, %r8288;
	ld.u16 	%rs2359, [%SP+42];
	cvt.u32.u16	%r8290, %rs2359;
	mul.lo.s32 	%r8291, %r8290, 9;
	add.s32 	%r8292, %r8289, %r8291;
	cvt.u64.u16	%rd7726, %rs10;
	shl.b64 	%rd7727, %rd7726, 1;
	add.s64 	%rd7728, %rd7708, %rd7727;
	ld.u16 	%rs2360, [%rd7728];
	cvt.u32.u16	%r8293, %rs2360;
	add.s32 	%r8294, %r8292, %r8293;
	cvt.s64.s32	%rd7729, %r8294;
	shl.b64 	%rd7730, %rd7729, 2;
	add.s64 	%rd7731, %rd9, %rd7730;
	ld.f32 	%f1336, [%rd7731];
	cvt.u32.u16	%r8295, %rs1;
	cvt.u32.u16	%r8296, %rs28;
	mul.lo.s32 	%r8297, %r8295, %r8296;
	ld.u16 	%rs2361, [%SP+42];
	cvt.u32.u16	%r8298, %rs2361;
	mul.lo.s32 	%r8299, %r8298, 10;
	add.s32 	%r8300, %r8297, %r8299;
	cvt.u64.u16	%rd7732, %rs10;
	shl.b64 	%rd7733, %rd7732, 1;
	add.s64 	%rd7734, %rd7708, %rd7733;
	ld.u16 	%rs2362, [%rd7734];
	cvt.u32.u16	%r8301, %rs2362;
	add.s32 	%r8302, %r8300, %r8301;
	cvt.s64.s32	%rd7735, %r8302;
	shl.b64 	%rd7736, %rd7735, 2;
	add.s64 	%rd7737, %rd9, %rd7736;
	ld.f32 	%f1337, [%rd7737];
	add.u64 	%rd7738, %SP, 976;
	add.u64 	%rd7739, %SP, 992;
	// Callseq Start 231
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7738;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7739;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7705;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1333;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1334;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1335;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1336;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1337;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 231
tmp1214:

BB43_440:
	.loc	1 416 1
	cvt.u32.u16	%r8303, %rs10;
	ld.u16 	%rs2363, [%SP+16];
	cvt.u32.u16	%r8304, %rs2363;
	mul.lo.s32 	%r8305, %r8304, 4;
	add.s32 	%r8306, %r8303, %r8305;
	cvt.s64.s32	%rd7740, %r8306;
	shl.b64 	%rd7741, %rd7740, 1;
	mov.u64 	%rd7742, cBoolModel;
	cvta.const.u64 	%rd7743, %rd7742;
	add.s64 	%rd7744, %rd7743, %rd7741;
	ld.u16 	%rs2364, [%rd7744];
	setp.ne.s16	%p437, %rs2364, 0;
	not.pred 	%p438, %p437;
	@%p438 bra 	BB43_442;
	bra.uni 	BB43_441;

BB43_441:
	add.u64 	%rd7745, %SP, 620;
	.loc	1 416 1
tmp1215:
	add.s64 	%rd7746, %rd7745, 20;
	cvt.u32.u16	%r8307, %rs1;
	cvt.u32.u16	%r8308, %rs28;
	mul.lo.s32 	%r8309, %r8307, %r8308;
	ld.u16 	%rs2365, [%SP+42];
	cvt.u32.u16	%r8310, %rs2365;
	mul.lo.s32 	%r8311, %r8310, 11;
	add.s32 	%r8312, %r8309, %r8311;
	cvt.u64.u16	%rd7747, %rs10;
	mov.u64 	%rd7748, cSegToComp;
	cvta.const.u64 	%rd7749, %rd7748;
	shl.b64 	%rd7750, %rd7747, 1;
	add.s64 	%rd7751, %rd7749, %rd7750;
	ld.u16 	%rs2366, [%rd7751];
	cvt.u32.u16	%r8313, %rs2366;
	add.s32 	%r8314, %r8312, %r8313;
	cvt.s64.s32	%rd7752, %r8314;
	shl.b64 	%rd7753, %rd7752, 2;
	add.s64 	%rd7754, %rd9, %rd7753;
	ld.f32 	%f1338, [%rd7754];
	cvt.u32.u16	%r8315, %rs1;
	cvt.u32.u16	%r8316, %rs28;
	mul.lo.s32 	%r8317, %r8315, %r8316;
	ld.u16 	%rs2367, [%SP+42];
	cvt.u32.u16	%r8318, %rs2367;
	mul.lo.s32 	%r8319, %r8318, 12;
	add.s32 	%r8320, %r8317, %r8319;
	cvt.u64.u16	%rd7755, %rs10;
	shl.b64 	%rd7756, %rd7755, 1;
	add.s64 	%rd7757, %rd7749, %rd7756;
	ld.u16 	%rs2368, [%rd7757];
	cvt.u32.u16	%r8321, %rs2368;
	add.s32 	%r8322, %r8320, %r8321;
	cvt.s64.s32	%rd7758, %r8322;
	shl.b64 	%rd7759, %rd7758, 2;
	add.s64 	%rd7760, %rd9, %rd7759;
	ld.f32 	%f1339, [%rd7760];
	cvt.u32.u16	%r8323, %rs1;
	cvt.u32.u16	%r8324, %rs28;
	mul.lo.s32 	%r8325, %r8323, %r8324;
	ld.u16 	%rs2369, [%SP+42];
	cvt.u32.u16	%r8326, %rs2369;
	mul.lo.s32 	%r8327, %r8326, 13;
	add.s32 	%r8328, %r8325, %r8327;
	cvt.u64.u16	%rd7761, %rs10;
	shl.b64 	%rd7762, %rd7761, 1;
	add.s64 	%rd7763, %rd7749, %rd7762;
	ld.u16 	%rs2370, [%rd7763];
	cvt.u32.u16	%r8329, %rs2370;
	add.s32 	%r8330, %r8328, %r8329;
	cvt.s64.s32	%rd7764, %r8330;
	shl.b64 	%rd7765, %rd7764, 2;
	add.s64 	%rd7766, %rd9, %rd7765;
	ld.f32 	%f1340, [%rd7766];
	cvt.u32.u16	%r8331, %rs1;
	cvt.u32.u16	%r8332, %rs28;
	mul.lo.s32 	%r8333, %r8331, %r8332;
	ld.u16 	%rs2371, [%SP+42];
	cvt.u32.u16	%r8334, %rs2371;
	mul.lo.s32 	%r8335, %r8334, 14;
	add.s32 	%r8336, %r8333, %r8335;
	cvt.u64.u16	%rd7767, %rs10;
	shl.b64 	%rd7768, %rd7767, 1;
	add.s64 	%rd7769, %rd7749, %rd7768;
	ld.u16 	%rs2372, [%rd7769];
	cvt.u32.u16	%r8337, %rs2372;
	add.s32 	%r8338, %r8336, %r8337;
	cvt.s64.s32	%rd7770, %r8338;
	shl.b64 	%rd7771, %rd7770, 2;
	add.s64 	%rd7772, %rd9, %rd7771;
	ld.f32 	%f1341, [%rd7772];
	cvt.u32.u16	%r8339, %rs1;
	cvt.u32.u16	%r8340, %rs28;
	mul.lo.s32 	%r8341, %r8339, %r8340;
	ld.u16 	%rs2373, [%SP+42];
	cvt.u32.u16	%r8342, %rs2373;
	mul.lo.s32 	%r8343, %r8342, 15;
	add.s32 	%r8344, %r8341, %r8343;
	cvt.u64.u16	%rd7773, %rs10;
	shl.b64 	%rd7774, %rd7773, 1;
	add.s64 	%rd7775, %rd7749, %rd7774;
	ld.u16 	%rs2374, [%rd7775];
	cvt.u32.u16	%r8345, %rs2374;
	add.s32 	%r8346, %r8344, %r8345;
	cvt.s64.s32	%rd7776, %r8346;
	shl.b64 	%rd7777, %rd7776, 2;
	add.s64 	%rd7778, %rd9, %rd7777;
	ld.f32 	%f1342, [%rd7778];
	add.u64 	%rd7779, %SP, 976;
	add.u64 	%rd7780, %SP, 992;
	// Callseq Start 232
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7779;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7780;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7746;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1338;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1339;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1340;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1341;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1342;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 232
tmp1216:

BB43_442:
	.loc	1 416 1
	cvt.u32.u16	%r8347, %rs10;
	ld.u16 	%rs2375, [%SP+16];
	cvt.u32.u16	%r8348, %rs2375;
	mul.lo.s32 	%r8349, %r8348, 5;
	add.s32 	%r8350, %r8347, %r8349;
	cvt.s64.s32	%rd7781, %r8350;
	shl.b64 	%rd7782, %rd7781, 1;
	mov.u64 	%rd7783, cBoolModel;
	cvta.const.u64 	%rd7784, %rd7783;
	add.s64 	%rd7785, %rd7784, %rd7782;
	ld.u16 	%rs2376, [%rd7785];
	setp.ne.s16	%p439, %rs2376, 0;
	not.pred 	%p440, %p439;
	@%p440 bra 	BB43_444;
	bra.uni 	BB43_443;

BB43_443:
	add.u64 	%rd7786, %SP, 620;
	.loc	1 416 1
tmp1217:
	add.s64 	%rd7787, %rd7786, 24;
	add.s64 	%rd7788, %rd7786, 28;
	cvt.u32.u16	%r8351, %rs1;
	cvt.u32.u16	%r8352, %rs28;
	mul.lo.s32 	%r8353, %r8351, %r8352;
	ld.u16 	%rs2377, [%SP+42];
	cvt.u32.u16	%r8354, %rs2377;
	mul.lo.s32 	%r8355, %r8354, 16;
	add.s32 	%r8356, %r8353, %r8355;
	cvt.u64.u16	%rd7789, %rs10;
	mov.u64 	%rd7790, cSegToComp;
	cvta.const.u64 	%rd7791, %rd7790;
	shl.b64 	%rd7792, %rd7789, 1;
	add.s64 	%rd7793, %rd7791, %rd7792;
	ld.u16 	%rs2378, [%rd7793];
	cvt.u32.u16	%r8357, %rs2378;
	add.s32 	%r8358, %r8356, %r8357;
	cvt.s64.s32	%rd7794, %r8358;
	shl.b64 	%rd7795, %rd7794, 2;
	add.s64 	%rd7796, %rd9, %rd7795;
	ld.f32 	%f1343, [%rd7796];
	cvt.u32.u16	%r8359, %rs1;
	cvt.u32.u16	%r8360, %rs28;
	mul.lo.s32 	%r8361, %r8359, %r8360;
	ld.u16 	%rs2379, [%SP+42];
	cvt.u32.u16	%r8362, %rs2379;
	mul.lo.s32 	%r8363, %r8362, 17;
	add.s32 	%r8364, %r8361, %r8363;
	cvt.u64.u16	%rd7797, %rs10;
	shl.b64 	%rd7798, %rd7797, 1;
	add.s64 	%rd7799, %rd7791, %rd7798;
	ld.u16 	%rs2380, [%rd7799];
	cvt.u32.u16	%r8365, %rs2380;
	add.s32 	%r8366, %r8364, %r8365;
	cvt.s64.s32	%rd7800, %r8366;
	shl.b64 	%rd7801, %rd7800, 2;
	add.s64 	%rd7802, %rd9, %rd7801;
	ld.f32 	%f1344, [%rd7802];
	cvt.u32.u16	%r8367, %rs1;
	cvt.u32.u16	%r8368, %rs28;
	mul.lo.s32 	%r8369, %r8367, %r8368;
	ld.u16 	%rs2381, [%SP+42];
	cvt.u32.u16	%r8370, %rs2381;
	mul.lo.s32 	%r8371, %r8370, 18;
	add.s32 	%r8372, %r8369, %r8371;
	cvt.u64.u16	%rd7803, %rs10;
	shl.b64 	%rd7804, %rd7803, 1;
	add.s64 	%rd7805, %rd7791, %rd7804;
	ld.u16 	%rs2382, [%rd7805];
	cvt.u32.u16	%r8373, %rs2382;
	add.s32 	%r8374, %r8372, %r8373;
	cvt.s64.s32	%rd7806, %r8374;
	shl.b64 	%rd7807, %rd7806, 2;
	add.s64 	%rd7808, %rd9, %rd7807;
	ld.f32 	%f1345, [%rd7808];
	cvt.u32.u16	%r8375, %rs1;
	cvt.u32.u16	%r8376, %rs28;
	mul.lo.s32 	%r8377, %r8375, %r8376;
	ld.u16 	%rs2383, [%SP+42];
	cvt.u32.u16	%r8378, %rs2383;
	mul.lo.s32 	%r8379, %r8378, 19;
	add.s32 	%r8380, %r8377, %r8379;
	cvt.u64.u16	%rd7809, %rs10;
	shl.b64 	%rd7810, %rd7809, 1;
	add.s64 	%rd7811, %rd7791, %rd7810;
	ld.u16 	%rs2384, [%rd7811];
	cvt.u32.u16	%r8381, %rs2384;
	add.s32 	%r8382, %r8380, %r8381;
	cvt.s64.s32	%rd7812, %r8382;
	shl.b64 	%rd7813, %rd7812, 2;
	add.s64 	%rd7814, %rd9, %rd7813;
	ld.f32 	%f1346, [%rd7814];
	cvt.u32.u16	%r8383, %rs1;
	cvt.u32.u16	%r8384, %rs28;
	mul.lo.s32 	%r8385, %r8383, %r8384;
	ld.u16 	%rs2385, [%SP+42];
	cvt.u32.u16	%r8386, %rs2385;
	mul.lo.s32 	%r8387, %r8386, 20;
	add.s32 	%r8388, %r8385, %r8387;
	cvt.u64.u16	%rd7815, %rs10;
	shl.b64 	%rd7816, %rd7815, 1;
	add.s64 	%rd7817, %rd7791, %rd7816;
	ld.u16 	%rs2386, [%rd7817];
	cvt.u32.u16	%r8389, %rs2386;
	add.s32 	%r8390, %r8388, %r8389;
	cvt.s64.s32	%rd7818, %r8390;
	shl.b64 	%rd7819, %rd7818, 2;
	add.s64 	%rd7820, %rd9, %rd7819;
	ld.f32 	%f1347, [%rd7820];
	cvt.u32.u16	%r8391, %rs1;
	cvt.u32.u16	%r8392, %rs28;
	mul.lo.s32 	%r8393, %r8391, %r8392;
	ld.u16 	%rs2387, [%SP+42];
	cvt.u32.u16	%r8394, %rs2387;
	mul.lo.s32 	%r8395, %r8394, 21;
	add.s32 	%r8396, %r8393, %r8395;
	cvt.u64.u16	%rd7821, %rs10;
	shl.b64 	%rd7822, %rd7821, 1;
	add.s64 	%rd7823, %rd7791, %rd7822;
	ld.u16 	%rs2388, [%rd7823];
	cvt.u32.u16	%r8397, %rs2388;
	add.s32 	%r8398, %r8396, %r8397;
	cvt.s64.s32	%rd7824, %r8398;
	shl.b64 	%rd7825, %rd7824, 2;
	add.s64 	%rd7826, %rd9, %rd7825;
	ld.f32 	%f1348, [%rd7826];
	cvt.u32.u16	%r8399, %rs1;
	cvt.u32.u16	%r8400, %rs28;
	mul.lo.s32 	%r8401, %r8399, %r8400;
	ld.u16 	%rs2389, [%SP+42];
	cvt.u32.u16	%r8402, %rs2389;
	mul.lo.s32 	%r8403, %r8402, 22;
	add.s32 	%r8404, %r8401, %r8403;
	cvt.u64.u16	%rd7827, %rs10;
	shl.b64 	%rd7828, %rd7827, 1;
	add.s64 	%rd7829, %rd7791, %rd7828;
	ld.u16 	%rs2390, [%rd7829];
	cvt.u32.u16	%r8405, %rs2390;
	add.s32 	%r8406, %r8404, %r8405;
	cvt.s64.s32	%rd7830, %r8406;
	shl.b64 	%rd7831, %rd7830, 2;
	add.s64 	%rd7832, %rd9, %rd7831;
	ld.f32 	%f1349, [%rd7832];
	cvt.u32.u16	%r8407, %rs1;
	cvt.u32.u16	%r8408, %rs28;
	mul.lo.s32 	%r8409, %r8407, %r8408;
	ld.u16 	%rs2391, [%SP+42];
	cvt.u32.u16	%r8410, %rs2391;
	mul.lo.s32 	%r8411, %r8410, 23;
	add.s32 	%r8412, %r8409, %r8411;
	cvt.u64.u16	%rd7833, %rs10;
	shl.b64 	%rd7834, %rd7833, 1;
	add.s64 	%rd7835, %rd7791, %rd7834;
	ld.u16 	%rs2392, [%rd7835];
	cvt.u32.u16	%r8413, %rs2392;
	add.s32 	%r8414, %r8412, %r8413;
	cvt.s64.s32	%rd7836, %r8414;
	shl.b64 	%rd7837, %rd7836, 2;
	add.s64 	%rd7838, %rd9, %rd7837;
	ld.f32 	%f1350, [%rd7838];
	cvt.u32.u16	%r8415, %rs1;
	cvt.u32.u16	%r8416, %rs28;
	mul.lo.s32 	%r8417, %r8415, %r8416;
	ld.u16 	%rs2393, [%SP+42];
	cvt.u32.u16	%r8418, %rs2393;
	mul.lo.s32 	%r8419, %r8418, 24;
	add.s32 	%r8420, %r8417, %r8419;
	cvt.u64.u16	%rd7839, %rs10;
	shl.b64 	%rd7840, %rd7839, 1;
	add.s64 	%rd7841, %rd7791, %rd7840;
	ld.u16 	%rs2394, [%rd7841];
	cvt.u32.u16	%r8421, %rs2394;
	add.s32 	%r8422, %r8420, %r8421;
	cvt.s64.s32	%rd7842, %r8422;
	shl.b64 	%rd7843, %rd7842, 2;
	add.s64 	%rd7844, %rd9, %rd7843;
	ld.f32 	%f1351, [%rd7844];
	cvt.u32.u16	%r8423, %rs1;
	cvt.u32.u16	%r8424, %rs28;
	mul.lo.s32 	%r8425, %r8423, %r8424;
	ld.u16 	%rs2395, [%SP+42];
	cvt.u32.u16	%r8426, %rs2395;
	mul.lo.s32 	%r8427, %r8426, 25;
	add.s32 	%r8428, %r8425, %r8427;
	cvt.u64.u16	%rd7845, %rs10;
	shl.b64 	%rd7846, %rd7845, 1;
	add.s64 	%rd7847, %rd7791, %rd7846;
	ld.u16 	%rs2396, [%rd7847];
	cvt.u32.u16	%r8429, %rs2396;
	add.s32 	%r8430, %r8428, %r8429;
	cvt.s64.s32	%rd7848, %r8430;
	shl.b64 	%rd7849, %rd7848, 2;
	add.s64 	%rd7850, %rd9, %rd7849;
	ld.f32 	%f1352, [%rd7850];
	cvt.u32.u16	%r8431, %rs1;
	cvt.u32.u16	%r8432, %rs28;
	mul.lo.s32 	%r8433, %r8431, %r8432;
	ld.u16 	%rs2397, [%SP+42];
	cvt.u32.u16	%r8434, %rs2397;
	mul.lo.s32 	%r8435, %r8434, 26;
	add.s32 	%r8436, %r8433, %r8435;
	cvt.u64.u16	%rd7851, %rs10;
	shl.b64 	%rd7852, %rd7851, 1;
	add.s64 	%rd7853, %rd7791, %rd7852;
	ld.u16 	%rs2398, [%rd7853];
	cvt.u32.u16	%r8437, %rs2398;
	add.s32 	%r8438, %r8436, %r8437;
	cvt.s64.s32	%rd7854, %r8438;
	shl.b64 	%rd7855, %rd7854, 2;
	add.s64 	%rd7856, %rd9, %rd7855;
	ld.f32 	%f1353, [%rd7856];
	cvt.u32.u16	%r8439, %rs1;
	cvt.u32.u16	%r8440, %rs28;
	mul.lo.s32 	%r8441, %r8439, %r8440;
	ld.u16 	%rs2399, [%SP+42];
	cvt.u32.u16	%r8442, %rs2399;
	mul.lo.s32 	%r8443, %r8442, 27;
	add.s32 	%r8444, %r8441, %r8443;
	cvt.u64.u16	%rd7857, %rs10;
	shl.b64 	%rd7858, %rd7857, 1;
	add.s64 	%rd7859, %rd7791, %rd7858;
	ld.u16 	%rs2400, [%rd7859];
	cvt.u32.u16	%r8445, %rs2400;
	add.s32 	%r8446, %r8444, %r8445;
	cvt.s64.s32	%rd7860, %r8446;
	shl.b64 	%rd7861, %rd7860, 2;
	add.s64 	%rd7862, %rd9, %rd7861;
	ld.f32 	%f1354, [%rd7862];
	add.u64 	%rd7863, %SP, 976;
	add.u64 	%rd7864, %SP, 992;
	// Callseq Start 233
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7863;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7864;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1934;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7787;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7788;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1343;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1344;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1345;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1346;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1347;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1348;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1349;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1350;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1351;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1352;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1353;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1354;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 233
tmp1218:

BB43_444:
	.loc	1 416 1
	cvt.u32.u16	%r8447, %rs11;
	ld.u16 	%rs2401, [%SP+16];
	cvt.u32.u16	%r8448, %rs2401;
	mul.lo.s32 	%r8449, %r8448, 0;
	add.s32 	%r8450, %r8447, %r8449;
	cvt.s64.s32	%rd7865, %r8450;
	shl.b64 	%rd7866, %rd7865, 1;
	mov.u64 	%rd7867, cBoolModel;
	cvta.const.u64 	%rd7868, %rd7867;
	add.s64 	%rd7869, %rd7868, %rd7866;
	ld.u16 	%rs2402, [%rd7869];
	setp.ne.s16	%p441, %rs2402, 0;
	not.pred 	%p442, %p441;
	@%p442 bra 	BB43_446;
	bra.uni 	BB43_445;

BB43_445:
	add.u64 	%rd7870, %SP, 660;
	.loc	1 416 1
tmp1219:
	add.s64 	%rd7871, %rd7870, 4;
	cvt.u32.u16	%r8451, %rs1;
	cvt.u32.u16	%r8452, %rs28;
	mul.lo.s32 	%r8453, %r8451, %r8452;
	ld.u16 	%rs2403, [%SP+42];
	cvt.u32.u16	%r8454, %rs2403;
	mul.lo.s32 	%r8455, %r8454, 0;
	add.s32 	%r8456, %r8453, %r8455;
	cvt.u64.u16	%rd7872, %rs11;
	mov.u64 	%rd7873, cSegToComp;
	cvta.const.u64 	%rd7874, %rd7873;
	shl.b64 	%rd7875, %rd7872, 1;
	add.s64 	%rd7876, %rd7874, %rd7875;
	ld.u16 	%rs2404, [%rd7876];
	cvt.u32.u16	%r8457, %rs2404;
	add.s32 	%r8458, %r8456, %r8457;
	cvt.s64.s32	%rd7877, %r8458;
	shl.b64 	%rd7878, %rd7877, 2;
	add.s64 	%rd7879, %rd9, %rd7878;
	ld.f32 	%f1355, [%rd7879];
	cvt.u32.u16	%r8459, %rs1;
	cvt.u32.u16	%r8460, %rs28;
	mul.lo.s32 	%r8461, %r8459, %r8460;
	ld.u16 	%rs2405, [%SP+42];
	cvt.u32.u16	%r8462, %rs2405;
	mul.lo.s32 	%r8463, %r8462, 1;
	add.s32 	%r8464, %r8461, %r8463;
	cvt.u64.u16	%rd7880, %rs11;
	shl.b64 	%rd7881, %rd7880, 1;
	add.s64 	%rd7882, %rd7874, %rd7881;
	ld.u16 	%rs2406, [%rd7882];
	cvt.u32.u16	%r8465, %rs2406;
	add.s32 	%r8466, %r8464, %r8465;
	cvt.s64.s32	%rd7883, %r8466;
	shl.b64 	%rd7884, %rd7883, 2;
	add.s64 	%rd7885, %rd9, %rd7884;
	ld.f32 	%f1356, [%rd7885];
	ld.f32 	%f1357, [%SP+692];
	add.s64 	%rd7886, %rd7870, 36;
	add.u64 	%rd7887, %SP, 1000;
	add.u64 	%rd7888, %SP, 1016;
	// Callseq Start 234
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7887;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7888;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7870;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd7871;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1355;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1356;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1357;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd7886;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 234
tmp1220:

BB43_446:
	.loc	1 416 1
	cvt.u32.u16	%r8467, %rs11;
	ld.u16 	%rs2407, [%SP+16];
	cvt.u32.u16	%r8468, %rs2407;
	mul.lo.s32 	%r8469, %r8468, 1;
	add.s32 	%r8470, %r8467, %r8469;
	cvt.s64.s32	%rd7889, %r8470;
	shl.b64 	%rd7890, %rd7889, 1;
	mov.u64 	%rd7891, cBoolModel;
	cvta.const.u64 	%rd7892, %rd7891;
	add.s64 	%rd7893, %rd7892, %rd7890;
	ld.u16 	%rs2408, [%rd7893];
	setp.ne.s16	%p443, %rs2408, 0;
	not.pred 	%p444, %p443;
	@%p444 bra 	BB43_448;
	bra.uni 	BB43_447;

BB43_447:
	add.u64 	%rd7894, %SP, 660;
	.loc	1 416 1
tmp1221:
	add.s64 	%rd7895, %rd7894, 8;
	ld.f32 	%f1358, [%SP+696];
	add.s64 	%rd7896, %rd7894, 32;
	add.u64 	%rd7897, %SP, 1000;
	add.u64 	%rd7898, %SP, 1016;
	// Callseq Start 235
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7897;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7898;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7895;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1358;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd7896;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 235
tmp1222:

BB43_448:
	.loc	1 416 1
	cvt.u32.u16	%r8471, %rs11;
	ld.u16 	%rs2409, [%SP+16];
	cvt.u32.u16	%r8472, %rs2409;
	mul.lo.s32 	%r8473, %r8472, 2;
	add.s32 	%r8474, %r8471, %r8473;
	cvt.s64.s32	%rd7899, %r8474;
	shl.b64 	%rd7900, %rd7899, 1;
	mov.u64 	%rd7901, cBoolModel;
	cvta.const.u64 	%rd7902, %rd7901;
	add.s64 	%rd7903, %rd7902, %rd7900;
	ld.u16 	%rs2410, [%rd7903];
	setp.ne.s16	%p445, %rs2410, 0;
	not.pred 	%p446, %p445;
	@%p446 bra 	BB43_450;
	bra.uni 	BB43_449;

BB43_449:
	add.u64 	%rd7904, %SP, 660;
	.loc	1 416 1
tmp1223:
	add.s64 	%rd7905, %rd7904, 12;
	cvt.u32.u16	%r8475, %rs1;
	cvt.u32.u16	%r8476, %rs28;
	mul.lo.s32 	%r8477, %r8475, %r8476;
	ld.u16 	%rs2411, [%SP+42];
	cvt.u32.u16	%r8478, %rs2411;
	mul.lo.s32 	%r8479, %r8478, 2;
	add.s32 	%r8480, %r8477, %r8479;
	cvt.u64.u16	%rd7906, %rs11;
	mov.u64 	%rd7907, cSegToComp;
	cvta.const.u64 	%rd7908, %rd7907;
	shl.b64 	%rd7909, %rd7906, 1;
	add.s64 	%rd7910, %rd7908, %rd7909;
	ld.u16 	%rs2412, [%rd7910];
	cvt.u32.u16	%r8481, %rs2412;
	add.s32 	%r8482, %r8480, %r8481;
	cvt.s64.s32	%rd7911, %r8482;
	shl.b64 	%rd7912, %rd7911, 2;
	add.s64 	%rd7913, %rd9, %rd7912;
	ld.f32 	%f1359, [%rd7913];
	cvt.u32.u16	%r8483, %rs1;
	cvt.u32.u16	%r8484, %rs28;
	mul.lo.s32 	%r8485, %r8483, %r8484;
	ld.u16 	%rs2413, [%SP+42];
	cvt.u32.u16	%r8486, %rs2413;
	mul.lo.s32 	%r8487, %r8486, 3;
	add.s32 	%r8488, %r8485, %r8487;
	cvt.u64.u16	%rd7914, %rs11;
	shl.b64 	%rd7915, %rd7914, 1;
	add.s64 	%rd7916, %rd7908, %rd7915;
	ld.u16 	%rs2414, [%rd7916];
	cvt.u32.u16	%r8489, %rs2414;
	add.s32 	%r8490, %r8488, %r8489;
	cvt.s64.s32	%rd7917, %r8490;
	shl.b64 	%rd7918, %rd7917, 2;
	add.s64 	%rd7919, %rd9, %rd7918;
	ld.f32 	%f1360, [%rd7919];
	cvt.u32.u16	%r8491, %rs1;
	cvt.u32.u16	%r8492, %rs28;
	mul.lo.s32 	%r8493, %r8491, %r8492;
	ld.u16 	%rs2415, [%SP+42];
	cvt.u32.u16	%r8494, %rs2415;
	mul.lo.s32 	%r8495, %r8494, 4;
	add.s32 	%r8496, %r8493, %r8495;
	cvt.u64.u16	%rd7920, %rs11;
	shl.b64 	%rd7921, %rd7920, 1;
	add.s64 	%rd7922, %rd7908, %rd7921;
	ld.u16 	%rs2416, [%rd7922];
	cvt.u32.u16	%r8497, %rs2416;
	add.s32 	%r8498, %r8496, %r8497;
	cvt.s64.s32	%rd7923, %r8498;
	shl.b64 	%rd7924, %rd7923, 2;
	add.s64 	%rd7925, %rd9, %rd7924;
	ld.f32 	%f1361, [%rd7925];
	cvt.u32.u16	%r8499, %rs1;
	cvt.u32.u16	%r8500, %rs28;
	mul.lo.s32 	%r8501, %r8499, %r8500;
	ld.u16 	%rs2417, [%SP+42];
	cvt.u32.u16	%r8502, %rs2417;
	mul.lo.s32 	%r8503, %r8502, 5;
	add.s32 	%r8504, %r8501, %r8503;
	cvt.u64.u16	%rd7926, %rs11;
	shl.b64 	%rd7927, %rd7926, 1;
	add.s64 	%rd7928, %rd7908, %rd7927;
	ld.u16 	%rs2418, [%rd7928];
	cvt.u32.u16	%r8505, %rs2418;
	add.s32 	%r8506, %r8504, %r8505;
	cvt.s64.s32	%rd7929, %r8506;
	shl.b64 	%rd7930, %rd7929, 2;
	add.s64 	%rd7931, %rd9, %rd7930;
	ld.f32 	%f1362, [%rd7931];
	ld.f32 	%f1363, [%SP+692];
	add.u64 	%rd7932, %SP, 1000;
	add.u64 	%rd7933, %SP, 1016;
	// Callseq Start 236
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7932;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7933;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7905;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1359;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1360;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1361;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1362;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1363;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 236
tmp1224:

BB43_450:
	.loc	1 416 1
	cvt.u32.u16	%r8507, %rs11;
	ld.u16 	%rs2419, [%SP+16];
	cvt.u32.u16	%r8508, %rs2419;
	mul.lo.s32 	%r8509, %r8508, 3;
	add.s32 	%r8510, %r8507, %r8509;
	cvt.s64.s32	%rd7934, %r8510;
	shl.b64 	%rd7935, %rd7934, 1;
	mov.u64 	%rd7936, cBoolModel;
	cvta.const.u64 	%rd7937, %rd7936;
	add.s64 	%rd7938, %rd7937, %rd7935;
	ld.u16 	%rs2420, [%rd7938];
	setp.ne.s16	%p447, %rs2420, 0;
	not.pred 	%p448, %p447;
	@%p448 bra 	BB43_452;
	bra.uni 	BB43_451;

BB43_451:
	add.u64 	%rd7939, %SP, 660;
	.loc	1 416 1
tmp1225:
	add.s64 	%rd7940, %rd7939, 16;
	cvt.u32.u16	%r8511, %rs1;
	cvt.u32.u16	%r8512, %rs28;
	mul.lo.s32 	%r8513, %r8511, %r8512;
	ld.u16 	%rs2421, [%SP+42];
	cvt.u32.u16	%r8514, %rs2421;
	mul.lo.s32 	%r8515, %r8514, 6;
	add.s32 	%r8516, %r8513, %r8515;
	cvt.u64.u16	%rd7941, %rs11;
	mov.u64 	%rd7942, cSegToComp;
	cvta.const.u64 	%rd7943, %rd7942;
	shl.b64 	%rd7944, %rd7941, 1;
	add.s64 	%rd7945, %rd7943, %rd7944;
	ld.u16 	%rs2422, [%rd7945];
	cvt.u32.u16	%r8517, %rs2422;
	add.s32 	%r8518, %r8516, %r8517;
	cvt.s64.s32	%rd7946, %r8518;
	shl.b64 	%rd7947, %rd7946, 2;
	add.s64 	%rd7948, %rd9, %rd7947;
	ld.f32 	%f1364, [%rd7948];
	cvt.u32.u16	%r8519, %rs1;
	cvt.u32.u16	%r8520, %rs28;
	mul.lo.s32 	%r8521, %r8519, %r8520;
	ld.u16 	%rs2423, [%SP+42];
	cvt.u32.u16	%r8522, %rs2423;
	mul.lo.s32 	%r8523, %r8522, 7;
	add.s32 	%r8524, %r8521, %r8523;
	cvt.u64.u16	%rd7949, %rs11;
	shl.b64 	%rd7950, %rd7949, 1;
	add.s64 	%rd7951, %rd7943, %rd7950;
	ld.u16 	%rs2424, [%rd7951];
	cvt.u32.u16	%r8525, %rs2424;
	add.s32 	%r8526, %r8524, %r8525;
	cvt.s64.s32	%rd7952, %r8526;
	shl.b64 	%rd7953, %rd7952, 2;
	add.s64 	%rd7954, %rd9, %rd7953;
	ld.f32 	%f1365, [%rd7954];
	cvt.u32.u16	%r8527, %rs1;
	cvt.u32.u16	%r8528, %rs28;
	mul.lo.s32 	%r8529, %r8527, %r8528;
	ld.u16 	%rs2425, [%SP+42];
	cvt.u32.u16	%r8530, %rs2425;
	mul.lo.s32 	%r8531, %r8530, 8;
	add.s32 	%r8532, %r8529, %r8531;
	cvt.u64.u16	%rd7955, %rs11;
	shl.b64 	%rd7956, %rd7955, 1;
	add.s64 	%rd7957, %rd7943, %rd7956;
	ld.u16 	%rs2426, [%rd7957];
	cvt.u32.u16	%r8533, %rs2426;
	add.s32 	%r8534, %r8532, %r8533;
	cvt.s64.s32	%rd7958, %r8534;
	shl.b64 	%rd7959, %rd7958, 2;
	add.s64 	%rd7960, %rd9, %rd7959;
	ld.f32 	%f1366, [%rd7960];
	cvt.u32.u16	%r8535, %rs1;
	cvt.u32.u16	%r8536, %rs28;
	mul.lo.s32 	%r8537, %r8535, %r8536;
	ld.u16 	%rs2427, [%SP+42];
	cvt.u32.u16	%r8538, %rs2427;
	mul.lo.s32 	%r8539, %r8538, 9;
	add.s32 	%r8540, %r8537, %r8539;
	cvt.u64.u16	%rd7961, %rs11;
	shl.b64 	%rd7962, %rd7961, 1;
	add.s64 	%rd7963, %rd7943, %rd7962;
	ld.u16 	%rs2428, [%rd7963];
	cvt.u32.u16	%r8541, %rs2428;
	add.s32 	%r8542, %r8540, %r8541;
	cvt.s64.s32	%rd7964, %r8542;
	shl.b64 	%rd7965, %rd7964, 2;
	add.s64 	%rd7966, %rd9, %rd7965;
	ld.f32 	%f1367, [%rd7966];
	cvt.u32.u16	%r8543, %rs1;
	cvt.u32.u16	%r8544, %rs28;
	mul.lo.s32 	%r8545, %r8543, %r8544;
	ld.u16 	%rs2429, [%SP+42];
	cvt.u32.u16	%r8546, %rs2429;
	mul.lo.s32 	%r8547, %r8546, 10;
	add.s32 	%r8548, %r8545, %r8547;
	cvt.u64.u16	%rd7967, %rs11;
	shl.b64 	%rd7968, %rd7967, 1;
	add.s64 	%rd7969, %rd7943, %rd7968;
	ld.u16 	%rs2430, [%rd7969];
	cvt.u32.u16	%r8549, %rs2430;
	add.s32 	%r8550, %r8548, %r8549;
	cvt.s64.s32	%rd7970, %r8550;
	shl.b64 	%rd7971, %rd7970, 2;
	add.s64 	%rd7972, %rd9, %rd7971;
	ld.f32 	%f1368, [%rd7972];
	add.u64 	%rd7973, %SP, 1000;
	add.u64 	%rd7974, %SP, 1016;
	// Callseq Start 237
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd7973;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7974;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7940;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1364;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1365;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1366;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1367;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1368;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 237
tmp1226:

BB43_452:
	.loc	1 416 1
	cvt.u32.u16	%r8551, %rs11;
	ld.u16 	%rs2431, [%SP+16];
	cvt.u32.u16	%r8552, %rs2431;
	mul.lo.s32 	%r8553, %r8552, 4;
	add.s32 	%r8554, %r8551, %r8553;
	cvt.s64.s32	%rd7975, %r8554;
	shl.b64 	%rd7976, %rd7975, 1;
	mov.u64 	%rd7977, cBoolModel;
	cvta.const.u64 	%rd7978, %rd7977;
	add.s64 	%rd7979, %rd7978, %rd7976;
	ld.u16 	%rs2432, [%rd7979];
	setp.ne.s16	%p449, %rs2432, 0;
	not.pred 	%p450, %p449;
	@%p450 bra 	BB43_454;
	bra.uni 	BB43_453;

BB43_453:
	add.u64 	%rd7980, %SP, 660;
	.loc	1 416 1
tmp1227:
	add.s64 	%rd7981, %rd7980, 20;
	cvt.u32.u16	%r8555, %rs1;
	cvt.u32.u16	%r8556, %rs28;
	mul.lo.s32 	%r8557, %r8555, %r8556;
	ld.u16 	%rs2433, [%SP+42];
	cvt.u32.u16	%r8558, %rs2433;
	mul.lo.s32 	%r8559, %r8558, 11;
	add.s32 	%r8560, %r8557, %r8559;
	cvt.u64.u16	%rd7982, %rs11;
	mov.u64 	%rd7983, cSegToComp;
	cvta.const.u64 	%rd7984, %rd7983;
	shl.b64 	%rd7985, %rd7982, 1;
	add.s64 	%rd7986, %rd7984, %rd7985;
	ld.u16 	%rs2434, [%rd7986];
	cvt.u32.u16	%r8561, %rs2434;
	add.s32 	%r8562, %r8560, %r8561;
	cvt.s64.s32	%rd7987, %r8562;
	shl.b64 	%rd7988, %rd7987, 2;
	add.s64 	%rd7989, %rd9, %rd7988;
	ld.f32 	%f1369, [%rd7989];
	cvt.u32.u16	%r8563, %rs1;
	cvt.u32.u16	%r8564, %rs28;
	mul.lo.s32 	%r8565, %r8563, %r8564;
	ld.u16 	%rs2435, [%SP+42];
	cvt.u32.u16	%r8566, %rs2435;
	mul.lo.s32 	%r8567, %r8566, 12;
	add.s32 	%r8568, %r8565, %r8567;
	cvt.u64.u16	%rd7990, %rs11;
	shl.b64 	%rd7991, %rd7990, 1;
	add.s64 	%rd7992, %rd7984, %rd7991;
	ld.u16 	%rs2436, [%rd7992];
	cvt.u32.u16	%r8569, %rs2436;
	add.s32 	%r8570, %r8568, %r8569;
	cvt.s64.s32	%rd7993, %r8570;
	shl.b64 	%rd7994, %rd7993, 2;
	add.s64 	%rd7995, %rd9, %rd7994;
	ld.f32 	%f1370, [%rd7995];
	cvt.u32.u16	%r8571, %rs1;
	cvt.u32.u16	%r8572, %rs28;
	mul.lo.s32 	%r8573, %r8571, %r8572;
	ld.u16 	%rs2437, [%SP+42];
	cvt.u32.u16	%r8574, %rs2437;
	mul.lo.s32 	%r8575, %r8574, 13;
	add.s32 	%r8576, %r8573, %r8575;
	cvt.u64.u16	%rd7996, %rs11;
	shl.b64 	%rd7997, %rd7996, 1;
	add.s64 	%rd7998, %rd7984, %rd7997;
	ld.u16 	%rs2438, [%rd7998];
	cvt.u32.u16	%r8577, %rs2438;
	add.s32 	%r8578, %r8576, %r8577;
	cvt.s64.s32	%rd7999, %r8578;
	shl.b64 	%rd8000, %rd7999, 2;
	add.s64 	%rd8001, %rd9, %rd8000;
	ld.f32 	%f1371, [%rd8001];
	cvt.u32.u16	%r8579, %rs1;
	cvt.u32.u16	%r8580, %rs28;
	mul.lo.s32 	%r8581, %r8579, %r8580;
	ld.u16 	%rs2439, [%SP+42];
	cvt.u32.u16	%r8582, %rs2439;
	mul.lo.s32 	%r8583, %r8582, 14;
	add.s32 	%r8584, %r8581, %r8583;
	cvt.u64.u16	%rd8002, %rs11;
	shl.b64 	%rd8003, %rd8002, 1;
	add.s64 	%rd8004, %rd7984, %rd8003;
	ld.u16 	%rs2440, [%rd8004];
	cvt.u32.u16	%r8585, %rs2440;
	add.s32 	%r8586, %r8584, %r8585;
	cvt.s64.s32	%rd8005, %r8586;
	shl.b64 	%rd8006, %rd8005, 2;
	add.s64 	%rd8007, %rd9, %rd8006;
	ld.f32 	%f1372, [%rd8007];
	cvt.u32.u16	%r8587, %rs1;
	cvt.u32.u16	%r8588, %rs28;
	mul.lo.s32 	%r8589, %r8587, %r8588;
	ld.u16 	%rs2441, [%SP+42];
	cvt.u32.u16	%r8590, %rs2441;
	mul.lo.s32 	%r8591, %r8590, 15;
	add.s32 	%r8592, %r8589, %r8591;
	cvt.u64.u16	%rd8008, %rs11;
	shl.b64 	%rd8009, %rd8008, 1;
	add.s64 	%rd8010, %rd7984, %rd8009;
	ld.u16 	%rs2442, [%rd8010];
	cvt.u32.u16	%r8593, %rs2442;
	add.s32 	%r8594, %r8592, %r8593;
	cvt.s64.s32	%rd8011, %r8594;
	shl.b64 	%rd8012, %rd8011, 2;
	add.s64 	%rd8013, %rd9, %rd8012;
	ld.f32 	%f1373, [%rd8013];
	add.u64 	%rd8014, %SP, 1000;
	add.u64 	%rd8015, %SP, 1016;
	// Callseq Start 238
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8014;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8015;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7981;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1369;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1370;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1371;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1372;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1373;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 238
tmp1228:

BB43_454:
	.loc	1 416 1
	cvt.u32.u16	%r8595, %rs11;
	ld.u16 	%rs2443, [%SP+16];
	cvt.u32.u16	%r8596, %rs2443;
	mul.lo.s32 	%r8597, %r8596, 5;
	add.s32 	%r8598, %r8595, %r8597;
	cvt.s64.s32	%rd8016, %r8598;
	shl.b64 	%rd8017, %rd8016, 1;
	mov.u64 	%rd8018, cBoolModel;
	cvta.const.u64 	%rd8019, %rd8018;
	add.s64 	%rd8020, %rd8019, %rd8017;
	ld.u16 	%rs2444, [%rd8020];
	setp.ne.s16	%p451, %rs2444, 0;
	not.pred 	%p452, %p451;
	@%p452 bra 	BB43_456;
	bra.uni 	BB43_455;

BB43_455:
	add.u64 	%rd8021, %SP, 660;
	.loc	1 416 1
tmp1229:
	add.s64 	%rd8022, %rd8021, 24;
	add.s64 	%rd8023, %rd8021, 28;
	cvt.u32.u16	%r8599, %rs1;
	cvt.u32.u16	%r8600, %rs28;
	mul.lo.s32 	%r8601, %r8599, %r8600;
	ld.u16 	%rs2445, [%SP+42];
	cvt.u32.u16	%r8602, %rs2445;
	mul.lo.s32 	%r8603, %r8602, 16;
	add.s32 	%r8604, %r8601, %r8603;
	cvt.u64.u16	%rd8024, %rs11;
	mov.u64 	%rd8025, cSegToComp;
	cvta.const.u64 	%rd8026, %rd8025;
	shl.b64 	%rd8027, %rd8024, 1;
	add.s64 	%rd8028, %rd8026, %rd8027;
	ld.u16 	%rs2446, [%rd8028];
	cvt.u32.u16	%r8605, %rs2446;
	add.s32 	%r8606, %r8604, %r8605;
	cvt.s64.s32	%rd8029, %r8606;
	shl.b64 	%rd8030, %rd8029, 2;
	add.s64 	%rd8031, %rd9, %rd8030;
	ld.f32 	%f1374, [%rd8031];
	cvt.u32.u16	%r8607, %rs1;
	cvt.u32.u16	%r8608, %rs28;
	mul.lo.s32 	%r8609, %r8607, %r8608;
	ld.u16 	%rs2447, [%SP+42];
	cvt.u32.u16	%r8610, %rs2447;
	mul.lo.s32 	%r8611, %r8610, 17;
	add.s32 	%r8612, %r8609, %r8611;
	cvt.u64.u16	%rd8032, %rs11;
	shl.b64 	%rd8033, %rd8032, 1;
	add.s64 	%rd8034, %rd8026, %rd8033;
	ld.u16 	%rs2448, [%rd8034];
	cvt.u32.u16	%r8613, %rs2448;
	add.s32 	%r8614, %r8612, %r8613;
	cvt.s64.s32	%rd8035, %r8614;
	shl.b64 	%rd8036, %rd8035, 2;
	add.s64 	%rd8037, %rd9, %rd8036;
	ld.f32 	%f1375, [%rd8037];
	cvt.u32.u16	%r8615, %rs1;
	cvt.u32.u16	%r8616, %rs28;
	mul.lo.s32 	%r8617, %r8615, %r8616;
	ld.u16 	%rs2449, [%SP+42];
	cvt.u32.u16	%r8618, %rs2449;
	mul.lo.s32 	%r8619, %r8618, 18;
	add.s32 	%r8620, %r8617, %r8619;
	cvt.u64.u16	%rd8038, %rs11;
	shl.b64 	%rd8039, %rd8038, 1;
	add.s64 	%rd8040, %rd8026, %rd8039;
	ld.u16 	%rs2450, [%rd8040];
	cvt.u32.u16	%r8621, %rs2450;
	add.s32 	%r8622, %r8620, %r8621;
	cvt.s64.s32	%rd8041, %r8622;
	shl.b64 	%rd8042, %rd8041, 2;
	add.s64 	%rd8043, %rd9, %rd8042;
	ld.f32 	%f1376, [%rd8043];
	cvt.u32.u16	%r8623, %rs1;
	cvt.u32.u16	%r8624, %rs28;
	mul.lo.s32 	%r8625, %r8623, %r8624;
	ld.u16 	%rs2451, [%SP+42];
	cvt.u32.u16	%r8626, %rs2451;
	mul.lo.s32 	%r8627, %r8626, 19;
	add.s32 	%r8628, %r8625, %r8627;
	cvt.u64.u16	%rd8044, %rs11;
	shl.b64 	%rd8045, %rd8044, 1;
	add.s64 	%rd8046, %rd8026, %rd8045;
	ld.u16 	%rs2452, [%rd8046];
	cvt.u32.u16	%r8629, %rs2452;
	add.s32 	%r8630, %r8628, %r8629;
	cvt.s64.s32	%rd8047, %r8630;
	shl.b64 	%rd8048, %rd8047, 2;
	add.s64 	%rd8049, %rd9, %rd8048;
	ld.f32 	%f1377, [%rd8049];
	cvt.u32.u16	%r8631, %rs1;
	cvt.u32.u16	%r8632, %rs28;
	mul.lo.s32 	%r8633, %r8631, %r8632;
	ld.u16 	%rs2453, [%SP+42];
	cvt.u32.u16	%r8634, %rs2453;
	mul.lo.s32 	%r8635, %r8634, 20;
	add.s32 	%r8636, %r8633, %r8635;
	cvt.u64.u16	%rd8050, %rs11;
	shl.b64 	%rd8051, %rd8050, 1;
	add.s64 	%rd8052, %rd8026, %rd8051;
	ld.u16 	%rs2454, [%rd8052];
	cvt.u32.u16	%r8637, %rs2454;
	add.s32 	%r8638, %r8636, %r8637;
	cvt.s64.s32	%rd8053, %r8638;
	shl.b64 	%rd8054, %rd8053, 2;
	add.s64 	%rd8055, %rd9, %rd8054;
	ld.f32 	%f1378, [%rd8055];
	cvt.u32.u16	%r8639, %rs1;
	cvt.u32.u16	%r8640, %rs28;
	mul.lo.s32 	%r8641, %r8639, %r8640;
	ld.u16 	%rs2455, [%SP+42];
	cvt.u32.u16	%r8642, %rs2455;
	mul.lo.s32 	%r8643, %r8642, 21;
	add.s32 	%r8644, %r8641, %r8643;
	cvt.u64.u16	%rd8056, %rs11;
	shl.b64 	%rd8057, %rd8056, 1;
	add.s64 	%rd8058, %rd8026, %rd8057;
	ld.u16 	%rs2456, [%rd8058];
	cvt.u32.u16	%r8645, %rs2456;
	add.s32 	%r8646, %r8644, %r8645;
	cvt.s64.s32	%rd8059, %r8646;
	shl.b64 	%rd8060, %rd8059, 2;
	add.s64 	%rd8061, %rd9, %rd8060;
	ld.f32 	%f1379, [%rd8061];
	cvt.u32.u16	%r8647, %rs1;
	cvt.u32.u16	%r8648, %rs28;
	mul.lo.s32 	%r8649, %r8647, %r8648;
	ld.u16 	%rs2457, [%SP+42];
	cvt.u32.u16	%r8650, %rs2457;
	mul.lo.s32 	%r8651, %r8650, 22;
	add.s32 	%r8652, %r8649, %r8651;
	cvt.u64.u16	%rd8062, %rs11;
	shl.b64 	%rd8063, %rd8062, 1;
	add.s64 	%rd8064, %rd8026, %rd8063;
	ld.u16 	%rs2458, [%rd8064];
	cvt.u32.u16	%r8653, %rs2458;
	add.s32 	%r8654, %r8652, %r8653;
	cvt.s64.s32	%rd8065, %r8654;
	shl.b64 	%rd8066, %rd8065, 2;
	add.s64 	%rd8067, %rd9, %rd8066;
	ld.f32 	%f1380, [%rd8067];
	cvt.u32.u16	%r8655, %rs1;
	cvt.u32.u16	%r8656, %rs28;
	mul.lo.s32 	%r8657, %r8655, %r8656;
	ld.u16 	%rs2459, [%SP+42];
	cvt.u32.u16	%r8658, %rs2459;
	mul.lo.s32 	%r8659, %r8658, 23;
	add.s32 	%r8660, %r8657, %r8659;
	cvt.u64.u16	%rd8068, %rs11;
	shl.b64 	%rd8069, %rd8068, 1;
	add.s64 	%rd8070, %rd8026, %rd8069;
	ld.u16 	%rs2460, [%rd8070];
	cvt.u32.u16	%r8661, %rs2460;
	add.s32 	%r8662, %r8660, %r8661;
	cvt.s64.s32	%rd8071, %r8662;
	shl.b64 	%rd8072, %rd8071, 2;
	add.s64 	%rd8073, %rd9, %rd8072;
	ld.f32 	%f1381, [%rd8073];
	cvt.u32.u16	%r8663, %rs1;
	cvt.u32.u16	%r8664, %rs28;
	mul.lo.s32 	%r8665, %r8663, %r8664;
	ld.u16 	%rs2461, [%SP+42];
	cvt.u32.u16	%r8666, %rs2461;
	mul.lo.s32 	%r8667, %r8666, 24;
	add.s32 	%r8668, %r8665, %r8667;
	cvt.u64.u16	%rd8074, %rs11;
	shl.b64 	%rd8075, %rd8074, 1;
	add.s64 	%rd8076, %rd8026, %rd8075;
	ld.u16 	%rs2462, [%rd8076];
	cvt.u32.u16	%r8669, %rs2462;
	add.s32 	%r8670, %r8668, %r8669;
	cvt.s64.s32	%rd8077, %r8670;
	shl.b64 	%rd8078, %rd8077, 2;
	add.s64 	%rd8079, %rd9, %rd8078;
	ld.f32 	%f1382, [%rd8079];
	cvt.u32.u16	%r8671, %rs1;
	cvt.u32.u16	%r8672, %rs28;
	mul.lo.s32 	%r8673, %r8671, %r8672;
	ld.u16 	%rs2463, [%SP+42];
	cvt.u32.u16	%r8674, %rs2463;
	mul.lo.s32 	%r8675, %r8674, 25;
	add.s32 	%r8676, %r8673, %r8675;
	cvt.u64.u16	%rd8080, %rs11;
	shl.b64 	%rd8081, %rd8080, 1;
	add.s64 	%rd8082, %rd8026, %rd8081;
	ld.u16 	%rs2464, [%rd8082];
	cvt.u32.u16	%r8677, %rs2464;
	add.s32 	%r8678, %r8676, %r8677;
	cvt.s64.s32	%rd8083, %r8678;
	shl.b64 	%rd8084, %rd8083, 2;
	add.s64 	%rd8085, %rd9, %rd8084;
	ld.f32 	%f1383, [%rd8085];
	cvt.u32.u16	%r8679, %rs1;
	cvt.u32.u16	%r8680, %rs28;
	mul.lo.s32 	%r8681, %r8679, %r8680;
	ld.u16 	%rs2465, [%SP+42];
	cvt.u32.u16	%r8682, %rs2465;
	mul.lo.s32 	%r8683, %r8682, 26;
	add.s32 	%r8684, %r8681, %r8683;
	cvt.u64.u16	%rd8086, %rs11;
	shl.b64 	%rd8087, %rd8086, 1;
	add.s64 	%rd8088, %rd8026, %rd8087;
	ld.u16 	%rs2466, [%rd8088];
	cvt.u32.u16	%r8685, %rs2466;
	add.s32 	%r8686, %r8684, %r8685;
	cvt.s64.s32	%rd8089, %r8686;
	shl.b64 	%rd8090, %rd8089, 2;
	add.s64 	%rd8091, %rd9, %rd8090;
	ld.f32 	%f1384, [%rd8091];
	cvt.u32.u16	%r8687, %rs1;
	cvt.u32.u16	%r8688, %rs28;
	mul.lo.s32 	%r8689, %r8687, %r8688;
	ld.u16 	%rs2467, [%SP+42];
	cvt.u32.u16	%r8690, %rs2467;
	mul.lo.s32 	%r8691, %r8690, 27;
	add.s32 	%r8692, %r8689, %r8691;
	cvt.u64.u16	%rd8092, %rs11;
	shl.b64 	%rd8093, %rd8092, 1;
	add.s64 	%rd8094, %rd8026, %rd8093;
	ld.u16 	%rs2468, [%rd8094];
	cvt.u32.u16	%r8693, %rs2468;
	add.s32 	%r8694, %r8692, %r8693;
	cvt.s64.s32	%rd8095, %r8694;
	shl.b64 	%rd8096, %rd8095, 2;
	add.s64 	%rd8097, %rd9, %rd8096;
	ld.f32 	%f1385, [%rd8097];
	add.u64 	%rd8098, %SP, 1000;
	add.u64 	%rd8099, %SP, 1016;
	// Callseq Start 239
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8098;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8099;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1936;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8022;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8023;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1374;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1375;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1376;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1377;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1378;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1379;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1380;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1381;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1382;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1383;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1384;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1385;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 239
tmp1230:

BB43_456:
	.loc	1 416 1
	cvt.u32.u16	%r8695, %rs12;
	ld.u16 	%rs2469, [%SP+16];
	cvt.u32.u16	%r8696, %rs2469;
	mul.lo.s32 	%r8697, %r8696, 0;
	add.s32 	%r8698, %r8695, %r8697;
	cvt.s64.s32	%rd8100, %r8698;
	shl.b64 	%rd8101, %rd8100, 1;
	mov.u64 	%rd8102, cBoolModel;
	cvta.const.u64 	%rd8103, %rd8102;
	add.s64 	%rd8104, %rd8103, %rd8101;
	ld.u16 	%rs2470, [%rd8104];
	setp.ne.s16	%p453, %rs2470, 0;
	not.pred 	%p454, %p453;
	@%p454 bra 	BB43_458;
	bra.uni 	BB43_457;

BB43_457:
	add.u64 	%rd8105, %SP, 700;
	.loc	1 416 1
tmp1231:
	add.s64 	%rd8106, %rd8105, 4;
	cvt.u32.u16	%r8699, %rs1;
	cvt.u32.u16	%r8700, %rs28;
	mul.lo.s32 	%r8701, %r8699, %r8700;
	ld.u16 	%rs2471, [%SP+42];
	cvt.u32.u16	%r8702, %rs2471;
	mul.lo.s32 	%r8703, %r8702, 0;
	add.s32 	%r8704, %r8701, %r8703;
	cvt.u64.u16	%rd8107, %rs12;
	mov.u64 	%rd8108, cSegToComp;
	cvta.const.u64 	%rd8109, %rd8108;
	shl.b64 	%rd8110, %rd8107, 1;
	add.s64 	%rd8111, %rd8109, %rd8110;
	ld.u16 	%rs2472, [%rd8111];
	cvt.u32.u16	%r8705, %rs2472;
	add.s32 	%r8706, %r8704, %r8705;
	cvt.s64.s32	%rd8112, %r8706;
	shl.b64 	%rd8113, %rd8112, 2;
	add.s64 	%rd8114, %rd9, %rd8113;
	ld.f32 	%f1386, [%rd8114];
	cvt.u32.u16	%r8707, %rs1;
	cvt.u32.u16	%r8708, %rs28;
	mul.lo.s32 	%r8709, %r8707, %r8708;
	ld.u16 	%rs2473, [%SP+42];
	cvt.u32.u16	%r8710, %rs2473;
	mul.lo.s32 	%r8711, %r8710, 1;
	add.s32 	%r8712, %r8709, %r8711;
	cvt.u64.u16	%rd8115, %rs12;
	shl.b64 	%rd8116, %rd8115, 1;
	add.s64 	%rd8117, %rd8109, %rd8116;
	ld.u16 	%rs2474, [%rd8117];
	cvt.u32.u16	%r8713, %rs2474;
	add.s32 	%r8714, %r8712, %r8713;
	cvt.s64.s32	%rd8118, %r8714;
	shl.b64 	%rd8119, %rd8118, 2;
	add.s64 	%rd8120, %rd9, %rd8119;
	ld.f32 	%f1387, [%rd8120];
	ld.f32 	%f1388, [%SP+732];
	add.s64 	%rd8121, %rd8105, 36;
	add.u64 	%rd8122, %SP, 1024;
	add.u64 	%rd8123, %SP, 1040;
	// Callseq Start 240
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8122;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8123;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8105;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8106;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1386;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1387;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1388;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8121;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 240
tmp1232:

BB43_458:
	.loc	1 416 1
	cvt.u32.u16	%r8715, %rs12;
	ld.u16 	%rs2475, [%SP+16];
	cvt.u32.u16	%r8716, %rs2475;
	mul.lo.s32 	%r8717, %r8716, 1;
	add.s32 	%r8718, %r8715, %r8717;
	cvt.s64.s32	%rd8124, %r8718;
	shl.b64 	%rd8125, %rd8124, 1;
	mov.u64 	%rd8126, cBoolModel;
	cvta.const.u64 	%rd8127, %rd8126;
	add.s64 	%rd8128, %rd8127, %rd8125;
	ld.u16 	%rs2476, [%rd8128];
	setp.ne.s16	%p455, %rs2476, 0;
	not.pred 	%p456, %p455;
	@%p456 bra 	BB43_460;
	bra.uni 	BB43_459;

BB43_459:
	add.u64 	%rd8129, %SP, 700;
	.loc	1 416 1
tmp1233:
	add.s64 	%rd8130, %rd8129, 8;
	ld.f32 	%f1389, [%SP+736];
	add.s64 	%rd8131, %rd8129, 32;
	add.u64 	%rd8132, %SP, 1024;
	add.u64 	%rd8133, %SP, 1040;
	// Callseq Start 241
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8132;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8133;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8130;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1389;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8131;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 241
tmp1234:

BB43_460:
	.loc	1 416 1
	cvt.u32.u16	%r8719, %rs12;
	ld.u16 	%rs2477, [%SP+16];
	cvt.u32.u16	%r8720, %rs2477;
	mul.lo.s32 	%r8721, %r8720, 2;
	add.s32 	%r8722, %r8719, %r8721;
	cvt.s64.s32	%rd8134, %r8722;
	shl.b64 	%rd8135, %rd8134, 1;
	mov.u64 	%rd8136, cBoolModel;
	cvta.const.u64 	%rd8137, %rd8136;
	add.s64 	%rd8138, %rd8137, %rd8135;
	ld.u16 	%rs2478, [%rd8138];
	setp.ne.s16	%p457, %rs2478, 0;
	not.pred 	%p458, %p457;
	@%p458 bra 	BB43_462;
	bra.uni 	BB43_461;

BB43_461:
	add.u64 	%rd8139, %SP, 700;
	.loc	1 416 1
tmp1235:
	add.s64 	%rd8140, %rd8139, 12;
	cvt.u32.u16	%r8723, %rs1;
	cvt.u32.u16	%r8724, %rs28;
	mul.lo.s32 	%r8725, %r8723, %r8724;
	ld.u16 	%rs2479, [%SP+42];
	cvt.u32.u16	%r8726, %rs2479;
	mul.lo.s32 	%r8727, %r8726, 2;
	add.s32 	%r8728, %r8725, %r8727;
	cvt.u64.u16	%rd8141, %rs12;
	mov.u64 	%rd8142, cSegToComp;
	cvta.const.u64 	%rd8143, %rd8142;
	shl.b64 	%rd8144, %rd8141, 1;
	add.s64 	%rd8145, %rd8143, %rd8144;
	ld.u16 	%rs2480, [%rd8145];
	cvt.u32.u16	%r8729, %rs2480;
	add.s32 	%r8730, %r8728, %r8729;
	cvt.s64.s32	%rd8146, %r8730;
	shl.b64 	%rd8147, %rd8146, 2;
	add.s64 	%rd8148, %rd9, %rd8147;
	ld.f32 	%f1390, [%rd8148];
	cvt.u32.u16	%r8731, %rs1;
	cvt.u32.u16	%r8732, %rs28;
	mul.lo.s32 	%r8733, %r8731, %r8732;
	ld.u16 	%rs2481, [%SP+42];
	cvt.u32.u16	%r8734, %rs2481;
	mul.lo.s32 	%r8735, %r8734, 3;
	add.s32 	%r8736, %r8733, %r8735;
	cvt.u64.u16	%rd8149, %rs12;
	shl.b64 	%rd8150, %rd8149, 1;
	add.s64 	%rd8151, %rd8143, %rd8150;
	ld.u16 	%rs2482, [%rd8151];
	cvt.u32.u16	%r8737, %rs2482;
	add.s32 	%r8738, %r8736, %r8737;
	cvt.s64.s32	%rd8152, %r8738;
	shl.b64 	%rd8153, %rd8152, 2;
	add.s64 	%rd8154, %rd9, %rd8153;
	ld.f32 	%f1391, [%rd8154];
	cvt.u32.u16	%r8739, %rs1;
	cvt.u32.u16	%r8740, %rs28;
	mul.lo.s32 	%r8741, %r8739, %r8740;
	ld.u16 	%rs2483, [%SP+42];
	cvt.u32.u16	%r8742, %rs2483;
	mul.lo.s32 	%r8743, %r8742, 4;
	add.s32 	%r8744, %r8741, %r8743;
	cvt.u64.u16	%rd8155, %rs12;
	shl.b64 	%rd8156, %rd8155, 1;
	add.s64 	%rd8157, %rd8143, %rd8156;
	ld.u16 	%rs2484, [%rd8157];
	cvt.u32.u16	%r8745, %rs2484;
	add.s32 	%r8746, %r8744, %r8745;
	cvt.s64.s32	%rd8158, %r8746;
	shl.b64 	%rd8159, %rd8158, 2;
	add.s64 	%rd8160, %rd9, %rd8159;
	ld.f32 	%f1392, [%rd8160];
	cvt.u32.u16	%r8747, %rs1;
	cvt.u32.u16	%r8748, %rs28;
	mul.lo.s32 	%r8749, %r8747, %r8748;
	ld.u16 	%rs2485, [%SP+42];
	cvt.u32.u16	%r8750, %rs2485;
	mul.lo.s32 	%r8751, %r8750, 5;
	add.s32 	%r8752, %r8749, %r8751;
	cvt.u64.u16	%rd8161, %rs12;
	shl.b64 	%rd8162, %rd8161, 1;
	add.s64 	%rd8163, %rd8143, %rd8162;
	ld.u16 	%rs2486, [%rd8163];
	cvt.u32.u16	%r8753, %rs2486;
	add.s32 	%r8754, %r8752, %r8753;
	cvt.s64.s32	%rd8164, %r8754;
	shl.b64 	%rd8165, %rd8164, 2;
	add.s64 	%rd8166, %rd9, %rd8165;
	ld.f32 	%f1393, [%rd8166];
	ld.f32 	%f1394, [%SP+732];
	add.u64 	%rd8167, %SP, 1024;
	add.u64 	%rd8168, %SP, 1040;
	// Callseq Start 242
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8167;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8168;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8140;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1390;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1391;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1392;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1393;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1394;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 242
tmp1236:

BB43_462:
	.loc	1 416 1
	cvt.u32.u16	%r8755, %rs12;
	ld.u16 	%rs2487, [%SP+16];
	cvt.u32.u16	%r8756, %rs2487;
	mul.lo.s32 	%r8757, %r8756, 3;
	add.s32 	%r8758, %r8755, %r8757;
	cvt.s64.s32	%rd8169, %r8758;
	shl.b64 	%rd8170, %rd8169, 1;
	mov.u64 	%rd8171, cBoolModel;
	cvta.const.u64 	%rd8172, %rd8171;
	add.s64 	%rd8173, %rd8172, %rd8170;
	ld.u16 	%rs2488, [%rd8173];
	setp.ne.s16	%p459, %rs2488, 0;
	not.pred 	%p460, %p459;
	@%p460 bra 	BB43_464;
	bra.uni 	BB43_463;

BB43_463:
	add.u64 	%rd8174, %SP, 700;
	.loc	1 416 1
tmp1237:
	add.s64 	%rd8175, %rd8174, 16;
	cvt.u32.u16	%r8759, %rs1;
	cvt.u32.u16	%r8760, %rs28;
	mul.lo.s32 	%r8761, %r8759, %r8760;
	ld.u16 	%rs2489, [%SP+42];
	cvt.u32.u16	%r8762, %rs2489;
	mul.lo.s32 	%r8763, %r8762, 6;
	add.s32 	%r8764, %r8761, %r8763;
	cvt.u64.u16	%rd8176, %rs12;
	mov.u64 	%rd8177, cSegToComp;
	cvta.const.u64 	%rd8178, %rd8177;
	shl.b64 	%rd8179, %rd8176, 1;
	add.s64 	%rd8180, %rd8178, %rd8179;
	ld.u16 	%rs2490, [%rd8180];
	cvt.u32.u16	%r8765, %rs2490;
	add.s32 	%r8766, %r8764, %r8765;
	cvt.s64.s32	%rd8181, %r8766;
	shl.b64 	%rd8182, %rd8181, 2;
	add.s64 	%rd8183, %rd9, %rd8182;
	ld.f32 	%f1395, [%rd8183];
	cvt.u32.u16	%r8767, %rs1;
	cvt.u32.u16	%r8768, %rs28;
	mul.lo.s32 	%r8769, %r8767, %r8768;
	ld.u16 	%rs2491, [%SP+42];
	cvt.u32.u16	%r8770, %rs2491;
	mul.lo.s32 	%r8771, %r8770, 7;
	add.s32 	%r8772, %r8769, %r8771;
	cvt.u64.u16	%rd8184, %rs12;
	shl.b64 	%rd8185, %rd8184, 1;
	add.s64 	%rd8186, %rd8178, %rd8185;
	ld.u16 	%rs2492, [%rd8186];
	cvt.u32.u16	%r8773, %rs2492;
	add.s32 	%r8774, %r8772, %r8773;
	cvt.s64.s32	%rd8187, %r8774;
	shl.b64 	%rd8188, %rd8187, 2;
	add.s64 	%rd8189, %rd9, %rd8188;
	ld.f32 	%f1396, [%rd8189];
	cvt.u32.u16	%r8775, %rs1;
	cvt.u32.u16	%r8776, %rs28;
	mul.lo.s32 	%r8777, %r8775, %r8776;
	ld.u16 	%rs2493, [%SP+42];
	cvt.u32.u16	%r8778, %rs2493;
	mul.lo.s32 	%r8779, %r8778, 8;
	add.s32 	%r8780, %r8777, %r8779;
	cvt.u64.u16	%rd8190, %rs12;
	shl.b64 	%rd8191, %rd8190, 1;
	add.s64 	%rd8192, %rd8178, %rd8191;
	ld.u16 	%rs2494, [%rd8192];
	cvt.u32.u16	%r8781, %rs2494;
	add.s32 	%r8782, %r8780, %r8781;
	cvt.s64.s32	%rd8193, %r8782;
	shl.b64 	%rd8194, %rd8193, 2;
	add.s64 	%rd8195, %rd9, %rd8194;
	ld.f32 	%f1397, [%rd8195];
	cvt.u32.u16	%r8783, %rs1;
	cvt.u32.u16	%r8784, %rs28;
	mul.lo.s32 	%r8785, %r8783, %r8784;
	ld.u16 	%rs2495, [%SP+42];
	cvt.u32.u16	%r8786, %rs2495;
	mul.lo.s32 	%r8787, %r8786, 9;
	add.s32 	%r8788, %r8785, %r8787;
	cvt.u64.u16	%rd8196, %rs12;
	shl.b64 	%rd8197, %rd8196, 1;
	add.s64 	%rd8198, %rd8178, %rd8197;
	ld.u16 	%rs2496, [%rd8198];
	cvt.u32.u16	%r8789, %rs2496;
	add.s32 	%r8790, %r8788, %r8789;
	cvt.s64.s32	%rd8199, %r8790;
	shl.b64 	%rd8200, %rd8199, 2;
	add.s64 	%rd8201, %rd9, %rd8200;
	ld.f32 	%f1398, [%rd8201];
	cvt.u32.u16	%r8791, %rs1;
	cvt.u32.u16	%r8792, %rs28;
	mul.lo.s32 	%r8793, %r8791, %r8792;
	ld.u16 	%rs2497, [%SP+42];
	cvt.u32.u16	%r8794, %rs2497;
	mul.lo.s32 	%r8795, %r8794, 10;
	add.s32 	%r8796, %r8793, %r8795;
	cvt.u64.u16	%rd8202, %rs12;
	shl.b64 	%rd8203, %rd8202, 1;
	add.s64 	%rd8204, %rd8178, %rd8203;
	ld.u16 	%rs2498, [%rd8204];
	cvt.u32.u16	%r8797, %rs2498;
	add.s32 	%r8798, %r8796, %r8797;
	cvt.s64.s32	%rd8205, %r8798;
	shl.b64 	%rd8206, %rd8205, 2;
	add.s64 	%rd8207, %rd9, %rd8206;
	ld.f32 	%f1399, [%rd8207];
	add.u64 	%rd8208, %SP, 1024;
	add.u64 	%rd8209, %SP, 1040;
	// Callseq Start 243
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8208;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8209;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8175;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1395;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1396;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1397;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1398;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1399;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 243
tmp1238:

BB43_464:
	.loc	1 416 1
	cvt.u32.u16	%r8799, %rs12;
	ld.u16 	%rs2499, [%SP+16];
	cvt.u32.u16	%r8800, %rs2499;
	mul.lo.s32 	%r8801, %r8800, 4;
	add.s32 	%r8802, %r8799, %r8801;
	cvt.s64.s32	%rd8210, %r8802;
	shl.b64 	%rd8211, %rd8210, 1;
	mov.u64 	%rd8212, cBoolModel;
	cvta.const.u64 	%rd8213, %rd8212;
	add.s64 	%rd8214, %rd8213, %rd8211;
	ld.u16 	%rs2500, [%rd8214];
	setp.ne.s16	%p461, %rs2500, 0;
	not.pred 	%p462, %p461;
	@%p462 bra 	BB43_466;
	bra.uni 	BB43_465;

BB43_465:
	add.u64 	%rd8215, %SP, 700;
	.loc	1 416 1
tmp1239:
	add.s64 	%rd8216, %rd8215, 20;
	cvt.u32.u16	%r8803, %rs1;
	cvt.u32.u16	%r8804, %rs28;
	mul.lo.s32 	%r8805, %r8803, %r8804;
	ld.u16 	%rs2501, [%SP+42];
	cvt.u32.u16	%r8806, %rs2501;
	mul.lo.s32 	%r8807, %r8806, 11;
	add.s32 	%r8808, %r8805, %r8807;
	cvt.u64.u16	%rd8217, %rs12;
	mov.u64 	%rd8218, cSegToComp;
	cvta.const.u64 	%rd8219, %rd8218;
	shl.b64 	%rd8220, %rd8217, 1;
	add.s64 	%rd8221, %rd8219, %rd8220;
	ld.u16 	%rs2502, [%rd8221];
	cvt.u32.u16	%r8809, %rs2502;
	add.s32 	%r8810, %r8808, %r8809;
	cvt.s64.s32	%rd8222, %r8810;
	shl.b64 	%rd8223, %rd8222, 2;
	add.s64 	%rd8224, %rd9, %rd8223;
	ld.f32 	%f1400, [%rd8224];
	cvt.u32.u16	%r8811, %rs1;
	cvt.u32.u16	%r8812, %rs28;
	mul.lo.s32 	%r8813, %r8811, %r8812;
	ld.u16 	%rs2503, [%SP+42];
	cvt.u32.u16	%r8814, %rs2503;
	mul.lo.s32 	%r8815, %r8814, 12;
	add.s32 	%r8816, %r8813, %r8815;
	cvt.u64.u16	%rd8225, %rs12;
	shl.b64 	%rd8226, %rd8225, 1;
	add.s64 	%rd8227, %rd8219, %rd8226;
	ld.u16 	%rs2504, [%rd8227];
	cvt.u32.u16	%r8817, %rs2504;
	add.s32 	%r8818, %r8816, %r8817;
	cvt.s64.s32	%rd8228, %r8818;
	shl.b64 	%rd8229, %rd8228, 2;
	add.s64 	%rd8230, %rd9, %rd8229;
	ld.f32 	%f1401, [%rd8230];
	cvt.u32.u16	%r8819, %rs1;
	cvt.u32.u16	%r8820, %rs28;
	mul.lo.s32 	%r8821, %r8819, %r8820;
	ld.u16 	%rs2505, [%SP+42];
	cvt.u32.u16	%r8822, %rs2505;
	mul.lo.s32 	%r8823, %r8822, 13;
	add.s32 	%r8824, %r8821, %r8823;
	cvt.u64.u16	%rd8231, %rs12;
	shl.b64 	%rd8232, %rd8231, 1;
	add.s64 	%rd8233, %rd8219, %rd8232;
	ld.u16 	%rs2506, [%rd8233];
	cvt.u32.u16	%r8825, %rs2506;
	add.s32 	%r8826, %r8824, %r8825;
	cvt.s64.s32	%rd8234, %r8826;
	shl.b64 	%rd8235, %rd8234, 2;
	add.s64 	%rd8236, %rd9, %rd8235;
	ld.f32 	%f1402, [%rd8236];
	cvt.u32.u16	%r8827, %rs1;
	cvt.u32.u16	%r8828, %rs28;
	mul.lo.s32 	%r8829, %r8827, %r8828;
	ld.u16 	%rs2507, [%SP+42];
	cvt.u32.u16	%r8830, %rs2507;
	mul.lo.s32 	%r8831, %r8830, 14;
	add.s32 	%r8832, %r8829, %r8831;
	cvt.u64.u16	%rd8237, %rs12;
	shl.b64 	%rd8238, %rd8237, 1;
	add.s64 	%rd8239, %rd8219, %rd8238;
	ld.u16 	%rs2508, [%rd8239];
	cvt.u32.u16	%r8833, %rs2508;
	add.s32 	%r8834, %r8832, %r8833;
	cvt.s64.s32	%rd8240, %r8834;
	shl.b64 	%rd8241, %rd8240, 2;
	add.s64 	%rd8242, %rd9, %rd8241;
	ld.f32 	%f1403, [%rd8242];
	cvt.u32.u16	%r8835, %rs1;
	cvt.u32.u16	%r8836, %rs28;
	mul.lo.s32 	%r8837, %r8835, %r8836;
	ld.u16 	%rs2509, [%SP+42];
	cvt.u32.u16	%r8838, %rs2509;
	mul.lo.s32 	%r8839, %r8838, 15;
	add.s32 	%r8840, %r8837, %r8839;
	cvt.u64.u16	%rd8243, %rs12;
	shl.b64 	%rd8244, %rd8243, 1;
	add.s64 	%rd8245, %rd8219, %rd8244;
	ld.u16 	%rs2510, [%rd8245];
	cvt.u32.u16	%r8841, %rs2510;
	add.s32 	%r8842, %r8840, %r8841;
	cvt.s64.s32	%rd8246, %r8842;
	shl.b64 	%rd8247, %rd8246, 2;
	add.s64 	%rd8248, %rd9, %rd8247;
	ld.f32 	%f1404, [%rd8248];
	add.u64 	%rd8249, %SP, 1024;
	add.u64 	%rd8250, %SP, 1040;
	// Callseq Start 244
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8249;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8250;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8216;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1400;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1401;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1402;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1403;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1404;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 244
tmp1240:

BB43_466:
	.loc	1 416 1
	cvt.u32.u16	%r8843, %rs12;
	ld.u16 	%rs2511, [%SP+16];
	cvt.u32.u16	%r8844, %rs2511;
	mul.lo.s32 	%r8845, %r8844, 5;
	add.s32 	%r8846, %r8843, %r8845;
	cvt.s64.s32	%rd8251, %r8846;
	shl.b64 	%rd8252, %rd8251, 1;
	mov.u64 	%rd8253, cBoolModel;
	cvta.const.u64 	%rd8254, %rd8253;
	add.s64 	%rd8255, %rd8254, %rd8252;
	ld.u16 	%rs2512, [%rd8255];
	setp.ne.s16	%p463, %rs2512, 0;
	not.pred 	%p464, %p463;
	@%p464 bra 	BB43_468;
	bra.uni 	BB43_467;

BB43_467:
	add.u64 	%rd8256, %SP, 700;
	.loc	1 416 1
tmp1241:
	add.s64 	%rd8257, %rd8256, 24;
	add.s64 	%rd8258, %rd8256, 28;
	cvt.u32.u16	%r8847, %rs1;
	cvt.u32.u16	%r8848, %rs28;
	mul.lo.s32 	%r8849, %r8847, %r8848;
	ld.u16 	%rs2513, [%SP+42];
	cvt.u32.u16	%r8850, %rs2513;
	mul.lo.s32 	%r8851, %r8850, 16;
	add.s32 	%r8852, %r8849, %r8851;
	cvt.u64.u16	%rd8259, %rs12;
	mov.u64 	%rd8260, cSegToComp;
	cvta.const.u64 	%rd8261, %rd8260;
	shl.b64 	%rd8262, %rd8259, 1;
	add.s64 	%rd8263, %rd8261, %rd8262;
	ld.u16 	%rs2514, [%rd8263];
	cvt.u32.u16	%r8853, %rs2514;
	add.s32 	%r8854, %r8852, %r8853;
	cvt.s64.s32	%rd8264, %r8854;
	shl.b64 	%rd8265, %rd8264, 2;
	add.s64 	%rd8266, %rd9, %rd8265;
	ld.f32 	%f1405, [%rd8266];
	cvt.u32.u16	%r8855, %rs1;
	cvt.u32.u16	%r8856, %rs28;
	mul.lo.s32 	%r8857, %r8855, %r8856;
	ld.u16 	%rs2515, [%SP+42];
	cvt.u32.u16	%r8858, %rs2515;
	mul.lo.s32 	%r8859, %r8858, 17;
	add.s32 	%r8860, %r8857, %r8859;
	cvt.u64.u16	%rd8267, %rs12;
	shl.b64 	%rd8268, %rd8267, 1;
	add.s64 	%rd8269, %rd8261, %rd8268;
	ld.u16 	%rs2516, [%rd8269];
	cvt.u32.u16	%r8861, %rs2516;
	add.s32 	%r8862, %r8860, %r8861;
	cvt.s64.s32	%rd8270, %r8862;
	shl.b64 	%rd8271, %rd8270, 2;
	add.s64 	%rd8272, %rd9, %rd8271;
	ld.f32 	%f1406, [%rd8272];
	cvt.u32.u16	%r8863, %rs1;
	cvt.u32.u16	%r8864, %rs28;
	mul.lo.s32 	%r8865, %r8863, %r8864;
	ld.u16 	%rs2517, [%SP+42];
	cvt.u32.u16	%r8866, %rs2517;
	mul.lo.s32 	%r8867, %r8866, 18;
	add.s32 	%r8868, %r8865, %r8867;
	cvt.u64.u16	%rd8273, %rs12;
	shl.b64 	%rd8274, %rd8273, 1;
	add.s64 	%rd8275, %rd8261, %rd8274;
	ld.u16 	%rs2518, [%rd8275];
	cvt.u32.u16	%r8869, %rs2518;
	add.s32 	%r8870, %r8868, %r8869;
	cvt.s64.s32	%rd8276, %r8870;
	shl.b64 	%rd8277, %rd8276, 2;
	add.s64 	%rd8278, %rd9, %rd8277;
	ld.f32 	%f1407, [%rd8278];
	cvt.u32.u16	%r8871, %rs1;
	cvt.u32.u16	%r8872, %rs28;
	mul.lo.s32 	%r8873, %r8871, %r8872;
	ld.u16 	%rs2519, [%SP+42];
	cvt.u32.u16	%r8874, %rs2519;
	mul.lo.s32 	%r8875, %r8874, 19;
	add.s32 	%r8876, %r8873, %r8875;
	cvt.u64.u16	%rd8279, %rs12;
	shl.b64 	%rd8280, %rd8279, 1;
	add.s64 	%rd8281, %rd8261, %rd8280;
	ld.u16 	%rs2520, [%rd8281];
	cvt.u32.u16	%r8877, %rs2520;
	add.s32 	%r8878, %r8876, %r8877;
	cvt.s64.s32	%rd8282, %r8878;
	shl.b64 	%rd8283, %rd8282, 2;
	add.s64 	%rd8284, %rd9, %rd8283;
	ld.f32 	%f1408, [%rd8284];
	cvt.u32.u16	%r8879, %rs1;
	cvt.u32.u16	%r8880, %rs28;
	mul.lo.s32 	%r8881, %r8879, %r8880;
	ld.u16 	%rs2521, [%SP+42];
	cvt.u32.u16	%r8882, %rs2521;
	mul.lo.s32 	%r8883, %r8882, 20;
	add.s32 	%r8884, %r8881, %r8883;
	cvt.u64.u16	%rd8285, %rs12;
	shl.b64 	%rd8286, %rd8285, 1;
	add.s64 	%rd8287, %rd8261, %rd8286;
	ld.u16 	%rs2522, [%rd8287];
	cvt.u32.u16	%r8885, %rs2522;
	add.s32 	%r8886, %r8884, %r8885;
	cvt.s64.s32	%rd8288, %r8886;
	shl.b64 	%rd8289, %rd8288, 2;
	add.s64 	%rd8290, %rd9, %rd8289;
	ld.f32 	%f1409, [%rd8290];
	cvt.u32.u16	%r8887, %rs1;
	cvt.u32.u16	%r8888, %rs28;
	mul.lo.s32 	%r8889, %r8887, %r8888;
	ld.u16 	%rs2523, [%SP+42];
	cvt.u32.u16	%r8890, %rs2523;
	mul.lo.s32 	%r8891, %r8890, 21;
	add.s32 	%r8892, %r8889, %r8891;
	cvt.u64.u16	%rd8291, %rs12;
	shl.b64 	%rd8292, %rd8291, 1;
	add.s64 	%rd8293, %rd8261, %rd8292;
	ld.u16 	%rs2524, [%rd8293];
	cvt.u32.u16	%r8893, %rs2524;
	add.s32 	%r8894, %r8892, %r8893;
	cvt.s64.s32	%rd8294, %r8894;
	shl.b64 	%rd8295, %rd8294, 2;
	add.s64 	%rd8296, %rd9, %rd8295;
	ld.f32 	%f1410, [%rd8296];
	cvt.u32.u16	%r8895, %rs1;
	cvt.u32.u16	%r8896, %rs28;
	mul.lo.s32 	%r8897, %r8895, %r8896;
	ld.u16 	%rs2525, [%SP+42];
	cvt.u32.u16	%r8898, %rs2525;
	mul.lo.s32 	%r8899, %r8898, 22;
	add.s32 	%r8900, %r8897, %r8899;
	cvt.u64.u16	%rd8297, %rs12;
	shl.b64 	%rd8298, %rd8297, 1;
	add.s64 	%rd8299, %rd8261, %rd8298;
	ld.u16 	%rs2526, [%rd8299];
	cvt.u32.u16	%r8901, %rs2526;
	add.s32 	%r8902, %r8900, %r8901;
	cvt.s64.s32	%rd8300, %r8902;
	shl.b64 	%rd8301, %rd8300, 2;
	add.s64 	%rd8302, %rd9, %rd8301;
	ld.f32 	%f1411, [%rd8302];
	cvt.u32.u16	%r8903, %rs1;
	cvt.u32.u16	%r8904, %rs28;
	mul.lo.s32 	%r8905, %r8903, %r8904;
	ld.u16 	%rs2527, [%SP+42];
	cvt.u32.u16	%r8906, %rs2527;
	mul.lo.s32 	%r8907, %r8906, 23;
	add.s32 	%r8908, %r8905, %r8907;
	cvt.u64.u16	%rd8303, %rs12;
	shl.b64 	%rd8304, %rd8303, 1;
	add.s64 	%rd8305, %rd8261, %rd8304;
	ld.u16 	%rs2528, [%rd8305];
	cvt.u32.u16	%r8909, %rs2528;
	add.s32 	%r8910, %r8908, %r8909;
	cvt.s64.s32	%rd8306, %r8910;
	shl.b64 	%rd8307, %rd8306, 2;
	add.s64 	%rd8308, %rd9, %rd8307;
	ld.f32 	%f1412, [%rd8308];
	cvt.u32.u16	%r8911, %rs1;
	cvt.u32.u16	%r8912, %rs28;
	mul.lo.s32 	%r8913, %r8911, %r8912;
	ld.u16 	%rs2529, [%SP+42];
	cvt.u32.u16	%r8914, %rs2529;
	mul.lo.s32 	%r8915, %r8914, 24;
	add.s32 	%r8916, %r8913, %r8915;
	cvt.u64.u16	%rd8309, %rs12;
	shl.b64 	%rd8310, %rd8309, 1;
	add.s64 	%rd8311, %rd8261, %rd8310;
	ld.u16 	%rs2530, [%rd8311];
	cvt.u32.u16	%r8917, %rs2530;
	add.s32 	%r8918, %r8916, %r8917;
	cvt.s64.s32	%rd8312, %r8918;
	shl.b64 	%rd8313, %rd8312, 2;
	add.s64 	%rd8314, %rd9, %rd8313;
	ld.f32 	%f1413, [%rd8314];
	cvt.u32.u16	%r8919, %rs1;
	cvt.u32.u16	%r8920, %rs28;
	mul.lo.s32 	%r8921, %r8919, %r8920;
	ld.u16 	%rs2531, [%SP+42];
	cvt.u32.u16	%r8922, %rs2531;
	mul.lo.s32 	%r8923, %r8922, 25;
	add.s32 	%r8924, %r8921, %r8923;
	cvt.u64.u16	%rd8315, %rs12;
	shl.b64 	%rd8316, %rd8315, 1;
	add.s64 	%rd8317, %rd8261, %rd8316;
	ld.u16 	%rs2532, [%rd8317];
	cvt.u32.u16	%r8925, %rs2532;
	add.s32 	%r8926, %r8924, %r8925;
	cvt.s64.s32	%rd8318, %r8926;
	shl.b64 	%rd8319, %rd8318, 2;
	add.s64 	%rd8320, %rd9, %rd8319;
	ld.f32 	%f1414, [%rd8320];
	cvt.u32.u16	%r8927, %rs1;
	cvt.u32.u16	%r8928, %rs28;
	mul.lo.s32 	%r8929, %r8927, %r8928;
	ld.u16 	%rs2533, [%SP+42];
	cvt.u32.u16	%r8930, %rs2533;
	mul.lo.s32 	%r8931, %r8930, 26;
	add.s32 	%r8932, %r8929, %r8931;
	cvt.u64.u16	%rd8321, %rs12;
	shl.b64 	%rd8322, %rd8321, 1;
	add.s64 	%rd8323, %rd8261, %rd8322;
	ld.u16 	%rs2534, [%rd8323];
	cvt.u32.u16	%r8933, %rs2534;
	add.s32 	%r8934, %r8932, %r8933;
	cvt.s64.s32	%rd8324, %r8934;
	shl.b64 	%rd8325, %rd8324, 2;
	add.s64 	%rd8326, %rd9, %rd8325;
	ld.f32 	%f1415, [%rd8326];
	cvt.u32.u16	%r8935, %rs1;
	cvt.u32.u16	%r8936, %rs28;
	mul.lo.s32 	%r8937, %r8935, %r8936;
	ld.u16 	%rs2535, [%SP+42];
	cvt.u32.u16	%r8938, %rs2535;
	mul.lo.s32 	%r8939, %r8938, 27;
	add.s32 	%r8940, %r8937, %r8939;
	cvt.u64.u16	%rd8327, %rs12;
	shl.b64 	%rd8328, %rd8327, 1;
	add.s64 	%rd8329, %rd8261, %rd8328;
	ld.u16 	%rs2536, [%rd8329];
	cvt.u32.u16	%r8941, %rs2536;
	add.s32 	%r8942, %r8940, %r8941;
	cvt.s64.s32	%rd8330, %r8942;
	shl.b64 	%rd8331, %rd8330, 2;
	add.s64 	%rd8332, %rd9, %rd8331;
	ld.f32 	%f1416, [%rd8332];
	add.u64 	%rd8333, %SP, 1024;
	add.u64 	%rd8334, %SP, 1040;
	// Callseq Start 245
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8333;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8334;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1938;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8257;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8258;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1405;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1406;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1407;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1408;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1409;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1410;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1411;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1412;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1413;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1414;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1415;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1416;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 245
tmp1242:

BB43_468:
	.loc	1 416 1
	cvt.u32.u16	%r8943, %rs13;
	ld.u16 	%rs2537, [%SP+16];
	cvt.u32.u16	%r8944, %rs2537;
	mul.lo.s32 	%r8945, %r8944, 0;
	add.s32 	%r8946, %r8943, %r8945;
	cvt.s64.s32	%rd8335, %r8946;
	shl.b64 	%rd8336, %rd8335, 1;
	mov.u64 	%rd8337, cBoolModel;
	cvta.const.u64 	%rd8338, %rd8337;
	add.s64 	%rd8339, %rd8338, %rd8336;
	ld.u16 	%rs2538, [%rd8339];
	setp.ne.s16	%p465, %rs2538, 0;
	not.pred 	%p466, %p465;
	@%p466 bra 	BB43_470;
	bra.uni 	BB43_469;

BB43_469:
	add.u64 	%rd8340, %SP, 740;
	.loc	1 416 1
tmp1243:
	add.s64 	%rd8341, %rd8340, 4;
	cvt.u32.u16	%r8947, %rs1;
	cvt.u32.u16	%r8948, %rs28;
	mul.lo.s32 	%r8949, %r8947, %r8948;
	ld.u16 	%rs2539, [%SP+42];
	cvt.u32.u16	%r8950, %rs2539;
	mul.lo.s32 	%r8951, %r8950, 0;
	add.s32 	%r8952, %r8949, %r8951;
	cvt.u64.u16	%rd8342, %rs13;
	mov.u64 	%rd8343, cSegToComp;
	cvta.const.u64 	%rd8344, %rd8343;
	shl.b64 	%rd8345, %rd8342, 1;
	add.s64 	%rd8346, %rd8344, %rd8345;
	ld.u16 	%rs2540, [%rd8346];
	cvt.u32.u16	%r8953, %rs2540;
	add.s32 	%r8954, %r8952, %r8953;
	cvt.s64.s32	%rd8347, %r8954;
	shl.b64 	%rd8348, %rd8347, 2;
	add.s64 	%rd8349, %rd9, %rd8348;
	ld.f32 	%f1417, [%rd8349];
	cvt.u32.u16	%r8955, %rs1;
	cvt.u32.u16	%r8956, %rs28;
	mul.lo.s32 	%r8957, %r8955, %r8956;
	ld.u16 	%rs2541, [%SP+42];
	cvt.u32.u16	%r8958, %rs2541;
	mul.lo.s32 	%r8959, %r8958, 1;
	add.s32 	%r8960, %r8957, %r8959;
	cvt.u64.u16	%rd8350, %rs13;
	shl.b64 	%rd8351, %rd8350, 1;
	add.s64 	%rd8352, %rd8344, %rd8351;
	ld.u16 	%rs2542, [%rd8352];
	cvt.u32.u16	%r8961, %rs2542;
	add.s32 	%r8962, %r8960, %r8961;
	cvt.s64.s32	%rd8353, %r8962;
	shl.b64 	%rd8354, %rd8353, 2;
	add.s64 	%rd8355, %rd9, %rd8354;
	ld.f32 	%f1418, [%rd8355];
	ld.f32 	%f1419, [%SP+772];
	add.s64 	%rd8356, %rd8340, 36;
	add.u64 	%rd8357, %SP, 1048;
	add.u64 	%rd8358, %SP, 1064;
	// Callseq Start 246
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8357;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8358;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8340;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8341;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1417;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1418;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1419;
	.param .b64 param8;
	st.param.b64	[param8+0], %rd8356;
	call.uni 
	_Z20CuBreakpointModel_caRdRffS0_S0_fffS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 246
tmp1244:

BB43_470:
	.loc	1 416 1
	cvt.u32.u16	%r8963, %rs13;
	ld.u16 	%rs2543, [%SP+16];
	cvt.u32.u16	%r8964, %rs2543;
	mul.lo.s32 	%r8965, %r8964, 1;
	add.s32 	%r8966, %r8963, %r8965;
	cvt.s64.s32	%rd8359, %r8966;
	shl.b64 	%rd8360, %rd8359, 1;
	mov.u64 	%rd8361, cBoolModel;
	cvta.const.u64 	%rd8362, %rd8361;
	add.s64 	%rd8363, %rd8362, %rd8360;
	ld.u16 	%rs2544, [%rd8363];
	setp.ne.s16	%p467, %rs2544, 0;
	not.pred 	%p468, %p467;
	@%p468 bra 	BB43_472;
	bra.uni 	BB43_471;

BB43_471:
	add.u64 	%rd8364, %SP, 740;
	.loc	1 416 1
tmp1245:
	add.s64 	%rd8365, %rd8364, 8;
	ld.f32 	%f1420, [%SP+776];
	add.s64 	%rd8366, %rd8364, 32;
	add.u64 	%rd8367, %SP, 1048;
	add.u64 	%rd8368, %SP, 1064;
	// Callseq Start 247
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8367;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8368;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8365;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1420;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd8366;
	call.uni 
	_Z21CuBreakpointModel_cadRdRffS0_fS0_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 247
tmp1246:

BB43_472:
	.loc	1 416 1
	cvt.u32.u16	%r8967, %rs13;
	ld.u16 	%rs2545, [%SP+16];
	cvt.u32.u16	%r8968, %rs2545;
	mul.lo.s32 	%r8969, %r8968, 2;
	add.s32 	%r8970, %r8967, %r8969;
	cvt.s64.s32	%rd8369, %r8970;
	shl.b64 	%rd8370, %rd8369, 1;
	mov.u64 	%rd8371, cBoolModel;
	cvta.const.u64 	%rd8372, %rd8371;
	add.s64 	%rd8373, %rd8372, %rd8370;
	ld.u16 	%rs2546, [%rd8373];
	setp.ne.s16	%p469, %rs2546, 0;
	not.pred 	%p470, %p469;
	@%p470 bra 	BB43_474;
	bra.uni 	BB43_473;

BB43_473:
	add.u64 	%rd8374, %SP, 740;
	.loc	1 416 1
tmp1247:
	add.s64 	%rd8375, %rd8374, 12;
	cvt.u32.u16	%r8971, %rs1;
	cvt.u32.u16	%r8972, %rs28;
	mul.lo.s32 	%r8973, %r8971, %r8972;
	ld.u16 	%rs2547, [%SP+42];
	cvt.u32.u16	%r8974, %rs2547;
	mul.lo.s32 	%r8975, %r8974, 2;
	add.s32 	%r8976, %r8973, %r8975;
	cvt.u64.u16	%rd8376, %rs13;
	mov.u64 	%rd8377, cSegToComp;
	cvta.const.u64 	%rd8378, %rd8377;
	shl.b64 	%rd8379, %rd8376, 1;
	add.s64 	%rd8380, %rd8378, %rd8379;
	ld.u16 	%rs2548, [%rd8380];
	cvt.u32.u16	%r8977, %rs2548;
	add.s32 	%r8978, %r8976, %r8977;
	cvt.s64.s32	%rd8381, %r8978;
	shl.b64 	%rd8382, %rd8381, 2;
	add.s64 	%rd8383, %rd9, %rd8382;
	ld.f32 	%f1421, [%rd8383];
	cvt.u32.u16	%r8979, %rs1;
	cvt.u32.u16	%r8980, %rs28;
	mul.lo.s32 	%r8981, %r8979, %r8980;
	ld.u16 	%rs2549, [%SP+42];
	cvt.u32.u16	%r8982, %rs2549;
	mul.lo.s32 	%r8983, %r8982, 3;
	add.s32 	%r8984, %r8981, %r8983;
	cvt.u64.u16	%rd8384, %rs13;
	shl.b64 	%rd8385, %rd8384, 1;
	add.s64 	%rd8386, %rd8378, %rd8385;
	ld.u16 	%rs2550, [%rd8386];
	cvt.u32.u16	%r8985, %rs2550;
	add.s32 	%r8986, %r8984, %r8985;
	cvt.s64.s32	%rd8387, %r8986;
	shl.b64 	%rd8388, %rd8387, 2;
	add.s64 	%rd8389, %rd9, %rd8388;
	ld.f32 	%f1422, [%rd8389];
	cvt.u32.u16	%r8987, %rs1;
	cvt.u32.u16	%r8988, %rs28;
	mul.lo.s32 	%r8989, %r8987, %r8988;
	ld.u16 	%rs2551, [%SP+42];
	cvt.u32.u16	%r8990, %rs2551;
	mul.lo.s32 	%r8991, %r8990, 4;
	add.s32 	%r8992, %r8989, %r8991;
	cvt.u64.u16	%rd8390, %rs13;
	shl.b64 	%rd8391, %rd8390, 1;
	add.s64 	%rd8392, %rd8378, %rd8391;
	ld.u16 	%rs2552, [%rd8392];
	cvt.u32.u16	%r8993, %rs2552;
	add.s32 	%r8994, %r8992, %r8993;
	cvt.s64.s32	%rd8393, %r8994;
	shl.b64 	%rd8394, %rd8393, 2;
	add.s64 	%rd8395, %rd9, %rd8394;
	ld.f32 	%f1423, [%rd8395];
	cvt.u32.u16	%r8995, %rs1;
	cvt.u32.u16	%r8996, %rs28;
	mul.lo.s32 	%r8997, %r8995, %r8996;
	ld.u16 	%rs2553, [%SP+42];
	cvt.u32.u16	%r8998, %rs2553;
	mul.lo.s32 	%r8999, %r8998, 5;
	add.s32 	%r9000, %r8997, %r8999;
	cvt.u64.u16	%rd8396, %rs13;
	shl.b64 	%rd8397, %rd8396, 1;
	add.s64 	%rd8398, %rd8378, %rd8397;
	ld.u16 	%rs2554, [%rd8398];
	cvt.u32.u16	%r9001, %rs2554;
	add.s32 	%r9002, %r9000, %r9001;
	cvt.s64.s32	%rd8399, %r9002;
	shl.b64 	%rd8400, %rd8399, 2;
	add.s64 	%rd8401, %rd9, %rd8400;
	ld.f32 	%f1424, [%rd8401];
	ld.f32 	%f1425, [%SP+772];
	add.u64 	%rd8402, %SP, 1048;
	add.u64 	%rd8403, %SP, 1064;
	// Callseq Start 248
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8402;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8403;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8375;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1421;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1422;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1423;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1424;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1425;
	call.uni 
	_Z21CuBreakpointModel_kcaRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 248
tmp1248:

BB43_474:
	.loc	1 416 1
	cvt.u32.u16	%r9003, %rs13;
	ld.u16 	%rs2555, [%SP+16];
	cvt.u32.u16	%r9004, %rs2555;
	mul.lo.s32 	%r9005, %r9004, 3;
	add.s32 	%r9006, %r9003, %r9005;
	cvt.s64.s32	%rd8404, %r9006;
	shl.b64 	%rd8405, %rd8404, 1;
	mov.u64 	%rd8406, cBoolModel;
	cvta.const.u64 	%rd8407, %rd8406;
	add.s64 	%rd8408, %rd8407, %rd8405;
	ld.u16 	%rs2556, [%rd8408];
	setp.ne.s16	%p471, %rs2556, 0;
	not.pred 	%p472, %p471;
	@%p472 bra 	BB43_476;
	bra.uni 	BB43_475;

BB43_475:
	add.u64 	%rd8409, %SP, 740;
	.loc	1 416 1
tmp1249:
	add.s64 	%rd8410, %rd8409, 16;
	cvt.u32.u16	%r9007, %rs1;
	cvt.u32.u16	%r9008, %rs28;
	mul.lo.s32 	%r9009, %r9007, %r9008;
	ld.u16 	%rs2557, [%SP+42];
	cvt.u32.u16	%r9010, %rs2557;
	mul.lo.s32 	%r9011, %r9010, 6;
	add.s32 	%r9012, %r9009, %r9011;
	cvt.u64.u16	%rd8411, %rs13;
	mov.u64 	%rd8412, cSegToComp;
	cvta.const.u64 	%rd8413, %rd8412;
	shl.b64 	%rd8414, %rd8411, 1;
	add.s64 	%rd8415, %rd8413, %rd8414;
	ld.u16 	%rs2558, [%rd8415];
	cvt.u32.u16	%r9013, %rs2558;
	add.s32 	%r9014, %r9012, %r9013;
	cvt.s64.s32	%rd8416, %r9014;
	shl.b64 	%rd8417, %rd8416, 2;
	add.s64 	%rd8418, %rd9, %rd8417;
	ld.f32 	%f1426, [%rd8418];
	cvt.u32.u16	%r9015, %rs1;
	cvt.u32.u16	%r9016, %rs28;
	mul.lo.s32 	%r9017, %r9015, %r9016;
	ld.u16 	%rs2559, [%SP+42];
	cvt.u32.u16	%r9018, %rs2559;
	mul.lo.s32 	%r9019, %r9018, 7;
	add.s32 	%r9020, %r9017, %r9019;
	cvt.u64.u16	%rd8419, %rs13;
	shl.b64 	%rd8420, %rd8419, 1;
	add.s64 	%rd8421, %rd8413, %rd8420;
	ld.u16 	%rs2560, [%rd8421];
	cvt.u32.u16	%r9021, %rs2560;
	add.s32 	%r9022, %r9020, %r9021;
	cvt.s64.s32	%rd8422, %r9022;
	shl.b64 	%rd8423, %rd8422, 2;
	add.s64 	%rd8424, %rd9, %rd8423;
	ld.f32 	%f1427, [%rd8424];
	cvt.u32.u16	%r9023, %rs1;
	cvt.u32.u16	%r9024, %rs28;
	mul.lo.s32 	%r9025, %r9023, %r9024;
	ld.u16 	%rs2561, [%SP+42];
	cvt.u32.u16	%r9026, %rs2561;
	mul.lo.s32 	%r9027, %r9026, 8;
	add.s32 	%r9028, %r9025, %r9027;
	cvt.u64.u16	%rd8425, %rs13;
	shl.b64 	%rd8426, %rd8425, 1;
	add.s64 	%rd8427, %rd8413, %rd8426;
	ld.u16 	%rs2562, [%rd8427];
	cvt.u32.u16	%r9029, %rs2562;
	add.s32 	%r9030, %r9028, %r9029;
	cvt.s64.s32	%rd8428, %r9030;
	shl.b64 	%rd8429, %rd8428, 2;
	add.s64 	%rd8430, %rd9, %rd8429;
	ld.f32 	%f1428, [%rd8430];
	cvt.u32.u16	%r9031, %rs1;
	cvt.u32.u16	%r9032, %rs28;
	mul.lo.s32 	%r9033, %r9031, %r9032;
	ld.u16 	%rs2563, [%SP+42];
	cvt.u32.u16	%r9034, %rs2563;
	mul.lo.s32 	%r9035, %r9034, 9;
	add.s32 	%r9036, %r9033, %r9035;
	cvt.u64.u16	%rd8431, %rs13;
	shl.b64 	%rd8432, %rd8431, 1;
	add.s64 	%rd8433, %rd8413, %rd8432;
	ld.u16 	%rs2564, [%rd8433];
	cvt.u32.u16	%r9037, %rs2564;
	add.s32 	%r9038, %r9036, %r9037;
	cvt.s64.s32	%rd8434, %r9038;
	shl.b64 	%rd8435, %rd8434, 2;
	add.s64 	%rd8436, %rd9, %rd8435;
	ld.f32 	%f1429, [%rd8436];
	cvt.u32.u16	%r9039, %rs1;
	cvt.u32.u16	%r9040, %rs28;
	mul.lo.s32 	%r9041, %r9039, %r9040;
	ld.u16 	%rs2565, [%SP+42];
	cvt.u32.u16	%r9042, %rs2565;
	mul.lo.s32 	%r9043, %r9042, 10;
	add.s32 	%r9044, %r9041, %r9043;
	cvt.u64.u16	%rd8437, %rs13;
	shl.b64 	%rd8438, %rd8437, 1;
	add.s64 	%rd8439, %rd8413, %rd8438;
	ld.u16 	%rs2566, [%rd8439];
	cvt.u32.u16	%r9045, %rs2566;
	add.s32 	%r9046, %r9044, %r9045;
	cvt.s64.s32	%rd8440, %r9046;
	shl.b64 	%rd8441, %rd8440, 2;
	add.s64 	%rd8442, %rd9, %rd8441;
	ld.f32 	%f1430, [%rd8442];
	add.u64 	%rd8443, %SP, 1048;
	add.u64 	%rd8444, %SP, 1064;
	// Callseq Start 249
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8443;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8444;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8410;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1426;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1427;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1428;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1429;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1430;
	call.uni 
	_Z20CuBreakpointModel_kmRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 249
tmp1250:

BB43_476:
	.loc	1 416 1
	cvt.u32.u16	%r9047, %rs13;
	ld.u16 	%rs2567, [%SP+16];
	cvt.u32.u16	%r9048, %rs2567;
	mul.lo.s32 	%r9049, %r9048, 4;
	add.s32 	%r9050, %r9047, %r9049;
	cvt.s64.s32	%rd8445, %r9050;
	shl.b64 	%rd8446, %rd8445, 1;
	mov.u64 	%rd8447, cBoolModel;
	cvta.const.u64 	%rd8448, %rd8447;
	add.s64 	%rd8449, %rd8448, %rd8446;
	ld.u16 	%rs2568, [%rd8449];
	setp.ne.s16	%p473, %rs2568, 0;
	not.pred 	%p474, %p473;
	@%p474 bra 	BB43_478;
	bra.uni 	BB43_477;

BB43_477:
	add.u64 	%rd8450, %SP, 740;
	.loc	1 416 1
tmp1251:
	add.s64 	%rd8451, %rd8450, 20;
	cvt.u32.u16	%r9051, %rs1;
	cvt.u32.u16	%r9052, %rs28;
	mul.lo.s32 	%r9053, %r9051, %r9052;
	ld.u16 	%rs2569, [%SP+42];
	cvt.u32.u16	%r9054, %rs2569;
	mul.lo.s32 	%r9055, %r9054, 11;
	add.s32 	%r9056, %r9053, %r9055;
	cvt.u64.u16	%rd8452, %rs13;
	mov.u64 	%rd8453, cSegToComp;
	cvta.const.u64 	%rd8454, %rd8453;
	shl.b64 	%rd8455, %rd8452, 1;
	add.s64 	%rd8456, %rd8454, %rd8455;
	ld.u16 	%rs2570, [%rd8456];
	cvt.u32.u16	%r9057, %rs2570;
	add.s32 	%r9058, %r9056, %r9057;
	cvt.s64.s32	%rd8457, %r9058;
	shl.b64 	%rd8458, %rd8457, 2;
	add.s64 	%rd8459, %rd9, %rd8458;
	ld.f32 	%f1431, [%rd8459];
	cvt.u32.u16	%r9059, %rs1;
	cvt.u32.u16	%r9060, %rs28;
	mul.lo.s32 	%r9061, %r9059, %r9060;
	ld.u16 	%rs2571, [%SP+42];
	cvt.u32.u16	%r9062, %rs2571;
	mul.lo.s32 	%r9063, %r9062, 12;
	add.s32 	%r9064, %r9061, %r9063;
	cvt.u64.u16	%rd8460, %rs13;
	shl.b64 	%rd8461, %rd8460, 1;
	add.s64 	%rd8462, %rd8454, %rd8461;
	ld.u16 	%rs2572, [%rd8462];
	cvt.u32.u16	%r9065, %rs2572;
	add.s32 	%r9066, %r9064, %r9065;
	cvt.s64.s32	%rd8463, %r9066;
	shl.b64 	%rd8464, %rd8463, 2;
	add.s64 	%rd8465, %rd9, %rd8464;
	ld.f32 	%f1432, [%rd8465];
	cvt.u32.u16	%r9067, %rs1;
	cvt.u32.u16	%r9068, %rs28;
	mul.lo.s32 	%r9069, %r9067, %r9068;
	ld.u16 	%rs2573, [%SP+42];
	cvt.u32.u16	%r9070, %rs2573;
	mul.lo.s32 	%r9071, %r9070, 13;
	add.s32 	%r9072, %r9069, %r9071;
	cvt.u64.u16	%rd8466, %rs13;
	shl.b64 	%rd8467, %rd8466, 1;
	add.s64 	%rd8468, %rd8454, %rd8467;
	ld.u16 	%rs2574, [%rd8468];
	cvt.u32.u16	%r9073, %rs2574;
	add.s32 	%r9074, %r9072, %r9073;
	cvt.s64.s32	%rd8469, %r9074;
	shl.b64 	%rd8470, %rd8469, 2;
	add.s64 	%rd8471, %rd9, %rd8470;
	ld.f32 	%f1433, [%rd8471];
	cvt.u32.u16	%r9075, %rs1;
	cvt.u32.u16	%r9076, %rs28;
	mul.lo.s32 	%r9077, %r9075, %r9076;
	ld.u16 	%rs2575, [%SP+42];
	cvt.u32.u16	%r9078, %rs2575;
	mul.lo.s32 	%r9079, %r9078, 14;
	add.s32 	%r9080, %r9077, %r9079;
	cvt.u64.u16	%rd8472, %rs13;
	shl.b64 	%rd8473, %rd8472, 1;
	add.s64 	%rd8474, %rd8454, %rd8473;
	ld.u16 	%rs2576, [%rd8474];
	cvt.u32.u16	%r9081, %rs2576;
	add.s32 	%r9082, %r9080, %r9081;
	cvt.s64.s32	%rd8475, %r9082;
	shl.b64 	%rd8476, %rd8475, 2;
	add.s64 	%rd8477, %rd9, %rd8476;
	ld.f32 	%f1434, [%rd8477];
	cvt.u32.u16	%r9083, %rs1;
	cvt.u32.u16	%r9084, %rs28;
	mul.lo.s32 	%r9085, %r9083, %r9084;
	ld.u16 	%rs2577, [%SP+42];
	cvt.u32.u16	%r9086, %rs2577;
	mul.lo.s32 	%r9087, %r9086, 15;
	add.s32 	%r9088, %r9085, %r9087;
	cvt.u64.u16	%rd8478, %rs13;
	shl.b64 	%rd8479, %rd8478, 1;
	add.s64 	%rd8480, %rd8454, %rd8479;
	ld.u16 	%rs2578, [%rd8480];
	cvt.u32.u16	%r9089, %rs2578;
	add.s32 	%r9090, %r9088, %r9089;
	cvt.s64.s32	%rd8481, %r9090;
	shl.b64 	%rd8482, %rd8481, 2;
	add.s64 	%rd8483, %rd9, %rd8482;
	ld.f32 	%f1435, [%rd8483];
	add.u64 	%rd8484, %SP, 1048;
	add.u64 	%rd8485, %SP, 1064;
	// Callseq Start 250
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8484;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8485;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8451;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1431;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1432;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1433;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1434;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1435;
	call.uni 
	_Z20CuBreakpointModel_kvRdRffS0_fffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 250
tmp1252:

BB43_478:
	.loc	1 416 1
	cvt.u32.u16	%r9091, %rs13;
	ld.u16 	%rs2579, [%SP+16];
	cvt.u32.u16	%r9092, %rs2579;
	mul.lo.s32 	%r9093, %r9092, 5;
	add.s32 	%r9094, %r9091, %r9093;
	cvt.s64.s32	%rd8486, %r9094;
	shl.b64 	%rd8487, %rd8486, 1;
	mov.u64 	%rd8488, cBoolModel;
	cvta.const.u64 	%rd8489, %rd8488;
	add.s64 	%rd8490, %rd8489, %rd8487;
	ld.u16 	%rs2580, [%rd8490];
	setp.ne.s16	%p475, %rs2580, 0;
	not.pred 	%p476, %p475;
	@%p476 bra 	BB43_480;
	bra.uni 	BB43_479;

BB43_479:
	add.u64 	%rd8491, %SP, 740;
	.loc	1 416 1
tmp1253:
	add.s64 	%rd8492, %rd8491, 24;
	add.s64 	%rd8493, %rd8491, 28;
	cvt.u32.u16	%r9095, %rs1;
	cvt.u32.u16	%r9096, %rs28;
	mul.lo.s32 	%r9097, %r9095, %r9096;
	ld.u16 	%rs2581, [%SP+42];
	cvt.u32.u16	%r9098, %rs2581;
	mul.lo.s32 	%r9099, %r9098, 16;
	add.s32 	%r9100, %r9097, %r9099;
	cvt.u64.u16	%rd8494, %rs13;
	mov.u64 	%rd8495, cSegToComp;
	cvta.const.u64 	%rd8496, %rd8495;
	shl.b64 	%rd8497, %rd8494, 1;
	add.s64 	%rd8498, %rd8496, %rd8497;
	ld.u16 	%rs2582, [%rd8498];
	cvt.u32.u16	%r9101, %rs2582;
	add.s32 	%r9102, %r9100, %r9101;
	cvt.s64.s32	%rd8499, %r9102;
	shl.b64 	%rd8500, %rd8499, 2;
	add.s64 	%rd8501, %rd9, %rd8500;
	ld.f32 	%f1436, [%rd8501];
	cvt.u32.u16	%r9103, %rs1;
	cvt.u32.u16	%r9104, %rs28;
	mul.lo.s32 	%r9105, %r9103, %r9104;
	ld.u16 	%rs2583, [%SP+42];
	cvt.u32.u16	%r9106, %rs2583;
	mul.lo.s32 	%r9107, %r9106, 17;
	add.s32 	%r9108, %r9105, %r9107;
	cvt.u64.u16	%rd8502, %rs13;
	shl.b64 	%rd8503, %rd8502, 1;
	add.s64 	%rd8504, %rd8496, %rd8503;
	ld.u16 	%rs2584, [%rd8504];
	cvt.u32.u16	%r9109, %rs2584;
	add.s32 	%r9110, %r9108, %r9109;
	cvt.s64.s32	%rd8505, %r9110;
	shl.b64 	%rd8506, %rd8505, 2;
	add.s64 	%rd8507, %rd9, %rd8506;
	ld.f32 	%f1437, [%rd8507];
	cvt.u32.u16	%r9111, %rs1;
	cvt.u32.u16	%r9112, %rs28;
	mul.lo.s32 	%r9113, %r9111, %r9112;
	ld.u16 	%rs2585, [%SP+42];
	cvt.u32.u16	%r9114, %rs2585;
	mul.lo.s32 	%r9115, %r9114, 18;
	add.s32 	%r9116, %r9113, %r9115;
	cvt.u64.u16	%rd8508, %rs13;
	shl.b64 	%rd8509, %rd8508, 1;
	add.s64 	%rd8510, %rd8496, %rd8509;
	ld.u16 	%rs2586, [%rd8510];
	cvt.u32.u16	%r9117, %rs2586;
	add.s32 	%r9118, %r9116, %r9117;
	cvt.s64.s32	%rd8511, %r9118;
	shl.b64 	%rd8512, %rd8511, 2;
	add.s64 	%rd8513, %rd9, %rd8512;
	ld.f32 	%f1438, [%rd8513];
	cvt.u32.u16	%r9119, %rs1;
	cvt.u32.u16	%r9120, %rs28;
	mul.lo.s32 	%r9121, %r9119, %r9120;
	ld.u16 	%rs2587, [%SP+42];
	cvt.u32.u16	%r9122, %rs2587;
	mul.lo.s32 	%r9123, %r9122, 19;
	add.s32 	%r9124, %r9121, %r9123;
	cvt.u64.u16	%rd8514, %rs13;
	shl.b64 	%rd8515, %rd8514, 1;
	add.s64 	%rd8516, %rd8496, %rd8515;
	ld.u16 	%rs2588, [%rd8516];
	cvt.u32.u16	%r9125, %rs2588;
	add.s32 	%r9126, %r9124, %r9125;
	cvt.s64.s32	%rd8517, %r9126;
	shl.b64 	%rd8518, %rd8517, 2;
	add.s64 	%rd8519, %rd9, %rd8518;
	ld.f32 	%f1439, [%rd8519];
	cvt.u32.u16	%r9127, %rs1;
	cvt.u32.u16	%r9128, %rs28;
	mul.lo.s32 	%r9129, %r9127, %r9128;
	ld.u16 	%rs2589, [%SP+42];
	cvt.u32.u16	%r9130, %rs2589;
	mul.lo.s32 	%r9131, %r9130, 20;
	add.s32 	%r9132, %r9129, %r9131;
	cvt.u64.u16	%rd8520, %rs13;
	shl.b64 	%rd8521, %rd8520, 1;
	add.s64 	%rd8522, %rd8496, %rd8521;
	ld.u16 	%rs2590, [%rd8522];
	cvt.u32.u16	%r9133, %rs2590;
	add.s32 	%r9134, %r9132, %r9133;
	cvt.s64.s32	%rd8523, %r9134;
	shl.b64 	%rd8524, %rd8523, 2;
	add.s64 	%rd8525, %rd9, %rd8524;
	ld.f32 	%f1440, [%rd8525];
	cvt.u32.u16	%r9135, %rs1;
	cvt.u32.u16	%r9136, %rs28;
	mul.lo.s32 	%r9137, %r9135, %r9136;
	ld.u16 	%rs2591, [%SP+42];
	cvt.u32.u16	%r9138, %rs2591;
	mul.lo.s32 	%r9139, %r9138, 21;
	add.s32 	%r9140, %r9137, %r9139;
	cvt.u64.u16	%rd8526, %rs13;
	shl.b64 	%rd8527, %rd8526, 1;
	add.s64 	%rd8528, %rd8496, %rd8527;
	ld.u16 	%rs2592, [%rd8528];
	cvt.u32.u16	%r9141, %rs2592;
	add.s32 	%r9142, %r9140, %r9141;
	cvt.s64.s32	%rd8529, %r9142;
	shl.b64 	%rd8530, %rd8529, 2;
	add.s64 	%rd8531, %rd9, %rd8530;
	ld.f32 	%f1441, [%rd8531];
	cvt.u32.u16	%r9143, %rs1;
	cvt.u32.u16	%r9144, %rs28;
	mul.lo.s32 	%r9145, %r9143, %r9144;
	ld.u16 	%rs2593, [%SP+42];
	cvt.u32.u16	%r9146, %rs2593;
	mul.lo.s32 	%r9147, %r9146, 22;
	add.s32 	%r9148, %r9145, %r9147;
	cvt.u64.u16	%rd8532, %rs13;
	shl.b64 	%rd8533, %rd8532, 1;
	add.s64 	%rd8534, %rd8496, %rd8533;
	ld.u16 	%rs2594, [%rd8534];
	cvt.u32.u16	%r9149, %rs2594;
	add.s32 	%r9150, %r9148, %r9149;
	cvt.s64.s32	%rd8535, %r9150;
	shl.b64 	%rd8536, %rd8535, 2;
	add.s64 	%rd8537, %rd9, %rd8536;
	ld.f32 	%f1442, [%rd8537];
	cvt.u32.u16	%r9151, %rs1;
	cvt.u32.u16	%r9152, %rs28;
	mul.lo.s32 	%r9153, %r9151, %r9152;
	ld.u16 	%rs2595, [%SP+42];
	cvt.u32.u16	%r9154, %rs2595;
	mul.lo.s32 	%r9155, %r9154, 23;
	add.s32 	%r9156, %r9153, %r9155;
	cvt.u64.u16	%rd8538, %rs13;
	shl.b64 	%rd8539, %rd8538, 1;
	add.s64 	%rd8540, %rd8496, %rd8539;
	ld.u16 	%rs2596, [%rd8540];
	cvt.u32.u16	%r9157, %rs2596;
	add.s32 	%r9158, %r9156, %r9157;
	cvt.s64.s32	%rd8541, %r9158;
	shl.b64 	%rd8542, %rd8541, 2;
	add.s64 	%rd8543, %rd9, %rd8542;
	ld.f32 	%f1443, [%rd8543];
	cvt.u32.u16	%r9159, %rs1;
	cvt.u32.u16	%r9160, %rs28;
	mul.lo.s32 	%r9161, %r9159, %r9160;
	ld.u16 	%rs2597, [%SP+42];
	cvt.u32.u16	%r9162, %rs2597;
	mul.lo.s32 	%r9163, %r9162, 24;
	add.s32 	%r9164, %r9161, %r9163;
	cvt.u64.u16	%rd8544, %rs13;
	shl.b64 	%rd8545, %rd8544, 1;
	add.s64 	%rd8546, %rd8496, %rd8545;
	ld.u16 	%rs2598, [%rd8546];
	cvt.u32.u16	%r9165, %rs2598;
	add.s32 	%r9166, %r9164, %r9165;
	cvt.s64.s32	%rd8547, %r9166;
	shl.b64 	%rd8548, %rd8547, 2;
	add.s64 	%rd8549, %rd9, %rd8548;
	ld.f32 	%f1444, [%rd8549];
	cvt.u32.u16	%r9167, %rs1;
	cvt.u32.u16	%r9168, %rs28;
	mul.lo.s32 	%r9169, %r9167, %r9168;
	ld.u16 	%rs2599, [%SP+42];
	cvt.u32.u16	%r9170, %rs2599;
	mul.lo.s32 	%r9171, %r9170, 25;
	add.s32 	%r9172, %r9169, %r9171;
	cvt.u64.u16	%rd8550, %rs13;
	shl.b64 	%rd8551, %rd8550, 1;
	add.s64 	%rd8552, %rd8496, %rd8551;
	ld.u16 	%rs2600, [%rd8552];
	cvt.u32.u16	%r9173, %rs2600;
	add.s32 	%r9174, %r9172, %r9173;
	cvt.s64.s32	%rd8553, %r9174;
	shl.b64 	%rd8554, %rd8553, 2;
	add.s64 	%rd8555, %rd9, %rd8554;
	ld.f32 	%f1445, [%rd8555];
	cvt.u32.u16	%r9175, %rs1;
	cvt.u32.u16	%r9176, %rs28;
	mul.lo.s32 	%r9177, %r9175, %r9176;
	ld.u16 	%rs2601, [%SP+42];
	cvt.u32.u16	%r9178, %rs2601;
	mul.lo.s32 	%r9179, %r9178, 26;
	add.s32 	%r9180, %r9177, %r9179;
	cvt.u64.u16	%rd8556, %rs13;
	shl.b64 	%rd8557, %rd8556, 1;
	add.s64 	%rd8558, %rd8496, %rd8557;
	ld.u16 	%rs2602, [%rd8558];
	cvt.u32.u16	%r9181, %rs2602;
	add.s32 	%r9182, %r9180, %r9181;
	cvt.s64.s32	%rd8559, %r9182;
	shl.b64 	%rd8560, %rd8559, 2;
	add.s64 	%rd8561, %rd9, %rd8560;
	ld.f32 	%f1446, [%rd8561];
	cvt.u32.u16	%r9183, %rs1;
	cvt.u32.u16	%r9184, %rs28;
	mul.lo.s32 	%r9185, %r9183, %r9184;
	ld.u16 	%rs2603, [%SP+42];
	cvt.u32.u16	%r9186, %rs2603;
	mul.lo.s32 	%r9187, %r9186, 27;
	add.s32 	%r9188, %r9185, %r9187;
	cvt.u64.u16	%rd8562, %rs13;
	shl.b64 	%rd8563, %rd8562, 1;
	add.s64 	%rd8564, %rd8496, %rd8563;
	ld.u16 	%rs2604, [%rd8564];
	cvt.u32.u16	%r9189, %rs2604;
	add.s32 	%r9190, %r9188, %r9189;
	cvt.s64.s32	%rd8565, %r9190;
	shl.b64 	%rd8566, %rd8565, 2;
	add.s64 	%rd8567, %rd9, %rd8566;
	ld.f32 	%f1447, [%rd8567];
	add.u64 	%rd8568, %SP, 1048;
	add.u64 	%rd8569, %SP, 1064;
	// Callseq Start 251
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd8568;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8569;
	.param .b32 param2;
	st.param.f32	[param2+0], %f1940;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8492;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8493;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1436;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1437;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1438;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1439;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1440;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1441;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1442;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1443;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1444;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1445;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1446;
	.param .b32 param16;
	st.param.f32	[param16+0], %f1447;
	call.uni 
	_Z20CuBreakpointModel_naRdRffS0_S0_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15, 
	param16
	);
	
	//{
	}// Callseq End 251
tmp1254:

BB43_480:
	.loc	1 420 1
	ld.f64 	%fd281, [%SP+792];
	ld.f64 	%fd282, [%SP+784];
	sub.f64 	%fd283, %fd281, %fd282;
tmp1255:
	mov.f64 	%fd284, 0d3F50624DD2F1A9FC;
	mov.f64 	%fd285, %fd284;
tmp1256:
	.loc	1 420 58
	bra.uni	tmp1257;
tmp1257:
	.loc	4 1478 3
	div.rn.f64 	%fd286, %fd283, %fd285;
tmp1258:
	.loc	1 420 58
	cvt.rn.ftz.f32.f64	%f1448, %fd286;
tmp1259:
	.loc	1 420 1
	ld.f64 	%fd287, [%SP+816];
	ld.f64 	%fd288, [%SP+808];
	sub.f64 	%fd289, %fd287, %fd288;
tmp1260:
	mov.f64 	%fd290, %fd284;
tmp1261:
	.loc	1 420 58
	bra.uni	tmp1262;
tmp1262:
	.loc	4 1478 3
	div.rn.f64 	%fd291, %fd289, %fd290;
tmp1263:
	.loc	1 420 58
	cvt.rn.ftz.f32.f64	%f1449, %fd291;
tmp1264:
	.loc	1 420 1
	ld.f64 	%fd292, [%SP+840];
	ld.f64 	%fd293, [%SP+832];
	sub.f64 	%fd294, %fd292, %fd293;
tmp1265:
	mov.f64 	%fd295, %fd284;
tmp1266:
	.loc	1 420 59
	bra.uni	tmp1267;
tmp1267:
	.loc	4 1478 3
	div.rn.f64 	%fd296, %fd294, %fd295;
tmp1268:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1450, %fd296;
tmp1269:
	.loc	1 420 1
	ld.f64 	%fd297, [%SP+864];
	ld.f64 	%fd298, [%SP+856];
	sub.f64 	%fd299, %fd297, %fd298;
tmp1270:
	mov.f64 	%fd300, %fd284;
tmp1271:
	.loc	1 420 59
	bra.uni	tmp1272;
tmp1272:
	.loc	4 1478 3
	div.rn.f64 	%fd301, %fd299, %fd300;
tmp1273:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1451, %fd301;
tmp1274:
	.loc	1 420 1
	ld.f64 	%fd302, [%SP+888];
	ld.f64 	%fd303, [%SP+880];
	sub.f64 	%fd304, %fd302, %fd303;
tmp1275:
	mov.f64 	%fd305, %fd284;
tmp1276:
	.loc	1 420 59
	bra.uni	tmp1277;
tmp1277:
	.loc	4 1478 3
	div.rn.f64 	%fd306, %fd304, %fd305;
tmp1278:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1452, %fd306;
tmp1279:
	.loc	1 420 1
	ld.f64 	%fd307, [%SP+912];
	ld.f64 	%fd308, [%SP+904];
	sub.f64 	%fd309, %fd307, %fd308;
tmp1280:
	mov.f64 	%fd310, %fd284;
tmp1281:
	.loc	1 420 59
	bra.uni	tmp1282;
tmp1282:
	.loc	4 1478 3
	div.rn.f64 	%fd311, %fd309, %fd310;
tmp1283:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1453, %fd311;
tmp1284:
	.loc	1 420 1
	ld.f64 	%fd312, [%SP+936];
	ld.f64 	%fd313, [%SP+928];
	sub.f64 	%fd314, %fd312, %fd313;
tmp1285:
	mov.f64 	%fd315, %fd284;
tmp1286:
	.loc	1 420 59
	bra.uni	tmp1287;
tmp1287:
	.loc	4 1478 3
	div.rn.f64 	%fd316, %fd314, %fd315;
tmp1288:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1454, %fd316;
tmp1289:
	.loc	1 420 1
	ld.f64 	%fd317, [%SP+960];
	ld.f64 	%fd318, [%SP+952];
	sub.f64 	%fd319, %fd317, %fd318;
tmp1290:
	mov.f64 	%fd320, %fd284;
tmp1291:
	.loc	1 420 59
	bra.uni	tmp1292;
tmp1292:
	.loc	4 1478 3
	div.rn.f64 	%fd321, %fd319, %fd320;
tmp1293:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1455, %fd321;
tmp1294:
	.loc	1 420 1
	ld.f64 	%fd322, [%SP+984];
	ld.f64 	%fd323, [%SP+976];
	sub.f64 	%fd324, %fd322, %fd323;
tmp1295:
	mov.f64 	%fd325, %fd284;
tmp1296:
	.loc	1 420 59
	bra.uni	tmp1297;
tmp1297:
	.loc	4 1478 3
	div.rn.f64 	%fd326, %fd324, %fd325;
tmp1298:
	.loc	1 420 59
	cvt.rn.ftz.f32.f64	%f1456, %fd326;
tmp1299:
	.loc	1 420 1
	ld.f64 	%fd327, [%SP+1008];
	ld.f64 	%fd328, [%SP+1000];
	sub.f64 	%fd329, %fd327, %fd328;
tmp1300:
	mov.f64 	%fd330, %fd284;
tmp1301:
	.loc	1 420 60
	bra.uni	tmp1302;
tmp1302:
	.loc	4 1478 3
	div.rn.f64 	%fd331, %fd329, %fd330;
tmp1303:
	.loc	1 420 60
	cvt.rn.ftz.f32.f64	%f1457, %fd331;
tmp1304:
	.loc	1 420 1
	ld.f64 	%fd332, [%SP+1032];
	ld.f64 	%fd333, [%SP+1024];
	sub.f64 	%fd334, %fd332, %fd333;
tmp1305:
	mov.f64 	%fd335, %fd284;
tmp1306:
	.loc	1 420 60
	bra.uni	tmp1307;
tmp1307:
	.loc	4 1478 3
	div.rn.f64 	%fd336, %fd334, %fd335;
tmp1308:
	.loc	1 420 60
	cvt.rn.ftz.f32.f64	%f1458, %fd336;
tmp1309:
	.loc	1 420 1
	ld.f64 	%fd337, [%SP+1056];
	ld.f64 	%fd338, [%SP+1048];
	sub.f64 	%fd339, %fd337, %fd338;
tmp1310:
	mov.f64 	%fd340, %fd284;
tmp1311:
	.loc	1 420 60
	bra.uni	tmp1312;
tmp1312:
	.loc	4 1478 3
	div.rn.f64 	%fd341, %fd339, %fd340;
tmp1313:
	.loc	1 420 60
	cvt.rn.ftz.f32.f64	%f1459, %fd341;
tmp1314:
	.loc	1 423 1
	cvt.ftz.f64.f32	%fd342, %f1943;
	ld.f64 	%fd343, [%SP+784];
	sub.f64 	%fd1, %fd342, %fd343;
tmp1315:
	cvt.ftz.f64.f32	%fd344, %f1944;
	ld.f64 	%fd345, [%SP+808];
	sub.f64 	%fd2, %fd344, %fd345;
tmp1316:
	cvt.ftz.f64.f32	%fd346, %f1945;
	ld.f64 	%fd347, [%SP+832];
	sub.f64 	%fd3, %fd346, %fd347;
tmp1317:
	cvt.ftz.f64.f32	%fd348, %f1946;
	ld.f64 	%fd349, [%SP+856];
	sub.f64 	%fd4, %fd348, %fd349;
tmp1318:
	cvt.ftz.f64.f32	%fd350, %f1947;
	ld.f64 	%fd351, [%SP+880];
	sub.f64 	%fd5, %fd350, %fd351;
tmp1319:
	cvt.ftz.f64.f32	%fd352, %f1948;
	ld.f64 	%fd353, [%SP+904];
	sub.f64 	%fd6, %fd352, %fd353;
tmp1320:
	cvt.ftz.f64.f32	%fd354, %f1949;
	ld.f64 	%fd355, [%SP+928];
	sub.f64 	%fd7, %fd354, %fd355;
tmp1321:
	cvt.ftz.f64.f32	%fd356, %f1950;
	ld.f64 	%fd357, [%SP+952];
	sub.f64 	%fd8, %fd356, %fd357;
tmp1322:
	cvt.ftz.f64.f32	%fd358, %f1951;
	ld.f64 	%fd359, [%SP+976];
	sub.f64 	%fd9, %fd358, %fd359;
tmp1323:
	cvt.ftz.f64.f32	%fd360, %f1952;
	ld.f64 	%fd361, [%SP+1000];
	sub.f64 	%fd10, %fd360, %fd361;
tmp1324:
	cvt.ftz.f64.f32	%fd362, %f1953;
	ld.f64 	%fd363, [%SP+1024];
	sub.f64 	%fd11, %fd362, %fd363;
tmp1325:
	cvt.ftz.f64.f32	%fd364, %f1954;
	ld.f64 	%fd365, [%SP+1048];
	sub.f64 	%fd12, %fd364, %fd365;
tmp1326:
	.loc	1 425 1
	cvt.u64.u16	%rd8570, %rs2;
	mov.u64 	%rd8571, cCm;
	cvta.const.u64 	%rd8572, %rd8571;
	shl.b64 	%rd8573, %rd8570, 2;
	add.s64 	%rd8574, %rd8572, %rd8573;
	ld.f32 	%f1460, [%rd8574];
	cvt.ftz.f64.f32	%fd366, %f1460;
	cvt.rn.ftz.f32.f64	%f1461, %fd366;
	mul.ftz.f32 	%f1462, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd367, %f1462;
	cvt.rn.ftz.f32.f64	%f1463, %fd367;
tmp1327:
	.loc	1 425 111
	bra.uni	tmp1328;
tmp1328:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1464, %f1461, %f1463;
tmp1329:
	.loc	1 425 111
	add.ftz.f32 	%f1465, %f1448, %f1464;
	cvt.ftz.f64.f32	%fd368, %f1465;
tmp1330:
	.loc	1 425 1
	ld.u16 	%rs2605, [%SP+16];
	cvt.u32.u16	%r9191, %rs2605;
	cvt.u32.u16	%r9192, %rs2;
	sub.s32 	%r9193, %r9191, %r9192;
	sub.s32 	%r9194, %r9193, 1;
	cvt.s64.s32	%rd8575, %r9194;
	shl.b64 	%rd8576, %rd8575, 3;
	mov.u64 	%rd8577, cF;
	cvta.const.u64 	%rd8578, %rd8577;
	add.s64 	%rd8579, %rd8578, %rd8576;
	ld.f64 	%fd369, [%rd8579];
	sub.f64 	%fd13, %fd368, %fd369;
tmp1331:
	cvt.u64.u16	%rd8580, %rs3;
	shl.b64 	%rd8581, %rd8580, 2;
	add.s64 	%rd8582, %rd8572, %rd8581;
	ld.f32 	%f1466, [%rd8582];
	cvt.ftz.f64.f32	%fd370, %f1466;
	cvt.rn.ftz.f32.f64	%f1467, %fd370;
	mul.ftz.f32 	%f1468, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd371, %f1468;
	cvt.rn.ftz.f32.f64	%f1469, %fd371;
tmp1332:
	.loc	1 425 111
	bra.uni	tmp1333;
tmp1333:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1470, %f1467, %f1469;
tmp1334:
	.loc	1 425 111
	add.ftz.f32 	%f1471, %f1449, %f1470;
	cvt.ftz.f64.f32	%fd372, %f1471;
tmp1335:
	.loc	1 425 1
	ld.u16 	%rs2606, [%SP+16];
	cvt.u32.u16	%r9195, %rs2606;
	cvt.u32.u16	%r9196, %rs3;
	sub.s32 	%r9197, %r9195, %r9196;
	sub.s32 	%r9198, %r9197, 1;
	cvt.s64.s32	%rd8583, %r9198;
	shl.b64 	%rd8584, %rd8583, 3;
	add.s64 	%rd8585, %rd8578, %rd8584;
	ld.f64 	%fd373, [%rd8585];
	sub.f64 	%fd14, %fd372, %fd373;
tmp1336:
	cvt.u64.u16	%rd8586, %rs4;
	shl.b64 	%rd8587, %rd8586, 2;
	add.s64 	%rd8588, %rd8572, %rd8587;
	ld.f32 	%f1472, [%rd8588];
	cvt.ftz.f64.f32	%fd374, %f1472;
	cvt.rn.ftz.f32.f64	%f1473, %fd374;
	mul.ftz.f32 	%f1474, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd375, %f1474;
	cvt.rn.ftz.f32.f64	%f1475, %fd375;
tmp1337:
	.loc	1 425 113
	bra.uni	tmp1338;
tmp1338:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1476, %f1473, %f1475;
tmp1339:
	.loc	1 425 113
	add.ftz.f32 	%f1477, %f1450, %f1476;
	cvt.ftz.f64.f32	%fd376, %f1477;
tmp1340:
	.loc	1 425 1
	ld.u16 	%rs2607, [%SP+16];
	cvt.u32.u16	%r9199, %rs2607;
	cvt.u32.u16	%r9200, %rs4;
	sub.s32 	%r9201, %r9199, %r9200;
	sub.s32 	%r9202, %r9201, 1;
	cvt.s64.s32	%rd8589, %r9202;
	shl.b64 	%rd8590, %rd8589, 3;
	add.s64 	%rd8591, %rd8578, %rd8590;
	ld.f64 	%fd377, [%rd8591];
	sub.f64 	%fd15, %fd376, %fd377;
tmp1341:
	cvt.u64.u16	%rd8592, %rs5;
	shl.b64 	%rd8593, %rd8592, 2;
	add.s64 	%rd8594, %rd8572, %rd8593;
	ld.f32 	%f1478, [%rd8594];
	cvt.ftz.f64.f32	%fd378, %f1478;
	cvt.rn.ftz.f32.f64	%f1479, %fd378;
	mul.ftz.f32 	%f1480, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd379, %f1480;
	cvt.rn.ftz.f32.f64	%f1481, %fd379;
tmp1342:
	.loc	1 425 113
	bra.uni	tmp1343;
tmp1343:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1482, %f1479, %f1481;
tmp1344:
	.loc	1 425 113
	add.ftz.f32 	%f1483, %f1451, %f1482;
	cvt.ftz.f64.f32	%fd380, %f1483;
tmp1345:
	.loc	1 425 1
	ld.u16 	%rs2608, [%SP+16];
	cvt.u32.u16	%r9203, %rs2608;
	cvt.u32.u16	%r9204, %rs5;
	sub.s32 	%r9205, %r9203, %r9204;
	sub.s32 	%r9206, %r9205, 1;
	cvt.s64.s32	%rd8595, %r9206;
	shl.b64 	%rd8596, %rd8595, 3;
	add.s64 	%rd8597, %rd8578, %rd8596;
	ld.f64 	%fd381, [%rd8597];
	sub.f64 	%fd16, %fd380, %fd381;
tmp1346:
	cvt.u64.u16	%rd8598, %rs6;
	shl.b64 	%rd8599, %rd8598, 2;
	add.s64 	%rd8600, %rd8572, %rd8599;
	ld.f32 	%f1484, [%rd8600];
	cvt.ftz.f64.f32	%fd382, %f1484;
	cvt.rn.ftz.f32.f64	%f1485, %fd382;
	mul.ftz.f32 	%f1486, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd383, %f1486;
	cvt.rn.ftz.f32.f64	%f1487, %fd383;
tmp1347:
	.loc	1 425 113
	bra.uni	tmp1348;
tmp1348:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1488, %f1485, %f1487;
tmp1349:
	.loc	1 425 113
	add.ftz.f32 	%f1489, %f1452, %f1488;
	cvt.ftz.f64.f32	%fd384, %f1489;
tmp1350:
	.loc	1 425 1
	ld.u16 	%rs2609, [%SP+16];
	cvt.u32.u16	%r9207, %rs2609;
	cvt.u32.u16	%r9208, %rs6;
	sub.s32 	%r9209, %r9207, %r9208;
	sub.s32 	%r9210, %r9209, 1;
	cvt.s64.s32	%rd8601, %r9210;
	shl.b64 	%rd8602, %rd8601, 3;
	add.s64 	%rd8603, %rd8578, %rd8602;
	ld.f64 	%fd385, [%rd8603];
	sub.f64 	%fd17, %fd384, %fd385;
tmp1351:
	cvt.u64.u16	%rd8604, %rs7;
	shl.b64 	%rd8605, %rd8604, 2;
	add.s64 	%rd8606, %rd8572, %rd8605;
	ld.f32 	%f1490, [%rd8606];
	cvt.ftz.f64.f32	%fd386, %f1490;
	cvt.rn.ftz.f32.f64	%f1491, %fd386;
	mul.ftz.f32 	%f1492, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd387, %f1492;
	cvt.rn.ftz.f32.f64	%f1493, %fd387;
tmp1352:
	.loc	1 425 113
	bra.uni	tmp1353;
tmp1353:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1494, %f1491, %f1493;
tmp1354:
	.loc	1 425 113
	add.ftz.f32 	%f1495, %f1453, %f1494;
	cvt.ftz.f64.f32	%fd388, %f1495;
tmp1355:
	.loc	1 425 1
	ld.u16 	%rs2610, [%SP+16];
	cvt.u32.u16	%r9211, %rs2610;
	cvt.u32.u16	%r9212, %rs7;
	sub.s32 	%r9213, %r9211, %r9212;
	sub.s32 	%r9214, %r9213, 1;
	cvt.s64.s32	%rd8607, %r9214;
	shl.b64 	%rd8608, %rd8607, 3;
	add.s64 	%rd8609, %rd8578, %rd8608;
	ld.f64 	%fd389, [%rd8609];
	sub.f64 	%fd18, %fd388, %fd389;
tmp1356:
	cvt.u64.u16	%rd8610, %rs8;
	shl.b64 	%rd8611, %rd8610, 2;
	add.s64 	%rd8612, %rd8572, %rd8611;
	ld.f32 	%f1496, [%rd8612];
	cvt.ftz.f64.f32	%fd390, %f1496;
	cvt.rn.ftz.f32.f64	%f1497, %fd390;
	mul.ftz.f32 	%f1498, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd391, %f1498;
	cvt.rn.ftz.f32.f64	%f1499, %fd391;
tmp1357:
	.loc	1 425 113
	bra.uni	tmp1358;
tmp1358:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1500, %f1497, %f1499;
tmp1359:
	.loc	1 425 113
	add.ftz.f32 	%f1501, %f1454, %f1500;
	cvt.ftz.f64.f32	%fd392, %f1501;
tmp1360:
	.loc	1 425 1
	ld.u16 	%rs2611, [%SP+16];
	cvt.u32.u16	%r9215, %rs2611;
	cvt.u32.u16	%r9216, %rs8;
	sub.s32 	%r9217, %r9215, %r9216;
	sub.s32 	%r9218, %r9217, 1;
	cvt.s64.s32	%rd8613, %r9218;
	shl.b64 	%rd8614, %rd8613, 3;
	add.s64 	%rd8615, %rd8578, %rd8614;
	ld.f64 	%fd393, [%rd8615];
	sub.f64 	%fd19, %fd392, %fd393;
tmp1361:
	cvt.u64.u16	%rd8616, %rs9;
	shl.b64 	%rd8617, %rd8616, 2;
	add.s64 	%rd8618, %rd8572, %rd8617;
	ld.f32 	%f1502, [%rd8618];
	cvt.ftz.f64.f32	%fd394, %f1502;
	cvt.rn.ftz.f32.f64	%f1503, %fd394;
	mul.ftz.f32 	%f1504, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd395, %f1504;
	cvt.rn.ftz.f32.f64	%f1505, %fd395;
tmp1362:
	.loc	1 425 113
	bra.uni	tmp1363;
tmp1363:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1506, %f1503, %f1505;
tmp1364:
	.loc	1 425 113
	add.ftz.f32 	%f1507, %f1455, %f1506;
	cvt.ftz.f64.f32	%fd396, %f1507;
tmp1365:
	.loc	1 425 1
	ld.u16 	%rs2612, [%SP+16];
	cvt.u32.u16	%r9219, %rs2612;
	cvt.u32.u16	%r9220, %rs9;
	sub.s32 	%r9221, %r9219, %r9220;
	sub.s32 	%r9222, %r9221, 1;
	cvt.s64.s32	%rd8619, %r9222;
	shl.b64 	%rd8620, %rd8619, 3;
	add.s64 	%rd8621, %rd8578, %rd8620;
	ld.f64 	%fd397, [%rd8621];
	sub.f64 	%fd20, %fd396, %fd397;
tmp1366:
	cvt.u64.u16	%rd8622, %rs10;
	shl.b64 	%rd8623, %rd8622, 2;
	add.s64 	%rd8624, %rd8572, %rd8623;
	ld.f32 	%f1508, [%rd8624];
	cvt.ftz.f64.f32	%fd398, %f1508;
	cvt.rn.ftz.f32.f64	%f1509, %fd398;
	mul.ftz.f32 	%f1510, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd399, %f1510;
	cvt.rn.ftz.f32.f64	%f1511, %fd399;
tmp1367:
	.loc	1 425 113
	bra.uni	tmp1368;
tmp1368:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1512, %f1509, %f1511;
tmp1369:
	.loc	1 425 113
	add.ftz.f32 	%f1513, %f1456, %f1512;
	cvt.ftz.f64.f32	%fd400, %f1513;
tmp1370:
	.loc	1 425 1
	ld.u16 	%rs2613, [%SP+16];
	cvt.u32.u16	%r9223, %rs2613;
	cvt.u32.u16	%r9224, %rs10;
	sub.s32 	%r9225, %r9223, %r9224;
	sub.s32 	%r9226, %r9225, 1;
	cvt.s64.s32	%rd8625, %r9226;
	shl.b64 	%rd8626, %rd8625, 3;
	add.s64 	%rd8627, %rd8578, %rd8626;
	ld.f64 	%fd401, [%rd8627];
	sub.f64 	%fd21, %fd400, %fd401;
tmp1371:
	cvt.u64.u16	%rd8628, %rs11;
	shl.b64 	%rd8629, %rd8628, 2;
	add.s64 	%rd8630, %rd8572, %rd8629;
	ld.f32 	%f1514, [%rd8630];
	cvt.ftz.f64.f32	%fd402, %f1514;
	cvt.rn.ftz.f32.f64	%f1515, %fd402;
	mul.ftz.f32 	%f1516, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd403, %f1516;
	cvt.rn.ftz.f32.f64	%f1517, %fd403;
tmp1372:
	.loc	1 425 115
	bra.uni	tmp1373;
tmp1373:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1518, %f1515, %f1517;
tmp1374:
	.loc	1 425 115
	add.ftz.f32 	%f1519, %f1457, %f1518;
	cvt.ftz.f64.f32	%fd404, %f1519;
tmp1375:
	.loc	1 425 1
	ld.u16 	%rs2614, [%SP+16];
	cvt.u32.u16	%r9227, %rs2614;
	cvt.u32.u16	%r9228, %rs11;
	sub.s32 	%r9229, %r9227, %r9228;
	sub.s32 	%r9230, %r9229, 1;
	cvt.s64.s32	%rd8631, %r9230;
	shl.b64 	%rd8632, %rd8631, 3;
	add.s64 	%rd8633, %rd8578, %rd8632;
	ld.f64 	%fd405, [%rd8633];
	sub.f64 	%fd22, %fd404, %fd405;
tmp1376:
	cvt.u64.u16	%rd8634, %rs12;
	shl.b64 	%rd8635, %rd8634, 2;
	add.s64 	%rd8636, %rd8572, %rd8635;
	ld.f32 	%f1520, [%rd8636];
	cvt.ftz.f64.f32	%fd406, %f1520;
	cvt.rn.ftz.f32.f64	%f1521, %fd406;
	mul.ftz.f32 	%f1522, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd407, %f1522;
	cvt.rn.ftz.f32.f64	%f1523, %fd407;
tmp1377:
	.loc	1 425 115
	bra.uni	tmp1378;
tmp1378:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1524, %f1521, %f1523;
tmp1379:
	.loc	1 425 115
	add.ftz.f32 	%f1525, %f1458, %f1524;
	cvt.ftz.f64.f32	%fd408, %f1525;
tmp1380:
	.loc	1 425 1
	ld.u16 	%rs2615, [%SP+16];
	cvt.u32.u16	%r9231, %rs2615;
	cvt.u32.u16	%r9232, %rs12;
	sub.s32 	%r9233, %r9231, %r9232;
	sub.s32 	%r9234, %r9233, 1;
	cvt.s64.s32	%rd8637, %r9234;
	shl.b64 	%rd8638, %rd8637, 3;
	add.s64 	%rd8639, %rd8578, %rd8638;
	ld.f64 	%fd409, [%rd8639];
	sub.f64 	%fd23, %fd408, %fd409;
tmp1381:
	cvt.u64.u16	%rd8640, %rs13;
	shl.b64 	%rd8641, %rd8640, 2;
	add.s64 	%rd8642, %rd8572, %rd8641;
	ld.f32 	%f1526, [%rd8642];
	cvt.ftz.f64.f32	%fd410, %f1526;
	cvt.rn.ftz.f32.f64	%f1527, %fd410;
	mul.ftz.f32 	%f1528, %f1942, 0f447A0000;
	cvt.ftz.f64.f32	%fd411, %f1528;
	cvt.rn.ftz.f32.f64	%f1529, %fd411;
tmp1382:
	.loc	1 425 115
	bra.uni	tmp1383;
tmp1383:
	.loc	4 1470 12
	div.approx.ftz.f32 	%f1530, %f1527, %f1529;
tmp1384:
	.loc	1 425 115
	add.ftz.f32 	%f1531, %f1459, %f1530;
	cvt.ftz.f64.f32	%fd412, %f1531;
tmp1385:
	.loc	1 425 1
	ld.u16 	%rs2616, [%SP+16];
	cvt.u32.u16	%r9235, %rs2616;
	cvt.u32.u16	%r9236, %rs13;
	sub.s32 	%r9237, %r9235, %r9236;
	sub.s32 	%r9238, %r9237, 1;
	cvt.s64.s32	%rd8643, %r9238;
	shl.b64 	%rd8644, %rd8643, 3;
	add.s64 	%rd8645, %rd8578, %rd8644;
	ld.f64 	%fd413, [%rd8645];
	sub.f64 	%fd24, %fd412, %fd413;
tmp1386:
	.loc	1 428 1
	cvt.u32.u16	%r9239, %rs2;
	setp.eq.s32	%p477, %r9239, 0;
	not.pred 	%p478, %p477;
	@%p478 bra 	BB43_482;
	bra.uni 	BB43_481;

BB43_481:
	mov.u16 	%rs2617, 0;
	.loc	1 429 1
tmp1387:
	mov.b16 	%rs3602, %rs2617;
tmp1388:

BB43_482:
	.loc	1 432 1
	ld.u16 	%rs2618, [%SP+16];
	cvt.u32.u16	%r9240, %rs2618;
	cvt.u32.u16	%r9241, %rs3602;
	sub.s32 	%r9242, %r9240, %r9241;
	sub.s32 	%r9243, %r9242, 1;
	cvt.s64.s32	%rd8646, %r9243;
	shl.b64 	%rd8647, %rd8646, 3;
	add.s64 	%rd8648, %rd4, %rd8647;
	ld.f64 	%fd414, [%rd8648];
	ld.u16 	%rs2619, [%SP+16];
	cvt.u32.u16	%r9244, %rs2619;
	cvt.u32.u16	%r9245, %rs2;
	sub.s32 	%r9246, %r9244, %r9245;
	sub.s32 	%r9247, %r9246, 1;
	cvt.s64.s32	%rd8649, %r9247;
	shl.b64 	%rd8650, %rd8649, 3;
	add.s64 	%rd8651, %rd4, %rd8650;
	ld.f64 	%fd415, [%rd8651];
	sub.f64 	%fd416, %fd414, %fd415;
	cvt.ftz.f64.f32	%fd417, %f1919;
	add.f64 	%fd418, %fd417, %fd416;
	cvt.rn.ftz.f32.f64	%f1919, %fd418;
tmp1389:
	ld.u16 	%rs2620, [%SP+16];
	cvt.u32.u16	%r9248, %rs2620;
	cvt.u32.u16	%r9249, %rs2;
	sub.s32 	%r9250, %r9248, %r9249;
	sub.s32 	%r9251, %r9250, 1;
	cvt.s64.s32	%rd8652, %r9251;
	shl.b64 	%rd8653, %rd8652, 3;
	mov.u64 	%rd8654, cF;
	cvta.const.u64 	%rd8655, %rd8654;
	add.s64 	%rd8656, %rd8655, %rd8653;
	ld.f64 	%fd419, [%rd8656];
	cvt.ftz.f64.f32	%fd420, %f1919;
	mul.f64 	%fd421, %fd419, %fd420;
	sub.f64 	%fd422, %fd1, %fd421;
tmp1390:
	ld.u16 	%rs2621, [%SP+16];
	cvt.u32.u16	%r9252, %rs2621;
	cvt.u32.u16	%r9253, %rs30;
	sub.s32 	%r9254, %r9252, %r9253;
	sub.s32 	%r9255, %r9254, 1;
	cvt.s64.s32	%rd8657, %r9255;
	shl.b64 	%rd8658, %rd8657, 3;
	add.s64 	%rd8659, %rd4, %rd8658;
	ld.f64 	%fd423, [%rd8659];
	ld.u16 	%rs2622, [%SP+16];
	cvt.u32.u16	%r9256, %rs2622;
	cvt.u32.u16	%r9257, %rs3;
	sub.s32 	%r9258, %r9256, %r9257;
	sub.s32 	%r9259, %r9258, 1;
	cvt.s64.s32	%rd8660, %r9259;
	shl.b64 	%rd8661, %rd8660, 3;
	add.s64 	%rd8662, %rd4, %rd8661;
	ld.f64 	%fd424, [%rd8662];
	sub.f64 	%fd425, %fd423, %fd424;
	cvt.ftz.f64.f32	%fd426, %f1921;
	add.f64 	%fd427, %fd426, %fd425;
	cvt.rn.ftz.f32.f64	%f1921, %fd427;
tmp1391:
	ld.u16 	%rs2623, [%SP+16];
	cvt.u32.u16	%r9260, %rs2623;
	cvt.u32.u16	%r9261, %rs3;
	sub.s32 	%r9262, %r9260, %r9261;
	sub.s32 	%r9263, %r9262, 1;
	cvt.s64.s32	%rd8663, %r9263;
	shl.b64 	%rd8664, %rd8663, 3;
	add.s64 	%rd8665, %rd8655, %rd8664;
	ld.f64 	%fd428, [%rd8665];
	cvt.ftz.f64.f32	%fd429, %f1921;
	mul.f64 	%fd430, %fd428, %fd429;
	sub.f64 	%fd431, %fd2, %fd430;
tmp1392:
	ld.u16 	%rs2624, [%SP+16];
	cvt.u32.u16	%r9264, %rs2624;
	cvt.u32.u16	%r9265, %rs31;
	sub.s32 	%r9266, %r9264, %r9265;
	sub.s32 	%r9267, %r9266, 1;
	cvt.s64.s32	%rd8666, %r9267;
	shl.b64 	%rd8667, %rd8666, 3;
	add.s64 	%rd8668, %rd4, %rd8667;
	ld.f64 	%fd432, [%rd8668];
	ld.u16 	%rs2625, [%SP+16];
	cvt.u32.u16	%r9268, %rs2625;
	cvt.u32.u16	%r9269, %rs4;
	sub.s32 	%r9270, %r9268, %r9269;
	sub.s32 	%r9271, %r9270, 1;
	cvt.s64.s32	%rd8669, %r9271;
	shl.b64 	%rd8670, %rd8669, 3;
	add.s64 	%rd8671, %rd4, %rd8670;
	ld.f64 	%fd433, [%rd8671];
	sub.f64 	%fd434, %fd432, %fd433;
	cvt.ftz.f64.f32	%fd435, %f1923;
	add.f64 	%fd436, %fd435, %fd434;
	cvt.rn.ftz.f32.f64	%f1923, %fd436;
tmp1393:
	ld.u16 	%rs2626, [%SP+16];
	cvt.u32.u16	%r9272, %rs2626;
	cvt.u32.u16	%r9273, %rs4;
	sub.s32 	%r9274, %r9272, %r9273;
	sub.s32 	%r9275, %r9274, 1;
	cvt.s64.s32	%rd8672, %r9275;
	shl.b64 	%rd8673, %rd8672, 3;
	add.s64 	%rd8674, %rd8655, %rd8673;
	ld.f64 	%fd437, [%rd8674];
	cvt.ftz.f64.f32	%fd438, %f1923;
	mul.f64 	%fd439, %fd437, %fd438;
	sub.f64 	%fd440, %fd3, %fd439;
tmp1394:
	ld.u16 	%rs2627, [%SP+16];
	cvt.u32.u16	%r9276, %rs2627;
	cvt.u32.u16	%r9277, %rs32;
	sub.s32 	%r9278, %r9276, %r9277;
	sub.s32 	%r9279, %r9278, 1;
	cvt.s64.s32	%rd8675, %r9279;
	shl.b64 	%rd8676, %rd8675, 3;
	add.s64 	%rd8677, %rd4, %rd8676;
	ld.f64 	%fd441, [%rd8677];
	ld.u16 	%rs2628, [%SP+16];
	cvt.u32.u16	%r9280, %rs2628;
	cvt.u32.u16	%r9281, %rs5;
	sub.s32 	%r9282, %r9280, %r9281;
	sub.s32 	%r9283, %r9282, 1;
	cvt.s64.s32	%rd8678, %r9283;
	shl.b64 	%rd8679, %rd8678, 3;
	add.s64 	%rd8680, %rd4, %rd8679;
	ld.f64 	%fd442, [%rd8680];
	sub.f64 	%fd443, %fd441, %fd442;
	cvt.ftz.f64.f32	%fd444, %f1925;
	add.f64 	%fd445, %fd444, %fd443;
	cvt.rn.ftz.f32.f64	%f1925, %fd445;
tmp1395:
	ld.u16 	%rs2629, [%SP+16];
	cvt.u32.u16	%r9284, %rs2629;
	cvt.u32.u16	%r9285, %rs5;
	sub.s32 	%r9286, %r9284, %r9285;
	sub.s32 	%r9287, %r9286, 1;
	cvt.s64.s32	%rd8681, %r9287;
	shl.b64 	%rd8682, %rd8681, 3;
	add.s64 	%rd8683, %rd8655, %rd8682;
	ld.f64 	%fd446, [%rd8683];
	cvt.ftz.f64.f32	%fd447, %f1925;
	mul.f64 	%fd448, %fd446, %fd447;
	sub.f64 	%fd449, %fd4, %fd448;
tmp1396:
	ld.u16 	%rs2630, [%SP+16];
	cvt.u32.u16	%r9288, %rs2630;
	cvt.u32.u16	%r9289, %rs33;
	sub.s32 	%r9290, %r9288, %r9289;
	sub.s32 	%r9291, %r9290, 1;
	cvt.s64.s32	%rd8684, %r9291;
	shl.b64 	%rd8685, %rd8684, 3;
	add.s64 	%rd8686, %rd4, %rd8685;
	ld.f64 	%fd450, [%rd8686];
	ld.u16 	%rs2631, [%SP+16];
	cvt.u32.u16	%r9292, %rs2631;
	cvt.u32.u16	%r9293, %rs6;
	sub.s32 	%r9294, %r9292, %r9293;
	sub.s32 	%r9295, %r9294, 1;
	cvt.s64.s32	%rd8687, %r9295;
	shl.b64 	%rd8688, %rd8687, 3;
	add.s64 	%rd8689, %rd4, %rd8688;
	ld.f64 	%fd451, [%rd8689];
	sub.f64 	%fd452, %fd450, %fd451;
	cvt.ftz.f64.f32	%fd453, %f1927;
	add.f64 	%fd454, %fd453, %fd452;
	cvt.rn.ftz.f32.f64	%f1927, %fd454;
tmp1397:
	ld.u16 	%rs2632, [%SP+16];
	cvt.u32.u16	%r9296, %rs2632;
	cvt.u32.u16	%r9297, %rs6;
	sub.s32 	%r9298, %r9296, %r9297;
	sub.s32 	%r9299, %r9298, 1;
	cvt.s64.s32	%rd8690, %r9299;
	shl.b64 	%rd8691, %rd8690, 3;
	add.s64 	%rd8692, %rd8655, %rd8691;
	ld.f64 	%fd455, [%rd8692];
	cvt.ftz.f64.f32	%fd456, %f1927;
	mul.f64 	%fd457, %fd455, %fd456;
	sub.f64 	%fd458, %fd5, %fd457;
tmp1398:
	ld.u16 	%rs2633, [%SP+16];
	cvt.u32.u16	%r9300, %rs2633;
	cvt.u32.u16	%r9301, %rs34;
	sub.s32 	%r9302, %r9300, %r9301;
	sub.s32 	%r9303, %r9302, 1;
	cvt.s64.s32	%rd8693, %r9303;
	shl.b64 	%rd8694, %rd8693, 3;
	add.s64 	%rd8695, %rd4, %rd8694;
	ld.f64 	%fd459, [%rd8695];
	ld.u16 	%rs2634, [%SP+16];
	cvt.u32.u16	%r9304, %rs2634;
	cvt.u32.u16	%r9305, %rs7;
	sub.s32 	%r9306, %r9304, %r9305;
	sub.s32 	%r9307, %r9306, 1;
	cvt.s64.s32	%rd8696, %r9307;
	shl.b64 	%rd8697, %rd8696, 3;
	add.s64 	%rd8698, %rd4, %rd8697;
	ld.f64 	%fd460, [%rd8698];
	sub.f64 	%fd461, %fd459, %fd460;
	cvt.ftz.f64.f32	%fd462, %f1929;
	add.f64 	%fd463, %fd462, %fd461;
	cvt.rn.ftz.f32.f64	%f1929, %fd463;
tmp1399:
	ld.u16 	%rs2635, [%SP+16];
	cvt.u32.u16	%r9308, %rs2635;
	cvt.u32.u16	%r9309, %rs7;
	sub.s32 	%r9310, %r9308, %r9309;
	sub.s32 	%r9311, %r9310, 1;
	cvt.s64.s32	%rd8699, %r9311;
	shl.b64 	%rd8700, %rd8699, 3;
	add.s64 	%rd8701, %rd8655, %rd8700;
	ld.f64 	%fd464, [%rd8701];
	cvt.ftz.f64.f32	%fd465, %f1929;
	mul.f64 	%fd466, %fd464, %fd465;
	sub.f64 	%fd467, %fd6, %fd466;
tmp1400:
	ld.u16 	%rs2636, [%SP+16];
	cvt.u32.u16	%r9312, %rs2636;
	cvt.u32.u16	%r9313, %rs35;
	sub.s32 	%r9314, %r9312, %r9313;
	sub.s32 	%r9315, %r9314, 1;
	cvt.s64.s32	%rd8702, %r9315;
	shl.b64 	%rd8703, %rd8702, 3;
	add.s64 	%rd8704, %rd4, %rd8703;
	ld.f64 	%fd468, [%rd8704];
	ld.u16 	%rs2637, [%SP+16];
	cvt.u32.u16	%r9316, %rs2637;
	cvt.u32.u16	%r9317, %rs8;
	sub.s32 	%r9318, %r9316, %r9317;
	sub.s32 	%r9319, %r9318, 1;
	cvt.s64.s32	%rd8705, %r9319;
	shl.b64 	%rd8706, %rd8705, 3;
	add.s64 	%rd8707, %rd4, %rd8706;
	ld.f64 	%fd469, [%rd8707];
	sub.f64 	%fd470, %fd468, %fd469;
	cvt.ftz.f64.f32	%fd471, %f1931;
	add.f64 	%fd472, %fd471, %fd470;
	cvt.rn.ftz.f32.f64	%f1931, %fd472;
tmp1401:
	ld.u16 	%rs2638, [%SP+16];
	cvt.u32.u16	%r9320, %rs2638;
	cvt.u32.u16	%r9321, %rs8;
	sub.s32 	%r9322, %r9320, %r9321;
	sub.s32 	%r9323, %r9322, 1;
	cvt.s64.s32	%rd8708, %r9323;
	shl.b64 	%rd8709, %rd8708, 3;
	add.s64 	%rd8710, %rd8655, %rd8709;
	ld.f64 	%fd473, [%rd8710];
	cvt.ftz.f64.f32	%fd474, %f1931;
	mul.f64 	%fd475, %fd473, %fd474;
	sub.f64 	%fd476, %fd7, %fd475;
tmp1402:
	ld.u16 	%rs2639, [%SP+16];
	cvt.u32.u16	%r9324, %rs2639;
	cvt.u32.u16	%r9325, %rs36;
	sub.s32 	%r9326, %r9324, %r9325;
	sub.s32 	%r9327, %r9326, 1;
	cvt.s64.s32	%rd8711, %r9327;
	shl.b64 	%rd8712, %rd8711, 3;
	add.s64 	%rd8713, %rd4, %rd8712;
	ld.f64 	%fd477, [%rd8713];
	ld.u16 	%rs2640, [%SP+16];
	cvt.u32.u16	%r9328, %rs2640;
	cvt.u32.u16	%r9329, %rs9;
	sub.s32 	%r9330, %r9328, %r9329;
	sub.s32 	%r9331, %r9330, 1;
	cvt.s64.s32	%rd8714, %r9331;
	shl.b64 	%rd8715, %rd8714, 3;
	add.s64 	%rd8716, %rd4, %rd8715;
	ld.f64 	%fd478, [%rd8716];
	sub.f64 	%fd479, %fd477, %fd478;
	cvt.ftz.f64.f32	%fd480, %f1933;
	add.f64 	%fd481, %fd480, %fd479;
	cvt.rn.ftz.f32.f64	%f1933, %fd481;
tmp1403:
	ld.u16 	%rs2641, [%SP+16];
	cvt.u32.u16	%r9332, %rs2641;
	cvt.u32.u16	%r9333, %rs9;
	sub.s32 	%r9334, %r9332, %r9333;
	sub.s32 	%r9335, %r9334, 1;
	cvt.s64.s32	%rd8717, %r9335;
	shl.b64 	%rd8718, %rd8717, 3;
	add.s64 	%rd8719, %rd8655, %rd8718;
	ld.f64 	%fd482, [%rd8719];
	cvt.ftz.f64.f32	%fd483, %f1933;
	mul.f64 	%fd484, %fd482, %fd483;
	sub.f64 	%fd485, %fd8, %fd484;
tmp1404:
	ld.u16 	%rs2642, [%SP+16];
	cvt.u32.u16	%r9336, %rs2642;
	cvt.u32.u16	%r9337, %rs37;
	sub.s32 	%r9338, %r9336, %r9337;
	sub.s32 	%r9339, %r9338, 1;
	cvt.s64.s32	%rd8720, %r9339;
	shl.b64 	%rd8721, %rd8720, 3;
	add.s64 	%rd8722, %rd4, %rd8721;
	ld.f64 	%fd486, [%rd8722];
	ld.u16 	%rs2643, [%SP+16];
	cvt.u32.u16	%r9340, %rs2643;
	cvt.u32.u16	%r9341, %rs10;
	sub.s32 	%r9342, %r9340, %r9341;
	sub.s32 	%r9343, %r9342, 1;
	cvt.s64.s32	%rd8723, %r9343;
	shl.b64 	%rd8724, %rd8723, 3;
	add.s64 	%rd8725, %rd4, %rd8724;
	ld.f64 	%fd487, [%rd8725];
	sub.f64 	%fd488, %fd486, %fd487;
	cvt.ftz.f64.f32	%fd489, %f1935;
	add.f64 	%fd490, %fd489, %fd488;
	cvt.rn.ftz.f32.f64	%f1935, %fd490;
tmp1405:
	ld.u16 	%rs2644, [%SP+16];
	cvt.u32.u16	%r9344, %rs2644;
	cvt.u32.u16	%r9345, %rs10;
	sub.s32 	%r9346, %r9344, %r9345;
	sub.s32 	%r9347, %r9346, 1;
	cvt.s64.s32	%rd8726, %r9347;
	shl.b64 	%rd8727, %rd8726, 3;
	add.s64 	%rd8728, %rd8655, %rd8727;
	ld.f64 	%fd491, [%rd8728];
	cvt.ftz.f64.f32	%fd492, %f1935;
	mul.f64 	%fd493, %fd491, %fd492;
	sub.f64 	%fd494, %fd9, %fd493;
tmp1406:
	ld.u16 	%rs2645, [%SP+16];
	cvt.u32.u16	%r9348, %rs2645;
	cvt.u32.u16	%r9349, %rs38;
	sub.s32 	%r9350, %r9348, %r9349;
	sub.s32 	%r9351, %r9350, 1;
	cvt.s64.s32	%rd8729, %r9351;
	shl.b64 	%rd8730, %rd8729, 3;
	add.s64 	%rd8731, %rd4, %rd8730;
	ld.f64 	%fd495, [%rd8731];
	ld.u16 	%rs2646, [%SP+16];
	cvt.u32.u16	%r9352, %rs2646;
	cvt.u32.u16	%r9353, %rs11;
	sub.s32 	%r9354, %r9352, %r9353;
	sub.s32 	%r9355, %r9354, 1;
	cvt.s64.s32	%rd8732, %r9355;
	shl.b64 	%rd8733, %rd8732, 3;
	add.s64 	%rd8734, %rd4, %rd8733;
	ld.f64 	%fd496, [%rd8734];
	sub.f64 	%fd497, %fd495, %fd496;
	cvt.ftz.f64.f32	%fd498, %f1937;
	add.f64 	%fd499, %fd498, %fd497;
	cvt.rn.ftz.f32.f64	%f1937, %fd499;
tmp1407:
	ld.u16 	%rs2647, [%SP+16];
	cvt.u32.u16	%r9356, %rs2647;
	cvt.u32.u16	%r9357, %rs11;
	sub.s32 	%r9358, %r9356, %r9357;
	sub.s32 	%r9359, %r9358, 1;
	cvt.s64.s32	%rd8735, %r9359;
	shl.b64 	%rd8736, %rd8735, 3;
	add.s64 	%rd8737, %rd8655, %rd8736;
	ld.f64 	%fd500, [%rd8737];
	cvt.ftz.f64.f32	%fd501, %f1937;
	mul.f64 	%fd502, %fd500, %fd501;
	sub.f64 	%fd503, %fd10, %fd502;
tmp1408:
	ld.u16 	%rs2648, [%SP+16];
	cvt.u32.u16	%r9360, %rs2648;
	cvt.u32.u16	%r9361, %rs39;
	sub.s32 	%r9362, %r9360, %r9361;
	sub.s32 	%r9363, %r9362, 1;
	cvt.s64.s32	%rd8738, %r9363;
	shl.b64 	%rd8739, %rd8738, 3;
	add.s64 	%rd8740, %rd4, %rd8739;
	ld.f64 	%fd504, [%rd8740];
	ld.u16 	%rs2649, [%SP+16];
	cvt.u32.u16	%r9364, %rs2649;
	cvt.u32.u16	%r9365, %rs12;
	sub.s32 	%r9366, %r9364, %r9365;
	sub.s32 	%r9367, %r9366, 1;
	cvt.s64.s32	%rd8741, %r9367;
	shl.b64 	%rd8742, %rd8741, 3;
	add.s64 	%rd8743, %rd4, %rd8742;
	ld.f64 	%fd505, [%rd8743];
	sub.f64 	%fd506, %fd504, %fd505;
	cvt.ftz.f64.f32	%fd507, %f1939;
	add.f64 	%fd508, %fd507, %fd506;
	cvt.rn.ftz.f32.f64	%f1939, %fd508;
tmp1409:
	ld.u16 	%rs2650, [%SP+16];
	cvt.u32.u16	%r9368, %rs2650;
	cvt.u32.u16	%r9369, %rs12;
	sub.s32 	%r9370, %r9368, %r9369;
	sub.s32 	%r9371, %r9370, 1;
	cvt.s64.s32	%rd8744, %r9371;
	shl.b64 	%rd8745, %rd8744, 3;
	add.s64 	%rd8746, %rd8655, %rd8745;
	ld.f64 	%fd509, [%rd8746];
	cvt.ftz.f64.f32	%fd510, %f1939;
	mul.f64 	%fd511, %fd509, %fd510;
	sub.f64 	%fd512, %fd11, %fd511;
tmp1410:
	ld.u16 	%rs2651, [%SP+16];
	cvt.u32.u16	%r9372, %rs2651;
	cvt.u32.u16	%r9373, %rs40;
	sub.s32 	%r9374, %r9372, %r9373;
	sub.s32 	%r9375, %r9374, 1;
	cvt.s64.s32	%rd8747, %r9375;
	shl.b64 	%rd8748, %rd8747, 3;
	add.s64 	%rd8749, %rd4, %rd8748;
	ld.f64 	%fd513, [%rd8749];
	ld.u16 	%rs2652, [%SP+16];
	cvt.u32.u16	%r9376, %rs2652;
	cvt.u32.u16	%r9377, %rs13;
	sub.s32 	%r9378, %r9376, %r9377;
	sub.s32 	%r9379, %r9378, 1;
	cvt.s64.s32	%rd8750, %r9379;
	shl.b64 	%rd8751, %rd8750, 3;
	add.s64 	%rd8752, %rd4, %rd8751;
	ld.f64 	%fd514, [%rd8752];
	sub.f64 	%fd515, %fd513, %fd514;
	cvt.ftz.f64.f32	%fd516, %f1941;
	add.f64 	%fd517, %fd516, %fd515;
	cvt.rn.ftz.f32.f64	%f1941, %fd517;
tmp1411:
	ld.u16 	%rs2653, [%SP+16];
	cvt.u32.u16	%r9380, %rs2653;
	cvt.u32.u16	%r9381, %rs13;
	sub.s32 	%r9382, %r9380, %r9381;
	sub.s32 	%r9383, %r9382, 1;
	cvt.s64.s32	%rd8753, %r9383;
	shl.b64 	%rd8754, %rd8753, 3;
	add.s64 	%rd8755, %rd8655, %rd8754;
	ld.f64 	%fd518, [%rd8755];
	cvt.ftz.f64.f32	%fd519, %f1941;
	mul.f64 	%fd520, %fd518, %fd519;
	sub.f64 	%fd521, %fd12, %fd520;
tmp1412:
	.loc	1 436 1
	ld.u16 	%rs2654, [%SP+16];
	cvt.u32.u16	%r9384, %rs2654;
	cvt.u32.u16	%r9385, %rs2;
	sub.s32 	%r9386, %r9384, %r9385;
	sub.s32 	%r9387, %r9386, 1;
	cvt.s64.s32	%rd8756, %r9387;
	shl.b64 	%rd8757, %rd8756, 3;
	add.s64 	%rd8758, %rd4, %rd8757;
	st.f64 	[%rd8758], %fd422;
	ld.u16 	%rs2655, [%SP+16];
	cvt.u32.u16	%r9388, %rs2655;
	cvt.u32.u16	%r9389, %rs2;
	sub.s32 	%r9390, %r9388, %r9389;
	sub.s32 	%r9391, %r9390, 1;
	cvt.s64.s32	%rd8759, %r9391;
	shl.b64 	%rd8760, %rd8759, 3;
	add.s64 	%rd8761, %rd3, %rd8760;
	st.f64 	[%rd8761], %fd13;
	ld.u16 	%rs2656, [%SP+16];
	cvt.u32.u16	%r9392, %rs2656;
	cvt.u32.u16	%r9393, %rs3;
	sub.s32 	%r9394, %r9392, %r9393;
	sub.s32 	%r9395, %r9394, 1;
	cvt.s64.s32	%rd8762, %r9395;
	shl.b64 	%rd8763, %rd8762, 3;
	add.s64 	%rd8764, %rd4, %rd8763;
	st.f64 	[%rd8764], %fd431;
	ld.u16 	%rs2657, [%SP+16];
	cvt.u32.u16	%r9396, %rs2657;
	cvt.u32.u16	%r9397, %rs3;
	sub.s32 	%r9398, %r9396, %r9397;
	sub.s32 	%r9399, %r9398, 1;
	cvt.s64.s32	%rd8765, %r9399;
	shl.b64 	%rd8766, %rd8765, 3;
	add.s64 	%rd8767, %rd3, %rd8766;
	st.f64 	[%rd8767], %fd14;
	ld.u16 	%rs2658, [%SP+16];
	cvt.u32.u16	%r9400, %rs2658;
	cvt.u32.u16	%r9401, %rs4;
	sub.s32 	%r9402, %r9400, %r9401;
	sub.s32 	%r9403, %r9402, 1;
	cvt.s64.s32	%rd8768, %r9403;
	shl.b64 	%rd8769, %rd8768, 3;
	add.s64 	%rd8770, %rd4, %rd8769;
	st.f64 	[%rd8770], %fd440;
	ld.u16 	%rs2659, [%SP+16];
	cvt.u32.u16	%r9404, %rs2659;
	cvt.u32.u16	%r9405, %rs4;
	sub.s32 	%r9406, %r9404, %r9405;
	sub.s32 	%r9407, %r9406, 1;
	cvt.s64.s32	%rd8771, %r9407;
	shl.b64 	%rd8772, %rd8771, 3;
	add.s64 	%rd8773, %rd3, %rd8772;
	st.f64 	[%rd8773], %fd15;
	ld.u16 	%rs2660, [%SP+16];
	cvt.u32.u16	%r9408, %rs2660;
	cvt.u32.u16	%r9409, %rs5;
	sub.s32 	%r9410, %r9408, %r9409;
	sub.s32 	%r9411, %r9410, 1;
	cvt.s64.s32	%rd8774, %r9411;
	shl.b64 	%rd8775, %rd8774, 3;
	add.s64 	%rd8776, %rd4, %rd8775;
	st.f64 	[%rd8776], %fd449;
	ld.u16 	%rs2661, [%SP+16];
	cvt.u32.u16	%r9412, %rs2661;
	cvt.u32.u16	%r9413, %rs5;
	sub.s32 	%r9414, %r9412, %r9413;
	sub.s32 	%r9415, %r9414, 1;
	cvt.s64.s32	%rd8777, %r9415;
	shl.b64 	%rd8778, %rd8777, 3;
	add.s64 	%rd8779, %rd3, %rd8778;
	st.f64 	[%rd8779], %fd16;
	ld.u16 	%rs2662, [%SP+16];
	cvt.u32.u16	%r9416, %rs2662;
	cvt.u32.u16	%r9417, %rs6;
	sub.s32 	%r9418, %r9416, %r9417;
	sub.s32 	%r9419, %r9418, 1;
	cvt.s64.s32	%rd8780, %r9419;
	shl.b64 	%rd8781, %rd8780, 3;
	add.s64 	%rd8782, %rd4, %rd8781;
	st.f64 	[%rd8782], %fd458;
	ld.u16 	%rs2663, [%SP+16];
	cvt.u32.u16	%r9420, %rs2663;
	cvt.u32.u16	%r9421, %rs6;
	sub.s32 	%r9422, %r9420, %r9421;
	sub.s32 	%r9423, %r9422, 1;
	cvt.s64.s32	%rd8783, %r9423;
	shl.b64 	%rd8784, %rd8783, 3;
	add.s64 	%rd8785, %rd3, %rd8784;
	st.f64 	[%rd8785], %fd17;
	ld.u16 	%rs2664, [%SP+16];
	cvt.u32.u16	%r9424, %rs2664;
	cvt.u32.u16	%r9425, %rs7;
	sub.s32 	%r9426, %r9424, %r9425;
	sub.s32 	%r9427, %r9426, 1;
	cvt.s64.s32	%rd8786, %r9427;
	shl.b64 	%rd8787, %rd8786, 3;
	add.s64 	%rd8788, %rd4, %rd8787;
	st.f64 	[%rd8788], %fd467;
	ld.u16 	%rs2665, [%SP+16];
	cvt.u32.u16	%r9428, %rs2665;
	cvt.u32.u16	%r9429, %rs7;
	sub.s32 	%r9430, %r9428, %r9429;
	sub.s32 	%r9431, %r9430, 1;
	cvt.s64.s32	%rd8789, %r9431;
	shl.b64 	%rd8790, %rd8789, 3;
	add.s64 	%rd8791, %rd3, %rd8790;
	st.f64 	[%rd8791], %fd18;
	ld.u16 	%rs2666, [%SP+16];
	cvt.u32.u16	%r9432, %rs2666;
	cvt.u32.u16	%r9433, %rs8;
	sub.s32 	%r9434, %r9432, %r9433;
	sub.s32 	%r9435, %r9434, 1;
	cvt.s64.s32	%rd8792, %r9435;
	shl.b64 	%rd8793, %rd8792, 3;
	add.s64 	%rd8794, %rd4, %rd8793;
	st.f64 	[%rd8794], %fd476;
	ld.u16 	%rs2667, [%SP+16];
	cvt.u32.u16	%r9436, %rs2667;
	cvt.u32.u16	%r9437, %rs8;
	sub.s32 	%r9438, %r9436, %r9437;
	sub.s32 	%r9439, %r9438, 1;
	cvt.s64.s32	%rd8795, %r9439;
	shl.b64 	%rd8796, %rd8795, 3;
	add.s64 	%rd8797, %rd3, %rd8796;
	st.f64 	[%rd8797], %fd19;
	ld.u16 	%rs2668, [%SP+16];
	cvt.u32.u16	%r9440, %rs2668;
	cvt.u32.u16	%r9441, %rs9;
	sub.s32 	%r9442, %r9440, %r9441;
	sub.s32 	%r9443, %r9442, 1;
	cvt.s64.s32	%rd8798, %r9443;
	shl.b64 	%rd8799, %rd8798, 3;
	add.s64 	%rd8800, %rd4, %rd8799;
	st.f64 	[%rd8800], %fd485;
	ld.u16 	%rs2669, [%SP+16];
	cvt.u32.u16	%r9444, %rs2669;
	cvt.u32.u16	%r9445, %rs9;
	sub.s32 	%r9446, %r9444, %r9445;
	sub.s32 	%r9447, %r9446, 1;
	cvt.s64.s32	%rd8801, %r9447;
	shl.b64 	%rd8802, %rd8801, 3;
	add.s64 	%rd8803, %rd3, %rd8802;
	st.f64 	[%rd8803], %fd20;
	ld.u16 	%rs2670, [%SP+16];
	cvt.u32.u16	%r9448, %rs2670;
	cvt.u32.u16	%r9449, %rs10;
	sub.s32 	%r9450, %r9448, %r9449;
	sub.s32 	%r9451, %r9450, 1;
	cvt.s64.s32	%rd8804, %r9451;
	shl.b64 	%rd8805, %rd8804, 3;
	add.s64 	%rd8806, %rd4, %rd8805;
	st.f64 	[%rd8806], %fd494;
	ld.u16 	%rs2671, [%SP+16];
	cvt.u32.u16	%r9452, %rs2671;
	cvt.u32.u16	%r9453, %rs10;
	sub.s32 	%r9454, %r9452, %r9453;
	sub.s32 	%r9455, %r9454, 1;
	cvt.s64.s32	%rd8807, %r9455;
	shl.b64 	%rd8808, %rd8807, 3;
	add.s64 	%rd8809, %rd3, %rd8808;
	st.f64 	[%rd8809], %fd21;
	ld.u16 	%rs2672, [%SP+16];
	cvt.u32.u16	%r9456, %rs2672;
	cvt.u32.u16	%r9457, %rs11;
	sub.s32 	%r9458, %r9456, %r9457;
	sub.s32 	%r9459, %r9458, 1;
	cvt.s64.s32	%rd8810, %r9459;
	shl.b64 	%rd8811, %rd8810, 3;
	add.s64 	%rd8812, %rd4, %rd8811;
	st.f64 	[%rd8812], %fd503;
	ld.u16 	%rs2673, [%SP+16];
	cvt.u32.u16	%r9460, %rs2673;
	cvt.u32.u16	%r9461, %rs11;
	sub.s32 	%r9462, %r9460, %r9461;
	sub.s32 	%r9463, %r9462, 1;
	cvt.s64.s32	%rd8813, %r9463;
	shl.b64 	%rd8814, %rd8813, 3;
	add.s64 	%rd8815, %rd3, %rd8814;
	st.f64 	[%rd8815], %fd22;
	ld.u16 	%rs2674, [%SP+16];
	cvt.u32.u16	%r9464, %rs2674;
	cvt.u32.u16	%r9465, %rs12;
	sub.s32 	%r9466, %r9464, %r9465;
	sub.s32 	%r9467, %r9466, 1;
	cvt.s64.s32	%rd8816, %r9467;
	shl.b64 	%rd8817, %rd8816, 3;
	add.s64 	%rd8818, %rd4, %rd8817;
	st.f64 	[%rd8818], %fd512;
	ld.u16 	%rs2675, [%SP+16];
	cvt.u32.u16	%r9468, %rs2675;
	cvt.u32.u16	%r9469, %rs12;
	sub.s32 	%r9470, %r9468, %r9469;
	sub.s32 	%r9471, %r9470, 1;
	cvt.s64.s32	%rd8819, %r9471;
	shl.b64 	%rd8820, %rd8819, 3;
	add.s64 	%rd8821, %rd3, %rd8820;
	st.f64 	[%rd8821], %fd23;
	ld.u16 	%rs2676, [%SP+16];
	cvt.u32.u16	%r9472, %rs2676;
	cvt.u32.u16	%r9473, %rs13;
	sub.s32 	%r9474, %r9472, %r9473;
	sub.s32 	%r9475, %r9474, 1;
	cvt.s64.s32	%rd8822, %r9475;
	shl.b64 	%rd8823, %rd8822, 3;
	add.s64 	%rd8824, %rd4, %rd8823;
	st.f64 	[%rd8824], %fd521;
	ld.u16 	%rs2677, [%SP+16];
	cvt.u32.u16	%r9476, %rs2677;
	cvt.u32.u16	%r9477, %rs13;
	sub.s32 	%r9478, %r9476, %r9477;
	sub.s32 	%r9479, %r9478, 1;
	cvt.s64.s32	%rd8825, %r9479;
	shl.b64 	%rd8826, %rd8825, 3;
	add.s64 	%rd8827, %rd3, %rd8826;
	st.f64 	[%rd8827], %fd24;
	.loc	1 437 1
	// Callseq Start 252
	{
	.reg .b32 temp_param_reg;
	// <end>}
	call.uni 
	_ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv, 
	(
	);
	
	//{
	}// Callseq End 252
	.loc	1 442 1
tmp1413:
	cvt.u64.u16	%rd8828, %rs2;
	mov.u64 	%rd8829, cSonNoVec;
	cvta.const.u64 	%rd8830, %rd8829;
	shl.b64 	%rd8831, %rd8828, 1;
	add.s64 	%rd8832, %rd8830, %rd8831;
	ld.u16 	%rs2678, [%rd8832];
	cvt.u32.u16	%r9480, %rs2678;
	setp.eq.s32	%p479, %r9480, 1;
	not.pred 	%p480, %p479;
	@%p480 bra 	BB43_484;
	bra.uni 	BB43_483;

BB43_483:
	.loc	1 442 1
tmp1414:
	cvt.u64.u16	%rd8833, %rs3601;
	mov.u64 	%rd8834, cE;
	cvta.const.u64 	%rd8835, %rd8834;
	shl.b64 	%rd8836, %rd8833, 3;
	add.s64 	%rd8837, %rd8835, %rd8836;
	ld.f64 	%fd522, [%rd8837];
	cvt.ftz.f64.f32	%fd523, %f1919;
	mul.f64 	%fd524, %fd522, %fd523;
	ld.u16 	%rs2679, [%SP+16];
	cvt.u32.u16	%r9481, %rs2679;
	cvt.u32.u16	%r9482, %rs3602;
	sub.s32 	%r9483, %r9481, %r9482;
	sub.s32 	%r9484, %r9483, 1;
	cvt.s64.s32	%rd8838, %r9484;
	shl.b64 	%rd8839, %rd8838, 3;
	add.s64 	%rd8840, %rd4, %rd8839;
	ld.f64 	%fd525, [%rd8840];
	add.f64 	%fd526, %fd525, %fd524;
	st.f64 	[%rd8840], %fd526;
	cvt.u64.u16	%rd8841, %rs3601;
	shl.b64 	%rd8842, %rd8841, 3;
	add.s64 	%rd8843, %rd8835, %rd8842;
	ld.f64 	%fd527, [%rd8843];
	ld.u16 	%rs2680, [%SP+16];
	cvt.u32.u16	%r9485, %rs2680;
	cvt.u32.u16	%r9486, %rs3602;
	sub.s32 	%r9487, %r9485, %r9486;
	sub.s32 	%r9488, %r9487, 1;
	cvt.s64.s32	%rd8844, %r9488;
	shl.b64 	%rd8845, %rd8844, 3;
	add.s64 	%rd8846, %rd3, %rd8845;
	ld.f64 	%fd528, [%rd8846];
	sub.f64 	%fd529, %fd528, %fd527;
	st.f64 	[%rd8846], %fd529;
tmp1415:

BB43_484:
	.loc	1 442 1
	cvt.u64.u16	%rd8847, %rs3;
	mov.u64 	%rd8848, cSonNoVec;
	cvta.const.u64 	%rd8849, %rd8848;
	shl.b64 	%rd8850, %rd8847, 1;
	add.s64 	%rd8851, %rd8849, %rd8850;
	ld.u16 	%rs2681, [%rd8851];
	cvt.u32.u16	%r9489, %rs2681;
	setp.eq.s32	%p481, %r9489, 1;
	not.pred 	%p482, %p481;
	@%p482 bra 	BB43_486;
	bra.uni 	BB43_485;

BB43_485:
	.loc	1 442 1
tmp1416:
	cvt.u64.u16	%rd8852, %rs15;
	mov.u64 	%rd8853, cE;
	cvta.const.u64 	%rd8854, %rd8853;
	shl.b64 	%rd8855, %rd8852, 3;
	add.s64 	%rd8856, %rd8854, %rd8855;
	ld.f64 	%fd530, [%rd8856];
	cvt.ftz.f64.f32	%fd531, %f1921;
	mul.f64 	%fd532, %fd530, %fd531;
	ld.u16 	%rs2682, [%SP+16];
	cvt.u32.u16	%r9490, %rs2682;
	cvt.u32.u16	%r9491, %rs30;
	sub.s32 	%r9492, %r9490, %r9491;
	sub.s32 	%r9493, %r9492, 1;
	cvt.s64.s32	%rd8857, %r9493;
	shl.b64 	%rd8858, %rd8857, 3;
	add.s64 	%rd8859, %rd4, %rd8858;
	ld.f64 	%fd533, [%rd8859];
	add.f64 	%fd534, %fd533, %fd532;
	st.f64 	[%rd8859], %fd534;
	cvt.u64.u16	%rd8860, %rs15;
	shl.b64 	%rd8861, %rd8860, 3;
	add.s64 	%rd8862, %rd8854, %rd8861;
	ld.f64 	%fd535, [%rd8862];
	ld.u16 	%rs2683, [%SP+16];
	cvt.u32.u16	%r9494, %rs2683;
	cvt.u32.u16	%r9495, %rs30;
	sub.s32 	%r9496, %r9494, %r9495;
	sub.s32 	%r9497, %r9496, 1;
	cvt.s64.s32	%rd8863, %r9497;
	shl.b64 	%rd8864, %rd8863, 3;
	add.s64 	%rd8865, %rd3, %rd8864;
	ld.f64 	%fd536, [%rd8865];
	sub.f64 	%fd537, %fd536, %fd535;
	st.f64 	[%rd8865], %fd537;
tmp1417:

BB43_486:
	.loc	1 442 1
	cvt.u64.u16	%rd8866, %rs4;
	mov.u64 	%rd8867, cSonNoVec;
	cvta.const.u64 	%rd8868, %rd8867;
	shl.b64 	%rd8869, %rd8866, 1;
	add.s64 	%rd8870, %rd8868, %rd8869;
	ld.u16 	%rs2684, [%rd8870];
	cvt.u32.u16	%r9498, %rs2684;
	setp.eq.s32	%p483, %r9498, 1;
	not.pred 	%p484, %p483;
	@%p484 bra 	BB43_488;
	bra.uni 	BB43_487;

BB43_487:
	.loc	1 442 1
tmp1418:
	cvt.u64.u16	%rd8871, %rs16;
	mov.u64 	%rd8872, cE;
	cvta.const.u64 	%rd8873, %rd8872;
	shl.b64 	%rd8874, %rd8871, 3;
	add.s64 	%rd8875, %rd8873, %rd8874;
	ld.f64 	%fd538, [%rd8875];
	cvt.ftz.f64.f32	%fd539, %f1923;
	mul.f64 	%fd540, %fd538, %fd539;
	ld.u16 	%rs2685, [%SP+16];
	cvt.u32.u16	%r9499, %rs2685;
	cvt.u32.u16	%r9500, %rs31;
	sub.s32 	%r9501, %r9499, %r9500;
	sub.s32 	%r9502, %r9501, 1;
	cvt.s64.s32	%rd8876, %r9502;
	shl.b64 	%rd8877, %rd8876, 3;
	add.s64 	%rd8878, %rd4, %rd8877;
	ld.f64 	%fd541, [%rd8878];
	add.f64 	%fd542, %fd541, %fd540;
	st.f64 	[%rd8878], %fd542;
	cvt.u64.u16	%rd8879, %rs16;
	shl.b64 	%rd8880, %rd8879, 3;
	add.s64 	%rd8881, %rd8873, %rd8880;
	ld.f64 	%fd543, [%rd8881];
	ld.u16 	%rs2686, [%SP+16];
	cvt.u32.u16	%r9503, %rs2686;
	cvt.u32.u16	%r9504, %rs31;
	sub.s32 	%r9505, %r9503, %r9504;
	sub.s32 	%r9506, %r9505, 1;
	cvt.s64.s32	%rd8882, %r9506;
	shl.b64 	%rd8883, %rd8882, 3;
	add.s64 	%rd8884, %rd3, %rd8883;
	ld.f64 	%fd544, [%rd8884];
	sub.f64 	%fd545, %fd544, %fd543;
	st.f64 	[%rd8884], %fd545;
tmp1419:

BB43_488:
	.loc	1 442 1
	cvt.u64.u16	%rd8885, %rs5;
	mov.u64 	%rd8886, cSonNoVec;
	cvta.const.u64 	%rd8887, %rd8886;
	shl.b64 	%rd8888, %rd8885, 1;
	add.s64 	%rd8889, %rd8887, %rd8888;
	ld.u16 	%rs2687, [%rd8889];
	cvt.u32.u16	%r9507, %rs2687;
	setp.eq.s32	%p485, %r9507, 1;
	not.pred 	%p486, %p485;
	@%p486 bra 	BB43_490;
	bra.uni 	BB43_489;

BB43_489:
	.loc	1 442 1
tmp1420:
	cvt.u64.u16	%rd8890, %rs17;
	mov.u64 	%rd8891, cE;
	cvta.const.u64 	%rd8892, %rd8891;
	shl.b64 	%rd8893, %rd8890, 3;
	add.s64 	%rd8894, %rd8892, %rd8893;
	ld.f64 	%fd546, [%rd8894];
	cvt.ftz.f64.f32	%fd547, %f1925;
	mul.f64 	%fd548, %fd546, %fd547;
	ld.u16 	%rs2688, [%SP+16];
	cvt.u32.u16	%r9508, %rs2688;
	cvt.u32.u16	%r9509, %rs32;
	sub.s32 	%r9510, %r9508, %r9509;
	sub.s32 	%r9511, %r9510, 1;
	cvt.s64.s32	%rd8895, %r9511;
	shl.b64 	%rd8896, %rd8895, 3;
	add.s64 	%rd8897, %rd4, %rd8896;
	ld.f64 	%fd549, [%rd8897];
	add.f64 	%fd550, %fd549, %fd548;
	st.f64 	[%rd8897], %fd550;
	cvt.u64.u16	%rd8898, %rs17;
	shl.b64 	%rd8899, %rd8898, 3;
	add.s64 	%rd8900, %rd8892, %rd8899;
	ld.f64 	%fd551, [%rd8900];
	ld.u16 	%rs2689, [%SP+16];
	cvt.u32.u16	%r9512, %rs2689;
	cvt.u32.u16	%r9513, %rs32;
	sub.s32 	%r9514, %r9512, %r9513;
	sub.s32 	%r9515, %r9514, 1;
	cvt.s64.s32	%rd8901, %r9515;
	shl.b64 	%rd8902, %rd8901, 3;
	add.s64 	%rd8903, %rd3, %rd8902;
	ld.f64 	%fd552, [%rd8903];
	sub.f64 	%fd553, %fd552, %fd551;
	st.f64 	[%rd8903], %fd553;
tmp1421:

BB43_490:
	.loc	1 442 1
	cvt.u64.u16	%rd8904, %rs6;
	mov.u64 	%rd8905, cSonNoVec;
	cvta.const.u64 	%rd8906, %rd8905;
	shl.b64 	%rd8907, %rd8904, 1;
	add.s64 	%rd8908, %rd8906, %rd8907;
	ld.u16 	%rs2690, [%rd8908];
	cvt.u32.u16	%r9516, %rs2690;
	setp.eq.s32	%p487, %r9516, 1;
	not.pred 	%p488, %p487;
	@%p488 bra 	BB43_492;
	bra.uni 	BB43_491;

BB43_491:
	.loc	1 442 1
tmp1422:
	cvt.u64.u16	%rd8909, %rs18;
	mov.u64 	%rd8910, cE;
	cvta.const.u64 	%rd8911, %rd8910;
	shl.b64 	%rd8912, %rd8909, 3;
	add.s64 	%rd8913, %rd8911, %rd8912;
	ld.f64 	%fd554, [%rd8913];
	cvt.ftz.f64.f32	%fd555, %f1927;
	mul.f64 	%fd556, %fd554, %fd555;
	ld.u16 	%rs2691, [%SP+16];
	cvt.u32.u16	%r9517, %rs2691;
	cvt.u32.u16	%r9518, %rs33;
	sub.s32 	%r9519, %r9517, %r9518;
	sub.s32 	%r9520, %r9519, 1;
	cvt.s64.s32	%rd8914, %r9520;
	shl.b64 	%rd8915, %rd8914, 3;
	add.s64 	%rd8916, %rd4, %rd8915;
	ld.f64 	%fd557, [%rd8916];
	add.f64 	%fd558, %fd557, %fd556;
	st.f64 	[%rd8916], %fd558;
	cvt.u64.u16	%rd8917, %rs18;
	shl.b64 	%rd8918, %rd8917, 3;
	add.s64 	%rd8919, %rd8911, %rd8918;
	ld.f64 	%fd559, [%rd8919];
	ld.u16 	%rs2692, [%SP+16];
	cvt.u32.u16	%r9521, %rs2692;
	cvt.u32.u16	%r9522, %rs33;
	sub.s32 	%r9523, %r9521, %r9522;
	sub.s32 	%r9524, %r9523, 1;
	cvt.s64.s32	%rd8920, %r9524;
	shl.b64 	%rd8921, %rd8920, 3;
	add.s64 	%rd8922, %rd3, %rd8921;
	ld.f64 	%fd560, [%rd8922];
	sub.f64 	%fd561, %fd560, %fd559;
	st.f64 	[%rd8922], %fd561;
tmp1423:

BB43_492:
	.loc	1 442 1
	cvt.u64.u16	%rd8923, %rs7;
	mov.u64 	%rd8924, cSonNoVec;
	cvta.const.u64 	%rd8925, %rd8924;
	shl.b64 	%rd8926, %rd8923, 1;
	add.s64 	%rd8927, %rd8925, %rd8926;
	ld.u16 	%rs2693, [%rd8927];
	cvt.u32.u16	%r9525, %rs2693;
	setp.eq.s32	%p489, %r9525, 1;
	not.pred 	%p490, %p489;
	@%p490 bra 	BB43_494;
	bra.uni 	BB43_493;

BB43_493:
	.loc	1 442 1
tmp1424:
	cvt.u64.u16	%rd8928, %rs19;
	mov.u64 	%rd8929, cE;
	cvta.const.u64 	%rd8930, %rd8929;
	shl.b64 	%rd8931, %rd8928, 3;
	add.s64 	%rd8932, %rd8930, %rd8931;
	ld.f64 	%fd562, [%rd8932];
	cvt.ftz.f64.f32	%fd563, %f1929;
	mul.f64 	%fd564, %fd562, %fd563;
	ld.u16 	%rs2694, [%SP+16];
	cvt.u32.u16	%r9526, %rs2694;
	cvt.u32.u16	%r9527, %rs34;
	sub.s32 	%r9528, %r9526, %r9527;
	sub.s32 	%r9529, %r9528, 1;
	cvt.s64.s32	%rd8933, %r9529;
	shl.b64 	%rd8934, %rd8933, 3;
	add.s64 	%rd8935, %rd4, %rd8934;
	ld.f64 	%fd565, [%rd8935];
	add.f64 	%fd566, %fd565, %fd564;
	st.f64 	[%rd8935], %fd566;
	cvt.u64.u16	%rd8936, %rs19;
	shl.b64 	%rd8937, %rd8936, 3;
	add.s64 	%rd8938, %rd8930, %rd8937;
	ld.f64 	%fd567, [%rd8938];
	ld.u16 	%rs2695, [%SP+16];
	cvt.u32.u16	%r9530, %rs2695;
	cvt.u32.u16	%r9531, %rs34;
	sub.s32 	%r9532, %r9530, %r9531;
	sub.s32 	%r9533, %r9532, 1;
	cvt.s64.s32	%rd8939, %r9533;
	shl.b64 	%rd8940, %rd8939, 3;
	add.s64 	%rd8941, %rd3, %rd8940;
	ld.f64 	%fd568, [%rd8941];
	sub.f64 	%fd569, %fd568, %fd567;
	st.f64 	[%rd8941], %fd569;
tmp1425:

BB43_494:
	.loc	1 442 1
	cvt.u64.u16	%rd8942, %rs8;
	mov.u64 	%rd8943, cSonNoVec;
	cvta.const.u64 	%rd8944, %rd8943;
	shl.b64 	%rd8945, %rd8942, 1;
	add.s64 	%rd8946, %rd8944, %rd8945;
	ld.u16 	%rs2696, [%rd8946];
	cvt.u32.u16	%r9534, %rs2696;
	setp.eq.s32	%p491, %r9534, 1;
	not.pred 	%p492, %p491;
	@%p492 bra 	BB43_496;
	bra.uni 	BB43_495;

BB43_495:
	.loc	1 442 1
tmp1426:
	cvt.u64.u16	%rd8947, %rs20;
	mov.u64 	%rd8948, cE;
	cvta.const.u64 	%rd8949, %rd8948;
	shl.b64 	%rd8950, %rd8947, 3;
	add.s64 	%rd8951, %rd8949, %rd8950;
	ld.f64 	%fd570, [%rd8951];
	cvt.ftz.f64.f32	%fd571, %f1931;
	mul.f64 	%fd572, %fd570, %fd571;
	ld.u16 	%rs2697, [%SP+16];
	cvt.u32.u16	%r9535, %rs2697;
	cvt.u32.u16	%r9536, %rs35;
	sub.s32 	%r9537, %r9535, %r9536;
	sub.s32 	%r9538, %r9537, 1;
	cvt.s64.s32	%rd8952, %r9538;
	shl.b64 	%rd8953, %rd8952, 3;
	add.s64 	%rd8954, %rd4, %rd8953;
	ld.f64 	%fd573, [%rd8954];
	add.f64 	%fd574, %fd573, %fd572;
	st.f64 	[%rd8954], %fd574;
	cvt.u64.u16	%rd8955, %rs20;
	shl.b64 	%rd8956, %rd8955, 3;
	add.s64 	%rd8957, %rd8949, %rd8956;
	ld.f64 	%fd575, [%rd8957];
	ld.u16 	%rs2698, [%SP+16];
	cvt.u32.u16	%r9539, %rs2698;
	cvt.u32.u16	%r9540, %rs35;
	sub.s32 	%r9541, %r9539, %r9540;
	sub.s32 	%r9542, %r9541, 1;
	cvt.s64.s32	%rd8958, %r9542;
	shl.b64 	%rd8959, %rd8958, 3;
	add.s64 	%rd8960, %rd3, %rd8959;
	ld.f64 	%fd576, [%rd8960];
	sub.f64 	%fd577, %fd576, %fd575;
	st.f64 	[%rd8960], %fd577;
tmp1427:

BB43_496:
	.loc	1 442 1
	cvt.u64.u16	%rd8961, %rs9;
	mov.u64 	%rd8962, cSonNoVec;
	cvta.const.u64 	%rd8963, %rd8962;
	shl.b64 	%rd8964, %rd8961, 1;
	add.s64 	%rd8965, %rd8963, %rd8964;
	ld.u16 	%rs2699, [%rd8965];
	cvt.u32.u16	%r9543, %rs2699;
	setp.eq.s32	%p493, %r9543, 1;
	not.pred 	%p494, %p493;
	@%p494 bra 	BB43_498;
	bra.uni 	BB43_497;

BB43_497:
	.loc	1 442 1
tmp1428:
	cvt.u64.u16	%rd8966, %rs21;
	mov.u64 	%rd8967, cE;
	cvta.const.u64 	%rd8968, %rd8967;
	shl.b64 	%rd8969, %rd8966, 3;
	add.s64 	%rd8970, %rd8968, %rd8969;
	ld.f64 	%fd578, [%rd8970];
	cvt.ftz.f64.f32	%fd579, %f1933;
	mul.f64 	%fd580, %fd578, %fd579;
	ld.u16 	%rs2700, [%SP+16];
	cvt.u32.u16	%r9544, %rs2700;
	cvt.u32.u16	%r9545, %rs36;
	sub.s32 	%r9546, %r9544, %r9545;
	sub.s32 	%r9547, %r9546, 1;
	cvt.s64.s32	%rd8971, %r9547;
	shl.b64 	%rd8972, %rd8971, 3;
	add.s64 	%rd8973, %rd4, %rd8972;
	ld.f64 	%fd581, [%rd8973];
	add.f64 	%fd582, %fd581, %fd580;
	st.f64 	[%rd8973], %fd582;
	cvt.u64.u16	%rd8974, %rs21;
	shl.b64 	%rd8975, %rd8974, 3;
	add.s64 	%rd8976, %rd8968, %rd8975;
	ld.f64 	%fd583, [%rd8976];
	ld.u16 	%rs2701, [%SP+16];
	cvt.u32.u16	%r9548, %rs2701;
	cvt.u32.u16	%r9549, %rs36;
	sub.s32 	%r9550, %r9548, %r9549;
	sub.s32 	%r9551, %r9550, 1;
	cvt.s64.s32	%rd8977, %r9551;
	shl.b64 	%rd8978, %rd8977, 3;
	add.s64 	%rd8979, %rd3, %rd8978;
	ld.f64 	%fd584, [%rd8979];
	sub.f64 	%fd585, %fd584, %fd583;
	st.f64 	[%rd8979], %fd585;
tmp1429:

BB43_498:
	.loc	1 442 1
	cvt.u64.u16	%rd8980, %rs10;
	mov.u64 	%rd8981, cSonNoVec;
	cvta.const.u64 	%rd8982, %rd8981;
	shl.b64 	%rd8983, %rd8980, 1;
	add.s64 	%rd8984, %rd8982, %rd8983;
	ld.u16 	%rs2702, [%rd8984];
	cvt.u32.u16	%r9552, %rs2702;
	setp.eq.s32	%p495, %r9552, 1;
	not.pred 	%p496, %p495;
	@%p496 bra 	BB43_500;
	bra.uni 	BB43_499;

BB43_499:
	.loc	1 442 1
tmp1430:
	cvt.u64.u16	%rd8985, %rs22;
	mov.u64 	%rd8986, cE;
	cvta.const.u64 	%rd8987, %rd8986;
	shl.b64 	%rd8988, %rd8985, 3;
	add.s64 	%rd8989, %rd8987, %rd8988;
	ld.f64 	%fd586, [%rd8989];
	cvt.ftz.f64.f32	%fd587, %f1935;
	mul.f64 	%fd588, %fd586, %fd587;
	ld.u16 	%rs2703, [%SP+16];
	cvt.u32.u16	%r9553, %rs2703;
	cvt.u32.u16	%r9554, %rs37;
	sub.s32 	%r9555, %r9553, %r9554;
	sub.s32 	%r9556, %r9555, 1;
	cvt.s64.s32	%rd8990, %r9556;
	shl.b64 	%rd8991, %rd8990, 3;
	add.s64 	%rd8992, %rd4, %rd8991;
	ld.f64 	%fd589, [%rd8992];
	add.f64 	%fd590, %fd589, %fd588;
	st.f64 	[%rd8992], %fd590;
	cvt.u64.u16	%rd8993, %rs22;
	shl.b64 	%rd8994, %rd8993, 3;
	add.s64 	%rd8995, %rd8987, %rd8994;
	ld.f64 	%fd591, [%rd8995];
	ld.u16 	%rs2704, [%SP+16];
	cvt.u32.u16	%r9557, %rs2704;
	cvt.u32.u16	%r9558, %rs37;
	sub.s32 	%r9559, %r9557, %r9558;
	sub.s32 	%r9560, %r9559, 1;
	cvt.s64.s32	%rd8996, %r9560;
	shl.b64 	%rd8997, %rd8996, 3;
	add.s64 	%rd8998, %rd3, %rd8997;
	ld.f64 	%fd592, [%rd8998];
	sub.f64 	%fd593, %fd592, %fd591;
	st.f64 	[%rd8998], %fd593;
tmp1431:

BB43_500:
	.loc	1 442 1
	cvt.u64.u16	%rd8999, %rs11;
	mov.u64 	%rd9000, cSonNoVec;
	cvta.const.u64 	%rd9001, %rd9000;
	shl.b64 	%rd9002, %rd8999, 1;
	add.s64 	%rd9003, %rd9001, %rd9002;
	ld.u16 	%rs2705, [%rd9003];
	cvt.u32.u16	%r9561, %rs2705;
	setp.eq.s32	%p497, %r9561, 1;
	not.pred 	%p498, %p497;
	@%p498 bra 	BB43_502;
	bra.uni 	BB43_501;

BB43_501:
	.loc	1 442 1
tmp1432:
	cvt.u64.u16	%rd9004, %rs23;
	mov.u64 	%rd9005, cE;
	cvta.const.u64 	%rd9006, %rd9005;
	shl.b64 	%rd9007, %rd9004, 3;
	add.s64 	%rd9008, %rd9006, %rd9007;
	ld.f64 	%fd594, [%rd9008];
	cvt.ftz.f64.f32	%fd595, %f1937;
	mul.f64 	%fd596, %fd594, %fd595;
	ld.u16 	%rs2706, [%SP+16];
	cvt.u32.u16	%r9562, %rs2706;
	cvt.u32.u16	%r9563, %rs38;
	sub.s32 	%r9564, %r9562, %r9563;
	sub.s32 	%r9565, %r9564, 1;
	cvt.s64.s32	%rd9009, %r9565;
	shl.b64 	%rd9010, %rd9009, 3;
	add.s64 	%rd9011, %rd4, %rd9010;
	ld.f64 	%fd597, [%rd9011];
	add.f64 	%fd598, %fd597, %fd596;
	st.f64 	[%rd9011], %fd598;
	cvt.u64.u16	%rd9012, %rs23;
	shl.b64 	%rd9013, %rd9012, 3;
	add.s64 	%rd9014, %rd9006, %rd9013;
	ld.f64 	%fd599, [%rd9014];
	ld.u16 	%rs2707, [%SP+16];
	cvt.u32.u16	%r9566, %rs2707;
	cvt.u32.u16	%r9567, %rs38;
	sub.s32 	%r9568, %r9566, %r9567;
	sub.s32 	%r9569, %r9568, 1;
	cvt.s64.s32	%rd9015, %r9569;
	shl.b64 	%rd9016, %rd9015, 3;
	add.s64 	%rd9017, %rd3, %rd9016;
	ld.f64 	%fd600, [%rd9017];
	sub.f64 	%fd601, %fd600, %fd599;
	st.f64 	[%rd9017], %fd601;
tmp1433:

BB43_502:
	.loc	1 442 1
	cvt.u64.u16	%rd9018, %rs12;
	mov.u64 	%rd9019, cSonNoVec;
	cvta.const.u64 	%rd9020, %rd9019;
	shl.b64 	%rd9021, %rd9018, 1;
	add.s64 	%rd9022, %rd9020, %rd9021;
	ld.u16 	%rs2708, [%rd9022];
	cvt.u32.u16	%r9570, %rs2708;
	setp.eq.s32	%p499, %r9570, 1;
	not.pred 	%p500, %p499;
	@%p500 bra 	BB43_504;
	bra.uni 	BB43_503;

BB43_503:
	.loc	1 442 1
tmp1434:
	cvt.u64.u16	%rd9023, %rs24;
	mov.u64 	%rd9024, cE;
	cvta.const.u64 	%rd9025, %rd9024;
	shl.b64 	%rd9026, %rd9023, 3;
	add.s64 	%rd9027, %rd9025, %rd9026;
	ld.f64 	%fd602, [%rd9027];
	cvt.ftz.f64.f32	%fd603, %f1939;
	mul.f64 	%fd604, %fd602, %fd603;
	ld.u16 	%rs2709, [%SP+16];
	cvt.u32.u16	%r9571, %rs2709;
	cvt.u32.u16	%r9572, %rs39;
	sub.s32 	%r9573, %r9571, %r9572;
	sub.s32 	%r9574, %r9573, 1;
	cvt.s64.s32	%rd9028, %r9574;
	shl.b64 	%rd9029, %rd9028, 3;
	add.s64 	%rd9030, %rd4, %rd9029;
	ld.f64 	%fd605, [%rd9030];
	add.f64 	%fd606, %fd605, %fd604;
	st.f64 	[%rd9030], %fd606;
	cvt.u64.u16	%rd9031, %rs24;
	shl.b64 	%rd9032, %rd9031, 3;
	add.s64 	%rd9033, %rd9025, %rd9032;
	ld.f64 	%fd607, [%rd9033];
	ld.u16 	%rs2710, [%SP+16];
	cvt.u32.u16	%r9575, %rs2710;
	cvt.u32.u16	%r9576, %rs39;
	sub.s32 	%r9577, %r9575, %r9576;
	sub.s32 	%r9578, %r9577, 1;
	cvt.s64.s32	%rd9034, %r9578;
	shl.b64 	%rd9035, %rd9034, 3;
	add.s64 	%rd9036, %rd3, %rd9035;
	ld.f64 	%fd608, [%rd9036];
	sub.f64 	%fd609, %fd608, %fd607;
	st.f64 	[%rd9036], %fd609;
tmp1435:

BB43_504:
	.loc	1 442 1
	cvt.u64.u16	%rd9037, %rs13;
	mov.u64 	%rd9038, cSonNoVec;
	cvta.const.u64 	%rd9039, %rd9038;
	shl.b64 	%rd9040, %rd9037, 1;
	add.s64 	%rd9041, %rd9039, %rd9040;
	ld.u16 	%rs2711, [%rd9041];
	cvt.u32.u16	%r9579, %rs2711;
	setp.eq.s32	%p501, %r9579, 1;
	not.pred 	%p502, %p501;
	@%p502 bra 	BB43_506;
	bra.uni 	BB43_505;

BB43_505:
	.loc	1 442 1
tmp1436:
	cvt.u64.u16	%rd9042, %rs25;
	mov.u64 	%rd9043, cE;
	cvta.const.u64 	%rd9044, %rd9043;
	shl.b64 	%rd9045, %rd9042, 3;
	add.s64 	%rd9046, %rd9044, %rd9045;
	ld.f64 	%fd610, [%rd9046];
	cvt.ftz.f64.f32	%fd611, %f1941;
	mul.f64 	%fd612, %fd610, %fd611;
	ld.u16 	%rs2712, [%SP+16];
	cvt.u32.u16	%r9580, %rs2712;
	cvt.u32.u16	%r9581, %rs40;
	sub.s32 	%r9582, %r9580, %r9581;
	sub.s32 	%r9583, %r9582, 1;
	cvt.s64.s32	%rd9047, %r9583;
	shl.b64 	%rd9048, %rd9047, 3;
	add.s64 	%rd9049, %rd4, %rd9048;
	ld.f64 	%fd613, [%rd9049];
	add.f64 	%fd614, %fd613, %fd612;
	st.f64 	[%rd9049], %fd614;
	cvt.u64.u16	%rd9050, %rs25;
	shl.b64 	%rd9051, %rd9050, 3;
	add.s64 	%rd9052, %rd9044, %rd9051;
	ld.f64 	%fd615, [%rd9052];
	ld.u16 	%rs2713, [%SP+16];
	cvt.u32.u16	%r9584, %rs2713;
	cvt.u32.u16	%r9585, %rs40;
	sub.s32 	%r9586, %r9584, %r9585;
	sub.s32 	%r9587, %r9586, 1;
	cvt.s64.s32	%rd9053, %r9587;
	shl.b64 	%rd9054, %rd9053, 3;
	add.s64 	%rd9055, %rd3, %rd9054;
	ld.f64 	%fd616, [%rd9055];
	sub.f64 	%fd617, %fd616, %fd615;
	st.f64 	[%rd9055], %fd617;
tmp1437:

BB43_506:
	.loc	1 445 1
	cvt.u64.u16	%rd9056, %rs2;
	mov.u64 	%rd9057, cSonNoVec;
	cvta.const.u64 	%rd9058, %rd9057;
	shl.b64 	%rd9059, %rd9056, 1;
	add.s64 	%rd9060, %rd9058, %rd9059;
	ld.u16 	%rs2714, [%rd9060];
	cvt.u32.u16	%r9588, %rs2714;
	setp.eq.s32	%p503, %r9588, 2;
	not.pred 	%p504, %p503;
	@%p504 bra 	BB43_508;
	bra.uni 	BB43_507;

BB43_507:
	.loc	1 445 1
tmp1438:
	cvt.u64.u16	%rd9061, %rs3601;
	mov.u64 	%rd9062, cE;
	cvta.const.u64 	%rd9063, %rd9062;
	shl.b64 	%rd9064, %rd9061, 3;
	add.s64 	%rd9065, %rd9063, %rd9064;
	ld.f64 	%fd618, [%rd9065];
	cvt.ftz.f64.f32	%fd619, %f1919;
	mul.f64 	%fd620, %fd618, %fd619;
	ld.u16 	%rs2715, [%SP+16];
	cvt.u32.u16	%r9589, %rs2715;
	cvt.u32.u16	%r9590, %rs3602;
	sub.s32 	%r9591, %r9589, %r9590;
	sub.s32 	%r9592, %r9591, 1;
	cvt.s64.s32	%rd9066, %r9592;
	shl.b64 	%rd9067, %rd9066, 3;
	add.s64 	%rd9068, %rd4, %rd9067;
	ld.f64 	%fd621, [%rd9068];
	add.f64 	%fd622, %fd621, %fd620;
	st.f64 	[%rd9068], %fd622;
	cvt.u64.u16	%rd9069, %rs3601;
	shl.b64 	%rd9070, %rd9069, 3;
	add.s64 	%rd9071, %rd9063, %rd9070;
	ld.f64 	%fd623, [%rd9071];
	ld.u16 	%rs2716, [%SP+16];
	cvt.u32.u16	%r9593, %rs2716;
	cvt.u32.u16	%r9594, %rs3602;
	sub.s32 	%r9595, %r9593, %r9594;
	sub.s32 	%r9596, %r9595, 1;
	cvt.s64.s32	%rd9072, %r9596;
	shl.b64 	%rd9073, %rd9072, 3;
	add.s64 	%rd9074, %rd3, %rd9073;
	ld.f64 	%fd624, [%rd9074];
	sub.f64 	%fd625, %fd624, %fd623;
	st.f64 	[%rd9074], %fd625;
tmp1439:

BB43_508:
	.loc	1 445 1
	cvt.u64.u16	%rd9075, %rs3;
	mov.u64 	%rd9076, cSonNoVec;
	cvta.const.u64 	%rd9077, %rd9076;
	shl.b64 	%rd9078, %rd9075, 1;
	add.s64 	%rd9079, %rd9077, %rd9078;
	ld.u16 	%rs2717, [%rd9079];
	cvt.u32.u16	%r9597, %rs2717;
	setp.eq.s32	%p505, %r9597, 2;
	not.pred 	%p506, %p505;
	@%p506 bra 	BB43_510;
	bra.uni 	BB43_509;

BB43_509:
	.loc	1 445 1
tmp1440:
	cvt.u64.u16	%rd9080, %rs15;
	mov.u64 	%rd9081, cE;
	cvta.const.u64 	%rd9082, %rd9081;
	shl.b64 	%rd9083, %rd9080, 3;
	add.s64 	%rd9084, %rd9082, %rd9083;
	ld.f64 	%fd626, [%rd9084];
	cvt.ftz.f64.f32	%fd627, %f1921;
	mul.f64 	%fd628, %fd626, %fd627;
	ld.u16 	%rs2718, [%SP+16];
	cvt.u32.u16	%r9598, %rs2718;
	cvt.u32.u16	%r9599, %rs30;
	sub.s32 	%r9600, %r9598, %r9599;
	sub.s32 	%r9601, %r9600, 1;
	cvt.s64.s32	%rd9085, %r9601;
	shl.b64 	%rd9086, %rd9085, 3;
	add.s64 	%rd9087, %rd4, %rd9086;
	ld.f64 	%fd629, [%rd9087];
	add.f64 	%fd630, %fd629, %fd628;
	st.f64 	[%rd9087], %fd630;
	cvt.u64.u16	%rd9088, %rs15;
	shl.b64 	%rd9089, %rd9088, 3;
	add.s64 	%rd9090, %rd9082, %rd9089;
	ld.f64 	%fd631, [%rd9090];
	ld.u16 	%rs2719, [%SP+16];
	cvt.u32.u16	%r9602, %rs2719;
	cvt.u32.u16	%r9603, %rs30;
	sub.s32 	%r9604, %r9602, %r9603;
	sub.s32 	%r9605, %r9604, 1;
	cvt.s64.s32	%rd9091, %r9605;
	shl.b64 	%rd9092, %rd9091, 3;
	add.s64 	%rd9093, %rd3, %rd9092;
	ld.f64 	%fd632, [%rd9093];
	sub.f64 	%fd633, %fd632, %fd631;
	st.f64 	[%rd9093], %fd633;
tmp1441:

BB43_510:
	.loc	1 445 1
	cvt.u64.u16	%rd9094, %rs4;
	mov.u64 	%rd9095, cSonNoVec;
	cvta.const.u64 	%rd9096, %rd9095;
	shl.b64 	%rd9097, %rd9094, 1;
	add.s64 	%rd9098, %rd9096, %rd9097;
	ld.u16 	%rs2720, [%rd9098];
	cvt.u32.u16	%r9606, %rs2720;
	setp.eq.s32	%p507, %r9606, 2;
	not.pred 	%p508, %p507;
	@%p508 bra 	BB43_512;
	bra.uni 	BB43_511;

BB43_511:
	.loc	1 445 1
tmp1442:
	cvt.u64.u16	%rd9099, %rs16;
	mov.u64 	%rd9100, cE;
	cvta.const.u64 	%rd9101, %rd9100;
	shl.b64 	%rd9102, %rd9099, 3;
	add.s64 	%rd9103, %rd9101, %rd9102;
	ld.f64 	%fd634, [%rd9103];
	cvt.ftz.f64.f32	%fd635, %f1923;
	mul.f64 	%fd636, %fd634, %fd635;
	ld.u16 	%rs2721, [%SP+16];
	cvt.u32.u16	%r9607, %rs2721;
	cvt.u32.u16	%r9608, %rs31;
	sub.s32 	%r9609, %r9607, %r9608;
	sub.s32 	%r9610, %r9609, 1;
	cvt.s64.s32	%rd9104, %r9610;
	shl.b64 	%rd9105, %rd9104, 3;
	add.s64 	%rd9106, %rd4, %rd9105;
	ld.f64 	%fd637, [%rd9106];
	add.f64 	%fd638, %fd637, %fd636;
	st.f64 	[%rd9106], %fd638;
	cvt.u64.u16	%rd9107, %rs16;
	shl.b64 	%rd9108, %rd9107, 3;
	add.s64 	%rd9109, %rd9101, %rd9108;
	ld.f64 	%fd639, [%rd9109];
	ld.u16 	%rs2722, [%SP+16];
	cvt.u32.u16	%r9611, %rs2722;
	cvt.u32.u16	%r9612, %rs31;
	sub.s32 	%r9613, %r9611, %r9612;
	sub.s32 	%r9614, %r9613, 1;
	cvt.s64.s32	%rd9110, %r9614;
	shl.b64 	%rd9111, %rd9110, 3;
	add.s64 	%rd9112, %rd3, %rd9111;
	ld.f64 	%fd640, [%rd9112];
	sub.f64 	%fd641, %fd640, %fd639;
	st.f64 	[%rd9112], %fd641;
tmp1443:

BB43_512:
	.loc	1 445 1
	cvt.u64.u16	%rd9113, %rs5;
	mov.u64 	%rd9114, cSonNoVec;
	cvta.const.u64 	%rd9115, %rd9114;
	shl.b64 	%rd9116, %rd9113, 1;
	add.s64 	%rd9117, %rd9115, %rd9116;
	ld.u16 	%rs2723, [%rd9117];
	cvt.u32.u16	%r9615, %rs2723;
	setp.eq.s32	%p509, %r9615, 2;
	not.pred 	%p510, %p509;
	@%p510 bra 	BB43_514;
	bra.uni 	BB43_513;

BB43_513:
	.loc	1 445 1
tmp1444:
	cvt.u64.u16	%rd9118, %rs17;
	mov.u64 	%rd9119, cE;
	cvta.const.u64 	%rd9120, %rd9119;
	shl.b64 	%rd9121, %rd9118, 3;
	add.s64 	%rd9122, %rd9120, %rd9121;
	ld.f64 	%fd642, [%rd9122];
	cvt.ftz.f64.f32	%fd643, %f1925;
	mul.f64 	%fd644, %fd642, %fd643;
	ld.u16 	%rs2724, [%SP+16];
	cvt.u32.u16	%r9616, %rs2724;
	cvt.u32.u16	%r9617, %rs32;
	sub.s32 	%r9618, %r9616, %r9617;
	sub.s32 	%r9619, %r9618, 1;
	cvt.s64.s32	%rd9123, %r9619;
	shl.b64 	%rd9124, %rd9123, 3;
	add.s64 	%rd9125, %rd4, %rd9124;
	ld.f64 	%fd645, [%rd9125];
	add.f64 	%fd646, %fd645, %fd644;
	st.f64 	[%rd9125], %fd646;
	cvt.u64.u16	%rd9126, %rs17;
	shl.b64 	%rd9127, %rd9126, 3;
	add.s64 	%rd9128, %rd9120, %rd9127;
	ld.f64 	%fd647, [%rd9128];
	ld.u16 	%rs2725, [%SP+16];
	cvt.u32.u16	%r9620, %rs2725;
	cvt.u32.u16	%r9621, %rs32;
	sub.s32 	%r9622, %r9620, %r9621;
	sub.s32 	%r9623, %r9622, 1;
	cvt.s64.s32	%rd9129, %r9623;
	shl.b64 	%rd9130, %rd9129, 3;
	add.s64 	%rd9131, %rd3, %rd9130;
	ld.f64 	%fd648, [%rd9131];
	sub.f64 	%fd649, %fd648, %fd647;
	st.f64 	[%rd9131], %fd649;
tmp1445:

BB43_514:
	.loc	1 445 1
	cvt.u64.u16	%rd9132, %rs6;
	mov.u64 	%rd9133, cSonNoVec;
	cvta.const.u64 	%rd9134, %rd9133;
	shl.b64 	%rd9135, %rd9132, 1;
	add.s64 	%rd9136, %rd9134, %rd9135;
	ld.u16 	%rs2726, [%rd9136];
	cvt.u32.u16	%r9624, %rs2726;
	setp.eq.s32	%p511, %r9624, 2;
	not.pred 	%p512, %p511;
	@%p512 bra 	BB43_516;
	bra.uni 	BB43_515;

BB43_515:
	.loc	1 445 1
tmp1446:
	cvt.u64.u16	%rd9137, %rs18;
	mov.u64 	%rd9138, cE;
	cvta.const.u64 	%rd9139, %rd9138;
	shl.b64 	%rd9140, %rd9137, 3;
	add.s64 	%rd9141, %rd9139, %rd9140;
	ld.f64 	%fd650, [%rd9141];
	cvt.ftz.f64.f32	%fd651, %f1927;
	mul.f64 	%fd652, %fd650, %fd651;
	ld.u16 	%rs2727, [%SP+16];
	cvt.u32.u16	%r9625, %rs2727;
	cvt.u32.u16	%r9626, %rs33;
	sub.s32 	%r9627, %r9625, %r9626;
	sub.s32 	%r9628, %r9627, 1;
	cvt.s64.s32	%rd9142, %r9628;
	shl.b64 	%rd9143, %rd9142, 3;
	add.s64 	%rd9144, %rd4, %rd9143;
	ld.f64 	%fd653, [%rd9144];
	add.f64 	%fd654, %fd653, %fd652;
	st.f64 	[%rd9144], %fd654;
	cvt.u64.u16	%rd9145, %rs18;
	shl.b64 	%rd9146, %rd9145, 3;
	add.s64 	%rd9147, %rd9139, %rd9146;
	ld.f64 	%fd655, [%rd9147];
	ld.u16 	%rs2728, [%SP+16];
	cvt.u32.u16	%r9629, %rs2728;
	cvt.u32.u16	%r9630, %rs33;
	sub.s32 	%r9631, %r9629, %r9630;
	sub.s32 	%r9632, %r9631, 1;
	cvt.s64.s32	%rd9148, %r9632;
	shl.b64 	%rd9149, %rd9148, 3;
	add.s64 	%rd9150, %rd3, %rd9149;
	ld.f64 	%fd656, [%rd9150];
	sub.f64 	%fd657, %fd656, %fd655;
	st.f64 	[%rd9150], %fd657;
tmp1447:

BB43_516:
	.loc	1 445 1
	cvt.u64.u16	%rd9151, %rs7;
	mov.u64 	%rd9152, cSonNoVec;
	cvta.const.u64 	%rd9153, %rd9152;
	shl.b64 	%rd9154, %rd9151, 1;
	add.s64 	%rd9155, %rd9153, %rd9154;
	ld.u16 	%rs2729, [%rd9155];
	cvt.u32.u16	%r9633, %rs2729;
	setp.eq.s32	%p513, %r9633, 2;
	not.pred 	%p514, %p513;
	@%p514 bra 	BB43_518;
	bra.uni 	BB43_517;

BB43_517:
	.loc	1 445 1
tmp1448:
	cvt.u64.u16	%rd9156, %rs19;
	mov.u64 	%rd9157, cE;
	cvta.const.u64 	%rd9158, %rd9157;
	shl.b64 	%rd9159, %rd9156, 3;
	add.s64 	%rd9160, %rd9158, %rd9159;
	ld.f64 	%fd658, [%rd9160];
	cvt.ftz.f64.f32	%fd659, %f1929;
	mul.f64 	%fd660, %fd658, %fd659;
	ld.u16 	%rs2730, [%SP+16];
	cvt.u32.u16	%r9634, %rs2730;
	cvt.u32.u16	%r9635, %rs34;
	sub.s32 	%r9636, %r9634, %r9635;
	sub.s32 	%r9637, %r9636, 1;
	cvt.s64.s32	%rd9161, %r9637;
	shl.b64 	%rd9162, %rd9161, 3;
	add.s64 	%rd9163, %rd4, %rd9162;
	ld.f64 	%fd661, [%rd9163];
	add.f64 	%fd662, %fd661, %fd660;
	st.f64 	[%rd9163], %fd662;
	cvt.u64.u16	%rd9164, %rs19;
	shl.b64 	%rd9165, %rd9164, 3;
	add.s64 	%rd9166, %rd9158, %rd9165;
	ld.f64 	%fd663, [%rd9166];
	ld.u16 	%rs2731, [%SP+16];
	cvt.u32.u16	%r9638, %rs2731;
	cvt.u32.u16	%r9639, %rs34;
	sub.s32 	%r9640, %r9638, %r9639;
	sub.s32 	%r9641, %r9640, 1;
	cvt.s64.s32	%rd9167, %r9641;
	shl.b64 	%rd9168, %rd9167, 3;
	add.s64 	%rd9169, %rd3, %rd9168;
	ld.f64 	%fd664, [%rd9169];
	sub.f64 	%fd665, %fd664, %fd663;
	st.f64 	[%rd9169], %fd665;
tmp1449:

BB43_518:
	.loc	1 445 1
	cvt.u64.u16	%rd9170, %rs8;
	mov.u64 	%rd9171, cSonNoVec;
	cvta.const.u64 	%rd9172, %rd9171;
	shl.b64 	%rd9173, %rd9170, 1;
	add.s64 	%rd9174, %rd9172, %rd9173;
	ld.u16 	%rs2732, [%rd9174];
	cvt.u32.u16	%r9642, %rs2732;
	setp.eq.s32	%p515, %r9642, 2;
	not.pred 	%p516, %p515;
	@%p516 bra 	BB43_520;
	bra.uni 	BB43_519;

BB43_519:
	.loc	1 445 1
tmp1450:
	cvt.u64.u16	%rd9175, %rs20;
	mov.u64 	%rd9176, cE;
	cvta.const.u64 	%rd9177, %rd9176;
	shl.b64 	%rd9178, %rd9175, 3;
	add.s64 	%rd9179, %rd9177, %rd9178;
	ld.f64 	%fd666, [%rd9179];
	cvt.ftz.f64.f32	%fd667, %f1931;
	mul.f64 	%fd668, %fd666, %fd667;
	ld.u16 	%rs2733, [%SP+16];
	cvt.u32.u16	%r9643, %rs2733;
	cvt.u32.u16	%r9644, %rs35;
	sub.s32 	%r9645, %r9643, %r9644;
	sub.s32 	%r9646, %r9645, 1;
	cvt.s64.s32	%rd9180, %r9646;
	shl.b64 	%rd9181, %rd9180, 3;
	add.s64 	%rd9182, %rd4, %rd9181;
	ld.f64 	%fd669, [%rd9182];
	add.f64 	%fd670, %fd669, %fd668;
	st.f64 	[%rd9182], %fd670;
	cvt.u64.u16	%rd9183, %rs20;
	shl.b64 	%rd9184, %rd9183, 3;
	add.s64 	%rd9185, %rd9177, %rd9184;
	ld.f64 	%fd671, [%rd9185];
	ld.u16 	%rs2734, [%SP+16];
	cvt.u32.u16	%r9647, %rs2734;
	cvt.u32.u16	%r9648, %rs35;
	sub.s32 	%r9649, %r9647, %r9648;
	sub.s32 	%r9650, %r9649, 1;
	cvt.s64.s32	%rd9186, %r9650;
	shl.b64 	%rd9187, %rd9186, 3;
	add.s64 	%rd9188, %rd3, %rd9187;
	ld.f64 	%fd672, [%rd9188];
	sub.f64 	%fd673, %fd672, %fd671;
	st.f64 	[%rd9188], %fd673;
tmp1451:

BB43_520:
	.loc	1 445 1
	cvt.u64.u16	%rd9189, %rs9;
	mov.u64 	%rd9190, cSonNoVec;
	cvta.const.u64 	%rd9191, %rd9190;
	shl.b64 	%rd9192, %rd9189, 1;
	add.s64 	%rd9193, %rd9191, %rd9192;
	ld.u16 	%rs2735, [%rd9193];
	cvt.u32.u16	%r9651, %rs2735;
	setp.eq.s32	%p517, %r9651, 2;
	not.pred 	%p518, %p517;
	@%p518 bra 	BB43_522;
	bra.uni 	BB43_521;

BB43_521:
	.loc	1 445 1
tmp1452:
	cvt.u64.u16	%rd9194, %rs21;
	mov.u64 	%rd9195, cE;
	cvta.const.u64 	%rd9196, %rd9195;
	shl.b64 	%rd9197, %rd9194, 3;
	add.s64 	%rd9198, %rd9196, %rd9197;
	ld.f64 	%fd674, [%rd9198];
	cvt.ftz.f64.f32	%fd675, %f1933;
	mul.f64 	%fd676, %fd674, %fd675;
	ld.u16 	%rs2736, [%SP+16];
	cvt.u32.u16	%r9652, %rs2736;
	cvt.u32.u16	%r9653, %rs36;
	sub.s32 	%r9654, %r9652, %r9653;
	sub.s32 	%r9655, %r9654, 1;
	cvt.s64.s32	%rd9199, %r9655;
	shl.b64 	%rd9200, %rd9199, 3;
	add.s64 	%rd9201, %rd4, %rd9200;
	ld.f64 	%fd677, [%rd9201];
	add.f64 	%fd678, %fd677, %fd676;
	st.f64 	[%rd9201], %fd678;
	cvt.u64.u16	%rd9202, %rs21;
	shl.b64 	%rd9203, %rd9202, 3;
	add.s64 	%rd9204, %rd9196, %rd9203;
	ld.f64 	%fd679, [%rd9204];
	ld.u16 	%rs2737, [%SP+16];
	cvt.u32.u16	%r9656, %rs2737;
	cvt.u32.u16	%r9657, %rs36;
	sub.s32 	%r9658, %r9656, %r9657;
	sub.s32 	%r9659, %r9658, 1;
	cvt.s64.s32	%rd9205, %r9659;
	shl.b64 	%rd9206, %rd9205, 3;
	add.s64 	%rd9207, %rd3, %rd9206;
	ld.f64 	%fd680, [%rd9207];
	sub.f64 	%fd681, %fd680, %fd679;
	st.f64 	[%rd9207], %fd681;
tmp1453:

BB43_522:
	.loc	1 445 1
	cvt.u64.u16	%rd9208, %rs10;
	mov.u64 	%rd9209, cSonNoVec;
	cvta.const.u64 	%rd9210, %rd9209;
	shl.b64 	%rd9211, %rd9208, 1;
	add.s64 	%rd9212, %rd9210, %rd9211;
	ld.u16 	%rs2738, [%rd9212];
	cvt.u32.u16	%r9660, %rs2738;
	setp.eq.s32	%p519, %r9660, 2;
	not.pred 	%p520, %p519;
	@%p520 bra 	BB43_524;
	bra.uni 	BB43_523;

BB43_523:
	.loc	1 445 1
tmp1454:
	cvt.u64.u16	%rd9213, %rs22;
	mov.u64 	%rd9214, cE;
	cvta.const.u64 	%rd9215, %rd9214;
	shl.b64 	%rd9216, %rd9213, 3;
	add.s64 	%rd9217, %rd9215, %rd9216;
	ld.f64 	%fd682, [%rd9217];
	cvt.ftz.f64.f32	%fd683, %f1935;
	mul.f64 	%fd684, %fd682, %fd683;
	ld.u16 	%rs2739, [%SP+16];
	cvt.u32.u16	%r9661, %rs2739;
	cvt.u32.u16	%r9662, %rs37;
	sub.s32 	%r9663, %r9661, %r9662;
	sub.s32 	%r9664, %r9663, 1;
	cvt.s64.s32	%rd9218, %r9664;
	shl.b64 	%rd9219, %rd9218, 3;
	add.s64 	%rd9220, %rd4, %rd9219;
	ld.f64 	%fd685, [%rd9220];
	add.f64 	%fd686, %fd685, %fd684;
	st.f64 	[%rd9220], %fd686;
	cvt.u64.u16	%rd9221, %rs22;
	shl.b64 	%rd9222, %rd9221, 3;
	add.s64 	%rd9223, %rd9215, %rd9222;
	ld.f64 	%fd687, [%rd9223];
	ld.u16 	%rs2740, [%SP+16];
	cvt.u32.u16	%r9665, %rs2740;
	cvt.u32.u16	%r9666, %rs37;
	sub.s32 	%r9667, %r9665, %r9666;
	sub.s32 	%r9668, %r9667, 1;
	cvt.s64.s32	%rd9224, %r9668;
	shl.b64 	%rd9225, %rd9224, 3;
	add.s64 	%rd9226, %rd3, %rd9225;
	ld.f64 	%fd688, [%rd9226];
	sub.f64 	%fd689, %fd688, %fd687;
	st.f64 	[%rd9226], %fd689;
tmp1455:

BB43_524:
	.loc	1 445 1
	cvt.u64.u16	%rd9227, %rs11;
	mov.u64 	%rd9228, cSonNoVec;
	cvta.const.u64 	%rd9229, %rd9228;
	shl.b64 	%rd9230, %rd9227, 1;
	add.s64 	%rd9231, %rd9229, %rd9230;
	ld.u16 	%rs2741, [%rd9231];
	cvt.u32.u16	%r9669, %rs2741;
	setp.eq.s32	%p521, %r9669, 2;
	not.pred 	%p522, %p521;
	@%p522 bra 	BB43_526;
	bra.uni 	BB43_525;

BB43_525:
	.loc	1 445 1
tmp1456:
	cvt.u64.u16	%rd9232, %rs23;
	mov.u64 	%rd9233, cE;
	cvta.const.u64 	%rd9234, %rd9233;
	shl.b64 	%rd9235, %rd9232, 3;
	add.s64 	%rd9236, %rd9234, %rd9235;
	ld.f64 	%fd690, [%rd9236];
	cvt.ftz.f64.f32	%fd691, %f1937;
	mul.f64 	%fd692, %fd690, %fd691;
	ld.u16 	%rs2742, [%SP+16];
	cvt.u32.u16	%r9670, %rs2742;
	cvt.u32.u16	%r9671, %rs38;
	sub.s32 	%r9672, %r9670, %r9671;
	sub.s32 	%r9673, %r9672, 1;
	cvt.s64.s32	%rd9237, %r9673;
	shl.b64 	%rd9238, %rd9237, 3;
	add.s64 	%rd9239, %rd4, %rd9238;
	ld.f64 	%fd693, [%rd9239];
	add.f64 	%fd694, %fd693, %fd692;
	st.f64 	[%rd9239], %fd694;
	cvt.u64.u16	%rd9240, %rs23;
	shl.b64 	%rd9241, %rd9240, 3;
	add.s64 	%rd9242, %rd9234, %rd9241;
	ld.f64 	%fd695, [%rd9242];
	ld.u16 	%rs2743, [%SP+16];
	cvt.u32.u16	%r9674, %rs2743;
	cvt.u32.u16	%r9675, %rs38;
	sub.s32 	%r9676, %r9674, %r9675;
	sub.s32 	%r9677, %r9676, 1;
	cvt.s64.s32	%rd9243, %r9677;
	shl.b64 	%rd9244, %rd9243, 3;
	add.s64 	%rd9245, %rd3, %rd9244;
	ld.f64 	%fd696, [%rd9245];
	sub.f64 	%fd697, %fd696, %fd695;
	st.f64 	[%rd9245], %fd697;
tmp1457:

BB43_526:
	.loc	1 445 1
	cvt.u64.u16	%rd9246, %rs12;
	mov.u64 	%rd9247, cSonNoVec;
	cvta.const.u64 	%rd9248, %rd9247;
	shl.b64 	%rd9249, %rd9246, 1;
	add.s64 	%rd9250, %rd9248, %rd9249;
	ld.u16 	%rs2744, [%rd9250];
	cvt.u32.u16	%r9678, %rs2744;
	setp.eq.s32	%p523, %r9678, 2;
	not.pred 	%p524, %p523;
	@%p524 bra 	BB43_528;
	bra.uni 	BB43_527;

BB43_527:
	.loc	1 445 1
tmp1458:
	cvt.u64.u16	%rd9251, %rs24;
	mov.u64 	%rd9252, cE;
	cvta.const.u64 	%rd9253, %rd9252;
	shl.b64 	%rd9254, %rd9251, 3;
	add.s64 	%rd9255, %rd9253, %rd9254;
	ld.f64 	%fd698, [%rd9255];
	cvt.ftz.f64.f32	%fd699, %f1939;
	mul.f64 	%fd700, %fd698, %fd699;
	ld.u16 	%rs2745, [%SP+16];
	cvt.u32.u16	%r9679, %rs2745;
	cvt.u32.u16	%r9680, %rs39;
	sub.s32 	%r9681, %r9679, %r9680;
	sub.s32 	%r9682, %r9681, 1;
	cvt.s64.s32	%rd9256, %r9682;
	shl.b64 	%rd9257, %rd9256, 3;
	add.s64 	%rd9258, %rd4, %rd9257;
	ld.f64 	%fd701, [%rd9258];
	add.f64 	%fd702, %fd701, %fd700;
	st.f64 	[%rd9258], %fd702;
	cvt.u64.u16	%rd9259, %rs24;
	shl.b64 	%rd9260, %rd9259, 3;
	add.s64 	%rd9261, %rd9253, %rd9260;
	ld.f64 	%fd703, [%rd9261];
	ld.u16 	%rs2746, [%SP+16];
	cvt.u32.u16	%r9683, %rs2746;
	cvt.u32.u16	%r9684, %rs39;
	sub.s32 	%r9685, %r9683, %r9684;
	sub.s32 	%r9686, %r9685, 1;
	cvt.s64.s32	%rd9262, %r9686;
	shl.b64 	%rd9263, %rd9262, 3;
	add.s64 	%rd9264, %rd3, %rd9263;
	ld.f64 	%fd704, [%rd9264];
	sub.f64 	%fd705, %fd704, %fd703;
	st.f64 	[%rd9264], %fd705;
tmp1459:

BB43_528:
	.loc	1 445 1
	cvt.u64.u16	%rd9265, %rs13;
	mov.u64 	%rd9266, cSonNoVec;
	cvta.const.u64 	%rd9267, %rd9266;
	shl.b64 	%rd9268, %rd9265, 1;
	add.s64 	%rd9269, %rd9267, %rd9268;
	ld.u16 	%rs2747, [%rd9269];
	cvt.u32.u16	%r9687, %rs2747;
	setp.eq.s32	%p525, %r9687, 2;
	not.pred 	%p526, %p525;
	@%p526 bra 	BB43_530;
	bra.uni 	BB43_529;

BB43_529:
	.loc	1 445 1
tmp1460:
	cvt.u64.u16	%rd9270, %rs25;
	mov.u64 	%rd9271, cE;
	cvta.const.u64 	%rd9272, %rd9271;
	shl.b64 	%rd9273, %rd9270, 3;
	add.s64 	%rd9274, %rd9272, %rd9273;
	ld.f64 	%fd706, [%rd9274];
	cvt.ftz.f64.f32	%fd707, %f1941;
	mul.f64 	%fd708, %fd706, %fd707;
	ld.u16 	%rs2748, [%SP+16];
	cvt.u32.u16	%r9688, %rs2748;
	cvt.u32.u16	%r9689, %rs40;
	sub.s32 	%r9690, %r9688, %r9689;
	sub.s32 	%r9691, %r9690, 1;
	cvt.s64.s32	%rd9275, %r9691;
	shl.b64 	%rd9276, %rd9275, 3;
	add.s64 	%rd9277, %rd4, %rd9276;
	ld.f64 	%fd709, [%rd9277];
	add.f64 	%fd710, %fd709, %fd708;
	st.f64 	[%rd9277], %fd710;
	cvt.u64.u16	%rd9278, %rs25;
	shl.b64 	%rd9279, %rd9278, 3;
	add.s64 	%rd9280, %rd9272, %rd9279;
	ld.f64 	%fd711, [%rd9280];
	ld.u16 	%rs2749, [%SP+16];
	cvt.u32.u16	%r9692, %rs2749;
	cvt.u32.u16	%r9693, %rs40;
	sub.s32 	%r9694, %r9692, %r9693;
	sub.s32 	%r9695, %r9694, 1;
	cvt.s64.s32	%rd9281, %r9695;
	shl.b64 	%rd9282, %rd9281, 3;
	add.s64 	%rd9283, %rd3, %rd9282;
	ld.f64 	%fd712, [%rd9283];
	sub.f64 	%fd713, %fd712, %fd711;
	st.f64 	[%rd9283], %fd713;
tmp1461:

BB43_530:
	.loc	1 446 1
	// Callseq Start 253
	{
	.reg .b32 temp_param_reg;
	// <end>}
	call.uni 
	_ZN39_INTERNAL_17_CudaStuff_cpp1_ii_1abe6ff811syncthreadsEv, 
	(
	);
	
	//{
	}// Callseq End 253
	.loc	1 447 1
	ld.u64 	%rd9284, [%SP+200];
	ld.u64 	%rd9285, [%SP+192];
	ld.u16 	%rs2750, [%SP+184];
	ld.u64 	%rd9286, [%SP+176];
	ld.u64 	%rd9287, [%SP+168];
	ld.u16 	%rs2751, [%SP+160];
	ld.u64 	%rd9288, [%SP+152];
	ld.u64 	%rd9289, [%SP+144];
	ld.u64 	%rd9290, [%SP+136];
	ld.u64 	%rd9291, [%SP+128];
	ld.u64 	%rd9292, [%SP+120];
	ld.u64 	%rd9293, [%SP+112];
	ld.u64 	%rd9294, [%SP+104];
	ld.u64 	%rd9295, [%SP+96];
	ld.u64 	%rd9296, [%SP+88];
	ld.u64 	%rd9297, [%SP+80];
	ld.u64 	%rd9298, [%SP+72];
	ld.u64 	%rd9299, [%SP+64];
	ld.u16 	%rs2752, [%SP+62];
	ld.u16 	%rs2753, [%SP+60];
	ld.u16 	%rs2754, [%SP+58];
	ld.u16 	%rs2755, [%SP+56];
	ld.u64 	%rd9300, [%SP+48];
	ld.u16 	%rs2756, [%SP+42];
	ld.u16 	%rs2757, [%SP+40];
	ld.u64 	%rd9301, [%SP+32];
	ld.u64 	%rd9302, [%SP+24];
	ld.u16 	%rs2758, [%SP+16];
	ld.u64 	%rd9303, [%SP+8];
	ld.u64 	%rd9304, [%SP+0];
	ld.u16 	%rs2759, [%SP+56];
	cvt.u32.u16	%r9696, %rs2759;
	// Callseq Start 254
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd9304;
	st.param.b64	[param0+8], %rd9303;
	st.param.b16	[param0+16], %rs2758;
	st.param.b64	[param0+24], %rd9302;
	st.param.b64	[param0+32], %rd9301;
	st.param.b16	[param0+40], %rs2757;
	st.param.b16	[param0+42], %rs2756;
	st.param.b64	[param0+48], %rd9300;
	st.param.b16	[param0+56], %rs2755;
	st.param.b16	[param0+58], %rs2754;
	st.param.b16	[param0+60], %rs2753;
	st.param.b16	[param0+62], %rs2752;
	st.param.b64	[param0+64], %rd9299;
	st.param.b64	[param0+72], %rd9298;
	st.param.b64	[param0+80], %rd9297;
	st.param.b64	[param0+88], %rd9296;
	st.param.b64	[param0+96], %rd9295;
	st.param.b64	[param0+104], %rd9294;
	st.param.b64	[param0+112], %rd9293;
	st.param.b64	[param0+120], %rd9292;
	st.param.b64	[param0+128], %rd9291;
	st.param.b64	[param0+136], %rd9290;
	st.param.b64	[param0+144], %rd9289;
	st.param.b64	[param0+152], %rd9288;
	st.param.b16	[param0+160], %rs2751;
	st.param.b64	[param0+168], %rd9287;
	st.param.b64	[param0+176], %rd9286;
	st.param.b16	[param0+184], %rs2750;
	st.param.b64	[param0+192], %rd9285;
	st.param.b64	[param0+200], %rd9284;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd4;
	.param .b32 param3;
	st.param.b32	[param3+0], %r9696;
	call.uni 
	_Z8BeforeLU4HMatPdS0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	
	//{
	}// Callseq End 254
	.loc	1 449 1
	ld.u64 	%rd9305, [%SP+200];
	ld.u64 	%rd9306, [%SP+192];
	ld.u16 	%rs2760, [%SP+184];
	ld.u64 	%rd9307, [%SP+176];
	ld.u64 	%rd9308, [%SP+168];
	ld.u16 	%rs2761, [%SP+160];
	ld.u64 	%rd9309, [%SP+152];
	ld.u64 	%rd9310, [%SP+144];
	ld.u64 	%rd9311, [%SP+136];
	ld.u64 	%rd9312, [%SP+128];
	ld.u64 	%rd9313, [%SP+120];
	ld.u64 	%rd9314, [%SP+112];
	ld.u64 	%rd9315, [%SP+104];
	ld.u64 	%rd9316, [%SP+96];
	ld.u64 	%rd9317, [%SP+88];
	ld.u64 	%rd9318, [%SP+80];
	ld.u64 	%rd9319, [%SP+72];
	ld.u64 	%rd9320, [%SP+64];
	ld.u16 	%rs2762, [%SP+62];
	ld.u16 	%rs2763, [%SP+60];
	ld.u16 	%rs2764, [%SP+58];
	ld.u16 	%rs2765, [%SP+56];
	ld.u64 	%rd9321, [%SP+48];
	ld.u16 	%rs2766, [%SP+42];
	ld.u16 	%rs2767, [%SP+40];
	ld.u64 	%rd9322, [%SP+32];
	ld.u64 	%rd9323, [%SP+24];
	ld.u16 	%rs2768, [%SP+16];
	ld.u64 	%rd9324, [%SP+8];
	ld.u64 	%rd9325, [%SP+0];
	ld.u16 	%rs2769, [%SP+58];
	cvt.u32.u16	%r9697, %rs2769;
	// Callseq Start 255
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd9325;
	st.param.b64	[param0+8], %rd9324;
	st.param.b16	[param0+16], %rs2768;
	st.param.b64	[param0+24], %rd9323;
	st.param.b64	[param0+32], %rd9322;
	st.param.b16	[param0+40], %rs2767;
	st.param.b16	[param0+42], %rs2766;
	st.param.b64	[param0+48], %rd9321;
	st.param.b16	[param0+56], %rs2765;
	st.param.b16	[param0+58], %rs2764;
	st.param.b16	[param0+60], %rs2763;
	st.param.b16	[param0+62], %rs2762;
	st.param.b64	[param0+64], %rd9320;
	st.param.b64	[param0+72], %rd9319;
	st.param.b64	[param0+80], %rd9318;
	st.param.b64	[param0+88], %rd9317;
	st.param.b64	[param0+96], %rd9316;
	st.param.b64	[param0+104], %rd9315;
	st.param.b64	[param0+112], %rd9314;
	st.param.b64	[param0+120], %rd9313;
	st.param.b64	[param0+128], %rd9312;
	st.param.b64	[param0+136], %rd9311;
	st.param.b64	[param0+144], %rd9310;
	st.param.b64	[param0+152], %rd9309;
	st.param.b16	[param0+160], %rs2761;
	st.param.b64	[param0+168], %rd9308;
	st.param.b64	[param0+176], %rd9307;
	st.param.b16	[param0+184], %rs2760;
	st.param.b64	[param0+192], %rd9306;
	st.param.b64	[param0+200], %rd9305;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd8;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd3;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd4;
	.param .b32 param5;
	st.param.b32	[param5+0], %r9697;
	call.uni 
	_Z5BkSub4HMatPdS0_S0_S0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5
	);
	
	//{
	}// Callseq End 255
	.loc	1 451 1
	ld.u16 	%rs2770, [%SP+16];
	cvt.u32.u16	%r9698, %rs2770;
	cvt.u32.u16	%r9699, %rs2;
	sub.s32 	%r9700, %r9698, %r9699;
	sub.s32 	%r9701, %r9700, 1;
	cvt.s64.s32	%rd9326, %r9701;
	shl.b64 	%rd9327, %rd9326, 3;
	add.s64 	%rd9328, %rd7, %rd9327;
	ld.f64 	%fd714, [%rd9328];
	cvt.rn.ftz.f32.f64	%f1532, %fd714;
tmp1462:
	add.ftz.f32 	%f1918, %f1918, %f1532;
tmp1463:
	ld.u16 	%rs2771, [%SP+16];
	cvt.u32.u16	%r9702, %rs2771;
	cvt.u32.u16	%r9703, %rs3;
	sub.s32 	%r9704, %r9702, %r9703;
	sub.s32 	%r9705, %r9704, 1;
	cvt.s64.s32	%rd9329, %r9705;
	shl.b64 	%rd9330, %rd9329, 3;
	add.s64 	%rd9331, %rd7, %rd9330;
	ld.f64 	%fd715, [%rd9331];
	cvt.rn.ftz.f32.f64	%f1533, %fd715;
tmp1464:
	add.ftz.f32 	%f1920, %f1920, %f1533;
tmp1465:
	ld.u16 	%rs2772, [%SP+16];
	cvt.u32.u16	%r9706, %rs2772;
	cvt.u32.u16	%r9707, %rs4;
	sub.s32 	%r9708, %r9706, %r9707;
	sub.s32 	%r9709, %r9708, 1;
	cvt.s64.s32	%rd9332, %r9709;
	shl.b64 	%rd9333, %rd9332, 3;
	add.s64 	%rd9334, %rd7, %rd9333;
	ld.f64 	%fd716, [%rd9334];
	cvt.rn.ftz.f32.f64	%f1534, %fd716;
tmp1466:
	add.ftz.f32 	%f1922, %f1922, %f1534;
tmp1467:
	ld.u16 	%rs2773, [%SP+16];
	cvt.u32.u16	%r9710, %rs2773;
	cvt.u32.u16	%r9711, %rs5;
	sub.s32 	%r9712, %r9710, %r9711;
	sub.s32 	%r9713, %r9712, 1;
	cvt.s64.s32	%rd9335, %r9713;
	shl.b64 	%rd9336, %rd9335, 3;
	add.s64 	%rd9337, %rd7, %rd9336;
	ld.f64 	%fd717, [%rd9337];
	cvt.rn.ftz.f32.f64	%f1535, %fd717;
tmp1468:
	add.ftz.f32 	%f1924, %f1924, %f1535;
tmp1469:
	ld.u16 	%rs2774, [%SP+16];
	cvt.u32.u16	%r9714, %rs2774;
	cvt.u32.u16	%r9715, %rs6;
	sub.s32 	%r9716, %r9714, %r9715;
	sub.s32 	%r9717, %r9716, 1;
	cvt.s64.s32	%rd9338, %r9717;
	shl.b64 	%rd9339, %rd9338, 3;
	add.s64 	%rd9340, %rd7, %rd9339;
	ld.f64 	%fd718, [%rd9340];
	cvt.rn.ftz.f32.f64	%f1536, %fd718;
tmp1470:
	add.ftz.f32 	%f1926, %f1926, %f1536;
tmp1471:
	ld.u16 	%rs2775, [%SP+16];
	cvt.u32.u16	%r9718, %rs2775;
	cvt.u32.u16	%r9719, %rs7;
	sub.s32 	%r9720, %r9718, %r9719;
	sub.s32 	%r9721, %r9720, 1;
	cvt.s64.s32	%rd9341, %r9721;
	shl.b64 	%rd9342, %rd9341, 3;
	add.s64 	%rd9343, %rd7, %rd9342;
	ld.f64 	%fd719, [%rd9343];
	cvt.rn.ftz.f32.f64	%f1537, %fd719;
tmp1472:
	add.ftz.f32 	%f1928, %f1928, %f1537;
tmp1473:
	ld.u16 	%rs2776, [%SP+16];
	cvt.u32.u16	%r9722, %rs2776;
	cvt.u32.u16	%r9723, %rs8;
	sub.s32 	%r9724, %r9722, %r9723;
	sub.s32 	%r9725, %r9724, 1;
	cvt.s64.s32	%rd9344, %r9725;
	shl.b64 	%rd9345, %rd9344, 3;
	add.s64 	%rd9346, %rd7, %rd9345;
	ld.f64 	%fd720, [%rd9346];
	cvt.rn.ftz.f32.f64	%f1538, %fd720;
tmp1474:
	add.ftz.f32 	%f1930, %f1930, %f1538;
tmp1475:
	ld.u16 	%rs2777, [%SP+16];
	cvt.u32.u16	%r9726, %rs2777;
	cvt.u32.u16	%r9727, %rs9;
	sub.s32 	%r9728, %r9726, %r9727;
	sub.s32 	%r9729, %r9728, 1;
	cvt.s64.s32	%rd9347, %r9729;
	shl.b64 	%rd9348, %rd9347, 3;
	add.s64 	%rd9349, %rd7, %rd9348;
	ld.f64 	%fd721, [%rd9349];
	cvt.rn.ftz.f32.f64	%f1539, %fd721;
tmp1476:
	add.ftz.f32 	%f1932, %f1932, %f1539;
tmp1477:
	ld.u16 	%rs2778, [%SP+16];
	cvt.u32.u16	%r9730, %rs2778;
	cvt.u32.u16	%r9731, %rs10;
	sub.s32 	%r9732, %r9730, %r9731;
	sub.s32 	%r9733, %r9732, 1;
	cvt.s64.s32	%rd9350, %r9733;
	shl.b64 	%rd9351, %rd9350, 3;
	add.s64 	%rd9352, %rd7, %rd9351;
	ld.f64 	%fd722, [%rd9352];
	cvt.rn.ftz.f32.f64	%f1540, %fd722;
tmp1478:
	add.ftz.f32 	%f1934, %f1934, %f1540;
tmp1479:
	ld.u16 	%rs2779, [%SP+16];
	cvt.u32.u16	%r9734, %rs2779;
	cvt.u32.u16	%r9735, %rs11;
	sub.s32 	%r9736, %r9734, %r9735;
	sub.s32 	%r9737, %r9736, 1;
	cvt.s64.s32	%rd9353, %r9737;
	shl.b64 	%rd9354, %rd9353, 3;
	add.s64 	%rd9355, %rd7, %rd9354;
	ld.f64 	%fd723, [%rd9355];
	cvt.rn.ftz.f32.f64	%f1541, %fd723;
tmp1480:
	add.ftz.f32 	%f1936, %f1936, %f1541;
tmp1481:
	ld.u16 	%rs2780, [%SP+16];
	cvt.u32.u16	%r9738, %rs2780;
	cvt.u32.u16	%r9739, %rs12;
	sub.s32 	%r9740, %r9738, %r9739;
	sub.s32 	%r9741, %r9740, 1;
	cvt.s64.s32	%rd9356, %r9741;
	shl.b64 	%rd9357, %rd9356, 3;
	add.s64 	%rd9358, %rd7, %rd9357;
	ld.f64 	%fd724, [%rd9358];
	cvt.rn.ftz.f32.f64	%f1542, %fd724;
tmp1482:
	add.ftz.f32 	%f1938, %f1938, %f1542;
tmp1483:
	ld.u16 	%rs2781, [%SP+16];
	cvt.u32.u16	%r9742, %rs2781;
	cvt.u32.u16	%r9743, %rs13;
	sub.s32 	%r9744, %r9742, %r9743;
	sub.s32 	%r9745, %r9744, 1;
	cvt.s64.s32	%rd9359, %r9745;
	shl.b64 	%rd9360, %rd9359, 3;
	add.s64 	%rd9361, %rd7, %rd9360;
	ld.f64 	%fd725, [%rd9361];
	cvt.rn.ftz.f32.f64	%f1543, %fd725;
tmp1484:
	add.ftz.f32 	%f1940, %f1940, %f1543;
tmp1485:
	.loc	1 469 1
	cvt.ftz.f64.f32	%fd726, %f1942;
	mul.f64 	%fd727, %fd726, 0d3FE0000000000000;
	cvt.ftz.f64.f32	%fd728, %f56;
	add.f64 	%fd729, %fd728, %fd727;
	cvt.rn.ftz.f32.f64	%f1917, %fd729;
tmp1486:
	.loc	1 474 1
	cvt.u32.u16	%r9746, %rs2;
	ld.u16 	%rs2782, [%SP+16];
	cvt.u32.u16	%r9747, %rs2782;
	mul.lo.s32 	%r9748, %r9747, 0;
	add.s32 	%r9749, %r9746, %r9748;
	cvt.s64.s32	%rd9362, %r9749;
	shl.b64 	%rd9363, %rd9362, 1;
	mov.u64 	%rd9364, cBoolModel;
	cvta.const.u64 	%rd9365, %rd9364;
	add.s64 	%rd9366, %rd9365, %rd9363;
	ld.u16 	%rs2783, [%rd9366];
	setp.ne.s16	%p527, %rs2783, 0;
	not.pred 	%p528, %p527;
	@%p528 bra 	BB43_532;
	bra.uni 	BB43_531;

BB43_531:
	add.u64 	%rd9367, %SP, 300;
	.loc	1 474 1
tmp1487:
	add.s64 	%rd9368, %rd9367, 4;
	cvt.u32.u16	%r9750, %rs1;
	cvt.u32.u16	%r9751, %rs28;
	mul.lo.s32 	%r9752, %r9750, %r9751;
	ld.u16 	%rs2784, [%SP+42];
	cvt.u32.u16	%r9753, %rs2784;
	mul.lo.s32 	%r9754, %r9753, 0;
	add.s32 	%r9755, %r9752, %r9754;
	cvt.u64.u16	%rd9369, %rs2;
	mov.u64 	%rd9370, cSegToComp;
	cvta.const.u64 	%rd9371, %rd9370;
	shl.b64 	%rd9372, %rd9369, 1;
	add.s64 	%rd9373, %rd9371, %rd9372;
	ld.u16 	%rs2785, [%rd9373];
	cvt.u32.u16	%r9756, %rs2785;
	add.s32 	%r9757, %r9755, %r9756;
	cvt.s64.s32	%rd9374, %r9757;
	shl.b64 	%rd9375, %rd9374, 2;
	add.s64 	%rd9376, %rd9, %rd9375;
	ld.f32 	%f1544, [%rd9376];
	cvt.u32.u16	%r9758, %rs1;
	cvt.u32.u16	%r9759, %rs28;
	mul.lo.s32 	%r9760, %r9758, %r9759;
	ld.u16 	%rs2786, [%SP+42];
	cvt.u32.u16	%r9761, %rs2786;
	mul.lo.s32 	%r9762, %r9761, 1;
	add.s32 	%r9763, %r9760, %r9762;
	cvt.u64.u16	%rd9377, %rs2;
	shl.b64 	%rd9378, %rd9377, 1;
	add.s64 	%rd9379, %rd9371, %rd9378;
	ld.u16 	%rs2787, [%rd9379];
	cvt.u32.u16	%r9764, %rs2787;
	add.s32 	%r9765, %r9763, %r9764;
	cvt.s64.s32	%rd9380, %r9765;
	shl.b64 	%rd9381, %rd9380, 2;
	add.s64 	%rd9382, %rd9, %rd9381;
	ld.f32 	%f1545, [%rd9382];
	ld.f32 	%f1546, [%SP+332];
	add.s64 	%rd9383, %rd9367, 36;
	// Callseq Start 256
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9367;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9368;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1544;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1545;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1546;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd9383;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 256
tmp1488:

BB43_532:
	.loc	1 474 1
	cvt.u32.u16	%r9766, %rs2;
	ld.u16 	%rs2788, [%SP+16];
	cvt.u32.u16	%r9767, %rs2788;
	mul.lo.s32 	%r9768, %r9767, 1;
	add.s32 	%r9769, %r9766, %r9768;
	cvt.s64.s32	%rd9384, %r9769;
	shl.b64 	%rd9385, %rd9384, 1;
	mov.u64 	%rd9386, cBoolModel;
	cvta.const.u64 	%rd9387, %rd9386;
	add.s64 	%rd9388, %rd9387, %rd9385;
	ld.u16 	%rs2789, [%rd9388];
	setp.ne.s16	%p529, %rs2789, 0;
	not.pred 	%p530, %p529;
	@%p530 bra 	BB43_534;
	bra.uni 	BB43_533;

BB43_533:
	add.u64 	%rd9389, %SP, 300;
	.loc	1 474 1
tmp1489:
	add.s64 	%rd9390, %rd9389, 8;
	ld.f32 	%f1547, [%SP+336];
	add.s64 	%rd9391, %rd9389, 32;
	// Callseq Start 257
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9390;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1547;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9391;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 257
tmp1490:

BB43_534:
	.loc	1 474 1
	cvt.u32.u16	%r9770, %rs2;
	ld.u16 	%rs2790, [%SP+16];
	cvt.u32.u16	%r9771, %rs2790;
	mul.lo.s32 	%r9772, %r9771, 2;
	add.s32 	%r9773, %r9770, %r9772;
	cvt.s64.s32	%rd9392, %r9773;
	shl.b64 	%rd9393, %rd9392, 1;
	mov.u64 	%rd9394, cBoolModel;
	cvta.const.u64 	%rd9395, %rd9394;
	add.s64 	%rd9396, %rd9395, %rd9393;
	ld.u16 	%rs2791, [%rd9396];
	setp.ne.s16	%p531, %rs2791, 0;
	not.pred 	%p532, %p531;
	@%p532 bra 	BB43_536;
	bra.uni 	BB43_535;

BB43_535:
	add.u64 	%rd9397, %SP, 300;
	.loc	1 474 1
tmp1491:
	add.s64 	%rd9398, %rd9397, 12;
	cvt.u32.u16	%r9774, %rs1;
	cvt.u32.u16	%r9775, %rs28;
	mul.lo.s32 	%r9776, %r9774, %r9775;
	ld.u16 	%rs2792, [%SP+42];
	cvt.u32.u16	%r9777, %rs2792;
	mul.lo.s32 	%r9778, %r9777, 2;
	add.s32 	%r9779, %r9776, %r9778;
	cvt.u64.u16	%rd9399, %rs2;
	mov.u64 	%rd9400, cSegToComp;
	cvta.const.u64 	%rd9401, %rd9400;
	shl.b64 	%rd9402, %rd9399, 1;
	add.s64 	%rd9403, %rd9401, %rd9402;
	ld.u16 	%rs2793, [%rd9403];
	cvt.u32.u16	%r9780, %rs2793;
	add.s32 	%r9781, %r9779, %r9780;
	cvt.s64.s32	%rd9404, %r9781;
	shl.b64 	%rd9405, %rd9404, 2;
	add.s64 	%rd9406, %rd9, %rd9405;
	ld.f32 	%f1548, [%rd9406];
	cvt.u32.u16	%r9782, %rs1;
	cvt.u32.u16	%r9783, %rs28;
	mul.lo.s32 	%r9784, %r9782, %r9783;
	ld.u16 	%rs2794, [%SP+42];
	cvt.u32.u16	%r9785, %rs2794;
	mul.lo.s32 	%r9786, %r9785, 3;
	add.s32 	%r9787, %r9784, %r9786;
	cvt.u64.u16	%rd9407, %rs2;
	shl.b64 	%rd9408, %rd9407, 1;
	add.s64 	%rd9409, %rd9401, %rd9408;
	ld.u16 	%rs2795, [%rd9409];
	cvt.u32.u16	%r9788, %rs2795;
	add.s32 	%r9789, %r9787, %r9788;
	cvt.s64.s32	%rd9410, %r9789;
	shl.b64 	%rd9411, %rd9410, 2;
	add.s64 	%rd9412, %rd9, %rd9411;
	ld.f32 	%f1549, [%rd9412];
	cvt.u32.u16	%r9790, %rs1;
	cvt.u32.u16	%r9791, %rs28;
	mul.lo.s32 	%r9792, %r9790, %r9791;
	ld.u16 	%rs2796, [%SP+42];
	cvt.u32.u16	%r9793, %rs2796;
	mul.lo.s32 	%r9794, %r9793, 4;
	add.s32 	%r9795, %r9792, %r9794;
	cvt.u64.u16	%rd9413, %rs2;
	shl.b64 	%rd9414, %rd9413, 1;
	add.s64 	%rd9415, %rd9401, %rd9414;
	ld.u16 	%rs2797, [%rd9415];
	cvt.u32.u16	%r9796, %rs2797;
	add.s32 	%r9797, %r9795, %r9796;
	cvt.s64.s32	%rd9416, %r9797;
	shl.b64 	%rd9417, %rd9416, 2;
	add.s64 	%rd9418, %rd9, %rd9417;
	ld.f32 	%f1550, [%rd9418];
	cvt.u32.u16	%r9798, %rs1;
	cvt.u32.u16	%r9799, %rs28;
	mul.lo.s32 	%r9800, %r9798, %r9799;
	ld.u16 	%rs2798, [%SP+42];
	cvt.u32.u16	%r9801, %rs2798;
	mul.lo.s32 	%r9802, %r9801, 5;
	add.s32 	%r9803, %r9800, %r9802;
	cvt.u64.u16	%rd9419, %rs2;
	shl.b64 	%rd9420, %rd9419, 1;
	add.s64 	%rd9421, %rd9401, %rd9420;
	ld.u16 	%rs2799, [%rd9421];
	cvt.u32.u16	%r9804, %rs2799;
	add.s32 	%r9805, %r9803, %r9804;
	cvt.s64.s32	%rd9422, %r9805;
	shl.b64 	%rd9423, %rd9422, 2;
	add.s64 	%rd9424, %rd9, %rd9423;
	ld.f32 	%f1551, [%rd9424];
	ld.f32 	%f1552, [%SP+332];
	// Callseq Start 258
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9398;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1548;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1549;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1550;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1551;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1552;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 258
tmp1492:

BB43_536:
	.loc	1 474 1
	cvt.u32.u16	%r9806, %rs2;
	ld.u16 	%rs2800, [%SP+16];
	cvt.u32.u16	%r9807, %rs2800;
	mul.lo.s32 	%r9808, %r9807, 3;
	add.s32 	%r9809, %r9806, %r9808;
	cvt.s64.s32	%rd9425, %r9809;
	shl.b64 	%rd9426, %rd9425, 1;
	mov.u64 	%rd9427, cBoolModel;
	cvta.const.u64 	%rd9428, %rd9427;
	add.s64 	%rd9429, %rd9428, %rd9426;
	ld.u16 	%rs2801, [%rd9429];
	setp.ne.s16	%p533, %rs2801, 0;
	not.pred 	%p534, %p533;
	@%p534 bra 	BB43_538;
	bra.uni 	BB43_537;

BB43_537:
	add.u64 	%rd9430, %SP, 300;
	.loc	1 474 1
tmp1493:
	add.s64 	%rd9431, %rd9430, 16;
	cvt.u32.u16	%r9810, %rs1;
	cvt.u32.u16	%r9811, %rs28;
	mul.lo.s32 	%r9812, %r9810, %r9811;
	ld.u16 	%rs2802, [%SP+42];
	cvt.u32.u16	%r9813, %rs2802;
	mul.lo.s32 	%r9814, %r9813, 6;
	add.s32 	%r9815, %r9812, %r9814;
	cvt.u64.u16	%rd9432, %rs2;
	mov.u64 	%rd9433, cSegToComp;
	cvta.const.u64 	%rd9434, %rd9433;
	shl.b64 	%rd9435, %rd9432, 1;
	add.s64 	%rd9436, %rd9434, %rd9435;
	ld.u16 	%rs2803, [%rd9436];
	cvt.u32.u16	%r9816, %rs2803;
	add.s32 	%r9817, %r9815, %r9816;
	cvt.s64.s32	%rd9437, %r9817;
	shl.b64 	%rd9438, %rd9437, 2;
	add.s64 	%rd9439, %rd9, %rd9438;
	ld.f32 	%f1553, [%rd9439];
	cvt.u32.u16	%r9818, %rs1;
	cvt.u32.u16	%r9819, %rs28;
	mul.lo.s32 	%r9820, %r9818, %r9819;
	ld.u16 	%rs2804, [%SP+42];
	cvt.u32.u16	%r9821, %rs2804;
	mul.lo.s32 	%r9822, %r9821, 7;
	add.s32 	%r9823, %r9820, %r9822;
	cvt.u64.u16	%rd9440, %rs2;
	shl.b64 	%rd9441, %rd9440, 1;
	add.s64 	%rd9442, %rd9434, %rd9441;
	ld.u16 	%rs2805, [%rd9442];
	cvt.u32.u16	%r9824, %rs2805;
	add.s32 	%r9825, %r9823, %r9824;
	cvt.s64.s32	%rd9443, %r9825;
	shl.b64 	%rd9444, %rd9443, 2;
	add.s64 	%rd9445, %rd9, %rd9444;
	ld.f32 	%f1554, [%rd9445];
	cvt.u32.u16	%r9826, %rs1;
	cvt.u32.u16	%r9827, %rs28;
	mul.lo.s32 	%r9828, %r9826, %r9827;
	ld.u16 	%rs2806, [%SP+42];
	cvt.u32.u16	%r9829, %rs2806;
	mul.lo.s32 	%r9830, %r9829, 8;
	add.s32 	%r9831, %r9828, %r9830;
	cvt.u64.u16	%rd9446, %rs2;
	shl.b64 	%rd9447, %rd9446, 1;
	add.s64 	%rd9448, %rd9434, %rd9447;
	ld.u16 	%rs2807, [%rd9448];
	cvt.u32.u16	%r9832, %rs2807;
	add.s32 	%r9833, %r9831, %r9832;
	cvt.s64.s32	%rd9449, %r9833;
	shl.b64 	%rd9450, %rd9449, 2;
	add.s64 	%rd9451, %rd9, %rd9450;
	ld.f32 	%f1555, [%rd9451];
	cvt.u32.u16	%r9834, %rs1;
	cvt.u32.u16	%r9835, %rs28;
	mul.lo.s32 	%r9836, %r9834, %r9835;
	ld.u16 	%rs2808, [%SP+42];
	cvt.u32.u16	%r9837, %rs2808;
	mul.lo.s32 	%r9838, %r9837, 9;
	add.s32 	%r9839, %r9836, %r9838;
	cvt.u64.u16	%rd9452, %rs2;
	shl.b64 	%rd9453, %rd9452, 1;
	add.s64 	%rd9454, %rd9434, %rd9453;
	ld.u16 	%rs2809, [%rd9454];
	cvt.u32.u16	%r9840, %rs2809;
	add.s32 	%r9841, %r9839, %r9840;
	cvt.s64.s32	%rd9455, %r9841;
	shl.b64 	%rd9456, %rd9455, 2;
	add.s64 	%rd9457, %rd9, %rd9456;
	ld.f32 	%f1556, [%rd9457];
	cvt.u32.u16	%r9842, %rs1;
	cvt.u32.u16	%r9843, %rs28;
	mul.lo.s32 	%r9844, %r9842, %r9843;
	ld.u16 	%rs2810, [%SP+42];
	cvt.u32.u16	%r9845, %rs2810;
	mul.lo.s32 	%r9846, %r9845, 10;
	add.s32 	%r9847, %r9844, %r9846;
	cvt.u64.u16	%rd9458, %rs2;
	shl.b64 	%rd9459, %rd9458, 1;
	add.s64 	%rd9460, %rd9434, %rd9459;
	ld.u16 	%rs2811, [%rd9460];
	cvt.u32.u16	%r9848, %rs2811;
	add.s32 	%r9849, %r9847, %r9848;
	cvt.s64.s32	%rd9461, %r9849;
	shl.b64 	%rd9462, %rd9461, 2;
	add.s64 	%rd9463, %rd9, %rd9462;
	ld.f32 	%f1557, [%rd9463];
	// Callseq Start 259
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9431;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1553;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1554;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1555;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1556;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1557;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 259
tmp1494:

BB43_538:
	.loc	1 474 1
	cvt.u32.u16	%r9850, %rs2;
	ld.u16 	%rs2812, [%SP+16];
	cvt.u32.u16	%r9851, %rs2812;
	mul.lo.s32 	%r9852, %r9851, 4;
	add.s32 	%r9853, %r9850, %r9852;
	cvt.s64.s32	%rd9464, %r9853;
	shl.b64 	%rd9465, %rd9464, 1;
	mov.u64 	%rd9466, cBoolModel;
	cvta.const.u64 	%rd9467, %rd9466;
	add.s64 	%rd9468, %rd9467, %rd9465;
	ld.u16 	%rs2813, [%rd9468];
	setp.ne.s16	%p535, %rs2813, 0;
	not.pred 	%p536, %p535;
	@%p536 bra 	BB43_540;
	bra.uni 	BB43_539;

BB43_539:
	add.u64 	%rd9469, %SP, 300;
	.loc	1 474 1
tmp1495:
	add.s64 	%rd9470, %rd9469, 20;
	cvt.u32.u16	%r9854, %rs1;
	cvt.u32.u16	%r9855, %rs28;
	mul.lo.s32 	%r9856, %r9854, %r9855;
	ld.u16 	%rs2814, [%SP+42];
	cvt.u32.u16	%r9857, %rs2814;
	mul.lo.s32 	%r9858, %r9857, 11;
	add.s32 	%r9859, %r9856, %r9858;
	cvt.u64.u16	%rd9471, %rs2;
	mov.u64 	%rd9472, cSegToComp;
	cvta.const.u64 	%rd9473, %rd9472;
	shl.b64 	%rd9474, %rd9471, 1;
	add.s64 	%rd9475, %rd9473, %rd9474;
	ld.u16 	%rs2815, [%rd9475];
	cvt.u32.u16	%r9860, %rs2815;
	add.s32 	%r9861, %r9859, %r9860;
	cvt.s64.s32	%rd9476, %r9861;
	shl.b64 	%rd9477, %rd9476, 2;
	add.s64 	%rd9478, %rd9, %rd9477;
	ld.f32 	%f1558, [%rd9478];
	cvt.u32.u16	%r9862, %rs1;
	cvt.u32.u16	%r9863, %rs28;
	mul.lo.s32 	%r9864, %r9862, %r9863;
	ld.u16 	%rs2816, [%SP+42];
	cvt.u32.u16	%r9865, %rs2816;
	mul.lo.s32 	%r9866, %r9865, 12;
	add.s32 	%r9867, %r9864, %r9866;
	cvt.u64.u16	%rd9479, %rs2;
	shl.b64 	%rd9480, %rd9479, 1;
	add.s64 	%rd9481, %rd9473, %rd9480;
	ld.u16 	%rs2817, [%rd9481];
	cvt.u32.u16	%r9868, %rs2817;
	add.s32 	%r9869, %r9867, %r9868;
	cvt.s64.s32	%rd9482, %r9869;
	shl.b64 	%rd9483, %rd9482, 2;
	add.s64 	%rd9484, %rd9, %rd9483;
	ld.f32 	%f1559, [%rd9484];
	cvt.u32.u16	%r9870, %rs1;
	cvt.u32.u16	%r9871, %rs28;
	mul.lo.s32 	%r9872, %r9870, %r9871;
	ld.u16 	%rs2818, [%SP+42];
	cvt.u32.u16	%r9873, %rs2818;
	mul.lo.s32 	%r9874, %r9873, 13;
	add.s32 	%r9875, %r9872, %r9874;
	cvt.u64.u16	%rd9485, %rs2;
	shl.b64 	%rd9486, %rd9485, 1;
	add.s64 	%rd9487, %rd9473, %rd9486;
	ld.u16 	%rs2819, [%rd9487];
	cvt.u32.u16	%r9876, %rs2819;
	add.s32 	%r9877, %r9875, %r9876;
	cvt.s64.s32	%rd9488, %r9877;
	shl.b64 	%rd9489, %rd9488, 2;
	add.s64 	%rd9490, %rd9, %rd9489;
	ld.f32 	%f1560, [%rd9490];
	cvt.u32.u16	%r9878, %rs1;
	cvt.u32.u16	%r9879, %rs28;
	mul.lo.s32 	%r9880, %r9878, %r9879;
	ld.u16 	%rs2820, [%SP+42];
	cvt.u32.u16	%r9881, %rs2820;
	mul.lo.s32 	%r9882, %r9881, 14;
	add.s32 	%r9883, %r9880, %r9882;
	cvt.u64.u16	%rd9491, %rs2;
	shl.b64 	%rd9492, %rd9491, 1;
	add.s64 	%rd9493, %rd9473, %rd9492;
	ld.u16 	%rs2821, [%rd9493];
	cvt.u32.u16	%r9884, %rs2821;
	add.s32 	%r9885, %r9883, %r9884;
	cvt.s64.s32	%rd9494, %r9885;
	shl.b64 	%rd9495, %rd9494, 2;
	add.s64 	%rd9496, %rd9, %rd9495;
	ld.f32 	%f1561, [%rd9496];
	cvt.u32.u16	%r9886, %rs1;
	cvt.u32.u16	%r9887, %rs28;
	mul.lo.s32 	%r9888, %r9886, %r9887;
	ld.u16 	%rs2822, [%SP+42];
	cvt.u32.u16	%r9889, %rs2822;
	mul.lo.s32 	%r9890, %r9889, 15;
	add.s32 	%r9891, %r9888, %r9890;
	cvt.u64.u16	%rd9497, %rs2;
	shl.b64 	%rd9498, %rd9497, 1;
	add.s64 	%rd9499, %rd9473, %rd9498;
	ld.u16 	%rs2823, [%rd9499];
	cvt.u32.u16	%r9892, %rs2823;
	add.s32 	%r9893, %r9891, %r9892;
	cvt.s64.s32	%rd9500, %r9893;
	shl.b64 	%rd9501, %rd9500, 2;
	add.s64 	%rd9502, %rd9, %rd9501;
	ld.f32 	%f1562, [%rd9502];
	// Callseq Start 260
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9470;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1558;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1559;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1560;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1561;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1562;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 260
tmp1496:

BB43_540:
	.loc	1 474 1
	cvt.u32.u16	%r9894, %rs2;
	ld.u16 	%rs2824, [%SP+16];
	cvt.u32.u16	%r9895, %rs2824;
	mul.lo.s32 	%r9896, %r9895, 5;
	add.s32 	%r9897, %r9894, %r9896;
	cvt.s64.s32	%rd9503, %r9897;
	shl.b64 	%rd9504, %rd9503, 1;
	mov.u64 	%rd9505, cBoolModel;
	cvta.const.u64 	%rd9506, %rd9505;
	add.s64 	%rd9507, %rd9506, %rd9504;
	ld.u16 	%rs2825, [%rd9507];
	setp.ne.s16	%p537, %rs2825, 0;
	not.pred 	%p538, %p537;
	@%p538 bra 	BB43_542;
	bra.uni 	BB43_541;

BB43_541:
	add.u64 	%rd9508, %SP, 300;
	.loc	1 474 1
tmp1497:
	add.s64 	%rd9509, %rd9508, 24;
	add.s64 	%rd9510, %rd9508, 28;
	cvt.u32.u16	%r9898, %rs1;
	cvt.u32.u16	%r9899, %rs28;
	mul.lo.s32 	%r9900, %r9898, %r9899;
	ld.u16 	%rs2826, [%SP+42];
	cvt.u32.u16	%r9901, %rs2826;
	mul.lo.s32 	%r9902, %r9901, 16;
	add.s32 	%r9903, %r9900, %r9902;
	cvt.u64.u16	%rd9511, %rs2;
	mov.u64 	%rd9512, cSegToComp;
	cvta.const.u64 	%rd9513, %rd9512;
	shl.b64 	%rd9514, %rd9511, 1;
	add.s64 	%rd9515, %rd9513, %rd9514;
	ld.u16 	%rs2827, [%rd9515];
	cvt.u32.u16	%r9904, %rs2827;
	add.s32 	%r9905, %r9903, %r9904;
	cvt.s64.s32	%rd9516, %r9905;
	shl.b64 	%rd9517, %rd9516, 2;
	add.s64 	%rd9518, %rd9, %rd9517;
	ld.f32 	%f1563, [%rd9518];
	cvt.u32.u16	%r9906, %rs1;
	cvt.u32.u16	%r9907, %rs28;
	mul.lo.s32 	%r9908, %r9906, %r9907;
	ld.u16 	%rs2828, [%SP+42];
	cvt.u32.u16	%r9909, %rs2828;
	mul.lo.s32 	%r9910, %r9909, 17;
	add.s32 	%r9911, %r9908, %r9910;
	cvt.u64.u16	%rd9519, %rs2;
	shl.b64 	%rd9520, %rd9519, 1;
	add.s64 	%rd9521, %rd9513, %rd9520;
	ld.u16 	%rs2829, [%rd9521];
	cvt.u32.u16	%r9912, %rs2829;
	add.s32 	%r9913, %r9911, %r9912;
	cvt.s64.s32	%rd9522, %r9913;
	shl.b64 	%rd9523, %rd9522, 2;
	add.s64 	%rd9524, %rd9, %rd9523;
	ld.f32 	%f1564, [%rd9524];
	cvt.u32.u16	%r9914, %rs1;
	cvt.u32.u16	%r9915, %rs28;
	mul.lo.s32 	%r9916, %r9914, %r9915;
	ld.u16 	%rs2830, [%SP+42];
	cvt.u32.u16	%r9917, %rs2830;
	mul.lo.s32 	%r9918, %r9917, 18;
	add.s32 	%r9919, %r9916, %r9918;
	cvt.u64.u16	%rd9525, %rs2;
	shl.b64 	%rd9526, %rd9525, 1;
	add.s64 	%rd9527, %rd9513, %rd9526;
	ld.u16 	%rs2831, [%rd9527];
	cvt.u32.u16	%r9920, %rs2831;
	add.s32 	%r9921, %r9919, %r9920;
	cvt.s64.s32	%rd9528, %r9921;
	shl.b64 	%rd9529, %rd9528, 2;
	add.s64 	%rd9530, %rd9, %rd9529;
	ld.f32 	%f1565, [%rd9530];
	cvt.u32.u16	%r9922, %rs1;
	cvt.u32.u16	%r9923, %rs28;
	mul.lo.s32 	%r9924, %r9922, %r9923;
	ld.u16 	%rs2832, [%SP+42];
	cvt.u32.u16	%r9925, %rs2832;
	mul.lo.s32 	%r9926, %r9925, 19;
	add.s32 	%r9927, %r9924, %r9926;
	cvt.u64.u16	%rd9531, %rs2;
	shl.b64 	%rd9532, %rd9531, 1;
	add.s64 	%rd9533, %rd9513, %rd9532;
	ld.u16 	%rs2833, [%rd9533];
	cvt.u32.u16	%r9928, %rs2833;
	add.s32 	%r9929, %r9927, %r9928;
	cvt.s64.s32	%rd9534, %r9929;
	shl.b64 	%rd9535, %rd9534, 2;
	add.s64 	%rd9536, %rd9, %rd9535;
	ld.f32 	%f1566, [%rd9536];
	cvt.u32.u16	%r9930, %rs1;
	cvt.u32.u16	%r9931, %rs28;
	mul.lo.s32 	%r9932, %r9930, %r9931;
	ld.u16 	%rs2834, [%SP+42];
	cvt.u32.u16	%r9933, %rs2834;
	mul.lo.s32 	%r9934, %r9933, 20;
	add.s32 	%r9935, %r9932, %r9934;
	cvt.u64.u16	%rd9537, %rs2;
	shl.b64 	%rd9538, %rd9537, 1;
	add.s64 	%rd9539, %rd9513, %rd9538;
	ld.u16 	%rs2835, [%rd9539];
	cvt.u32.u16	%r9936, %rs2835;
	add.s32 	%r9937, %r9935, %r9936;
	cvt.s64.s32	%rd9540, %r9937;
	shl.b64 	%rd9541, %rd9540, 2;
	add.s64 	%rd9542, %rd9, %rd9541;
	ld.f32 	%f1567, [%rd9542];
	cvt.u32.u16	%r9938, %rs1;
	cvt.u32.u16	%r9939, %rs28;
	mul.lo.s32 	%r9940, %r9938, %r9939;
	ld.u16 	%rs2836, [%SP+42];
	cvt.u32.u16	%r9941, %rs2836;
	mul.lo.s32 	%r9942, %r9941, 21;
	add.s32 	%r9943, %r9940, %r9942;
	cvt.u64.u16	%rd9543, %rs2;
	shl.b64 	%rd9544, %rd9543, 1;
	add.s64 	%rd9545, %rd9513, %rd9544;
	ld.u16 	%rs2837, [%rd9545];
	cvt.u32.u16	%r9944, %rs2837;
	add.s32 	%r9945, %r9943, %r9944;
	cvt.s64.s32	%rd9546, %r9945;
	shl.b64 	%rd9547, %rd9546, 2;
	add.s64 	%rd9548, %rd9, %rd9547;
	ld.f32 	%f1568, [%rd9548];
	cvt.u32.u16	%r9946, %rs1;
	cvt.u32.u16	%r9947, %rs28;
	mul.lo.s32 	%r9948, %r9946, %r9947;
	ld.u16 	%rs2838, [%SP+42];
	cvt.u32.u16	%r9949, %rs2838;
	mul.lo.s32 	%r9950, %r9949, 22;
	add.s32 	%r9951, %r9948, %r9950;
	cvt.u64.u16	%rd9549, %rs2;
	shl.b64 	%rd9550, %rd9549, 1;
	add.s64 	%rd9551, %rd9513, %rd9550;
	ld.u16 	%rs2839, [%rd9551];
	cvt.u32.u16	%r9952, %rs2839;
	add.s32 	%r9953, %r9951, %r9952;
	cvt.s64.s32	%rd9552, %r9953;
	shl.b64 	%rd9553, %rd9552, 2;
	add.s64 	%rd9554, %rd9, %rd9553;
	ld.f32 	%f1569, [%rd9554];
	cvt.u32.u16	%r9954, %rs1;
	cvt.u32.u16	%r9955, %rs28;
	mul.lo.s32 	%r9956, %r9954, %r9955;
	ld.u16 	%rs2840, [%SP+42];
	cvt.u32.u16	%r9957, %rs2840;
	mul.lo.s32 	%r9958, %r9957, 23;
	add.s32 	%r9959, %r9956, %r9958;
	cvt.u64.u16	%rd9555, %rs2;
	shl.b64 	%rd9556, %rd9555, 1;
	add.s64 	%rd9557, %rd9513, %rd9556;
	ld.u16 	%rs2841, [%rd9557];
	cvt.u32.u16	%r9960, %rs2841;
	add.s32 	%r9961, %r9959, %r9960;
	cvt.s64.s32	%rd9558, %r9961;
	shl.b64 	%rd9559, %rd9558, 2;
	add.s64 	%rd9560, %rd9, %rd9559;
	ld.f32 	%f1570, [%rd9560];
	cvt.u32.u16	%r9962, %rs1;
	cvt.u32.u16	%r9963, %rs28;
	mul.lo.s32 	%r9964, %r9962, %r9963;
	ld.u16 	%rs2842, [%SP+42];
	cvt.u32.u16	%r9965, %rs2842;
	mul.lo.s32 	%r9966, %r9965, 24;
	add.s32 	%r9967, %r9964, %r9966;
	cvt.u64.u16	%rd9561, %rs2;
	shl.b64 	%rd9562, %rd9561, 1;
	add.s64 	%rd9563, %rd9513, %rd9562;
	ld.u16 	%rs2843, [%rd9563];
	cvt.u32.u16	%r9968, %rs2843;
	add.s32 	%r9969, %r9967, %r9968;
	cvt.s64.s32	%rd9564, %r9969;
	shl.b64 	%rd9565, %rd9564, 2;
	add.s64 	%rd9566, %rd9, %rd9565;
	ld.f32 	%f1571, [%rd9566];
	cvt.u32.u16	%r9970, %rs1;
	cvt.u32.u16	%r9971, %rs28;
	mul.lo.s32 	%r9972, %r9970, %r9971;
	ld.u16 	%rs2844, [%SP+42];
	cvt.u32.u16	%r9973, %rs2844;
	mul.lo.s32 	%r9974, %r9973, 25;
	add.s32 	%r9975, %r9972, %r9974;
	cvt.u64.u16	%rd9567, %rs2;
	shl.b64 	%rd9568, %rd9567, 1;
	add.s64 	%rd9569, %rd9513, %rd9568;
	ld.u16 	%rs2845, [%rd9569];
	cvt.u32.u16	%r9976, %rs2845;
	add.s32 	%r9977, %r9975, %r9976;
	cvt.s64.s32	%rd9570, %r9977;
	shl.b64 	%rd9571, %rd9570, 2;
	add.s64 	%rd9572, %rd9, %rd9571;
	ld.f32 	%f1572, [%rd9572];
	cvt.u32.u16	%r9978, %rs1;
	cvt.u32.u16	%r9979, %rs28;
	mul.lo.s32 	%r9980, %r9978, %r9979;
	ld.u16 	%rs2846, [%SP+42];
	cvt.u32.u16	%r9981, %rs2846;
	mul.lo.s32 	%r9982, %r9981, 26;
	add.s32 	%r9983, %r9980, %r9982;
	cvt.u64.u16	%rd9573, %rs2;
	shl.b64 	%rd9574, %rd9573, 1;
	add.s64 	%rd9575, %rd9513, %rd9574;
	ld.u16 	%rs2847, [%rd9575];
	cvt.u32.u16	%r9984, %rs2847;
	add.s32 	%r9985, %r9983, %r9984;
	cvt.s64.s32	%rd9576, %r9985;
	shl.b64 	%rd9577, %rd9576, 2;
	add.s64 	%rd9578, %rd9, %rd9577;
	ld.f32 	%f1573, [%rd9578];
	cvt.u32.u16	%r9986, %rs1;
	cvt.u32.u16	%r9987, %rs28;
	mul.lo.s32 	%r9988, %r9986, %r9987;
	ld.u16 	%rs2848, [%SP+42];
	cvt.u32.u16	%r9989, %rs2848;
	mul.lo.s32 	%r9990, %r9989, 27;
	add.s32 	%r9991, %r9988, %r9990;
	cvt.u64.u16	%rd9579, %rs2;
	shl.b64 	%rd9580, %rd9579, 1;
	add.s64 	%rd9581, %rd9513, %rd9580;
	ld.u16 	%rs2849, [%rd9581];
	cvt.u32.u16	%r9992, %rs2849;
	add.s32 	%r9993, %r9991, %r9992;
	cvt.s64.s32	%rd9582, %r9993;
	shl.b64 	%rd9583, %rd9582, 2;
	add.s64 	%rd9584, %rd9, %rd9583;
	ld.f32 	%f1574, [%rd9584];
	// Callseq Start 261
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1918;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9509;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9510;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1563;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1564;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1565;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1566;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1567;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1568;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1569;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1570;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1571;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1572;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1573;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1574;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 261
tmp1498:

BB43_542:
	.loc	1 474 1
	cvt.u32.u16	%r9994, %rs3;
	ld.u16 	%rs2850, [%SP+16];
	cvt.u32.u16	%r9995, %rs2850;
	mul.lo.s32 	%r9996, %r9995, 0;
	add.s32 	%r9997, %r9994, %r9996;
	cvt.s64.s32	%rd9585, %r9997;
	shl.b64 	%rd9586, %rd9585, 1;
	mov.u64 	%rd9587, cBoolModel;
	cvta.const.u64 	%rd9588, %rd9587;
	add.s64 	%rd9589, %rd9588, %rd9586;
	ld.u16 	%rs2851, [%rd9589];
	setp.ne.s16	%p539, %rs2851, 0;
	not.pred 	%p540, %p539;
	@%p540 bra 	BB43_544;
	bra.uni 	BB43_543;

BB43_543:
	add.u64 	%rd9590, %SP, 340;
	.loc	1 474 1
tmp1499:
	add.s64 	%rd9591, %rd9590, 4;
	cvt.u32.u16	%r9998, %rs1;
	cvt.u32.u16	%r9999, %rs28;
	mul.lo.s32 	%r10000, %r9998, %r9999;
	ld.u16 	%rs2852, [%SP+42];
	cvt.u32.u16	%r10001, %rs2852;
	mul.lo.s32 	%r10002, %r10001, 0;
	add.s32 	%r10003, %r10000, %r10002;
	cvt.u64.u16	%rd9592, %rs3;
	mov.u64 	%rd9593, cSegToComp;
	cvta.const.u64 	%rd9594, %rd9593;
	shl.b64 	%rd9595, %rd9592, 1;
	add.s64 	%rd9596, %rd9594, %rd9595;
	ld.u16 	%rs2853, [%rd9596];
	cvt.u32.u16	%r10004, %rs2853;
	add.s32 	%r10005, %r10003, %r10004;
	cvt.s64.s32	%rd9597, %r10005;
	shl.b64 	%rd9598, %rd9597, 2;
	add.s64 	%rd9599, %rd9, %rd9598;
	ld.f32 	%f1575, [%rd9599];
	cvt.u32.u16	%r10006, %rs1;
	cvt.u32.u16	%r10007, %rs28;
	mul.lo.s32 	%r10008, %r10006, %r10007;
	ld.u16 	%rs2854, [%SP+42];
	cvt.u32.u16	%r10009, %rs2854;
	mul.lo.s32 	%r10010, %r10009, 1;
	add.s32 	%r10011, %r10008, %r10010;
	cvt.u64.u16	%rd9600, %rs3;
	shl.b64 	%rd9601, %rd9600, 1;
	add.s64 	%rd9602, %rd9594, %rd9601;
	ld.u16 	%rs2855, [%rd9602];
	cvt.u32.u16	%r10012, %rs2855;
	add.s32 	%r10013, %r10011, %r10012;
	cvt.s64.s32	%rd9603, %r10013;
	shl.b64 	%rd9604, %rd9603, 2;
	add.s64 	%rd9605, %rd9, %rd9604;
	ld.f32 	%f1576, [%rd9605];
	ld.f32 	%f1577, [%SP+372];
	add.s64 	%rd9606, %rd9590, 36;
	// Callseq Start 262
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9590;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9591;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1575;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1576;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1577;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd9606;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 262
tmp1500:

BB43_544:
	.loc	1 474 1
	cvt.u32.u16	%r10014, %rs3;
	ld.u16 	%rs2856, [%SP+16];
	cvt.u32.u16	%r10015, %rs2856;
	mul.lo.s32 	%r10016, %r10015, 1;
	add.s32 	%r10017, %r10014, %r10016;
	cvt.s64.s32	%rd9607, %r10017;
	shl.b64 	%rd9608, %rd9607, 1;
	mov.u64 	%rd9609, cBoolModel;
	cvta.const.u64 	%rd9610, %rd9609;
	add.s64 	%rd9611, %rd9610, %rd9608;
	ld.u16 	%rs2857, [%rd9611];
	setp.ne.s16	%p541, %rs2857, 0;
	not.pred 	%p542, %p541;
	@%p542 bra 	BB43_546;
	bra.uni 	BB43_545;

BB43_545:
	add.u64 	%rd9612, %SP, 340;
	.loc	1 474 1
tmp1501:
	add.s64 	%rd9613, %rd9612, 8;
	ld.f32 	%f1578, [%SP+376];
	add.s64 	%rd9614, %rd9612, 32;
	// Callseq Start 263
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9613;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1578;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9614;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 263
tmp1502:

BB43_546:
	.loc	1 474 1
	cvt.u32.u16	%r10018, %rs3;
	ld.u16 	%rs2858, [%SP+16];
	cvt.u32.u16	%r10019, %rs2858;
	mul.lo.s32 	%r10020, %r10019, 2;
	add.s32 	%r10021, %r10018, %r10020;
	cvt.s64.s32	%rd9615, %r10021;
	shl.b64 	%rd9616, %rd9615, 1;
	mov.u64 	%rd9617, cBoolModel;
	cvta.const.u64 	%rd9618, %rd9617;
	add.s64 	%rd9619, %rd9618, %rd9616;
	ld.u16 	%rs2859, [%rd9619];
	setp.ne.s16	%p543, %rs2859, 0;
	not.pred 	%p544, %p543;
	@%p544 bra 	BB43_548;
	bra.uni 	BB43_547;

BB43_547:
	add.u64 	%rd9620, %SP, 340;
	.loc	1 474 1
tmp1503:
	add.s64 	%rd9621, %rd9620, 12;
	cvt.u32.u16	%r10022, %rs1;
	cvt.u32.u16	%r10023, %rs28;
	mul.lo.s32 	%r10024, %r10022, %r10023;
	ld.u16 	%rs2860, [%SP+42];
	cvt.u32.u16	%r10025, %rs2860;
	mul.lo.s32 	%r10026, %r10025, 2;
	add.s32 	%r10027, %r10024, %r10026;
	cvt.u64.u16	%rd9622, %rs3;
	mov.u64 	%rd9623, cSegToComp;
	cvta.const.u64 	%rd9624, %rd9623;
	shl.b64 	%rd9625, %rd9622, 1;
	add.s64 	%rd9626, %rd9624, %rd9625;
	ld.u16 	%rs2861, [%rd9626];
	cvt.u32.u16	%r10028, %rs2861;
	add.s32 	%r10029, %r10027, %r10028;
	cvt.s64.s32	%rd9627, %r10029;
	shl.b64 	%rd9628, %rd9627, 2;
	add.s64 	%rd9629, %rd9, %rd9628;
	ld.f32 	%f1579, [%rd9629];
	cvt.u32.u16	%r10030, %rs1;
	cvt.u32.u16	%r10031, %rs28;
	mul.lo.s32 	%r10032, %r10030, %r10031;
	ld.u16 	%rs2862, [%SP+42];
	cvt.u32.u16	%r10033, %rs2862;
	mul.lo.s32 	%r10034, %r10033, 3;
	add.s32 	%r10035, %r10032, %r10034;
	cvt.u64.u16	%rd9630, %rs3;
	shl.b64 	%rd9631, %rd9630, 1;
	add.s64 	%rd9632, %rd9624, %rd9631;
	ld.u16 	%rs2863, [%rd9632];
	cvt.u32.u16	%r10036, %rs2863;
	add.s32 	%r10037, %r10035, %r10036;
	cvt.s64.s32	%rd9633, %r10037;
	shl.b64 	%rd9634, %rd9633, 2;
	add.s64 	%rd9635, %rd9, %rd9634;
	ld.f32 	%f1580, [%rd9635];
	cvt.u32.u16	%r10038, %rs1;
	cvt.u32.u16	%r10039, %rs28;
	mul.lo.s32 	%r10040, %r10038, %r10039;
	ld.u16 	%rs2864, [%SP+42];
	cvt.u32.u16	%r10041, %rs2864;
	mul.lo.s32 	%r10042, %r10041, 4;
	add.s32 	%r10043, %r10040, %r10042;
	cvt.u64.u16	%rd9636, %rs3;
	shl.b64 	%rd9637, %rd9636, 1;
	add.s64 	%rd9638, %rd9624, %rd9637;
	ld.u16 	%rs2865, [%rd9638];
	cvt.u32.u16	%r10044, %rs2865;
	add.s32 	%r10045, %r10043, %r10044;
	cvt.s64.s32	%rd9639, %r10045;
	shl.b64 	%rd9640, %rd9639, 2;
	add.s64 	%rd9641, %rd9, %rd9640;
	ld.f32 	%f1581, [%rd9641];
	cvt.u32.u16	%r10046, %rs1;
	cvt.u32.u16	%r10047, %rs28;
	mul.lo.s32 	%r10048, %r10046, %r10047;
	ld.u16 	%rs2866, [%SP+42];
	cvt.u32.u16	%r10049, %rs2866;
	mul.lo.s32 	%r10050, %r10049, 5;
	add.s32 	%r10051, %r10048, %r10050;
	cvt.u64.u16	%rd9642, %rs3;
	shl.b64 	%rd9643, %rd9642, 1;
	add.s64 	%rd9644, %rd9624, %rd9643;
	ld.u16 	%rs2867, [%rd9644];
	cvt.u32.u16	%r10052, %rs2867;
	add.s32 	%r10053, %r10051, %r10052;
	cvt.s64.s32	%rd9645, %r10053;
	shl.b64 	%rd9646, %rd9645, 2;
	add.s64 	%rd9647, %rd9, %rd9646;
	ld.f32 	%f1582, [%rd9647];
	ld.f32 	%f1583, [%SP+372];
	// Callseq Start 264
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9621;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1579;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1580;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1581;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1582;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1583;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 264
tmp1504:

BB43_548:
	.loc	1 474 1
	cvt.u32.u16	%r10054, %rs3;
	ld.u16 	%rs2868, [%SP+16];
	cvt.u32.u16	%r10055, %rs2868;
	mul.lo.s32 	%r10056, %r10055, 3;
	add.s32 	%r10057, %r10054, %r10056;
	cvt.s64.s32	%rd9648, %r10057;
	shl.b64 	%rd9649, %rd9648, 1;
	mov.u64 	%rd9650, cBoolModel;
	cvta.const.u64 	%rd9651, %rd9650;
	add.s64 	%rd9652, %rd9651, %rd9649;
	ld.u16 	%rs2869, [%rd9652];
	setp.ne.s16	%p545, %rs2869, 0;
	not.pred 	%p546, %p545;
	@%p546 bra 	BB43_550;
	bra.uni 	BB43_549;

BB43_549:
	add.u64 	%rd9653, %SP, 340;
	.loc	1 474 1
tmp1505:
	add.s64 	%rd9654, %rd9653, 16;
	cvt.u32.u16	%r10058, %rs1;
	cvt.u32.u16	%r10059, %rs28;
	mul.lo.s32 	%r10060, %r10058, %r10059;
	ld.u16 	%rs2870, [%SP+42];
	cvt.u32.u16	%r10061, %rs2870;
	mul.lo.s32 	%r10062, %r10061, 6;
	add.s32 	%r10063, %r10060, %r10062;
	cvt.u64.u16	%rd9655, %rs3;
	mov.u64 	%rd9656, cSegToComp;
	cvta.const.u64 	%rd9657, %rd9656;
	shl.b64 	%rd9658, %rd9655, 1;
	add.s64 	%rd9659, %rd9657, %rd9658;
	ld.u16 	%rs2871, [%rd9659];
	cvt.u32.u16	%r10064, %rs2871;
	add.s32 	%r10065, %r10063, %r10064;
	cvt.s64.s32	%rd9660, %r10065;
	shl.b64 	%rd9661, %rd9660, 2;
	add.s64 	%rd9662, %rd9, %rd9661;
	ld.f32 	%f1584, [%rd9662];
	cvt.u32.u16	%r10066, %rs1;
	cvt.u32.u16	%r10067, %rs28;
	mul.lo.s32 	%r10068, %r10066, %r10067;
	ld.u16 	%rs2872, [%SP+42];
	cvt.u32.u16	%r10069, %rs2872;
	mul.lo.s32 	%r10070, %r10069, 7;
	add.s32 	%r10071, %r10068, %r10070;
	cvt.u64.u16	%rd9663, %rs3;
	shl.b64 	%rd9664, %rd9663, 1;
	add.s64 	%rd9665, %rd9657, %rd9664;
	ld.u16 	%rs2873, [%rd9665];
	cvt.u32.u16	%r10072, %rs2873;
	add.s32 	%r10073, %r10071, %r10072;
	cvt.s64.s32	%rd9666, %r10073;
	shl.b64 	%rd9667, %rd9666, 2;
	add.s64 	%rd9668, %rd9, %rd9667;
	ld.f32 	%f1585, [%rd9668];
	cvt.u32.u16	%r10074, %rs1;
	cvt.u32.u16	%r10075, %rs28;
	mul.lo.s32 	%r10076, %r10074, %r10075;
	ld.u16 	%rs2874, [%SP+42];
	cvt.u32.u16	%r10077, %rs2874;
	mul.lo.s32 	%r10078, %r10077, 8;
	add.s32 	%r10079, %r10076, %r10078;
	cvt.u64.u16	%rd9669, %rs3;
	shl.b64 	%rd9670, %rd9669, 1;
	add.s64 	%rd9671, %rd9657, %rd9670;
	ld.u16 	%rs2875, [%rd9671];
	cvt.u32.u16	%r10080, %rs2875;
	add.s32 	%r10081, %r10079, %r10080;
	cvt.s64.s32	%rd9672, %r10081;
	shl.b64 	%rd9673, %rd9672, 2;
	add.s64 	%rd9674, %rd9, %rd9673;
	ld.f32 	%f1586, [%rd9674];
	cvt.u32.u16	%r10082, %rs1;
	cvt.u32.u16	%r10083, %rs28;
	mul.lo.s32 	%r10084, %r10082, %r10083;
	ld.u16 	%rs2876, [%SP+42];
	cvt.u32.u16	%r10085, %rs2876;
	mul.lo.s32 	%r10086, %r10085, 9;
	add.s32 	%r10087, %r10084, %r10086;
	cvt.u64.u16	%rd9675, %rs3;
	shl.b64 	%rd9676, %rd9675, 1;
	add.s64 	%rd9677, %rd9657, %rd9676;
	ld.u16 	%rs2877, [%rd9677];
	cvt.u32.u16	%r10088, %rs2877;
	add.s32 	%r10089, %r10087, %r10088;
	cvt.s64.s32	%rd9678, %r10089;
	shl.b64 	%rd9679, %rd9678, 2;
	add.s64 	%rd9680, %rd9, %rd9679;
	ld.f32 	%f1587, [%rd9680];
	cvt.u32.u16	%r10090, %rs1;
	cvt.u32.u16	%r10091, %rs28;
	mul.lo.s32 	%r10092, %r10090, %r10091;
	ld.u16 	%rs2878, [%SP+42];
	cvt.u32.u16	%r10093, %rs2878;
	mul.lo.s32 	%r10094, %r10093, 10;
	add.s32 	%r10095, %r10092, %r10094;
	cvt.u64.u16	%rd9681, %rs3;
	shl.b64 	%rd9682, %rd9681, 1;
	add.s64 	%rd9683, %rd9657, %rd9682;
	ld.u16 	%rs2879, [%rd9683];
	cvt.u32.u16	%r10096, %rs2879;
	add.s32 	%r10097, %r10095, %r10096;
	cvt.s64.s32	%rd9684, %r10097;
	shl.b64 	%rd9685, %rd9684, 2;
	add.s64 	%rd9686, %rd9, %rd9685;
	ld.f32 	%f1588, [%rd9686];
	// Callseq Start 265
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9654;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1584;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1585;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1586;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1587;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1588;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 265
tmp1506:

BB43_550:
	.loc	1 474 1
	cvt.u32.u16	%r10098, %rs3;
	ld.u16 	%rs2880, [%SP+16];
	cvt.u32.u16	%r10099, %rs2880;
	mul.lo.s32 	%r10100, %r10099, 4;
	add.s32 	%r10101, %r10098, %r10100;
	cvt.s64.s32	%rd9687, %r10101;
	shl.b64 	%rd9688, %rd9687, 1;
	mov.u64 	%rd9689, cBoolModel;
	cvta.const.u64 	%rd9690, %rd9689;
	add.s64 	%rd9691, %rd9690, %rd9688;
	ld.u16 	%rs2881, [%rd9691];
	setp.ne.s16	%p547, %rs2881, 0;
	not.pred 	%p548, %p547;
	@%p548 bra 	BB43_552;
	bra.uni 	BB43_551;

BB43_551:
	add.u64 	%rd9692, %SP, 340;
	.loc	1 474 1
tmp1507:
	add.s64 	%rd9693, %rd9692, 20;
	cvt.u32.u16	%r10102, %rs1;
	cvt.u32.u16	%r10103, %rs28;
	mul.lo.s32 	%r10104, %r10102, %r10103;
	ld.u16 	%rs2882, [%SP+42];
	cvt.u32.u16	%r10105, %rs2882;
	mul.lo.s32 	%r10106, %r10105, 11;
	add.s32 	%r10107, %r10104, %r10106;
	cvt.u64.u16	%rd9694, %rs3;
	mov.u64 	%rd9695, cSegToComp;
	cvta.const.u64 	%rd9696, %rd9695;
	shl.b64 	%rd9697, %rd9694, 1;
	add.s64 	%rd9698, %rd9696, %rd9697;
	ld.u16 	%rs2883, [%rd9698];
	cvt.u32.u16	%r10108, %rs2883;
	add.s32 	%r10109, %r10107, %r10108;
	cvt.s64.s32	%rd9699, %r10109;
	shl.b64 	%rd9700, %rd9699, 2;
	add.s64 	%rd9701, %rd9, %rd9700;
	ld.f32 	%f1589, [%rd9701];
	cvt.u32.u16	%r10110, %rs1;
	cvt.u32.u16	%r10111, %rs28;
	mul.lo.s32 	%r10112, %r10110, %r10111;
	ld.u16 	%rs2884, [%SP+42];
	cvt.u32.u16	%r10113, %rs2884;
	mul.lo.s32 	%r10114, %r10113, 12;
	add.s32 	%r10115, %r10112, %r10114;
	cvt.u64.u16	%rd9702, %rs3;
	shl.b64 	%rd9703, %rd9702, 1;
	add.s64 	%rd9704, %rd9696, %rd9703;
	ld.u16 	%rs2885, [%rd9704];
	cvt.u32.u16	%r10116, %rs2885;
	add.s32 	%r10117, %r10115, %r10116;
	cvt.s64.s32	%rd9705, %r10117;
	shl.b64 	%rd9706, %rd9705, 2;
	add.s64 	%rd9707, %rd9, %rd9706;
	ld.f32 	%f1590, [%rd9707];
	cvt.u32.u16	%r10118, %rs1;
	cvt.u32.u16	%r10119, %rs28;
	mul.lo.s32 	%r10120, %r10118, %r10119;
	ld.u16 	%rs2886, [%SP+42];
	cvt.u32.u16	%r10121, %rs2886;
	mul.lo.s32 	%r10122, %r10121, 13;
	add.s32 	%r10123, %r10120, %r10122;
	cvt.u64.u16	%rd9708, %rs3;
	shl.b64 	%rd9709, %rd9708, 1;
	add.s64 	%rd9710, %rd9696, %rd9709;
	ld.u16 	%rs2887, [%rd9710];
	cvt.u32.u16	%r10124, %rs2887;
	add.s32 	%r10125, %r10123, %r10124;
	cvt.s64.s32	%rd9711, %r10125;
	shl.b64 	%rd9712, %rd9711, 2;
	add.s64 	%rd9713, %rd9, %rd9712;
	ld.f32 	%f1591, [%rd9713];
	cvt.u32.u16	%r10126, %rs1;
	cvt.u32.u16	%r10127, %rs28;
	mul.lo.s32 	%r10128, %r10126, %r10127;
	ld.u16 	%rs2888, [%SP+42];
	cvt.u32.u16	%r10129, %rs2888;
	mul.lo.s32 	%r10130, %r10129, 14;
	add.s32 	%r10131, %r10128, %r10130;
	cvt.u64.u16	%rd9714, %rs3;
	shl.b64 	%rd9715, %rd9714, 1;
	add.s64 	%rd9716, %rd9696, %rd9715;
	ld.u16 	%rs2889, [%rd9716];
	cvt.u32.u16	%r10132, %rs2889;
	add.s32 	%r10133, %r10131, %r10132;
	cvt.s64.s32	%rd9717, %r10133;
	shl.b64 	%rd9718, %rd9717, 2;
	add.s64 	%rd9719, %rd9, %rd9718;
	ld.f32 	%f1592, [%rd9719];
	cvt.u32.u16	%r10134, %rs1;
	cvt.u32.u16	%r10135, %rs28;
	mul.lo.s32 	%r10136, %r10134, %r10135;
	ld.u16 	%rs2890, [%SP+42];
	cvt.u32.u16	%r10137, %rs2890;
	mul.lo.s32 	%r10138, %r10137, 15;
	add.s32 	%r10139, %r10136, %r10138;
	cvt.u64.u16	%rd9720, %rs3;
	shl.b64 	%rd9721, %rd9720, 1;
	add.s64 	%rd9722, %rd9696, %rd9721;
	ld.u16 	%rs2891, [%rd9722];
	cvt.u32.u16	%r10140, %rs2891;
	add.s32 	%r10141, %r10139, %r10140;
	cvt.s64.s32	%rd9723, %r10141;
	shl.b64 	%rd9724, %rd9723, 2;
	add.s64 	%rd9725, %rd9, %rd9724;
	ld.f32 	%f1593, [%rd9725];
	// Callseq Start 266
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9693;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1589;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1590;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1591;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1592;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1593;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 266
tmp1508:

BB43_552:
	.loc	1 474 1
	cvt.u32.u16	%r10142, %rs3;
	ld.u16 	%rs2892, [%SP+16];
	cvt.u32.u16	%r10143, %rs2892;
	mul.lo.s32 	%r10144, %r10143, 5;
	add.s32 	%r10145, %r10142, %r10144;
	cvt.s64.s32	%rd9726, %r10145;
	shl.b64 	%rd9727, %rd9726, 1;
	mov.u64 	%rd9728, cBoolModel;
	cvta.const.u64 	%rd9729, %rd9728;
	add.s64 	%rd9730, %rd9729, %rd9727;
	ld.u16 	%rs2893, [%rd9730];
	setp.ne.s16	%p549, %rs2893, 0;
	not.pred 	%p550, %p549;
	@%p550 bra 	BB43_554;
	bra.uni 	BB43_553;

BB43_553:
	add.u64 	%rd9731, %SP, 340;
	.loc	1 474 1
tmp1509:
	add.s64 	%rd9732, %rd9731, 24;
	add.s64 	%rd9733, %rd9731, 28;
	cvt.u32.u16	%r10146, %rs1;
	cvt.u32.u16	%r10147, %rs28;
	mul.lo.s32 	%r10148, %r10146, %r10147;
	ld.u16 	%rs2894, [%SP+42];
	cvt.u32.u16	%r10149, %rs2894;
	mul.lo.s32 	%r10150, %r10149, 16;
	add.s32 	%r10151, %r10148, %r10150;
	cvt.u64.u16	%rd9734, %rs3;
	mov.u64 	%rd9735, cSegToComp;
	cvta.const.u64 	%rd9736, %rd9735;
	shl.b64 	%rd9737, %rd9734, 1;
	add.s64 	%rd9738, %rd9736, %rd9737;
	ld.u16 	%rs2895, [%rd9738];
	cvt.u32.u16	%r10152, %rs2895;
	add.s32 	%r10153, %r10151, %r10152;
	cvt.s64.s32	%rd9739, %r10153;
	shl.b64 	%rd9740, %rd9739, 2;
	add.s64 	%rd9741, %rd9, %rd9740;
	ld.f32 	%f1594, [%rd9741];
	cvt.u32.u16	%r10154, %rs1;
	cvt.u32.u16	%r10155, %rs28;
	mul.lo.s32 	%r10156, %r10154, %r10155;
	ld.u16 	%rs2896, [%SP+42];
	cvt.u32.u16	%r10157, %rs2896;
	mul.lo.s32 	%r10158, %r10157, 17;
	add.s32 	%r10159, %r10156, %r10158;
	cvt.u64.u16	%rd9742, %rs3;
	shl.b64 	%rd9743, %rd9742, 1;
	add.s64 	%rd9744, %rd9736, %rd9743;
	ld.u16 	%rs2897, [%rd9744];
	cvt.u32.u16	%r10160, %rs2897;
	add.s32 	%r10161, %r10159, %r10160;
	cvt.s64.s32	%rd9745, %r10161;
	shl.b64 	%rd9746, %rd9745, 2;
	add.s64 	%rd9747, %rd9, %rd9746;
	ld.f32 	%f1595, [%rd9747];
	cvt.u32.u16	%r10162, %rs1;
	cvt.u32.u16	%r10163, %rs28;
	mul.lo.s32 	%r10164, %r10162, %r10163;
	ld.u16 	%rs2898, [%SP+42];
	cvt.u32.u16	%r10165, %rs2898;
	mul.lo.s32 	%r10166, %r10165, 18;
	add.s32 	%r10167, %r10164, %r10166;
	cvt.u64.u16	%rd9748, %rs3;
	shl.b64 	%rd9749, %rd9748, 1;
	add.s64 	%rd9750, %rd9736, %rd9749;
	ld.u16 	%rs2899, [%rd9750];
	cvt.u32.u16	%r10168, %rs2899;
	add.s32 	%r10169, %r10167, %r10168;
	cvt.s64.s32	%rd9751, %r10169;
	shl.b64 	%rd9752, %rd9751, 2;
	add.s64 	%rd9753, %rd9, %rd9752;
	ld.f32 	%f1596, [%rd9753];
	cvt.u32.u16	%r10170, %rs1;
	cvt.u32.u16	%r10171, %rs28;
	mul.lo.s32 	%r10172, %r10170, %r10171;
	ld.u16 	%rs2900, [%SP+42];
	cvt.u32.u16	%r10173, %rs2900;
	mul.lo.s32 	%r10174, %r10173, 19;
	add.s32 	%r10175, %r10172, %r10174;
	cvt.u64.u16	%rd9754, %rs3;
	shl.b64 	%rd9755, %rd9754, 1;
	add.s64 	%rd9756, %rd9736, %rd9755;
	ld.u16 	%rs2901, [%rd9756];
	cvt.u32.u16	%r10176, %rs2901;
	add.s32 	%r10177, %r10175, %r10176;
	cvt.s64.s32	%rd9757, %r10177;
	shl.b64 	%rd9758, %rd9757, 2;
	add.s64 	%rd9759, %rd9, %rd9758;
	ld.f32 	%f1597, [%rd9759];
	cvt.u32.u16	%r10178, %rs1;
	cvt.u32.u16	%r10179, %rs28;
	mul.lo.s32 	%r10180, %r10178, %r10179;
	ld.u16 	%rs2902, [%SP+42];
	cvt.u32.u16	%r10181, %rs2902;
	mul.lo.s32 	%r10182, %r10181, 20;
	add.s32 	%r10183, %r10180, %r10182;
	cvt.u64.u16	%rd9760, %rs3;
	shl.b64 	%rd9761, %rd9760, 1;
	add.s64 	%rd9762, %rd9736, %rd9761;
	ld.u16 	%rs2903, [%rd9762];
	cvt.u32.u16	%r10184, %rs2903;
	add.s32 	%r10185, %r10183, %r10184;
	cvt.s64.s32	%rd9763, %r10185;
	shl.b64 	%rd9764, %rd9763, 2;
	add.s64 	%rd9765, %rd9, %rd9764;
	ld.f32 	%f1598, [%rd9765];
	cvt.u32.u16	%r10186, %rs1;
	cvt.u32.u16	%r10187, %rs28;
	mul.lo.s32 	%r10188, %r10186, %r10187;
	ld.u16 	%rs2904, [%SP+42];
	cvt.u32.u16	%r10189, %rs2904;
	mul.lo.s32 	%r10190, %r10189, 21;
	add.s32 	%r10191, %r10188, %r10190;
	cvt.u64.u16	%rd9766, %rs3;
	shl.b64 	%rd9767, %rd9766, 1;
	add.s64 	%rd9768, %rd9736, %rd9767;
	ld.u16 	%rs2905, [%rd9768];
	cvt.u32.u16	%r10192, %rs2905;
	add.s32 	%r10193, %r10191, %r10192;
	cvt.s64.s32	%rd9769, %r10193;
	shl.b64 	%rd9770, %rd9769, 2;
	add.s64 	%rd9771, %rd9, %rd9770;
	ld.f32 	%f1599, [%rd9771];
	cvt.u32.u16	%r10194, %rs1;
	cvt.u32.u16	%r10195, %rs28;
	mul.lo.s32 	%r10196, %r10194, %r10195;
	ld.u16 	%rs2906, [%SP+42];
	cvt.u32.u16	%r10197, %rs2906;
	mul.lo.s32 	%r10198, %r10197, 22;
	add.s32 	%r10199, %r10196, %r10198;
	cvt.u64.u16	%rd9772, %rs3;
	shl.b64 	%rd9773, %rd9772, 1;
	add.s64 	%rd9774, %rd9736, %rd9773;
	ld.u16 	%rs2907, [%rd9774];
	cvt.u32.u16	%r10200, %rs2907;
	add.s32 	%r10201, %r10199, %r10200;
	cvt.s64.s32	%rd9775, %r10201;
	shl.b64 	%rd9776, %rd9775, 2;
	add.s64 	%rd9777, %rd9, %rd9776;
	ld.f32 	%f1600, [%rd9777];
	cvt.u32.u16	%r10202, %rs1;
	cvt.u32.u16	%r10203, %rs28;
	mul.lo.s32 	%r10204, %r10202, %r10203;
	ld.u16 	%rs2908, [%SP+42];
	cvt.u32.u16	%r10205, %rs2908;
	mul.lo.s32 	%r10206, %r10205, 23;
	add.s32 	%r10207, %r10204, %r10206;
	cvt.u64.u16	%rd9778, %rs3;
	shl.b64 	%rd9779, %rd9778, 1;
	add.s64 	%rd9780, %rd9736, %rd9779;
	ld.u16 	%rs2909, [%rd9780];
	cvt.u32.u16	%r10208, %rs2909;
	add.s32 	%r10209, %r10207, %r10208;
	cvt.s64.s32	%rd9781, %r10209;
	shl.b64 	%rd9782, %rd9781, 2;
	add.s64 	%rd9783, %rd9, %rd9782;
	ld.f32 	%f1601, [%rd9783];
	cvt.u32.u16	%r10210, %rs1;
	cvt.u32.u16	%r10211, %rs28;
	mul.lo.s32 	%r10212, %r10210, %r10211;
	ld.u16 	%rs2910, [%SP+42];
	cvt.u32.u16	%r10213, %rs2910;
	mul.lo.s32 	%r10214, %r10213, 24;
	add.s32 	%r10215, %r10212, %r10214;
	cvt.u64.u16	%rd9784, %rs3;
	shl.b64 	%rd9785, %rd9784, 1;
	add.s64 	%rd9786, %rd9736, %rd9785;
	ld.u16 	%rs2911, [%rd9786];
	cvt.u32.u16	%r10216, %rs2911;
	add.s32 	%r10217, %r10215, %r10216;
	cvt.s64.s32	%rd9787, %r10217;
	shl.b64 	%rd9788, %rd9787, 2;
	add.s64 	%rd9789, %rd9, %rd9788;
	ld.f32 	%f1602, [%rd9789];
	cvt.u32.u16	%r10218, %rs1;
	cvt.u32.u16	%r10219, %rs28;
	mul.lo.s32 	%r10220, %r10218, %r10219;
	ld.u16 	%rs2912, [%SP+42];
	cvt.u32.u16	%r10221, %rs2912;
	mul.lo.s32 	%r10222, %r10221, 25;
	add.s32 	%r10223, %r10220, %r10222;
	cvt.u64.u16	%rd9790, %rs3;
	shl.b64 	%rd9791, %rd9790, 1;
	add.s64 	%rd9792, %rd9736, %rd9791;
	ld.u16 	%rs2913, [%rd9792];
	cvt.u32.u16	%r10224, %rs2913;
	add.s32 	%r10225, %r10223, %r10224;
	cvt.s64.s32	%rd9793, %r10225;
	shl.b64 	%rd9794, %rd9793, 2;
	add.s64 	%rd9795, %rd9, %rd9794;
	ld.f32 	%f1603, [%rd9795];
	cvt.u32.u16	%r10226, %rs1;
	cvt.u32.u16	%r10227, %rs28;
	mul.lo.s32 	%r10228, %r10226, %r10227;
	ld.u16 	%rs2914, [%SP+42];
	cvt.u32.u16	%r10229, %rs2914;
	mul.lo.s32 	%r10230, %r10229, 26;
	add.s32 	%r10231, %r10228, %r10230;
	cvt.u64.u16	%rd9796, %rs3;
	shl.b64 	%rd9797, %rd9796, 1;
	add.s64 	%rd9798, %rd9736, %rd9797;
	ld.u16 	%rs2915, [%rd9798];
	cvt.u32.u16	%r10232, %rs2915;
	add.s32 	%r10233, %r10231, %r10232;
	cvt.s64.s32	%rd9799, %r10233;
	shl.b64 	%rd9800, %rd9799, 2;
	add.s64 	%rd9801, %rd9, %rd9800;
	ld.f32 	%f1604, [%rd9801];
	cvt.u32.u16	%r10234, %rs1;
	cvt.u32.u16	%r10235, %rs28;
	mul.lo.s32 	%r10236, %r10234, %r10235;
	ld.u16 	%rs2916, [%SP+42];
	cvt.u32.u16	%r10237, %rs2916;
	mul.lo.s32 	%r10238, %r10237, 27;
	add.s32 	%r10239, %r10236, %r10238;
	cvt.u64.u16	%rd9802, %rs3;
	shl.b64 	%rd9803, %rd9802, 1;
	add.s64 	%rd9804, %rd9736, %rd9803;
	ld.u16 	%rs2917, [%rd9804];
	cvt.u32.u16	%r10240, %rs2917;
	add.s32 	%r10241, %r10239, %r10240;
	cvt.s64.s32	%rd9805, %r10241;
	shl.b64 	%rd9806, %rd9805, 2;
	add.s64 	%rd9807, %rd9, %rd9806;
	ld.f32 	%f1605, [%rd9807];
	// Callseq Start 267
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1920;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9732;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9733;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1594;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1595;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1596;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1597;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1598;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1599;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1600;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1601;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1602;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1603;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1604;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1605;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 267
tmp1510:

BB43_554:
	.loc	1 474 1
	cvt.u32.u16	%r10242, %rs4;
	ld.u16 	%rs2918, [%SP+16];
	cvt.u32.u16	%r10243, %rs2918;
	mul.lo.s32 	%r10244, %r10243, 0;
	add.s32 	%r10245, %r10242, %r10244;
	cvt.s64.s32	%rd9808, %r10245;
	shl.b64 	%rd9809, %rd9808, 1;
	mov.u64 	%rd9810, cBoolModel;
	cvta.const.u64 	%rd9811, %rd9810;
	add.s64 	%rd9812, %rd9811, %rd9809;
	ld.u16 	%rs2919, [%rd9812];
	setp.ne.s16	%p551, %rs2919, 0;
	not.pred 	%p552, %p551;
	@%p552 bra 	BB43_556;
	bra.uni 	BB43_555;

BB43_555:
	add.u64 	%rd9813, %SP, 380;
	.loc	1 474 1
tmp1511:
	add.s64 	%rd9814, %rd9813, 4;
	cvt.u32.u16	%r10246, %rs1;
	cvt.u32.u16	%r10247, %rs28;
	mul.lo.s32 	%r10248, %r10246, %r10247;
	ld.u16 	%rs2920, [%SP+42];
	cvt.u32.u16	%r10249, %rs2920;
	mul.lo.s32 	%r10250, %r10249, 0;
	add.s32 	%r10251, %r10248, %r10250;
	cvt.u64.u16	%rd9815, %rs4;
	mov.u64 	%rd9816, cSegToComp;
	cvta.const.u64 	%rd9817, %rd9816;
	shl.b64 	%rd9818, %rd9815, 1;
	add.s64 	%rd9819, %rd9817, %rd9818;
	ld.u16 	%rs2921, [%rd9819];
	cvt.u32.u16	%r10252, %rs2921;
	add.s32 	%r10253, %r10251, %r10252;
	cvt.s64.s32	%rd9820, %r10253;
	shl.b64 	%rd9821, %rd9820, 2;
	add.s64 	%rd9822, %rd9, %rd9821;
	ld.f32 	%f1606, [%rd9822];
	cvt.u32.u16	%r10254, %rs1;
	cvt.u32.u16	%r10255, %rs28;
	mul.lo.s32 	%r10256, %r10254, %r10255;
	ld.u16 	%rs2922, [%SP+42];
	cvt.u32.u16	%r10257, %rs2922;
	mul.lo.s32 	%r10258, %r10257, 1;
	add.s32 	%r10259, %r10256, %r10258;
	cvt.u64.u16	%rd9823, %rs4;
	shl.b64 	%rd9824, %rd9823, 1;
	add.s64 	%rd9825, %rd9817, %rd9824;
	ld.u16 	%rs2923, [%rd9825];
	cvt.u32.u16	%r10260, %rs2923;
	add.s32 	%r10261, %r10259, %r10260;
	cvt.s64.s32	%rd9826, %r10261;
	shl.b64 	%rd9827, %rd9826, 2;
	add.s64 	%rd9828, %rd9, %rd9827;
	ld.f32 	%f1607, [%rd9828];
	ld.f32 	%f1608, [%SP+412];
	add.s64 	%rd9829, %rd9813, 36;
	// Callseq Start 268
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9813;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9814;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1606;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1607;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1608;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd9829;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 268
tmp1512:

BB43_556:
	.loc	1 474 1
	cvt.u32.u16	%r10262, %rs4;
	ld.u16 	%rs2924, [%SP+16];
	cvt.u32.u16	%r10263, %rs2924;
	mul.lo.s32 	%r10264, %r10263, 1;
	add.s32 	%r10265, %r10262, %r10264;
	cvt.s64.s32	%rd9830, %r10265;
	shl.b64 	%rd9831, %rd9830, 1;
	mov.u64 	%rd9832, cBoolModel;
	cvta.const.u64 	%rd9833, %rd9832;
	add.s64 	%rd9834, %rd9833, %rd9831;
	ld.u16 	%rs2925, [%rd9834];
	setp.ne.s16	%p553, %rs2925, 0;
	not.pred 	%p554, %p553;
	@%p554 bra 	BB43_558;
	bra.uni 	BB43_557;

BB43_557:
	add.u64 	%rd9835, %SP, 380;
	.loc	1 474 1
tmp1513:
	add.s64 	%rd9836, %rd9835, 8;
	ld.f32 	%f1609, [%SP+416];
	add.s64 	%rd9837, %rd9835, 32;
	// Callseq Start 269
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9836;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1609;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9837;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 269
tmp1514:

BB43_558:
	.loc	1 474 1
	cvt.u32.u16	%r10266, %rs4;
	ld.u16 	%rs2926, [%SP+16];
	cvt.u32.u16	%r10267, %rs2926;
	mul.lo.s32 	%r10268, %r10267, 2;
	add.s32 	%r10269, %r10266, %r10268;
	cvt.s64.s32	%rd9838, %r10269;
	shl.b64 	%rd9839, %rd9838, 1;
	mov.u64 	%rd9840, cBoolModel;
	cvta.const.u64 	%rd9841, %rd9840;
	add.s64 	%rd9842, %rd9841, %rd9839;
	ld.u16 	%rs2927, [%rd9842];
	setp.ne.s16	%p555, %rs2927, 0;
	not.pred 	%p556, %p555;
	@%p556 bra 	BB43_560;
	bra.uni 	BB43_559;

BB43_559:
	add.u64 	%rd9843, %SP, 380;
	.loc	1 474 1
tmp1515:
	add.s64 	%rd9844, %rd9843, 12;
	cvt.u32.u16	%r10270, %rs1;
	cvt.u32.u16	%r10271, %rs28;
	mul.lo.s32 	%r10272, %r10270, %r10271;
	ld.u16 	%rs2928, [%SP+42];
	cvt.u32.u16	%r10273, %rs2928;
	mul.lo.s32 	%r10274, %r10273, 2;
	add.s32 	%r10275, %r10272, %r10274;
	cvt.u64.u16	%rd9845, %rs4;
	mov.u64 	%rd9846, cSegToComp;
	cvta.const.u64 	%rd9847, %rd9846;
	shl.b64 	%rd9848, %rd9845, 1;
	add.s64 	%rd9849, %rd9847, %rd9848;
	ld.u16 	%rs2929, [%rd9849];
	cvt.u32.u16	%r10276, %rs2929;
	add.s32 	%r10277, %r10275, %r10276;
	cvt.s64.s32	%rd9850, %r10277;
	shl.b64 	%rd9851, %rd9850, 2;
	add.s64 	%rd9852, %rd9, %rd9851;
	ld.f32 	%f1610, [%rd9852];
	cvt.u32.u16	%r10278, %rs1;
	cvt.u32.u16	%r10279, %rs28;
	mul.lo.s32 	%r10280, %r10278, %r10279;
	ld.u16 	%rs2930, [%SP+42];
	cvt.u32.u16	%r10281, %rs2930;
	mul.lo.s32 	%r10282, %r10281, 3;
	add.s32 	%r10283, %r10280, %r10282;
	cvt.u64.u16	%rd9853, %rs4;
	shl.b64 	%rd9854, %rd9853, 1;
	add.s64 	%rd9855, %rd9847, %rd9854;
	ld.u16 	%rs2931, [%rd9855];
	cvt.u32.u16	%r10284, %rs2931;
	add.s32 	%r10285, %r10283, %r10284;
	cvt.s64.s32	%rd9856, %r10285;
	shl.b64 	%rd9857, %rd9856, 2;
	add.s64 	%rd9858, %rd9, %rd9857;
	ld.f32 	%f1611, [%rd9858];
	cvt.u32.u16	%r10286, %rs1;
	cvt.u32.u16	%r10287, %rs28;
	mul.lo.s32 	%r10288, %r10286, %r10287;
	ld.u16 	%rs2932, [%SP+42];
	cvt.u32.u16	%r10289, %rs2932;
	mul.lo.s32 	%r10290, %r10289, 4;
	add.s32 	%r10291, %r10288, %r10290;
	cvt.u64.u16	%rd9859, %rs4;
	shl.b64 	%rd9860, %rd9859, 1;
	add.s64 	%rd9861, %rd9847, %rd9860;
	ld.u16 	%rs2933, [%rd9861];
	cvt.u32.u16	%r10292, %rs2933;
	add.s32 	%r10293, %r10291, %r10292;
	cvt.s64.s32	%rd9862, %r10293;
	shl.b64 	%rd9863, %rd9862, 2;
	add.s64 	%rd9864, %rd9, %rd9863;
	ld.f32 	%f1612, [%rd9864];
	cvt.u32.u16	%r10294, %rs1;
	cvt.u32.u16	%r10295, %rs28;
	mul.lo.s32 	%r10296, %r10294, %r10295;
	ld.u16 	%rs2934, [%SP+42];
	cvt.u32.u16	%r10297, %rs2934;
	mul.lo.s32 	%r10298, %r10297, 5;
	add.s32 	%r10299, %r10296, %r10298;
	cvt.u64.u16	%rd9865, %rs4;
	shl.b64 	%rd9866, %rd9865, 1;
	add.s64 	%rd9867, %rd9847, %rd9866;
	ld.u16 	%rs2935, [%rd9867];
	cvt.u32.u16	%r10300, %rs2935;
	add.s32 	%r10301, %r10299, %r10300;
	cvt.s64.s32	%rd9868, %r10301;
	shl.b64 	%rd9869, %rd9868, 2;
	add.s64 	%rd9870, %rd9, %rd9869;
	ld.f32 	%f1613, [%rd9870];
	ld.f32 	%f1614, [%SP+412];
	// Callseq Start 270
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9844;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1610;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1611;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1612;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1613;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1614;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 270
tmp1516:

BB43_560:
	.loc	1 474 1
	cvt.u32.u16	%r10302, %rs4;
	ld.u16 	%rs2936, [%SP+16];
	cvt.u32.u16	%r10303, %rs2936;
	mul.lo.s32 	%r10304, %r10303, 3;
	add.s32 	%r10305, %r10302, %r10304;
	cvt.s64.s32	%rd9871, %r10305;
	shl.b64 	%rd9872, %rd9871, 1;
	mov.u64 	%rd9873, cBoolModel;
	cvta.const.u64 	%rd9874, %rd9873;
	add.s64 	%rd9875, %rd9874, %rd9872;
	ld.u16 	%rs2937, [%rd9875];
	setp.ne.s16	%p557, %rs2937, 0;
	not.pred 	%p558, %p557;
	@%p558 bra 	BB43_562;
	bra.uni 	BB43_561;

BB43_561:
	add.u64 	%rd9876, %SP, 380;
	.loc	1 474 1
tmp1517:
	add.s64 	%rd9877, %rd9876, 16;
	cvt.u32.u16	%r10306, %rs1;
	cvt.u32.u16	%r10307, %rs28;
	mul.lo.s32 	%r10308, %r10306, %r10307;
	ld.u16 	%rs2938, [%SP+42];
	cvt.u32.u16	%r10309, %rs2938;
	mul.lo.s32 	%r10310, %r10309, 6;
	add.s32 	%r10311, %r10308, %r10310;
	cvt.u64.u16	%rd9878, %rs4;
	mov.u64 	%rd9879, cSegToComp;
	cvta.const.u64 	%rd9880, %rd9879;
	shl.b64 	%rd9881, %rd9878, 1;
	add.s64 	%rd9882, %rd9880, %rd9881;
	ld.u16 	%rs2939, [%rd9882];
	cvt.u32.u16	%r10312, %rs2939;
	add.s32 	%r10313, %r10311, %r10312;
	cvt.s64.s32	%rd9883, %r10313;
	shl.b64 	%rd9884, %rd9883, 2;
	add.s64 	%rd9885, %rd9, %rd9884;
	ld.f32 	%f1615, [%rd9885];
	cvt.u32.u16	%r10314, %rs1;
	cvt.u32.u16	%r10315, %rs28;
	mul.lo.s32 	%r10316, %r10314, %r10315;
	ld.u16 	%rs2940, [%SP+42];
	cvt.u32.u16	%r10317, %rs2940;
	mul.lo.s32 	%r10318, %r10317, 7;
	add.s32 	%r10319, %r10316, %r10318;
	cvt.u64.u16	%rd9886, %rs4;
	shl.b64 	%rd9887, %rd9886, 1;
	add.s64 	%rd9888, %rd9880, %rd9887;
	ld.u16 	%rs2941, [%rd9888];
	cvt.u32.u16	%r10320, %rs2941;
	add.s32 	%r10321, %r10319, %r10320;
	cvt.s64.s32	%rd9889, %r10321;
	shl.b64 	%rd9890, %rd9889, 2;
	add.s64 	%rd9891, %rd9, %rd9890;
	ld.f32 	%f1616, [%rd9891];
	cvt.u32.u16	%r10322, %rs1;
	cvt.u32.u16	%r10323, %rs28;
	mul.lo.s32 	%r10324, %r10322, %r10323;
	ld.u16 	%rs2942, [%SP+42];
	cvt.u32.u16	%r10325, %rs2942;
	mul.lo.s32 	%r10326, %r10325, 8;
	add.s32 	%r10327, %r10324, %r10326;
	cvt.u64.u16	%rd9892, %rs4;
	shl.b64 	%rd9893, %rd9892, 1;
	add.s64 	%rd9894, %rd9880, %rd9893;
	ld.u16 	%rs2943, [%rd9894];
	cvt.u32.u16	%r10328, %rs2943;
	add.s32 	%r10329, %r10327, %r10328;
	cvt.s64.s32	%rd9895, %r10329;
	shl.b64 	%rd9896, %rd9895, 2;
	add.s64 	%rd9897, %rd9, %rd9896;
	ld.f32 	%f1617, [%rd9897];
	cvt.u32.u16	%r10330, %rs1;
	cvt.u32.u16	%r10331, %rs28;
	mul.lo.s32 	%r10332, %r10330, %r10331;
	ld.u16 	%rs2944, [%SP+42];
	cvt.u32.u16	%r10333, %rs2944;
	mul.lo.s32 	%r10334, %r10333, 9;
	add.s32 	%r10335, %r10332, %r10334;
	cvt.u64.u16	%rd9898, %rs4;
	shl.b64 	%rd9899, %rd9898, 1;
	add.s64 	%rd9900, %rd9880, %rd9899;
	ld.u16 	%rs2945, [%rd9900];
	cvt.u32.u16	%r10336, %rs2945;
	add.s32 	%r10337, %r10335, %r10336;
	cvt.s64.s32	%rd9901, %r10337;
	shl.b64 	%rd9902, %rd9901, 2;
	add.s64 	%rd9903, %rd9, %rd9902;
	ld.f32 	%f1618, [%rd9903];
	cvt.u32.u16	%r10338, %rs1;
	cvt.u32.u16	%r10339, %rs28;
	mul.lo.s32 	%r10340, %r10338, %r10339;
	ld.u16 	%rs2946, [%SP+42];
	cvt.u32.u16	%r10341, %rs2946;
	mul.lo.s32 	%r10342, %r10341, 10;
	add.s32 	%r10343, %r10340, %r10342;
	cvt.u64.u16	%rd9904, %rs4;
	shl.b64 	%rd9905, %rd9904, 1;
	add.s64 	%rd9906, %rd9880, %rd9905;
	ld.u16 	%rs2947, [%rd9906];
	cvt.u32.u16	%r10344, %rs2947;
	add.s32 	%r10345, %r10343, %r10344;
	cvt.s64.s32	%rd9907, %r10345;
	shl.b64 	%rd9908, %rd9907, 2;
	add.s64 	%rd9909, %rd9, %rd9908;
	ld.f32 	%f1619, [%rd9909];
	// Callseq Start 271
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9877;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1615;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1616;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1617;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1618;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1619;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 271
tmp1518:

BB43_562:
	.loc	1 474 1
	cvt.u32.u16	%r10346, %rs4;
	ld.u16 	%rs2948, [%SP+16];
	cvt.u32.u16	%r10347, %rs2948;
	mul.lo.s32 	%r10348, %r10347, 4;
	add.s32 	%r10349, %r10346, %r10348;
	cvt.s64.s32	%rd9910, %r10349;
	shl.b64 	%rd9911, %rd9910, 1;
	mov.u64 	%rd9912, cBoolModel;
	cvta.const.u64 	%rd9913, %rd9912;
	add.s64 	%rd9914, %rd9913, %rd9911;
	ld.u16 	%rs2949, [%rd9914];
	setp.ne.s16	%p559, %rs2949, 0;
	not.pred 	%p560, %p559;
	@%p560 bra 	BB43_564;
	bra.uni 	BB43_563;

BB43_563:
	add.u64 	%rd9915, %SP, 380;
	.loc	1 474 1
tmp1519:
	add.s64 	%rd9916, %rd9915, 20;
	cvt.u32.u16	%r10350, %rs1;
	cvt.u32.u16	%r10351, %rs28;
	mul.lo.s32 	%r10352, %r10350, %r10351;
	ld.u16 	%rs2950, [%SP+42];
	cvt.u32.u16	%r10353, %rs2950;
	mul.lo.s32 	%r10354, %r10353, 11;
	add.s32 	%r10355, %r10352, %r10354;
	cvt.u64.u16	%rd9917, %rs4;
	mov.u64 	%rd9918, cSegToComp;
	cvta.const.u64 	%rd9919, %rd9918;
	shl.b64 	%rd9920, %rd9917, 1;
	add.s64 	%rd9921, %rd9919, %rd9920;
	ld.u16 	%rs2951, [%rd9921];
	cvt.u32.u16	%r10356, %rs2951;
	add.s32 	%r10357, %r10355, %r10356;
	cvt.s64.s32	%rd9922, %r10357;
	shl.b64 	%rd9923, %rd9922, 2;
	add.s64 	%rd9924, %rd9, %rd9923;
	ld.f32 	%f1620, [%rd9924];
	cvt.u32.u16	%r10358, %rs1;
	cvt.u32.u16	%r10359, %rs28;
	mul.lo.s32 	%r10360, %r10358, %r10359;
	ld.u16 	%rs2952, [%SP+42];
	cvt.u32.u16	%r10361, %rs2952;
	mul.lo.s32 	%r10362, %r10361, 12;
	add.s32 	%r10363, %r10360, %r10362;
	cvt.u64.u16	%rd9925, %rs4;
	shl.b64 	%rd9926, %rd9925, 1;
	add.s64 	%rd9927, %rd9919, %rd9926;
	ld.u16 	%rs2953, [%rd9927];
	cvt.u32.u16	%r10364, %rs2953;
	add.s32 	%r10365, %r10363, %r10364;
	cvt.s64.s32	%rd9928, %r10365;
	shl.b64 	%rd9929, %rd9928, 2;
	add.s64 	%rd9930, %rd9, %rd9929;
	ld.f32 	%f1621, [%rd9930];
	cvt.u32.u16	%r10366, %rs1;
	cvt.u32.u16	%r10367, %rs28;
	mul.lo.s32 	%r10368, %r10366, %r10367;
	ld.u16 	%rs2954, [%SP+42];
	cvt.u32.u16	%r10369, %rs2954;
	mul.lo.s32 	%r10370, %r10369, 13;
	add.s32 	%r10371, %r10368, %r10370;
	cvt.u64.u16	%rd9931, %rs4;
	shl.b64 	%rd9932, %rd9931, 1;
	add.s64 	%rd9933, %rd9919, %rd9932;
	ld.u16 	%rs2955, [%rd9933];
	cvt.u32.u16	%r10372, %rs2955;
	add.s32 	%r10373, %r10371, %r10372;
	cvt.s64.s32	%rd9934, %r10373;
	shl.b64 	%rd9935, %rd9934, 2;
	add.s64 	%rd9936, %rd9, %rd9935;
	ld.f32 	%f1622, [%rd9936];
	cvt.u32.u16	%r10374, %rs1;
	cvt.u32.u16	%r10375, %rs28;
	mul.lo.s32 	%r10376, %r10374, %r10375;
	ld.u16 	%rs2956, [%SP+42];
	cvt.u32.u16	%r10377, %rs2956;
	mul.lo.s32 	%r10378, %r10377, 14;
	add.s32 	%r10379, %r10376, %r10378;
	cvt.u64.u16	%rd9937, %rs4;
	shl.b64 	%rd9938, %rd9937, 1;
	add.s64 	%rd9939, %rd9919, %rd9938;
	ld.u16 	%rs2957, [%rd9939];
	cvt.u32.u16	%r10380, %rs2957;
	add.s32 	%r10381, %r10379, %r10380;
	cvt.s64.s32	%rd9940, %r10381;
	shl.b64 	%rd9941, %rd9940, 2;
	add.s64 	%rd9942, %rd9, %rd9941;
	ld.f32 	%f1623, [%rd9942];
	cvt.u32.u16	%r10382, %rs1;
	cvt.u32.u16	%r10383, %rs28;
	mul.lo.s32 	%r10384, %r10382, %r10383;
	ld.u16 	%rs2958, [%SP+42];
	cvt.u32.u16	%r10385, %rs2958;
	mul.lo.s32 	%r10386, %r10385, 15;
	add.s32 	%r10387, %r10384, %r10386;
	cvt.u64.u16	%rd9943, %rs4;
	shl.b64 	%rd9944, %rd9943, 1;
	add.s64 	%rd9945, %rd9919, %rd9944;
	ld.u16 	%rs2959, [%rd9945];
	cvt.u32.u16	%r10388, %rs2959;
	add.s32 	%r10389, %r10387, %r10388;
	cvt.s64.s32	%rd9946, %r10389;
	shl.b64 	%rd9947, %rd9946, 2;
	add.s64 	%rd9948, %rd9, %rd9947;
	ld.f32 	%f1624, [%rd9948];
	// Callseq Start 272
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9916;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1620;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1621;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1622;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1623;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1624;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 272
tmp1520:

BB43_564:
	.loc	1 474 1
	cvt.u32.u16	%r10390, %rs4;
	ld.u16 	%rs2960, [%SP+16];
	cvt.u32.u16	%r10391, %rs2960;
	mul.lo.s32 	%r10392, %r10391, 5;
	add.s32 	%r10393, %r10390, %r10392;
	cvt.s64.s32	%rd9949, %r10393;
	shl.b64 	%rd9950, %rd9949, 1;
	mov.u64 	%rd9951, cBoolModel;
	cvta.const.u64 	%rd9952, %rd9951;
	add.s64 	%rd9953, %rd9952, %rd9950;
	ld.u16 	%rs2961, [%rd9953];
	setp.ne.s16	%p561, %rs2961, 0;
	not.pred 	%p562, %p561;
	@%p562 bra 	BB43_566;
	bra.uni 	BB43_565;

BB43_565:
	add.u64 	%rd9954, %SP, 380;
	.loc	1 474 1
tmp1521:
	add.s64 	%rd9955, %rd9954, 24;
	add.s64 	%rd9956, %rd9954, 28;
	cvt.u32.u16	%r10394, %rs1;
	cvt.u32.u16	%r10395, %rs28;
	mul.lo.s32 	%r10396, %r10394, %r10395;
	ld.u16 	%rs2962, [%SP+42];
	cvt.u32.u16	%r10397, %rs2962;
	mul.lo.s32 	%r10398, %r10397, 16;
	add.s32 	%r10399, %r10396, %r10398;
	cvt.u64.u16	%rd9957, %rs4;
	mov.u64 	%rd9958, cSegToComp;
	cvta.const.u64 	%rd9959, %rd9958;
	shl.b64 	%rd9960, %rd9957, 1;
	add.s64 	%rd9961, %rd9959, %rd9960;
	ld.u16 	%rs2963, [%rd9961];
	cvt.u32.u16	%r10400, %rs2963;
	add.s32 	%r10401, %r10399, %r10400;
	cvt.s64.s32	%rd9962, %r10401;
	shl.b64 	%rd9963, %rd9962, 2;
	add.s64 	%rd9964, %rd9, %rd9963;
	ld.f32 	%f1625, [%rd9964];
	cvt.u32.u16	%r10402, %rs1;
	cvt.u32.u16	%r10403, %rs28;
	mul.lo.s32 	%r10404, %r10402, %r10403;
	ld.u16 	%rs2964, [%SP+42];
	cvt.u32.u16	%r10405, %rs2964;
	mul.lo.s32 	%r10406, %r10405, 17;
	add.s32 	%r10407, %r10404, %r10406;
	cvt.u64.u16	%rd9965, %rs4;
	shl.b64 	%rd9966, %rd9965, 1;
	add.s64 	%rd9967, %rd9959, %rd9966;
	ld.u16 	%rs2965, [%rd9967];
	cvt.u32.u16	%r10408, %rs2965;
	add.s32 	%r10409, %r10407, %r10408;
	cvt.s64.s32	%rd9968, %r10409;
	shl.b64 	%rd9969, %rd9968, 2;
	add.s64 	%rd9970, %rd9, %rd9969;
	ld.f32 	%f1626, [%rd9970];
	cvt.u32.u16	%r10410, %rs1;
	cvt.u32.u16	%r10411, %rs28;
	mul.lo.s32 	%r10412, %r10410, %r10411;
	ld.u16 	%rs2966, [%SP+42];
	cvt.u32.u16	%r10413, %rs2966;
	mul.lo.s32 	%r10414, %r10413, 18;
	add.s32 	%r10415, %r10412, %r10414;
	cvt.u64.u16	%rd9971, %rs4;
	shl.b64 	%rd9972, %rd9971, 1;
	add.s64 	%rd9973, %rd9959, %rd9972;
	ld.u16 	%rs2967, [%rd9973];
	cvt.u32.u16	%r10416, %rs2967;
	add.s32 	%r10417, %r10415, %r10416;
	cvt.s64.s32	%rd9974, %r10417;
	shl.b64 	%rd9975, %rd9974, 2;
	add.s64 	%rd9976, %rd9, %rd9975;
	ld.f32 	%f1627, [%rd9976];
	cvt.u32.u16	%r10418, %rs1;
	cvt.u32.u16	%r10419, %rs28;
	mul.lo.s32 	%r10420, %r10418, %r10419;
	ld.u16 	%rs2968, [%SP+42];
	cvt.u32.u16	%r10421, %rs2968;
	mul.lo.s32 	%r10422, %r10421, 19;
	add.s32 	%r10423, %r10420, %r10422;
	cvt.u64.u16	%rd9977, %rs4;
	shl.b64 	%rd9978, %rd9977, 1;
	add.s64 	%rd9979, %rd9959, %rd9978;
	ld.u16 	%rs2969, [%rd9979];
	cvt.u32.u16	%r10424, %rs2969;
	add.s32 	%r10425, %r10423, %r10424;
	cvt.s64.s32	%rd9980, %r10425;
	shl.b64 	%rd9981, %rd9980, 2;
	add.s64 	%rd9982, %rd9, %rd9981;
	ld.f32 	%f1628, [%rd9982];
	cvt.u32.u16	%r10426, %rs1;
	cvt.u32.u16	%r10427, %rs28;
	mul.lo.s32 	%r10428, %r10426, %r10427;
	ld.u16 	%rs2970, [%SP+42];
	cvt.u32.u16	%r10429, %rs2970;
	mul.lo.s32 	%r10430, %r10429, 20;
	add.s32 	%r10431, %r10428, %r10430;
	cvt.u64.u16	%rd9983, %rs4;
	shl.b64 	%rd9984, %rd9983, 1;
	add.s64 	%rd9985, %rd9959, %rd9984;
	ld.u16 	%rs2971, [%rd9985];
	cvt.u32.u16	%r10432, %rs2971;
	add.s32 	%r10433, %r10431, %r10432;
	cvt.s64.s32	%rd9986, %r10433;
	shl.b64 	%rd9987, %rd9986, 2;
	add.s64 	%rd9988, %rd9, %rd9987;
	ld.f32 	%f1629, [%rd9988];
	cvt.u32.u16	%r10434, %rs1;
	cvt.u32.u16	%r10435, %rs28;
	mul.lo.s32 	%r10436, %r10434, %r10435;
	ld.u16 	%rs2972, [%SP+42];
	cvt.u32.u16	%r10437, %rs2972;
	mul.lo.s32 	%r10438, %r10437, 21;
	add.s32 	%r10439, %r10436, %r10438;
	cvt.u64.u16	%rd9989, %rs4;
	shl.b64 	%rd9990, %rd9989, 1;
	add.s64 	%rd9991, %rd9959, %rd9990;
	ld.u16 	%rs2973, [%rd9991];
	cvt.u32.u16	%r10440, %rs2973;
	add.s32 	%r10441, %r10439, %r10440;
	cvt.s64.s32	%rd9992, %r10441;
	shl.b64 	%rd9993, %rd9992, 2;
	add.s64 	%rd9994, %rd9, %rd9993;
	ld.f32 	%f1630, [%rd9994];
	cvt.u32.u16	%r10442, %rs1;
	cvt.u32.u16	%r10443, %rs28;
	mul.lo.s32 	%r10444, %r10442, %r10443;
	ld.u16 	%rs2974, [%SP+42];
	cvt.u32.u16	%r10445, %rs2974;
	mul.lo.s32 	%r10446, %r10445, 22;
	add.s32 	%r10447, %r10444, %r10446;
	cvt.u64.u16	%rd9995, %rs4;
	shl.b64 	%rd9996, %rd9995, 1;
	add.s64 	%rd9997, %rd9959, %rd9996;
	ld.u16 	%rs2975, [%rd9997];
	cvt.u32.u16	%r10448, %rs2975;
	add.s32 	%r10449, %r10447, %r10448;
	cvt.s64.s32	%rd9998, %r10449;
	shl.b64 	%rd9999, %rd9998, 2;
	add.s64 	%rd10000, %rd9, %rd9999;
	ld.f32 	%f1631, [%rd10000];
	cvt.u32.u16	%r10450, %rs1;
	cvt.u32.u16	%r10451, %rs28;
	mul.lo.s32 	%r10452, %r10450, %r10451;
	ld.u16 	%rs2976, [%SP+42];
	cvt.u32.u16	%r10453, %rs2976;
	mul.lo.s32 	%r10454, %r10453, 23;
	add.s32 	%r10455, %r10452, %r10454;
	cvt.u64.u16	%rd10001, %rs4;
	shl.b64 	%rd10002, %rd10001, 1;
	add.s64 	%rd10003, %rd9959, %rd10002;
	ld.u16 	%rs2977, [%rd10003];
	cvt.u32.u16	%r10456, %rs2977;
	add.s32 	%r10457, %r10455, %r10456;
	cvt.s64.s32	%rd10004, %r10457;
	shl.b64 	%rd10005, %rd10004, 2;
	add.s64 	%rd10006, %rd9, %rd10005;
	ld.f32 	%f1632, [%rd10006];
	cvt.u32.u16	%r10458, %rs1;
	cvt.u32.u16	%r10459, %rs28;
	mul.lo.s32 	%r10460, %r10458, %r10459;
	ld.u16 	%rs2978, [%SP+42];
	cvt.u32.u16	%r10461, %rs2978;
	mul.lo.s32 	%r10462, %r10461, 24;
	add.s32 	%r10463, %r10460, %r10462;
	cvt.u64.u16	%rd10007, %rs4;
	shl.b64 	%rd10008, %rd10007, 1;
	add.s64 	%rd10009, %rd9959, %rd10008;
	ld.u16 	%rs2979, [%rd10009];
	cvt.u32.u16	%r10464, %rs2979;
	add.s32 	%r10465, %r10463, %r10464;
	cvt.s64.s32	%rd10010, %r10465;
	shl.b64 	%rd10011, %rd10010, 2;
	add.s64 	%rd10012, %rd9, %rd10011;
	ld.f32 	%f1633, [%rd10012];
	cvt.u32.u16	%r10466, %rs1;
	cvt.u32.u16	%r10467, %rs28;
	mul.lo.s32 	%r10468, %r10466, %r10467;
	ld.u16 	%rs2980, [%SP+42];
	cvt.u32.u16	%r10469, %rs2980;
	mul.lo.s32 	%r10470, %r10469, 25;
	add.s32 	%r10471, %r10468, %r10470;
	cvt.u64.u16	%rd10013, %rs4;
	shl.b64 	%rd10014, %rd10013, 1;
	add.s64 	%rd10015, %rd9959, %rd10014;
	ld.u16 	%rs2981, [%rd10015];
	cvt.u32.u16	%r10472, %rs2981;
	add.s32 	%r10473, %r10471, %r10472;
	cvt.s64.s32	%rd10016, %r10473;
	shl.b64 	%rd10017, %rd10016, 2;
	add.s64 	%rd10018, %rd9, %rd10017;
	ld.f32 	%f1634, [%rd10018];
	cvt.u32.u16	%r10474, %rs1;
	cvt.u32.u16	%r10475, %rs28;
	mul.lo.s32 	%r10476, %r10474, %r10475;
	ld.u16 	%rs2982, [%SP+42];
	cvt.u32.u16	%r10477, %rs2982;
	mul.lo.s32 	%r10478, %r10477, 26;
	add.s32 	%r10479, %r10476, %r10478;
	cvt.u64.u16	%rd10019, %rs4;
	shl.b64 	%rd10020, %rd10019, 1;
	add.s64 	%rd10021, %rd9959, %rd10020;
	ld.u16 	%rs2983, [%rd10021];
	cvt.u32.u16	%r10480, %rs2983;
	add.s32 	%r10481, %r10479, %r10480;
	cvt.s64.s32	%rd10022, %r10481;
	shl.b64 	%rd10023, %rd10022, 2;
	add.s64 	%rd10024, %rd9, %rd10023;
	ld.f32 	%f1635, [%rd10024];
	cvt.u32.u16	%r10482, %rs1;
	cvt.u32.u16	%r10483, %rs28;
	mul.lo.s32 	%r10484, %r10482, %r10483;
	ld.u16 	%rs2984, [%SP+42];
	cvt.u32.u16	%r10485, %rs2984;
	mul.lo.s32 	%r10486, %r10485, 27;
	add.s32 	%r10487, %r10484, %r10486;
	cvt.u64.u16	%rd10025, %rs4;
	shl.b64 	%rd10026, %rd10025, 1;
	add.s64 	%rd10027, %rd9959, %rd10026;
	ld.u16 	%rs2985, [%rd10027];
	cvt.u32.u16	%r10488, %rs2985;
	add.s32 	%r10489, %r10487, %r10488;
	cvt.s64.s32	%rd10028, %r10489;
	shl.b64 	%rd10029, %rd10028, 2;
	add.s64 	%rd10030, %rd9, %rd10029;
	ld.f32 	%f1636, [%rd10030];
	// Callseq Start 273
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1922;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd9955;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9956;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1625;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1626;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1627;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1628;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1629;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1630;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1631;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1632;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1633;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1634;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1635;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1636;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 273
tmp1522:

BB43_566:
	.loc	1 474 1
	cvt.u32.u16	%r10490, %rs5;
	ld.u16 	%rs2986, [%SP+16];
	cvt.u32.u16	%r10491, %rs2986;
	mul.lo.s32 	%r10492, %r10491, 0;
	add.s32 	%r10493, %r10490, %r10492;
	cvt.s64.s32	%rd10031, %r10493;
	shl.b64 	%rd10032, %rd10031, 1;
	mov.u64 	%rd10033, cBoolModel;
	cvta.const.u64 	%rd10034, %rd10033;
	add.s64 	%rd10035, %rd10034, %rd10032;
	ld.u16 	%rs2987, [%rd10035];
	setp.ne.s16	%p563, %rs2987, 0;
	not.pred 	%p564, %p563;
	@%p564 bra 	BB43_568;
	bra.uni 	BB43_567;

BB43_567:
	add.u64 	%rd10036, %SP, 420;
	.loc	1 474 1
tmp1523:
	add.s64 	%rd10037, %rd10036, 4;
	cvt.u32.u16	%r10494, %rs1;
	cvt.u32.u16	%r10495, %rs28;
	mul.lo.s32 	%r10496, %r10494, %r10495;
	ld.u16 	%rs2988, [%SP+42];
	cvt.u32.u16	%r10497, %rs2988;
	mul.lo.s32 	%r10498, %r10497, 0;
	add.s32 	%r10499, %r10496, %r10498;
	cvt.u64.u16	%rd10038, %rs5;
	mov.u64 	%rd10039, cSegToComp;
	cvta.const.u64 	%rd10040, %rd10039;
	shl.b64 	%rd10041, %rd10038, 1;
	add.s64 	%rd10042, %rd10040, %rd10041;
	ld.u16 	%rs2989, [%rd10042];
	cvt.u32.u16	%r10500, %rs2989;
	add.s32 	%r10501, %r10499, %r10500;
	cvt.s64.s32	%rd10043, %r10501;
	shl.b64 	%rd10044, %rd10043, 2;
	add.s64 	%rd10045, %rd9, %rd10044;
	ld.f32 	%f1637, [%rd10045];
	cvt.u32.u16	%r10502, %rs1;
	cvt.u32.u16	%r10503, %rs28;
	mul.lo.s32 	%r10504, %r10502, %r10503;
	ld.u16 	%rs2990, [%SP+42];
	cvt.u32.u16	%r10505, %rs2990;
	mul.lo.s32 	%r10506, %r10505, 1;
	add.s32 	%r10507, %r10504, %r10506;
	cvt.u64.u16	%rd10046, %rs5;
	shl.b64 	%rd10047, %rd10046, 1;
	add.s64 	%rd10048, %rd10040, %rd10047;
	ld.u16 	%rs2991, [%rd10048];
	cvt.u32.u16	%r10508, %rs2991;
	add.s32 	%r10509, %r10507, %r10508;
	cvt.s64.s32	%rd10049, %r10509;
	shl.b64 	%rd10050, %rd10049, 2;
	add.s64 	%rd10051, %rd9, %rd10050;
	ld.f32 	%f1638, [%rd10051];
	ld.f32 	%f1639, [%SP+452];
	add.s64 	%rd10052, %rd10036, 36;
	// Callseq Start 274
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10036;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10037;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1637;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1638;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1639;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10052;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 274
tmp1524:

BB43_568:
	.loc	1 474 1
	cvt.u32.u16	%r10510, %rs5;
	ld.u16 	%rs2992, [%SP+16];
	cvt.u32.u16	%r10511, %rs2992;
	mul.lo.s32 	%r10512, %r10511, 1;
	add.s32 	%r10513, %r10510, %r10512;
	cvt.s64.s32	%rd10053, %r10513;
	shl.b64 	%rd10054, %rd10053, 1;
	mov.u64 	%rd10055, cBoolModel;
	cvta.const.u64 	%rd10056, %rd10055;
	add.s64 	%rd10057, %rd10056, %rd10054;
	ld.u16 	%rs2993, [%rd10057];
	setp.ne.s16	%p565, %rs2993, 0;
	not.pred 	%p566, %p565;
	@%p566 bra 	BB43_570;
	bra.uni 	BB43_569;

BB43_569:
	add.u64 	%rd10058, %SP, 420;
	.loc	1 474 1
tmp1525:
	add.s64 	%rd10059, %rd10058, 8;
	ld.f32 	%f1640, [%SP+456];
	add.s64 	%rd10060, %rd10058, 32;
	// Callseq Start 275
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10059;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1640;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10060;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 275
tmp1526:

BB43_570:
	.loc	1 474 1
	cvt.u32.u16	%r10514, %rs5;
	ld.u16 	%rs2994, [%SP+16];
	cvt.u32.u16	%r10515, %rs2994;
	mul.lo.s32 	%r10516, %r10515, 2;
	add.s32 	%r10517, %r10514, %r10516;
	cvt.s64.s32	%rd10061, %r10517;
	shl.b64 	%rd10062, %rd10061, 1;
	mov.u64 	%rd10063, cBoolModel;
	cvta.const.u64 	%rd10064, %rd10063;
	add.s64 	%rd10065, %rd10064, %rd10062;
	ld.u16 	%rs2995, [%rd10065];
	setp.ne.s16	%p567, %rs2995, 0;
	not.pred 	%p568, %p567;
	@%p568 bra 	BB43_572;
	bra.uni 	BB43_571;

BB43_571:
	add.u64 	%rd10066, %SP, 420;
	.loc	1 474 1
tmp1527:
	add.s64 	%rd10067, %rd10066, 12;
	cvt.u32.u16	%r10518, %rs1;
	cvt.u32.u16	%r10519, %rs28;
	mul.lo.s32 	%r10520, %r10518, %r10519;
	ld.u16 	%rs2996, [%SP+42];
	cvt.u32.u16	%r10521, %rs2996;
	mul.lo.s32 	%r10522, %r10521, 2;
	add.s32 	%r10523, %r10520, %r10522;
	cvt.u64.u16	%rd10068, %rs5;
	mov.u64 	%rd10069, cSegToComp;
	cvta.const.u64 	%rd10070, %rd10069;
	shl.b64 	%rd10071, %rd10068, 1;
	add.s64 	%rd10072, %rd10070, %rd10071;
	ld.u16 	%rs2997, [%rd10072];
	cvt.u32.u16	%r10524, %rs2997;
	add.s32 	%r10525, %r10523, %r10524;
	cvt.s64.s32	%rd10073, %r10525;
	shl.b64 	%rd10074, %rd10073, 2;
	add.s64 	%rd10075, %rd9, %rd10074;
	ld.f32 	%f1641, [%rd10075];
	cvt.u32.u16	%r10526, %rs1;
	cvt.u32.u16	%r10527, %rs28;
	mul.lo.s32 	%r10528, %r10526, %r10527;
	ld.u16 	%rs2998, [%SP+42];
	cvt.u32.u16	%r10529, %rs2998;
	mul.lo.s32 	%r10530, %r10529, 3;
	add.s32 	%r10531, %r10528, %r10530;
	cvt.u64.u16	%rd10076, %rs5;
	shl.b64 	%rd10077, %rd10076, 1;
	add.s64 	%rd10078, %rd10070, %rd10077;
	ld.u16 	%rs2999, [%rd10078];
	cvt.u32.u16	%r10532, %rs2999;
	add.s32 	%r10533, %r10531, %r10532;
	cvt.s64.s32	%rd10079, %r10533;
	shl.b64 	%rd10080, %rd10079, 2;
	add.s64 	%rd10081, %rd9, %rd10080;
	ld.f32 	%f1642, [%rd10081];
	cvt.u32.u16	%r10534, %rs1;
	cvt.u32.u16	%r10535, %rs28;
	mul.lo.s32 	%r10536, %r10534, %r10535;
	ld.u16 	%rs3000, [%SP+42];
	cvt.u32.u16	%r10537, %rs3000;
	mul.lo.s32 	%r10538, %r10537, 4;
	add.s32 	%r10539, %r10536, %r10538;
	cvt.u64.u16	%rd10082, %rs5;
	shl.b64 	%rd10083, %rd10082, 1;
	add.s64 	%rd10084, %rd10070, %rd10083;
	ld.u16 	%rs3001, [%rd10084];
	cvt.u32.u16	%r10540, %rs3001;
	add.s32 	%r10541, %r10539, %r10540;
	cvt.s64.s32	%rd10085, %r10541;
	shl.b64 	%rd10086, %rd10085, 2;
	add.s64 	%rd10087, %rd9, %rd10086;
	ld.f32 	%f1643, [%rd10087];
	cvt.u32.u16	%r10542, %rs1;
	cvt.u32.u16	%r10543, %rs28;
	mul.lo.s32 	%r10544, %r10542, %r10543;
	ld.u16 	%rs3002, [%SP+42];
	cvt.u32.u16	%r10545, %rs3002;
	mul.lo.s32 	%r10546, %r10545, 5;
	add.s32 	%r10547, %r10544, %r10546;
	cvt.u64.u16	%rd10088, %rs5;
	shl.b64 	%rd10089, %rd10088, 1;
	add.s64 	%rd10090, %rd10070, %rd10089;
	ld.u16 	%rs3003, [%rd10090];
	cvt.u32.u16	%r10548, %rs3003;
	add.s32 	%r10549, %r10547, %r10548;
	cvt.s64.s32	%rd10091, %r10549;
	shl.b64 	%rd10092, %rd10091, 2;
	add.s64 	%rd10093, %rd9, %rd10092;
	ld.f32 	%f1644, [%rd10093];
	ld.f32 	%f1645, [%SP+452];
	// Callseq Start 276
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10067;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1641;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1642;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1643;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1644;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1645;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 276
tmp1528:

BB43_572:
	.loc	1 474 1
	cvt.u32.u16	%r10550, %rs5;
	ld.u16 	%rs3004, [%SP+16];
	cvt.u32.u16	%r10551, %rs3004;
	mul.lo.s32 	%r10552, %r10551, 3;
	add.s32 	%r10553, %r10550, %r10552;
	cvt.s64.s32	%rd10094, %r10553;
	shl.b64 	%rd10095, %rd10094, 1;
	mov.u64 	%rd10096, cBoolModel;
	cvta.const.u64 	%rd10097, %rd10096;
	add.s64 	%rd10098, %rd10097, %rd10095;
	ld.u16 	%rs3005, [%rd10098];
	setp.ne.s16	%p569, %rs3005, 0;
	not.pred 	%p570, %p569;
	@%p570 bra 	BB43_574;
	bra.uni 	BB43_573;

BB43_573:
	add.u64 	%rd10099, %SP, 420;
	.loc	1 474 1
tmp1529:
	add.s64 	%rd10100, %rd10099, 16;
	cvt.u32.u16	%r10554, %rs1;
	cvt.u32.u16	%r10555, %rs28;
	mul.lo.s32 	%r10556, %r10554, %r10555;
	ld.u16 	%rs3006, [%SP+42];
	cvt.u32.u16	%r10557, %rs3006;
	mul.lo.s32 	%r10558, %r10557, 6;
	add.s32 	%r10559, %r10556, %r10558;
	cvt.u64.u16	%rd10101, %rs5;
	mov.u64 	%rd10102, cSegToComp;
	cvta.const.u64 	%rd10103, %rd10102;
	shl.b64 	%rd10104, %rd10101, 1;
	add.s64 	%rd10105, %rd10103, %rd10104;
	ld.u16 	%rs3007, [%rd10105];
	cvt.u32.u16	%r10560, %rs3007;
	add.s32 	%r10561, %r10559, %r10560;
	cvt.s64.s32	%rd10106, %r10561;
	shl.b64 	%rd10107, %rd10106, 2;
	add.s64 	%rd10108, %rd9, %rd10107;
	ld.f32 	%f1646, [%rd10108];
	cvt.u32.u16	%r10562, %rs1;
	cvt.u32.u16	%r10563, %rs28;
	mul.lo.s32 	%r10564, %r10562, %r10563;
	ld.u16 	%rs3008, [%SP+42];
	cvt.u32.u16	%r10565, %rs3008;
	mul.lo.s32 	%r10566, %r10565, 7;
	add.s32 	%r10567, %r10564, %r10566;
	cvt.u64.u16	%rd10109, %rs5;
	shl.b64 	%rd10110, %rd10109, 1;
	add.s64 	%rd10111, %rd10103, %rd10110;
	ld.u16 	%rs3009, [%rd10111];
	cvt.u32.u16	%r10568, %rs3009;
	add.s32 	%r10569, %r10567, %r10568;
	cvt.s64.s32	%rd10112, %r10569;
	shl.b64 	%rd10113, %rd10112, 2;
	add.s64 	%rd10114, %rd9, %rd10113;
	ld.f32 	%f1647, [%rd10114];
	cvt.u32.u16	%r10570, %rs1;
	cvt.u32.u16	%r10571, %rs28;
	mul.lo.s32 	%r10572, %r10570, %r10571;
	ld.u16 	%rs3010, [%SP+42];
	cvt.u32.u16	%r10573, %rs3010;
	mul.lo.s32 	%r10574, %r10573, 8;
	add.s32 	%r10575, %r10572, %r10574;
	cvt.u64.u16	%rd10115, %rs5;
	shl.b64 	%rd10116, %rd10115, 1;
	add.s64 	%rd10117, %rd10103, %rd10116;
	ld.u16 	%rs3011, [%rd10117];
	cvt.u32.u16	%r10576, %rs3011;
	add.s32 	%r10577, %r10575, %r10576;
	cvt.s64.s32	%rd10118, %r10577;
	shl.b64 	%rd10119, %rd10118, 2;
	add.s64 	%rd10120, %rd9, %rd10119;
	ld.f32 	%f1648, [%rd10120];
	cvt.u32.u16	%r10578, %rs1;
	cvt.u32.u16	%r10579, %rs28;
	mul.lo.s32 	%r10580, %r10578, %r10579;
	ld.u16 	%rs3012, [%SP+42];
	cvt.u32.u16	%r10581, %rs3012;
	mul.lo.s32 	%r10582, %r10581, 9;
	add.s32 	%r10583, %r10580, %r10582;
	cvt.u64.u16	%rd10121, %rs5;
	shl.b64 	%rd10122, %rd10121, 1;
	add.s64 	%rd10123, %rd10103, %rd10122;
	ld.u16 	%rs3013, [%rd10123];
	cvt.u32.u16	%r10584, %rs3013;
	add.s32 	%r10585, %r10583, %r10584;
	cvt.s64.s32	%rd10124, %r10585;
	shl.b64 	%rd10125, %rd10124, 2;
	add.s64 	%rd10126, %rd9, %rd10125;
	ld.f32 	%f1649, [%rd10126];
	cvt.u32.u16	%r10586, %rs1;
	cvt.u32.u16	%r10587, %rs28;
	mul.lo.s32 	%r10588, %r10586, %r10587;
	ld.u16 	%rs3014, [%SP+42];
	cvt.u32.u16	%r10589, %rs3014;
	mul.lo.s32 	%r10590, %r10589, 10;
	add.s32 	%r10591, %r10588, %r10590;
	cvt.u64.u16	%rd10127, %rs5;
	shl.b64 	%rd10128, %rd10127, 1;
	add.s64 	%rd10129, %rd10103, %rd10128;
	ld.u16 	%rs3015, [%rd10129];
	cvt.u32.u16	%r10592, %rs3015;
	add.s32 	%r10593, %r10591, %r10592;
	cvt.s64.s32	%rd10130, %r10593;
	shl.b64 	%rd10131, %rd10130, 2;
	add.s64 	%rd10132, %rd9, %rd10131;
	ld.f32 	%f1650, [%rd10132];
	// Callseq Start 277
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10100;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1646;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1647;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1648;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1649;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1650;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 277
tmp1530:

BB43_574:
	.loc	1 474 1
	cvt.u32.u16	%r10594, %rs5;
	ld.u16 	%rs3016, [%SP+16];
	cvt.u32.u16	%r10595, %rs3016;
	mul.lo.s32 	%r10596, %r10595, 4;
	add.s32 	%r10597, %r10594, %r10596;
	cvt.s64.s32	%rd10133, %r10597;
	shl.b64 	%rd10134, %rd10133, 1;
	mov.u64 	%rd10135, cBoolModel;
	cvta.const.u64 	%rd10136, %rd10135;
	add.s64 	%rd10137, %rd10136, %rd10134;
	ld.u16 	%rs3017, [%rd10137];
	setp.ne.s16	%p571, %rs3017, 0;
	not.pred 	%p572, %p571;
	@%p572 bra 	BB43_576;
	bra.uni 	BB43_575;

BB43_575:
	add.u64 	%rd10138, %SP, 420;
	.loc	1 474 1
tmp1531:
	add.s64 	%rd10139, %rd10138, 20;
	cvt.u32.u16	%r10598, %rs1;
	cvt.u32.u16	%r10599, %rs28;
	mul.lo.s32 	%r10600, %r10598, %r10599;
	ld.u16 	%rs3018, [%SP+42];
	cvt.u32.u16	%r10601, %rs3018;
	mul.lo.s32 	%r10602, %r10601, 11;
	add.s32 	%r10603, %r10600, %r10602;
	cvt.u64.u16	%rd10140, %rs5;
	mov.u64 	%rd10141, cSegToComp;
	cvta.const.u64 	%rd10142, %rd10141;
	shl.b64 	%rd10143, %rd10140, 1;
	add.s64 	%rd10144, %rd10142, %rd10143;
	ld.u16 	%rs3019, [%rd10144];
	cvt.u32.u16	%r10604, %rs3019;
	add.s32 	%r10605, %r10603, %r10604;
	cvt.s64.s32	%rd10145, %r10605;
	shl.b64 	%rd10146, %rd10145, 2;
	add.s64 	%rd10147, %rd9, %rd10146;
	ld.f32 	%f1651, [%rd10147];
	cvt.u32.u16	%r10606, %rs1;
	cvt.u32.u16	%r10607, %rs28;
	mul.lo.s32 	%r10608, %r10606, %r10607;
	ld.u16 	%rs3020, [%SP+42];
	cvt.u32.u16	%r10609, %rs3020;
	mul.lo.s32 	%r10610, %r10609, 12;
	add.s32 	%r10611, %r10608, %r10610;
	cvt.u64.u16	%rd10148, %rs5;
	shl.b64 	%rd10149, %rd10148, 1;
	add.s64 	%rd10150, %rd10142, %rd10149;
	ld.u16 	%rs3021, [%rd10150];
	cvt.u32.u16	%r10612, %rs3021;
	add.s32 	%r10613, %r10611, %r10612;
	cvt.s64.s32	%rd10151, %r10613;
	shl.b64 	%rd10152, %rd10151, 2;
	add.s64 	%rd10153, %rd9, %rd10152;
	ld.f32 	%f1652, [%rd10153];
	cvt.u32.u16	%r10614, %rs1;
	cvt.u32.u16	%r10615, %rs28;
	mul.lo.s32 	%r10616, %r10614, %r10615;
	ld.u16 	%rs3022, [%SP+42];
	cvt.u32.u16	%r10617, %rs3022;
	mul.lo.s32 	%r10618, %r10617, 13;
	add.s32 	%r10619, %r10616, %r10618;
	cvt.u64.u16	%rd10154, %rs5;
	shl.b64 	%rd10155, %rd10154, 1;
	add.s64 	%rd10156, %rd10142, %rd10155;
	ld.u16 	%rs3023, [%rd10156];
	cvt.u32.u16	%r10620, %rs3023;
	add.s32 	%r10621, %r10619, %r10620;
	cvt.s64.s32	%rd10157, %r10621;
	shl.b64 	%rd10158, %rd10157, 2;
	add.s64 	%rd10159, %rd9, %rd10158;
	ld.f32 	%f1653, [%rd10159];
	cvt.u32.u16	%r10622, %rs1;
	cvt.u32.u16	%r10623, %rs28;
	mul.lo.s32 	%r10624, %r10622, %r10623;
	ld.u16 	%rs3024, [%SP+42];
	cvt.u32.u16	%r10625, %rs3024;
	mul.lo.s32 	%r10626, %r10625, 14;
	add.s32 	%r10627, %r10624, %r10626;
	cvt.u64.u16	%rd10160, %rs5;
	shl.b64 	%rd10161, %rd10160, 1;
	add.s64 	%rd10162, %rd10142, %rd10161;
	ld.u16 	%rs3025, [%rd10162];
	cvt.u32.u16	%r10628, %rs3025;
	add.s32 	%r10629, %r10627, %r10628;
	cvt.s64.s32	%rd10163, %r10629;
	shl.b64 	%rd10164, %rd10163, 2;
	add.s64 	%rd10165, %rd9, %rd10164;
	ld.f32 	%f1654, [%rd10165];
	cvt.u32.u16	%r10630, %rs1;
	cvt.u32.u16	%r10631, %rs28;
	mul.lo.s32 	%r10632, %r10630, %r10631;
	ld.u16 	%rs3026, [%SP+42];
	cvt.u32.u16	%r10633, %rs3026;
	mul.lo.s32 	%r10634, %r10633, 15;
	add.s32 	%r10635, %r10632, %r10634;
	cvt.u64.u16	%rd10166, %rs5;
	shl.b64 	%rd10167, %rd10166, 1;
	add.s64 	%rd10168, %rd10142, %rd10167;
	ld.u16 	%rs3027, [%rd10168];
	cvt.u32.u16	%r10636, %rs3027;
	add.s32 	%r10637, %r10635, %r10636;
	cvt.s64.s32	%rd10169, %r10637;
	shl.b64 	%rd10170, %rd10169, 2;
	add.s64 	%rd10171, %rd9, %rd10170;
	ld.f32 	%f1655, [%rd10171];
	// Callseq Start 278
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10139;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1651;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1652;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1653;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1654;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1655;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 278
tmp1532:

BB43_576:
	.loc	1 474 1
	cvt.u32.u16	%r10638, %rs5;
	ld.u16 	%rs3028, [%SP+16];
	cvt.u32.u16	%r10639, %rs3028;
	mul.lo.s32 	%r10640, %r10639, 5;
	add.s32 	%r10641, %r10638, %r10640;
	cvt.s64.s32	%rd10172, %r10641;
	shl.b64 	%rd10173, %rd10172, 1;
	mov.u64 	%rd10174, cBoolModel;
	cvta.const.u64 	%rd10175, %rd10174;
	add.s64 	%rd10176, %rd10175, %rd10173;
	ld.u16 	%rs3029, [%rd10176];
	setp.ne.s16	%p573, %rs3029, 0;
	not.pred 	%p574, %p573;
	@%p574 bra 	BB43_578;
	bra.uni 	BB43_577;

BB43_577:
	add.u64 	%rd10177, %SP, 420;
	.loc	1 474 1
tmp1533:
	add.s64 	%rd10178, %rd10177, 24;
	add.s64 	%rd10179, %rd10177, 28;
	cvt.u32.u16	%r10642, %rs1;
	cvt.u32.u16	%r10643, %rs28;
	mul.lo.s32 	%r10644, %r10642, %r10643;
	ld.u16 	%rs3030, [%SP+42];
	cvt.u32.u16	%r10645, %rs3030;
	mul.lo.s32 	%r10646, %r10645, 16;
	add.s32 	%r10647, %r10644, %r10646;
	cvt.u64.u16	%rd10180, %rs5;
	mov.u64 	%rd10181, cSegToComp;
	cvta.const.u64 	%rd10182, %rd10181;
	shl.b64 	%rd10183, %rd10180, 1;
	add.s64 	%rd10184, %rd10182, %rd10183;
	ld.u16 	%rs3031, [%rd10184];
	cvt.u32.u16	%r10648, %rs3031;
	add.s32 	%r10649, %r10647, %r10648;
	cvt.s64.s32	%rd10185, %r10649;
	shl.b64 	%rd10186, %rd10185, 2;
	add.s64 	%rd10187, %rd9, %rd10186;
	ld.f32 	%f1656, [%rd10187];
	cvt.u32.u16	%r10650, %rs1;
	cvt.u32.u16	%r10651, %rs28;
	mul.lo.s32 	%r10652, %r10650, %r10651;
	ld.u16 	%rs3032, [%SP+42];
	cvt.u32.u16	%r10653, %rs3032;
	mul.lo.s32 	%r10654, %r10653, 17;
	add.s32 	%r10655, %r10652, %r10654;
	cvt.u64.u16	%rd10188, %rs5;
	shl.b64 	%rd10189, %rd10188, 1;
	add.s64 	%rd10190, %rd10182, %rd10189;
	ld.u16 	%rs3033, [%rd10190];
	cvt.u32.u16	%r10656, %rs3033;
	add.s32 	%r10657, %r10655, %r10656;
	cvt.s64.s32	%rd10191, %r10657;
	shl.b64 	%rd10192, %rd10191, 2;
	add.s64 	%rd10193, %rd9, %rd10192;
	ld.f32 	%f1657, [%rd10193];
	cvt.u32.u16	%r10658, %rs1;
	cvt.u32.u16	%r10659, %rs28;
	mul.lo.s32 	%r10660, %r10658, %r10659;
	ld.u16 	%rs3034, [%SP+42];
	cvt.u32.u16	%r10661, %rs3034;
	mul.lo.s32 	%r10662, %r10661, 18;
	add.s32 	%r10663, %r10660, %r10662;
	cvt.u64.u16	%rd10194, %rs5;
	shl.b64 	%rd10195, %rd10194, 1;
	add.s64 	%rd10196, %rd10182, %rd10195;
	ld.u16 	%rs3035, [%rd10196];
	cvt.u32.u16	%r10664, %rs3035;
	add.s32 	%r10665, %r10663, %r10664;
	cvt.s64.s32	%rd10197, %r10665;
	shl.b64 	%rd10198, %rd10197, 2;
	add.s64 	%rd10199, %rd9, %rd10198;
	ld.f32 	%f1658, [%rd10199];
	cvt.u32.u16	%r10666, %rs1;
	cvt.u32.u16	%r10667, %rs28;
	mul.lo.s32 	%r10668, %r10666, %r10667;
	ld.u16 	%rs3036, [%SP+42];
	cvt.u32.u16	%r10669, %rs3036;
	mul.lo.s32 	%r10670, %r10669, 19;
	add.s32 	%r10671, %r10668, %r10670;
	cvt.u64.u16	%rd10200, %rs5;
	shl.b64 	%rd10201, %rd10200, 1;
	add.s64 	%rd10202, %rd10182, %rd10201;
	ld.u16 	%rs3037, [%rd10202];
	cvt.u32.u16	%r10672, %rs3037;
	add.s32 	%r10673, %r10671, %r10672;
	cvt.s64.s32	%rd10203, %r10673;
	shl.b64 	%rd10204, %rd10203, 2;
	add.s64 	%rd10205, %rd9, %rd10204;
	ld.f32 	%f1659, [%rd10205];
	cvt.u32.u16	%r10674, %rs1;
	cvt.u32.u16	%r10675, %rs28;
	mul.lo.s32 	%r10676, %r10674, %r10675;
	ld.u16 	%rs3038, [%SP+42];
	cvt.u32.u16	%r10677, %rs3038;
	mul.lo.s32 	%r10678, %r10677, 20;
	add.s32 	%r10679, %r10676, %r10678;
	cvt.u64.u16	%rd10206, %rs5;
	shl.b64 	%rd10207, %rd10206, 1;
	add.s64 	%rd10208, %rd10182, %rd10207;
	ld.u16 	%rs3039, [%rd10208];
	cvt.u32.u16	%r10680, %rs3039;
	add.s32 	%r10681, %r10679, %r10680;
	cvt.s64.s32	%rd10209, %r10681;
	shl.b64 	%rd10210, %rd10209, 2;
	add.s64 	%rd10211, %rd9, %rd10210;
	ld.f32 	%f1660, [%rd10211];
	cvt.u32.u16	%r10682, %rs1;
	cvt.u32.u16	%r10683, %rs28;
	mul.lo.s32 	%r10684, %r10682, %r10683;
	ld.u16 	%rs3040, [%SP+42];
	cvt.u32.u16	%r10685, %rs3040;
	mul.lo.s32 	%r10686, %r10685, 21;
	add.s32 	%r10687, %r10684, %r10686;
	cvt.u64.u16	%rd10212, %rs5;
	shl.b64 	%rd10213, %rd10212, 1;
	add.s64 	%rd10214, %rd10182, %rd10213;
	ld.u16 	%rs3041, [%rd10214];
	cvt.u32.u16	%r10688, %rs3041;
	add.s32 	%r10689, %r10687, %r10688;
	cvt.s64.s32	%rd10215, %r10689;
	shl.b64 	%rd10216, %rd10215, 2;
	add.s64 	%rd10217, %rd9, %rd10216;
	ld.f32 	%f1661, [%rd10217];
	cvt.u32.u16	%r10690, %rs1;
	cvt.u32.u16	%r10691, %rs28;
	mul.lo.s32 	%r10692, %r10690, %r10691;
	ld.u16 	%rs3042, [%SP+42];
	cvt.u32.u16	%r10693, %rs3042;
	mul.lo.s32 	%r10694, %r10693, 22;
	add.s32 	%r10695, %r10692, %r10694;
	cvt.u64.u16	%rd10218, %rs5;
	shl.b64 	%rd10219, %rd10218, 1;
	add.s64 	%rd10220, %rd10182, %rd10219;
	ld.u16 	%rs3043, [%rd10220];
	cvt.u32.u16	%r10696, %rs3043;
	add.s32 	%r10697, %r10695, %r10696;
	cvt.s64.s32	%rd10221, %r10697;
	shl.b64 	%rd10222, %rd10221, 2;
	add.s64 	%rd10223, %rd9, %rd10222;
	ld.f32 	%f1662, [%rd10223];
	cvt.u32.u16	%r10698, %rs1;
	cvt.u32.u16	%r10699, %rs28;
	mul.lo.s32 	%r10700, %r10698, %r10699;
	ld.u16 	%rs3044, [%SP+42];
	cvt.u32.u16	%r10701, %rs3044;
	mul.lo.s32 	%r10702, %r10701, 23;
	add.s32 	%r10703, %r10700, %r10702;
	cvt.u64.u16	%rd10224, %rs5;
	shl.b64 	%rd10225, %rd10224, 1;
	add.s64 	%rd10226, %rd10182, %rd10225;
	ld.u16 	%rs3045, [%rd10226];
	cvt.u32.u16	%r10704, %rs3045;
	add.s32 	%r10705, %r10703, %r10704;
	cvt.s64.s32	%rd10227, %r10705;
	shl.b64 	%rd10228, %rd10227, 2;
	add.s64 	%rd10229, %rd9, %rd10228;
	ld.f32 	%f1663, [%rd10229];
	cvt.u32.u16	%r10706, %rs1;
	cvt.u32.u16	%r10707, %rs28;
	mul.lo.s32 	%r10708, %r10706, %r10707;
	ld.u16 	%rs3046, [%SP+42];
	cvt.u32.u16	%r10709, %rs3046;
	mul.lo.s32 	%r10710, %r10709, 24;
	add.s32 	%r10711, %r10708, %r10710;
	cvt.u64.u16	%rd10230, %rs5;
	shl.b64 	%rd10231, %rd10230, 1;
	add.s64 	%rd10232, %rd10182, %rd10231;
	ld.u16 	%rs3047, [%rd10232];
	cvt.u32.u16	%r10712, %rs3047;
	add.s32 	%r10713, %r10711, %r10712;
	cvt.s64.s32	%rd10233, %r10713;
	shl.b64 	%rd10234, %rd10233, 2;
	add.s64 	%rd10235, %rd9, %rd10234;
	ld.f32 	%f1664, [%rd10235];
	cvt.u32.u16	%r10714, %rs1;
	cvt.u32.u16	%r10715, %rs28;
	mul.lo.s32 	%r10716, %r10714, %r10715;
	ld.u16 	%rs3048, [%SP+42];
	cvt.u32.u16	%r10717, %rs3048;
	mul.lo.s32 	%r10718, %r10717, 25;
	add.s32 	%r10719, %r10716, %r10718;
	cvt.u64.u16	%rd10236, %rs5;
	shl.b64 	%rd10237, %rd10236, 1;
	add.s64 	%rd10238, %rd10182, %rd10237;
	ld.u16 	%rs3049, [%rd10238];
	cvt.u32.u16	%r10720, %rs3049;
	add.s32 	%r10721, %r10719, %r10720;
	cvt.s64.s32	%rd10239, %r10721;
	shl.b64 	%rd10240, %rd10239, 2;
	add.s64 	%rd10241, %rd9, %rd10240;
	ld.f32 	%f1665, [%rd10241];
	cvt.u32.u16	%r10722, %rs1;
	cvt.u32.u16	%r10723, %rs28;
	mul.lo.s32 	%r10724, %r10722, %r10723;
	ld.u16 	%rs3050, [%SP+42];
	cvt.u32.u16	%r10725, %rs3050;
	mul.lo.s32 	%r10726, %r10725, 26;
	add.s32 	%r10727, %r10724, %r10726;
	cvt.u64.u16	%rd10242, %rs5;
	shl.b64 	%rd10243, %rd10242, 1;
	add.s64 	%rd10244, %rd10182, %rd10243;
	ld.u16 	%rs3051, [%rd10244];
	cvt.u32.u16	%r10728, %rs3051;
	add.s32 	%r10729, %r10727, %r10728;
	cvt.s64.s32	%rd10245, %r10729;
	shl.b64 	%rd10246, %rd10245, 2;
	add.s64 	%rd10247, %rd9, %rd10246;
	ld.f32 	%f1666, [%rd10247];
	cvt.u32.u16	%r10730, %rs1;
	cvt.u32.u16	%r10731, %rs28;
	mul.lo.s32 	%r10732, %r10730, %r10731;
	ld.u16 	%rs3052, [%SP+42];
	cvt.u32.u16	%r10733, %rs3052;
	mul.lo.s32 	%r10734, %r10733, 27;
	add.s32 	%r10735, %r10732, %r10734;
	cvt.u64.u16	%rd10248, %rs5;
	shl.b64 	%rd10249, %rd10248, 1;
	add.s64 	%rd10250, %rd10182, %rd10249;
	ld.u16 	%rs3053, [%rd10250];
	cvt.u32.u16	%r10736, %rs3053;
	add.s32 	%r10737, %r10735, %r10736;
	cvt.s64.s32	%rd10251, %r10737;
	shl.b64 	%rd10252, %rd10251, 2;
	add.s64 	%rd10253, %rd9, %rd10252;
	ld.f32 	%f1667, [%rd10253];
	// Callseq Start 279
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1924;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10178;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10179;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1656;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1657;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1658;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1659;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1660;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1661;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1662;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1663;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1664;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1665;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1666;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1667;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 279
tmp1534:

BB43_578:
	.loc	1 474 1
	cvt.u32.u16	%r10738, %rs6;
	ld.u16 	%rs3054, [%SP+16];
	cvt.u32.u16	%r10739, %rs3054;
	mul.lo.s32 	%r10740, %r10739, 0;
	add.s32 	%r10741, %r10738, %r10740;
	cvt.s64.s32	%rd10254, %r10741;
	shl.b64 	%rd10255, %rd10254, 1;
	mov.u64 	%rd10256, cBoolModel;
	cvta.const.u64 	%rd10257, %rd10256;
	add.s64 	%rd10258, %rd10257, %rd10255;
	ld.u16 	%rs3055, [%rd10258];
	setp.ne.s16	%p575, %rs3055, 0;
	not.pred 	%p576, %p575;
	@%p576 bra 	BB43_580;
	bra.uni 	BB43_579;

BB43_579:
	add.u64 	%rd10259, %SP, 460;
	.loc	1 474 1
tmp1535:
	add.s64 	%rd10260, %rd10259, 4;
	cvt.u32.u16	%r10742, %rs1;
	cvt.u32.u16	%r10743, %rs28;
	mul.lo.s32 	%r10744, %r10742, %r10743;
	ld.u16 	%rs3056, [%SP+42];
	cvt.u32.u16	%r10745, %rs3056;
	mul.lo.s32 	%r10746, %r10745, 0;
	add.s32 	%r10747, %r10744, %r10746;
	cvt.u64.u16	%rd10261, %rs6;
	mov.u64 	%rd10262, cSegToComp;
	cvta.const.u64 	%rd10263, %rd10262;
	shl.b64 	%rd10264, %rd10261, 1;
	add.s64 	%rd10265, %rd10263, %rd10264;
	ld.u16 	%rs3057, [%rd10265];
	cvt.u32.u16	%r10748, %rs3057;
	add.s32 	%r10749, %r10747, %r10748;
	cvt.s64.s32	%rd10266, %r10749;
	shl.b64 	%rd10267, %rd10266, 2;
	add.s64 	%rd10268, %rd9, %rd10267;
	ld.f32 	%f1668, [%rd10268];
	cvt.u32.u16	%r10750, %rs1;
	cvt.u32.u16	%r10751, %rs28;
	mul.lo.s32 	%r10752, %r10750, %r10751;
	ld.u16 	%rs3058, [%SP+42];
	cvt.u32.u16	%r10753, %rs3058;
	mul.lo.s32 	%r10754, %r10753, 1;
	add.s32 	%r10755, %r10752, %r10754;
	cvt.u64.u16	%rd10269, %rs6;
	shl.b64 	%rd10270, %rd10269, 1;
	add.s64 	%rd10271, %rd10263, %rd10270;
	ld.u16 	%rs3059, [%rd10271];
	cvt.u32.u16	%r10756, %rs3059;
	add.s32 	%r10757, %r10755, %r10756;
	cvt.s64.s32	%rd10272, %r10757;
	shl.b64 	%rd10273, %rd10272, 2;
	add.s64 	%rd10274, %rd9, %rd10273;
	ld.f32 	%f1669, [%rd10274];
	ld.f32 	%f1670, [%SP+492];
	add.s64 	%rd10275, %rd10259, 36;
	// Callseq Start 280
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10259;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10260;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1668;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1669;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1670;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10275;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 280
tmp1536:

BB43_580:
	.loc	1 474 1
	cvt.u32.u16	%r10758, %rs6;
	ld.u16 	%rs3060, [%SP+16];
	cvt.u32.u16	%r10759, %rs3060;
	mul.lo.s32 	%r10760, %r10759, 1;
	add.s32 	%r10761, %r10758, %r10760;
	cvt.s64.s32	%rd10276, %r10761;
	shl.b64 	%rd10277, %rd10276, 1;
	mov.u64 	%rd10278, cBoolModel;
	cvta.const.u64 	%rd10279, %rd10278;
	add.s64 	%rd10280, %rd10279, %rd10277;
	ld.u16 	%rs3061, [%rd10280];
	setp.ne.s16	%p577, %rs3061, 0;
	not.pred 	%p578, %p577;
	@%p578 bra 	BB43_582;
	bra.uni 	BB43_581;

BB43_581:
	add.u64 	%rd10281, %SP, 460;
	.loc	1 474 1
tmp1537:
	add.s64 	%rd10282, %rd10281, 8;
	ld.f32 	%f1671, [%SP+496];
	add.s64 	%rd10283, %rd10281, 32;
	// Callseq Start 281
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10282;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1671;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10283;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 281
tmp1538:

BB43_582:
	.loc	1 474 1
	cvt.u32.u16	%r10762, %rs6;
	ld.u16 	%rs3062, [%SP+16];
	cvt.u32.u16	%r10763, %rs3062;
	mul.lo.s32 	%r10764, %r10763, 2;
	add.s32 	%r10765, %r10762, %r10764;
	cvt.s64.s32	%rd10284, %r10765;
	shl.b64 	%rd10285, %rd10284, 1;
	mov.u64 	%rd10286, cBoolModel;
	cvta.const.u64 	%rd10287, %rd10286;
	add.s64 	%rd10288, %rd10287, %rd10285;
	ld.u16 	%rs3063, [%rd10288];
	setp.ne.s16	%p579, %rs3063, 0;
	not.pred 	%p580, %p579;
	@%p580 bra 	BB43_584;
	bra.uni 	BB43_583;

BB43_583:
	add.u64 	%rd10289, %SP, 460;
	.loc	1 474 1
tmp1539:
	add.s64 	%rd10290, %rd10289, 12;
	cvt.u32.u16	%r10766, %rs1;
	cvt.u32.u16	%r10767, %rs28;
	mul.lo.s32 	%r10768, %r10766, %r10767;
	ld.u16 	%rs3064, [%SP+42];
	cvt.u32.u16	%r10769, %rs3064;
	mul.lo.s32 	%r10770, %r10769, 2;
	add.s32 	%r10771, %r10768, %r10770;
	cvt.u64.u16	%rd10291, %rs6;
	mov.u64 	%rd10292, cSegToComp;
	cvta.const.u64 	%rd10293, %rd10292;
	shl.b64 	%rd10294, %rd10291, 1;
	add.s64 	%rd10295, %rd10293, %rd10294;
	ld.u16 	%rs3065, [%rd10295];
	cvt.u32.u16	%r10772, %rs3065;
	add.s32 	%r10773, %r10771, %r10772;
	cvt.s64.s32	%rd10296, %r10773;
	shl.b64 	%rd10297, %rd10296, 2;
	add.s64 	%rd10298, %rd9, %rd10297;
	ld.f32 	%f1672, [%rd10298];
	cvt.u32.u16	%r10774, %rs1;
	cvt.u32.u16	%r10775, %rs28;
	mul.lo.s32 	%r10776, %r10774, %r10775;
	ld.u16 	%rs3066, [%SP+42];
	cvt.u32.u16	%r10777, %rs3066;
	mul.lo.s32 	%r10778, %r10777, 3;
	add.s32 	%r10779, %r10776, %r10778;
	cvt.u64.u16	%rd10299, %rs6;
	shl.b64 	%rd10300, %rd10299, 1;
	add.s64 	%rd10301, %rd10293, %rd10300;
	ld.u16 	%rs3067, [%rd10301];
	cvt.u32.u16	%r10780, %rs3067;
	add.s32 	%r10781, %r10779, %r10780;
	cvt.s64.s32	%rd10302, %r10781;
	shl.b64 	%rd10303, %rd10302, 2;
	add.s64 	%rd10304, %rd9, %rd10303;
	ld.f32 	%f1673, [%rd10304];
	cvt.u32.u16	%r10782, %rs1;
	cvt.u32.u16	%r10783, %rs28;
	mul.lo.s32 	%r10784, %r10782, %r10783;
	ld.u16 	%rs3068, [%SP+42];
	cvt.u32.u16	%r10785, %rs3068;
	mul.lo.s32 	%r10786, %r10785, 4;
	add.s32 	%r10787, %r10784, %r10786;
	cvt.u64.u16	%rd10305, %rs6;
	shl.b64 	%rd10306, %rd10305, 1;
	add.s64 	%rd10307, %rd10293, %rd10306;
	ld.u16 	%rs3069, [%rd10307];
	cvt.u32.u16	%r10788, %rs3069;
	add.s32 	%r10789, %r10787, %r10788;
	cvt.s64.s32	%rd10308, %r10789;
	shl.b64 	%rd10309, %rd10308, 2;
	add.s64 	%rd10310, %rd9, %rd10309;
	ld.f32 	%f1674, [%rd10310];
	cvt.u32.u16	%r10790, %rs1;
	cvt.u32.u16	%r10791, %rs28;
	mul.lo.s32 	%r10792, %r10790, %r10791;
	ld.u16 	%rs3070, [%SP+42];
	cvt.u32.u16	%r10793, %rs3070;
	mul.lo.s32 	%r10794, %r10793, 5;
	add.s32 	%r10795, %r10792, %r10794;
	cvt.u64.u16	%rd10311, %rs6;
	shl.b64 	%rd10312, %rd10311, 1;
	add.s64 	%rd10313, %rd10293, %rd10312;
	ld.u16 	%rs3071, [%rd10313];
	cvt.u32.u16	%r10796, %rs3071;
	add.s32 	%r10797, %r10795, %r10796;
	cvt.s64.s32	%rd10314, %r10797;
	shl.b64 	%rd10315, %rd10314, 2;
	add.s64 	%rd10316, %rd9, %rd10315;
	ld.f32 	%f1675, [%rd10316];
	ld.f32 	%f1676, [%SP+492];
	// Callseq Start 282
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10290;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1672;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1673;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1674;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1675;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1676;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 282
tmp1540:

BB43_584:
	.loc	1 474 1
	cvt.u32.u16	%r10798, %rs6;
	ld.u16 	%rs3072, [%SP+16];
	cvt.u32.u16	%r10799, %rs3072;
	mul.lo.s32 	%r10800, %r10799, 3;
	add.s32 	%r10801, %r10798, %r10800;
	cvt.s64.s32	%rd10317, %r10801;
	shl.b64 	%rd10318, %rd10317, 1;
	mov.u64 	%rd10319, cBoolModel;
	cvta.const.u64 	%rd10320, %rd10319;
	add.s64 	%rd10321, %rd10320, %rd10318;
	ld.u16 	%rs3073, [%rd10321];
	setp.ne.s16	%p581, %rs3073, 0;
	not.pred 	%p582, %p581;
	@%p582 bra 	BB43_586;
	bra.uni 	BB43_585;

BB43_585:
	add.u64 	%rd10322, %SP, 460;
	.loc	1 474 1
tmp1541:
	add.s64 	%rd10323, %rd10322, 16;
	cvt.u32.u16	%r10802, %rs1;
	cvt.u32.u16	%r10803, %rs28;
	mul.lo.s32 	%r10804, %r10802, %r10803;
	ld.u16 	%rs3074, [%SP+42];
	cvt.u32.u16	%r10805, %rs3074;
	mul.lo.s32 	%r10806, %r10805, 6;
	add.s32 	%r10807, %r10804, %r10806;
	cvt.u64.u16	%rd10324, %rs6;
	mov.u64 	%rd10325, cSegToComp;
	cvta.const.u64 	%rd10326, %rd10325;
	shl.b64 	%rd10327, %rd10324, 1;
	add.s64 	%rd10328, %rd10326, %rd10327;
	ld.u16 	%rs3075, [%rd10328];
	cvt.u32.u16	%r10808, %rs3075;
	add.s32 	%r10809, %r10807, %r10808;
	cvt.s64.s32	%rd10329, %r10809;
	shl.b64 	%rd10330, %rd10329, 2;
	add.s64 	%rd10331, %rd9, %rd10330;
	ld.f32 	%f1677, [%rd10331];
	cvt.u32.u16	%r10810, %rs1;
	cvt.u32.u16	%r10811, %rs28;
	mul.lo.s32 	%r10812, %r10810, %r10811;
	ld.u16 	%rs3076, [%SP+42];
	cvt.u32.u16	%r10813, %rs3076;
	mul.lo.s32 	%r10814, %r10813, 7;
	add.s32 	%r10815, %r10812, %r10814;
	cvt.u64.u16	%rd10332, %rs6;
	shl.b64 	%rd10333, %rd10332, 1;
	add.s64 	%rd10334, %rd10326, %rd10333;
	ld.u16 	%rs3077, [%rd10334];
	cvt.u32.u16	%r10816, %rs3077;
	add.s32 	%r10817, %r10815, %r10816;
	cvt.s64.s32	%rd10335, %r10817;
	shl.b64 	%rd10336, %rd10335, 2;
	add.s64 	%rd10337, %rd9, %rd10336;
	ld.f32 	%f1678, [%rd10337];
	cvt.u32.u16	%r10818, %rs1;
	cvt.u32.u16	%r10819, %rs28;
	mul.lo.s32 	%r10820, %r10818, %r10819;
	ld.u16 	%rs3078, [%SP+42];
	cvt.u32.u16	%r10821, %rs3078;
	mul.lo.s32 	%r10822, %r10821, 8;
	add.s32 	%r10823, %r10820, %r10822;
	cvt.u64.u16	%rd10338, %rs6;
	shl.b64 	%rd10339, %rd10338, 1;
	add.s64 	%rd10340, %rd10326, %rd10339;
	ld.u16 	%rs3079, [%rd10340];
	cvt.u32.u16	%r10824, %rs3079;
	add.s32 	%r10825, %r10823, %r10824;
	cvt.s64.s32	%rd10341, %r10825;
	shl.b64 	%rd10342, %rd10341, 2;
	add.s64 	%rd10343, %rd9, %rd10342;
	ld.f32 	%f1679, [%rd10343];
	cvt.u32.u16	%r10826, %rs1;
	cvt.u32.u16	%r10827, %rs28;
	mul.lo.s32 	%r10828, %r10826, %r10827;
	ld.u16 	%rs3080, [%SP+42];
	cvt.u32.u16	%r10829, %rs3080;
	mul.lo.s32 	%r10830, %r10829, 9;
	add.s32 	%r10831, %r10828, %r10830;
	cvt.u64.u16	%rd10344, %rs6;
	shl.b64 	%rd10345, %rd10344, 1;
	add.s64 	%rd10346, %rd10326, %rd10345;
	ld.u16 	%rs3081, [%rd10346];
	cvt.u32.u16	%r10832, %rs3081;
	add.s32 	%r10833, %r10831, %r10832;
	cvt.s64.s32	%rd10347, %r10833;
	shl.b64 	%rd10348, %rd10347, 2;
	add.s64 	%rd10349, %rd9, %rd10348;
	ld.f32 	%f1680, [%rd10349];
	cvt.u32.u16	%r10834, %rs1;
	cvt.u32.u16	%r10835, %rs28;
	mul.lo.s32 	%r10836, %r10834, %r10835;
	ld.u16 	%rs3082, [%SP+42];
	cvt.u32.u16	%r10837, %rs3082;
	mul.lo.s32 	%r10838, %r10837, 10;
	add.s32 	%r10839, %r10836, %r10838;
	cvt.u64.u16	%rd10350, %rs6;
	shl.b64 	%rd10351, %rd10350, 1;
	add.s64 	%rd10352, %rd10326, %rd10351;
	ld.u16 	%rs3083, [%rd10352];
	cvt.u32.u16	%r10840, %rs3083;
	add.s32 	%r10841, %r10839, %r10840;
	cvt.s64.s32	%rd10353, %r10841;
	shl.b64 	%rd10354, %rd10353, 2;
	add.s64 	%rd10355, %rd9, %rd10354;
	ld.f32 	%f1681, [%rd10355];
	// Callseq Start 283
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10323;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1677;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1678;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1679;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1680;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1681;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 283
tmp1542:

BB43_586:
	.loc	1 474 1
	cvt.u32.u16	%r10842, %rs6;
	ld.u16 	%rs3084, [%SP+16];
	cvt.u32.u16	%r10843, %rs3084;
	mul.lo.s32 	%r10844, %r10843, 4;
	add.s32 	%r10845, %r10842, %r10844;
	cvt.s64.s32	%rd10356, %r10845;
	shl.b64 	%rd10357, %rd10356, 1;
	mov.u64 	%rd10358, cBoolModel;
	cvta.const.u64 	%rd10359, %rd10358;
	add.s64 	%rd10360, %rd10359, %rd10357;
	ld.u16 	%rs3085, [%rd10360];
	setp.ne.s16	%p583, %rs3085, 0;
	not.pred 	%p584, %p583;
	@%p584 bra 	BB43_588;
	bra.uni 	BB43_587;

BB43_587:
	add.u64 	%rd10361, %SP, 460;
	.loc	1 474 1
tmp1543:
	add.s64 	%rd10362, %rd10361, 20;
	cvt.u32.u16	%r10846, %rs1;
	cvt.u32.u16	%r10847, %rs28;
	mul.lo.s32 	%r10848, %r10846, %r10847;
	ld.u16 	%rs3086, [%SP+42];
	cvt.u32.u16	%r10849, %rs3086;
	mul.lo.s32 	%r10850, %r10849, 11;
	add.s32 	%r10851, %r10848, %r10850;
	cvt.u64.u16	%rd10363, %rs6;
	mov.u64 	%rd10364, cSegToComp;
	cvta.const.u64 	%rd10365, %rd10364;
	shl.b64 	%rd10366, %rd10363, 1;
	add.s64 	%rd10367, %rd10365, %rd10366;
	ld.u16 	%rs3087, [%rd10367];
	cvt.u32.u16	%r10852, %rs3087;
	add.s32 	%r10853, %r10851, %r10852;
	cvt.s64.s32	%rd10368, %r10853;
	shl.b64 	%rd10369, %rd10368, 2;
	add.s64 	%rd10370, %rd9, %rd10369;
	ld.f32 	%f1682, [%rd10370];
	cvt.u32.u16	%r10854, %rs1;
	cvt.u32.u16	%r10855, %rs28;
	mul.lo.s32 	%r10856, %r10854, %r10855;
	ld.u16 	%rs3088, [%SP+42];
	cvt.u32.u16	%r10857, %rs3088;
	mul.lo.s32 	%r10858, %r10857, 12;
	add.s32 	%r10859, %r10856, %r10858;
	cvt.u64.u16	%rd10371, %rs6;
	shl.b64 	%rd10372, %rd10371, 1;
	add.s64 	%rd10373, %rd10365, %rd10372;
	ld.u16 	%rs3089, [%rd10373];
	cvt.u32.u16	%r10860, %rs3089;
	add.s32 	%r10861, %r10859, %r10860;
	cvt.s64.s32	%rd10374, %r10861;
	shl.b64 	%rd10375, %rd10374, 2;
	add.s64 	%rd10376, %rd9, %rd10375;
	ld.f32 	%f1683, [%rd10376];
	cvt.u32.u16	%r10862, %rs1;
	cvt.u32.u16	%r10863, %rs28;
	mul.lo.s32 	%r10864, %r10862, %r10863;
	ld.u16 	%rs3090, [%SP+42];
	cvt.u32.u16	%r10865, %rs3090;
	mul.lo.s32 	%r10866, %r10865, 13;
	add.s32 	%r10867, %r10864, %r10866;
	cvt.u64.u16	%rd10377, %rs6;
	shl.b64 	%rd10378, %rd10377, 1;
	add.s64 	%rd10379, %rd10365, %rd10378;
	ld.u16 	%rs3091, [%rd10379];
	cvt.u32.u16	%r10868, %rs3091;
	add.s32 	%r10869, %r10867, %r10868;
	cvt.s64.s32	%rd10380, %r10869;
	shl.b64 	%rd10381, %rd10380, 2;
	add.s64 	%rd10382, %rd9, %rd10381;
	ld.f32 	%f1684, [%rd10382];
	cvt.u32.u16	%r10870, %rs1;
	cvt.u32.u16	%r10871, %rs28;
	mul.lo.s32 	%r10872, %r10870, %r10871;
	ld.u16 	%rs3092, [%SP+42];
	cvt.u32.u16	%r10873, %rs3092;
	mul.lo.s32 	%r10874, %r10873, 14;
	add.s32 	%r10875, %r10872, %r10874;
	cvt.u64.u16	%rd10383, %rs6;
	shl.b64 	%rd10384, %rd10383, 1;
	add.s64 	%rd10385, %rd10365, %rd10384;
	ld.u16 	%rs3093, [%rd10385];
	cvt.u32.u16	%r10876, %rs3093;
	add.s32 	%r10877, %r10875, %r10876;
	cvt.s64.s32	%rd10386, %r10877;
	shl.b64 	%rd10387, %rd10386, 2;
	add.s64 	%rd10388, %rd9, %rd10387;
	ld.f32 	%f1685, [%rd10388];
	cvt.u32.u16	%r10878, %rs1;
	cvt.u32.u16	%r10879, %rs28;
	mul.lo.s32 	%r10880, %r10878, %r10879;
	ld.u16 	%rs3094, [%SP+42];
	cvt.u32.u16	%r10881, %rs3094;
	mul.lo.s32 	%r10882, %r10881, 15;
	add.s32 	%r10883, %r10880, %r10882;
	cvt.u64.u16	%rd10389, %rs6;
	shl.b64 	%rd10390, %rd10389, 1;
	add.s64 	%rd10391, %rd10365, %rd10390;
	ld.u16 	%rs3095, [%rd10391];
	cvt.u32.u16	%r10884, %rs3095;
	add.s32 	%r10885, %r10883, %r10884;
	cvt.s64.s32	%rd10392, %r10885;
	shl.b64 	%rd10393, %rd10392, 2;
	add.s64 	%rd10394, %rd9, %rd10393;
	ld.f32 	%f1686, [%rd10394];
	// Callseq Start 284
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10362;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1682;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1683;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1684;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1685;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1686;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 284
tmp1544:

BB43_588:
	.loc	1 474 1
	cvt.u32.u16	%r10886, %rs6;
	ld.u16 	%rs3096, [%SP+16];
	cvt.u32.u16	%r10887, %rs3096;
	mul.lo.s32 	%r10888, %r10887, 5;
	add.s32 	%r10889, %r10886, %r10888;
	cvt.s64.s32	%rd10395, %r10889;
	shl.b64 	%rd10396, %rd10395, 1;
	mov.u64 	%rd10397, cBoolModel;
	cvta.const.u64 	%rd10398, %rd10397;
	add.s64 	%rd10399, %rd10398, %rd10396;
	ld.u16 	%rs3097, [%rd10399];
	setp.ne.s16	%p585, %rs3097, 0;
	not.pred 	%p586, %p585;
	@%p586 bra 	BB43_590;
	bra.uni 	BB43_589;

BB43_589:
	add.u64 	%rd10400, %SP, 460;
	.loc	1 474 1
tmp1545:
	add.s64 	%rd10401, %rd10400, 24;
	add.s64 	%rd10402, %rd10400, 28;
	cvt.u32.u16	%r10890, %rs1;
	cvt.u32.u16	%r10891, %rs28;
	mul.lo.s32 	%r10892, %r10890, %r10891;
	ld.u16 	%rs3098, [%SP+42];
	cvt.u32.u16	%r10893, %rs3098;
	mul.lo.s32 	%r10894, %r10893, 16;
	add.s32 	%r10895, %r10892, %r10894;
	cvt.u64.u16	%rd10403, %rs6;
	mov.u64 	%rd10404, cSegToComp;
	cvta.const.u64 	%rd10405, %rd10404;
	shl.b64 	%rd10406, %rd10403, 1;
	add.s64 	%rd10407, %rd10405, %rd10406;
	ld.u16 	%rs3099, [%rd10407];
	cvt.u32.u16	%r10896, %rs3099;
	add.s32 	%r10897, %r10895, %r10896;
	cvt.s64.s32	%rd10408, %r10897;
	shl.b64 	%rd10409, %rd10408, 2;
	add.s64 	%rd10410, %rd9, %rd10409;
	ld.f32 	%f1687, [%rd10410];
	cvt.u32.u16	%r10898, %rs1;
	cvt.u32.u16	%r10899, %rs28;
	mul.lo.s32 	%r10900, %r10898, %r10899;
	ld.u16 	%rs3100, [%SP+42];
	cvt.u32.u16	%r10901, %rs3100;
	mul.lo.s32 	%r10902, %r10901, 17;
	add.s32 	%r10903, %r10900, %r10902;
	cvt.u64.u16	%rd10411, %rs6;
	shl.b64 	%rd10412, %rd10411, 1;
	add.s64 	%rd10413, %rd10405, %rd10412;
	ld.u16 	%rs3101, [%rd10413];
	cvt.u32.u16	%r10904, %rs3101;
	add.s32 	%r10905, %r10903, %r10904;
	cvt.s64.s32	%rd10414, %r10905;
	shl.b64 	%rd10415, %rd10414, 2;
	add.s64 	%rd10416, %rd9, %rd10415;
	ld.f32 	%f1688, [%rd10416];
	cvt.u32.u16	%r10906, %rs1;
	cvt.u32.u16	%r10907, %rs28;
	mul.lo.s32 	%r10908, %r10906, %r10907;
	ld.u16 	%rs3102, [%SP+42];
	cvt.u32.u16	%r10909, %rs3102;
	mul.lo.s32 	%r10910, %r10909, 18;
	add.s32 	%r10911, %r10908, %r10910;
	cvt.u64.u16	%rd10417, %rs6;
	shl.b64 	%rd10418, %rd10417, 1;
	add.s64 	%rd10419, %rd10405, %rd10418;
	ld.u16 	%rs3103, [%rd10419];
	cvt.u32.u16	%r10912, %rs3103;
	add.s32 	%r10913, %r10911, %r10912;
	cvt.s64.s32	%rd10420, %r10913;
	shl.b64 	%rd10421, %rd10420, 2;
	add.s64 	%rd10422, %rd9, %rd10421;
	ld.f32 	%f1689, [%rd10422];
	cvt.u32.u16	%r10914, %rs1;
	cvt.u32.u16	%r10915, %rs28;
	mul.lo.s32 	%r10916, %r10914, %r10915;
	ld.u16 	%rs3104, [%SP+42];
	cvt.u32.u16	%r10917, %rs3104;
	mul.lo.s32 	%r10918, %r10917, 19;
	add.s32 	%r10919, %r10916, %r10918;
	cvt.u64.u16	%rd10423, %rs6;
	shl.b64 	%rd10424, %rd10423, 1;
	add.s64 	%rd10425, %rd10405, %rd10424;
	ld.u16 	%rs3105, [%rd10425];
	cvt.u32.u16	%r10920, %rs3105;
	add.s32 	%r10921, %r10919, %r10920;
	cvt.s64.s32	%rd10426, %r10921;
	shl.b64 	%rd10427, %rd10426, 2;
	add.s64 	%rd10428, %rd9, %rd10427;
	ld.f32 	%f1690, [%rd10428];
	cvt.u32.u16	%r10922, %rs1;
	cvt.u32.u16	%r10923, %rs28;
	mul.lo.s32 	%r10924, %r10922, %r10923;
	ld.u16 	%rs3106, [%SP+42];
	cvt.u32.u16	%r10925, %rs3106;
	mul.lo.s32 	%r10926, %r10925, 20;
	add.s32 	%r10927, %r10924, %r10926;
	cvt.u64.u16	%rd10429, %rs6;
	shl.b64 	%rd10430, %rd10429, 1;
	add.s64 	%rd10431, %rd10405, %rd10430;
	ld.u16 	%rs3107, [%rd10431];
	cvt.u32.u16	%r10928, %rs3107;
	add.s32 	%r10929, %r10927, %r10928;
	cvt.s64.s32	%rd10432, %r10929;
	shl.b64 	%rd10433, %rd10432, 2;
	add.s64 	%rd10434, %rd9, %rd10433;
	ld.f32 	%f1691, [%rd10434];
	cvt.u32.u16	%r10930, %rs1;
	cvt.u32.u16	%r10931, %rs28;
	mul.lo.s32 	%r10932, %r10930, %r10931;
	ld.u16 	%rs3108, [%SP+42];
	cvt.u32.u16	%r10933, %rs3108;
	mul.lo.s32 	%r10934, %r10933, 21;
	add.s32 	%r10935, %r10932, %r10934;
	cvt.u64.u16	%rd10435, %rs6;
	shl.b64 	%rd10436, %rd10435, 1;
	add.s64 	%rd10437, %rd10405, %rd10436;
	ld.u16 	%rs3109, [%rd10437];
	cvt.u32.u16	%r10936, %rs3109;
	add.s32 	%r10937, %r10935, %r10936;
	cvt.s64.s32	%rd10438, %r10937;
	shl.b64 	%rd10439, %rd10438, 2;
	add.s64 	%rd10440, %rd9, %rd10439;
	ld.f32 	%f1692, [%rd10440];
	cvt.u32.u16	%r10938, %rs1;
	cvt.u32.u16	%r10939, %rs28;
	mul.lo.s32 	%r10940, %r10938, %r10939;
	ld.u16 	%rs3110, [%SP+42];
	cvt.u32.u16	%r10941, %rs3110;
	mul.lo.s32 	%r10942, %r10941, 22;
	add.s32 	%r10943, %r10940, %r10942;
	cvt.u64.u16	%rd10441, %rs6;
	shl.b64 	%rd10442, %rd10441, 1;
	add.s64 	%rd10443, %rd10405, %rd10442;
	ld.u16 	%rs3111, [%rd10443];
	cvt.u32.u16	%r10944, %rs3111;
	add.s32 	%r10945, %r10943, %r10944;
	cvt.s64.s32	%rd10444, %r10945;
	shl.b64 	%rd10445, %rd10444, 2;
	add.s64 	%rd10446, %rd9, %rd10445;
	ld.f32 	%f1693, [%rd10446];
	cvt.u32.u16	%r10946, %rs1;
	cvt.u32.u16	%r10947, %rs28;
	mul.lo.s32 	%r10948, %r10946, %r10947;
	ld.u16 	%rs3112, [%SP+42];
	cvt.u32.u16	%r10949, %rs3112;
	mul.lo.s32 	%r10950, %r10949, 23;
	add.s32 	%r10951, %r10948, %r10950;
	cvt.u64.u16	%rd10447, %rs6;
	shl.b64 	%rd10448, %rd10447, 1;
	add.s64 	%rd10449, %rd10405, %rd10448;
	ld.u16 	%rs3113, [%rd10449];
	cvt.u32.u16	%r10952, %rs3113;
	add.s32 	%r10953, %r10951, %r10952;
	cvt.s64.s32	%rd10450, %r10953;
	shl.b64 	%rd10451, %rd10450, 2;
	add.s64 	%rd10452, %rd9, %rd10451;
	ld.f32 	%f1694, [%rd10452];
	cvt.u32.u16	%r10954, %rs1;
	cvt.u32.u16	%r10955, %rs28;
	mul.lo.s32 	%r10956, %r10954, %r10955;
	ld.u16 	%rs3114, [%SP+42];
	cvt.u32.u16	%r10957, %rs3114;
	mul.lo.s32 	%r10958, %r10957, 24;
	add.s32 	%r10959, %r10956, %r10958;
	cvt.u64.u16	%rd10453, %rs6;
	shl.b64 	%rd10454, %rd10453, 1;
	add.s64 	%rd10455, %rd10405, %rd10454;
	ld.u16 	%rs3115, [%rd10455];
	cvt.u32.u16	%r10960, %rs3115;
	add.s32 	%r10961, %r10959, %r10960;
	cvt.s64.s32	%rd10456, %r10961;
	shl.b64 	%rd10457, %rd10456, 2;
	add.s64 	%rd10458, %rd9, %rd10457;
	ld.f32 	%f1695, [%rd10458];
	cvt.u32.u16	%r10962, %rs1;
	cvt.u32.u16	%r10963, %rs28;
	mul.lo.s32 	%r10964, %r10962, %r10963;
	ld.u16 	%rs3116, [%SP+42];
	cvt.u32.u16	%r10965, %rs3116;
	mul.lo.s32 	%r10966, %r10965, 25;
	add.s32 	%r10967, %r10964, %r10966;
	cvt.u64.u16	%rd10459, %rs6;
	shl.b64 	%rd10460, %rd10459, 1;
	add.s64 	%rd10461, %rd10405, %rd10460;
	ld.u16 	%rs3117, [%rd10461];
	cvt.u32.u16	%r10968, %rs3117;
	add.s32 	%r10969, %r10967, %r10968;
	cvt.s64.s32	%rd10462, %r10969;
	shl.b64 	%rd10463, %rd10462, 2;
	add.s64 	%rd10464, %rd9, %rd10463;
	ld.f32 	%f1696, [%rd10464];
	cvt.u32.u16	%r10970, %rs1;
	cvt.u32.u16	%r10971, %rs28;
	mul.lo.s32 	%r10972, %r10970, %r10971;
	ld.u16 	%rs3118, [%SP+42];
	cvt.u32.u16	%r10973, %rs3118;
	mul.lo.s32 	%r10974, %r10973, 26;
	add.s32 	%r10975, %r10972, %r10974;
	cvt.u64.u16	%rd10465, %rs6;
	shl.b64 	%rd10466, %rd10465, 1;
	add.s64 	%rd10467, %rd10405, %rd10466;
	ld.u16 	%rs3119, [%rd10467];
	cvt.u32.u16	%r10976, %rs3119;
	add.s32 	%r10977, %r10975, %r10976;
	cvt.s64.s32	%rd10468, %r10977;
	shl.b64 	%rd10469, %rd10468, 2;
	add.s64 	%rd10470, %rd9, %rd10469;
	ld.f32 	%f1697, [%rd10470];
	cvt.u32.u16	%r10978, %rs1;
	cvt.u32.u16	%r10979, %rs28;
	mul.lo.s32 	%r10980, %r10978, %r10979;
	ld.u16 	%rs3120, [%SP+42];
	cvt.u32.u16	%r10981, %rs3120;
	mul.lo.s32 	%r10982, %r10981, 27;
	add.s32 	%r10983, %r10980, %r10982;
	cvt.u64.u16	%rd10471, %rs6;
	shl.b64 	%rd10472, %rd10471, 1;
	add.s64 	%rd10473, %rd10405, %rd10472;
	ld.u16 	%rs3121, [%rd10473];
	cvt.u32.u16	%r10984, %rs3121;
	add.s32 	%r10985, %r10983, %r10984;
	cvt.s64.s32	%rd10474, %r10985;
	shl.b64 	%rd10475, %rd10474, 2;
	add.s64 	%rd10476, %rd9, %rd10475;
	ld.f32 	%f1698, [%rd10476];
	// Callseq Start 285
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1926;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10401;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10402;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1687;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1688;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1689;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1690;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1691;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1692;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1693;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1694;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1695;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1696;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1697;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1698;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 285
tmp1546:

BB43_590:
	.loc	1 474 1
	cvt.u32.u16	%r10986, %rs7;
	ld.u16 	%rs3122, [%SP+16];
	cvt.u32.u16	%r10987, %rs3122;
	mul.lo.s32 	%r10988, %r10987, 0;
	add.s32 	%r10989, %r10986, %r10988;
	cvt.s64.s32	%rd10477, %r10989;
	shl.b64 	%rd10478, %rd10477, 1;
	mov.u64 	%rd10479, cBoolModel;
	cvta.const.u64 	%rd10480, %rd10479;
	add.s64 	%rd10481, %rd10480, %rd10478;
	ld.u16 	%rs3123, [%rd10481];
	setp.ne.s16	%p587, %rs3123, 0;
	not.pred 	%p588, %p587;
	@%p588 bra 	BB43_592;
	bra.uni 	BB43_591;

BB43_591:
	add.u64 	%rd10482, %SP, 500;
	.loc	1 474 1
tmp1547:
	add.s64 	%rd10483, %rd10482, 4;
	cvt.u32.u16	%r10990, %rs1;
	cvt.u32.u16	%r10991, %rs28;
	mul.lo.s32 	%r10992, %r10990, %r10991;
	ld.u16 	%rs3124, [%SP+42];
	cvt.u32.u16	%r10993, %rs3124;
	mul.lo.s32 	%r10994, %r10993, 0;
	add.s32 	%r10995, %r10992, %r10994;
	cvt.u64.u16	%rd10484, %rs7;
	mov.u64 	%rd10485, cSegToComp;
	cvta.const.u64 	%rd10486, %rd10485;
	shl.b64 	%rd10487, %rd10484, 1;
	add.s64 	%rd10488, %rd10486, %rd10487;
	ld.u16 	%rs3125, [%rd10488];
	cvt.u32.u16	%r10996, %rs3125;
	add.s32 	%r10997, %r10995, %r10996;
	cvt.s64.s32	%rd10489, %r10997;
	shl.b64 	%rd10490, %rd10489, 2;
	add.s64 	%rd10491, %rd9, %rd10490;
	ld.f32 	%f1699, [%rd10491];
	cvt.u32.u16	%r10998, %rs1;
	cvt.u32.u16	%r10999, %rs28;
	mul.lo.s32 	%r11000, %r10998, %r10999;
	ld.u16 	%rs3126, [%SP+42];
	cvt.u32.u16	%r11001, %rs3126;
	mul.lo.s32 	%r11002, %r11001, 1;
	add.s32 	%r11003, %r11000, %r11002;
	cvt.u64.u16	%rd10492, %rs7;
	shl.b64 	%rd10493, %rd10492, 1;
	add.s64 	%rd10494, %rd10486, %rd10493;
	ld.u16 	%rs3127, [%rd10494];
	cvt.u32.u16	%r11004, %rs3127;
	add.s32 	%r11005, %r11003, %r11004;
	cvt.s64.s32	%rd10495, %r11005;
	shl.b64 	%rd10496, %rd10495, 2;
	add.s64 	%rd10497, %rd9, %rd10496;
	ld.f32 	%f1700, [%rd10497];
	ld.f32 	%f1701, [%SP+532];
	add.s64 	%rd10498, %rd10482, 36;
	// Callseq Start 286
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10482;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10483;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1699;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1700;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1701;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10498;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 286
tmp1548:

BB43_592:
	.loc	1 474 1
	cvt.u32.u16	%r11006, %rs7;
	ld.u16 	%rs3128, [%SP+16];
	cvt.u32.u16	%r11007, %rs3128;
	mul.lo.s32 	%r11008, %r11007, 1;
	add.s32 	%r11009, %r11006, %r11008;
	cvt.s64.s32	%rd10499, %r11009;
	shl.b64 	%rd10500, %rd10499, 1;
	mov.u64 	%rd10501, cBoolModel;
	cvta.const.u64 	%rd10502, %rd10501;
	add.s64 	%rd10503, %rd10502, %rd10500;
	ld.u16 	%rs3129, [%rd10503];
	setp.ne.s16	%p589, %rs3129, 0;
	not.pred 	%p590, %p589;
	@%p590 bra 	BB43_594;
	bra.uni 	BB43_593;

BB43_593:
	add.u64 	%rd10504, %SP, 500;
	.loc	1 474 1
tmp1549:
	add.s64 	%rd10505, %rd10504, 8;
	ld.f32 	%f1702, [%SP+536];
	add.s64 	%rd10506, %rd10504, 32;
	// Callseq Start 287
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10505;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1702;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10506;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 287
tmp1550:

BB43_594:
	.loc	1 474 1
	cvt.u32.u16	%r11010, %rs7;
	ld.u16 	%rs3130, [%SP+16];
	cvt.u32.u16	%r11011, %rs3130;
	mul.lo.s32 	%r11012, %r11011, 2;
	add.s32 	%r11013, %r11010, %r11012;
	cvt.s64.s32	%rd10507, %r11013;
	shl.b64 	%rd10508, %rd10507, 1;
	mov.u64 	%rd10509, cBoolModel;
	cvta.const.u64 	%rd10510, %rd10509;
	add.s64 	%rd10511, %rd10510, %rd10508;
	ld.u16 	%rs3131, [%rd10511];
	setp.ne.s16	%p591, %rs3131, 0;
	not.pred 	%p592, %p591;
	@%p592 bra 	BB43_596;
	bra.uni 	BB43_595;

BB43_595:
	add.u64 	%rd10512, %SP, 500;
	.loc	1 474 1
tmp1551:
	add.s64 	%rd10513, %rd10512, 12;
	cvt.u32.u16	%r11014, %rs1;
	cvt.u32.u16	%r11015, %rs28;
	mul.lo.s32 	%r11016, %r11014, %r11015;
	ld.u16 	%rs3132, [%SP+42];
	cvt.u32.u16	%r11017, %rs3132;
	mul.lo.s32 	%r11018, %r11017, 2;
	add.s32 	%r11019, %r11016, %r11018;
	cvt.u64.u16	%rd10514, %rs7;
	mov.u64 	%rd10515, cSegToComp;
	cvta.const.u64 	%rd10516, %rd10515;
	shl.b64 	%rd10517, %rd10514, 1;
	add.s64 	%rd10518, %rd10516, %rd10517;
	ld.u16 	%rs3133, [%rd10518];
	cvt.u32.u16	%r11020, %rs3133;
	add.s32 	%r11021, %r11019, %r11020;
	cvt.s64.s32	%rd10519, %r11021;
	shl.b64 	%rd10520, %rd10519, 2;
	add.s64 	%rd10521, %rd9, %rd10520;
	ld.f32 	%f1703, [%rd10521];
	cvt.u32.u16	%r11022, %rs1;
	cvt.u32.u16	%r11023, %rs28;
	mul.lo.s32 	%r11024, %r11022, %r11023;
	ld.u16 	%rs3134, [%SP+42];
	cvt.u32.u16	%r11025, %rs3134;
	mul.lo.s32 	%r11026, %r11025, 3;
	add.s32 	%r11027, %r11024, %r11026;
	cvt.u64.u16	%rd10522, %rs7;
	shl.b64 	%rd10523, %rd10522, 1;
	add.s64 	%rd10524, %rd10516, %rd10523;
	ld.u16 	%rs3135, [%rd10524];
	cvt.u32.u16	%r11028, %rs3135;
	add.s32 	%r11029, %r11027, %r11028;
	cvt.s64.s32	%rd10525, %r11029;
	shl.b64 	%rd10526, %rd10525, 2;
	add.s64 	%rd10527, %rd9, %rd10526;
	ld.f32 	%f1704, [%rd10527];
	cvt.u32.u16	%r11030, %rs1;
	cvt.u32.u16	%r11031, %rs28;
	mul.lo.s32 	%r11032, %r11030, %r11031;
	ld.u16 	%rs3136, [%SP+42];
	cvt.u32.u16	%r11033, %rs3136;
	mul.lo.s32 	%r11034, %r11033, 4;
	add.s32 	%r11035, %r11032, %r11034;
	cvt.u64.u16	%rd10528, %rs7;
	shl.b64 	%rd10529, %rd10528, 1;
	add.s64 	%rd10530, %rd10516, %rd10529;
	ld.u16 	%rs3137, [%rd10530];
	cvt.u32.u16	%r11036, %rs3137;
	add.s32 	%r11037, %r11035, %r11036;
	cvt.s64.s32	%rd10531, %r11037;
	shl.b64 	%rd10532, %rd10531, 2;
	add.s64 	%rd10533, %rd9, %rd10532;
	ld.f32 	%f1705, [%rd10533];
	cvt.u32.u16	%r11038, %rs1;
	cvt.u32.u16	%r11039, %rs28;
	mul.lo.s32 	%r11040, %r11038, %r11039;
	ld.u16 	%rs3138, [%SP+42];
	cvt.u32.u16	%r11041, %rs3138;
	mul.lo.s32 	%r11042, %r11041, 5;
	add.s32 	%r11043, %r11040, %r11042;
	cvt.u64.u16	%rd10534, %rs7;
	shl.b64 	%rd10535, %rd10534, 1;
	add.s64 	%rd10536, %rd10516, %rd10535;
	ld.u16 	%rs3139, [%rd10536];
	cvt.u32.u16	%r11044, %rs3139;
	add.s32 	%r11045, %r11043, %r11044;
	cvt.s64.s32	%rd10537, %r11045;
	shl.b64 	%rd10538, %rd10537, 2;
	add.s64 	%rd10539, %rd9, %rd10538;
	ld.f32 	%f1706, [%rd10539];
	ld.f32 	%f1707, [%SP+532];
	// Callseq Start 288
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10513;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1703;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1704;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1705;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1706;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1707;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 288
tmp1552:

BB43_596:
	.loc	1 474 1
	cvt.u32.u16	%r11046, %rs7;
	ld.u16 	%rs3140, [%SP+16];
	cvt.u32.u16	%r11047, %rs3140;
	mul.lo.s32 	%r11048, %r11047, 3;
	add.s32 	%r11049, %r11046, %r11048;
	cvt.s64.s32	%rd10540, %r11049;
	shl.b64 	%rd10541, %rd10540, 1;
	mov.u64 	%rd10542, cBoolModel;
	cvta.const.u64 	%rd10543, %rd10542;
	add.s64 	%rd10544, %rd10543, %rd10541;
	ld.u16 	%rs3141, [%rd10544];
	setp.ne.s16	%p593, %rs3141, 0;
	not.pred 	%p594, %p593;
	@%p594 bra 	BB43_598;
	bra.uni 	BB43_597;

BB43_597:
	add.u64 	%rd10545, %SP, 500;
	.loc	1 474 1
tmp1553:
	add.s64 	%rd10546, %rd10545, 16;
	cvt.u32.u16	%r11050, %rs1;
	cvt.u32.u16	%r11051, %rs28;
	mul.lo.s32 	%r11052, %r11050, %r11051;
	ld.u16 	%rs3142, [%SP+42];
	cvt.u32.u16	%r11053, %rs3142;
	mul.lo.s32 	%r11054, %r11053, 6;
	add.s32 	%r11055, %r11052, %r11054;
	cvt.u64.u16	%rd10547, %rs7;
	mov.u64 	%rd10548, cSegToComp;
	cvta.const.u64 	%rd10549, %rd10548;
	shl.b64 	%rd10550, %rd10547, 1;
	add.s64 	%rd10551, %rd10549, %rd10550;
	ld.u16 	%rs3143, [%rd10551];
	cvt.u32.u16	%r11056, %rs3143;
	add.s32 	%r11057, %r11055, %r11056;
	cvt.s64.s32	%rd10552, %r11057;
	shl.b64 	%rd10553, %rd10552, 2;
	add.s64 	%rd10554, %rd9, %rd10553;
	ld.f32 	%f1708, [%rd10554];
	cvt.u32.u16	%r11058, %rs1;
	cvt.u32.u16	%r11059, %rs28;
	mul.lo.s32 	%r11060, %r11058, %r11059;
	ld.u16 	%rs3144, [%SP+42];
	cvt.u32.u16	%r11061, %rs3144;
	mul.lo.s32 	%r11062, %r11061, 7;
	add.s32 	%r11063, %r11060, %r11062;
	cvt.u64.u16	%rd10555, %rs7;
	shl.b64 	%rd10556, %rd10555, 1;
	add.s64 	%rd10557, %rd10549, %rd10556;
	ld.u16 	%rs3145, [%rd10557];
	cvt.u32.u16	%r11064, %rs3145;
	add.s32 	%r11065, %r11063, %r11064;
	cvt.s64.s32	%rd10558, %r11065;
	shl.b64 	%rd10559, %rd10558, 2;
	add.s64 	%rd10560, %rd9, %rd10559;
	ld.f32 	%f1709, [%rd10560];
	cvt.u32.u16	%r11066, %rs1;
	cvt.u32.u16	%r11067, %rs28;
	mul.lo.s32 	%r11068, %r11066, %r11067;
	ld.u16 	%rs3146, [%SP+42];
	cvt.u32.u16	%r11069, %rs3146;
	mul.lo.s32 	%r11070, %r11069, 8;
	add.s32 	%r11071, %r11068, %r11070;
	cvt.u64.u16	%rd10561, %rs7;
	shl.b64 	%rd10562, %rd10561, 1;
	add.s64 	%rd10563, %rd10549, %rd10562;
	ld.u16 	%rs3147, [%rd10563];
	cvt.u32.u16	%r11072, %rs3147;
	add.s32 	%r11073, %r11071, %r11072;
	cvt.s64.s32	%rd10564, %r11073;
	shl.b64 	%rd10565, %rd10564, 2;
	add.s64 	%rd10566, %rd9, %rd10565;
	ld.f32 	%f1710, [%rd10566];
	cvt.u32.u16	%r11074, %rs1;
	cvt.u32.u16	%r11075, %rs28;
	mul.lo.s32 	%r11076, %r11074, %r11075;
	ld.u16 	%rs3148, [%SP+42];
	cvt.u32.u16	%r11077, %rs3148;
	mul.lo.s32 	%r11078, %r11077, 9;
	add.s32 	%r11079, %r11076, %r11078;
	cvt.u64.u16	%rd10567, %rs7;
	shl.b64 	%rd10568, %rd10567, 1;
	add.s64 	%rd10569, %rd10549, %rd10568;
	ld.u16 	%rs3149, [%rd10569];
	cvt.u32.u16	%r11080, %rs3149;
	add.s32 	%r11081, %r11079, %r11080;
	cvt.s64.s32	%rd10570, %r11081;
	shl.b64 	%rd10571, %rd10570, 2;
	add.s64 	%rd10572, %rd9, %rd10571;
	ld.f32 	%f1711, [%rd10572];
	cvt.u32.u16	%r11082, %rs1;
	cvt.u32.u16	%r11083, %rs28;
	mul.lo.s32 	%r11084, %r11082, %r11083;
	ld.u16 	%rs3150, [%SP+42];
	cvt.u32.u16	%r11085, %rs3150;
	mul.lo.s32 	%r11086, %r11085, 10;
	add.s32 	%r11087, %r11084, %r11086;
	cvt.u64.u16	%rd10573, %rs7;
	shl.b64 	%rd10574, %rd10573, 1;
	add.s64 	%rd10575, %rd10549, %rd10574;
	ld.u16 	%rs3151, [%rd10575];
	cvt.u32.u16	%r11088, %rs3151;
	add.s32 	%r11089, %r11087, %r11088;
	cvt.s64.s32	%rd10576, %r11089;
	shl.b64 	%rd10577, %rd10576, 2;
	add.s64 	%rd10578, %rd9, %rd10577;
	ld.f32 	%f1712, [%rd10578];
	// Callseq Start 289
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10546;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1708;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1709;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1710;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1711;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1712;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 289
tmp1554:

BB43_598:
	.loc	1 474 1
	cvt.u32.u16	%r11090, %rs7;
	ld.u16 	%rs3152, [%SP+16];
	cvt.u32.u16	%r11091, %rs3152;
	mul.lo.s32 	%r11092, %r11091, 4;
	add.s32 	%r11093, %r11090, %r11092;
	cvt.s64.s32	%rd10579, %r11093;
	shl.b64 	%rd10580, %rd10579, 1;
	mov.u64 	%rd10581, cBoolModel;
	cvta.const.u64 	%rd10582, %rd10581;
	add.s64 	%rd10583, %rd10582, %rd10580;
	ld.u16 	%rs3153, [%rd10583];
	setp.ne.s16	%p595, %rs3153, 0;
	not.pred 	%p596, %p595;
	@%p596 bra 	BB43_600;
	bra.uni 	BB43_599;

BB43_599:
	add.u64 	%rd10584, %SP, 500;
	.loc	1 474 1
tmp1555:
	add.s64 	%rd10585, %rd10584, 20;
	cvt.u32.u16	%r11094, %rs1;
	cvt.u32.u16	%r11095, %rs28;
	mul.lo.s32 	%r11096, %r11094, %r11095;
	ld.u16 	%rs3154, [%SP+42];
	cvt.u32.u16	%r11097, %rs3154;
	mul.lo.s32 	%r11098, %r11097, 11;
	add.s32 	%r11099, %r11096, %r11098;
	cvt.u64.u16	%rd10586, %rs7;
	mov.u64 	%rd10587, cSegToComp;
	cvta.const.u64 	%rd10588, %rd10587;
	shl.b64 	%rd10589, %rd10586, 1;
	add.s64 	%rd10590, %rd10588, %rd10589;
	ld.u16 	%rs3155, [%rd10590];
	cvt.u32.u16	%r11100, %rs3155;
	add.s32 	%r11101, %r11099, %r11100;
	cvt.s64.s32	%rd10591, %r11101;
	shl.b64 	%rd10592, %rd10591, 2;
	add.s64 	%rd10593, %rd9, %rd10592;
	ld.f32 	%f1713, [%rd10593];
	cvt.u32.u16	%r11102, %rs1;
	cvt.u32.u16	%r11103, %rs28;
	mul.lo.s32 	%r11104, %r11102, %r11103;
	ld.u16 	%rs3156, [%SP+42];
	cvt.u32.u16	%r11105, %rs3156;
	mul.lo.s32 	%r11106, %r11105, 12;
	add.s32 	%r11107, %r11104, %r11106;
	cvt.u64.u16	%rd10594, %rs7;
	shl.b64 	%rd10595, %rd10594, 1;
	add.s64 	%rd10596, %rd10588, %rd10595;
	ld.u16 	%rs3157, [%rd10596];
	cvt.u32.u16	%r11108, %rs3157;
	add.s32 	%r11109, %r11107, %r11108;
	cvt.s64.s32	%rd10597, %r11109;
	shl.b64 	%rd10598, %rd10597, 2;
	add.s64 	%rd10599, %rd9, %rd10598;
	ld.f32 	%f1714, [%rd10599];
	cvt.u32.u16	%r11110, %rs1;
	cvt.u32.u16	%r11111, %rs28;
	mul.lo.s32 	%r11112, %r11110, %r11111;
	ld.u16 	%rs3158, [%SP+42];
	cvt.u32.u16	%r11113, %rs3158;
	mul.lo.s32 	%r11114, %r11113, 13;
	add.s32 	%r11115, %r11112, %r11114;
	cvt.u64.u16	%rd10600, %rs7;
	shl.b64 	%rd10601, %rd10600, 1;
	add.s64 	%rd10602, %rd10588, %rd10601;
	ld.u16 	%rs3159, [%rd10602];
	cvt.u32.u16	%r11116, %rs3159;
	add.s32 	%r11117, %r11115, %r11116;
	cvt.s64.s32	%rd10603, %r11117;
	shl.b64 	%rd10604, %rd10603, 2;
	add.s64 	%rd10605, %rd9, %rd10604;
	ld.f32 	%f1715, [%rd10605];
	cvt.u32.u16	%r11118, %rs1;
	cvt.u32.u16	%r11119, %rs28;
	mul.lo.s32 	%r11120, %r11118, %r11119;
	ld.u16 	%rs3160, [%SP+42];
	cvt.u32.u16	%r11121, %rs3160;
	mul.lo.s32 	%r11122, %r11121, 14;
	add.s32 	%r11123, %r11120, %r11122;
	cvt.u64.u16	%rd10606, %rs7;
	shl.b64 	%rd10607, %rd10606, 1;
	add.s64 	%rd10608, %rd10588, %rd10607;
	ld.u16 	%rs3161, [%rd10608];
	cvt.u32.u16	%r11124, %rs3161;
	add.s32 	%r11125, %r11123, %r11124;
	cvt.s64.s32	%rd10609, %r11125;
	shl.b64 	%rd10610, %rd10609, 2;
	add.s64 	%rd10611, %rd9, %rd10610;
	ld.f32 	%f1716, [%rd10611];
	cvt.u32.u16	%r11126, %rs1;
	cvt.u32.u16	%r11127, %rs28;
	mul.lo.s32 	%r11128, %r11126, %r11127;
	ld.u16 	%rs3162, [%SP+42];
	cvt.u32.u16	%r11129, %rs3162;
	mul.lo.s32 	%r11130, %r11129, 15;
	add.s32 	%r11131, %r11128, %r11130;
	cvt.u64.u16	%rd10612, %rs7;
	shl.b64 	%rd10613, %rd10612, 1;
	add.s64 	%rd10614, %rd10588, %rd10613;
	ld.u16 	%rs3163, [%rd10614];
	cvt.u32.u16	%r11132, %rs3163;
	add.s32 	%r11133, %r11131, %r11132;
	cvt.s64.s32	%rd10615, %r11133;
	shl.b64 	%rd10616, %rd10615, 2;
	add.s64 	%rd10617, %rd9, %rd10616;
	ld.f32 	%f1717, [%rd10617];
	// Callseq Start 290
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10585;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1713;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1714;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1715;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1716;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1717;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 290
tmp1556:

BB43_600:
	.loc	1 474 1
	cvt.u32.u16	%r11134, %rs7;
	ld.u16 	%rs3164, [%SP+16];
	cvt.u32.u16	%r11135, %rs3164;
	mul.lo.s32 	%r11136, %r11135, 5;
	add.s32 	%r11137, %r11134, %r11136;
	cvt.s64.s32	%rd10618, %r11137;
	shl.b64 	%rd10619, %rd10618, 1;
	mov.u64 	%rd10620, cBoolModel;
	cvta.const.u64 	%rd10621, %rd10620;
	add.s64 	%rd10622, %rd10621, %rd10619;
	ld.u16 	%rs3165, [%rd10622];
	setp.ne.s16	%p597, %rs3165, 0;
	not.pred 	%p598, %p597;
	@%p598 bra 	BB43_602;
	bra.uni 	BB43_601;

BB43_601:
	add.u64 	%rd10623, %SP, 500;
	.loc	1 474 1
tmp1557:
	add.s64 	%rd10624, %rd10623, 24;
	add.s64 	%rd10625, %rd10623, 28;
	cvt.u32.u16	%r11138, %rs1;
	cvt.u32.u16	%r11139, %rs28;
	mul.lo.s32 	%r11140, %r11138, %r11139;
	ld.u16 	%rs3166, [%SP+42];
	cvt.u32.u16	%r11141, %rs3166;
	mul.lo.s32 	%r11142, %r11141, 16;
	add.s32 	%r11143, %r11140, %r11142;
	cvt.u64.u16	%rd10626, %rs7;
	mov.u64 	%rd10627, cSegToComp;
	cvta.const.u64 	%rd10628, %rd10627;
	shl.b64 	%rd10629, %rd10626, 1;
	add.s64 	%rd10630, %rd10628, %rd10629;
	ld.u16 	%rs3167, [%rd10630];
	cvt.u32.u16	%r11144, %rs3167;
	add.s32 	%r11145, %r11143, %r11144;
	cvt.s64.s32	%rd10631, %r11145;
	shl.b64 	%rd10632, %rd10631, 2;
	add.s64 	%rd10633, %rd9, %rd10632;
	ld.f32 	%f1718, [%rd10633];
	cvt.u32.u16	%r11146, %rs1;
	cvt.u32.u16	%r11147, %rs28;
	mul.lo.s32 	%r11148, %r11146, %r11147;
	ld.u16 	%rs3168, [%SP+42];
	cvt.u32.u16	%r11149, %rs3168;
	mul.lo.s32 	%r11150, %r11149, 17;
	add.s32 	%r11151, %r11148, %r11150;
	cvt.u64.u16	%rd10634, %rs7;
	shl.b64 	%rd10635, %rd10634, 1;
	add.s64 	%rd10636, %rd10628, %rd10635;
	ld.u16 	%rs3169, [%rd10636];
	cvt.u32.u16	%r11152, %rs3169;
	add.s32 	%r11153, %r11151, %r11152;
	cvt.s64.s32	%rd10637, %r11153;
	shl.b64 	%rd10638, %rd10637, 2;
	add.s64 	%rd10639, %rd9, %rd10638;
	ld.f32 	%f1719, [%rd10639];
	cvt.u32.u16	%r11154, %rs1;
	cvt.u32.u16	%r11155, %rs28;
	mul.lo.s32 	%r11156, %r11154, %r11155;
	ld.u16 	%rs3170, [%SP+42];
	cvt.u32.u16	%r11157, %rs3170;
	mul.lo.s32 	%r11158, %r11157, 18;
	add.s32 	%r11159, %r11156, %r11158;
	cvt.u64.u16	%rd10640, %rs7;
	shl.b64 	%rd10641, %rd10640, 1;
	add.s64 	%rd10642, %rd10628, %rd10641;
	ld.u16 	%rs3171, [%rd10642];
	cvt.u32.u16	%r11160, %rs3171;
	add.s32 	%r11161, %r11159, %r11160;
	cvt.s64.s32	%rd10643, %r11161;
	shl.b64 	%rd10644, %rd10643, 2;
	add.s64 	%rd10645, %rd9, %rd10644;
	ld.f32 	%f1720, [%rd10645];
	cvt.u32.u16	%r11162, %rs1;
	cvt.u32.u16	%r11163, %rs28;
	mul.lo.s32 	%r11164, %r11162, %r11163;
	ld.u16 	%rs3172, [%SP+42];
	cvt.u32.u16	%r11165, %rs3172;
	mul.lo.s32 	%r11166, %r11165, 19;
	add.s32 	%r11167, %r11164, %r11166;
	cvt.u64.u16	%rd10646, %rs7;
	shl.b64 	%rd10647, %rd10646, 1;
	add.s64 	%rd10648, %rd10628, %rd10647;
	ld.u16 	%rs3173, [%rd10648];
	cvt.u32.u16	%r11168, %rs3173;
	add.s32 	%r11169, %r11167, %r11168;
	cvt.s64.s32	%rd10649, %r11169;
	shl.b64 	%rd10650, %rd10649, 2;
	add.s64 	%rd10651, %rd9, %rd10650;
	ld.f32 	%f1721, [%rd10651];
	cvt.u32.u16	%r11170, %rs1;
	cvt.u32.u16	%r11171, %rs28;
	mul.lo.s32 	%r11172, %r11170, %r11171;
	ld.u16 	%rs3174, [%SP+42];
	cvt.u32.u16	%r11173, %rs3174;
	mul.lo.s32 	%r11174, %r11173, 20;
	add.s32 	%r11175, %r11172, %r11174;
	cvt.u64.u16	%rd10652, %rs7;
	shl.b64 	%rd10653, %rd10652, 1;
	add.s64 	%rd10654, %rd10628, %rd10653;
	ld.u16 	%rs3175, [%rd10654];
	cvt.u32.u16	%r11176, %rs3175;
	add.s32 	%r11177, %r11175, %r11176;
	cvt.s64.s32	%rd10655, %r11177;
	shl.b64 	%rd10656, %rd10655, 2;
	add.s64 	%rd10657, %rd9, %rd10656;
	ld.f32 	%f1722, [%rd10657];
	cvt.u32.u16	%r11178, %rs1;
	cvt.u32.u16	%r11179, %rs28;
	mul.lo.s32 	%r11180, %r11178, %r11179;
	ld.u16 	%rs3176, [%SP+42];
	cvt.u32.u16	%r11181, %rs3176;
	mul.lo.s32 	%r11182, %r11181, 21;
	add.s32 	%r11183, %r11180, %r11182;
	cvt.u64.u16	%rd10658, %rs7;
	shl.b64 	%rd10659, %rd10658, 1;
	add.s64 	%rd10660, %rd10628, %rd10659;
	ld.u16 	%rs3177, [%rd10660];
	cvt.u32.u16	%r11184, %rs3177;
	add.s32 	%r11185, %r11183, %r11184;
	cvt.s64.s32	%rd10661, %r11185;
	shl.b64 	%rd10662, %rd10661, 2;
	add.s64 	%rd10663, %rd9, %rd10662;
	ld.f32 	%f1723, [%rd10663];
	cvt.u32.u16	%r11186, %rs1;
	cvt.u32.u16	%r11187, %rs28;
	mul.lo.s32 	%r11188, %r11186, %r11187;
	ld.u16 	%rs3178, [%SP+42];
	cvt.u32.u16	%r11189, %rs3178;
	mul.lo.s32 	%r11190, %r11189, 22;
	add.s32 	%r11191, %r11188, %r11190;
	cvt.u64.u16	%rd10664, %rs7;
	shl.b64 	%rd10665, %rd10664, 1;
	add.s64 	%rd10666, %rd10628, %rd10665;
	ld.u16 	%rs3179, [%rd10666];
	cvt.u32.u16	%r11192, %rs3179;
	add.s32 	%r11193, %r11191, %r11192;
	cvt.s64.s32	%rd10667, %r11193;
	shl.b64 	%rd10668, %rd10667, 2;
	add.s64 	%rd10669, %rd9, %rd10668;
	ld.f32 	%f1724, [%rd10669];
	cvt.u32.u16	%r11194, %rs1;
	cvt.u32.u16	%r11195, %rs28;
	mul.lo.s32 	%r11196, %r11194, %r11195;
	ld.u16 	%rs3180, [%SP+42];
	cvt.u32.u16	%r11197, %rs3180;
	mul.lo.s32 	%r11198, %r11197, 23;
	add.s32 	%r11199, %r11196, %r11198;
	cvt.u64.u16	%rd10670, %rs7;
	shl.b64 	%rd10671, %rd10670, 1;
	add.s64 	%rd10672, %rd10628, %rd10671;
	ld.u16 	%rs3181, [%rd10672];
	cvt.u32.u16	%r11200, %rs3181;
	add.s32 	%r11201, %r11199, %r11200;
	cvt.s64.s32	%rd10673, %r11201;
	shl.b64 	%rd10674, %rd10673, 2;
	add.s64 	%rd10675, %rd9, %rd10674;
	ld.f32 	%f1725, [%rd10675];
	cvt.u32.u16	%r11202, %rs1;
	cvt.u32.u16	%r11203, %rs28;
	mul.lo.s32 	%r11204, %r11202, %r11203;
	ld.u16 	%rs3182, [%SP+42];
	cvt.u32.u16	%r11205, %rs3182;
	mul.lo.s32 	%r11206, %r11205, 24;
	add.s32 	%r11207, %r11204, %r11206;
	cvt.u64.u16	%rd10676, %rs7;
	shl.b64 	%rd10677, %rd10676, 1;
	add.s64 	%rd10678, %rd10628, %rd10677;
	ld.u16 	%rs3183, [%rd10678];
	cvt.u32.u16	%r11208, %rs3183;
	add.s32 	%r11209, %r11207, %r11208;
	cvt.s64.s32	%rd10679, %r11209;
	shl.b64 	%rd10680, %rd10679, 2;
	add.s64 	%rd10681, %rd9, %rd10680;
	ld.f32 	%f1726, [%rd10681];
	cvt.u32.u16	%r11210, %rs1;
	cvt.u32.u16	%r11211, %rs28;
	mul.lo.s32 	%r11212, %r11210, %r11211;
	ld.u16 	%rs3184, [%SP+42];
	cvt.u32.u16	%r11213, %rs3184;
	mul.lo.s32 	%r11214, %r11213, 25;
	add.s32 	%r11215, %r11212, %r11214;
	cvt.u64.u16	%rd10682, %rs7;
	shl.b64 	%rd10683, %rd10682, 1;
	add.s64 	%rd10684, %rd10628, %rd10683;
	ld.u16 	%rs3185, [%rd10684];
	cvt.u32.u16	%r11216, %rs3185;
	add.s32 	%r11217, %r11215, %r11216;
	cvt.s64.s32	%rd10685, %r11217;
	shl.b64 	%rd10686, %rd10685, 2;
	add.s64 	%rd10687, %rd9, %rd10686;
	ld.f32 	%f1727, [%rd10687];
	cvt.u32.u16	%r11218, %rs1;
	cvt.u32.u16	%r11219, %rs28;
	mul.lo.s32 	%r11220, %r11218, %r11219;
	ld.u16 	%rs3186, [%SP+42];
	cvt.u32.u16	%r11221, %rs3186;
	mul.lo.s32 	%r11222, %r11221, 26;
	add.s32 	%r11223, %r11220, %r11222;
	cvt.u64.u16	%rd10688, %rs7;
	shl.b64 	%rd10689, %rd10688, 1;
	add.s64 	%rd10690, %rd10628, %rd10689;
	ld.u16 	%rs3187, [%rd10690];
	cvt.u32.u16	%r11224, %rs3187;
	add.s32 	%r11225, %r11223, %r11224;
	cvt.s64.s32	%rd10691, %r11225;
	shl.b64 	%rd10692, %rd10691, 2;
	add.s64 	%rd10693, %rd9, %rd10692;
	ld.f32 	%f1728, [%rd10693];
	cvt.u32.u16	%r11226, %rs1;
	cvt.u32.u16	%r11227, %rs28;
	mul.lo.s32 	%r11228, %r11226, %r11227;
	ld.u16 	%rs3188, [%SP+42];
	cvt.u32.u16	%r11229, %rs3188;
	mul.lo.s32 	%r11230, %r11229, 27;
	add.s32 	%r11231, %r11228, %r11230;
	cvt.u64.u16	%rd10694, %rs7;
	shl.b64 	%rd10695, %rd10694, 1;
	add.s64 	%rd10696, %rd10628, %rd10695;
	ld.u16 	%rs3189, [%rd10696];
	cvt.u32.u16	%r11232, %rs3189;
	add.s32 	%r11233, %r11231, %r11232;
	cvt.s64.s32	%rd10697, %r11233;
	shl.b64 	%rd10698, %rd10697, 2;
	add.s64 	%rd10699, %rd9, %rd10698;
	ld.f32 	%f1729, [%rd10699];
	// Callseq Start 291
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1928;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10624;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10625;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1718;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1719;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1720;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1721;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1722;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1723;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1724;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1725;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1726;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1727;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1728;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1729;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 291
tmp1558:

BB43_602:
	.loc	1 474 1
	cvt.u32.u16	%r11234, %rs8;
	ld.u16 	%rs3190, [%SP+16];
	cvt.u32.u16	%r11235, %rs3190;
	mul.lo.s32 	%r11236, %r11235, 0;
	add.s32 	%r11237, %r11234, %r11236;
	cvt.s64.s32	%rd10700, %r11237;
	shl.b64 	%rd10701, %rd10700, 1;
	mov.u64 	%rd10702, cBoolModel;
	cvta.const.u64 	%rd10703, %rd10702;
	add.s64 	%rd10704, %rd10703, %rd10701;
	ld.u16 	%rs3191, [%rd10704];
	setp.ne.s16	%p599, %rs3191, 0;
	not.pred 	%p600, %p599;
	@%p600 bra 	BB43_604;
	bra.uni 	BB43_603;

BB43_603:
	add.u64 	%rd10705, %SP, 540;
	.loc	1 474 1
tmp1559:
	add.s64 	%rd10706, %rd10705, 4;
	cvt.u32.u16	%r11238, %rs1;
	cvt.u32.u16	%r11239, %rs28;
	mul.lo.s32 	%r11240, %r11238, %r11239;
	ld.u16 	%rs3192, [%SP+42];
	cvt.u32.u16	%r11241, %rs3192;
	mul.lo.s32 	%r11242, %r11241, 0;
	add.s32 	%r11243, %r11240, %r11242;
	cvt.u64.u16	%rd10707, %rs8;
	mov.u64 	%rd10708, cSegToComp;
	cvta.const.u64 	%rd10709, %rd10708;
	shl.b64 	%rd10710, %rd10707, 1;
	add.s64 	%rd10711, %rd10709, %rd10710;
	ld.u16 	%rs3193, [%rd10711];
	cvt.u32.u16	%r11244, %rs3193;
	add.s32 	%r11245, %r11243, %r11244;
	cvt.s64.s32	%rd10712, %r11245;
	shl.b64 	%rd10713, %rd10712, 2;
	add.s64 	%rd10714, %rd9, %rd10713;
	ld.f32 	%f1730, [%rd10714];
	cvt.u32.u16	%r11246, %rs1;
	cvt.u32.u16	%r11247, %rs28;
	mul.lo.s32 	%r11248, %r11246, %r11247;
	ld.u16 	%rs3194, [%SP+42];
	cvt.u32.u16	%r11249, %rs3194;
	mul.lo.s32 	%r11250, %r11249, 1;
	add.s32 	%r11251, %r11248, %r11250;
	cvt.u64.u16	%rd10715, %rs8;
	shl.b64 	%rd10716, %rd10715, 1;
	add.s64 	%rd10717, %rd10709, %rd10716;
	ld.u16 	%rs3195, [%rd10717];
	cvt.u32.u16	%r11252, %rs3195;
	add.s32 	%r11253, %r11251, %r11252;
	cvt.s64.s32	%rd10718, %r11253;
	shl.b64 	%rd10719, %rd10718, 2;
	add.s64 	%rd10720, %rd9, %rd10719;
	ld.f32 	%f1731, [%rd10720];
	ld.f32 	%f1732, [%SP+572];
	add.s64 	%rd10721, %rd10705, 36;
	// Callseq Start 292
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10705;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10706;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1730;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1731;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1732;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10721;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 292
tmp1560:

BB43_604:
	.loc	1 474 1
	cvt.u32.u16	%r11254, %rs8;
	ld.u16 	%rs3196, [%SP+16];
	cvt.u32.u16	%r11255, %rs3196;
	mul.lo.s32 	%r11256, %r11255, 1;
	add.s32 	%r11257, %r11254, %r11256;
	cvt.s64.s32	%rd10722, %r11257;
	shl.b64 	%rd10723, %rd10722, 1;
	mov.u64 	%rd10724, cBoolModel;
	cvta.const.u64 	%rd10725, %rd10724;
	add.s64 	%rd10726, %rd10725, %rd10723;
	ld.u16 	%rs3197, [%rd10726];
	setp.ne.s16	%p601, %rs3197, 0;
	not.pred 	%p602, %p601;
	@%p602 bra 	BB43_606;
	bra.uni 	BB43_605;

BB43_605:
	add.u64 	%rd10727, %SP, 540;
	.loc	1 474 1
tmp1561:
	add.s64 	%rd10728, %rd10727, 8;
	ld.f32 	%f1733, [%SP+576];
	add.s64 	%rd10729, %rd10727, 32;
	// Callseq Start 293
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10728;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1733;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10729;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 293
tmp1562:

BB43_606:
	.loc	1 474 1
	cvt.u32.u16	%r11258, %rs8;
	ld.u16 	%rs3198, [%SP+16];
	cvt.u32.u16	%r11259, %rs3198;
	mul.lo.s32 	%r11260, %r11259, 2;
	add.s32 	%r11261, %r11258, %r11260;
	cvt.s64.s32	%rd10730, %r11261;
	shl.b64 	%rd10731, %rd10730, 1;
	mov.u64 	%rd10732, cBoolModel;
	cvta.const.u64 	%rd10733, %rd10732;
	add.s64 	%rd10734, %rd10733, %rd10731;
	ld.u16 	%rs3199, [%rd10734];
	setp.ne.s16	%p603, %rs3199, 0;
	not.pred 	%p604, %p603;
	@%p604 bra 	BB43_608;
	bra.uni 	BB43_607;

BB43_607:
	add.u64 	%rd10735, %SP, 540;
	.loc	1 474 1
tmp1563:
	add.s64 	%rd10736, %rd10735, 12;
	cvt.u32.u16	%r11262, %rs1;
	cvt.u32.u16	%r11263, %rs28;
	mul.lo.s32 	%r11264, %r11262, %r11263;
	ld.u16 	%rs3200, [%SP+42];
	cvt.u32.u16	%r11265, %rs3200;
	mul.lo.s32 	%r11266, %r11265, 2;
	add.s32 	%r11267, %r11264, %r11266;
	cvt.u64.u16	%rd10737, %rs8;
	mov.u64 	%rd10738, cSegToComp;
	cvta.const.u64 	%rd10739, %rd10738;
	shl.b64 	%rd10740, %rd10737, 1;
	add.s64 	%rd10741, %rd10739, %rd10740;
	ld.u16 	%rs3201, [%rd10741];
	cvt.u32.u16	%r11268, %rs3201;
	add.s32 	%r11269, %r11267, %r11268;
	cvt.s64.s32	%rd10742, %r11269;
	shl.b64 	%rd10743, %rd10742, 2;
	add.s64 	%rd10744, %rd9, %rd10743;
	ld.f32 	%f1734, [%rd10744];
	cvt.u32.u16	%r11270, %rs1;
	cvt.u32.u16	%r11271, %rs28;
	mul.lo.s32 	%r11272, %r11270, %r11271;
	ld.u16 	%rs3202, [%SP+42];
	cvt.u32.u16	%r11273, %rs3202;
	mul.lo.s32 	%r11274, %r11273, 3;
	add.s32 	%r11275, %r11272, %r11274;
	cvt.u64.u16	%rd10745, %rs8;
	shl.b64 	%rd10746, %rd10745, 1;
	add.s64 	%rd10747, %rd10739, %rd10746;
	ld.u16 	%rs3203, [%rd10747];
	cvt.u32.u16	%r11276, %rs3203;
	add.s32 	%r11277, %r11275, %r11276;
	cvt.s64.s32	%rd10748, %r11277;
	shl.b64 	%rd10749, %rd10748, 2;
	add.s64 	%rd10750, %rd9, %rd10749;
	ld.f32 	%f1735, [%rd10750];
	cvt.u32.u16	%r11278, %rs1;
	cvt.u32.u16	%r11279, %rs28;
	mul.lo.s32 	%r11280, %r11278, %r11279;
	ld.u16 	%rs3204, [%SP+42];
	cvt.u32.u16	%r11281, %rs3204;
	mul.lo.s32 	%r11282, %r11281, 4;
	add.s32 	%r11283, %r11280, %r11282;
	cvt.u64.u16	%rd10751, %rs8;
	shl.b64 	%rd10752, %rd10751, 1;
	add.s64 	%rd10753, %rd10739, %rd10752;
	ld.u16 	%rs3205, [%rd10753];
	cvt.u32.u16	%r11284, %rs3205;
	add.s32 	%r11285, %r11283, %r11284;
	cvt.s64.s32	%rd10754, %r11285;
	shl.b64 	%rd10755, %rd10754, 2;
	add.s64 	%rd10756, %rd9, %rd10755;
	ld.f32 	%f1736, [%rd10756];
	cvt.u32.u16	%r11286, %rs1;
	cvt.u32.u16	%r11287, %rs28;
	mul.lo.s32 	%r11288, %r11286, %r11287;
	ld.u16 	%rs3206, [%SP+42];
	cvt.u32.u16	%r11289, %rs3206;
	mul.lo.s32 	%r11290, %r11289, 5;
	add.s32 	%r11291, %r11288, %r11290;
	cvt.u64.u16	%rd10757, %rs8;
	shl.b64 	%rd10758, %rd10757, 1;
	add.s64 	%rd10759, %rd10739, %rd10758;
	ld.u16 	%rs3207, [%rd10759];
	cvt.u32.u16	%r11292, %rs3207;
	add.s32 	%r11293, %r11291, %r11292;
	cvt.s64.s32	%rd10760, %r11293;
	shl.b64 	%rd10761, %rd10760, 2;
	add.s64 	%rd10762, %rd9, %rd10761;
	ld.f32 	%f1737, [%rd10762];
	ld.f32 	%f1738, [%SP+572];
	// Callseq Start 294
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10736;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1734;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1735;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1736;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1737;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1738;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 294
tmp1564:

BB43_608:
	.loc	1 474 1
	cvt.u32.u16	%r11294, %rs8;
	ld.u16 	%rs3208, [%SP+16];
	cvt.u32.u16	%r11295, %rs3208;
	mul.lo.s32 	%r11296, %r11295, 3;
	add.s32 	%r11297, %r11294, %r11296;
	cvt.s64.s32	%rd10763, %r11297;
	shl.b64 	%rd10764, %rd10763, 1;
	mov.u64 	%rd10765, cBoolModel;
	cvta.const.u64 	%rd10766, %rd10765;
	add.s64 	%rd10767, %rd10766, %rd10764;
	ld.u16 	%rs3209, [%rd10767];
	setp.ne.s16	%p605, %rs3209, 0;
	not.pred 	%p606, %p605;
	@%p606 bra 	BB43_610;
	bra.uni 	BB43_609;

BB43_609:
	add.u64 	%rd10768, %SP, 540;
	.loc	1 474 1
tmp1565:
	add.s64 	%rd10769, %rd10768, 16;
	cvt.u32.u16	%r11298, %rs1;
	cvt.u32.u16	%r11299, %rs28;
	mul.lo.s32 	%r11300, %r11298, %r11299;
	ld.u16 	%rs3210, [%SP+42];
	cvt.u32.u16	%r11301, %rs3210;
	mul.lo.s32 	%r11302, %r11301, 6;
	add.s32 	%r11303, %r11300, %r11302;
	cvt.u64.u16	%rd10770, %rs8;
	mov.u64 	%rd10771, cSegToComp;
	cvta.const.u64 	%rd10772, %rd10771;
	shl.b64 	%rd10773, %rd10770, 1;
	add.s64 	%rd10774, %rd10772, %rd10773;
	ld.u16 	%rs3211, [%rd10774];
	cvt.u32.u16	%r11304, %rs3211;
	add.s32 	%r11305, %r11303, %r11304;
	cvt.s64.s32	%rd10775, %r11305;
	shl.b64 	%rd10776, %rd10775, 2;
	add.s64 	%rd10777, %rd9, %rd10776;
	ld.f32 	%f1739, [%rd10777];
	cvt.u32.u16	%r11306, %rs1;
	cvt.u32.u16	%r11307, %rs28;
	mul.lo.s32 	%r11308, %r11306, %r11307;
	ld.u16 	%rs3212, [%SP+42];
	cvt.u32.u16	%r11309, %rs3212;
	mul.lo.s32 	%r11310, %r11309, 7;
	add.s32 	%r11311, %r11308, %r11310;
	cvt.u64.u16	%rd10778, %rs8;
	shl.b64 	%rd10779, %rd10778, 1;
	add.s64 	%rd10780, %rd10772, %rd10779;
	ld.u16 	%rs3213, [%rd10780];
	cvt.u32.u16	%r11312, %rs3213;
	add.s32 	%r11313, %r11311, %r11312;
	cvt.s64.s32	%rd10781, %r11313;
	shl.b64 	%rd10782, %rd10781, 2;
	add.s64 	%rd10783, %rd9, %rd10782;
	ld.f32 	%f1740, [%rd10783];
	cvt.u32.u16	%r11314, %rs1;
	cvt.u32.u16	%r11315, %rs28;
	mul.lo.s32 	%r11316, %r11314, %r11315;
	ld.u16 	%rs3214, [%SP+42];
	cvt.u32.u16	%r11317, %rs3214;
	mul.lo.s32 	%r11318, %r11317, 8;
	add.s32 	%r11319, %r11316, %r11318;
	cvt.u64.u16	%rd10784, %rs8;
	shl.b64 	%rd10785, %rd10784, 1;
	add.s64 	%rd10786, %rd10772, %rd10785;
	ld.u16 	%rs3215, [%rd10786];
	cvt.u32.u16	%r11320, %rs3215;
	add.s32 	%r11321, %r11319, %r11320;
	cvt.s64.s32	%rd10787, %r11321;
	shl.b64 	%rd10788, %rd10787, 2;
	add.s64 	%rd10789, %rd9, %rd10788;
	ld.f32 	%f1741, [%rd10789];
	cvt.u32.u16	%r11322, %rs1;
	cvt.u32.u16	%r11323, %rs28;
	mul.lo.s32 	%r11324, %r11322, %r11323;
	ld.u16 	%rs3216, [%SP+42];
	cvt.u32.u16	%r11325, %rs3216;
	mul.lo.s32 	%r11326, %r11325, 9;
	add.s32 	%r11327, %r11324, %r11326;
	cvt.u64.u16	%rd10790, %rs8;
	shl.b64 	%rd10791, %rd10790, 1;
	add.s64 	%rd10792, %rd10772, %rd10791;
	ld.u16 	%rs3217, [%rd10792];
	cvt.u32.u16	%r11328, %rs3217;
	add.s32 	%r11329, %r11327, %r11328;
	cvt.s64.s32	%rd10793, %r11329;
	shl.b64 	%rd10794, %rd10793, 2;
	add.s64 	%rd10795, %rd9, %rd10794;
	ld.f32 	%f1742, [%rd10795];
	cvt.u32.u16	%r11330, %rs1;
	cvt.u32.u16	%r11331, %rs28;
	mul.lo.s32 	%r11332, %r11330, %r11331;
	ld.u16 	%rs3218, [%SP+42];
	cvt.u32.u16	%r11333, %rs3218;
	mul.lo.s32 	%r11334, %r11333, 10;
	add.s32 	%r11335, %r11332, %r11334;
	cvt.u64.u16	%rd10796, %rs8;
	shl.b64 	%rd10797, %rd10796, 1;
	add.s64 	%rd10798, %rd10772, %rd10797;
	ld.u16 	%rs3219, [%rd10798];
	cvt.u32.u16	%r11336, %rs3219;
	add.s32 	%r11337, %r11335, %r11336;
	cvt.s64.s32	%rd10799, %r11337;
	shl.b64 	%rd10800, %rd10799, 2;
	add.s64 	%rd10801, %rd9, %rd10800;
	ld.f32 	%f1743, [%rd10801];
	// Callseq Start 295
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10769;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1739;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1740;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1741;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1742;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1743;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 295
tmp1566:

BB43_610:
	.loc	1 474 1
	cvt.u32.u16	%r11338, %rs8;
	ld.u16 	%rs3220, [%SP+16];
	cvt.u32.u16	%r11339, %rs3220;
	mul.lo.s32 	%r11340, %r11339, 4;
	add.s32 	%r11341, %r11338, %r11340;
	cvt.s64.s32	%rd10802, %r11341;
	shl.b64 	%rd10803, %rd10802, 1;
	mov.u64 	%rd10804, cBoolModel;
	cvta.const.u64 	%rd10805, %rd10804;
	add.s64 	%rd10806, %rd10805, %rd10803;
	ld.u16 	%rs3221, [%rd10806];
	setp.ne.s16	%p607, %rs3221, 0;
	not.pred 	%p608, %p607;
	@%p608 bra 	BB43_612;
	bra.uni 	BB43_611;

BB43_611:
	add.u64 	%rd10807, %SP, 540;
	.loc	1 474 1
tmp1567:
	add.s64 	%rd10808, %rd10807, 20;
	cvt.u32.u16	%r11342, %rs1;
	cvt.u32.u16	%r11343, %rs28;
	mul.lo.s32 	%r11344, %r11342, %r11343;
	ld.u16 	%rs3222, [%SP+42];
	cvt.u32.u16	%r11345, %rs3222;
	mul.lo.s32 	%r11346, %r11345, 11;
	add.s32 	%r11347, %r11344, %r11346;
	cvt.u64.u16	%rd10809, %rs8;
	mov.u64 	%rd10810, cSegToComp;
	cvta.const.u64 	%rd10811, %rd10810;
	shl.b64 	%rd10812, %rd10809, 1;
	add.s64 	%rd10813, %rd10811, %rd10812;
	ld.u16 	%rs3223, [%rd10813];
	cvt.u32.u16	%r11348, %rs3223;
	add.s32 	%r11349, %r11347, %r11348;
	cvt.s64.s32	%rd10814, %r11349;
	shl.b64 	%rd10815, %rd10814, 2;
	add.s64 	%rd10816, %rd9, %rd10815;
	ld.f32 	%f1744, [%rd10816];
	cvt.u32.u16	%r11350, %rs1;
	cvt.u32.u16	%r11351, %rs28;
	mul.lo.s32 	%r11352, %r11350, %r11351;
	ld.u16 	%rs3224, [%SP+42];
	cvt.u32.u16	%r11353, %rs3224;
	mul.lo.s32 	%r11354, %r11353, 12;
	add.s32 	%r11355, %r11352, %r11354;
	cvt.u64.u16	%rd10817, %rs8;
	shl.b64 	%rd10818, %rd10817, 1;
	add.s64 	%rd10819, %rd10811, %rd10818;
	ld.u16 	%rs3225, [%rd10819];
	cvt.u32.u16	%r11356, %rs3225;
	add.s32 	%r11357, %r11355, %r11356;
	cvt.s64.s32	%rd10820, %r11357;
	shl.b64 	%rd10821, %rd10820, 2;
	add.s64 	%rd10822, %rd9, %rd10821;
	ld.f32 	%f1745, [%rd10822];
	cvt.u32.u16	%r11358, %rs1;
	cvt.u32.u16	%r11359, %rs28;
	mul.lo.s32 	%r11360, %r11358, %r11359;
	ld.u16 	%rs3226, [%SP+42];
	cvt.u32.u16	%r11361, %rs3226;
	mul.lo.s32 	%r11362, %r11361, 13;
	add.s32 	%r11363, %r11360, %r11362;
	cvt.u64.u16	%rd10823, %rs8;
	shl.b64 	%rd10824, %rd10823, 1;
	add.s64 	%rd10825, %rd10811, %rd10824;
	ld.u16 	%rs3227, [%rd10825];
	cvt.u32.u16	%r11364, %rs3227;
	add.s32 	%r11365, %r11363, %r11364;
	cvt.s64.s32	%rd10826, %r11365;
	shl.b64 	%rd10827, %rd10826, 2;
	add.s64 	%rd10828, %rd9, %rd10827;
	ld.f32 	%f1746, [%rd10828];
	cvt.u32.u16	%r11366, %rs1;
	cvt.u32.u16	%r11367, %rs28;
	mul.lo.s32 	%r11368, %r11366, %r11367;
	ld.u16 	%rs3228, [%SP+42];
	cvt.u32.u16	%r11369, %rs3228;
	mul.lo.s32 	%r11370, %r11369, 14;
	add.s32 	%r11371, %r11368, %r11370;
	cvt.u64.u16	%rd10829, %rs8;
	shl.b64 	%rd10830, %rd10829, 1;
	add.s64 	%rd10831, %rd10811, %rd10830;
	ld.u16 	%rs3229, [%rd10831];
	cvt.u32.u16	%r11372, %rs3229;
	add.s32 	%r11373, %r11371, %r11372;
	cvt.s64.s32	%rd10832, %r11373;
	shl.b64 	%rd10833, %rd10832, 2;
	add.s64 	%rd10834, %rd9, %rd10833;
	ld.f32 	%f1747, [%rd10834];
	cvt.u32.u16	%r11374, %rs1;
	cvt.u32.u16	%r11375, %rs28;
	mul.lo.s32 	%r11376, %r11374, %r11375;
	ld.u16 	%rs3230, [%SP+42];
	cvt.u32.u16	%r11377, %rs3230;
	mul.lo.s32 	%r11378, %r11377, 15;
	add.s32 	%r11379, %r11376, %r11378;
	cvt.u64.u16	%rd10835, %rs8;
	shl.b64 	%rd10836, %rd10835, 1;
	add.s64 	%rd10837, %rd10811, %rd10836;
	ld.u16 	%rs3231, [%rd10837];
	cvt.u32.u16	%r11380, %rs3231;
	add.s32 	%r11381, %r11379, %r11380;
	cvt.s64.s32	%rd10838, %r11381;
	shl.b64 	%rd10839, %rd10838, 2;
	add.s64 	%rd10840, %rd9, %rd10839;
	ld.f32 	%f1748, [%rd10840];
	// Callseq Start 296
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10808;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1744;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1745;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1746;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1747;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1748;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 296
tmp1568:

BB43_612:
	.loc	1 474 1
	cvt.u32.u16	%r11382, %rs8;
	ld.u16 	%rs3232, [%SP+16];
	cvt.u32.u16	%r11383, %rs3232;
	mul.lo.s32 	%r11384, %r11383, 5;
	add.s32 	%r11385, %r11382, %r11384;
	cvt.s64.s32	%rd10841, %r11385;
	shl.b64 	%rd10842, %rd10841, 1;
	mov.u64 	%rd10843, cBoolModel;
	cvta.const.u64 	%rd10844, %rd10843;
	add.s64 	%rd10845, %rd10844, %rd10842;
	ld.u16 	%rs3233, [%rd10845];
	setp.ne.s16	%p609, %rs3233, 0;
	not.pred 	%p610, %p609;
	@%p610 bra 	BB43_614;
	bra.uni 	BB43_613;

BB43_613:
	add.u64 	%rd10846, %SP, 540;
	.loc	1 474 1
tmp1569:
	add.s64 	%rd10847, %rd10846, 24;
	add.s64 	%rd10848, %rd10846, 28;
	cvt.u32.u16	%r11386, %rs1;
	cvt.u32.u16	%r11387, %rs28;
	mul.lo.s32 	%r11388, %r11386, %r11387;
	ld.u16 	%rs3234, [%SP+42];
	cvt.u32.u16	%r11389, %rs3234;
	mul.lo.s32 	%r11390, %r11389, 16;
	add.s32 	%r11391, %r11388, %r11390;
	cvt.u64.u16	%rd10849, %rs8;
	mov.u64 	%rd10850, cSegToComp;
	cvta.const.u64 	%rd10851, %rd10850;
	shl.b64 	%rd10852, %rd10849, 1;
	add.s64 	%rd10853, %rd10851, %rd10852;
	ld.u16 	%rs3235, [%rd10853];
	cvt.u32.u16	%r11392, %rs3235;
	add.s32 	%r11393, %r11391, %r11392;
	cvt.s64.s32	%rd10854, %r11393;
	shl.b64 	%rd10855, %rd10854, 2;
	add.s64 	%rd10856, %rd9, %rd10855;
	ld.f32 	%f1749, [%rd10856];
	cvt.u32.u16	%r11394, %rs1;
	cvt.u32.u16	%r11395, %rs28;
	mul.lo.s32 	%r11396, %r11394, %r11395;
	ld.u16 	%rs3236, [%SP+42];
	cvt.u32.u16	%r11397, %rs3236;
	mul.lo.s32 	%r11398, %r11397, 17;
	add.s32 	%r11399, %r11396, %r11398;
	cvt.u64.u16	%rd10857, %rs8;
	shl.b64 	%rd10858, %rd10857, 1;
	add.s64 	%rd10859, %rd10851, %rd10858;
	ld.u16 	%rs3237, [%rd10859];
	cvt.u32.u16	%r11400, %rs3237;
	add.s32 	%r11401, %r11399, %r11400;
	cvt.s64.s32	%rd10860, %r11401;
	shl.b64 	%rd10861, %rd10860, 2;
	add.s64 	%rd10862, %rd9, %rd10861;
	ld.f32 	%f1750, [%rd10862];
	cvt.u32.u16	%r11402, %rs1;
	cvt.u32.u16	%r11403, %rs28;
	mul.lo.s32 	%r11404, %r11402, %r11403;
	ld.u16 	%rs3238, [%SP+42];
	cvt.u32.u16	%r11405, %rs3238;
	mul.lo.s32 	%r11406, %r11405, 18;
	add.s32 	%r11407, %r11404, %r11406;
	cvt.u64.u16	%rd10863, %rs8;
	shl.b64 	%rd10864, %rd10863, 1;
	add.s64 	%rd10865, %rd10851, %rd10864;
	ld.u16 	%rs3239, [%rd10865];
	cvt.u32.u16	%r11408, %rs3239;
	add.s32 	%r11409, %r11407, %r11408;
	cvt.s64.s32	%rd10866, %r11409;
	shl.b64 	%rd10867, %rd10866, 2;
	add.s64 	%rd10868, %rd9, %rd10867;
	ld.f32 	%f1751, [%rd10868];
	cvt.u32.u16	%r11410, %rs1;
	cvt.u32.u16	%r11411, %rs28;
	mul.lo.s32 	%r11412, %r11410, %r11411;
	ld.u16 	%rs3240, [%SP+42];
	cvt.u32.u16	%r11413, %rs3240;
	mul.lo.s32 	%r11414, %r11413, 19;
	add.s32 	%r11415, %r11412, %r11414;
	cvt.u64.u16	%rd10869, %rs8;
	shl.b64 	%rd10870, %rd10869, 1;
	add.s64 	%rd10871, %rd10851, %rd10870;
	ld.u16 	%rs3241, [%rd10871];
	cvt.u32.u16	%r11416, %rs3241;
	add.s32 	%r11417, %r11415, %r11416;
	cvt.s64.s32	%rd10872, %r11417;
	shl.b64 	%rd10873, %rd10872, 2;
	add.s64 	%rd10874, %rd9, %rd10873;
	ld.f32 	%f1752, [%rd10874];
	cvt.u32.u16	%r11418, %rs1;
	cvt.u32.u16	%r11419, %rs28;
	mul.lo.s32 	%r11420, %r11418, %r11419;
	ld.u16 	%rs3242, [%SP+42];
	cvt.u32.u16	%r11421, %rs3242;
	mul.lo.s32 	%r11422, %r11421, 20;
	add.s32 	%r11423, %r11420, %r11422;
	cvt.u64.u16	%rd10875, %rs8;
	shl.b64 	%rd10876, %rd10875, 1;
	add.s64 	%rd10877, %rd10851, %rd10876;
	ld.u16 	%rs3243, [%rd10877];
	cvt.u32.u16	%r11424, %rs3243;
	add.s32 	%r11425, %r11423, %r11424;
	cvt.s64.s32	%rd10878, %r11425;
	shl.b64 	%rd10879, %rd10878, 2;
	add.s64 	%rd10880, %rd9, %rd10879;
	ld.f32 	%f1753, [%rd10880];
	cvt.u32.u16	%r11426, %rs1;
	cvt.u32.u16	%r11427, %rs28;
	mul.lo.s32 	%r11428, %r11426, %r11427;
	ld.u16 	%rs3244, [%SP+42];
	cvt.u32.u16	%r11429, %rs3244;
	mul.lo.s32 	%r11430, %r11429, 21;
	add.s32 	%r11431, %r11428, %r11430;
	cvt.u64.u16	%rd10881, %rs8;
	shl.b64 	%rd10882, %rd10881, 1;
	add.s64 	%rd10883, %rd10851, %rd10882;
	ld.u16 	%rs3245, [%rd10883];
	cvt.u32.u16	%r11432, %rs3245;
	add.s32 	%r11433, %r11431, %r11432;
	cvt.s64.s32	%rd10884, %r11433;
	shl.b64 	%rd10885, %rd10884, 2;
	add.s64 	%rd10886, %rd9, %rd10885;
	ld.f32 	%f1754, [%rd10886];
	cvt.u32.u16	%r11434, %rs1;
	cvt.u32.u16	%r11435, %rs28;
	mul.lo.s32 	%r11436, %r11434, %r11435;
	ld.u16 	%rs3246, [%SP+42];
	cvt.u32.u16	%r11437, %rs3246;
	mul.lo.s32 	%r11438, %r11437, 22;
	add.s32 	%r11439, %r11436, %r11438;
	cvt.u64.u16	%rd10887, %rs8;
	shl.b64 	%rd10888, %rd10887, 1;
	add.s64 	%rd10889, %rd10851, %rd10888;
	ld.u16 	%rs3247, [%rd10889];
	cvt.u32.u16	%r11440, %rs3247;
	add.s32 	%r11441, %r11439, %r11440;
	cvt.s64.s32	%rd10890, %r11441;
	shl.b64 	%rd10891, %rd10890, 2;
	add.s64 	%rd10892, %rd9, %rd10891;
	ld.f32 	%f1755, [%rd10892];
	cvt.u32.u16	%r11442, %rs1;
	cvt.u32.u16	%r11443, %rs28;
	mul.lo.s32 	%r11444, %r11442, %r11443;
	ld.u16 	%rs3248, [%SP+42];
	cvt.u32.u16	%r11445, %rs3248;
	mul.lo.s32 	%r11446, %r11445, 23;
	add.s32 	%r11447, %r11444, %r11446;
	cvt.u64.u16	%rd10893, %rs8;
	shl.b64 	%rd10894, %rd10893, 1;
	add.s64 	%rd10895, %rd10851, %rd10894;
	ld.u16 	%rs3249, [%rd10895];
	cvt.u32.u16	%r11448, %rs3249;
	add.s32 	%r11449, %r11447, %r11448;
	cvt.s64.s32	%rd10896, %r11449;
	shl.b64 	%rd10897, %rd10896, 2;
	add.s64 	%rd10898, %rd9, %rd10897;
	ld.f32 	%f1756, [%rd10898];
	cvt.u32.u16	%r11450, %rs1;
	cvt.u32.u16	%r11451, %rs28;
	mul.lo.s32 	%r11452, %r11450, %r11451;
	ld.u16 	%rs3250, [%SP+42];
	cvt.u32.u16	%r11453, %rs3250;
	mul.lo.s32 	%r11454, %r11453, 24;
	add.s32 	%r11455, %r11452, %r11454;
	cvt.u64.u16	%rd10899, %rs8;
	shl.b64 	%rd10900, %rd10899, 1;
	add.s64 	%rd10901, %rd10851, %rd10900;
	ld.u16 	%rs3251, [%rd10901];
	cvt.u32.u16	%r11456, %rs3251;
	add.s32 	%r11457, %r11455, %r11456;
	cvt.s64.s32	%rd10902, %r11457;
	shl.b64 	%rd10903, %rd10902, 2;
	add.s64 	%rd10904, %rd9, %rd10903;
	ld.f32 	%f1757, [%rd10904];
	cvt.u32.u16	%r11458, %rs1;
	cvt.u32.u16	%r11459, %rs28;
	mul.lo.s32 	%r11460, %r11458, %r11459;
	ld.u16 	%rs3252, [%SP+42];
	cvt.u32.u16	%r11461, %rs3252;
	mul.lo.s32 	%r11462, %r11461, 25;
	add.s32 	%r11463, %r11460, %r11462;
	cvt.u64.u16	%rd10905, %rs8;
	shl.b64 	%rd10906, %rd10905, 1;
	add.s64 	%rd10907, %rd10851, %rd10906;
	ld.u16 	%rs3253, [%rd10907];
	cvt.u32.u16	%r11464, %rs3253;
	add.s32 	%r11465, %r11463, %r11464;
	cvt.s64.s32	%rd10908, %r11465;
	shl.b64 	%rd10909, %rd10908, 2;
	add.s64 	%rd10910, %rd9, %rd10909;
	ld.f32 	%f1758, [%rd10910];
	cvt.u32.u16	%r11466, %rs1;
	cvt.u32.u16	%r11467, %rs28;
	mul.lo.s32 	%r11468, %r11466, %r11467;
	ld.u16 	%rs3254, [%SP+42];
	cvt.u32.u16	%r11469, %rs3254;
	mul.lo.s32 	%r11470, %r11469, 26;
	add.s32 	%r11471, %r11468, %r11470;
	cvt.u64.u16	%rd10911, %rs8;
	shl.b64 	%rd10912, %rd10911, 1;
	add.s64 	%rd10913, %rd10851, %rd10912;
	ld.u16 	%rs3255, [%rd10913];
	cvt.u32.u16	%r11472, %rs3255;
	add.s32 	%r11473, %r11471, %r11472;
	cvt.s64.s32	%rd10914, %r11473;
	shl.b64 	%rd10915, %rd10914, 2;
	add.s64 	%rd10916, %rd9, %rd10915;
	ld.f32 	%f1759, [%rd10916];
	cvt.u32.u16	%r11474, %rs1;
	cvt.u32.u16	%r11475, %rs28;
	mul.lo.s32 	%r11476, %r11474, %r11475;
	ld.u16 	%rs3256, [%SP+42];
	cvt.u32.u16	%r11477, %rs3256;
	mul.lo.s32 	%r11478, %r11477, 27;
	add.s32 	%r11479, %r11476, %r11478;
	cvt.u64.u16	%rd10917, %rs8;
	shl.b64 	%rd10918, %rd10917, 1;
	add.s64 	%rd10919, %rd10851, %rd10918;
	ld.u16 	%rs3257, [%rd10919];
	cvt.u32.u16	%r11480, %rs3257;
	add.s32 	%r11481, %r11479, %r11480;
	cvt.s64.s32	%rd10920, %r11481;
	shl.b64 	%rd10921, %rd10920, 2;
	add.s64 	%rd10922, %rd9, %rd10921;
	ld.f32 	%f1760, [%rd10922];
	// Callseq Start 297
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1930;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10847;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10848;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1749;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1750;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1751;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1752;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1753;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1754;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1755;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1756;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1757;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1758;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1759;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1760;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 297
tmp1570:

BB43_614:
	.loc	1 474 1
	cvt.u32.u16	%r11482, %rs9;
	ld.u16 	%rs3258, [%SP+16];
	cvt.u32.u16	%r11483, %rs3258;
	mul.lo.s32 	%r11484, %r11483, 0;
	add.s32 	%r11485, %r11482, %r11484;
	cvt.s64.s32	%rd10923, %r11485;
	shl.b64 	%rd10924, %rd10923, 1;
	mov.u64 	%rd10925, cBoolModel;
	cvta.const.u64 	%rd10926, %rd10925;
	add.s64 	%rd10927, %rd10926, %rd10924;
	ld.u16 	%rs3259, [%rd10927];
	setp.ne.s16	%p611, %rs3259, 0;
	not.pred 	%p612, %p611;
	@%p612 bra 	BB43_616;
	bra.uni 	BB43_615;

BB43_615:
	add.u64 	%rd10928, %SP, 580;
	.loc	1 474 1
tmp1571:
	add.s64 	%rd10929, %rd10928, 4;
	cvt.u32.u16	%r11486, %rs1;
	cvt.u32.u16	%r11487, %rs28;
	mul.lo.s32 	%r11488, %r11486, %r11487;
	ld.u16 	%rs3260, [%SP+42];
	cvt.u32.u16	%r11489, %rs3260;
	mul.lo.s32 	%r11490, %r11489, 0;
	add.s32 	%r11491, %r11488, %r11490;
	cvt.u64.u16	%rd10930, %rs9;
	mov.u64 	%rd10931, cSegToComp;
	cvta.const.u64 	%rd10932, %rd10931;
	shl.b64 	%rd10933, %rd10930, 1;
	add.s64 	%rd10934, %rd10932, %rd10933;
	ld.u16 	%rs3261, [%rd10934];
	cvt.u32.u16	%r11492, %rs3261;
	add.s32 	%r11493, %r11491, %r11492;
	cvt.s64.s32	%rd10935, %r11493;
	shl.b64 	%rd10936, %rd10935, 2;
	add.s64 	%rd10937, %rd9, %rd10936;
	ld.f32 	%f1761, [%rd10937];
	cvt.u32.u16	%r11494, %rs1;
	cvt.u32.u16	%r11495, %rs28;
	mul.lo.s32 	%r11496, %r11494, %r11495;
	ld.u16 	%rs3262, [%SP+42];
	cvt.u32.u16	%r11497, %rs3262;
	mul.lo.s32 	%r11498, %r11497, 1;
	add.s32 	%r11499, %r11496, %r11498;
	cvt.u64.u16	%rd10938, %rs9;
	shl.b64 	%rd10939, %rd10938, 1;
	add.s64 	%rd10940, %rd10932, %rd10939;
	ld.u16 	%rs3263, [%rd10940];
	cvt.u32.u16	%r11500, %rs3263;
	add.s32 	%r11501, %r11499, %r11500;
	cvt.s64.s32	%rd10941, %r11501;
	shl.b64 	%rd10942, %rd10941, 2;
	add.s64 	%rd10943, %rd9, %rd10942;
	ld.f32 	%f1762, [%rd10943];
	ld.f32 	%f1763, [%SP+612];
	add.s64 	%rd10944, %rd10928, 36;
	// Callseq Start 298
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10928;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd10929;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1761;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1762;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1763;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd10944;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 298
tmp1572:

BB43_616:
	.loc	1 474 1
	cvt.u32.u16	%r11502, %rs9;
	ld.u16 	%rs3264, [%SP+16];
	cvt.u32.u16	%r11503, %rs3264;
	mul.lo.s32 	%r11504, %r11503, 1;
	add.s32 	%r11505, %r11502, %r11504;
	cvt.s64.s32	%rd10945, %r11505;
	shl.b64 	%rd10946, %rd10945, 1;
	mov.u64 	%rd10947, cBoolModel;
	cvta.const.u64 	%rd10948, %rd10947;
	add.s64 	%rd10949, %rd10948, %rd10946;
	ld.u16 	%rs3265, [%rd10949];
	setp.ne.s16	%p613, %rs3265, 0;
	not.pred 	%p614, %p613;
	@%p614 bra 	BB43_618;
	bra.uni 	BB43_617;

BB43_617:
	add.u64 	%rd10950, %SP, 580;
	.loc	1 474 1
tmp1573:
	add.s64 	%rd10951, %rd10950, 8;
	ld.f32 	%f1764, [%SP+616];
	add.s64 	%rd10952, %rd10950, 32;
	// Callseq Start 299
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10951;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1764;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10952;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 299
tmp1574:

BB43_618:
	.loc	1 474 1
	cvt.u32.u16	%r11506, %rs9;
	ld.u16 	%rs3266, [%SP+16];
	cvt.u32.u16	%r11507, %rs3266;
	mul.lo.s32 	%r11508, %r11507, 2;
	add.s32 	%r11509, %r11506, %r11508;
	cvt.s64.s32	%rd10953, %r11509;
	shl.b64 	%rd10954, %rd10953, 1;
	mov.u64 	%rd10955, cBoolModel;
	cvta.const.u64 	%rd10956, %rd10955;
	add.s64 	%rd10957, %rd10956, %rd10954;
	ld.u16 	%rs3267, [%rd10957];
	setp.ne.s16	%p615, %rs3267, 0;
	not.pred 	%p616, %p615;
	@%p616 bra 	BB43_620;
	bra.uni 	BB43_619;

BB43_619:
	add.u64 	%rd10958, %SP, 580;
	.loc	1 474 1
tmp1575:
	add.s64 	%rd10959, %rd10958, 12;
	cvt.u32.u16	%r11510, %rs1;
	cvt.u32.u16	%r11511, %rs28;
	mul.lo.s32 	%r11512, %r11510, %r11511;
	ld.u16 	%rs3268, [%SP+42];
	cvt.u32.u16	%r11513, %rs3268;
	mul.lo.s32 	%r11514, %r11513, 2;
	add.s32 	%r11515, %r11512, %r11514;
	cvt.u64.u16	%rd10960, %rs9;
	mov.u64 	%rd10961, cSegToComp;
	cvta.const.u64 	%rd10962, %rd10961;
	shl.b64 	%rd10963, %rd10960, 1;
	add.s64 	%rd10964, %rd10962, %rd10963;
	ld.u16 	%rs3269, [%rd10964];
	cvt.u32.u16	%r11516, %rs3269;
	add.s32 	%r11517, %r11515, %r11516;
	cvt.s64.s32	%rd10965, %r11517;
	shl.b64 	%rd10966, %rd10965, 2;
	add.s64 	%rd10967, %rd9, %rd10966;
	ld.f32 	%f1765, [%rd10967];
	cvt.u32.u16	%r11518, %rs1;
	cvt.u32.u16	%r11519, %rs28;
	mul.lo.s32 	%r11520, %r11518, %r11519;
	ld.u16 	%rs3270, [%SP+42];
	cvt.u32.u16	%r11521, %rs3270;
	mul.lo.s32 	%r11522, %r11521, 3;
	add.s32 	%r11523, %r11520, %r11522;
	cvt.u64.u16	%rd10968, %rs9;
	shl.b64 	%rd10969, %rd10968, 1;
	add.s64 	%rd10970, %rd10962, %rd10969;
	ld.u16 	%rs3271, [%rd10970];
	cvt.u32.u16	%r11524, %rs3271;
	add.s32 	%r11525, %r11523, %r11524;
	cvt.s64.s32	%rd10971, %r11525;
	shl.b64 	%rd10972, %rd10971, 2;
	add.s64 	%rd10973, %rd9, %rd10972;
	ld.f32 	%f1766, [%rd10973];
	cvt.u32.u16	%r11526, %rs1;
	cvt.u32.u16	%r11527, %rs28;
	mul.lo.s32 	%r11528, %r11526, %r11527;
	ld.u16 	%rs3272, [%SP+42];
	cvt.u32.u16	%r11529, %rs3272;
	mul.lo.s32 	%r11530, %r11529, 4;
	add.s32 	%r11531, %r11528, %r11530;
	cvt.u64.u16	%rd10974, %rs9;
	shl.b64 	%rd10975, %rd10974, 1;
	add.s64 	%rd10976, %rd10962, %rd10975;
	ld.u16 	%rs3273, [%rd10976];
	cvt.u32.u16	%r11532, %rs3273;
	add.s32 	%r11533, %r11531, %r11532;
	cvt.s64.s32	%rd10977, %r11533;
	shl.b64 	%rd10978, %rd10977, 2;
	add.s64 	%rd10979, %rd9, %rd10978;
	ld.f32 	%f1767, [%rd10979];
	cvt.u32.u16	%r11534, %rs1;
	cvt.u32.u16	%r11535, %rs28;
	mul.lo.s32 	%r11536, %r11534, %r11535;
	ld.u16 	%rs3274, [%SP+42];
	cvt.u32.u16	%r11537, %rs3274;
	mul.lo.s32 	%r11538, %r11537, 5;
	add.s32 	%r11539, %r11536, %r11538;
	cvt.u64.u16	%rd10980, %rs9;
	shl.b64 	%rd10981, %rd10980, 1;
	add.s64 	%rd10982, %rd10962, %rd10981;
	ld.u16 	%rs3275, [%rd10982];
	cvt.u32.u16	%r11540, %rs3275;
	add.s32 	%r11541, %r11539, %r11540;
	cvt.s64.s32	%rd10983, %r11541;
	shl.b64 	%rd10984, %rd10983, 2;
	add.s64 	%rd10985, %rd9, %rd10984;
	ld.f32 	%f1768, [%rd10985];
	ld.f32 	%f1769, [%SP+612];
	// Callseq Start 300
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10959;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1765;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1766;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1767;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1768;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1769;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 300
tmp1576:

BB43_620:
	.loc	1 474 1
	cvt.u32.u16	%r11542, %rs9;
	ld.u16 	%rs3276, [%SP+16];
	cvt.u32.u16	%r11543, %rs3276;
	mul.lo.s32 	%r11544, %r11543, 3;
	add.s32 	%r11545, %r11542, %r11544;
	cvt.s64.s32	%rd10986, %r11545;
	shl.b64 	%rd10987, %rd10986, 1;
	mov.u64 	%rd10988, cBoolModel;
	cvta.const.u64 	%rd10989, %rd10988;
	add.s64 	%rd10990, %rd10989, %rd10987;
	ld.u16 	%rs3277, [%rd10990];
	setp.ne.s16	%p617, %rs3277, 0;
	not.pred 	%p618, %p617;
	@%p618 bra 	BB43_622;
	bra.uni 	BB43_621;

BB43_621:
	add.u64 	%rd10991, %SP, 580;
	.loc	1 474 1
tmp1577:
	add.s64 	%rd10992, %rd10991, 16;
	cvt.u32.u16	%r11546, %rs1;
	cvt.u32.u16	%r11547, %rs28;
	mul.lo.s32 	%r11548, %r11546, %r11547;
	ld.u16 	%rs3278, [%SP+42];
	cvt.u32.u16	%r11549, %rs3278;
	mul.lo.s32 	%r11550, %r11549, 6;
	add.s32 	%r11551, %r11548, %r11550;
	cvt.u64.u16	%rd10993, %rs9;
	mov.u64 	%rd10994, cSegToComp;
	cvta.const.u64 	%rd10995, %rd10994;
	shl.b64 	%rd10996, %rd10993, 1;
	add.s64 	%rd10997, %rd10995, %rd10996;
	ld.u16 	%rs3279, [%rd10997];
	cvt.u32.u16	%r11552, %rs3279;
	add.s32 	%r11553, %r11551, %r11552;
	cvt.s64.s32	%rd10998, %r11553;
	shl.b64 	%rd10999, %rd10998, 2;
	add.s64 	%rd11000, %rd9, %rd10999;
	ld.f32 	%f1770, [%rd11000];
	cvt.u32.u16	%r11554, %rs1;
	cvt.u32.u16	%r11555, %rs28;
	mul.lo.s32 	%r11556, %r11554, %r11555;
	ld.u16 	%rs3280, [%SP+42];
	cvt.u32.u16	%r11557, %rs3280;
	mul.lo.s32 	%r11558, %r11557, 7;
	add.s32 	%r11559, %r11556, %r11558;
	cvt.u64.u16	%rd11001, %rs9;
	shl.b64 	%rd11002, %rd11001, 1;
	add.s64 	%rd11003, %rd10995, %rd11002;
	ld.u16 	%rs3281, [%rd11003];
	cvt.u32.u16	%r11560, %rs3281;
	add.s32 	%r11561, %r11559, %r11560;
	cvt.s64.s32	%rd11004, %r11561;
	shl.b64 	%rd11005, %rd11004, 2;
	add.s64 	%rd11006, %rd9, %rd11005;
	ld.f32 	%f1771, [%rd11006];
	cvt.u32.u16	%r11562, %rs1;
	cvt.u32.u16	%r11563, %rs28;
	mul.lo.s32 	%r11564, %r11562, %r11563;
	ld.u16 	%rs3282, [%SP+42];
	cvt.u32.u16	%r11565, %rs3282;
	mul.lo.s32 	%r11566, %r11565, 8;
	add.s32 	%r11567, %r11564, %r11566;
	cvt.u64.u16	%rd11007, %rs9;
	shl.b64 	%rd11008, %rd11007, 1;
	add.s64 	%rd11009, %rd10995, %rd11008;
	ld.u16 	%rs3283, [%rd11009];
	cvt.u32.u16	%r11568, %rs3283;
	add.s32 	%r11569, %r11567, %r11568;
	cvt.s64.s32	%rd11010, %r11569;
	shl.b64 	%rd11011, %rd11010, 2;
	add.s64 	%rd11012, %rd9, %rd11011;
	ld.f32 	%f1772, [%rd11012];
	cvt.u32.u16	%r11570, %rs1;
	cvt.u32.u16	%r11571, %rs28;
	mul.lo.s32 	%r11572, %r11570, %r11571;
	ld.u16 	%rs3284, [%SP+42];
	cvt.u32.u16	%r11573, %rs3284;
	mul.lo.s32 	%r11574, %r11573, 9;
	add.s32 	%r11575, %r11572, %r11574;
	cvt.u64.u16	%rd11013, %rs9;
	shl.b64 	%rd11014, %rd11013, 1;
	add.s64 	%rd11015, %rd10995, %rd11014;
	ld.u16 	%rs3285, [%rd11015];
	cvt.u32.u16	%r11576, %rs3285;
	add.s32 	%r11577, %r11575, %r11576;
	cvt.s64.s32	%rd11016, %r11577;
	shl.b64 	%rd11017, %rd11016, 2;
	add.s64 	%rd11018, %rd9, %rd11017;
	ld.f32 	%f1773, [%rd11018];
	cvt.u32.u16	%r11578, %rs1;
	cvt.u32.u16	%r11579, %rs28;
	mul.lo.s32 	%r11580, %r11578, %r11579;
	ld.u16 	%rs3286, [%SP+42];
	cvt.u32.u16	%r11581, %rs3286;
	mul.lo.s32 	%r11582, %r11581, 10;
	add.s32 	%r11583, %r11580, %r11582;
	cvt.u64.u16	%rd11019, %rs9;
	shl.b64 	%rd11020, %rd11019, 1;
	add.s64 	%rd11021, %rd10995, %rd11020;
	ld.u16 	%rs3287, [%rd11021];
	cvt.u32.u16	%r11584, %rs3287;
	add.s32 	%r11585, %r11583, %r11584;
	cvt.s64.s32	%rd11022, %r11585;
	shl.b64 	%rd11023, %rd11022, 2;
	add.s64 	%rd11024, %rd9, %rd11023;
	ld.f32 	%f1774, [%rd11024];
	// Callseq Start 301
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10992;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1770;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1771;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1772;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1773;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1774;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 301
tmp1578:

BB43_622:
	.loc	1 474 1
	cvt.u32.u16	%r11586, %rs9;
	ld.u16 	%rs3288, [%SP+16];
	cvt.u32.u16	%r11587, %rs3288;
	mul.lo.s32 	%r11588, %r11587, 4;
	add.s32 	%r11589, %r11586, %r11588;
	cvt.s64.s32	%rd11025, %r11589;
	shl.b64 	%rd11026, %rd11025, 1;
	mov.u64 	%rd11027, cBoolModel;
	cvta.const.u64 	%rd11028, %rd11027;
	add.s64 	%rd11029, %rd11028, %rd11026;
	ld.u16 	%rs3289, [%rd11029];
	setp.ne.s16	%p619, %rs3289, 0;
	not.pred 	%p620, %p619;
	@%p620 bra 	BB43_624;
	bra.uni 	BB43_623;

BB43_623:
	add.u64 	%rd11030, %SP, 580;
	.loc	1 474 1
tmp1579:
	add.s64 	%rd11031, %rd11030, 20;
	cvt.u32.u16	%r11590, %rs1;
	cvt.u32.u16	%r11591, %rs28;
	mul.lo.s32 	%r11592, %r11590, %r11591;
	ld.u16 	%rs3290, [%SP+42];
	cvt.u32.u16	%r11593, %rs3290;
	mul.lo.s32 	%r11594, %r11593, 11;
	add.s32 	%r11595, %r11592, %r11594;
	cvt.u64.u16	%rd11032, %rs9;
	mov.u64 	%rd11033, cSegToComp;
	cvta.const.u64 	%rd11034, %rd11033;
	shl.b64 	%rd11035, %rd11032, 1;
	add.s64 	%rd11036, %rd11034, %rd11035;
	ld.u16 	%rs3291, [%rd11036];
	cvt.u32.u16	%r11596, %rs3291;
	add.s32 	%r11597, %r11595, %r11596;
	cvt.s64.s32	%rd11037, %r11597;
	shl.b64 	%rd11038, %rd11037, 2;
	add.s64 	%rd11039, %rd9, %rd11038;
	ld.f32 	%f1775, [%rd11039];
	cvt.u32.u16	%r11598, %rs1;
	cvt.u32.u16	%r11599, %rs28;
	mul.lo.s32 	%r11600, %r11598, %r11599;
	ld.u16 	%rs3292, [%SP+42];
	cvt.u32.u16	%r11601, %rs3292;
	mul.lo.s32 	%r11602, %r11601, 12;
	add.s32 	%r11603, %r11600, %r11602;
	cvt.u64.u16	%rd11040, %rs9;
	shl.b64 	%rd11041, %rd11040, 1;
	add.s64 	%rd11042, %rd11034, %rd11041;
	ld.u16 	%rs3293, [%rd11042];
	cvt.u32.u16	%r11604, %rs3293;
	add.s32 	%r11605, %r11603, %r11604;
	cvt.s64.s32	%rd11043, %r11605;
	shl.b64 	%rd11044, %rd11043, 2;
	add.s64 	%rd11045, %rd9, %rd11044;
	ld.f32 	%f1776, [%rd11045];
	cvt.u32.u16	%r11606, %rs1;
	cvt.u32.u16	%r11607, %rs28;
	mul.lo.s32 	%r11608, %r11606, %r11607;
	ld.u16 	%rs3294, [%SP+42];
	cvt.u32.u16	%r11609, %rs3294;
	mul.lo.s32 	%r11610, %r11609, 13;
	add.s32 	%r11611, %r11608, %r11610;
	cvt.u64.u16	%rd11046, %rs9;
	shl.b64 	%rd11047, %rd11046, 1;
	add.s64 	%rd11048, %rd11034, %rd11047;
	ld.u16 	%rs3295, [%rd11048];
	cvt.u32.u16	%r11612, %rs3295;
	add.s32 	%r11613, %r11611, %r11612;
	cvt.s64.s32	%rd11049, %r11613;
	shl.b64 	%rd11050, %rd11049, 2;
	add.s64 	%rd11051, %rd9, %rd11050;
	ld.f32 	%f1777, [%rd11051];
	cvt.u32.u16	%r11614, %rs1;
	cvt.u32.u16	%r11615, %rs28;
	mul.lo.s32 	%r11616, %r11614, %r11615;
	ld.u16 	%rs3296, [%SP+42];
	cvt.u32.u16	%r11617, %rs3296;
	mul.lo.s32 	%r11618, %r11617, 14;
	add.s32 	%r11619, %r11616, %r11618;
	cvt.u64.u16	%rd11052, %rs9;
	shl.b64 	%rd11053, %rd11052, 1;
	add.s64 	%rd11054, %rd11034, %rd11053;
	ld.u16 	%rs3297, [%rd11054];
	cvt.u32.u16	%r11620, %rs3297;
	add.s32 	%r11621, %r11619, %r11620;
	cvt.s64.s32	%rd11055, %r11621;
	shl.b64 	%rd11056, %rd11055, 2;
	add.s64 	%rd11057, %rd9, %rd11056;
	ld.f32 	%f1778, [%rd11057];
	cvt.u32.u16	%r11622, %rs1;
	cvt.u32.u16	%r11623, %rs28;
	mul.lo.s32 	%r11624, %r11622, %r11623;
	ld.u16 	%rs3298, [%SP+42];
	cvt.u32.u16	%r11625, %rs3298;
	mul.lo.s32 	%r11626, %r11625, 15;
	add.s32 	%r11627, %r11624, %r11626;
	cvt.u64.u16	%rd11058, %rs9;
	shl.b64 	%rd11059, %rd11058, 1;
	add.s64 	%rd11060, %rd11034, %rd11059;
	ld.u16 	%rs3299, [%rd11060];
	cvt.u32.u16	%r11628, %rs3299;
	add.s32 	%r11629, %r11627, %r11628;
	cvt.s64.s32	%rd11061, %r11629;
	shl.b64 	%rd11062, %rd11061, 2;
	add.s64 	%rd11063, %rd9, %rd11062;
	ld.f32 	%f1779, [%rd11063];
	// Callseq Start 302
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11031;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1775;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1776;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1777;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1778;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1779;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 302
tmp1580:

BB43_624:
	.loc	1 474 1
	cvt.u32.u16	%r11630, %rs9;
	ld.u16 	%rs3300, [%SP+16];
	cvt.u32.u16	%r11631, %rs3300;
	mul.lo.s32 	%r11632, %r11631, 5;
	add.s32 	%r11633, %r11630, %r11632;
	cvt.s64.s32	%rd11064, %r11633;
	shl.b64 	%rd11065, %rd11064, 1;
	mov.u64 	%rd11066, cBoolModel;
	cvta.const.u64 	%rd11067, %rd11066;
	add.s64 	%rd11068, %rd11067, %rd11065;
	ld.u16 	%rs3301, [%rd11068];
	setp.ne.s16	%p621, %rs3301, 0;
	not.pred 	%p622, %p621;
	@%p622 bra 	BB43_626;
	bra.uni 	BB43_625;

BB43_625:
	add.u64 	%rd11069, %SP, 580;
	.loc	1 474 1
tmp1581:
	add.s64 	%rd11070, %rd11069, 24;
	add.s64 	%rd11071, %rd11069, 28;
	cvt.u32.u16	%r11634, %rs1;
	cvt.u32.u16	%r11635, %rs28;
	mul.lo.s32 	%r11636, %r11634, %r11635;
	ld.u16 	%rs3302, [%SP+42];
	cvt.u32.u16	%r11637, %rs3302;
	mul.lo.s32 	%r11638, %r11637, 16;
	add.s32 	%r11639, %r11636, %r11638;
	cvt.u64.u16	%rd11072, %rs9;
	mov.u64 	%rd11073, cSegToComp;
	cvta.const.u64 	%rd11074, %rd11073;
	shl.b64 	%rd11075, %rd11072, 1;
	add.s64 	%rd11076, %rd11074, %rd11075;
	ld.u16 	%rs3303, [%rd11076];
	cvt.u32.u16	%r11640, %rs3303;
	add.s32 	%r11641, %r11639, %r11640;
	cvt.s64.s32	%rd11077, %r11641;
	shl.b64 	%rd11078, %rd11077, 2;
	add.s64 	%rd11079, %rd9, %rd11078;
	ld.f32 	%f1780, [%rd11079];
	cvt.u32.u16	%r11642, %rs1;
	cvt.u32.u16	%r11643, %rs28;
	mul.lo.s32 	%r11644, %r11642, %r11643;
	ld.u16 	%rs3304, [%SP+42];
	cvt.u32.u16	%r11645, %rs3304;
	mul.lo.s32 	%r11646, %r11645, 17;
	add.s32 	%r11647, %r11644, %r11646;
	cvt.u64.u16	%rd11080, %rs9;
	shl.b64 	%rd11081, %rd11080, 1;
	add.s64 	%rd11082, %rd11074, %rd11081;
	ld.u16 	%rs3305, [%rd11082];
	cvt.u32.u16	%r11648, %rs3305;
	add.s32 	%r11649, %r11647, %r11648;
	cvt.s64.s32	%rd11083, %r11649;
	shl.b64 	%rd11084, %rd11083, 2;
	add.s64 	%rd11085, %rd9, %rd11084;
	ld.f32 	%f1781, [%rd11085];
	cvt.u32.u16	%r11650, %rs1;
	cvt.u32.u16	%r11651, %rs28;
	mul.lo.s32 	%r11652, %r11650, %r11651;
	ld.u16 	%rs3306, [%SP+42];
	cvt.u32.u16	%r11653, %rs3306;
	mul.lo.s32 	%r11654, %r11653, 18;
	add.s32 	%r11655, %r11652, %r11654;
	cvt.u64.u16	%rd11086, %rs9;
	shl.b64 	%rd11087, %rd11086, 1;
	add.s64 	%rd11088, %rd11074, %rd11087;
	ld.u16 	%rs3307, [%rd11088];
	cvt.u32.u16	%r11656, %rs3307;
	add.s32 	%r11657, %r11655, %r11656;
	cvt.s64.s32	%rd11089, %r11657;
	shl.b64 	%rd11090, %rd11089, 2;
	add.s64 	%rd11091, %rd9, %rd11090;
	ld.f32 	%f1782, [%rd11091];
	cvt.u32.u16	%r11658, %rs1;
	cvt.u32.u16	%r11659, %rs28;
	mul.lo.s32 	%r11660, %r11658, %r11659;
	ld.u16 	%rs3308, [%SP+42];
	cvt.u32.u16	%r11661, %rs3308;
	mul.lo.s32 	%r11662, %r11661, 19;
	add.s32 	%r11663, %r11660, %r11662;
	cvt.u64.u16	%rd11092, %rs9;
	shl.b64 	%rd11093, %rd11092, 1;
	add.s64 	%rd11094, %rd11074, %rd11093;
	ld.u16 	%rs3309, [%rd11094];
	cvt.u32.u16	%r11664, %rs3309;
	add.s32 	%r11665, %r11663, %r11664;
	cvt.s64.s32	%rd11095, %r11665;
	shl.b64 	%rd11096, %rd11095, 2;
	add.s64 	%rd11097, %rd9, %rd11096;
	ld.f32 	%f1783, [%rd11097];
	cvt.u32.u16	%r11666, %rs1;
	cvt.u32.u16	%r11667, %rs28;
	mul.lo.s32 	%r11668, %r11666, %r11667;
	ld.u16 	%rs3310, [%SP+42];
	cvt.u32.u16	%r11669, %rs3310;
	mul.lo.s32 	%r11670, %r11669, 20;
	add.s32 	%r11671, %r11668, %r11670;
	cvt.u64.u16	%rd11098, %rs9;
	shl.b64 	%rd11099, %rd11098, 1;
	add.s64 	%rd11100, %rd11074, %rd11099;
	ld.u16 	%rs3311, [%rd11100];
	cvt.u32.u16	%r11672, %rs3311;
	add.s32 	%r11673, %r11671, %r11672;
	cvt.s64.s32	%rd11101, %r11673;
	shl.b64 	%rd11102, %rd11101, 2;
	add.s64 	%rd11103, %rd9, %rd11102;
	ld.f32 	%f1784, [%rd11103];
	cvt.u32.u16	%r11674, %rs1;
	cvt.u32.u16	%r11675, %rs28;
	mul.lo.s32 	%r11676, %r11674, %r11675;
	ld.u16 	%rs3312, [%SP+42];
	cvt.u32.u16	%r11677, %rs3312;
	mul.lo.s32 	%r11678, %r11677, 21;
	add.s32 	%r11679, %r11676, %r11678;
	cvt.u64.u16	%rd11104, %rs9;
	shl.b64 	%rd11105, %rd11104, 1;
	add.s64 	%rd11106, %rd11074, %rd11105;
	ld.u16 	%rs3313, [%rd11106];
	cvt.u32.u16	%r11680, %rs3313;
	add.s32 	%r11681, %r11679, %r11680;
	cvt.s64.s32	%rd11107, %r11681;
	shl.b64 	%rd11108, %rd11107, 2;
	add.s64 	%rd11109, %rd9, %rd11108;
	ld.f32 	%f1785, [%rd11109];
	cvt.u32.u16	%r11682, %rs1;
	cvt.u32.u16	%r11683, %rs28;
	mul.lo.s32 	%r11684, %r11682, %r11683;
	ld.u16 	%rs3314, [%SP+42];
	cvt.u32.u16	%r11685, %rs3314;
	mul.lo.s32 	%r11686, %r11685, 22;
	add.s32 	%r11687, %r11684, %r11686;
	cvt.u64.u16	%rd11110, %rs9;
	shl.b64 	%rd11111, %rd11110, 1;
	add.s64 	%rd11112, %rd11074, %rd11111;
	ld.u16 	%rs3315, [%rd11112];
	cvt.u32.u16	%r11688, %rs3315;
	add.s32 	%r11689, %r11687, %r11688;
	cvt.s64.s32	%rd11113, %r11689;
	shl.b64 	%rd11114, %rd11113, 2;
	add.s64 	%rd11115, %rd9, %rd11114;
	ld.f32 	%f1786, [%rd11115];
	cvt.u32.u16	%r11690, %rs1;
	cvt.u32.u16	%r11691, %rs28;
	mul.lo.s32 	%r11692, %r11690, %r11691;
	ld.u16 	%rs3316, [%SP+42];
	cvt.u32.u16	%r11693, %rs3316;
	mul.lo.s32 	%r11694, %r11693, 23;
	add.s32 	%r11695, %r11692, %r11694;
	cvt.u64.u16	%rd11116, %rs9;
	shl.b64 	%rd11117, %rd11116, 1;
	add.s64 	%rd11118, %rd11074, %rd11117;
	ld.u16 	%rs3317, [%rd11118];
	cvt.u32.u16	%r11696, %rs3317;
	add.s32 	%r11697, %r11695, %r11696;
	cvt.s64.s32	%rd11119, %r11697;
	shl.b64 	%rd11120, %rd11119, 2;
	add.s64 	%rd11121, %rd9, %rd11120;
	ld.f32 	%f1787, [%rd11121];
	cvt.u32.u16	%r11698, %rs1;
	cvt.u32.u16	%r11699, %rs28;
	mul.lo.s32 	%r11700, %r11698, %r11699;
	ld.u16 	%rs3318, [%SP+42];
	cvt.u32.u16	%r11701, %rs3318;
	mul.lo.s32 	%r11702, %r11701, 24;
	add.s32 	%r11703, %r11700, %r11702;
	cvt.u64.u16	%rd11122, %rs9;
	shl.b64 	%rd11123, %rd11122, 1;
	add.s64 	%rd11124, %rd11074, %rd11123;
	ld.u16 	%rs3319, [%rd11124];
	cvt.u32.u16	%r11704, %rs3319;
	add.s32 	%r11705, %r11703, %r11704;
	cvt.s64.s32	%rd11125, %r11705;
	shl.b64 	%rd11126, %rd11125, 2;
	add.s64 	%rd11127, %rd9, %rd11126;
	ld.f32 	%f1788, [%rd11127];
	cvt.u32.u16	%r11706, %rs1;
	cvt.u32.u16	%r11707, %rs28;
	mul.lo.s32 	%r11708, %r11706, %r11707;
	ld.u16 	%rs3320, [%SP+42];
	cvt.u32.u16	%r11709, %rs3320;
	mul.lo.s32 	%r11710, %r11709, 25;
	add.s32 	%r11711, %r11708, %r11710;
	cvt.u64.u16	%rd11128, %rs9;
	shl.b64 	%rd11129, %rd11128, 1;
	add.s64 	%rd11130, %rd11074, %rd11129;
	ld.u16 	%rs3321, [%rd11130];
	cvt.u32.u16	%r11712, %rs3321;
	add.s32 	%r11713, %r11711, %r11712;
	cvt.s64.s32	%rd11131, %r11713;
	shl.b64 	%rd11132, %rd11131, 2;
	add.s64 	%rd11133, %rd9, %rd11132;
	ld.f32 	%f1789, [%rd11133];
	cvt.u32.u16	%r11714, %rs1;
	cvt.u32.u16	%r11715, %rs28;
	mul.lo.s32 	%r11716, %r11714, %r11715;
	ld.u16 	%rs3322, [%SP+42];
	cvt.u32.u16	%r11717, %rs3322;
	mul.lo.s32 	%r11718, %r11717, 26;
	add.s32 	%r11719, %r11716, %r11718;
	cvt.u64.u16	%rd11134, %rs9;
	shl.b64 	%rd11135, %rd11134, 1;
	add.s64 	%rd11136, %rd11074, %rd11135;
	ld.u16 	%rs3323, [%rd11136];
	cvt.u32.u16	%r11720, %rs3323;
	add.s32 	%r11721, %r11719, %r11720;
	cvt.s64.s32	%rd11137, %r11721;
	shl.b64 	%rd11138, %rd11137, 2;
	add.s64 	%rd11139, %rd9, %rd11138;
	ld.f32 	%f1790, [%rd11139];
	cvt.u32.u16	%r11722, %rs1;
	cvt.u32.u16	%r11723, %rs28;
	mul.lo.s32 	%r11724, %r11722, %r11723;
	ld.u16 	%rs3324, [%SP+42];
	cvt.u32.u16	%r11725, %rs3324;
	mul.lo.s32 	%r11726, %r11725, 27;
	add.s32 	%r11727, %r11724, %r11726;
	cvt.u64.u16	%rd11140, %rs9;
	shl.b64 	%rd11141, %rd11140, 1;
	add.s64 	%rd11142, %rd11074, %rd11141;
	ld.u16 	%rs3325, [%rd11142];
	cvt.u32.u16	%r11728, %rs3325;
	add.s32 	%r11729, %r11727, %r11728;
	cvt.s64.s32	%rd11143, %r11729;
	shl.b64 	%rd11144, %rd11143, 2;
	add.s64 	%rd11145, %rd9, %rd11144;
	ld.f32 	%f1791, [%rd11145];
	// Callseq Start 303
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1932;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11070;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11071;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1780;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1781;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1782;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1783;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1784;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1785;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1786;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1787;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1788;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1789;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1790;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1791;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 303
tmp1582:

BB43_626:
	.loc	1 474 1
	cvt.u32.u16	%r11730, %rs10;
	ld.u16 	%rs3326, [%SP+16];
	cvt.u32.u16	%r11731, %rs3326;
	mul.lo.s32 	%r11732, %r11731, 0;
	add.s32 	%r11733, %r11730, %r11732;
	cvt.s64.s32	%rd11146, %r11733;
	shl.b64 	%rd11147, %rd11146, 1;
	mov.u64 	%rd11148, cBoolModel;
	cvta.const.u64 	%rd11149, %rd11148;
	add.s64 	%rd11150, %rd11149, %rd11147;
	ld.u16 	%rs3327, [%rd11150];
	setp.ne.s16	%p623, %rs3327, 0;
	not.pred 	%p624, %p623;
	@%p624 bra 	BB43_628;
	bra.uni 	BB43_627;

BB43_627:
	add.u64 	%rd11151, %SP, 620;
	.loc	1 474 1
tmp1583:
	add.s64 	%rd11152, %rd11151, 4;
	cvt.u32.u16	%r11734, %rs1;
	cvt.u32.u16	%r11735, %rs28;
	mul.lo.s32 	%r11736, %r11734, %r11735;
	ld.u16 	%rs3328, [%SP+42];
	cvt.u32.u16	%r11737, %rs3328;
	mul.lo.s32 	%r11738, %r11737, 0;
	add.s32 	%r11739, %r11736, %r11738;
	cvt.u64.u16	%rd11153, %rs10;
	mov.u64 	%rd11154, cSegToComp;
	cvta.const.u64 	%rd11155, %rd11154;
	shl.b64 	%rd11156, %rd11153, 1;
	add.s64 	%rd11157, %rd11155, %rd11156;
	ld.u16 	%rs3329, [%rd11157];
	cvt.u32.u16	%r11740, %rs3329;
	add.s32 	%r11741, %r11739, %r11740;
	cvt.s64.s32	%rd11158, %r11741;
	shl.b64 	%rd11159, %rd11158, 2;
	add.s64 	%rd11160, %rd9, %rd11159;
	ld.f32 	%f1792, [%rd11160];
	cvt.u32.u16	%r11742, %rs1;
	cvt.u32.u16	%r11743, %rs28;
	mul.lo.s32 	%r11744, %r11742, %r11743;
	ld.u16 	%rs3330, [%SP+42];
	cvt.u32.u16	%r11745, %rs3330;
	mul.lo.s32 	%r11746, %r11745, 1;
	add.s32 	%r11747, %r11744, %r11746;
	cvt.u64.u16	%rd11161, %rs10;
	shl.b64 	%rd11162, %rd11161, 1;
	add.s64 	%rd11163, %rd11155, %rd11162;
	ld.u16 	%rs3331, [%rd11163];
	cvt.u32.u16	%r11748, %rs3331;
	add.s32 	%r11749, %r11747, %r11748;
	cvt.s64.s32	%rd11164, %r11749;
	shl.b64 	%rd11165, %rd11164, 2;
	add.s64 	%rd11166, %rd9, %rd11165;
	ld.f32 	%f1793, [%rd11166];
	ld.f32 	%f1794, [%SP+652];
	add.s64 	%rd11167, %rd11151, 36;
	// Callseq Start 304
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11151;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11152;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1792;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1793;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1794;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11167;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 304
tmp1584:

BB43_628:
	.loc	1 474 1
	cvt.u32.u16	%r11750, %rs10;
	ld.u16 	%rs3332, [%SP+16];
	cvt.u32.u16	%r11751, %rs3332;
	mul.lo.s32 	%r11752, %r11751, 1;
	add.s32 	%r11753, %r11750, %r11752;
	cvt.s64.s32	%rd11168, %r11753;
	shl.b64 	%rd11169, %rd11168, 1;
	mov.u64 	%rd11170, cBoolModel;
	cvta.const.u64 	%rd11171, %rd11170;
	add.s64 	%rd11172, %rd11171, %rd11169;
	ld.u16 	%rs3333, [%rd11172];
	setp.ne.s16	%p625, %rs3333, 0;
	not.pred 	%p626, %p625;
	@%p626 bra 	BB43_630;
	bra.uni 	BB43_629;

BB43_629:
	add.u64 	%rd11173, %SP, 620;
	.loc	1 474 1
tmp1585:
	add.s64 	%rd11174, %rd11173, 8;
	ld.f32 	%f1795, [%SP+656];
	add.s64 	%rd11175, %rd11173, 32;
	// Callseq Start 305
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11174;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1795;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11175;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 305
tmp1586:

BB43_630:
	.loc	1 474 1
	cvt.u32.u16	%r11754, %rs10;
	ld.u16 	%rs3334, [%SP+16];
	cvt.u32.u16	%r11755, %rs3334;
	mul.lo.s32 	%r11756, %r11755, 2;
	add.s32 	%r11757, %r11754, %r11756;
	cvt.s64.s32	%rd11176, %r11757;
	shl.b64 	%rd11177, %rd11176, 1;
	mov.u64 	%rd11178, cBoolModel;
	cvta.const.u64 	%rd11179, %rd11178;
	add.s64 	%rd11180, %rd11179, %rd11177;
	ld.u16 	%rs3335, [%rd11180];
	setp.ne.s16	%p627, %rs3335, 0;
	not.pred 	%p628, %p627;
	@%p628 bra 	BB43_632;
	bra.uni 	BB43_631;

BB43_631:
	add.u64 	%rd11181, %SP, 620;
	.loc	1 474 1
tmp1587:
	add.s64 	%rd11182, %rd11181, 12;
	cvt.u32.u16	%r11758, %rs1;
	cvt.u32.u16	%r11759, %rs28;
	mul.lo.s32 	%r11760, %r11758, %r11759;
	ld.u16 	%rs3336, [%SP+42];
	cvt.u32.u16	%r11761, %rs3336;
	mul.lo.s32 	%r11762, %r11761, 2;
	add.s32 	%r11763, %r11760, %r11762;
	cvt.u64.u16	%rd11183, %rs10;
	mov.u64 	%rd11184, cSegToComp;
	cvta.const.u64 	%rd11185, %rd11184;
	shl.b64 	%rd11186, %rd11183, 1;
	add.s64 	%rd11187, %rd11185, %rd11186;
	ld.u16 	%rs3337, [%rd11187];
	cvt.u32.u16	%r11764, %rs3337;
	add.s32 	%r11765, %r11763, %r11764;
	cvt.s64.s32	%rd11188, %r11765;
	shl.b64 	%rd11189, %rd11188, 2;
	add.s64 	%rd11190, %rd9, %rd11189;
	ld.f32 	%f1796, [%rd11190];
	cvt.u32.u16	%r11766, %rs1;
	cvt.u32.u16	%r11767, %rs28;
	mul.lo.s32 	%r11768, %r11766, %r11767;
	ld.u16 	%rs3338, [%SP+42];
	cvt.u32.u16	%r11769, %rs3338;
	mul.lo.s32 	%r11770, %r11769, 3;
	add.s32 	%r11771, %r11768, %r11770;
	cvt.u64.u16	%rd11191, %rs10;
	shl.b64 	%rd11192, %rd11191, 1;
	add.s64 	%rd11193, %rd11185, %rd11192;
	ld.u16 	%rs3339, [%rd11193];
	cvt.u32.u16	%r11772, %rs3339;
	add.s32 	%r11773, %r11771, %r11772;
	cvt.s64.s32	%rd11194, %r11773;
	shl.b64 	%rd11195, %rd11194, 2;
	add.s64 	%rd11196, %rd9, %rd11195;
	ld.f32 	%f1797, [%rd11196];
	cvt.u32.u16	%r11774, %rs1;
	cvt.u32.u16	%r11775, %rs28;
	mul.lo.s32 	%r11776, %r11774, %r11775;
	ld.u16 	%rs3340, [%SP+42];
	cvt.u32.u16	%r11777, %rs3340;
	mul.lo.s32 	%r11778, %r11777, 4;
	add.s32 	%r11779, %r11776, %r11778;
	cvt.u64.u16	%rd11197, %rs10;
	shl.b64 	%rd11198, %rd11197, 1;
	add.s64 	%rd11199, %rd11185, %rd11198;
	ld.u16 	%rs3341, [%rd11199];
	cvt.u32.u16	%r11780, %rs3341;
	add.s32 	%r11781, %r11779, %r11780;
	cvt.s64.s32	%rd11200, %r11781;
	shl.b64 	%rd11201, %rd11200, 2;
	add.s64 	%rd11202, %rd9, %rd11201;
	ld.f32 	%f1798, [%rd11202];
	cvt.u32.u16	%r11782, %rs1;
	cvt.u32.u16	%r11783, %rs28;
	mul.lo.s32 	%r11784, %r11782, %r11783;
	ld.u16 	%rs3342, [%SP+42];
	cvt.u32.u16	%r11785, %rs3342;
	mul.lo.s32 	%r11786, %r11785, 5;
	add.s32 	%r11787, %r11784, %r11786;
	cvt.u64.u16	%rd11203, %rs10;
	shl.b64 	%rd11204, %rd11203, 1;
	add.s64 	%rd11205, %rd11185, %rd11204;
	ld.u16 	%rs3343, [%rd11205];
	cvt.u32.u16	%r11788, %rs3343;
	add.s32 	%r11789, %r11787, %r11788;
	cvt.s64.s32	%rd11206, %r11789;
	shl.b64 	%rd11207, %rd11206, 2;
	add.s64 	%rd11208, %rd9, %rd11207;
	ld.f32 	%f1799, [%rd11208];
	ld.f32 	%f1800, [%SP+652];
	// Callseq Start 306
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11182;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1796;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1797;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1798;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1799;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1800;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 306
tmp1588:

BB43_632:
	.loc	1 474 1
	cvt.u32.u16	%r11790, %rs10;
	ld.u16 	%rs3344, [%SP+16];
	cvt.u32.u16	%r11791, %rs3344;
	mul.lo.s32 	%r11792, %r11791, 3;
	add.s32 	%r11793, %r11790, %r11792;
	cvt.s64.s32	%rd11209, %r11793;
	shl.b64 	%rd11210, %rd11209, 1;
	mov.u64 	%rd11211, cBoolModel;
	cvta.const.u64 	%rd11212, %rd11211;
	add.s64 	%rd11213, %rd11212, %rd11210;
	ld.u16 	%rs3345, [%rd11213];
	setp.ne.s16	%p629, %rs3345, 0;
	not.pred 	%p630, %p629;
	@%p630 bra 	BB43_634;
	bra.uni 	BB43_633;

BB43_633:
	add.u64 	%rd11214, %SP, 620;
	.loc	1 474 1
tmp1589:
	add.s64 	%rd11215, %rd11214, 16;
	cvt.u32.u16	%r11794, %rs1;
	cvt.u32.u16	%r11795, %rs28;
	mul.lo.s32 	%r11796, %r11794, %r11795;
	ld.u16 	%rs3346, [%SP+42];
	cvt.u32.u16	%r11797, %rs3346;
	mul.lo.s32 	%r11798, %r11797, 6;
	add.s32 	%r11799, %r11796, %r11798;
	cvt.u64.u16	%rd11216, %rs10;
	mov.u64 	%rd11217, cSegToComp;
	cvta.const.u64 	%rd11218, %rd11217;
	shl.b64 	%rd11219, %rd11216, 1;
	add.s64 	%rd11220, %rd11218, %rd11219;
	ld.u16 	%rs3347, [%rd11220];
	cvt.u32.u16	%r11800, %rs3347;
	add.s32 	%r11801, %r11799, %r11800;
	cvt.s64.s32	%rd11221, %r11801;
	shl.b64 	%rd11222, %rd11221, 2;
	add.s64 	%rd11223, %rd9, %rd11222;
	ld.f32 	%f1801, [%rd11223];
	cvt.u32.u16	%r11802, %rs1;
	cvt.u32.u16	%r11803, %rs28;
	mul.lo.s32 	%r11804, %r11802, %r11803;
	ld.u16 	%rs3348, [%SP+42];
	cvt.u32.u16	%r11805, %rs3348;
	mul.lo.s32 	%r11806, %r11805, 7;
	add.s32 	%r11807, %r11804, %r11806;
	cvt.u64.u16	%rd11224, %rs10;
	shl.b64 	%rd11225, %rd11224, 1;
	add.s64 	%rd11226, %rd11218, %rd11225;
	ld.u16 	%rs3349, [%rd11226];
	cvt.u32.u16	%r11808, %rs3349;
	add.s32 	%r11809, %r11807, %r11808;
	cvt.s64.s32	%rd11227, %r11809;
	shl.b64 	%rd11228, %rd11227, 2;
	add.s64 	%rd11229, %rd9, %rd11228;
	ld.f32 	%f1802, [%rd11229];
	cvt.u32.u16	%r11810, %rs1;
	cvt.u32.u16	%r11811, %rs28;
	mul.lo.s32 	%r11812, %r11810, %r11811;
	ld.u16 	%rs3350, [%SP+42];
	cvt.u32.u16	%r11813, %rs3350;
	mul.lo.s32 	%r11814, %r11813, 8;
	add.s32 	%r11815, %r11812, %r11814;
	cvt.u64.u16	%rd11230, %rs10;
	shl.b64 	%rd11231, %rd11230, 1;
	add.s64 	%rd11232, %rd11218, %rd11231;
	ld.u16 	%rs3351, [%rd11232];
	cvt.u32.u16	%r11816, %rs3351;
	add.s32 	%r11817, %r11815, %r11816;
	cvt.s64.s32	%rd11233, %r11817;
	shl.b64 	%rd11234, %rd11233, 2;
	add.s64 	%rd11235, %rd9, %rd11234;
	ld.f32 	%f1803, [%rd11235];
	cvt.u32.u16	%r11818, %rs1;
	cvt.u32.u16	%r11819, %rs28;
	mul.lo.s32 	%r11820, %r11818, %r11819;
	ld.u16 	%rs3352, [%SP+42];
	cvt.u32.u16	%r11821, %rs3352;
	mul.lo.s32 	%r11822, %r11821, 9;
	add.s32 	%r11823, %r11820, %r11822;
	cvt.u64.u16	%rd11236, %rs10;
	shl.b64 	%rd11237, %rd11236, 1;
	add.s64 	%rd11238, %rd11218, %rd11237;
	ld.u16 	%rs3353, [%rd11238];
	cvt.u32.u16	%r11824, %rs3353;
	add.s32 	%r11825, %r11823, %r11824;
	cvt.s64.s32	%rd11239, %r11825;
	shl.b64 	%rd11240, %rd11239, 2;
	add.s64 	%rd11241, %rd9, %rd11240;
	ld.f32 	%f1804, [%rd11241];
	cvt.u32.u16	%r11826, %rs1;
	cvt.u32.u16	%r11827, %rs28;
	mul.lo.s32 	%r11828, %r11826, %r11827;
	ld.u16 	%rs3354, [%SP+42];
	cvt.u32.u16	%r11829, %rs3354;
	mul.lo.s32 	%r11830, %r11829, 10;
	add.s32 	%r11831, %r11828, %r11830;
	cvt.u64.u16	%rd11242, %rs10;
	shl.b64 	%rd11243, %rd11242, 1;
	add.s64 	%rd11244, %rd11218, %rd11243;
	ld.u16 	%rs3355, [%rd11244];
	cvt.u32.u16	%r11832, %rs3355;
	add.s32 	%r11833, %r11831, %r11832;
	cvt.s64.s32	%rd11245, %r11833;
	shl.b64 	%rd11246, %rd11245, 2;
	add.s64 	%rd11247, %rd9, %rd11246;
	ld.f32 	%f1805, [%rd11247];
	// Callseq Start 307
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11215;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1801;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1802;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1803;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1804;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1805;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 307
tmp1590:

BB43_634:
	.loc	1 474 1
	cvt.u32.u16	%r11834, %rs10;
	ld.u16 	%rs3356, [%SP+16];
	cvt.u32.u16	%r11835, %rs3356;
	mul.lo.s32 	%r11836, %r11835, 4;
	add.s32 	%r11837, %r11834, %r11836;
	cvt.s64.s32	%rd11248, %r11837;
	shl.b64 	%rd11249, %rd11248, 1;
	mov.u64 	%rd11250, cBoolModel;
	cvta.const.u64 	%rd11251, %rd11250;
	add.s64 	%rd11252, %rd11251, %rd11249;
	ld.u16 	%rs3357, [%rd11252];
	setp.ne.s16	%p631, %rs3357, 0;
	not.pred 	%p632, %p631;
	@%p632 bra 	BB43_636;
	bra.uni 	BB43_635;

BB43_635:
	add.u64 	%rd11253, %SP, 620;
	.loc	1 474 1
tmp1591:
	add.s64 	%rd11254, %rd11253, 20;
	cvt.u32.u16	%r11838, %rs1;
	cvt.u32.u16	%r11839, %rs28;
	mul.lo.s32 	%r11840, %r11838, %r11839;
	ld.u16 	%rs3358, [%SP+42];
	cvt.u32.u16	%r11841, %rs3358;
	mul.lo.s32 	%r11842, %r11841, 11;
	add.s32 	%r11843, %r11840, %r11842;
	cvt.u64.u16	%rd11255, %rs10;
	mov.u64 	%rd11256, cSegToComp;
	cvta.const.u64 	%rd11257, %rd11256;
	shl.b64 	%rd11258, %rd11255, 1;
	add.s64 	%rd11259, %rd11257, %rd11258;
	ld.u16 	%rs3359, [%rd11259];
	cvt.u32.u16	%r11844, %rs3359;
	add.s32 	%r11845, %r11843, %r11844;
	cvt.s64.s32	%rd11260, %r11845;
	shl.b64 	%rd11261, %rd11260, 2;
	add.s64 	%rd11262, %rd9, %rd11261;
	ld.f32 	%f1806, [%rd11262];
	cvt.u32.u16	%r11846, %rs1;
	cvt.u32.u16	%r11847, %rs28;
	mul.lo.s32 	%r11848, %r11846, %r11847;
	ld.u16 	%rs3360, [%SP+42];
	cvt.u32.u16	%r11849, %rs3360;
	mul.lo.s32 	%r11850, %r11849, 12;
	add.s32 	%r11851, %r11848, %r11850;
	cvt.u64.u16	%rd11263, %rs10;
	shl.b64 	%rd11264, %rd11263, 1;
	add.s64 	%rd11265, %rd11257, %rd11264;
	ld.u16 	%rs3361, [%rd11265];
	cvt.u32.u16	%r11852, %rs3361;
	add.s32 	%r11853, %r11851, %r11852;
	cvt.s64.s32	%rd11266, %r11853;
	shl.b64 	%rd11267, %rd11266, 2;
	add.s64 	%rd11268, %rd9, %rd11267;
	ld.f32 	%f1807, [%rd11268];
	cvt.u32.u16	%r11854, %rs1;
	cvt.u32.u16	%r11855, %rs28;
	mul.lo.s32 	%r11856, %r11854, %r11855;
	ld.u16 	%rs3362, [%SP+42];
	cvt.u32.u16	%r11857, %rs3362;
	mul.lo.s32 	%r11858, %r11857, 13;
	add.s32 	%r11859, %r11856, %r11858;
	cvt.u64.u16	%rd11269, %rs10;
	shl.b64 	%rd11270, %rd11269, 1;
	add.s64 	%rd11271, %rd11257, %rd11270;
	ld.u16 	%rs3363, [%rd11271];
	cvt.u32.u16	%r11860, %rs3363;
	add.s32 	%r11861, %r11859, %r11860;
	cvt.s64.s32	%rd11272, %r11861;
	shl.b64 	%rd11273, %rd11272, 2;
	add.s64 	%rd11274, %rd9, %rd11273;
	ld.f32 	%f1808, [%rd11274];
	cvt.u32.u16	%r11862, %rs1;
	cvt.u32.u16	%r11863, %rs28;
	mul.lo.s32 	%r11864, %r11862, %r11863;
	ld.u16 	%rs3364, [%SP+42];
	cvt.u32.u16	%r11865, %rs3364;
	mul.lo.s32 	%r11866, %r11865, 14;
	add.s32 	%r11867, %r11864, %r11866;
	cvt.u64.u16	%rd11275, %rs10;
	shl.b64 	%rd11276, %rd11275, 1;
	add.s64 	%rd11277, %rd11257, %rd11276;
	ld.u16 	%rs3365, [%rd11277];
	cvt.u32.u16	%r11868, %rs3365;
	add.s32 	%r11869, %r11867, %r11868;
	cvt.s64.s32	%rd11278, %r11869;
	shl.b64 	%rd11279, %rd11278, 2;
	add.s64 	%rd11280, %rd9, %rd11279;
	ld.f32 	%f1809, [%rd11280];
	cvt.u32.u16	%r11870, %rs1;
	cvt.u32.u16	%r11871, %rs28;
	mul.lo.s32 	%r11872, %r11870, %r11871;
	ld.u16 	%rs3366, [%SP+42];
	cvt.u32.u16	%r11873, %rs3366;
	mul.lo.s32 	%r11874, %r11873, 15;
	add.s32 	%r11875, %r11872, %r11874;
	cvt.u64.u16	%rd11281, %rs10;
	shl.b64 	%rd11282, %rd11281, 1;
	add.s64 	%rd11283, %rd11257, %rd11282;
	ld.u16 	%rs3367, [%rd11283];
	cvt.u32.u16	%r11876, %rs3367;
	add.s32 	%r11877, %r11875, %r11876;
	cvt.s64.s32	%rd11284, %r11877;
	shl.b64 	%rd11285, %rd11284, 2;
	add.s64 	%rd11286, %rd9, %rd11285;
	ld.f32 	%f1810, [%rd11286];
	// Callseq Start 308
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11254;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1806;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1807;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1808;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1809;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1810;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 308
tmp1592:

BB43_636:
	.loc	1 474 1
	cvt.u32.u16	%r11878, %rs10;
	ld.u16 	%rs3368, [%SP+16];
	cvt.u32.u16	%r11879, %rs3368;
	mul.lo.s32 	%r11880, %r11879, 5;
	add.s32 	%r11881, %r11878, %r11880;
	cvt.s64.s32	%rd11287, %r11881;
	shl.b64 	%rd11288, %rd11287, 1;
	mov.u64 	%rd11289, cBoolModel;
	cvta.const.u64 	%rd11290, %rd11289;
	add.s64 	%rd11291, %rd11290, %rd11288;
	ld.u16 	%rs3369, [%rd11291];
	setp.ne.s16	%p633, %rs3369, 0;
	not.pred 	%p634, %p633;
	@%p634 bra 	BB43_638;
	bra.uni 	BB43_637;

BB43_637:
	add.u64 	%rd11292, %SP, 620;
	.loc	1 474 1
tmp1593:
	add.s64 	%rd11293, %rd11292, 24;
	add.s64 	%rd11294, %rd11292, 28;
	cvt.u32.u16	%r11882, %rs1;
	cvt.u32.u16	%r11883, %rs28;
	mul.lo.s32 	%r11884, %r11882, %r11883;
	ld.u16 	%rs3370, [%SP+42];
	cvt.u32.u16	%r11885, %rs3370;
	mul.lo.s32 	%r11886, %r11885, 16;
	add.s32 	%r11887, %r11884, %r11886;
	cvt.u64.u16	%rd11295, %rs10;
	mov.u64 	%rd11296, cSegToComp;
	cvta.const.u64 	%rd11297, %rd11296;
	shl.b64 	%rd11298, %rd11295, 1;
	add.s64 	%rd11299, %rd11297, %rd11298;
	ld.u16 	%rs3371, [%rd11299];
	cvt.u32.u16	%r11888, %rs3371;
	add.s32 	%r11889, %r11887, %r11888;
	cvt.s64.s32	%rd11300, %r11889;
	shl.b64 	%rd11301, %rd11300, 2;
	add.s64 	%rd11302, %rd9, %rd11301;
	ld.f32 	%f1811, [%rd11302];
	cvt.u32.u16	%r11890, %rs1;
	cvt.u32.u16	%r11891, %rs28;
	mul.lo.s32 	%r11892, %r11890, %r11891;
	ld.u16 	%rs3372, [%SP+42];
	cvt.u32.u16	%r11893, %rs3372;
	mul.lo.s32 	%r11894, %r11893, 17;
	add.s32 	%r11895, %r11892, %r11894;
	cvt.u64.u16	%rd11303, %rs10;
	shl.b64 	%rd11304, %rd11303, 1;
	add.s64 	%rd11305, %rd11297, %rd11304;
	ld.u16 	%rs3373, [%rd11305];
	cvt.u32.u16	%r11896, %rs3373;
	add.s32 	%r11897, %r11895, %r11896;
	cvt.s64.s32	%rd11306, %r11897;
	shl.b64 	%rd11307, %rd11306, 2;
	add.s64 	%rd11308, %rd9, %rd11307;
	ld.f32 	%f1812, [%rd11308];
	cvt.u32.u16	%r11898, %rs1;
	cvt.u32.u16	%r11899, %rs28;
	mul.lo.s32 	%r11900, %r11898, %r11899;
	ld.u16 	%rs3374, [%SP+42];
	cvt.u32.u16	%r11901, %rs3374;
	mul.lo.s32 	%r11902, %r11901, 18;
	add.s32 	%r11903, %r11900, %r11902;
	cvt.u64.u16	%rd11309, %rs10;
	shl.b64 	%rd11310, %rd11309, 1;
	add.s64 	%rd11311, %rd11297, %rd11310;
	ld.u16 	%rs3375, [%rd11311];
	cvt.u32.u16	%r11904, %rs3375;
	add.s32 	%r11905, %r11903, %r11904;
	cvt.s64.s32	%rd11312, %r11905;
	shl.b64 	%rd11313, %rd11312, 2;
	add.s64 	%rd11314, %rd9, %rd11313;
	ld.f32 	%f1813, [%rd11314];
	cvt.u32.u16	%r11906, %rs1;
	cvt.u32.u16	%r11907, %rs28;
	mul.lo.s32 	%r11908, %r11906, %r11907;
	ld.u16 	%rs3376, [%SP+42];
	cvt.u32.u16	%r11909, %rs3376;
	mul.lo.s32 	%r11910, %r11909, 19;
	add.s32 	%r11911, %r11908, %r11910;
	cvt.u64.u16	%rd11315, %rs10;
	shl.b64 	%rd11316, %rd11315, 1;
	add.s64 	%rd11317, %rd11297, %rd11316;
	ld.u16 	%rs3377, [%rd11317];
	cvt.u32.u16	%r11912, %rs3377;
	add.s32 	%r11913, %r11911, %r11912;
	cvt.s64.s32	%rd11318, %r11913;
	shl.b64 	%rd11319, %rd11318, 2;
	add.s64 	%rd11320, %rd9, %rd11319;
	ld.f32 	%f1814, [%rd11320];
	cvt.u32.u16	%r11914, %rs1;
	cvt.u32.u16	%r11915, %rs28;
	mul.lo.s32 	%r11916, %r11914, %r11915;
	ld.u16 	%rs3378, [%SP+42];
	cvt.u32.u16	%r11917, %rs3378;
	mul.lo.s32 	%r11918, %r11917, 20;
	add.s32 	%r11919, %r11916, %r11918;
	cvt.u64.u16	%rd11321, %rs10;
	shl.b64 	%rd11322, %rd11321, 1;
	add.s64 	%rd11323, %rd11297, %rd11322;
	ld.u16 	%rs3379, [%rd11323];
	cvt.u32.u16	%r11920, %rs3379;
	add.s32 	%r11921, %r11919, %r11920;
	cvt.s64.s32	%rd11324, %r11921;
	shl.b64 	%rd11325, %rd11324, 2;
	add.s64 	%rd11326, %rd9, %rd11325;
	ld.f32 	%f1815, [%rd11326];
	cvt.u32.u16	%r11922, %rs1;
	cvt.u32.u16	%r11923, %rs28;
	mul.lo.s32 	%r11924, %r11922, %r11923;
	ld.u16 	%rs3380, [%SP+42];
	cvt.u32.u16	%r11925, %rs3380;
	mul.lo.s32 	%r11926, %r11925, 21;
	add.s32 	%r11927, %r11924, %r11926;
	cvt.u64.u16	%rd11327, %rs10;
	shl.b64 	%rd11328, %rd11327, 1;
	add.s64 	%rd11329, %rd11297, %rd11328;
	ld.u16 	%rs3381, [%rd11329];
	cvt.u32.u16	%r11928, %rs3381;
	add.s32 	%r11929, %r11927, %r11928;
	cvt.s64.s32	%rd11330, %r11929;
	shl.b64 	%rd11331, %rd11330, 2;
	add.s64 	%rd11332, %rd9, %rd11331;
	ld.f32 	%f1816, [%rd11332];
	cvt.u32.u16	%r11930, %rs1;
	cvt.u32.u16	%r11931, %rs28;
	mul.lo.s32 	%r11932, %r11930, %r11931;
	ld.u16 	%rs3382, [%SP+42];
	cvt.u32.u16	%r11933, %rs3382;
	mul.lo.s32 	%r11934, %r11933, 22;
	add.s32 	%r11935, %r11932, %r11934;
	cvt.u64.u16	%rd11333, %rs10;
	shl.b64 	%rd11334, %rd11333, 1;
	add.s64 	%rd11335, %rd11297, %rd11334;
	ld.u16 	%rs3383, [%rd11335];
	cvt.u32.u16	%r11936, %rs3383;
	add.s32 	%r11937, %r11935, %r11936;
	cvt.s64.s32	%rd11336, %r11937;
	shl.b64 	%rd11337, %rd11336, 2;
	add.s64 	%rd11338, %rd9, %rd11337;
	ld.f32 	%f1817, [%rd11338];
	cvt.u32.u16	%r11938, %rs1;
	cvt.u32.u16	%r11939, %rs28;
	mul.lo.s32 	%r11940, %r11938, %r11939;
	ld.u16 	%rs3384, [%SP+42];
	cvt.u32.u16	%r11941, %rs3384;
	mul.lo.s32 	%r11942, %r11941, 23;
	add.s32 	%r11943, %r11940, %r11942;
	cvt.u64.u16	%rd11339, %rs10;
	shl.b64 	%rd11340, %rd11339, 1;
	add.s64 	%rd11341, %rd11297, %rd11340;
	ld.u16 	%rs3385, [%rd11341];
	cvt.u32.u16	%r11944, %rs3385;
	add.s32 	%r11945, %r11943, %r11944;
	cvt.s64.s32	%rd11342, %r11945;
	shl.b64 	%rd11343, %rd11342, 2;
	add.s64 	%rd11344, %rd9, %rd11343;
	ld.f32 	%f1818, [%rd11344];
	cvt.u32.u16	%r11946, %rs1;
	cvt.u32.u16	%r11947, %rs28;
	mul.lo.s32 	%r11948, %r11946, %r11947;
	ld.u16 	%rs3386, [%SP+42];
	cvt.u32.u16	%r11949, %rs3386;
	mul.lo.s32 	%r11950, %r11949, 24;
	add.s32 	%r11951, %r11948, %r11950;
	cvt.u64.u16	%rd11345, %rs10;
	shl.b64 	%rd11346, %rd11345, 1;
	add.s64 	%rd11347, %rd11297, %rd11346;
	ld.u16 	%rs3387, [%rd11347];
	cvt.u32.u16	%r11952, %rs3387;
	add.s32 	%r11953, %r11951, %r11952;
	cvt.s64.s32	%rd11348, %r11953;
	shl.b64 	%rd11349, %rd11348, 2;
	add.s64 	%rd11350, %rd9, %rd11349;
	ld.f32 	%f1819, [%rd11350];
	cvt.u32.u16	%r11954, %rs1;
	cvt.u32.u16	%r11955, %rs28;
	mul.lo.s32 	%r11956, %r11954, %r11955;
	ld.u16 	%rs3388, [%SP+42];
	cvt.u32.u16	%r11957, %rs3388;
	mul.lo.s32 	%r11958, %r11957, 25;
	add.s32 	%r11959, %r11956, %r11958;
	cvt.u64.u16	%rd11351, %rs10;
	shl.b64 	%rd11352, %rd11351, 1;
	add.s64 	%rd11353, %rd11297, %rd11352;
	ld.u16 	%rs3389, [%rd11353];
	cvt.u32.u16	%r11960, %rs3389;
	add.s32 	%r11961, %r11959, %r11960;
	cvt.s64.s32	%rd11354, %r11961;
	shl.b64 	%rd11355, %rd11354, 2;
	add.s64 	%rd11356, %rd9, %rd11355;
	ld.f32 	%f1820, [%rd11356];
	cvt.u32.u16	%r11962, %rs1;
	cvt.u32.u16	%r11963, %rs28;
	mul.lo.s32 	%r11964, %r11962, %r11963;
	ld.u16 	%rs3390, [%SP+42];
	cvt.u32.u16	%r11965, %rs3390;
	mul.lo.s32 	%r11966, %r11965, 26;
	add.s32 	%r11967, %r11964, %r11966;
	cvt.u64.u16	%rd11357, %rs10;
	shl.b64 	%rd11358, %rd11357, 1;
	add.s64 	%rd11359, %rd11297, %rd11358;
	ld.u16 	%rs3391, [%rd11359];
	cvt.u32.u16	%r11968, %rs3391;
	add.s32 	%r11969, %r11967, %r11968;
	cvt.s64.s32	%rd11360, %r11969;
	shl.b64 	%rd11361, %rd11360, 2;
	add.s64 	%rd11362, %rd9, %rd11361;
	ld.f32 	%f1821, [%rd11362];
	cvt.u32.u16	%r11970, %rs1;
	cvt.u32.u16	%r11971, %rs28;
	mul.lo.s32 	%r11972, %r11970, %r11971;
	ld.u16 	%rs3392, [%SP+42];
	cvt.u32.u16	%r11973, %rs3392;
	mul.lo.s32 	%r11974, %r11973, 27;
	add.s32 	%r11975, %r11972, %r11974;
	cvt.u64.u16	%rd11363, %rs10;
	shl.b64 	%rd11364, %rd11363, 1;
	add.s64 	%rd11365, %rd11297, %rd11364;
	ld.u16 	%rs3393, [%rd11365];
	cvt.u32.u16	%r11976, %rs3393;
	add.s32 	%r11977, %r11975, %r11976;
	cvt.s64.s32	%rd11366, %r11977;
	shl.b64 	%rd11367, %rd11366, 2;
	add.s64 	%rd11368, %rd9, %rd11367;
	ld.f32 	%f1822, [%rd11368];
	// Callseq Start 309
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1934;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11293;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11294;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1811;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1812;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1813;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1814;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1815;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1816;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1817;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1818;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1819;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1820;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1821;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1822;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 309
tmp1594:

BB43_638:
	.loc	1 474 1
	cvt.u32.u16	%r11978, %rs11;
	ld.u16 	%rs3394, [%SP+16];
	cvt.u32.u16	%r11979, %rs3394;
	mul.lo.s32 	%r11980, %r11979, 0;
	add.s32 	%r11981, %r11978, %r11980;
	cvt.s64.s32	%rd11369, %r11981;
	shl.b64 	%rd11370, %rd11369, 1;
	mov.u64 	%rd11371, cBoolModel;
	cvta.const.u64 	%rd11372, %rd11371;
	add.s64 	%rd11373, %rd11372, %rd11370;
	ld.u16 	%rs3395, [%rd11373];
	setp.ne.s16	%p635, %rs3395, 0;
	not.pred 	%p636, %p635;
	@%p636 bra 	BB43_640;
	bra.uni 	BB43_639;

BB43_639:
	add.u64 	%rd11374, %SP, 660;
	.loc	1 474 1
tmp1595:
	add.s64 	%rd11375, %rd11374, 4;
	cvt.u32.u16	%r11982, %rs1;
	cvt.u32.u16	%r11983, %rs28;
	mul.lo.s32 	%r11984, %r11982, %r11983;
	ld.u16 	%rs3396, [%SP+42];
	cvt.u32.u16	%r11985, %rs3396;
	mul.lo.s32 	%r11986, %r11985, 0;
	add.s32 	%r11987, %r11984, %r11986;
	cvt.u64.u16	%rd11376, %rs11;
	mov.u64 	%rd11377, cSegToComp;
	cvta.const.u64 	%rd11378, %rd11377;
	shl.b64 	%rd11379, %rd11376, 1;
	add.s64 	%rd11380, %rd11378, %rd11379;
	ld.u16 	%rs3397, [%rd11380];
	cvt.u32.u16	%r11988, %rs3397;
	add.s32 	%r11989, %r11987, %r11988;
	cvt.s64.s32	%rd11381, %r11989;
	shl.b64 	%rd11382, %rd11381, 2;
	add.s64 	%rd11383, %rd9, %rd11382;
	ld.f32 	%f1823, [%rd11383];
	cvt.u32.u16	%r11990, %rs1;
	cvt.u32.u16	%r11991, %rs28;
	mul.lo.s32 	%r11992, %r11990, %r11991;
	ld.u16 	%rs3398, [%SP+42];
	cvt.u32.u16	%r11993, %rs3398;
	mul.lo.s32 	%r11994, %r11993, 1;
	add.s32 	%r11995, %r11992, %r11994;
	cvt.u64.u16	%rd11384, %rs11;
	shl.b64 	%rd11385, %rd11384, 1;
	add.s64 	%rd11386, %rd11378, %rd11385;
	ld.u16 	%rs3399, [%rd11386];
	cvt.u32.u16	%r11996, %rs3399;
	add.s32 	%r11997, %r11995, %r11996;
	cvt.s64.s32	%rd11387, %r11997;
	shl.b64 	%rd11388, %rd11387, 2;
	add.s64 	%rd11389, %rd9, %rd11388;
	ld.f32 	%f1824, [%rd11389];
	ld.f32 	%f1825, [%SP+692];
	add.s64 	%rd11390, %rd11374, 36;
	// Callseq Start 310
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11374;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11375;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1823;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1824;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1825;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11390;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 310
tmp1596:

BB43_640:
	.loc	1 474 1
	cvt.u32.u16	%r11998, %rs11;
	ld.u16 	%rs3400, [%SP+16];
	cvt.u32.u16	%r11999, %rs3400;
	mul.lo.s32 	%r12000, %r11999, 1;
	add.s32 	%r12001, %r11998, %r12000;
	cvt.s64.s32	%rd11391, %r12001;
	shl.b64 	%rd11392, %rd11391, 1;
	mov.u64 	%rd11393, cBoolModel;
	cvta.const.u64 	%rd11394, %rd11393;
	add.s64 	%rd11395, %rd11394, %rd11392;
	ld.u16 	%rs3401, [%rd11395];
	setp.ne.s16	%p637, %rs3401, 0;
	not.pred 	%p638, %p637;
	@%p638 bra 	BB43_642;
	bra.uni 	BB43_641;

BB43_641:
	add.u64 	%rd11396, %SP, 660;
	.loc	1 474 1
tmp1597:
	add.s64 	%rd11397, %rd11396, 8;
	ld.f32 	%f1826, [%SP+696];
	add.s64 	%rd11398, %rd11396, 32;
	// Callseq Start 311
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11397;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1826;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11398;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 311
tmp1598:

BB43_642:
	.loc	1 474 1
	cvt.u32.u16	%r12002, %rs11;
	ld.u16 	%rs3402, [%SP+16];
	cvt.u32.u16	%r12003, %rs3402;
	mul.lo.s32 	%r12004, %r12003, 2;
	add.s32 	%r12005, %r12002, %r12004;
	cvt.s64.s32	%rd11399, %r12005;
	shl.b64 	%rd11400, %rd11399, 1;
	mov.u64 	%rd11401, cBoolModel;
	cvta.const.u64 	%rd11402, %rd11401;
	add.s64 	%rd11403, %rd11402, %rd11400;
	ld.u16 	%rs3403, [%rd11403];
	setp.ne.s16	%p639, %rs3403, 0;
	not.pred 	%p640, %p639;
	@%p640 bra 	BB43_644;
	bra.uni 	BB43_643;

BB43_643:
	add.u64 	%rd11404, %SP, 660;
	.loc	1 474 1
tmp1599:
	add.s64 	%rd11405, %rd11404, 12;
	cvt.u32.u16	%r12006, %rs1;
	cvt.u32.u16	%r12007, %rs28;
	mul.lo.s32 	%r12008, %r12006, %r12007;
	ld.u16 	%rs3404, [%SP+42];
	cvt.u32.u16	%r12009, %rs3404;
	mul.lo.s32 	%r12010, %r12009, 2;
	add.s32 	%r12011, %r12008, %r12010;
	cvt.u64.u16	%rd11406, %rs11;
	mov.u64 	%rd11407, cSegToComp;
	cvta.const.u64 	%rd11408, %rd11407;
	shl.b64 	%rd11409, %rd11406, 1;
	add.s64 	%rd11410, %rd11408, %rd11409;
	ld.u16 	%rs3405, [%rd11410];
	cvt.u32.u16	%r12012, %rs3405;
	add.s32 	%r12013, %r12011, %r12012;
	cvt.s64.s32	%rd11411, %r12013;
	shl.b64 	%rd11412, %rd11411, 2;
	add.s64 	%rd11413, %rd9, %rd11412;
	ld.f32 	%f1827, [%rd11413];
	cvt.u32.u16	%r12014, %rs1;
	cvt.u32.u16	%r12015, %rs28;
	mul.lo.s32 	%r12016, %r12014, %r12015;
	ld.u16 	%rs3406, [%SP+42];
	cvt.u32.u16	%r12017, %rs3406;
	mul.lo.s32 	%r12018, %r12017, 3;
	add.s32 	%r12019, %r12016, %r12018;
	cvt.u64.u16	%rd11414, %rs11;
	shl.b64 	%rd11415, %rd11414, 1;
	add.s64 	%rd11416, %rd11408, %rd11415;
	ld.u16 	%rs3407, [%rd11416];
	cvt.u32.u16	%r12020, %rs3407;
	add.s32 	%r12021, %r12019, %r12020;
	cvt.s64.s32	%rd11417, %r12021;
	shl.b64 	%rd11418, %rd11417, 2;
	add.s64 	%rd11419, %rd9, %rd11418;
	ld.f32 	%f1828, [%rd11419];
	cvt.u32.u16	%r12022, %rs1;
	cvt.u32.u16	%r12023, %rs28;
	mul.lo.s32 	%r12024, %r12022, %r12023;
	ld.u16 	%rs3408, [%SP+42];
	cvt.u32.u16	%r12025, %rs3408;
	mul.lo.s32 	%r12026, %r12025, 4;
	add.s32 	%r12027, %r12024, %r12026;
	cvt.u64.u16	%rd11420, %rs11;
	shl.b64 	%rd11421, %rd11420, 1;
	add.s64 	%rd11422, %rd11408, %rd11421;
	ld.u16 	%rs3409, [%rd11422];
	cvt.u32.u16	%r12028, %rs3409;
	add.s32 	%r12029, %r12027, %r12028;
	cvt.s64.s32	%rd11423, %r12029;
	shl.b64 	%rd11424, %rd11423, 2;
	add.s64 	%rd11425, %rd9, %rd11424;
	ld.f32 	%f1829, [%rd11425];
	cvt.u32.u16	%r12030, %rs1;
	cvt.u32.u16	%r12031, %rs28;
	mul.lo.s32 	%r12032, %r12030, %r12031;
	ld.u16 	%rs3410, [%SP+42];
	cvt.u32.u16	%r12033, %rs3410;
	mul.lo.s32 	%r12034, %r12033, 5;
	add.s32 	%r12035, %r12032, %r12034;
	cvt.u64.u16	%rd11426, %rs11;
	shl.b64 	%rd11427, %rd11426, 1;
	add.s64 	%rd11428, %rd11408, %rd11427;
	ld.u16 	%rs3411, [%rd11428];
	cvt.u32.u16	%r12036, %rs3411;
	add.s32 	%r12037, %r12035, %r12036;
	cvt.s64.s32	%rd11429, %r12037;
	shl.b64 	%rd11430, %rd11429, 2;
	add.s64 	%rd11431, %rd9, %rd11430;
	ld.f32 	%f1830, [%rd11431];
	ld.f32 	%f1831, [%SP+692];
	// Callseq Start 312
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11405;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1827;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1828;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1829;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1830;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1831;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 312
tmp1600:

BB43_644:
	.loc	1 474 1
	cvt.u32.u16	%r12038, %rs11;
	ld.u16 	%rs3412, [%SP+16];
	cvt.u32.u16	%r12039, %rs3412;
	mul.lo.s32 	%r12040, %r12039, 3;
	add.s32 	%r12041, %r12038, %r12040;
	cvt.s64.s32	%rd11432, %r12041;
	shl.b64 	%rd11433, %rd11432, 1;
	mov.u64 	%rd11434, cBoolModel;
	cvta.const.u64 	%rd11435, %rd11434;
	add.s64 	%rd11436, %rd11435, %rd11433;
	ld.u16 	%rs3413, [%rd11436];
	setp.ne.s16	%p641, %rs3413, 0;
	not.pred 	%p642, %p641;
	@%p642 bra 	BB43_646;
	bra.uni 	BB43_645;

BB43_645:
	add.u64 	%rd11437, %SP, 660;
	.loc	1 474 1
tmp1601:
	add.s64 	%rd11438, %rd11437, 16;
	cvt.u32.u16	%r12042, %rs1;
	cvt.u32.u16	%r12043, %rs28;
	mul.lo.s32 	%r12044, %r12042, %r12043;
	ld.u16 	%rs3414, [%SP+42];
	cvt.u32.u16	%r12045, %rs3414;
	mul.lo.s32 	%r12046, %r12045, 6;
	add.s32 	%r12047, %r12044, %r12046;
	cvt.u64.u16	%rd11439, %rs11;
	mov.u64 	%rd11440, cSegToComp;
	cvta.const.u64 	%rd11441, %rd11440;
	shl.b64 	%rd11442, %rd11439, 1;
	add.s64 	%rd11443, %rd11441, %rd11442;
	ld.u16 	%rs3415, [%rd11443];
	cvt.u32.u16	%r12048, %rs3415;
	add.s32 	%r12049, %r12047, %r12048;
	cvt.s64.s32	%rd11444, %r12049;
	shl.b64 	%rd11445, %rd11444, 2;
	add.s64 	%rd11446, %rd9, %rd11445;
	ld.f32 	%f1832, [%rd11446];
	cvt.u32.u16	%r12050, %rs1;
	cvt.u32.u16	%r12051, %rs28;
	mul.lo.s32 	%r12052, %r12050, %r12051;
	ld.u16 	%rs3416, [%SP+42];
	cvt.u32.u16	%r12053, %rs3416;
	mul.lo.s32 	%r12054, %r12053, 7;
	add.s32 	%r12055, %r12052, %r12054;
	cvt.u64.u16	%rd11447, %rs11;
	shl.b64 	%rd11448, %rd11447, 1;
	add.s64 	%rd11449, %rd11441, %rd11448;
	ld.u16 	%rs3417, [%rd11449];
	cvt.u32.u16	%r12056, %rs3417;
	add.s32 	%r12057, %r12055, %r12056;
	cvt.s64.s32	%rd11450, %r12057;
	shl.b64 	%rd11451, %rd11450, 2;
	add.s64 	%rd11452, %rd9, %rd11451;
	ld.f32 	%f1833, [%rd11452];
	cvt.u32.u16	%r12058, %rs1;
	cvt.u32.u16	%r12059, %rs28;
	mul.lo.s32 	%r12060, %r12058, %r12059;
	ld.u16 	%rs3418, [%SP+42];
	cvt.u32.u16	%r12061, %rs3418;
	mul.lo.s32 	%r12062, %r12061, 8;
	add.s32 	%r12063, %r12060, %r12062;
	cvt.u64.u16	%rd11453, %rs11;
	shl.b64 	%rd11454, %rd11453, 1;
	add.s64 	%rd11455, %rd11441, %rd11454;
	ld.u16 	%rs3419, [%rd11455];
	cvt.u32.u16	%r12064, %rs3419;
	add.s32 	%r12065, %r12063, %r12064;
	cvt.s64.s32	%rd11456, %r12065;
	shl.b64 	%rd11457, %rd11456, 2;
	add.s64 	%rd11458, %rd9, %rd11457;
	ld.f32 	%f1834, [%rd11458];
	cvt.u32.u16	%r12066, %rs1;
	cvt.u32.u16	%r12067, %rs28;
	mul.lo.s32 	%r12068, %r12066, %r12067;
	ld.u16 	%rs3420, [%SP+42];
	cvt.u32.u16	%r12069, %rs3420;
	mul.lo.s32 	%r12070, %r12069, 9;
	add.s32 	%r12071, %r12068, %r12070;
	cvt.u64.u16	%rd11459, %rs11;
	shl.b64 	%rd11460, %rd11459, 1;
	add.s64 	%rd11461, %rd11441, %rd11460;
	ld.u16 	%rs3421, [%rd11461];
	cvt.u32.u16	%r12072, %rs3421;
	add.s32 	%r12073, %r12071, %r12072;
	cvt.s64.s32	%rd11462, %r12073;
	shl.b64 	%rd11463, %rd11462, 2;
	add.s64 	%rd11464, %rd9, %rd11463;
	ld.f32 	%f1835, [%rd11464];
	cvt.u32.u16	%r12074, %rs1;
	cvt.u32.u16	%r12075, %rs28;
	mul.lo.s32 	%r12076, %r12074, %r12075;
	ld.u16 	%rs3422, [%SP+42];
	cvt.u32.u16	%r12077, %rs3422;
	mul.lo.s32 	%r12078, %r12077, 10;
	add.s32 	%r12079, %r12076, %r12078;
	cvt.u64.u16	%rd11465, %rs11;
	shl.b64 	%rd11466, %rd11465, 1;
	add.s64 	%rd11467, %rd11441, %rd11466;
	ld.u16 	%rs3423, [%rd11467];
	cvt.u32.u16	%r12080, %rs3423;
	add.s32 	%r12081, %r12079, %r12080;
	cvt.s64.s32	%rd11468, %r12081;
	shl.b64 	%rd11469, %rd11468, 2;
	add.s64 	%rd11470, %rd9, %rd11469;
	ld.f32 	%f1836, [%rd11470];
	// Callseq Start 313
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11438;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1832;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1833;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1834;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1835;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1836;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 313
tmp1602:

BB43_646:
	.loc	1 474 1
	cvt.u32.u16	%r12082, %rs11;
	ld.u16 	%rs3424, [%SP+16];
	cvt.u32.u16	%r12083, %rs3424;
	mul.lo.s32 	%r12084, %r12083, 4;
	add.s32 	%r12085, %r12082, %r12084;
	cvt.s64.s32	%rd11471, %r12085;
	shl.b64 	%rd11472, %rd11471, 1;
	mov.u64 	%rd11473, cBoolModel;
	cvta.const.u64 	%rd11474, %rd11473;
	add.s64 	%rd11475, %rd11474, %rd11472;
	ld.u16 	%rs3425, [%rd11475];
	setp.ne.s16	%p643, %rs3425, 0;
	not.pred 	%p644, %p643;
	@%p644 bra 	BB43_648;
	bra.uni 	BB43_647;

BB43_647:
	add.u64 	%rd11476, %SP, 660;
	.loc	1 474 1
tmp1603:
	add.s64 	%rd11477, %rd11476, 20;
	cvt.u32.u16	%r12086, %rs1;
	cvt.u32.u16	%r12087, %rs28;
	mul.lo.s32 	%r12088, %r12086, %r12087;
	ld.u16 	%rs3426, [%SP+42];
	cvt.u32.u16	%r12089, %rs3426;
	mul.lo.s32 	%r12090, %r12089, 11;
	add.s32 	%r12091, %r12088, %r12090;
	cvt.u64.u16	%rd11478, %rs11;
	mov.u64 	%rd11479, cSegToComp;
	cvta.const.u64 	%rd11480, %rd11479;
	shl.b64 	%rd11481, %rd11478, 1;
	add.s64 	%rd11482, %rd11480, %rd11481;
	ld.u16 	%rs3427, [%rd11482];
	cvt.u32.u16	%r12092, %rs3427;
	add.s32 	%r12093, %r12091, %r12092;
	cvt.s64.s32	%rd11483, %r12093;
	shl.b64 	%rd11484, %rd11483, 2;
	add.s64 	%rd11485, %rd9, %rd11484;
	ld.f32 	%f1837, [%rd11485];
	cvt.u32.u16	%r12094, %rs1;
	cvt.u32.u16	%r12095, %rs28;
	mul.lo.s32 	%r12096, %r12094, %r12095;
	ld.u16 	%rs3428, [%SP+42];
	cvt.u32.u16	%r12097, %rs3428;
	mul.lo.s32 	%r12098, %r12097, 12;
	add.s32 	%r12099, %r12096, %r12098;
	cvt.u64.u16	%rd11486, %rs11;
	shl.b64 	%rd11487, %rd11486, 1;
	add.s64 	%rd11488, %rd11480, %rd11487;
	ld.u16 	%rs3429, [%rd11488];
	cvt.u32.u16	%r12100, %rs3429;
	add.s32 	%r12101, %r12099, %r12100;
	cvt.s64.s32	%rd11489, %r12101;
	shl.b64 	%rd11490, %rd11489, 2;
	add.s64 	%rd11491, %rd9, %rd11490;
	ld.f32 	%f1838, [%rd11491];
	cvt.u32.u16	%r12102, %rs1;
	cvt.u32.u16	%r12103, %rs28;
	mul.lo.s32 	%r12104, %r12102, %r12103;
	ld.u16 	%rs3430, [%SP+42];
	cvt.u32.u16	%r12105, %rs3430;
	mul.lo.s32 	%r12106, %r12105, 13;
	add.s32 	%r12107, %r12104, %r12106;
	cvt.u64.u16	%rd11492, %rs11;
	shl.b64 	%rd11493, %rd11492, 1;
	add.s64 	%rd11494, %rd11480, %rd11493;
	ld.u16 	%rs3431, [%rd11494];
	cvt.u32.u16	%r12108, %rs3431;
	add.s32 	%r12109, %r12107, %r12108;
	cvt.s64.s32	%rd11495, %r12109;
	shl.b64 	%rd11496, %rd11495, 2;
	add.s64 	%rd11497, %rd9, %rd11496;
	ld.f32 	%f1839, [%rd11497];
	cvt.u32.u16	%r12110, %rs1;
	cvt.u32.u16	%r12111, %rs28;
	mul.lo.s32 	%r12112, %r12110, %r12111;
	ld.u16 	%rs3432, [%SP+42];
	cvt.u32.u16	%r12113, %rs3432;
	mul.lo.s32 	%r12114, %r12113, 14;
	add.s32 	%r12115, %r12112, %r12114;
	cvt.u64.u16	%rd11498, %rs11;
	shl.b64 	%rd11499, %rd11498, 1;
	add.s64 	%rd11500, %rd11480, %rd11499;
	ld.u16 	%rs3433, [%rd11500];
	cvt.u32.u16	%r12116, %rs3433;
	add.s32 	%r12117, %r12115, %r12116;
	cvt.s64.s32	%rd11501, %r12117;
	shl.b64 	%rd11502, %rd11501, 2;
	add.s64 	%rd11503, %rd9, %rd11502;
	ld.f32 	%f1840, [%rd11503];
	cvt.u32.u16	%r12118, %rs1;
	cvt.u32.u16	%r12119, %rs28;
	mul.lo.s32 	%r12120, %r12118, %r12119;
	ld.u16 	%rs3434, [%SP+42];
	cvt.u32.u16	%r12121, %rs3434;
	mul.lo.s32 	%r12122, %r12121, 15;
	add.s32 	%r12123, %r12120, %r12122;
	cvt.u64.u16	%rd11504, %rs11;
	shl.b64 	%rd11505, %rd11504, 1;
	add.s64 	%rd11506, %rd11480, %rd11505;
	ld.u16 	%rs3435, [%rd11506];
	cvt.u32.u16	%r12124, %rs3435;
	add.s32 	%r12125, %r12123, %r12124;
	cvt.s64.s32	%rd11507, %r12125;
	shl.b64 	%rd11508, %rd11507, 2;
	add.s64 	%rd11509, %rd9, %rd11508;
	ld.f32 	%f1841, [%rd11509];
	// Callseq Start 314
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11477;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1837;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1838;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1839;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1840;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1841;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 314
tmp1604:

BB43_648:
	.loc	1 474 1
	cvt.u32.u16	%r12126, %rs11;
	ld.u16 	%rs3436, [%SP+16];
	cvt.u32.u16	%r12127, %rs3436;
	mul.lo.s32 	%r12128, %r12127, 5;
	add.s32 	%r12129, %r12126, %r12128;
	cvt.s64.s32	%rd11510, %r12129;
	shl.b64 	%rd11511, %rd11510, 1;
	mov.u64 	%rd11512, cBoolModel;
	cvta.const.u64 	%rd11513, %rd11512;
	add.s64 	%rd11514, %rd11513, %rd11511;
	ld.u16 	%rs3437, [%rd11514];
	setp.ne.s16	%p645, %rs3437, 0;
	not.pred 	%p646, %p645;
	@%p646 bra 	BB43_650;
	bra.uni 	BB43_649;

BB43_649:
	add.u64 	%rd11515, %SP, 660;
	.loc	1 474 1
tmp1605:
	add.s64 	%rd11516, %rd11515, 24;
	add.s64 	%rd11517, %rd11515, 28;
	cvt.u32.u16	%r12130, %rs1;
	cvt.u32.u16	%r12131, %rs28;
	mul.lo.s32 	%r12132, %r12130, %r12131;
	ld.u16 	%rs3438, [%SP+42];
	cvt.u32.u16	%r12133, %rs3438;
	mul.lo.s32 	%r12134, %r12133, 16;
	add.s32 	%r12135, %r12132, %r12134;
	cvt.u64.u16	%rd11518, %rs11;
	mov.u64 	%rd11519, cSegToComp;
	cvta.const.u64 	%rd11520, %rd11519;
	shl.b64 	%rd11521, %rd11518, 1;
	add.s64 	%rd11522, %rd11520, %rd11521;
	ld.u16 	%rs3439, [%rd11522];
	cvt.u32.u16	%r12136, %rs3439;
	add.s32 	%r12137, %r12135, %r12136;
	cvt.s64.s32	%rd11523, %r12137;
	shl.b64 	%rd11524, %rd11523, 2;
	add.s64 	%rd11525, %rd9, %rd11524;
	ld.f32 	%f1842, [%rd11525];
	cvt.u32.u16	%r12138, %rs1;
	cvt.u32.u16	%r12139, %rs28;
	mul.lo.s32 	%r12140, %r12138, %r12139;
	ld.u16 	%rs3440, [%SP+42];
	cvt.u32.u16	%r12141, %rs3440;
	mul.lo.s32 	%r12142, %r12141, 17;
	add.s32 	%r12143, %r12140, %r12142;
	cvt.u64.u16	%rd11526, %rs11;
	shl.b64 	%rd11527, %rd11526, 1;
	add.s64 	%rd11528, %rd11520, %rd11527;
	ld.u16 	%rs3441, [%rd11528];
	cvt.u32.u16	%r12144, %rs3441;
	add.s32 	%r12145, %r12143, %r12144;
	cvt.s64.s32	%rd11529, %r12145;
	shl.b64 	%rd11530, %rd11529, 2;
	add.s64 	%rd11531, %rd9, %rd11530;
	ld.f32 	%f1843, [%rd11531];
	cvt.u32.u16	%r12146, %rs1;
	cvt.u32.u16	%r12147, %rs28;
	mul.lo.s32 	%r12148, %r12146, %r12147;
	ld.u16 	%rs3442, [%SP+42];
	cvt.u32.u16	%r12149, %rs3442;
	mul.lo.s32 	%r12150, %r12149, 18;
	add.s32 	%r12151, %r12148, %r12150;
	cvt.u64.u16	%rd11532, %rs11;
	shl.b64 	%rd11533, %rd11532, 1;
	add.s64 	%rd11534, %rd11520, %rd11533;
	ld.u16 	%rs3443, [%rd11534];
	cvt.u32.u16	%r12152, %rs3443;
	add.s32 	%r12153, %r12151, %r12152;
	cvt.s64.s32	%rd11535, %r12153;
	shl.b64 	%rd11536, %rd11535, 2;
	add.s64 	%rd11537, %rd9, %rd11536;
	ld.f32 	%f1844, [%rd11537];
	cvt.u32.u16	%r12154, %rs1;
	cvt.u32.u16	%r12155, %rs28;
	mul.lo.s32 	%r12156, %r12154, %r12155;
	ld.u16 	%rs3444, [%SP+42];
	cvt.u32.u16	%r12157, %rs3444;
	mul.lo.s32 	%r12158, %r12157, 19;
	add.s32 	%r12159, %r12156, %r12158;
	cvt.u64.u16	%rd11538, %rs11;
	shl.b64 	%rd11539, %rd11538, 1;
	add.s64 	%rd11540, %rd11520, %rd11539;
	ld.u16 	%rs3445, [%rd11540];
	cvt.u32.u16	%r12160, %rs3445;
	add.s32 	%r12161, %r12159, %r12160;
	cvt.s64.s32	%rd11541, %r12161;
	shl.b64 	%rd11542, %rd11541, 2;
	add.s64 	%rd11543, %rd9, %rd11542;
	ld.f32 	%f1845, [%rd11543];
	cvt.u32.u16	%r12162, %rs1;
	cvt.u32.u16	%r12163, %rs28;
	mul.lo.s32 	%r12164, %r12162, %r12163;
	ld.u16 	%rs3446, [%SP+42];
	cvt.u32.u16	%r12165, %rs3446;
	mul.lo.s32 	%r12166, %r12165, 20;
	add.s32 	%r12167, %r12164, %r12166;
	cvt.u64.u16	%rd11544, %rs11;
	shl.b64 	%rd11545, %rd11544, 1;
	add.s64 	%rd11546, %rd11520, %rd11545;
	ld.u16 	%rs3447, [%rd11546];
	cvt.u32.u16	%r12168, %rs3447;
	add.s32 	%r12169, %r12167, %r12168;
	cvt.s64.s32	%rd11547, %r12169;
	shl.b64 	%rd11548, %rd11547, 2;
	add.s64 	%rd11549, %rd9, %rd11548;
	ld.f32 	%f1846, [%rd11549];
	cvt.u32.u16	%r12170, %rs1;
	cvt.u32.u16	%r12171, %rs28;
	mul.lo.s32 	%r12172, %r12170, %r12171;
	ld.u16 	%rs3448, [%SP+42];
	cvt.u32.u16	%r12173, %rs3448;
	mul.lo.s32 	%r12174, %r12173, 21;
	add.s32 	%r12175, %r12172, %r12174;
	cvt.u64.u16	%rd11550, %rs11;
	shl.b64 	%rd11551, %rd11550, 1;
	add.s64 	%rd11552, %rd11520, %rd11551;
	ld.u16 	%rs3449, [%rd11552];
	cvt.u32.u16	%r12176, %rs3449;
	add.s32 	%r12177, %r12175, %r12176;
	cvt.s64.s32	%rd11553, %r12177;
	shl.b64 	%rd11554, %rd11553, 2;
	add.s64 	%rd11555, %rd9, %rd11554;
	ld.f32 	%f1847, [%rd11555];
	cvt.u32.u16	%r12178, %rs1;
	cvt.u32.u16	%r12179, %rs28;
	mul.lo.s32 	%r12180, %r12178, %r12179;
	ld.u16 	%rs3450, [%SP+42];
	cvt.u32.u16	%r12181, %rs3450;
	mul.lo.s32 	%r12182, %r12181, 22;
	add.s32 	%r12183, %r12180, %r12182;
	cvt.u64.u16	%rd11556, %rs11;
	shl.b64 	%rd11557, %rd11556, 1;
	add.s64 	%rd11558, %rd11520, %rd11557;
	ld.u16 	%rs3451, [%rd11558];
	cvt.u32.u16	%r12184, %rs3451;
	add.s32 	%r12185, %r12183, %r12184;
	cvt.s64.s32	%rd11559, %r12185;
	shl.b64 	%rd11560, %rd11559, 2;
	add.s64 	%rd11561, %rd9, %rd11560;
	ld.f32 	%f1848, [%rd11561];
	cvt.u32.u16	%r12186, %rs1;
	cvt.u32.u16	%r12187, %rs28;
	mul.lo.s32 	%r12188, %r12186, %r12187;
	ld.u16 	%rs3452, [%SP+42];
	cvt.u32.u16	%r12189, %rs3452;
	mul.lo.s32 	%r12190, %r12189, 23;
	add.s32 	%r12191, %r12188, %r12190;
	cvt.u64.u16	%rd11562, %rs11;
	shl.b64 	%rd11563, %rd11562, 1;
	add.s64 	%rd11564, %rd11520, %rd11563;
	ld.u16 	%rs3453, [%rd11564];
	cvt.u32.u16	%r12192, %rs3453;
	add.s32 	%r12193, %r12191, %r12192;
	cvt.s64.s32	%rd11565, %r12193;
	shl.b64 	%rd11566, %rd11565, 2;
	add.s64 	%rd11567, %rd9, %rd11566;
	ld.f32 	%f1849, [%rd11567];
	cvt.u32.u16	%r12194, %rs1;
	cvt.u32.u16	%r12195, %rs28;
	mul.lo.s32 	%r12196, %r12194, %r12195;
	ld.u16 	%rs3454, [%SP+42];
	cvt.u32.u16	%r12197, %rs3454;
	mul.lo.s32 	%r12198, %r12197, 24;
	add.s32 	%r12199, %r12196, %r12198;
	cvt.u64.u16	%rd11568, %rs11;
	shl.b64 	%rd11569, %rd11568, 1;
	add.s64 	%rd11570, %rd11520, %rd11569;
	ld.u16 	%rs3455, [%rd11570];
	cvt.u32.u16	%r12200, %rs3455;
	add.s32 	%r12201, %r12199, %r12200;
	cvt.s64.s32	%rd11571, %r12201;
	shl.b64 	%rd11572, %rd11571, 2;
	add.s64 	%rd11573, %rd9, %rd11572;
	ld.f32 	%f1850, [%rd11573];
	cvt.u32.u16	%r12202, %rs1;
	cvt.u32.u16	%r12203, %rs28;
	mul.lo.s32 	%r12204, %r12202, %r12203;
	ld.u16 	%rs3456, [%SP+42];
	cvt.u32.u16	%r12205, %rs3456;
	mul.lo.s32 	%r12206, %r12205, 25;
	add.s32 	%r12207, %r12204, %r12206;
	cvt.u64.u16	%rd11574, %rs11;
	shl.b64 	%rd11575, %rd11574, 1;
	add.s64 	%rd11576, %rd11520, %rd11575;
	ld.u16 	%rs3457, [%rd11576];
	cvt.u32.u16	%r12208, %rs3457;
	add.s32 	%r12209, %r12207, %r12208;
	cvt.s64.s32	%rd11577, %r12209;
	shl.b64 	%rd11578, %rd11577, 2;
	add.s64 	%rd11579, %rd9, %rd11578;
	ld.f32 	%f1851, [%rd11579];
	cvt.u32.u16	%r12210, %rs1;
	cvt.u32.u16	%r12211, %rs28;
	mul.lo.s32 	%r12212, %r12210, %r12211;
	ld.u16 	%rs3458, [%SP+42];
	cvt.u32.u16	%r12213, %rs3458;
	mul.lo.s32 	%r12214, %r12213, 26;
	add.s32 	%r12215, %r12212, %r12214;
	cvt.u64.u16	%rd11580, %rs11;
	shl.b64 	%rd11581, %rd11580, 1;
	add.s64 	%rd11582, %rd11520, %rd11581;
	ld.u16 	%rs3459, [%rd11582];
	cvt.u32.u16	%r12216, %rs3459;
	add.s32 	%r12217, %r12215, %r12216;
	cvt.s64.s32	%rd11583, %r12217;
	shl.b64 	%rd11584, %rd11583, 2;
	add.s64 	%rd11585, %rd9, %rd11584;
	ld.f32 	%f1852, [%rd11585];
	cvt.u32.u16	%r12218, %rs1;
	cvt.u32.u16	%r12219, %rs28;
	mul.lo.s32 	%r12220, %r12218, %r12219;
	ld.u16 	%rs3460, [%SP+42];
	cvt.u32.u16	%r12221, %rs3460;
	mul.lo.s32 	%r12222, %r12221, 27;
	add.s32 	%r12223, %r12220, %r12222;
	cvt.u64.u16	%rd11586, %rs11;
	shl.b64 	%rd11587, %rd11586, 1;
	add.s64 	%rd11588, %rd11520, %rd11587;
	ld.u16 	%rs3461, [%rd11588];
	cvt.u32.u16	%r12224, %rs3461;
	add.s32 	%r12225, %r12223, %r12224;
	cvt.s64.s32	%rd11589, %r12225;
	shl.b64 	%rd11590, %rd11589, 2;
	add.s64 	%rd11591, %rd9, %rd11590;
	ld.f32 	%f1853, [%rd11591];
	// Callseq Start 315
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1936;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11516;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11517;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1842;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1843;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1844;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1845;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1846;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1847;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1848;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1849;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1850;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1851;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1852;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1853;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 315
tmp1606:

BB43_650:
	.loc	1 474 1
	cvt.u32.u16	%r12226, %rs12;
	ld.u16 	%rs3462, [%SP+16];
	cvt.u32.u16	%r12227, %rs3462;
	mul.lo.s32 	%r12228, %r12227, 0;
	add.s32 	%r12229, %r12226, %r12228;
	cvt.s64.s32	%rd11592, %r12229;
	shl.b64 	%rd11593, %rd11592, 1;
	mov.u64 	%rd11594, cBoolModel;
	cvta.const.u64 	%rd11595, %rd11594;
	add.s64 	%rd11596, %rd11595, %rd11593;
	ld.u16 	%rs3463, [%rd11596];
	setp.ne.s16	%p647, %rs3463, 0;
	not.pred 	%p648, %p647;
	@%p648 bra 	BB43_652;
	bra.uni 	BB43_651;

BB43_651:
	add.u64 	%rd11597, %SP, 700;
	.loc	1 474 1
tmp1607:
	add.s64 	%rd11598, %rd11597, 4;
	cvt.u32.u16	%r12230, %rs1;
	cvt.u32.u16	%r12231, %rs28;
	mul.lo.s32 	%r12232, %r12230, %r12231;
	ld.u16 	%rs3464, [%SP+42];
	cvt.u32.u16	%r12233, %rs3464;
	mul.lo.s32 	%r12234, %r12233, 0;
	add.s32 	%r12235, %r12232, %r12234;
	cvt.u64.u16	%rd11599, %rs12;
	mov.u64 	%rd11600, cSegToComp;
	cvta.const.u64 	%rd11601, %rd11600;
	shl.b64 	%rd11602, %rd11599, 1;
	add.s64 	%rd11603, %rd11601, %rd11602;
	ld.u16 	%rs3465, [%rd11603];
	cvt.u32.u16	%r12236, %rs3465;
	add.s32 	%r12237, %r12235, %r12236;
	cvt.s64.s32	%rd11604, %r12237;
	shl.b64 	%rd11605, %rd11604, 2;
	add.s64 	%rd11606, %rd9, %rd11605;
	ld.f32 	%f1854, [%rd11606];
	cvt.u32.u16	%r12238, %rs1;
	cvt.u32.u16	%r12239, %rs28;
	mul.lo.s32 	%r12240, %r12238, %r12239;
	ld.u16 	%rs3466, [%SP+42];
	cvt.u32.u16	%r12241, %rs3466;
	mul.lo.s32 	%r12242, %r12241, 1;
	add.s32 	%r12243, %r12240, %r12242;
	cvt.u64.u16	%rd11607, %rs12;
	shl.b64 	%rd11608, %rd11607, 1;
	add.s64 	%rd11609, %rd11601, %rd11608;
	ld.u16 	%rs3467, [%rd11609];
	cvt.u32.u16	%r12244, %rs3467;
	add.s32 	%r12245, %r12243, %r12244;
	cvt.s64.s32	%rd11610, %r12245;
	shl.b64 	%rd11611, %rd11610, 2;
	add.s64 	%rd11612, %rd9, %rd11611;
	ld.f32 	%f1855, [%rd11612];
	ld.f32 	%f1856, [%SP+732];
	add.s64 	%rd11613, %rd11597, 36;
	// Callseq Start 316
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11597;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11598;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1854;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1855;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1856;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11613;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 316
tmp1608:

BB43_652:
	.loc	1 474 1
	cvt.u32.u16	%r12246, %rs12;
	ld.u16 	%rs3468, [%SP+16];
	cvt.u32.u16	%r12247, %rs3468;
	mul.lo.s32 	%r12248, %r12247, 1;
	add.s32 	%r12249, %r12246, %r12248;
	cvt.s64.s32	%rd11614, %r12249;
	shl.b64 	%rd11615, %rd11614, 1;
	mov.u64 	%rd11616, cBoolModel;
	cvta.const.u64 	%rd11617, %rd11616;
	add.s64 	%rd11618, %rd11617, %rd11615;
	ld.u16 	%rs3469, [%rd11618];
	setp.ne.s16	%p649, %rs3469, 0;
	not.pred 	%p650, %p649;
	@%p650 bra 	BB43_654;
	bra.uni 	BB43_653;

BB43_653:
	add.u64 	%rd11619, %SP, 700;
	.loc	1 474 1
tmp1609:
	add.s64 	%rd11620, %rd11619, 8;
	ld.f32 	%f1857, [%SP+736];
	add.s64 	%rd11621, %rd11619, 32;
	// Callseq Start 317
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11620;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1857;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11621;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 317
tmp1610:

BB43_654:
	.loc	1 474 1
	cvt.u32.u16	%r12250, %rs12;
	ld.u16 	%rs3470, [%SP+16];
	cvt.u32.u16	%r12251, %rs3470;
	mul.lo.s32 	%r12252, %r12251, 2;
	add.s32 	%r12253, %r12250, %r12252;
	cvt.s64.s32	%rd11622, %r12253;
	shl.b64 	%rd11623, %rd11622, 1;
	mov.u64 	%rd11624, cBoolModel;
	cvta.const.u64 	%rd11625, %rd11624;
	add.s64 	%rd11626, %rd11625, %rd11623;
	ld.u16 	%rs3471, [%rd11626];
	setp.ne.s16	%p651, %rs3471, 0;
	not.pred 	%p652, %p651;
	@%p652 bra 	BB43_656;
	bra.uni 	BB43_655;

BB43_655:
	add.u64 	%rd11627, %SP, 700;
	.loc	1 474 1
tmp1611:
	add.s64 	%rd11628, %rd11627, 12;
	cvt.u32.u16	%r12254, %rs1;
	cvt.u32.u16	%r12255, %rs28;
	mul.lo.s32 	%r12256, %r12254, %r12255;
	ld.u16 	%rs3472, [%SP+42];
	cvt.u32.u16	%r12257, %rs3472;
	mul.lo.s32 	%r12258, %r12257, 2;
	add.s32 	%r12259, %r12256, %r12258;
	cvt.u64.u16	%rd11629, %rs12;
	mov.u64 	%rd11630, cSegToComp;
	cvta.const.u64 	%rd11631, %rd11630;
	shl.b64 	%rd11632, %rd11629, 1;
	add.s64 	%rd11633, %rd11631, %rd11632;
	ld.u16 	%rs3473, [%rd11633];
	cvt.u32.u16	%r12260, %rs3473;
	add.s32 	%r12261, %r12259, %r12260;
	cvt.s64.s32	%rd11634, %r12261;
	shl.b64 	%rd11635, %rd11634, 2;
	add.s64 	%rd11636, %rd9, %rd11635;
	ld.f32 	%f1858, [%rd11636];
	cvt.u32.u16	%r12262, %rs1;
	cvt.u32.u16	%r12263, %rs28;
	mul.lo.s32 	%r12264, %r12262, %r12263;
	ld.u16 	%rs3474, [%SP+42];
	cvt.u32.u16	%r12265, %rs3474;
	mul.lo.s32 	%r12266, %r12265, 3;
	add.s32 	%r12267, %r12264, %r12266;
	cvt.u64.u16	%rd11637, %rs12;
	shl.b64 	%rd11638, %rd11637, 1;
	add.s64 	%rd11639, %rd11631, %rd11638;
	ld.u16 	%rs3475, [%rd11639];
	cvt.u32.u16	%r12268, %rs3475;
	add.s32 	%r12269, %r12267, %r12268;
	cvt.s64.s32	%rd11640, %r12269;
	shl.b64 	%rd11641, %rd11640, 2;
	add.s64 	%rd11642, %rd9, %rd11641;
	ld.f32 	%f1859, [%rd11642];
	cvt.u32.u16	%r12270, %rs1;
	cvt.u32.u16	%r12271, %rs28;
	mul.lo.s32 	%r12272, %r12270, %r12271;
	ld.u16 	%rs3476, [%SP+42];
	cvt.u32.u16	%r12273, %rs3476;
	mul.lo.s32 	%r12274, %r12273, 4;
	add.s32 	%r12275, %r12272, %r12274;
	cvt.u64.u16	%rd11643, %rs12;
	shl.b64 	%rd11644, %rd11643, 1;
	add.s64 	%rd11645, %rd11631, %rd11644;
	ld.u16 	%rs3477, [%rd11645];
	cvt.u32.u16	%r12276, %rs3477;
	add.s32 	%r12277, %r12275, %r12276;
	cvt.s64.s32	%rd11646, %r12277;
	shl.b64 	%rd11647, %rd11646, 2;
	add.s64 	%rd11648, %rd9, %rd11647;
	ld.f32 	%f1860, [%rd11648];
	cvt.u32.u16	%r12278, %rs1;
	cvt.u32.u16	%r12279, %rs28;
	mul.lo.s32 	%r12280, %r12278, %r12279;
	ld.u16 	%rs3478, [%SP+42];
	cvt.u32.u16	%r12281, %rs3478;
	mul.lo.s32 	%r12282, %r12281, 5;
	add.s32 	%r12283, %r12280, %r12282;
	cvt.u64.u16	%rd11649, %rs12;
	shl.b64 	%rd11650, %rd11649, 1;
	add.s64 	%rd11651, %rd11631, %rd11650;
	ld.u16 	%rs3479, [%rd11651];
	cvt.u32.u16	%r12284, %rs3479;
	add.s32 	%r12285, %r12283, %r12284;
	cvt.s64.s32	%rd11652, %r12285;
	shl.b64 	%rd11653, %rd11652, 2;
	add.s64 	%rd11654, %rd9, %rd11653;
	ld.f32 	%f1861, [%rd11654];
	ld.f32 	%f1862, [%SP+732];
	// Callseq Start 318
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11628;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1858;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1859;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1860;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1861;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1862;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 318
tmp1612:

BB43_656:
	.loc	1 474 1
	cvt.u32.u16	%r12286, %rs12;
	ld.u16 	%rs3480, [%SP+16];
	cvt.u32.u16	%r12287, %rs3480;
	mul.lo.s32 	%r12288, %r12287, 3;
	add.s32 	%r12289, %r12286, %r12288;
	cvt.s64.s32	%rd11655, %r12289;
	shl.b64 	%rd11656, %rd11655, 1;
	mov.u64 	%rd11657, cBoolModel;
	cvta.const.u64 	%rd11658, %rd11657;
	add.s64 	%rd11659, %rd11658, %rd11656;
	ld.u16 	%rs3481, [%rd11659];
	setp.ne.s16	%p653, %rs3481, 0;
	not.pred 	%p654, %p653;
	@%p654 bra 	BB43_658;
	bra.uni 	BB43_657;

BB43_657:
	add.u64 	%rd11660, %SP, 700;
	.loc	1 474 1
tmp1613:
	add.s64 	%rd11661, %rd11660, 16;
	cvt.u32.u16	%r12290, %rs1;
	cvt.u32.u16	%r12291, %rs28;
	mul.lo.s32 	%r12292, %r12290, %r12291;
	ld.u16 	%rs3482, [%SP+42];
	cvt.u32.u16	%r12293, %rs3482;
	mul.lo.s32 	%r12294, %r12293, 6;
	add.s32 	%r12295, %r12292, %r12294;
	cvt.u64.u16	%rd11662, %rs12;
	mov.u64 	%rd11663, cSegToComp;
	cvta.const.u64 	%rd11664, %rd11663;
	shl.b64 	%rd11665, %rd11662, 1;
	add.s64 	%rd11666, %rd11664, %rd11665;
	ld.u16 	%rs3483, [%rd11666];
	cvt.u32.u16	%r12296, %rs3483;
	add.s32 	%r12297, %r12295, %r12296;
	cvt.s64.s32	%rd11667, %r12297;
	shl.b64 	%rd11668, %rd11667, 2;
	add.s64 	%rd11669, %rd9, %rd11668;
	ld.f32 	%f1863, [%rd11669];
	cvt.u32.u16	%r12298, %rs1;
	cvt.u32.u16	%r12299, %rs28;
	mul.lo.s32 	%r12300, %r12298, %r12299;
	ld.u16 	%rs3484, [%SP+42];
	cvt.u32.u16	%r12301, %rs3484;
	mul.lo.s32 	%r12302, %r12301, 7;
	add.s32 	%r12303, %r12300, %r12302;
	cvt.u64.u16	%rd11670, %rs12;
	shl.b64 	%rd11671, %rd11670, 1;
	add.s64 	%rd11672, %rd11664, %rd11671;
	ld.u16 	%rs3485, [%rd11672];
	cvt.u32.u16	%r12304, %rs3485;
	add.s32 	%r12305, %r12303, %r12304;
	cvt.s64.s32	%rd11673, %r12305;
	shl.b64 	%rd11674, %rd11673, 2;
	add.s64 	%rd11675, %rd9, %rd11674;
	ld.f32 	%f1864, [%rd11675];
	cvt.u32.u16	%r12306, %rs1;
	cvt.u32.u16	%r12307, %rs28;
	mul.lo.s32 	%r12308, %r12306, %r12307;
	ld.u16 	%rs3486, [%SP+42];
	cvt.u32.u16	%r12309, %rs3486;
	mul.lo.s32 	%r12310, %r12309, 8;
	add.s32 	%r12311, %r12308, %r12310;
	cvt.u64.u16	%rd11676, %rs12;
	shl.b64 	%rd11677, %rd11676, 1;
	add.s64 	%rd11678, %rd11664, %rd11677;
	ld.u16 	%rs3487, [%rd11678];
	cvt.u32.u16	%r12312, %rs3487;
	add.s32 	%r12313, %r12311, %r12312;
	cvt.s64.s32	%rd11679, %r12313;
	shl.b64 	%rd11680, %rd11679, 2;
	add.s64 	%rd11681, %rd9, %rd11680;
	ld.f32 	%f1865, [%rd11681];
	cvt.u32.u16	%r12314, %rs1;
	cvt.u32.u16	%r12315, %rs28;
	mul.lo.s32 	%r12316, %r12314, %r12315;
	ld.u16 	%rs3488, [%SP+42];
	cvt.u32.u16	%r12317, %rs3488;
	mul.lo.s32 	%r12318, %r12317, 9;
	add.s32 	%r12319, %r12316, %r12318;
	cvt.u64.u16	%rd11682, %rs12;
	shl.b64 	%rd11683, %rd11682, 1;
	add.s64 	%rd11684, %rd11664, %rd11683;
	ld.u16 	%rs3489, [%rd11684];
	cvt.u32.u16	%r12320, %rs3489;
	add.s32 	%r12321, %r12319, %r12320;
	cvt.s64.s32	%rd11685, %r12321;
	shl.b64 	%rd11686, %rd11685, 2;
	add.s64 	%rd11687, %rd9, %rd11686;
	ld.f32 	%f1866, [%rd11687];
	cvt.u32.u16	%r12322, %rs1;
	cvt.u32.u16	%r12323, %rs28;
	mul.lo.s32 	%r12324, %r12322, %r12323;
	ld.u16 	%rs3490, [%SP+42];
	cvt.u32.u16	%r12325, %rs3490;
	mul.lo.s32 	%r12326, %r12325, 10;
	add.s32 	%r12327, %r12324, %r12326;
	cvt.u64.u16	%rd11688, %rs12;
	shl.b64 	%rd11689, %rd11688, 1;
	add.s64 	%rd11690, %rd11664, %rd11689;
	ld.u16 	%rs3491, [%rd11690];
	cvt.u32.u16	%r12328, %rs3491;
	add.s32 	%r12329, %r12327, %r12328;
	cvt.s64.s32	%rd11691, %r12329;
	shl.b64 	%rd11692, %rd11691, 2;
	add.s64 	%rd11693, %rd9, %rd11692;
	ld.f32 	%f1867, [%rd11693];
	// Callseq Start 319
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11661;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1863;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1864;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1865;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1866;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1867;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 319
tmp1614:

BB43_658:
	.loc	1 474 1
	cvt.u32.u16	%r12330, %rs12;
	ld.u16 	%rs3492, [%SP+16];
	cvt.u32.u16	%r12331, %rs3492;
	mul.lo.s32 	%r12332, %r12331, 4;
	add.s32 	%r12333, %r12330, %r12332;
	cvt.s64.s32	%rd11694, %r12333;
	shl.b64 	%rd11695, %rd11694, 1;
	mov.u64 	%rd11696, cBoolModel;
	cvta.const.u64 	%rd11697, %rd11696;
	add.s64 	%rd11698, %rd11697, %rd11695;
	ld.u16 	%rs3493, [%rd11698];
	setp.ne.s16	%p655, %rs3493, 0;
	not.pred 	%p656, %p655;
	@%p656 bra 	BB43_660;
	bra.uni 	BB43_659;

BB43_659:
	add.u64 	%rd11699, %SP, 700;
	.loc	1 474 1
tmp1615:
	add.s64 	%rd11700, %rd11699, 20;
	cvt.u32.u16	%r12334, %rs1;
	cvt.u32.u16	%r12335, %rs28;
	mul.lo.s32 	%r12336, %r12334, %r12335;
	ld.u16 	%rs3494, [%SP+42];
	cvt.u32.u16	%r12337, %rs3494;
	mul.lo.s32 	%r12338, %r12337, 11;
	add.s32 	%r12339, %r12336, %r12338;
	cvt.u64.u16	%rd11701, %rs12;
	mov.u64 	%rd11702, cSegToComp;
	cvta.const.u64 	%rd11703, %rd11702;
	shl.b64 	%rd11704, %rd11701, 1;
	add.s64 	%rd11705, %rd11703, %rd11704;
	ld.u16 	%rs3495, [%rd11705];
	cvt.u32.u16	%r12340, %rs3495;
	add.s32 	%r12341, %r12339, %r12340;
	cvt.s64.s32	%rd11706, %r12341;
	shl.b64 	%rd11707, %rd11706, 2;
	add.s64 	%rd11708, %rd9, %rd11707;
	ld.f32 	%f1868, [%rd11708];
	cvt.u32.u16	%r12342, %rs1;
	cvt.u32.u16	%r12343, %rs28;
	mul.lo.s32 	%r12344, %r12342, %r12343;
	ld.u16 	%rs3496, [%SP+42];
	cvt.u32.u16	%r12345, %rs3496;
	mul.lo.s32 	%r12346, %r12345, 12;
	add.s32 	%r12347, %r12344, %r12346;
	cvt.u64.u16	%rd11709, %rs12;
	shl.b64 	%rd11710, %rd11709, 1;
	add.s64 	%rd11711, %rd11703, %rd11710;
	ld.u16 	%rs3497, [%rd11711];
	cvt.u32.u16	%r12348, %rs3497;
	add.s32 	%r12349, %r12347, %r12348;
	cvt.s64.s32	%rd11712, %r12349;
	shl.b64 	%rd11713, %rd11712, 2;
	add.s64 	%rd11714, %rd9, %rd11713;
	ld.f32 	%f1869, [%rd11714];
	cvt.u32.u16	%r12350, %rs1;
	cvt.u32.u16	%r12351, %rs28;
	mul.lo.s32 	%r12352, %r12350, %r12351;
	ld.u16 	%rs3498, [%SP+42];
	cvt.u32.u16	%r12353, %rs3498;
	mul.lo.s32 	%r12354, %r12353, 13;
	add.s32 	%r12355, %r12352, %r12354;
	cvt.u64.u16	%rd11715, %rs12;
	shl.b64 	%rd11716, %rd11715, 1;
	add.s64 	%rd11717, %rd11703, %rd11716;
	ld.u16 	%rs3499, [%rd11717];
	cvt.u32.u16	%r12356, %rs3499;
	add.s32 	%r12357, %r12355, %r12356;
	cvt.s64.s32	%rd11718, %r12357;
	shl.b64 	%rd11719, %rd11718, 2;
	add.s64 	%rd11720, %rd9, %rd11719;
	ld.f32 	%f1870, [%rd11720];
	cvt.u32.u16	%r12358, %rs1;
	cvt.u32.u16	%r12359, %rs28;
	mul.lo.s32 	%r12360, %r12358, %r12359;
	ld.u16 	%rs3500, [%SP+42];
	cvt.u32.u16	%r12361, %rs3500;
	mul.lo.s32 	%r12362, %r12361, 14;
	add.s32 	%r12363, %r12360, %r12362;
	cvt.u64.u16	%rd11721, %rs12;
	shl.b64 	%rd11722, %rd11721, 1;
	add.s64 	%rd11723, %rd11703, %rd11722;
	ld.u16 	%rs3501, [%rd11723];
	cvt.u32.u16	%r12364, %rs3501;
	add.s32 	%r12365, %r12363, %r12364;
	cvt.s64.s32	%rd11724, %r12365;
	shl.b64 	%rd11725, %rd11724, 2;
	add.s64 	%rd11726, %rd9, %rd11725;
	ld.f32 	%f1871, [%rd11726];
	cvt.u32.u16	%r12366, %rs1;
	cvt.u32.u16	%r12367, %rs28;
	mul.lo.s32 	%r12368, %r12366, %r12367;
	ld.u16 	%rs3502, [%SP+42];
	cvt.u32.u16	%r12369, %rs3502;
	mul.lo.s32 	%r12370, %r12369, 15;
	add.s32 	%r12371, %r12368, %r12370;
	cvt.u64.u16	%rd11727, %rs12;
	shl.b64 	%rd11728, %rd11727, 1;
	add.s64 	%rd11729, %rd11703, %rd11728;
	ld.u16 	%rs3503, [%rd11729];
	cvt.u32.u16	%r12372, %rs3503;
	add.s32 	%r12373, %r12371, %r12372;
	cvt.s64.s32	%rd11730, %r12373;
	shl.b64 	%rd11731, %rd11730, 2;
	add.s64 	%rd11732, %rd9, %rd11731;
	ld.f32 	%f1872, [%rd11732];
	// Callseq Start 320
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11700;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1868;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1869;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1870;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1871;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1872;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 320
tmp1616:

BB43_660:
	.loc	1 474 1
	cvt.u32.u16	%r12374, %rs12;
	ld.u16 	%rs3504, [%SP+16];
	cvt.u32.u16	%r12375, %rs3504;
	mul.lo.s32 	%r12376, %r12375, 5;
	add.s32 	%r12377, %r12374, %r12376;
	cvt.s64.s32	%rd11733, %r12377;
	shl.b64 	%rd11734, %rd11733, 1;
	mov.u64 	%rd11735, cBoolModel;
	cvta.const.u64 	%rd11736, %rd11735;
	add.s64 	%rd11737, %rd11736, %rd11734;
	ld.u16 	%rs3505, [%rd11737];
	setp.ne.s16	%p657, %rs3505, 0;
	not.pred 	%p658, %p657;
	@%p658 bra 	BB43_662;
	bra.uni 	BB43_661;

BB43_661:
	add.u64 	%rd11738, %SP, 700;
	.loc	1 474 1
tmp1617:
	add.s64 	%rd11739, %rd11738, 24;
	add.s64 	%rd11740, %rd11738, 28;
	cvt.u32.u16	%r12378, %rs1;
	cvt.u32.u16	%r12379, %rs28;
	mul.lo.s32 	%r12380, %r12378, %r12379;
	ld.u16 	%rs3506, [%SP+42];
	cvt.u32.u16	%r12381, %rs3506;
	mul.lo.s32 	%r12382, %r12381, 16;
	add.s32 	%r12383, %r12380, %r12382;
	cvt.u64.u16	%rd11741, %rs12;
	mov.u64 	%rd11742, cSegToComp;
	cvta.const.u64 	%rd11743, %rd11742;
	shl.b64 	%rd11744, %rd11741, 1;
	add.s64 	%rd11745, %rd11743, %rd11744;
	ld.u16 	%rs3507, [%rd11745];
	cvt.u32.u16	%r12384, %rs3507;
	add.s32 	%r12385, %r12383, %r12384;
	cvt.s64.s32	%rd11746, %r12385;
	shl.b64 	%rd11747, %rd11746, 2;
	add.s64 	%rd11748, %rd9, %rd11747;
	ld.f32 	%f1873, [%rd11748];
	cvt.u32.u16	%r12386, %rs1;
	cvt.u32.u16	%r12387, %rs28;
	mul.lo.s32 	%r12388, %r12386, %r12387;
	ld.u16 	%rs3508, [%SP+42];
	cvt.u32.u16	%r12389, %rs3508;
	mul.lo.s32 	%r12390, %r12389, 17;
	add.s32 	%r12391, %r12388, %r12390;
	cvt.u64.u16	%rd11749, %rs12;
	shl.b64 	%rd11750, %rd11749, 1;
	add.s64 	%rd11751, %rd11743, %rd11750;
	ld.u16 	%rs3509, [%rd11751];
	cvt.u32.u16	%r12392, %rs3509;
	add.s32 	%r12393, %r12391, %r12392;
	cvt.s64.s32	%rd11752, %r12393;
	shl.b64 	%rd11753, %rd11752, 2;
	add.s64 	%rd11754, %rd9, %rd11753;
	ld.f32 	%f1874, [%rd11754];
	cvt.u32.u16	%r12394, %rs1;
	cvt.u32.u16	%r12395, %rs28;
	mul.lo.s32 	%r12396, %r12394, %r12395;
	ld.u16 	%rs3510, [%SP+42];
	cvt.u32.u16	%r12397, %rs3510;
	mul.lo.s32 	%r12398, %r12397, 18;
	add.s32 	%r12399, %r12396, %r12398;
	cvt.u64.u16	%rd11755, %rs12;
	shl.b64 	%rd11756, %rd11755, 1;
	add.s64 	%rd11757, %rd11743, %rd11756;
	ld.u16 	%rs3511, [%rd11757];
	cvt.u32.u16	%r12400, %rs3511;
	add.s32 	%r12401, %r12399, %r12400;
	cvt.s64.s32	%rd11758, %r12401;
	shl.b64 	%rd11759, %rd11758, 2;
	add.s64 	%rd11760, %rd9, %rd11759;
	ld.f32 	%f1875, [%rd11760];
	cvt.u32.u16	%r12402, %rs1;
	cvt.u32.u16	%r12403, %rs28;
	mul.lo.s32 	%r12404, %r12402, %r12403;
	ld.u16 	%rs3512, [%SP+42];
	cvt.u32.u16	%r12405, %rs3512;
	mul.lo.s32 	%r12406, %r12405, 19;
	add.s32 	%r12407, %r12404, %r12406;
	cvt.u64.u16	%rd11761, %rs12;
	shl.b64 	%rd11762, %rd11761, 1;
	add.s64 	%rd11763, %rd11743, %rd11762;
	ld.u16 	%rs3513, [%rd11763];
	cvt.u32.u16	%r12408, %rs3513;
	add.s32 	%r12409, %r12407, %r12408;
	cvt.s64.s32	%rd11764, %r12409;
	shl.b64 	%rd11765, %rd11764, 2;
	add.s64 	%rd11766, %rd9, %rd11765;
	ld.f32 	%f1876, [%rd11766];
	cvt.u32.u16	%r12410, %rs1;
	cvt.u32.u16	%r12411, %rs28;
	mul.lo.s32 	%r12412, %r12410, %r12411;
	ld.u16 	%rs3514, [%SP+42];
	cvt.u32.u16	%r12413, %rs3514;
	mul.lo.s32 	%r12414, %r12413, 20;
	add.s32 	%r12415, %r12412, %r12414;
	cvt.u64.u16	%rd11767, %rs12;
	shl.b64 	%rd11768, %rd11767, 1;
	add.s64 	%rd11769, %rd11743, %rd11768;
	ld.u16 	%rs3515, [%rd11769];
	cvt.u32.u16	%r12416, %rs3515;
	add.s32 	%r12417, %r12415, %r12416;
	cvt.s64.s32	%rd11770, %r12417;
	shl.b64 	%rd11771, %rd11770, 2;
	add.s64 	%rd11772, %rd9, %rd11771;
	ld.f32 	%f1877, [%rd11772];
	cvt.u32.u16	%r12418, %rs1;
	cvt.u32.u16	%r12419, %rs28;
	mul.lo.s32 	%r12420, %r12418, %r12419;
	ld.u16 	%rs3516, [%SP+42];
	cvt.u32.u16	%r12421, %rs3516;
	mul.lo.s32 	%r12422, %r12421, 21;
	add.s32 	%r12423, %r12420, %r12422;
	cvt.u64.u16	%rd11773, %rs12;
	shl.b64 	%rd11774, %rd11773, 1;
	add.s64 	%rd11775, %rd11743, %rd11774;
	ld.u16 	%rs3517, [%rd11775];
	cvt.u32.u16	%r12424, %rs3517;
	add.s32 	%r12425, %r12423, %r12424;
	cvt.s64.s32	%rd11776, %r12425;
	shl.b64 	%rd11777, %rd11776, 2;
	add.s64 	%rd11778, %rd9, %rd11777;
	ld.f32 	%f1878, [%rd11778];
	cvt.u32.u16	%r12426, %rs1;
	cvt.u32.u16	%r12427, %rs28;
	mul.lo.s32 	%r12428, %r12426, %r12427;
	ld.u16 	%rs3518, [%SP+42];
	cvt.u32.u16	%r12429, %rs3518;
	mul.lo.s32 	%r12430, %r12429, 22;
	add.s32 	%r12431, %r12428, %r12430;
	cvt.u64.u16	%rd11779, %rs12;
	shl.b64 	%rd11780, %rd11779, 1;
	add.s64 	%rd11781, %rd11743, %rd11780;
	ld.u16 	%rs3519, [%rd11781];
	cvt.u32.u16	%r12432, %rs3519;
	add.s32 	%r12433, %r12431, %r12432;
	cvt.s64.s32	%rd11782, %r12433;
	shl.b64 	%rd11783, %rd11782, 2;
	add.s64 	%rd11784, %rd9, %rd11783;
	ld.f32 	%f1879, [%rd11784];
	cvt.u32.u16	%r12434, %rs1;
	cvt.u32.u16	%r12435, %rs28;
	mul.lo.s32 	%r12436, %r12434, %r12435;
	ld.u16 	%rs3520, [%SP+42];
	cvt.u32.u16	%r12437, %rs3520;
	mul.lo.s32 	%r12438, %r12437, 23;
	add.s32 	%r12439, %r12436, %r12438;
	cvt.u64.u16	%rd11785, %rs12;
	shl.b64 	%rd11786, %rd11785, 1;
	add.s64 	%rd11787, %rd11743, %rd11786;
	ld.u16 	%rs3521, [%rd11787];
	cvt.u32.u16	%r12440, %rs3521;
	add.s32 	%r12441, %r12439, %r12440;
	cvt.s64.s32	%rd11788, %r12441;
	shl.b64 	%rd11789, %rd11788, 2;
	add.s64 	%rd11790, %rd9, %rd11789;
	ld.f32 	%f1880, [%rd11790];
	cvt.u32.u16	%r12442, %rs1;
	cvt.u32.u16	%r12443, %rs28;
	mul.lo.s32 	%r12444, %r12442, %r12443;
	ld.u16 	%rs3522, [%SP+42];
	cvt.u32.u16	%r12445, %rs3522;
	mul.lo.s32 	%r12446, %r12445, 24;
	add.s32 	%r12447, %r12444, %r12446;
	cvt.u64.u16	%rd11791, %rs12;
	shl.b64 	%rd11792, %rd11791, 1;
	add.s64 	%rd11793, %rd11743, %rd11792;
	ld.u16 	%rs3523, [%rd11793];
	cvt.u32.u16	%r12448, %rs3523;
	add.s32 	%r12449, %r12447, %r12448;
	cvt.s64.s32	%rd11794, %r12449;
	shl.b64 	%rd11795, %rd11794, 2;
	add.s64 	%rd11796, %rd9, %rd11795;
	ld.f32 	%f1881, [%rd11796];
	cvt.u32.u16	%r12450, %rs1;
	cvt.u32.u16	%r12451, %rs28;
	mul.lo.s32 	%r12452, %r12450, %r12451;
	ld.u16 	%rs3524, [%SP+42];
	cvt.u32.u16	%r12453, %rs3524;
	mul.lo.s32 	%r12454, %r12453, 25;
	add.s32 	%r12455, %r12452, %r12454;
	cvt.u64.u16	%rd11797, %rs12;
	shl.b64 	%rd11798, %rd11797, 1;
	add.s64 	%rd11799, %rd11743, %rd11798;
	ld.u16 	%rs3525, [%rd11799];
	cvt.u32.u16	%r12456, %rs3525;
	add.s32 	%r12457, %r12455, %r12456;
	cvt.s64.s32	%rd11800, %r12457;
	shl.b64 	%rd11801, %rd11800, 2;
	add.s64 	%rd11802, %rd9, %rd11801;
	ld.f32 	%f1882, [%rd11802];
	cvt.u32.u16	%r12458, %rs1;
	cvt.u32.u16	%r12459, %rs28;
	mul.lo.s32 	%r12460, %r12458, %r12459;
	ld.u16 	%rs3526, [%SP+42];
	cvt.u32.u16	%r12461, %rs3526;
	mul.lo.s32 	%r12462, %r12461, 26;
	add.s32 	%r12463, %r12460, %r12462;
	cvt.u64.u16	%rd11803, %rs12;
	shl.b64 	%rd11804, %rd11803, 1;
	add.s64 	%rd11805, %rd11743, %rd11804;
	ld.u16 	%rs3527, [%rd11805];
	cvt.u32.u16	%r12464, %rs3527;
	add.s32 	%r12465, %r12463, %r12464;
	cvt.s64.s32	%rd11806, %r12465;
	shl.b64 	%rd11807, %rd11806, 2;
	add.s64 	%rd11808, %rd9, %rd11807;
	ld.f32 	%f1883, [%rd11808];
	cvt.u32.u16	%r12466, %rs1;
	cvt.u32.u16	%r12467, %rs28;
	mul.lo.s32 	%r12468, %r12466, %r12467;
	ld.u16 	%rs3528, [%SP+42];
	cvt.u32.u16	%r12469, %rs3528;
	mul.lo.s32 	%r12470, %r12469, 27;
	add.s32 	%r12471, %r12468, %r12470;
	cvt.u64.u16	%rd11809, %rs12;
	shl.b64 	%rd11810, %rd11809, 1;
	add.s64 	%rd11811, %rd11743, %rd11810;
	ld.u16 	%rs3529, [%rd11811];
	cvt.u32.u16	%r12472, %rs3529;
	add.s32 	%r12473, %r12471, %r12472;
	cvt.s64.s32	%rd11812, %r12473;
	shl.b64 	%rd11813, %rd11812, 2;
	add.s64 	%rd11814, %rd9, %rd11813;
	ld.f32 	%f1884, [%rd11814];
	// Callseq Start 321
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1938;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11739;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11740;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1873;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1874;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1875;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1876;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1877;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1878;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1879;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1880;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1881;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1882;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1883;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1884;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 321
tmp1618:

BB43_662:
	.loc	1 474 1
	cvt.u32.u16	%r12474, %rs13;
	ld.u16 	%rs3530, [%SP+16];
	cvt.u32.u16	%r12475, %rs3530;
	mul.lo.s32 	%r12476, %r12475, 0;
	add.s32 	%r12477, %r12474, %r12476;
	cvt.s64.s32	%rd11815, %r12477;
	shl.b64 	%rd11816, %rd11815, 1;
	mov.u64 	%rd11817, cBoolModel;
	cvta.const.u64 	%rd11818, %rd11817;
	add.s64 	%rd11819, %rd11818, %rd11816;
	ld.u16 	%rs3531, [%rd11819];
	setp.ne.s16	%p659, %rs3531, 0;
	not.pred 	%p660, %p659;
	@%p660 bra 	BB43_664;
	bra.uni 	BB43_663;

BB43_663:
	add.u64 	%rd11820, %SP, 740;
	.loc	1 474 1
tmp1619:
	add.s64 	%rd11821, %rd11820, 4;
	cvt.u32.u16	%r12478, %rs1;
	cvt.u32.u16	%r12479, %rs28;
	mul.lo.s32 	%r12480, %r12478, %r12479;
	ld.u16 	%rs3532, [%SP+42];
	cvt.u32.u16	%r12481, %rs3532;
	mul.lo.s32 	%r12482, %r12481, 0;
	add.s32 	%r12483, %r12480, %r12482;
	cvt.u64.u16	%rd11822, %rs13;
	mov.u64 	%rd11823, cSegToComp;
	cvta.const.u64 	%rd11824, %rd11823;
	shl.b64 	%rd11825, %rd11822, 1;
	add.s64 	%rd11826, %rd11824, %rd11825;
	ld.u16 	%rs3533, [%rd11826];
	cvt.u32.u16	%r12484, %rs3533;
	add.s32 	%r12485, %r12483, %r12484;
	cvt.s64.s32	%rd11827, %r12485;
	shl.b64 	%rd11828, %rd11827, 2;
	add.s64 	%rd11829, %rd9, %rd11828;
	ld.f32 	%f1885, [%rd11829];
	cvt.u32.u16	%r12486, %rs1;
	cvt.u32.u16	%r12487, %rs28;
	mul.lo.s32 	%r12488, %r12486, %r12487;
	ld.u16 	%rs3534, [%SP+42];
	cvt.u32.u16	%r12489, %rs3534;
	mul.lo.s32 	%r12490, %r12489, 1;
	add.s32 	%r12491, %r12488, %r12490;
	cvt.u64.u16	%rd11830, %rs13;
	shl.b64 	%rd11831, %rd11830, 1;
	add.s64 	%rd11832, %rd11824, %rd11831;
	ld.u16 	%rs3535, [%rd11832];
	cvt.u32.u16	%r12492, %rs3535;
	add.s32 	%r12493, %r12491, %r12492;
	cvt.s64.s32	%rd11833, %r12493;
	shl.b64 	%rd11834, %rd11833, 2;
	add.s64 	%rd11835, %rd9, %rd11834;
	ld.f32 	%f1886, [%rd11835];
	ld.f32 	%f1887, [%SP+772];
	add.s64 	%rd11836, %rd11820, 36;
	// Callseq Start 322
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11820;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11821;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1885;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1886;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1887;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd11836;
	call.uni 
	_Z15CuDerivModel_caffRfS_fffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 322
tmp1620:

BB43_664:
	.loc	1 474 1
	cvt.u32.u16	%r12494, %rs13;
	ld.u16 	%rs3536, [%SP+16];
	cvt.u32.u16	%r12495, %rs3536;
	mul.lo.s32 	%r12496, %r12495, 1;
	add.s32 	%r12497, %r12494, %r12496;
	cvt.s64.s32	%rd11837, %r12497;
	shl.b64 	%rd11838, %rd11837, 1;
	mov.u64 	%rd11839, cBoolModel;
	cvta.const.u64 	%rd11840, %rd11839;
	add.s64 	%rd11841, %rd11840, %rd11838;
	ld.u16 	%rs3537, [%rd11841];
	setp.ne.s16	%p661, %rs3537, 0;
	not.pred 	%p662, %p661;
	@%p662 bra 	BB43_666;
	bra.uni 	BB43_665;

BB43_665:
	add.u64 	%rd11842, %SP, 740;
	.loc	1 474 1
tmp1621:
	add.s64 	%rd11843, %rd11842, 8;
	ld.f32 	%f1888, [%SP+776];
	add.s64 	%rd11844, %rd11842, 32;
	// Callseq Start 323
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11843;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1888;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd11844;
	call.uni 
	_Z16CuDerivModel_cadffRffS_, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 323
tmp1622:

BB43_666:
	.loc	1 474 1
	cvt.u32.u16	%r12498, %rs13;
	ld.u16 	%rs3538, [%SP+16];
	cvt.u32.u16	%r12499, %rs3538;
	mul.lo.s32 	%r12500, %r12499, 2;
	add.s32 	%r12501, %r12498, %r12500;
	cvt.s64.s32	%rd11845, %r12501;
	shl.b64 	%rd11846, %rd11845, 1;
	mov.u64 	%rd11847, cBoolModel;
	cvta.const.u64 	%rd11848, %rd11847;
	add.s64 	%rd11849, %rd11848, %rd11846;
	ld.u16 	%rs3539, [%rd11849];
	setp.ne.s16	%p663, %rs3539, 0;
	not.pred 	%p664, %p663;
	@%p664 bra 	BB43_668;
	bra.uni 	BB43_667;

BB43_667:
	add.u64 	%rd11850, %SP, 740;
	.loc	1 474 1
tmp1623:
	add.s64 	%rd11851, %rd11850, 12;
	cvt.u32.u16	%r12502, %rs1;
	cvt.u32.u16	%r12503, %rs28;
	mul.lo.s32 	%r12504, %r12502, %r12503;
	ld.u16 	%rs3540, [%SP+42];
	cvt.u32.u16	%r12505, %rs3540;
	mul.lo.s32 	%r12506, %r12505, 2;
	add.s32 	%r12507, %r12504, %r12506;
	cvt.u64.u16	%rd11852, %rs13;
	mov.u64 	%rd11853, cSegToComp;
	cvta.const.u64 	%rd11854, %rd11853;
	shl.b64 	%rd11855, %rd11852, 1;
	add.s64 	%rd11856, %rd11854, %rd11855;
	ld.u16 	%rs3541, [%rd11856];
	cvt.u32.u16	%r12508, %rs3541;
	add.s32 	%r12509, %r12507, %r12508;
	cvt.s64.s32	%rd11857, %r12509;
	shl.b64 	%rd11858, %rd11857, 2;
	add.s64 	%rd11859, %rd9, %rd11858;
	ld.f32 	%f1889, [%rd11859];
	cvt.u32.u16	%r12510, %rs1;
	cvt.u32.u16	%r12511, %rs28;
	mul.lo.s32 	%r12512, %r12510, %r12511;
	ld.u16 	%rs3542, [%SP+42];
	cvt.u32.u16	%r12513, %rs3542;
	mul.lo.s32 	%r12514, %r12513, 3;
	add.s32 	%r12515, %r12512, %r12514;
	cvt.u64.u16	%rd11860, %rs13;
	shl.b64 	%rd11861, %rd11860, 1;
	add.s64 	%rd11862, %rd11854, %rd11861;
	ld.u16 	%rs3543, [%rd11862];
	cvt.u32.u16	%r12516, %rs3543;
	add.s32 	%r12517, %r12515, %r12516;
	cvt.s64.s32	%rd11863, %r12517;
	shl.b64 	%rd11864, %rd11863, 2;
	add.s64 	%rd11865, %rd9, %rd11864;
	ld.f32 	%f1890, [%rd11865];
	cvt.u32.u16	%r12518, %rs1;
	cvt.u32.u16	%r12519, %rs28;
	mul.lo.s32 	%r12520, %r12518, %r12519;
	ld.u16 	%rs3544, [%SP+42];
	cvt.u32.u16	%r12521, %rs3544;
	mul.lo.s32 	%r12522, %r12521, 4;
	add.s32 	%r12523, %r12520, %r12522;
	cvt.u64.u16	%rd11866, %rs13;
	shl.b64 	%rd11867, %rd11866, 1;
	add.s64 	%rd11868, %rd11854, %rd11867;
	ld.u16 	%rs3545, [%rd11868];
	cvt.u32.u16	%r12524, %rs3545;
	add.s32 	%r12525, %r12523, %r12524;
	cvt.s64.s32	%rd11869, %r12525;
	shl.b64 	%rd11870, %rd11869, 2;
	add.s64 	%rd11871, %rd9, %rd11870;
	ld.f32 	%f1891, [%rd11871];
	cvt.u32.u16	%r12526, %rs1;
	cvt.u32.u16	%r12527, %rs28;
	mul.lo.s32 	%r12528, %r12526, %r12527;
	ld.u16 	%rs3546, [%SP+42];
	cvt.u32.u16	%r12529, %rs3546;
	mul.lo.s32 	%r12530, %r12529, 5;
	add.s32 	%r12531, %r12528, %r12530;
	cvt.u64.u16	%rd11872, %rs13;
	shl.b64 	%rd11873, %rd11872, 1;
	add.s64 	%rd11874, %rd11854, %rd11873;
	ld.u16 	%rs3547, [%rd11874];
	cvt.u32.u16	%r12532, %rs3547;
	add.s32 	%r12533, %r12531, %r12532;
	cvt.s64.s32	%rd11875, %r12533;
	shl.b64 	%rd11876, %rd11875, 2;
	add.s64 	%rd11877, %rd9, %rd11876;
	ld.f32 	%f1892, [%rd11877];
	ld.f32 	%f1893, [%SP+772];
	// Callseq Start 324
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11851;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1889;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1890;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1891;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1892;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1893;
	call.uni 
	_Z16CuDerivModel_kcaffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 324
tmp1624:

BB43_668:
	.loc	1 474 1
	cvt.u32.u16	%r12534, %rs13;
	ld.u16 	%rs3548, [%SP+16];
	cvt.u32.u16	%r12535, %rs3548;
	mul.lo.s32 	%r12536, %r12535, 3;
	add.s32 	%r12537, %r12534, %r12536;
	cvt.s64.s32	%rd11878, %r12537;
	shl.b64 	%rd11879, %rd11878, 1;
	mov.u64 	%rd11880, cBoolModel;
	cvta.const.u64 	%rd11881, %rd11880;
	add.s64 	%rd11882, %rd11881, %rd11879;
	ld.u16 	%rs3549, [%rd11882];
	setp.ne.s16	%p665, %rs3549, 0;
	not.pred 	%p666, %p665;
	@%p666 bra 	BB43_670;
	bra.uni 	BB43_669;

BB43_669:
	add.u64 	%rd11883, %SP, 740;
	.loc	1 474 1
tmp1625:
	add.s64 	%rd11884, %rd11883, 16;
	cvt.u32.u16	%r12538, %rs1;
	cvt.u32.u16	%r12539, %rs28;
	mul.lo.s32 	%r12540, %r12538, %r12539;
	ld.u16 	%rs3550, [%SP+42];
	cvt.u32.u16	%r12541, %rs3550;
	mul.lo.s32 	%r12542, %r12541, 6;
	add.s32 	%r12543, %r12540, %r12542;
	cvt.u64.u16	%rd11885, %rs13;
	mov.u64 	%rd11886, cSegToComp;
	cvta.const.u64 	%rd11887, %rd11886;
	shl.b64 	%rd11888, %rd11885, 1;
	add.s64 	%rd11889, %rd11887, %rd11888;
	ld.u16 	%rs3551, [%rd11889];
	cvt.u32.u16	%r12544, %rs3551;
	add.s32 	%r12545, %r12543, %r12544;
	cvt.s64.s32	%rd11890, %r12545;
	shl.b64 	%rd11891, %rd11890, 2;
	add.s64 	%rd11892, %rd9, %rd11891;
	ld.f32 	%f1894, [%rd11892];
	cvt.u32.u16	%r12546, %rs1;
	cvt.u32.u16	%r12547, %rs28;
	mul.lo.s32 	%r12548, %r12546, %r12547;
	ld.u16 	%rs3552, [%SP+42];
	cvt.u32.u16	%r12549, %rs3552;
	mul.lo.s32 	%r12550, %r12549, 7;
	add.s32 	%r12551, %r12548, %r12550;
	cvt.u64.u16	%rd11893, %rs13;
	shl.b64 	%rd11894, %rd11893, 1;
	add.s64 	%rd11895, %rd11887, %rd11894;
	ld.u16 	%rs3553, [%rd11895];
	cvt.u32.u16	%r12552, %rs3553;
	add.s32 	%r12553, %r12551, %r12552;
	cvt.s64.s32	%rd11896, %r12553;
	shl.b64 	%rd11897, %rd11896, 2;
	add.s64 	%rd11898, %rd9, %rd11897;
	ld.f32 	%f1895, [%rd11898];
	cvt.u32.u16	%r12554, %rs1;
	cvt.u32.u16	%r12555, %rs28;
	mul.lo.s32 	%r12556, %r12554, %r12555;
	ld.u16 	%rs3554, [%SP+42];
	cvt.u32.u16	%r12557, %rs3554;
	mul.lo.s32 	%r12558, %r12557, 8;
	add.s32 	%r12559, %r12556, %r12558;
	cvt.u64.u16	%rd11899, %rs13;
	shl.b64 	%rd11900, %rd11899, 1;
	add.s64 	%rd11901, %rd11887, %rd11900;
	ld.u16 	%rs3555, [%rd11901];
	cvt.u32.u16	%r12560, %rs3555;
	add.s32 	%r12561, %r12559, %r12560;
	cvt.s64.s32	%rd11902, %r12561;
	shl.b64 	%rd11903, %rd11902, 2;
	add.s64 	%rd11904, %rd9, %rd11903;
	ld.f32 	%f1896, [%rd11904];
	cvt.u32.u16	%r12562, %rs1;
	cvt.u32.u16	%r12563, %rs28;
	mul.lo.s32 	%r12564, %r12562, %r12563;
	ld.u16 	%rs3556, [%SP+42];
	cvt.u32.u16	%r12565, %rs3556;
	mul.lo.s32 	%r12566, %r12565, 9;
	add.s32 	%r12567, %r12564, %r12566;
	cvt.u64.u16	%rd11905, %rs13;
	shl.b64 	%rd11906, %rd11905, 1;
	add.s64 	%rd11907, %rd11887, %rd11906;
	ld.u16 	%rs3557, [%rd11907];
	cvt.u32.u16	%r12568, %rs3557;
	add.s32 	%r12569, %r12567, %r12568;
	cvt.s64.s32	%rd11908, %r12569;
	shl.b64 	%rd11909, %rd11908, 2;
	add.s64 	%rd11910, %rd9, %rd11909;
	ld.f32 	%f1897, [%rd11910];
	cvt.u32.u16	%r12570, %rs1;
	cvt.u32.u16	%r12571, %rs28;
	mul.lo.s32 	%r12572, %r12570, %r12571;
	ld.u16 	%rs3558, [%SP+42];
	cvt.u32.u16	%r12573, %rs3558;
	mul.lo.s32 	%r12574, %r12573, 10;
	add.s32 	%r12575, %r12572, %r12574;
	cvt.u64.u16	%rd11911, %rs13;
	shl.b64 	%rd11912, %rd11911, 1;
	add.s64 	%rd11913, %rd11887, %rd11912;
	ld.u16 	%rs3559, [%rd11913];
	cvt.u32.u16	%r12576, %rs3559;
	add.s32 	%r12577, %r12575, %r12576;
	cvt.s64.s32	%rd11914, %r12577;
	shl.b64 	%rd11915, %rd11914, 2;
	add.s64 	%rd11916, %rd9, %rd11915;
	ld.f32 	%f1898, [%rd11916];
	// Callseq Start 325
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11884;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1894;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1895;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1896;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1897;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1898;
	call.uni 
	_Z15CuDerivModel_kmffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 325
tmp1626:

BB43_670:
	.loc	1 474 1
	cvt.u32.u16	%r12578, %rs13;
	ld.u16 	%rs3560, [%SP+16];
	cvt.u32.u16	%r12579, %rs3560;
	mul.lo.s32 	%r12580, %r12579, 4;
	add.s32 	%r12581, %r12578, %r12580;
	cvt.s64.s32	%rd11917, %r12581;
	shl.b64 	%rd11918, %rd11917, 1;
	mov.u64 	%rd11919, cBoolModel;
	cvta.const.u64 	%rd11920, %rd11919;
	add.s64 	%rd11921, %rd11920, %rd11918;
	ld.u16 	%rs3561, [%rd11921];
	setp.ne.s16	%p667, %rs3561, 0;
	not.pred 	%p668, %p667;
	@%p668 bra 	BB43_672;
	bra.uni 	BB43_671;

BB43_671:
	add.u64 	%rd11922, %SP, 740;
	.loc	1 474 1
tmp1627:
	add.s64 	%rd11923, %rd11922, 20;
	cvt.u32.u16	%r12582, %rs1;
	cvt.u32.u16	%r12583, %rs28;
	mul.lo.s32 	%r12584, %r12582, %r12583;
	ld.u16 	%rs3562, [%SP+42];
	cvt.u32.u16	%r12585, %rs3562;
	mul.lo.s32 	%r12586, %r12585, 11;
	add.s32 	%r12587, %r12584, %r12586;
	cvt.u64.u16	%rd11924, %rs13;
	mov.u64 	%rd11925, cSegToComp;
	cvta.const.u64 	%rd11926, %rd11925;
	shl.b64 	%rd11927, %rd11924, 1;
	add.s64 	%rd11928, %rd11926, %rd11927;
	ld.u16 	%rs3563, [%rd11928];
	cvt.u32.u16	%r12588, %rs3563;
	add.s32 	%r12589, %r12587, %r12588;
	cvt.s64.s32	%rd11929, %r12589;
	shl.b64 	%rd11930, %rd11929, 2;
	add.s64 	%rd11931, %rd9, %rd11930;
	ld.f32 	%f1899, [%rd11931];
	cvt.u32.u16	%r12590, %rs1;
	cvt.u32.u16	%r12591, %rs28;
	mul.lo.s32 	%r12592, %r12590, %r12591;
	ld.u16 	%rs3564, [%SP+42];
	cvt.u32.u16	%r12593, %rs3564;
	mul.lo.s32 	%r12594, %r12593, 12;
	add.s32 	%r12595, %r12592, %r12594;
	cvt.u64.u16	%rd11932, %rs13;
	shl.b64 	%rd11933, %rd11932, 1;
	add.s64 	%rd11934, %rd11926, %rd11933;
	ld.u16 	%rs3565, [%rd11934];
	cvt.u32.u16	%r12596, %rs3565;
	add.s32 	%r12597, %r12595, %r12596;
	cvt.s64.s32	%rd11935, %r12597;
	shl.b64 	%rd11936, %rd11935, 2;
	add.s64 	%rd11937, %rd9, %rd11936;
	ld.f32 	%f1900, [%rd11937];
	cvt.u32.u16	%r12598, %rs1;
	cvt.u32.u16	%r12599, %rs28;
	mul.lo.s32 	%r12600, %r12598, %r12599;
	ld.u16 	%rs3566, [%SP+42];
	cvt.u32.u16	%r12601, %rs3566;
	mul.lo.s32 	%r12602, %r12601, 13;
	add.s32 	%r12603, %r12600, %r12602;
	cvt.u64.u16	%rd11938, %rs13;
	shl.b64 	%rd11939, %rd11938, 1;
	add.s64 	%rd11940, %rd11926, %rd11939;
	ld.u16 	%rs3567, [%rd11940];
	cvt.u32.u16	%r12604, %rs3567;
	add.s32 	%r12605, %r12603, %r12604;
	cvt.s64.s32	%rd11941, %r12605;
	shl.b64 	%rd11942, %rd11941, 2;
	add.s64 	%rd11943, %rd9, %rd11942;
	ld.f32 	%f1901, [%rd11943];
	cvt.u32.u16	%r12606, %rs1;
	cvt.u32.u16	%r12607, %rs28;
	mul.lo.s32 	%r12608, %r12606, %r12607;
	ld.u16 	%rs3568, [%SP+42];
	cvt.u32.u16	%r12609, %rs3568;
	mul.lo.s32 	%r12610, %r12609, 14;
	add.s32 	%r12611, %r12608, %r12610;
	cvt.u64.u16	%rd11944, %rs13;
	shl.b64 	%rd11945, %rd11944, 1;
	add.s64 	%rd11946, %rd11926, %rd11945;
	ld.u16 	%rs3569, [%rd11946];
	cvt.u32.u16	%r12612, %rs3569;
	add.s32 	%r12613, %r12611, %r12612;
	cvt.s64.s32	%rd11947, %r12613;
	shl.b64 	%rd11948, %rd11947, 2;
	add.s64 	%rd11949, %rd9, %rd11948;
	ld.f32 	%f1902, [%rd11949];
	cvt.u32.u16	%r12614, %rs1;
	cvt.u32.u16	%r12615, %rs28;
	mul.lo.s32 	%r12616, %r12614, %r12615;
	ld.u16 	%rs3570, [%SP+42];
	cvt.u32.u16	%r12617, %rs3570;
	mul.lo.s32 	%r12618, %r12617, 15;
	add.s32 	%r12619, %r12616, %r12618;
	cvt.u64.u16	%rd11950, %rs13;
	shl.b64 	%rd11951, %rd11950, 1;
	add.s64 	%rd11952, %rd11926, %rd11951;
	ld.u16 	%rs3571, [%rd11952];
	cvt.u32.u16	%r12620, %rs3571;
	add.s32 	%r12621, %r12619, %r12620;
	cvt.s64.s32	%rd11953, %r12621;
	shl.b64 	%rd11954, %rd11953, 2;
	add.s64 	%rd11955, %rd9, %rd11954;
	ld.f32 	%f1903, [%rd11955];
	// Callseq Start 326
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11923;
	.param .b32 param3;
	st.param.f32	[param3+0], %f1899;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1900;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1901;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1902;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1903;
	call.uni 
	_Z15CuDerivModel_kvffRffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7
	);
	
	//{
	}// Callseq End 326
tmp1628:

BB43_672:
	.loc	1 474 1
	cvt.u32.u16	%r12622, %rs13;
	ld.u16 	%rs3572, [%SP+16];
	cvt.u32.u16	%r12623, %rs3572;
	mul.lo.s32 	%r12624, %r12623, 5;
	add.s32 	%r12625, %r12622, %r12624;
	cvt.s64.s32	%rd11956, %r12625;
	shl.b64 	%rd11957, %rd11956, 1;
	mov.u64 	%rd11958, cBoolModel;
	cvta.const.u64 	%rd11959, %rd11958;
	add.s64 	%rd11960, %rd11959, %rd11957;
	ld.u16 	%rs3573, [%rd11960];
	setp.ne.s16	%p669, %rs3573, 0;
	not.pred 	%p670, %p669;
	@%p670 bra 	BB43_674;
	bra.uni 	BB43_673;

BB43_673:
	add.u64 	%rd11961, %SP, 740;
	.loc	1 474 1
tmp1629:
	add.s64 	%rd11962, %rd11961, 24;
	add.s64 	%rd11963, %rd11961, 28;
	cvt.u32.u16	%r12626, %rs1;
	cvt.u32.u16	%r12627, %rs28;
	mul.lo.s32 	%r12628, %r12626, %r12627;
	ld.u16 	%rs3574, [%SP+42];
	cvt.u32.u16	%r12629, %rs3574;
	mul.lo.s32 	%r12630, %r12629, 16;
	add.s32 	%r12631, %r12628, %r12630;
	cvt.u64.u16	%rd11964, %rs13;
	mov.u64 	%rd11965, cSegToComp;
	cvta.const.u64 	%rd11966, %rd11965;
	shl.b64 	%rd11967, %rd11964, 1;
	add.s64 	%rd11968, %rd11966, %rd11967;
	ld.u16 	%rs3575, [%rd11968];
	cvt.u32.u16	%r12632, %rs3575;
	add.s32 	%r12633, %r12631, %r12632;
	cvt.s64.s32	%rd11969, %r12633;
	shl.b64 	%rd11970, %rd11969, 2;
	add.s64 	%rd11971, %rd9, %rd11970;
	ld.f32 	%f1904, [%rd11971];
	cvt.u32.u16	%r12634, %rs1;
	cvt.u32.u16	%r12635, %rs28;
	mul.lo.s32 	%r12636, %r12634, %r12635;
	ld.u16 	%rs3576, [%SP+42];
	cvt.u32.u16	%r12637, %rs3576;
	mul.lo.s32 	%r12638, %r12637, 17;
	add.s32 	%r12639, %r12636, %r12638;
	cvt.u64.u16	%rd11972, %rs13;
	shl.b64 	%rd11973, %rd11972, 1;
	add.s64 	%rd11974, %rd11966, %rd11973;
	ld.u16 	%rs3577, [%rd11974];
	cvt.u32.u16	%r12640, %rs3577;
	add.s32 	%r12641, %r12639, %r12640;
	cvt.s64.s32	%rd11975, %r12641;
	shl.b64 	%rd11976, %rd11975, 2;
	add.s64 	%rd11977, %rd9, %rd11976;
	ld.f32 	%f1905, [%rd11977];
	cvt.u32.u16	%r12642, %rs1;
	cvt.u32.u16	%r12643, %rs28;
	mul.lo.s32 	%r12644, %r12642, %r12643;
	ld.u16 	%rs3578, [%SP+42];
	cvt.u32.u16	%r12645, %rs3578;
	mul.lo.s32 	%r12646, %r12645, 18;
	add.s32 	%r12647, %r12644, %r12646;
	cvt.u64.u16	%rd11978, %rs13;
	shl.b64 	%rd11979, %rd11978, 1;
	add.s64 	%rd11980, %rd11966, %rd11979;
	ld.u16 	%rs3579, [%rd11980];
	cvt.u32.u16	%r12648, %rs3579;
	add.s32 	%r12649, %r12647, %r12648;
	cvt.s64.s32	%rd11981, %r12649;
	shl.b64 	%rd11982, %rd11981, 2;
	add.s64 	%rd11983, %rd9, %rd11982;
	ld.f32 	%f1906, [%rd11983];
	cvt.u32.u16	%r12650, %rs1;
	cvt.u32.u16	%r12651, %rs28;
	mul.lo.s32 	%r12652, %r12650, %r12651;
	ld.u16 	%rs3580, [%SP+42];
	cvt.u32.u16	%r12653, %rs3580;
	mul.lo.s32 	%r12654, %r12653, 19;
	add.s32 	%r12655, %r12652, %r12654;
	cvt.u64.u16	%rd11984, %rs13;
	shl.b64 	%rd11985, %rd11984, 1;
	add.s64 	%rd11986, %rd11966, %rd11985;
	ld.u16 	%rs3581, [%rd11986];
	cvt.u32.u16	%r12656, %rs3581;
	add.s32 	%r12657, %r12655, %r12656;
	cvt.s64.s32	%rd11987, %r12657;
	shl.b64 	%rd11988, %rd11987, 2;
	add.s64 	%rd11989, %rd9, %rd11988;
	ld.f32 	%f1907, [%rd11989];
	cvt.u32.u16	%r12658, %rs1;
	cvt.u32.u16	%r12659, %rs28;
	mul.lo.s32 	%r12660, %r12658, %r12659;
	ld.u16 	%rs3582, [%SP+42];
	cvt.u32.u16	%r12661, %rs3582;
	mul.lo.s32 	%r12662, %r12661, 20;
	add.s32 	%r12663, %r12660, %r12662;
	cvt.u64.u16	%rd11990, %rs13;
	shl.b64 	%rd11991, %rd11990, 1;
	add.s64 	%rd11992, %rd11966, %rd11991;
	ld.u16 	%rs3583, [%rd11992];
	cvt.u32.u16	%r12664, %rs3583;
	add.s32 	%r12665, %r12663, %r12664;
	cvt.s64.s32	%rd11993, %r12665;
	shl.b64 	%rd11994, %rd11993, 2;
	add.s64 	%rd11995, %rd9, %rd11994;
	ld.f32 	%f1908, [%rd11995];
	cvt.u32.u16	%r12666, %rs1;
	cvt.u32.u16	%r12667, %rs28;
	mul.lo.s32 	%r12668, %r12666, %r12667;
	ld.u16 	%rs3584, [%SP+42];
	cvt.u32.u16	%r12669, %rs3584;
	mul.lo.s32 	%r12670, %r12669, 21;
	add.s32 	%r12671, %r12668, %r12670;
	cvt.u64.u16	%rd11996, %rs13;
	shl.b64 	%rd11997, %rd11996, 1;
	add.s64 	%rd11998, %rd11966, %rd11997;
	ld.u16 	%rs3585, [%rd11998];
	cvt.u32.u16	%r12672, %rs3585;
	add.s32 	%r12673, %r12671, %r12672;
	cvt.s64.s32	%rd11999, %r12673;
	shl.b64 	%rd12000, %rd11999, 2;
	add.s64 	%rd12001, %rd9, %rd12000;
	ld.f32 	%f1909, [%rd12001];
	cvt.u32.u16	%r12674, %rs1;
	cvt.u32.u16	%r12675, %rs28;
	mul.lo.s32 	%r12676, %r12674, %r12675;
	ld.u16 	%rs3586, [%SP+42];
	cvt.u32.u16	%r12677, %rs3586;
	mul.lo.s32 	%r12678, %r12677, 22;
	add.s32 	%r12679, %r12676, %r12678;
	cvt.u64.u16	%rd12002, %rs13;
	shl.b64 	%rd12003, %rd12002, 1;
	add.s64 	%rd12004, %rd11966, %rd12003;
	ld.u16 	%rs3587, [%rd12004];
	cvt.u32.u16	%r12680, %rs3587;
	add.s32 	%r12681, %r12679, %r12680;
	cvt.s64.s32	%rd12005, %r12681;
	shl.b64 	%rd12006, %rd12005, 2;
	add.s64 	%rd12007, %rd9, %rd12006;
	ld.f32 	%f1910, [%rd12007];
	cvt.u32.u16	%r12682, %rs1;
	cvt.u32.u16	%r12683, %rs28;
	mul.lo.s32 	%r12684, %r12682, %r12683;
	ld.u16 	%rs3588, [%SP+42];
	cvt.u32.u16	%r12685, %rs3588;
	mul.lo.s32 	%r12686, %r12685, 23;
	add.s32 	%r12687, %r12684, %r12686;
	cvt.u64.u16	%rd12008, %rs13;
	shl.b64 	%rd12009, %rd12008, 1;
	add.s64 	%rd12010, %rd11966, %rd12009;
	ld.u16 	%rs3589, [%rd12010];
	cvt.u32.u16	%r12688, %rs3589;
	add.s32 	%r12689, %r12687, %r12688;
	cvt.s64.s32	%rd12011, %r12689;
	shl.b64 	%rd12012, %rd12011, 2;
	add.s64 	%rd12013, %rd9, %rd12012;
	ld.f32 	%f1911, [%rd12013];
	cvt.u32.u16	%r12690, %rs1;
	cvt.u32.u16	%r12691, %rs28;
	mul.lo.s32 	%r12692, %r12690, %r12691;
	ld.u16 	%rs3590, [%SP+42];
	cvt.u32.u16	%r12693, %rs3590;
	mul.lo.s32 	%r12694, %r12693, 24;
	add.s32 	%r12695, %r12692, %r12694;
	cvt.u64.u16	%rd12014, %rs13;
	shl.b64 	%rd12015, %rd12014, 1;
	add.s64 	%rd12016, %rd11966, %rd12015;
	ld.u16 	%rs3591, [%rd12016];
	cvt.u32.u16	%r12696, %rs3591;
	add.s32 	%r12697, %r12695, %r12696;
	cvt.s64.s32	%rd12017, %r12697;
	shl.b64 	%rd12018, %rd12017, 2;
	add.s64 	%rd12019, %rd9, %rd12018;
	ld.f32 	%f1912, [%rd12019];
	cvt.u32.u16	%r12698, %rs1;
	cvt.u32.u16	%r12699, %rs28;
	mul.lo.s32 	%r12700, %r12698, %r12699;
	ld.u16 	%rs3592, [%SP+42];
	cvt.u32.u16	%r12701, %rs3592;
	mul.lo.s32 	%r12702, %r12701, 25;
	add.s32 	%r12703, %r12700, %r12702;
	cvt.u64.u16	%rd12020, %rs13;
	shl.b64 	%rd12021, %rd12020, 1;
	add.s64 	%rd12022, %rd11966, %rd12021;
	ld.u16 	%rs3593, [%rd12022];
	cvt.u32.u16	%r12704, %rs3593;
	add.s32 	%r12705, %r12703, %r12704;
	cvt.s64.s32	%rd12023, %r12705;
	shl.b64 	%rd12024, %rd12023, 2;
	add.s64 	%rd12025, %rd9, %rd12024;
	ld.f32 	%f1913, [%rd12025];
	cvt.u32.u16	%r12706, %rs1;
	cvt.u32.u16	%r12707, %rs28;
	mul.lo.s32 	%r12708, %r12706, %r12707;
	ld.u16 	%rs3594, [%SP+42];
	cvt.u32.u16	%r12709, %rs3594;
	mul.lo.s32 	%r12710, %r12709, 26;
	add.s32 	%r12711, %r12708, %r12710;
	cvt.u64.u16	%rd12026, %rs13;
	shl.b64 	%rd12027, %rd12026, 1;
	add.s64 	%rd12028, %rd11966, %rd12027;
	ld.u16 	%rs3595, [%rd12028];
	cvt.u32.u16	%r12712, %rs3595;
	add.s32 	%r12713, %r12711, %r12712;
	cvt.s64.s32	%rd12029, %r12713;
	shl.b64 	%rd12030, %rd12029, 2;
	add.s64 	%rd12031, %rd9, %rd12030;
	ld.f32 	%f1914, [%rd12031];
	cvt.u32.u16	%r12714, %rs1;
	cvt.u32.u16	%r12715, %rs28;
	mul.lo.s32 	%r12716, %r12714, %r12715;
	ld.u16 	%rs3596, [%SP+42];
	cvt.u32.u16	%r12717, %rs3596;
	mul.lo.s32 	%r12718, %r12717, 27;
	add.s32 	%r12719, %r12716, %r12718;
	cvt.u64.u16	%rd12032, %rs13;
	shl.b64 	%rd12033, %rd12032, 1;
	add.s64 	%rd12034, %rd11966, %rd12033;
	ld.u16 	%rs3597, [%rd12034];
	cvt.u32.u16	%r12720, %rs3597;
	add.s32 	%r12721, %r12719, %r12720;
	cvt.s64.s32	%rd12035, %r12721;
	shl.b64 	%rd12036, %rd12035, 2;
	add.s64 	%rd12037, %rd9, %rd12036;
	ld.f32 	%f1915, [%rd12037];
	// Callseq Start 327
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b32 param0;
	st.param.f32	[param0+0], %f1942;
	.param .b32 param1;
	st.param.f32	[param1+0], %f1940;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd11962;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd11963;
	.param .b32 param4;
	st.param.f32	[param4+0], %f1904;
	.param .b32 param5;
	st.param.f32	[param5+0], %f1905;
	.param .b32 param6;
	st.param.f32	[param6+0], %f1906;
	.param .b32 param7;
	st.param.f32	[param7+0], %f1907;
	.param .b32 param8;
	st.param.f32	[param8+0], %f1908;
	.param .b32 param9;
	st.param.f32	[param9+0], %f1909;
	.param .b32 param10;
	st.param.f32	[param10+0], %f1910;
	.param .b32 param11;
	st.param.f32	[param11+0], %f1911;
	.param .b32 param12;
	st.param.f32	[param12+0], %f1912;
	.param .b32 param13;
	st.param.f32	[param13+0], %f1913;
	.param .b32 param14;
	st.param.f32	[param14+0], %f1914;
	.param .b32 param15;
	st.param.f32	[param15+0], %f1915;
	call.uni 
	_Z15CuDerivModel_naffRfS_ffffffffffff, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8, 
	param9, 
	param10, 
	param11, 
	param12, 
	param13, 
	param14, 
	param15
	);
	
	//{
	}// Callseq End 327
tmp1630:

BB43_674:

	.loc	1 377 54
	add.s32 	%r12749, %r12749, 1;
tmp1631:
	bra.uni 	BB43_149;
tmp1632:

BB43_676:
	mov.u32 	%r3167, 0;
	.loc	1 480 1
tmp1633:
	mov.b32 	%r12752, %r3167;
tmp1634:

BB43_677:
	.loc	1 480 1
	ld.u16 	%rs966, [%SP+284];
	cvt.u32.u16	%r3168, %rs966;
	setp.lt.s32	%p151, %r12752, %r3168;
	not.pred 	%p152, %p151;
	@%p152 bra 	BB43_680;
	bra.uni 	BB43_678;

BB43_678:
	.loc	1 481 1
tmp1635:
	mul.lo.s32 	%r3169, %r12752, 32;
	cvt.u32.u16	%r3170, %rs2;
	add.s32 	%r3171, %r3169, %r3170;
	cvt.s64.s32	%rd2873, %r3171;
	shl.b64 	%rd2874, %rd2873, 2;
	add.s64 	%rd2875, %rd5, %rd2874;
	ld.f32 	%f544, [%rd2875];
	cvt.u32.u16	%r3172, %rs1;
	ld.u16 	%rs967, [%SP+284];
	cvt.u32.u16	%r3173, %rs967;
	mul.lo.s32 	%r3174, %r3173, %r3;
	mov.u32 	%r3175, %ntid.y;
	mul.lo.s32 	%r3176, %r3174, %r3175;
	mul.lo.s32 	%r3177, %r3172, %r3176;
	mov.u32 	%r3178, %tid.y;
	mul.lo.s32 	%r3179, %r3178, %r3;
	ld.u16 	%rs968, [%SP+284];
	cvt.u32.u16	%r3180, %rs968;
	mul.lo.s32 	%r3181, %r3179, %r3180;
	add.s32 	%r3182, %r3177, %r3181;
	mul.lo.s32 	%r3183, %r12752, %r3;
	add.s32 	%r3184, %r3182, %r3183;
	add.s32 	%r3185, %r3184, %r3;
	sub.s32 	%r3186, %r3185, 32;
	cvt.u32.u16	%r3187, %rs2;
	add.s32 	%r3188, %r3186, %r3187;
	cvt.u64.u32	%rd2876, %r3188;
	shl.b64 	%rd2877, %rd2876, 2;
	add.s64 	%rd2878, %rd17, %rd2877;
	st.f32 	[%rd2878], %f544;
tmp1636:

	.loc	1 480 43
	add.s32 	%r12752, %r12752, 1;
tmp1637:
	bra.uni 	BB43_677;
tmp1638:

BB43_680:
	.loc	1 484 2
	ret;
tmp1639:
func_end43:
}

	// .globl	_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt
.visible .entry _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt(
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0[56],
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1,
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2[32],
	.param .align 8 .b8 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_3[208],
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4,
	.param .u64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5,
	.param .u16 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_6,
	.param .u16 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_7
)
{
	.local .align 8 .b8 	__local_depot44[304];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<32>;
	.reg .f32 	%f<11>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<49>;


	.loc 1 485 1
func_begin44:
	.loc	1 0 0

	.loc 1 485 1

	mov.u64 	%rd48, __local_depot44;
	cvta.local.u64 	%SP, %rd48;
	ld.param.u16 	%rs1, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0];
	ld.param.u16 	%rs2, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+2];
	ld.param.u16 	%rs3, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+4];
	ld.param.u16 	%rs4, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+6];
	ld.param.f32 	%f1, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+8];
	ld.param.u64 	%rd3, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+16];
	ld.param.u64 	%rd4, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+24];
	ld.param.u64 	%rd5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+32];
	ld.param.u64 	%rd6, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+40];
	ld.param.f32 	%f2, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+48];
	ld.param.u64 	%rd7, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1];
	ld.param.f32 	%f3, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+8];
	ld.param.f32 	%f4, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+12];
	ld.param.f32 	%f5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+16];
	ld.param.u16 	%rs9, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+20];
	ld.param.u64 	%rd9, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2+24];
	ld.param.u64 	%rd10, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4];
	ld.param.u64 	%rd11, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5];
	ld.param.u16 	%rs10, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_6];
	ld.param.u16 	%rs11, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_7];
	ld.param.u64 	%rd8, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_2];
	ld.param.u8 	%rs8, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+55];
	ld.param.u8 	%rs7, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+54];
	ld.param.u8 	%rs6, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+53];
	ld.param.u8 	%rs5, [_Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_0+52];
	mov.u64 	%rd1, _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_3;
	st.u8 	[%SP+55], %rs8;
	st.u8 	[%SP+54], %rs7;
	st.u8 	[%SP+53], %rs6;
	st.u8 	[%SP+52], %rs5;
	st.f32 	[%SP+48], %f2;
	st.u64 	[%SP+40], %rd6;
	st.u64 	[%SP+32], %rd5;
	st.u64 	[%SP+24], %rd4;
	st.u64 	[%SP+16], %rd3;
	st.f32 	[%SP+8], %f1;
	st.u16 	[%SP+6], %rs4;
	st.u16 	[%SP+4], %rs3;
	st.u16 	[%SP+2], %rs2;
	st.u16 	[%SP+0], %rs1;
	st.u64 	[%SP+80], %rd9;
	st.u16 	[%SP+76], %rs9;
	st.f32 	[%SP+72], %f5;
	st.f32 	[%SP+68], %f4;
	st.f32 	[%SP+64], %f3;
	st.u64 	[%SP+56], %rd8;
	mov.u32 	%r5, 0;
	add.u64 	%rd2, %SP, 88;
	mov.pred 	%p1, 0;
	@%p1 bra 	BB44_2;
	bra.uni 	BB44_1;

BB44_1:
	cvt.s64.s32	%rd12, %r5;
	shl.b64 	%rd13, %rd12, 3;
	add.s64 	%rd14, %rd1, %rd13;
	ld.param.u64 	%rd15, [%rd14];
	cvt.s64.s32	%rd16, %r5;
	shl.b64 	%rd17, %rd16, 3;
	add.s64 	%rd18, %rd2, %rd17;
	st.u64 	[%rd18], %rd15;
	add.s32 	%r5, %r5, 1;
	setp.lt.u32	%p2, %r5, 26;
	@%p2 bra 	BB44_1;
	bra.uni 	BB44_2;

BB44_2:
	st.u16 	[%SP+296], %rs10;
	st.u16 	[%SP+298], %rs11;
	mov.u16 	%rs12, 0;
func_exec_begin44:
	.loc	1 489 1
tmp1640:
	mov.b16 	%rs13, %rs12;
tmp1641:
	.loc	1 493 1
	ld.u64 	%rd19, [%SP+288];
	ld.u64 	%rd20, [%SP+280];
	ld.u16 	%rs14, [%SP+272];
	ld.u64 	%rd21, [%SP+264];
	ld.u64 	%rd22, [%SP+256];
	ld.u16 	%rs15, [%SP+248];
	ld.u64 	%rd23, [%SP+240];
	ld.u64 	%rd24, [%SP+232];
	ld.u64 	%rd25, [%SP+224];
	ld.u64 	%rd26, [%SP+216];
	ld.u64 	%rd27, [%SP+208];
	ld.u64 	%rd28, [%SP+200];
	ld.u64 	%rd29, [%SP+192];
	ld.u64 	%rd30, [%SP+184];
	ld.u64 	%rd31, [%SP+176];
	ld.u64 	%rd32, [%SP+168];
	ld.u64 	%rd33, [%SP+160];
	ld.u64 	%rd34, [%SP+152];
	ld.u16 	%rs16, [%SP+150];
	ld.u16 	%rs17, [%SP+148];
	ld.u16 	%rs18, [%SP+146];
	ld.u16 	%rs19, [%SP+144];
	ld.u64 	%rd35, [%SP+136];
	ld.u16 	%rs20, [%SP+130];
	ld.u16 	%rs21, [%SP+128];
	ld.u64 	%rd36, [%SP+120];
	ld.u64 	%rd37, [%SP+112];
	ld.u16 	%rs22, [%SP+104];
	ld.u64 	%rd38, [%SP+96];
	ld.u64 	%rd39, [%SP+88];
	ld.f32 	%f6, [%SP+48];
	ld.u64 	%rd40, [%SP+40];
	ld.u64 	%rd41, [%SP+32];
	ld.u64 	%rd42, [%SP+24];
	ld.u64 	%rd43, [%SP+16];
	ld.f32 	%f7, [%SP+8];
	ld.u16 	%rs23, [%SP+6];
	ld.u16 	%rs24, [%SP+4];
	ld.u16 	%rs25, [%SP+2];
	ld.u16 	%rs26, [%SP+0];
	ld.u64 	%rd44, [%SP+80];
	ld.u16 	%rs27, [%SP+76];
	ld.f32 	%f8, [%SP+72];
	ld.f32 	%f9, [%SP+68];
	ld.f32 	%f10, [%SP+64];
	ld.u64 	%rd45, [%SP+56];
	cvt.u32.u16	%r4, %rs13;
	ld.u8 	%rs28, [%SP+55];
	ld.u8 	%rs29, [%SP+54];
	ld.u8 	%rs30, [%SP+53];
	ld.u8 	%rs31, [%SP+52];
	// Callseq Start 328
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .align 8 .b8 param0[208];
	st.param.b64	[param0+0], %rd39;
	st.param.b64	[param0+8], %rd38;
	st.param.b16	[param0+16], %rs22;
	st.param.b64	[param0+24], %rd37;
	st.param.b64	[param0+32], %rd36;
	st.param.b16	[param0+40], %rs21;
	st.param.b16	[param0+42], %rs20;
	st.param.b64	[param0+48], %rd35;
	st.param.b16	[param0+56], %rs19;
	st.param.b16	[param0+58], %rs18;
	st.param.b16	[param0+60], %rs17;
	st.param.b16	[param0+62], %rs16;
	st.param.b64	[param0+64], %rd34;
	st.param.b64	[param0+72], %rd33;
	st.param.b64	[param0+80], %rd32;
	st.param.b64	[param0+88], %rd31;
	st.param.b64	[param0+96], %rd30;
	st.param.b64	[param0+104], %rd29;
	st.param.b64	[param0+112], %rd28;
	st.param.b64	[param0+120], %rd27;
	st.param.b64	[param0+128], %rd26;
	st.param.b64	[param0+136], %rd25;
	st.param.b64	[param0+144], %rd24;
	st.param.b64	[param0+152], %rd23;
	st.param.b16	[param0+160], %rs15;
	st.param.b64	[param0+168], %rd22;
	st.param.b64	[param0+176], %rd21;
	st.param.b16	[param0+184], %rs14;
	st.param.b64	[param0+192], %rd20;
	st.param.b64	[param0+200], %rd19;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b64 param2;
	st.param.b64	[param2+0], %rd10;
	.param .align 8 .b8 param3[56];
	st.param.b16	[param3+0], %rs26;
	st.param.b16	[param3+2], %rs25;
	st.param.b16	[param3+4], %rs24;
	st.param.b16	[param3+6], %rs23;
	st.param.f32	[param3+8], %f7;
	st.param.b64	[param3+16], %rd43;
	st.param.b64	[param3+24], %rd42;
	st.param.b64	[param3+32], %rd41;
	st.param.b64	[param3+40], %rd40;
	st.param.f32	[param3+48], %f6;
	st.param.b8	[param3+52], %rs31;
	st.param.b8	[param3+53], %rs30;
	st.param.b8	[param3+54], %rs29;
	st.param.b8	[param3+55], %rs28;
	.param .align 8 .b8 param4[32];
	st.param.b64	[param4+0], %rd45;
	st.param.f32	[param4+8], %f10;
	st.param.f32	[param4+12], %f9;
	st.param.f32	[param4+16], %f8;
	st.param.b16	[param4+20], %rs27;
	st.param.b64	[param4+24], %rd44;
	.param .b64 param5;
	st.param.b64	[param5+0], %rd11;
	.param .b64 param6;
	st.param.b64	[param6+0], %rd46;
	.param .b64 param7;
	st.param.b64	[param7+0], %rd47;
	.param .b32 param8;
	st.param.b32	[param8+0], %r4;
	call.uni 
	_Z13runSimulation4HMatPfS0_4Stim3SimS0_S0_S0_t, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4, 
	param5, 
	param6, 
	param7, 
	param8
	);
	
	//{
	}// Callseq End 328
tmp1642:
	.loc	1 495 2
	ret;
tmp1643:
func_end44:
}

	.file	1 "C:/pyNeuroGPU_winnew/NeuroGPU6/CudaStuff.cu", 1508392191, 146394
	.file	2 "c:\\pyneurogpu_winnew\\neurogpu6\\CudaStuff.cuh", 1507579225, 766
	.file	3 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v8.0\\include\\cuda_device_runtime_api.h", 1484167144, 14086
	.file	4 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v8.0\\include\\device_functions.hpp", 1484167142, 168710
	.file	5 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v8.0\\include\\math_functions.hpp", 1484167143, 105253
	.file	6 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v8.0\\include\\math_functions_dbl_ptx3.hpp", 1484167143, 14337
	.file	7 "C:\\Program Files (x86)\\Microsoft Visual Studio 14.0\\VC\\include\\cmath", 1464811604, 18280
	.file	8 "c:\\pyneurogpu_winnew\\neurogpu6\\AllModels.cu", 1508279880, 12402
	.file	9 "c:\\program files\\nvidia gpu computing toolkit\\cuda\\v8.0\\include\\driver_types.h", 1484167143, 71504
	.file	10 "c:\\pyneurogpu_winnew\\neurogpu6\\Util.h", 1508276993, 5328

.section .debug_info {
 .b32 42626
 .b8 2
 .b8 0
 .b32 .debug_abbrev
 .b8 8
 .b8 1

 .b8 108
 .b8 103
 .b8 101
 .b8 110
 .b8 102
 .b8 101
 .b8 58
 .b8 32
 .b8 69
 .b8 68
 .b8 71
 .b8 32
 .b8 52
 .b8 46
 .b8 49
 .b8 48

 .b8 0
 .b8 4
 .b8 67
 .b8 58
 .b8 47
 .b8 112
 .b8 121
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 95
 .b8 119
 .b8 105
 .b8 110
 .b8 110
 .b8 101
 .b8 119
 .b8 47
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 54
 .b8 47
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 46
 .b8 99
 .b8 117

 .b8 0
 .b64 0
 .b32 .debug_line
 .b8 67
 .b8 58
 .b8 92
 .b8 112
 .b8 121
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 95
 .b8 119
 .b8 105
 .b8 110
 .b8 110
 .b8 101
 .b8 119
 .b8 92
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 54

 .b8 0
 .b8 2

 .b8 99
 .b8 67
 .b8 109

 .b8 0
 .b32 150
 .b8 1
 .b32 1
 .b32 5
 .b8 9
 .b8 3
 .b64 cCm
 .b8 99
 .b8 67
 .b8 109

 .b8 0
 .b8 4
 .b8 3

 .b32 163
 .b8 4

 .b32 175
 .b8 255
 .b8 2

 .b8 0
 .b8 5

 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116

 .b8 0
 .b8 4
 .b32 4
 .b8 6

 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b32 4
 .b8 5
 .b8 2

 .b8 99
 .b8 69

 .b8 0
 .b32 216
 .b8 1
 .b32 1
 .b32 6
 .b8 9
 .b8 3
 .b64 cE
 .b8 99
 .b8 69

 .b8 0
 .b8 4
 .b8 3

 .b32 229
 .b8 4

 .b32 175
 .b8 255
 .b8 2

 .b8 0
 .b8 5

 .b8 100
 .b8 111
 .b8 117
 .b8 98
 .b8 108
 .b8 101

 .b8 0
 .b8 4
 .b32 8
 .b8 2

 .b8 99
 .b8 70

 .b8 0
 .b32 216
 .b8 1
 .b32 1
 .b32 7
 .b8 9
 .b8 3
 .b64 cF
 .b8 99
 .b8 70

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b32 312
 .b8 1
 .b32 1
 .b32 8
 .b8 9
 .b8 3
 .b64 cFIdxs
 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 255
 .b8 17

 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 115
 .b8 104
 .b8 111
 .b8 114
 .b8 116

 .b8 0
 .b8 7
 .b32 2
 .b8 2

 .b8 99
 .b8 75
 .b8 115

 .b8 0
 .b32 379
 .b8 1
 .b32 1
 .b32 9
 .b8 9
 .b8 3
 .b64 cKs
 .b8 99
 .b8 75
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 255
 .b8 2

 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 379
 .b8 1
 .b32 1
 .b32 10
 .b8 9
 .b8 3
 .b64 cSegToComp
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b32 312
 .b8 1
 .b32 1
 .b32 11
 .b8 9
 .b8 3
 .b64 cBoolModel
 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 533
 .b8 1
 .b32 1
 .b32 12
 .b8 9
 .b8 3
 .b64 cRelStarts
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 98

 .b8 0
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 533
 .b8 1
 .b32 1
 .b32 13
 .b8 9
 .b8 3
 .b64 cRelEnds
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 533
 .b8 1
 .b32 1
 .b32 14
 .b8 9
 .b8 3
 .b64 cFathers
 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 672
 .b8 1
 .b32 1
 .b32 15
 .b8 9
 .b8 3
 .b64 cRelVec
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 185
 .b8 1

 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b32 732
 .b8 1
 .b32 1
 .b32 16
 .b8 9
 .b8 3
 .b64 cSegStartI
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 186
 .b8 1

 .b8 0
 .b8 2

 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b32 732
 .b8 1
 .b32 1
 .b32 17
 .b8 9
 .b8 3
 .b64 cSegEndI
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 843
 .b8 1
 .b32 1
 .b32 19
 .b8 9
 .b8 3
 .b64 cCompByLevel32
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 255
 .b8 6

 .b8 0
 .b8 2

 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 843
 .b8 1
 .b32 1
 .b32 20
 .b8 9
 .b8 3
 .b64 cCompByFLevel32
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 962
 .b8 1
 .b32 1
 .b32 21
 .b8 9
 .b8 3
 .b64 cLRelStarts
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 23

 .b8 0
 .b8 2

 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 962
 .b8 1
 .b32 1
 .b32 22
 .b8 9
 .b8 3
 .b64 cLRelEnds
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 1070
 .b8 1
 .b32 1
 .b32 23
 .b8 9
 .b8 3
 .b64 cFLRelStarts
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b8 4
 .b8 3

 .b32 325
 .b8 4

 .b32 175
 .b8 22

 .b8 0
 .b8 2

 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 1070
 .b8 1
 .b32 1
 .b32 24
 .b8 9
 .b8 3
 .b64 cFLRelEnds
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b8 4
 .b8 2

 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 379
 .b8 1
 .b32 1
 .b32 25
 .b8 9
 .b8 3
 .b64 cSonNoVec
 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b8 4
 .b8 2

 .b8 115
 .b8 109
 .b8 101
 .b8 109

 .b8 0
 .b32 1209
 .b8 1
 .b32 2
 .b32 9
 .b8 9
 .b8 3
 .b64 smem
 .b8 115
 .b8 109
 .b8 101
 .b8 109

 .b8 0
 .b8 8
 .b8 3

 .b32 1220
 .b8 7

 .b32 175
 .b8 0
 .b8 5

 .b8 99
 .b8 104
 .b8 97
 .b8 114

 .b8 0
 .b8 6
 .b32 1
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b32 3
 .b32 64
 .b32 1342
 .b8 1
 .b64 func_begin0
 .b64 func_end0
 .b8 1
 .b8 156
 .b8 9

 .b8 112

 .b8 0
 .b32 3
 .b32 64
 .b32 42582
 .b8 11
 .b8 3
 .b64 __local_depot0
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115

 .b8 0
 .b32 3
 .b32 64
 .b32 41366
 .b8 11
 .b8 3
 .b64 __local_depot0
 .b8 35
 .b8 8

 .b8 6
 .b8 0
 .b8 10

 .b32 1359
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 95
 .b8 116

 .b8 0
 .b8 11

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114

 .b8 0
 .b32 4
 .b32 3
 .b32 156
 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 117
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 105
 .b8 115
 .b8 115
 .b8 105
 .b8 110
 .b8 103
 .b8 67
 .b8 111
 .b8 110
 .b8 102
 .b8 105
 .b8 103
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 1

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 65
 .b8 108
 .b8 108
 .b8 111
 .b8 99
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 2

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 105
 .b8 97
 .b8 108
 .b8 105
 .b8 122
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114

 .b8 0
 .b8 3

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 117
 .b8 114
 .b8 101

 .b8 0
 .b8 4

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 114
 .b8 105
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 117
 .b8 114
 .b8 101

 .b8 0
 .b8 5

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 84
 .b8 105
 .b8 109
 .b8 101
 .b8 111
 .b8 117
 .b8 116

 .b8 0
 .b8 6

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 79
 .b8 117
 .b8 116
 .b8 79
 .b8 102
 .b8 82
 .b8 101
 .b8 115
 .b8 111
 .b8 117
 .b8 114
 .b8 99
 .b8 101
 .b8 115

 .b8 0
 .b8 7

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 8

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 67
 .b8 111
 .b8 110
 .b8 102
 .b8 105
 .b8 103
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 9

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b8 10

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 86
 .b8 97
 .b8 108
 .b8 117
 .b8 101

 .b8 0
 .b8 11

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 80
 .b8 105
 .b8 116
 .b8 99
 .b8 104
 .b8 86
 .b8 97
 .b8 108
 .b8 117
 .b8 101

 .b8 0
 .b8 12

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 83
 .b8 121
 .b8 109
 .b8 98
 .b8 111
 .b8 108

 .b8 0
 .b8 13

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 97
 .b8 112
 .b8 66
 .b8 117
 .b8 102
 .b8 102
 .b8 101
 .b8 114
 .b8 79
 .b8 98
 .b8 106
 .b8 101
 .b8 99
 .b8 116
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 14

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 85
 .b8 110
 .b8 109
 .b8 97
 .b8 112
 .b8 66
 .b8 117
 .b8 102
 .b8 102
 .b8 101
 .b8 114
 .b8 79
 .b8 98
 .b8 106
 .b8 101
 .b8 99
 .b8 116
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 15

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 80
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 101
 .b8 114

 .b8 0
 .b8 16

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 80
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 101
 .b8 114

 .b8 0
 .b8 17

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101

 .b8 0
 .b8 18

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 66
 .b8 105
 .b8 110
 .b8 100
 .b8 105
 .b8 110
 .b8 103

 .b8 0
 .b8 19

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 67
 .b8 104
 .b8 97
 .b8 110
 .b8 110
 .b8 101
 .b8 108
 .b8 68
 .b8 101
 .b8 115
 .b8 99
 .b8 114
 .b8 105
 .b8 112
 .b8 116
 .b8 111
 .b8 114

 .b8 0
 .b8 20

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 77
 .b8 101
 .b8 109
 .b8 99
 .b8 112
 .b8 121
 .b8 68
 .b8 105
 .b8 114
 .b8 101
 .b8 99
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 21

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 65
 .b8 100
 .b8 100
 .b8 114
 .b8 101
 .b8 115
 .b8 115
 .b8 79
 .b8 102
 .b8 67
 .b8 111
 .b8 110
 .b8 115
 .b8 116
 .b8 97
 .b8 110
 .b8 116

 .b8 0
 .b8 22

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 70
 .b8 101
 .b8 116
 .b8 99
 .b8 104
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 23

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 78
 .b8 111
 .b8 116
 .b8 66
 .b8 111
 .b8 117
 .b8 110
 .b8 100

 .b8 0
 .b8 24

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 121
 .b8 110
 .b8 99
 .b8 104
 .b8 114
 .b8 111
 .b8 110
 .b8 105
 .b8 122
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114

 .b8 0
 .b8 25

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 70
 .b8 105
 .b8 108
 .b8 116
 .b8 101
 .b8 114
 .b8 83
 .b8 101
 .b8 116
 .b8 116
 .b8 105
 .b8 110
 .b8 103

 .b8 0
 .b8 26

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 78
 .b8 111
 .b8 114
 .b8 109
 .b8 83
 .b8 101
 .b8 116
 .b8 116
 .b8 105
 .b8 110
 .b8 103

 .b8 0
 .b8 27

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 105
 .b8 120
 .b8 101
 .b8 100
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 69
 .b8 120
 .b8 101
 .b8 99
 .b8 117
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 28

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 114
 .b8 116
 .b8 85
 .b8 110
 .b8 108
 .b8 111
 .b8 97
 .b8 100
 .b8 105
 .b8 110
 .b8 103

 .b8 0
 .b8 29

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 85
 .b8 110
 .b8 107
 .b8 110
 .b8 111
 .b8 119
 .b8 110

 .b8 0
 .b8 30

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 116
 .b8 89
 .b8 101
 .b8 116
 .b8 73
 .b8 109
 .b8 112
 .b8 108
 .b8 101
 .b8 109
 .b8 101
 .b8 110
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 31

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 86
 .b8 97
 .b8 108
 .b8 117
 .b8 101
 .b8 84
 .b8 111
 .b8 111
 .b8 76
 .b8 97
 .b8 114
 .b8 103
 .b8 101

 .b8 0
 .b8 32

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 82
 .b8 101
 .b8 115
 .b8 111
 .b8 117
 .b8 114
 .b8 99
 .b8 101
 .b8 72
 .b8 97
 .b8 110
 .b8 100
 .b8 108
 .b8 101

 .b8 0
 .b8 33

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 116
 .b8 82
 .b8 101
 .b8 97
 .b8 100
 .b8 121

 .b8 0
 .b8 34

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 115
 .b8 117
 .b8 102
 .b8 102
 .b8 105
 .b8 99
 .b8 105
 .b8 101
 .b8 110
 .b8 116
 .b8 68
 .b8 114
 .b8 105
 .b8 118
 .b8 101
 .b8 114

 .b8 0
 .b8 35

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 101
 .b8 116
 .b8 79
 .b8 110
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 80
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 36

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101

 .b8 0
 .b8 37

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b8 38

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 69
 .b8 67
 .b8 67
 .b8 85
 .b8 110
 .b8 99
 .b8 111
 .b8 114
 .b8 114
 .b8 101
 .b8 99
 .b8 116
 .b8 97
 .b8 98
 .b8 108
 .b8 101

 .b8 0
 .b8 39

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 104
 .b8 97
 .b8 114
 .b8 101
 .b8 100
 .b8 79
 .b8 98
 .b8 106
 .b8 101
 .b8 99
 .b8 116
 .b8 83
 .b8 121
 .b8 109
 .b8 98
 .b8 111
 .b8 108
 .b8 78
 .b8 111
 .b8 116
 .b8 70
 .b8 111
 .b8 117
 .b8 110
 .b8 100

 .b8 0
 .b8 40

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 104
 .b8 97
 .b8 114
 .b8 101
 .b8 100
 .b8 79
 .b8 98
 .b8 106
 .b8 101
 .b8 99
 .b8 116
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 41

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 85
 .b8 110
 .b8 115
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100
 .b8 76
 .b8 105
 .b8 109
 .b8 105
 .b8 116

 .b8 0
 .b8 42

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 68
 .b8 117
 .b8 112
 .b8 108
 .b8 105
 .b8 99
 .b8 97
 .b8 116
 .b8 101
 .b8 86
 .b8 97
 .b8 114
 .b8 105
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 78
 .b8 97
 .b8 109
 .b8 101

 .b8 0
 .b8 43

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 68
 .b8 117
 .b8 112
 .b8 108
 .b8 105
 .b8 99
 .b8 97
 .b8 116
 .b8 101
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 78
 .b8 97
 .b8 109
 .b8 101

 .b8 0
 .b8 44

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 68
 .b8 117
 .b8 112
 .b8 108
 .b8 105
 .b8 99
 .b8 97
 .b8 116
 .b8 101
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 78
 .b8 97
 .b8 109
 .b8 101

 .b8 0
 .b8 45

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 115
 .b8 85
 .b8 110
 .b8 97
 .b8 118
 .b8 97
 .b8 105
 .b8 108
 .b8 97
 .b8 98
 .b8 108
 .b8 101

 .b8 0
 .b8 46

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 73
 .b8 109
 .b8 97
 .b8 103
 .b8 101

 .b8 0
 .b8 47

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 73
 .b8 109
 .b8 97
 .b8 103
 .b8 101
 .b8 70
 .b8 111
 .b8 114
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b8 48

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 99
 .b8 111
 .b8 109
 .b8 112
 .b8 97
 .b8 116
 .b8 105
 .b8 98
 .b8 108
 .b8 101
 .b8 68
 .b8 114
 .b8 105
 .b8 118
 .b8 101
 .b8 114
 .b8 67
 .b8 111
 .b8 110
 .b8 116
 .b8 101
 .b8 120
 .b8 116

 .b8 0
 .b8 49

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 101
 .b8 101
 .b8 114
 .b8 65
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 65
 .b8 108
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 121
 .b8 69
 .b8 110
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 50

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 101
 .b8 101
 .b8 114
 .b8 65
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 78
 .b8 111
 .b8 116
 .b8 69
 .b8 110
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 51

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 65
 .b8 108
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 121
 .b8 73
 .b8 110
 .b8 85
 .b8 115
 .b8 101

 .b8 0
 .b8 54

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 114
 .b8 111
 .b8 102
 .b8 105
 .b8 108
 .b8 101
 .b8 114
 .b8 68
 .b8 105
 .b8 115
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 55

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 114
 .b8 111
 .b8 102
 .b8 105
 .b8 108
 .b8 101
 .b8 114
 .b8 78
 .b8 111
 .b8 116
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 105
 .b8 97
 .b8 108
 .b8 105
 .b8 122
 .b8 101
 .b8 100

 .b8 0
 .b8 56

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 114
 .b8 111
 .b8 102
 .b8 105
 .b8 108
 .b8 101
 .b8 114
 .b8 65
 .b8 108
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 121
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 57

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 114
 .b8 111
 .b8 102
 .b8 105
 .b8 108
 .b8 101
 .b8 114
 .b8 65
 .b8 108
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 121
 .b8 83
 .b8 116
 .b8 111
 .b8 112
 .b8 112
 .b8 101
 .b8 100

 .b8 0
 .b8 58

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 65
 .b8 115
 .b8 115
 .b8 101
 .b8 114
 .b8 116

 .b8 0
 .b8 59

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 84
 .b8 111
 .b8 111
 .b8 77
 .b8 97
 .b8 110
 .b8 121
 .b8 80
 .b8 101
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 60

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 65
 .b8 108
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 121
 .b8 82
 .b8 101
 .b8 103
 .b8 105
 .b8 115
 .b8 116
 .b8 101
 .b8 114
 .b8 101
 .b8 100

 .b8 0
 .b8 61

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 78
 .b8 111
 .b8 116
 .b8 82
 .b8 101
 .b8 103
 .b8 105
 .b8 115
 .b8 116
 .b8 101
 .b8 114
 .b8 101
 .b8 100

 .b8 0
 .b8 62

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 79
 .b8 112
 .b8 101
 .b8 114
 .b8 97
 .b8 116
 .b8 105
 .b8 110
 .b8 103
 .b8 83
 .b8 121
 .b8 115
 .b8 116
 .b8 101
 .b8 109

 .b8 0
 .b8 63

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 80
 .b8 101
 .b8 101
 .b8 114
 .b8 65
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 85
 .b8 110
 .b8 115
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 192
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 77
 .b8 97
 .b8 120
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104
 .b8 69
 .b8 120
 .b8 99
 .b8 101
 .b8 101
 .b8 100
 .b8 101
 .b8 100

 .b8 0
 .b8 193
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 70
 .b8 105
 .b8 108
 .b8 101
 .b8 83
 .b8 99
 .b8 111
 .b8 112
 .b8 101
 .b8 100
 .b8 84
 .b8 101
 .b8 120

 .b8 0
 .b8 194
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 70
 .b8 105
 .b8 108
 .b8 101
 .b8 83
 .b8 99
 .b8 111
 .b8 112
 .b8 101
 .b8 100
 .b8 83
 .b8 117
 .b8 114
 .b8 102

 .b8 0
 .b8 195
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 121
 .b8 110
 .b8 99
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104
 .b8 69
 .b8 120
 .b8 99
 .b8 101
 .b8 101
 .b8 100
 .b8 101
 .b8 100

 .b8 0
 .b8 196
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 76
 .b8 97
 .b8 117
 .b8 110
 .b8 99
 .b8 104
 .b8 80
 .b8 101
 .b8 110
 .b8 100
 .b8 105
 .b8 110
 .b8 103
 .b8 67
 .b8 111
 .b8 117
 .b8 110
 .b8 116
 .b8 69
 .b8 120
 .b8 99
 .b8 101
 .b8 101
 .b8 100
 .b8 101
 .b8 100

 .b8 0
 .b8 197
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 116
 .b8 80
 .b8 101
 .b8 114
 .b8 109
 .b8 105
 .b8 116
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 198
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 111
 .b8 116
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 199
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 72
 .b8 97
 .b8 114
 .b8 100
 .b8 119
 .b8 97
 .b8 114
 .b8 101
 .b8 83
 .b8 116
 .b8 97
 .b8 99
 .b8 107
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114

 .b8 0
 .b8 200
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 108
 .b8 108
 .b8 101
 .b8 103
 .b8 97
 .b8 108
 .b8 73
 .b8 110
 .b8 115
 .b8 116
 .b8 114
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 111
 .b8 110

 .b8 0
 .b8 201
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 77
 .b8 105
 .b8 115
 .b8 97
 .b8 108
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 65
 .b8 100
 .b8 100
 .b8 114
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 202
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 65
 .b8 100
 .b8 100
 .b8 114
 .b8 101
 .b8 115
 .b8 115
 .b8 83
 .b8 112
 .b8 97
 .b8 99
 .b8 101

 .b8 0
 .b8 203
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 80
 .b8 99

 .b8 0
 .b8 204
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 108
 .b8 108
 .b8 101
 .b8 103
 .b8 97
 .b8 108
 .b8 65
 .b8 100
 .b8 100
 .b8 114
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 205
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 80
 .b8 116
 .b8 120

 .b8 0
 .b8 206
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 73
 .b8 110
 .b8 118
 .b8 97
 .b8 108
 .b8 105
 .b8 100
 .b8 71
 .b8 114
 .b8 97
 .b8 112
 .b8 104
 .b8 105
 .b8 99
 .b8 115
 .b8 67
 .b8 111
 .b8 110
 .b8 116
 .b8 101
 .b8 120
 .b8 116

 .b8 0
 .b8 207
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 78
 .b8 118
 .b8 108
 .b8 105
 .b8 110
 .b8 107
 .b8 85
 .b8 110
 .b8 99
 .b8 111
 .b8 114
 .b8 114
 .b8 101
 .b8 99
 .b8 116
 .b8 97
 .b8 98
 .b8 108
 .b8 101

 .b8 0
 .b8 208
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 117
 .b8 112
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 117
 .b8 114
 .b8 101

 .b8 0
 .b8 255
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 69
 .b8 114
 .b8 114
 .b8 111
 .b8 114
 .b8 65
 .b8 112
 .b8 105
 .b8 70
 .b8 97
 .b8 105
 .b8 108
 .b8 117
 .b8 114
 .b8 101
 .b8 66
 .b8 97
 .b8 115
 .b8 101

 .b8 0
 .b8 144
 .b8 206
 .b8 0

 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 3
 .b32 69
 .b32 1342
 .b8 1
 .b64 func_begin1
 .b64 func_end1
 .b8 1
 .b8 156
 .b8 9

 .b8 112

 .b8 0
 .b32 3
 .b32 69
 .b32 42594
 .b8 11
 .b8 3
 .b64 __local_depot1
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99

 .b8 0
 .b32 3
 .b32 69
 .b32 42600
 .b8 11
 .b8 3
 .b64 __local_depot1
 .b8 35
 .b8 8

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 1342
 .b8 1
 .b64 func_begin2
 .b64 func_end2
 .b8 1
 .b8 156
 .b8 9

 .b8 118
 .b8 97
 .b8 108
 .b8 117
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 42611
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 97
 .b8 116
 .b8 116
 .b8 114

 .b8 0
 .b32 3
 .b32 74
 .b32 38291
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 100
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 74
 .b32 4939
 .b8 11
 .b8 3
 .b64 __local_depot2
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 79
 .b32 1342
 .b8 1
 .b64 func_begin3
 .b64 func_end3
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101

 .b8 0
 .b32 3
 .b32 79
 .b32 42611
 .b8 11
 .b8 3
 .b64 __local_depot3
 .b8 35
 .b8 0

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b32 3
 .b32 84
 .b32 1342
 .b8 1
 .b64 func_begin4
 .b64 func_end4
 .b8 1
 .b8 156
 .b8 9

 .b8 110
 .b8 117
 .b8 109
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115

 .b8 0
 .b32 3
 .b32 84
 .b32 42611
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 102
 .b8 117
 .b8 110
 .b8 99

 .b8 0
 .b32 3
 .b32 84
 .b32 42600
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 98
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 84
 .b32 4939
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 100
 .b8 121
 .b8 110
 .b8 97
 .b8 109
 .b8 105
 .b8 99
 .b8 83
 .b8 109
 .b8 101
 .b8 109
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 84
 .b32 41366
 .b8 11
 .b8 3
 .b64 __local_depot4
 .b8 35
 .b8 24

 .b8 6
 .b8 0
 .b8 8

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 1342
 .b8 1
 .b64 func_begin5
 .b64 func_end5
 .b8 1
 .b8 156
 .b8 9

 .b8 110
 .b8 117
 .b8 109
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 42611
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 102
 .b8 117
 .b8 110
 .b8 99

 .b8 0
 .b32 3
 .b32 89
 .b32 42600
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 98
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 89
 .b32 4939
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 100
 .b8 121
 .b8 110
 .b8 97
 .b8 109
 .b8 105
 .b8 99
 .b8 83
 .b8 109
 .b8 101
 .b8 109
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 3
 .b32 89
 .b32 41366
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 102
 .b8 108
 .b8 97
 .b8 103
 .b8 115

 .b8 0
 .b32 3
 .b32 89
 .b32 5012
 .b8 11
 .b8 3
 .b64 __local_depot5
 .b8 35
 .b8 32

 .b8 6
 .b8 0
 .b8 13

 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b32 4
 .b32 607
 .b32 163
 .b8 1
 .b8 14

 .b8 102

 .b8 0
 .b32 4
 .b32 607
 .b32 163
 .b8 0
 .b8 13

 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102

 .b8 0
 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102

 .b8 0
 .b32 4
 .b32 667
 .b32 163
 .b8 1
 .b8 14

 .b8 120

 .b8 0
 .b32 4
 .b32 667
 .b32 163
 .b8 0
 .b8 13

 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b32 4
 .b32 1103
 .b32 4939
 .b8 1
 .b8 14

 .b8 105
 .b8 110

 .b8 0
 .b32 4
 .b32 1103
 .b32 163
 .b8 0
 .b8 5

 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b8 5
 .b32 4
 .b8 13

 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122

 .b8 0
 .b32 4
 .b32 1124
 .b32 5012
 .b8 1
 .b8 14

 .b8 105
 .b8 110

 .b8 0
 .b32 4
 .b32 1124
 .b32 163
 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 105
 .b8 110
 .b8 116

 .b8 0
 .b8 7
 .b32 4
 .b8 13

 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102

 .b8 0
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 1
 .b8 14

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 14

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 0
 .b8 13

 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101

 .b8 0
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 1
 .b8 14

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 14

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 0
 .b8 13

 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b32 5
 .b32 1294
 .b32 163
 .b8 1
 .b8 14

 .b8 97

 .b8 0
 .b32 5
 .b32 1294
 .b32 163
 .b8 0
 .b8 13

 .b8 112
 .b8 111
 .b8 119
 .b8 102

 .b8 0
 .b8 112
 .b8 111
 .b8 119
 .b8 102

 .b8 0
 .b32 5
 .b32 1583
 .b32 163
 .b8 1
 .b8 14

 .b8 97

 .b8 0
 .b32 5
 .b32 1583
 .b32 163
 .b8 14

 .b8 98

 .b8 0
 .b32 5
 .b32 1583
 .b32 163
 .b8 0
 .b8 13

 .b8 101
 .b8 120
 .b8 112

 .b8 0
 .b8 101
 .b8 120
 .b8 112

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 1
 .b8 14

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102

 .b8 0
 .b32 7
 .b32 106
 .b32 163
 .b8 1
 .b64 func_begin6
 .b64 func_end6
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88
 .b8 120

 .b8 0
 .b32 7
 .b32 106
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp13
 .b64 tmp15
 .b8 15

 .b64 tmp13
 .b64 tmp15
 .b8 15

 .b64 tmp13
 .b64 tmp15
 .b8 16

 .b32 5155
 .b64 tmp13
 .b64 tmp14
 .b32 7
 .b32 108
 .b8 17

 .b32 5179
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102

 .b8 0
 .b32 7
 .b32 121
 .b32 163
 .b8 1
 .b64 func_begin7
 .b64 func_end7
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88
 .b8 120

 .b8 0
 .b32 7
 .b32 121
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp17
 .b64 tmp19
 .b8 15

 .b64 tmp17
 .b64 tmp19
 .b8 15

 .b64 tmp17
 .b64 tmp19
 .b8 16

 .b32 4794
 .b64 tmp17
 .b64 tmp18
 .b32 7
 .b32 123
 .b8 17

 .b32 4820
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102

 .b8 0
 .b32 7
 .b32 248
 .b32 163
 .b8 1
 .b64 func_begin8
 .b64 func_end8
 .b8 1
 .b8 156
 .b8 9

 .b8 95
 .b8 88
 .b8 120

 .b8 0
 .b32 7
 .b32 248
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 95
 .b8 89
 .b8 120

 .b8 0
 .b32 7
 .b32 249
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp22
 .b64 tmp24
 .b8 15

 .b64 tmp22
 .b64 tmp24
 .b8 15

 .b64 tmp22
 .b64 tmp24
 .b8 16

 .b32 5195
 .b64 tmp22
 .b64 tmp23
 .b32 7
 .b32 251
 .b8 17

 .b32 5219
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 17

 .b32 5234
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 18

 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118

 .b8 0
 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118

 .b8 0
 .b32 4
 .b32 168
 .b32 5986
 .b64 func_begin9
 .b64 func_end9
 .b8 1
 .b8 156
 .b8 19

 .b8 118
 .b8 111
 .b8 105
 .b8 100

 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102

 .b8 0
 .b32 8
 .b32 82
 .b32 163
 .b8 1
 .b64 func_begin10
 .b64 func_end10
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 82
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp27
 .b64 tmp38
 .b8 15

 .b64 tmp27
 .b64 tmp38
 .b8 15

 .b64 tmp27
 .b64 tmp38
 .b8 15

 .b64 tmp27
 .b64 tmp37
 .b8 15

 .b64 tmp28
 .b64 tmp33
 .b8 16

 .b32 5031
 .b64 tmp31
 .b64 tmp32
 .b32 8
 .b32 84
 .b8 17

 .b32 5063
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 17

 .b32 5078
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp33
 .b64 tmp37
 .b8 16

 .b32 5031
 .b64 tmp35
 .b64 tmp36
 .b32 8
 .b32 86
 .b8 17

 .b32 5063
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 17

 .b32 5078
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102

 .b8 0
 .b32 8
 .b32 89
 .b32 163
 .b8 1
 .b64 func_begin11
 .b64 func_end11
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 89
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp39
 .b64 tmp50
 .b8 15

 .b64 tmp39
 .b64 tmp50
 .b8 15

 .b64 tmp39
 .b64 tmp50
 .b8 15

 .b64 tmp39
 .b64 tmp49
 .b8 15

 .b64 tmp40
 .b64 tmp45
 .b8 16

 .b32 5031
 .b64 tmp43
 .b64 tmp44
 .b32 8
 .b32 91
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp45
 .b64 tmp49
 .b8 16

 .b32 5031
 .b64 tmp47
 .b64 tmp48
 .b32 8
 .b32 93
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102

 .b8 0
 .b32 8
 .b32 96
 .b32 163
 .b8 1
 .b64 func_begin12
 .b64 func_end12
 .b8 1
 .b8 156
 .b8 9

 .b8 122

 .b8 0
 .b32 8
 .b32 96
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp51
 .b64 tmp62
 .b8 15

 .b64 tmp51
 .b64 tmp62
 .b8 15

 .b64 tmp51
 .b64 tmp62
 .b8 15

 .b64 tmp51
 .b64 tmp61
 .b8 15

 .b64 tmp52
 .b64 tmp57
 .b8 16

 .b32 5031
 .b64 tmp55
 .b64 tmp56
 .b32 8
 .b32 98
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp57
 .b64 tmp61
 .b8 16

 .b32 5031
 .b64 tmp59
 .b64 tmp60
 .b32 8
 .b32 100
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 103
 .b32 163
 .b8 1
 .b64 func_begin13
 .b64 func_end13
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 103
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104

 .b8 0
 .b32 8
 .b32 103
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 103
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113

 .b8 0
 .b32 8
 .b32 103
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp63
 .b64 tmp76
 .b8 15

 .b64 tmp63
 .b64 tmp76
 .b8 15

 .b64 tmp63
 .b64 tmp76
 .b8 15

 .b64 tmp63
 .b64 tmp75
 .b8 16

 .b32 5031
 .b64 tmp65
 .b64 tmp66
 .b32 8
 .b32 104
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 15

 .b64 tmp67
 .b64 tmp74
 .b8 16

 .b32 5031
 .b64 tmp69
 .b64 tmp70
 .b32 8
 .b32 105
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp72
 .b64 tmp73
 .b32 8
 .b32 105
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 112
 .b32 5986
 .b8 1
 .b64 func_begin14
 .b64 func_end14
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 112
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 112
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 112
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 112
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 112
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 112
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 112
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 116
 .b32 5986
 .b8 1
 .b64 func_begin15
 .b64 func_end15
 .b8 1
 .b8 156
 .b8 9

 .b8 118
 .b8 109

 .b8 0
 .b32 8
 .b32 116
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 116
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot15
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 116
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot15
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 116
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 116
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 116
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 116
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp80
 .b64 tmp117
 .b8 15

 .b64 tmp80
 .b64 tmp116
 .b8 15

 .b64 tmp80
 .b64 tmp116
 .b8 20

 .b8 97

 .b8 0
 .b32 8
 .b32 117
 .b32 163
 .b32 .debug_loc
 .b8 20

 .b8 98

 .b8 0
 .b32 8
 .b32 117
 .b32 163
 .b32 .debug_loc+63
 .b8 16

 .b32 5094
 .b64 tmp83
 .b64 tmp84
 .b32 8
 .b32 119
 .b8 17

 .b32 5124
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 17

 .b32 5139
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp88
 .b64 tmp89
 .b32 8
 .b32 120
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp92
 .b64 tmp93
 .b32 8
 .b32 122
 .b8 17

 .b32 5124
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 17

 .b32 5139
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp95
 .b64 tmp96
 .b32 8
 .b32 123
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp99
 .b64 tmp100
 .b32 8
 .b32 125
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp104
 .b64 tmp105
 .b32 8
 .b32 126
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp107
 .b64 tmp108
 .b32 8
 .b32 126
 .b8 17

 .b32 5124
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 17

 .b32 5139
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp111
 .b64 tmp112
 .b32 8
 .b32 127
 .b8 17

 .b32 5124
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 17

 .b32 5139
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp114
 .b64 tmp115
 .b32 8
 .b32 128
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 130
 .b32 5986
 .b8 1
 .b64 func_begin16
 .b64 func_end16
 .b8 1
 .b8 156
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 130
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 130
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot16
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 130
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 130
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 130
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 130
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 130
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 130
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 130
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp118
 .b64 tmp126
 .b8 15

 .b64 tmp118
 .b64 tmp125
 .b8 15

 .b64 tmp118
 .b64 tmp125
 .b8 16

 .b32 5094
 .b64 tmp120
 .b64 tmp121
 .b32 8
 .b32 136
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp123
 .b64 tmp124
 .b32 8
 .b32 137
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 140
 .b32 5986
 .b8 1
 .b64 func_begin17
 .b64 func_end17
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 140
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 140
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 140
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 140
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 140
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 145
 .b32 5986
 .b8 1
 .b64 func_begin18
 .b64 func_end18
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot18
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 145
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 145
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 145
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 145
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 145
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp130
 .b64 tmp144
 .b8 15

 .b64 tmp130
 .b64 tmp143
 .b8 15

 .b64 tmp130
 .b64 tmp143
 .b8 16

 .b32 5031
 .b64 tmp132
 .b64 tmp133
 .b32 8
 .b32 149
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp135
 .b64 tmp136
 .b32 8
 .b32 151
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp138
 .b64 tmp139
 .b32 8
 .b32 153
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp141
 .b64 tmp142
 .b32 8
 .b32 154
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 156
 .b32 5986
 .b8 1
 .b64 func_begin19
 .b64 func_end19
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 156
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 156
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 156
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 156
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 156
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 161
 .b32 5986
 .b8 1
 .b64 func_begin20
 .b64 func_end20
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot20
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 161
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 97

 .b8 0
 .b32 8
 .b32 161
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 8
 .b32 161
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 161
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 161
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp148
 .b64 tmp162
 .b8 15

 .b64 tmp148
 .b64 tmp161
 .b8 15

 .b64 tmp148
 .b64 tmp161
 .b8 16

 .b32 5031
 .b64 tmp150
 .b64 tmp151
 .b32 8
 .b32 165
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp153
 .b64 tmp154
 .b32 8
 .b32 167
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp156
 .b64 tmp157
 .b32 8
 .b32 169
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp159
 .b64 tmp160
 .b32 8
 .b32 170
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 172
 .b32 5986
 .b8 1
 .b64 func_begin21
 .b64 func_end21
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 172
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 172
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 172
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 172
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 172
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 179
 .b32 5986
 .b8 1
 .b64 func_begin22
 .b64 func_end22
 .b8 1
 .b8 156
 .b8 9

 .b8 118
 .b8 109

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot22
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 179
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 179
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 179
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 179
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 179
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp166
 .b64 tmp184
 .b8 15

 .b64 tmp166
 .b64 tmp183
 .b8 15

 .b64 tmp166
 .b64 tmp183
 .b8 20

 .b8 97

 .b8 0
 .b32 8
 .b32 180
 .b32 163
 .b32 .debug_loc+127
 .b8 20

 .b8 98

 .b8 0
 .b32 8
 .b32 180
 .b32 163
 .b32 .debug_loc+191
 .b8 16

 .b32 5094
 .b64 tmp170
 .b64 tmp171
 .b32 8
 .b32 184
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp173
 .b64 tmp174
 .b32 8
 .b32 185
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp178
 .b64 tmp179
 .b32 8
 .b32 189
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 184
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp181
 .b64 tmp182
 .b32 8
 .b32 190
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 196
 .b32 5986
 .b8 1
 .b64 func_begin23
 .b64 func_end23
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 196
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 196
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 196
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 196
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 196
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 196
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 196
 .b32 42173
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 8

 .b8 6
 .b8 15

 .b64 tmp185
 .b64 tmp187
 .b8 15

 .b64 tmp185
 .b64 tmp186
 .b8 15

 .b64 tmp185
 .b64 tmp186
 .b8 21

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 197
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 16

 .b8 6
 .b8 21

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 197
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 20

 .b8 6
 .b8 21

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 197
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 24

 .b8 6
 .b8 21

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 197
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot23
 .b8 35
 .b8 28

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 205
 .b32 5986
 .b8 1
 .b64 func_begin24
 .b64 func_end24
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 205
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot24
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 205
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 205
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot24
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 205
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 211
 .b32 5986
 .b8 1
 .b64 func_begin25
 .b64 func_end25
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 211
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 211
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp191
 .b64 tmp193
 .b8 15

 .b64 tmp191
 .b64 tmp192
 .b8 15

 .b64 tmp191
 .b64 tmp192
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 212
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 212
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 212
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 12

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 212
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot25
 .b8 35
 .b8 16

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 218
 .b32 5986
 .b8 1
 .b64 func_begin26
 .b64 func_end26
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 218
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 218
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp194
 .b64 tmp196
 .b8 15

 .b64 tmp194
 .b64 tmp195
 .b8 15

 .b64 tmp194
 .b64 tmp195
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 219
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 219
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 219
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 219
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot26
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 226
 .b32 5986
 .b8 1
 .b64 func_begin27
 .b64 func_end27
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 226
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 226
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp197
 .b64 tmp199
 .b8 15

 .b64 tmp197
 .b64 tmp198
 .b8 15

 .b64 tmp197
 .b64 tmp198
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 227
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 227
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 227
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 227
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot27
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 234
 .b32 5986
 .b8 1
 .b64 func_begin28
 .b64 func_end28
 .b8 1
 .b8 156
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 234
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 234
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 234
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp200
 .b64 tmp202
 .b8 15

 .b64 tmp200
 .b64 tmp201
 .b8 15

 .b64 tmp200
 .b64 tmp201
 .b8 21

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 235
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 235
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 235
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 235
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot28
 .b8 35
 .b8 12

 .b8 6
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 243
 .b32 5986
 .b8 1
 .b64 func_begin29
 .b64 func_end29
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 243
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 243
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 243
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 243
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 243
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 243
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 243
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 243
 .b32 42173
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 8

 .b8 6
 .b8 15

 .b64 tmp203
 .b64 tmp235
 .b8 15

 .b64 tmp203
 .b64 tmp234
 .b8 15

 .b64 tmp203
 .b64 tmp234
 .b8 21

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 245
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 16

 .b8 6
 .b8 21

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 245
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 20

 .b8 6
 .b8 21

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 245
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 24

 .b8 6
 .b8 21

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 245
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot29
 .b8 35
 .b8 28

 .b8 6
 .b8 16

 .b32 5094
 .b64 tmp205
 .b64 tmp206
 .b32 8
 .b32 247
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp208
 .b64 tmp209
 .b32 8
 .b32 247
 .b8 17

 .b32 5272
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp211
 .b64 tmp212
 .b32 8
 .b32 247
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp214
 .b64 tmp216
 .b32 8
 .b32 247
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 181
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp217
 .b64 tmp218
 .b32 8
 .b32 247
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp220
 .b64 tmp221
 .b32 8
 .b32 248
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp223
 .b64 tmp224
 .b32 8
 .b32 248
 .b8 17

 .b32 5272
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp226
 .b64 tmp227
 .b32 8
 .b32 248
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp229
 .b64 tmp231
 .b32 8
 .b32 248
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 185
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 183
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp232
 .b64 tmp233
 .b32 8
 .b32 248
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 182
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 177
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95

 .b8 0
 .b32 8
 .b32 251
 .b32 5986
 .b8 1
 .b64 func_begin30
 .b64 func_end30
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 251
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 251
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot30
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 251
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 251
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 251
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp236
 .b64 tmp252
 .b8 15

 .b64 tmp236
 .b64 tmp251
 .b8 15

 .b64 tmp236
 .b64 tmp251
 .b8 20

 .b8 100
 .b8 114
 .b8 105
 .b8 118
 .b8 101
 .b8 95
 .b8 99
 .b8 104
 .b8 97
 .b8 110
 .b8 110
 .b8 101
 .b8 108

 .b8 0
 .b32 8
 .b32 252
 .b32 163
 .b32 .debug_loc+255
 .b8 16

 .b32 5094
 .b64 tmp239
 .b64 tmp240
 .b32 8
 .b32 253
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp245
 .b64 tmp246
 .b32 8
 .b32 257
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp249
 .b64 tmp250
 .b32 8
 .b32 257
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 181
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 261
 .b32 5986
 .b8 1
 .b64 func_begin31
 .b64 func_end31
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 261
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 261
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp253
 .b64 tmp270
 .b8 15

 .b64 tmp253
 .b64 tmp269
 .b8 15

 .b64 tmp253
 .b64 tmp269
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 263
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 263
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 263
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 12

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 263
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot31
 .b8 35
 .b8 16

 .b8 6
 .b8 16

 .b32 5094
 .b64 tmp255
 .b64 tmp256
 .b32 8
 .b32 265
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp258
 .b64 tmp259
 .b32 8
 .b32 265
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp261
 .b64 tmp262
 .b32 8
 .b32 265
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp264
 .b64 tmp266
 .b32 8
 .b32 265
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp267
 .b64 tmp268
 .b32 8
 .b32 265
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 268
 .b32 5986
 .b8 1
 .b64 func_begin32
 .b64 func_end32
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 268
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 268
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp271
 .b64 tmp288
 .b8 15

 .b64 tmp271
 .b64 tmp287
 .b8 15

 .b64 tmp271
 .b64 tmp287
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 270
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 270
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 270
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 270
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot32
 .b8 35
 .b8 12

 .b8 6
 .b8 16

 .b32 5094
 .b64 tmp273
 .b64 tmp274
 .b32 8
 .b32 272
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp276
 .b64 tmp277
 .b32 8
 .b32 272
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp279
 .b64 tmp280
 .b32 8
 .b32 272
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp282
 .b64 tmp284
 .b32 8
 .b32 272
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp285
 .b64 tmp286
 .b32 8
 .b32 272
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 275
 .b32 5986
 .b8 1
 .b64 func_begin33
 .b64 func_end33
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 275
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 275
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 15

 .b64 tmp289
 .b64 tmp306
 .b8 15

 .b64 tmp289
 .b64 tmp305
 .b8 15

 .b64 tmp289
 .b64 tmp305
 .b8 21

 .b8 97

 .b8 0
 .b32 8
 .b32 277
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 98

 .b8 0
 .b32 8
 .b32 277
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 110
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 277
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 110
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 277
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot33
 .b8 35
 .b8 12

 .b8 6
 .b8 16

 .b32 5094
 .b64 tmp291
 .b64 tmp292
 .b32 8
 .b32 279
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp294
 .b64 tmp295
 .b32 8
 .b32 279
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp297
 .b64 tmp298
 .b32 8
 .b32 279
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp300
 .b64 tmp302
 .b32 8
 .b32 279
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp303
 .b64 tmp304
 .b32 8
 .b32 279
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 179
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 184
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 282
 .b32 5986
 .b8 1
 .b64 func_begin34
 .b64 func_end34
 .b8 1
 .b8 156
 .b8 9

 .b8 100
 .b8 116

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 282
 .b32 42173
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 282
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 282
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp307
 .b64 tmp339
 .b8 15

 .b64 tmp307
 .b64 tmp338
 .b8 15

 .b64 tmp307
 .b64 tmp338
 .b8 21

 .b8 104
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 284
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 0

 .b8 6
 .b8 21

 .b8 104
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 284
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 4

 .b8 6
 .b8 21

 .b8 109
 .b8 105
 .b8 110
 .b8 102

 .b8 0
 .b32 8
 .b32 284
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 8

 .b8 6
 .b8 21

 .b8 109
 .b8 116
 .b8 97
 .b8 117

 .b8 0
 .b32 8
 .b32 284
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot34
 .b8 35
 .b8 12

 .b8 6
 .b8 16

 .b32 5094
 .b64 tmp309
 .b64 tmp310
 .b32 8
 .b32 286
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp312
 .b64 tmp313
 .b32 8
 .b32 286
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp315
 .b64 tmp316
 .b32 8
 .b32 286
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp318
 .b64 tmp320
 .b32 8
 .b32 286
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 181
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp321
 .b64 tmp322
 .b32 8
 .b32 286
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp324
 .b64 tmp325
 .b32 8
 .b32 287
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5250
 .b64 tmp327
 .b64 tmp328
 .b32 8
 .b32 287
 .b8 9

 .b8 97

 .b8 0
 .b32 6
 .b32 247
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5031
 .b64 tmp330
 .b64 tmp331
 .b32 8
 .b32 287
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp333
 .b64 tmp335
 .b32 8
 .b32 287
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 185
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 183
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp336
 .b64 tmp337
 .b32 8
 .b32 287
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 182
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 8
 .b8 144
 .b8 177
 .b8 228
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b32 8
 .b32 294
 .b32 5986
 .b8 1
 .b64 func_begin35
 .b64 func_end35
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 294
 .b32 42161
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 294
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 294
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 111
 .b8 95
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 294
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 294
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot35
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 15

 .b64 tmp340
 .b64 tmp343
 .b8 15

 .b64 tmp340
 .b64 tmp342
 .b8 15

 .b64 tmp340
 .b64 tmp342
 .b8 21

 .b8 103
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 295
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95

 .b8 0
 .b32 8
 .b32 305
 .b32 5986
 .b8 1
 .b64 func_begin36
 .b64 func_end36
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 305
 .b32 42161
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 305
 .b32 42173
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 305
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 305
 .b32 42173
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 105
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 305
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 32

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 305
 .b32 42173
 .b8 11
 .b8 3
 .b64 __local_depot36
 .b8 35
 .b8 40

 .b8 6
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 312
 .b32 5986
 .b8 1
 .b64 func_begin37
 .b64 func_end37
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 312
 .b32 42161
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 312
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 312
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 99
 .b8 97
 .b8 105
 .b8 120
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 99
 .b8 97

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 99
 .b8 97
 .b8 105

 .b8 0
 .b32 8
 .b32 312
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot37
 .b8 35
 .b8 12

 .b8 6
 .b8 15

 .b64 tmp346
 .b64 tmp350
 .b8 15

 .b64 tmp346
 .b64 tmp349
 .b8 15

 .b64 tmp346
 .b64 tmp349
 .b8 21

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 313
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 314
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 323
 .b32 5986
 .b8 1
 .b64 func_begin38
 .b64 func_end38
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 323
 .b32 42161
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 323
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 323
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 109

 .b8 0
 .b32 8
 .b32 323
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot38
 .b8 35
 .b8 12

 .b8 6
 .b8 15

 .b64 tmp351
 .b64 tmp355
 .b8 15

 .b64 tmp351
 .b64 tmp354
 .b8 15

 .b64 tmp351
 .b64 tmp354
 .b8 21

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 324
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 325
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 334
 .b32 5986
 .b8 1
 .b64 func_begin39
 .b64 func_end39
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 334
 .b32 42161
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 334
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 110

 .b8 0
 .b32 8
 .b32 334
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 107
 .b8 118

 .b8 0
 .b32 8
 .b32 334
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot39
 .b8 35
 .b8 12

 .b8 6
 .b8 15

 .b64 tmp356
 .b64 tmp360
 .b8 15

 .b64 tmp356
 .b64 tmp359
 .b8 15

 .b64 tmp356
 .b64 tmp359
 .b8 21

 .b8 103
 .b8 107

 .b8 0
 .b32 8
 .b32 335
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 105
 .b8 107

 .b8 0
 .b32 8
 .b32 336
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102

 .b8 0
 .b32 8
 .b32 345
 .b32 5986
 .b8 1
 .b64 func_begin40
 .b64 func_end40
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115

 .b8 0
 .b32 8
 .b32 345
 .b32 42161
 .b8 6
 .b8 144
 .b8 177
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121

 .b8 0
 .b32 8
 .b32 345
 .b32 42173
 .b8 6
 .b8 144
 .b8 178
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 118

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 109

 .b8 0
 .b32 8
 .b32 345
 .b32 42173
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 104

 .b8 0
 .b32 8
 .b32 345
 .b32 42173
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 103
 .b8 98
 .b8 97
 .b8 114
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 9

 .b8 116
 .b8 104
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 113
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 4

 .b8 6
 .b8 9

 .b8 82
 .b8 97
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 8

 .b8 6
 .b8 9

 .b8 82
 .b8 98
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 12

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 49
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 16

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 50
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 20

 .b8 6
 .b8 9

 .b8 113
 .b8 105
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 24

 .b8 6
 .b8 9

 .b8 116
 .b8 104
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 28

 .b8 6
 .b8 9

 .b8 113
 .b8 105
 .b8 110
 .b8 102
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 32

 .b8 6
 .b8 9

 .b8 82
 .b8 103
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 36

 .b8 6
 .b8 9

 .b8 82
 .b8 100
 .b8 95
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 345
 .b32 163
 .b8 11
 .b8 3
 .b64 __local_depot40
 .b8 35
 .b8 40

 .b8 6
 .b8 15

 .b64 tmp361
 .b64 tmp365
 .b8 15

 .b64 tmp361
 .b64 tmp364
 .b8 15

 .b64 tmp361
 .b64 tmp364
 .b8 21

 .b8 103
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 346
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 105
 .b8 110
 .b8 97

 .b8 0
 .b32 8
 .b32 347
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 188
 .b32 5986
 .b8 1
 .b64 func_begin41
 .b64 func_end41
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 188
 .b32 42179
 .b8 11
 .b8 3
 .b64 __local_depot41
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 188
 .b32 42161
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 188
 .b32 42161
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 188
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 15

 .b64 tmp366
 .b64 tmp421
 .b8 15

 .b64 tmp366
 .b64 tmp420
 .b8 15

 .b64 tmp366
 .b64 tmp420
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120

 .b8 0
 .b32 1
 .b32 190
 .b32 325
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 20

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b32 .debug_loc+343
 .b8 20

 .b8 67
 .b8 117
 .b8 114
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b32 .debug_loc+534
 .b8 21

 .b8 74
 .b8 117
 .b8 109
 .b8 99
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 73

 .b8 0
 .b32 1
 .b32 192
 .b32 325
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 20

 .b8 105

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b32 .debug_loc+625
 .b8 21

 .b8 67
 .b8 117
 .b8 114
 .b8 66

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b8 7
 .b8 144
 .b8 185
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 67
 .b8 117
 .b8 114
 .b8 74

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 20

 .b8 106

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b32 .debug_loc+782
 .b8 21

 .b8 116

 .b8 0
 .b32 1
 .b32 191
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 15

 .b64 tmp369
 .b64 tmp420
 .b8 15

 .b64 tmp369
 .b64 tmp420
 .b8 15

 .b64 tmp370
 .b64 tmp420
 .b8 15

 .b64 tmp371
 .b64 tmp418
 .b8 15

 .b64 tmp371
 .b64 tmp392
 .b8 15

 .b64 tmp371
 .b64 tmp392
 .b8 15

 .b64 tmp372
 .b64 tmp392
 .b8 15

 .b64 tmp373
 .b64 tmp390
 .b8 15

 .b64 tmp374
 .b64 tmp390
 .b8 15

 .b64 tmp374
 .b64 tmp390
 .b8 15

 .b64 tmp375
 .b64 tmp390
 .b8 15

 .b64 tmp376
 .b64 tmp388
 .b8 20

 .b8 117
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 201
 .b32 229
 .b32 .debug_loc+716
 .b8 21

 .b8 98
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 205
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 16

 .b32 5094
 .b64 tmp380
 .b64 tmp381
 .b32 1
 .b32 203
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp386
 .b64 tmp387
 .b32 1
 .b32 206
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 184
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp392
 .b64 tmp418
 .b8 15

 .b64 tmp393
 .b64 tmp418
 .b8 15

 .b64 tmp393
 .b64 tmp418
 .b8 15

 .b64 tmp393
 .b64 tmp418
 .b8 15

 .b64 tmp394
 .b64 tmp418
 .b8 15

 .b64 tmp395
 .b64 tmp416
 .b8 21

 .b8 83
 .b8 116

 .b8 0
 .b32 1
 .b32 213
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 110

 .b8 0
 .b32 1
 .b32 214
 .b32 325
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 15

 .b64 tmp399
 .b64 tmp416
 .b8 15

 .b64 tmp399
 .b64 tmp416
 .b8 15

 .b64 tmp400
 .b64 tmp416
 .b8 15

 .b64 tmp401
 .b64 tmp414
 .b8 20

 .b8 117
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 217
 .b32 229
 .b32 .debug_loc+873
 .b8 21

 .b8 98
 .b8 72
 .b8 80
 .b8 109
 .b8 49

 .b8 0
 .b32 1
 .b32 220
 .b32 229
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 16

 .b32 5094
 .b64 tmp406
 .b64 tmp407
 .b32 1
 .b32 218
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp412
 .b64 tmp413
 .b32 1
 .b32 221
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 182
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 229
 .b32 5986
 .b8 1
 .b64 func_begin42
 .b64 func_end42
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 229
 .b32 42179
 .b8 11
 .b8 3
 .b64 __local_depot42
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 80
 .b8 88

 .b8 0
 .b32 1
 .b32 229
 .b32 42161
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 80
 .b8 70

 .b8 0
 .b32 1
 .b32 229
 .b32 42161
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 229
 .b32 42161
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 229
 .b32 42161
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 76
 .b8 111
 .b8 103
 .b8 110
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 229
 .b32 325
 .b8 7
 .b8 144
 .b8 182
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 15

 .b64 tmp422
 .b64 tmp597
 .b8 15

 .b64 tmp422
 .b64 tmp596
 .b8 15

 .b64 tmp422
 .b64 tmp596
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 6
 .b8 144
 .b8 185
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 20

 .b8 105

 .b8 0
 .b32 1
 .b32 234
 .b32 325
 .b32 .debug_loc+2238
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 184
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 182
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 185
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 233
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 22

 .b32 5094
 .b32 .debug_ranges
 .b32 1
 .b32 240
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+938
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+1052
 .b8 0
 .b8 22

 .b32 5094
 .b32 .debug_ranges+80
 .b32 1
 .b32 240
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+1166
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+1532
 .b8 0
 .b8 22

 .b32 5094
 .b32 .debug_ranges+320
 .b32 1
 .b32 240
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+1898
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+2068
 .b8 0
 .b8 15

 .b64 tmp531
 .b64 tmp596
 .b8 15

 .b64 tmp531
 .b64 tmp596
 .b8 15

 .b64 tmp532
 .b64 tmp596
 .b8 15

 .b64 tmp533
 .b64 tmp594
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 177
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 178
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 179
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 180
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 181
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 182
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 183
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 5
 .b8 144
 .b8 185
 .b8 204
 .b8 149
 .b8 1
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 106
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 88
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 247
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 177
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 180
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 183
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 232
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 176
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 178
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 179
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 181
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 106
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 184
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 79
 .b8 108
 .b8 100
 .b8 80
 .b8 70
 .b8 78
 .b8 101
 .b8 120
 .b8 116
 .b8 73
 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 253
 .b32 163
 .b8 6
 .b8 144
 .b8 185
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116

 .b8 0
 .b32 1
 .b32 294
 .b32 5986
 .b8 1
 .b64 func_begin43
 .b64 func_end43
 .b8 1
 .b8 156
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 294
 .b32 42179
 .b8 11
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 115
 .b8 77

 .b8 0
 .b32 1
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 185
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 86

 .b8 0
 .b32 1
 .b32 294
 .b32 42173
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 144
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 9

 .b8 115
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 294
 .b32 42415
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 208
 .b8 1

 .b8 6
 .b8 9

 .b8 115
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 294
 .b32 42573
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 136
 .b8 2

 .b8 6
 .b8 9

 .b8 86
 .b8 72
 .b8 111
 .b8 116
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108

 .b8 0
 .b32 1
 .b32 294
 .b32 42173
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 9

 .b8 83
 .b8 77
 .b8 101
 .b8 109
 .b8 86
 .b8 72
 .b8 111
 .b8 116

 .b8 0
 .b32 1
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 181
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 9

 .b8 97
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 1
 .b32 294
 .b32 42173
 .b8 6
 .b8 144
 .b8 182
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 23

 .b8 111
 .b8 102
 .b8 102
 .b8 115
 .b8 101
 .b8 116

 .b8 0
 .b32 1
 .b32 294
 .b32 325
 .b32 .debug_loc+2329
 .b8 15

 .b64 tmp598
 .b64 tmp1639
 .b8 15

 .b64 tmp598
 .b64 tmp1638
 .b8 15

 .b64 tmp598
 .b64 tmp1638
 .b8 21

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 73
 .b8 68

 .b8 0
 .b32 1
 .b32 299
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 168
 .b8 2

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 172
 .b8 2

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 212
 .b8 2

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 252
 .b8 2

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 164
 .b8 3

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 204
 .b8 3

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 244
 .b8 3

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 156
 .b8 4

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 196
 .b8 4

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 236
 .b8 4

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 148
 .b8 5

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 188
 .b8 5

 .b8 6
 .b8 21

 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 42617
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 228
 .b8 5

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 144
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 152
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 160
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 164
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 168
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 176
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 184
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 188
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 192
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 200
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 208
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 212
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 216
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 224
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 232
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 236
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 240
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 248
 .b8 6

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 128
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 132
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 136
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 144
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 152
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 156
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 160
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 168
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 176
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 180
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 184
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 192
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 200
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 204
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 208
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 216
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 224
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 228
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 232
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 240
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 248
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 252
 .b8 7

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 128
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 136
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 144
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 148
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 152
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 115
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 229
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 160
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 168
 .b8 8

 .b8 6
 .b8 21

 .b8 115
 .b8 117
 .b8 109
 .b8 67
 .b8 111
 .b8 110
 .b8 100
 .b8 117
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 105
 .b8 116
 .b8 121
 .b8 68
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 340
 .b32 163
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 172
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 176
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 178
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 180
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 182
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 184
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 186
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 188
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 190
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 192
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 194
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 196
 .b8 8

 .b8 6
 .b8 21

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 344
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot43
 .b8 35
 .b8 198
 .b8 8

 .b8 6
 .b8 20

 .b8 80
 .b8 101
 .b8 114
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 117
 .b8 115

 .b8 0
 .b32 1
 .b32 306
 .b32 325
 .b32 .debug_loc+2495
 .b8 21

 .b8 117
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 298
 .b32 42161
 .b8 6
 .b8 144
 .b8 179
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 98
 .b8 72
 .b8 80

 .b8 0
 .b32 1
 .b32 298
 .b32 42161
 .b8 6
 .b8 144
 .b8 180
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 110
 .b8 73
 .b8 68

 .b8 0
 .b32 1
 .b32 327
 .b32 325
 .b8 6
 .b8 144
 .b8 177
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 78
 .b8 116

 .b8 0
 .b32 1
 .b32 328
 .b32 4939
 .b8 5
 .b8 144
 .b8 179
 .b8 228
 .b8 149
 .b8 1
 .b8 2
 .b8 20

 .b8 116

 .b8 0
 .b32 1
 .b32 329
 .b32 163
 .b32 .debug_loc+2561
 .b8 21

 .b8 80
 .b8 88

 .b8 0
 .b32 1
 .b32 330
 .b32 42161
 .b8 6
 .b8 144
 .b8 183
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 70

 .b8 0
 .b32 1
 .b32 330
 .b32 42161
 .b8 6
 .b8 144
 .b8 184
 .b8 200
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 178
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 179
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 180
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 181
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 182
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 183
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 184
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 6
 .b8 144
 .b8 185
 .b8 230
 .b8 201
 .b8 171
 .b8 2
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 80
 .b8 73
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 334
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 20

 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+2679
 .b8 20

 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+2773
 .b8 20

 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+2867
 .b8 20

 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+2961
 .b8 20

 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3055
 .b8 20

 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3149
 .b8 20

 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3243
 .b8 20

 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3337
 .b8 20

 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3431
 .b8 20

 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3525
 .b8 20

 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3619
 .b8 20

 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3713
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3807
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3901
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+3995
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4089
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4183
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4277
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4371
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4465
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4559
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4653
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4747
 .b8 20

 .b8 100
 .b8 118
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b32 .debug_loc+4841
 .b8 20

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b32 .debug_loc+4935
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 182
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 183
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 184
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 185
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 69
 .b8 105
 .b8 100
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 101
 .b8 114
 .b8 84
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 77
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b32 1
 .b32 356
 .b32 325
 .b8 7
 .b8 144
 .b8 184
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 20

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b32 .debug_loc+5032
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 180
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 181
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 182
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 183
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 184
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 112
 .b8 97
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 101
 .b8 120
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 351
 .b32 325
 .b8 7
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 115
 .b8 116
 .b8 105
 .b8 109
 .b8 76
 .b8 111
 .b8 99

 .b8 0
 .b32 1
 .b32 364
 .b32 325
 .b8 7
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 21

 .b8 115
 .b8 116
 .b8 105
 .b8 109
 .b8 65
 .b8 114
 .b8 101
 .b8 97

 .b8 0
 .b32 1
 .b32 365
 .b32 163
 .b8 6
 .b8 144
 .b8 182
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b8 2
 .b8 20

 .b8 100
 .b8 116
 .b8 67
 .b8 111
 .b8 117
 .b8 110
 .b8 116
 .b8 101
 .b8 114

 .b8 0
 .b32 1
 .b32 366
 .b32 325
 .b32 .debug_loc+5156
 .b8 20

 .b8 100
 .b8 116

 .b8 0
 .b32 1
 .b32 367
 .b32 163
 .b32 .debug_loc+5280
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+5691
 .b8 20

 .b8 68
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+5782
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+5874
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+5968
 .b8 20

 .b8 68
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6059
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+6151
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6245
 .b8 20

 .b8 68
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6336
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+6428
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6522
 .b8 20

 .b8 68
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6613
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+6705
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6799
 .b8 20

 .b8 68
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+6890
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+6982
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7076
 .b8 20

 .b8 68
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7167
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+7259
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7353
 .b8 20

 .b8 68
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7444
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+7536
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7630
 .b8 20

 .b8 68
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7721
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+7813
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7907
 .b8 20

 .b8 68
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+7998
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+8090
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8184
 .b8 20

 .b8 68
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8277
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+8370
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8464
 .b8 20

 .b8 68
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8557
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+8650
 .b8 20

 .b8 114
 .b8 104
 .b8 115
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8744
 .b8 20

 .b8 68
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 229
 .b32 .debug_loc+8837
 .b8 20

 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 67
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b32 .debug_loc+8930
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 184
 .b8 232
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 185
 .b8 232
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 176
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 177
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 178
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 179
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 180
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 181
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 182
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 183
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 184
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 103
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 375
 .b32 163
 .b8 8
 .b8 144
 .b8 185
 .b8 234
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 178
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 179
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 51

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 180
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 52

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 181
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 53

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 182
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 54

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 183
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 55

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 184
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 56

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 185
 .b8 230
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 57

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 176
 .b8 232
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 48

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 177
 .b8 232
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 49

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 178
 .b8 232
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 21

 .b8 86
 .b8 109
 .b8 105
 .b8 100
 .b8 95
 .b8 49
 .b8 50

 .b8 0
 .b32 1
 .b32 337
 .b32 163
 .b8 8
 .b8 144
 .b8 179
 .b8 232
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b8 2
 .b8 16

 .b32 5094
 .b64 tmp602
 .b64 tmp603
 .b32 1
 .b32 307
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 4836
 .b64 tmp605
 .b64 tmp606
 .b32 1
 .b32 307
 .b8 17

 .b32 4862
 .b8 7
 .b8 144
 .b8 179
 .b8 228
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 4949
 .b64 tmp608
 .b64 tmp609
 .b32 1
 .b32 307
 .b8 17

 .b32 4995
 .b8 7
 .b8 144
 .b8 182
 .b8 228
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 5094
 .b64 tmp618
 .b64 tmp619
 .b32 1
 .b32 318
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 176
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b8 7
 .b8 144
 .b8 177
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 4836
 .b64 tmp621
 .b64 tmp622
 .b32 1
 .b32 318
 .b8 17

 .b32 4862
 .b8 7
 .b8 144
 .b8 183
 .b8 228
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 4949
 .b64 tmp624
 .b64 tmp625
 .b32 1
 .b32 318
 .b8 17

 .b32 4995
 .b8 7
 .b8 144
 .b8 176
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 16

 .b32 4878
 .b64 tmp630
 .b64 tmp631
 .b32 1
 .b32 328
 .b8 17

 .b32 4922
 .b8 7
 .b8 144
 .b8 178
 .b8 230
 .b8 196
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 15

 .b64 tmp847
 .b64 tmp1632
 .b8 20

 .b8 105

 .b8 0
 .b32 1
 .b32 377
 .b32 4939
 .b32 .debug_loc+5400
 .b8 15

 .b64 tmp848
 .b64 tmp1632
 .b8 15

 .b64 tmp848
 .b64 tmp1632
 .b8 15

 .b64 tmp850
 .b64 tmp1632
 .b8 15

 .b64 tmp850
 .b64 tmp1630
 .b8 15

 .b64 tmp855
 .b64 tmp863
 .b8 15

 .b64 tmp856
 .b64 tmp863
 .b8 15

 .b64 tmp856
 .b64 tmp862
 .b8 15

 .b64 tmp857
 .b64 tmp862
 .b8 15

 .b64 tmp857
 .b64 tmp862
 .b8 20

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 388
 .b32 4939
 .b32 .debug_loc+5497
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp864
 .b64 tmp870
 .b8 20

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 395
 .b32 4939
 .b32 .debug_loc+5594
 .b8 0
 .b8 15

 .b64 tmp906
 .b64 tmp911
 .b8 15

 .b64 tmp907
 .b64 tmp911
 .b8 16

 .b32 5031
 .b64 tmp909
 .b64 tmp910
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 238
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 238
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp911
 .b64 tmp916
 .b8 15

 .b64 tmp912
 .b64 tmp916
 .b8 16

 .b32 5031
 .b64 tmp914
 .b64 tmp915
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 238
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 240
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp916
 .b64 tmp921
 .b8 15

 .b64 tmp917
 .b64 tmp921
 .b8 16

 .b32 5031
 .b64 tmp919
 .b64 tmp920
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 240
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 240
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp921
 .b64 tmp926
 .b8 15

 .b64 tmp922
 .b64 tmp926
 .b8 16

 .b32 5031
 .b64 tmp924
 .b64 tmp925
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 240
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 242
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp926
 .b64 tmp931
 .b8 15

 .b64 tmp927
 .b64 tmp931
 .b8 16

 .b32 5031
 .b64 tmp929
 .b64 tmp930
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 242
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 242
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp931
 .b64 tmp936
 .b8 15

 .b64 tmp932
 .b64 tmp936
 .b8 16

 .b32 5031
 .b64 tmp934
 .b64 tmp935
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 242
 .b8 212
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 224
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp936
 .b64 tmp941
 .b8 15

 .b64 tmp937
 .b64 tmp941
 .b8 16

 .b32 5031
 .b64 tmp939
 .b64 tmp940
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 224
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 224
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp941
 .b64 tmp946
 .b8 15

 .b64 tmp942
 .b64 tmp946
 .b8 16

 .b32 5031
 .b64 tmp944
 .b64 tmp945
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 224
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 226
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp946
 .b64 tmp951
 .b8 15

 .b64 tmp947
 .b64 tmp951
 .b8 16

 .b32 5031
 .b64 tmp949
 .b64 tmp950
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 226
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 226
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp951
 .b64 tmp956
 .b8 15

 .b64 tmp952
 .b64 tmp956
 .b8 16

 .b32 5031
 .b64 tmp954
 .b64 tmp955
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 226
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 228
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp956
 .b64 tmp961
 .b8 15

 .b64 tmp957
 .b64 tmp961
 .b8 16

 .b32 5031
 .b64 tmp959
 .b64 tmp960
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 180
 .b8 228
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 181
 .b8 228
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp961
 .b64 tmp966
 .b8 15

 .b64 tmp962
 .b64 tmp966
 .b8 16

 .b32 5031
 .b64 tmp964
 .b64 tmp965
 .b32 1
 .b32 413
 .b8 9

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 185
 .b8 228
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 9

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b8 7
 .b8 144
 .b8 176
 .b8 230
 .b8 216
 .b8 177
 .b8 214
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 22

 .b32 5094
 .b32 .debug_ranges+432
 .b32 1
 .b32 420
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9024
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9092
 .b8 0
 .b8 22

 .b32 5094
 .b32 .debug_ranges+480
 .b32 1
 .b32 420
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9160
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9358
 .b8 0
 .b8 22

 .b32 5094
 .b32 .debug_ranges+608
 .b32 1
 .b32 420
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9556
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1476
 .b32 229
 .b32 .debug_loc+9650
 .b8 0
 .b8 22

 .b32 5031
 .b32 .debug_ranges+672
 .b32 1
 .b32 425
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+9744
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+9812
 .b8 0
 .b8 22

 .b32 5031
 .b32 .debug_ranges+720
 .b32 1
 .b32 425
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+9880
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+10078
 .b8 0
 .b8 22

 .b32 5031
 .b32 .debug_ranges+848
 .b32 1
 .b32 425
 .b8 23

 .b8 97

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+10276
 .b8 23

 .b8 98

 .b8 0
 .b32 4
 .b32 1467
 .b32 163
 .b32 .debug_loc+10370
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 15

 .b64 tmp1633
 .b64 tmp1638
 .b8 20

 .b8 114
 .b8 101
 .b8 99
 .b8 73
 .b8 110
 .b8 100

 .b8 0
 .b32 1
 .b32 480
 .b32 4939
 .b32 .debug_loc+10464
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 8

 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116

 .b8 0
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116

 .b8 0
 .b32 1
 .b32 485
 .b32 5986
 .b8 1
 .b64 func_begin44
 .b64 func_end44
 .b8 1
 .b8 156
 .b8 9

 .b8 115
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 485
 .b32 42415
 .b8 11
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 0

 .b8 6
 .b8 9

 .b8 80
 .b8 97
 .b8 114
 .b8 97
 .b8 109
 .b8 115
 .b8 77

 .b8 0
 .b32 1
 .b32 485
 .b32 42173
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_1
 .b8 7
 .b8 9

 .b8 115
 .b8 105
 .b8 109

 .b8 0
 .b32 1
 .b32 485
 .b32 42573
 .b8 11
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 56

 .b8 6
 .b8 9

 .b8 73
 .b8 110
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 1
 .b32 485
 .b32 42179
 .b8 11
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 88

 .b8 6
 .b8 9

 .b8 86

 .b8 0
 .b32 1
 .b32 485
 .b32 42173
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_4
 .b8 7
 .b8 9

 .b8 86
 .b8 72
 .b8 111
 .b8 116
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108

 .b8 0
 .b32 1
 .b32 485
 .b32 42173
 .b8 9
 .b8 3
 .b64 _Z14NeuroGPUKernel4StimPf3Sim4HMatS0_S0_tt_param_5
 .b8 7
 .b8 9

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 485
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 168
 .b8 2

 .b8 6
 .b8 9

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 70
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 1
 .b32 485
 .b32 325
 .b8 12
 .b8 3
 .b64 __local_depot44
 .b8 35
 .b8 170
 .b8 2

 .b8 6
 .b8 15

 .b64 tmp1640
 .b64 tmp1643
 .b8 15

 .b64 tmp1640
 .b64 tmp1642
 .b8 15

 .b64 tmp1640
 .b64 tmp1642
 .b8 21

 .b8 111
 .b8 102
 .b8 102
 .b8 115
 .b8 101
 .b8 116

 .b8 0
 .b32 1
 .b32 489
 .b32 325
 .b8 7
 .b8 144
 .b8 179
 .b8 226
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b8 2
 .b8 0
 .b8 0
 .b8 0
 .b8 0
 .b8 11

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 65
 .b8 116
 .b8 116
 .b8 114

 .b8 0
 .b32 4
 .b32 3
 .b32 1202
 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107

 .b8 0
 .b8 1

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 68
 .b8 105
 .b8 109
 .b8 88

 .b8 0
 .b8 2

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 68
 .b8 105
 .b8 109
 .b8 89

 .b8 0
 .b8 3

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 68
 .b8 105
 .b8 109
 .b8 90

 .b8 0
 .b8 4

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 71
 .b8 114
 .b8 105
 .b8 100
 .b8 68
 .b8 105
 .b8 109
 .b8 88

 .b8 0
 .b8 5

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 71
 .b8 114
 .b8 105
 .b8 100
 .b8 68
 .b8 105
 .b8 109
 .b8 89

 .b8 0
 .b8 6

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 71
 .b8 114
 .b8 105
 .b8 100
 .b8 68
 .b8 105
 .b8 109
 .b8 90

 .b8 0
 .b8 7

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 104
 .b8 97
 .b8 114
 .b8 101
 .b8 100
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 80
 .b8 101
 .b8 114
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107

 .b8 0
 .b8 8

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 84
 .b8 111
 .b8 116
 .b8 97
 .b8 108
 .b8 67
 .b8 111
 .b8 110
 .b8 115
 .b8 116
 .b8 97
 .b8 110
 .b8 116
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121

 .b8 0
 .b8 9

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 87
 .b8 97
 .b8 114
 .b8 112
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b8 10

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 80
 .b8 105
 .b8 116
 .b8 99
 .b8 104

 .b8 0
 .b8 11

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 82
 .b8 101
 .b8 103
 .b8 105
 .b8 115
 .b8 116
 .b8 101
 .b8 114
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107

 .b8 0
 .b8 12

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 82
 .b8 97
 .b8 116
 .b8 101

 .b8 0
 .b8 13

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 65
 .b8 108
 .b8 105
 .b8 103
 .b8 110
 .b8 109
 .b8 101
 .b8 110
 .b8 116

 .b8 0
 .b8 14

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 71
 .b8 112
 .b8 117
 .b8 79
 .b8 118
 .b8 101
 .b8 114
 .b8 108
 .b8 97
 .b8 112

 .b8 0
 .b8 15

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 80
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 67
 .b8 111
 .b8 117
 .b8 110
 .b8 116

 .b8 0
 .b8 16

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 69
 .b8 120
 .b8 101
 .b8 99
 .b8 84
 .b8 105
 .b8 109
 .b8 101
 .b8 111
 .b8 117
 .b8 116

 .b8 0
 .b8 17

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 73
 .b8 110
 .b8 116
 .b8 101
 .b8 103
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 18

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 97
 .b8 110
 .b8 77
 .b8 97
 .b8 112
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121

 .b8 0
 .b8 19

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 117
 .b8 116
 .b8 101
 .b8 77
 .b8 111
 .b8 100
 .b8 101

 .b8 0
 .b8 20

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 49
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 21

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 22

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 23

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 24

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 25

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b8 26

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 27

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 28

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 29

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 65
 .b8 108
 .b8 105
 .b8 103
 .b8 110
 .b8 109
 .b8 101
 .b8 110
 .b8 116

 .b8 0
 .b8 30

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 110
 .b8 99
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 115

 .b8 0
 .b8 31

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 69
 .b8 99
 .b8 99
 .b8 69
 .b8 110
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 100

 .b8 0
 .b8 32

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 80
 .b8 99
 .b8 105
 .b8 66
 .b8 117
 .b8 115
 .b8 73
 .b8 100

 .b8 0
 .b8 33

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 80
 .b8 99
 .b8 105
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 73
 .b8 100

 .b8 0
 .b8 34

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 84
 .b8 99
 .b8 99
 .b8 68
 .b8 114
 .b8 105
 .b8 118
 .b8 101
 .b8 114

 .b8 0
 .b8 35

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 67
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 82
 .b8 97
 .b8 116
 .b8 101

 .b8 0
 .b8 36

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 66
 .b8 117
 .b8 115
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 37

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 76
 .b8 50
 .b8 67
 .b8 97
 .b8 99
 .b8 104
 .b8 101
 .b8 83
 .b8 105
 .b8 122
 .b8 101

 .b8 0
 .b8 38

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 80
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b8 39

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 65
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 69
 .b8 110
 .b8 103
 .b8 105
 .b8 110
 .b8 101
 .b8 67
 .b8 111
 .b8 117
 .b8 110
 .b8 116

 .b8 0
 .b8 40

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 85
 .b8 110
 .b8 105
 .b8 102
 .b8 105
 .b8 101
 .b8 100
 .b8 65
 .b8 100
 .b8 100
 .b8 114
 .b8 101
 .b8 115
 .b8 115
 .b8 105
 .b8 110
 .b8 103

 .b8 0
 .b8 41

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 49
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 42

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 49
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 43

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 71
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 45

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 71
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 46

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104
 .b8 65
 .b8 108
 .b8 116

 .b8 0
 .b8 47

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116
 .b8 65
 .b8 108
 .b8 116

 .b8 0
 .b8 48

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 51
 .b8 68
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104
 .b8 65
 .b8 108
 .b8 116

 .b8 0
 .b8 49

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 80
 .b8 99
 .b8 105
 .b8 68
 .b8 111
 .b8 109
 .b8 97
 .b8 105
 .b8 110
 .b8 73
 .b8 100

 .b8 0
 .b8 50

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 80
 .b8 105
 .b8 116
 .b8 99
 .b8 104
 .b8 65
 .b8 108
 .b8 105
 .b8 103
 .b8 110
 .b8 109
 .b8 101
 .b8 110
 .b8 116

 .b8 0
 .b8 51

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 52

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 53

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 54

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 49
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 55

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 50
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 56

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 50
 .b8 68
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 57

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 51
 .b8 68
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 58

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 51
 .b8 68
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 59

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 51
 .b8 68
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b8 60

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 49
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 61

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 49
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 62

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 63

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 192
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 193
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 194
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 195
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 117
 .b8 114
 .b8 102
 .b8 97
 .b8 99
 .b8 101
 .b8 67
 .b8 117
 .b8 98
 .b8 101
 .b8 109
 .b8 97
 .b8 112
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 76
 .b8 97
 .b8 121
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b8 196
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 49
 .b8 68
 .b8 76
 .b8 105
 .b8 110
 .b8 101
 .b8 97
 .b8 114
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 197
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 105
 .b8 110
 .b8 101
 .b8 97
 .b8 114
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 198
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 105
 .b8 110
 .b8 101
 .b8 97
 .b8 114
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 199
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 76
 .b8 105
 .b8 110
 .b8 101
 .b8 97
 .b8 114
 .b8 80
 .b8 105
 .b8 116
 .b8 99
 .b8 104

 .b8 0
 .b8 200
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 77
 .b8 105
 .b8 112
 .b8 109
 .b8 97
 .b8 112
 .b8 112
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 201
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 50
 .b8 68
 .b8 77
 .b8 105
 .b8 112
 .b8 109
 .b8 97
 .b8 112
 .b8 112
 .b8 101
 .b8 100
 .b8 72
 .b8 101
 .b8 105
 .b8 103
 .b8 104
 .b8 116

 .b8 0
 .b8 202
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 117
 .b8 116
 .b8 101
 .b8 67
 .b8 97
 .b8 112
 .b8 97
 .b8 98
 .b8 105
 .b8 108
 .b8 105
 .b8 116
 .b8 121
 .b8 77
 .b8 97
 .b8 106
 .b8 111
 .b8 114

 .b8 0
 .b8 203
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 117
 .b8 116
 .b8 101
 .b8 67
 .b8 97
 .b8 112
 .b8 97
 .b8 98
 .b8 105
 .b8 108
 .b8 105
 .b8 116
 .b8 121
 .b8 77
 .b8 105
 .b8 110
 .b8 111
 .b8 114

 .b8 0
 .b8 204
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 84
 .b8 101
 .b8 120
 .b8 116
 .b8 117
 .b8 114
 .b8 101
 .b8 49
 .b8 68
 .b8 77
 .b8 105
 .b8 112
 .b8 109
 .b8 97
 .b8 112
 .b8 112
 .b8 101
 .b8 100
 .b8 87
 .b8 105
 .b8 100
 .b8 116
 .b8 104

 .b8 0
 .b8 205
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 83
 .b8 116
 .b8 114
 .b8 101
 .b8 97
 .b8 109
 .b8 80
 .b8 114
 .b8 105
 .b8 111
 .b8 114
 .b8 105
 .b8 116
 .b8 105
 .b8 101
 .b8 115
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 206
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 71
 .b8 108
 .b8 111
 .b8 98
 .b8 97
 .b8 108
 .b8 76
 .b8 49
 .b8 67
 .b8 97
 .b8 99
 .b8 104
 .b8 101
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 207
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 76
 .b8 111
 .b8 99
 .b8 97
 .b8 108
 .b8 76
 .b8 49
 .b8 67
 .b8 97
 .b8 99
 .b8 104
 .b8 101
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 208
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 83
 .b8 104
 .b8 97
 .b8 114
 .b8 101
 .b8 100
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b8 209
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 120
 .b8 82
 .b8 101
 .b8 103
 .b8 105
 .b8 115
 .b8 116
 .b8 101
 .b8 114
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114

 .b8 0
 .b8 210
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 97
 .b8 110
 .b8 97
 .b8 103
 .b8 101
 .b8 100
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121

 .b8 0
 .b8 211
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 73
 .b8 115
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 71
 .b8 112
 .b8 117
 .b8 66
 .b8 111
 .b8 97
 .b8 114
 .b8 100

 .b8 0
 .b8 212
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 71
 .b8 112
 .b8 117
 .b8 66
 .b8 111
 .b8 97
 .b8 114
 .b8 100
 .b8 71
 .b8 114
 .b8 111
 .b8 117
 .b8 112
 .b8 73
 .b8 68

 .b8 0
 .b8 213
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 78
 .b8 97
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 65
 .b8 116
 .b8 111
 .b8 109
 .b8 105
 .b8 99
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 214
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 83
 .b8 105
 .b8 110
 .b8 103
 .b8 108
 .b8 101
 .b8 84
 .b8 111
 .b8 68
 .b8 111
 .b8 117
 .b8 98
 .b8 108
 .b8 101
 .b8 80
 .b8 114
 .b8 101
 .b8 99
 .b8 105
 .b8 115
 .b8 105
 .b8 111
 .b8 110
 .b8 80
 .b8 101
 .b8 114
 .b8 102
 .b8 82
 .b8 97
 .b8 116
 .b8 105
 .b8 111

 .b8 0
 .b8 215
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 80
 .b8 97
 .b8 103
 .b8 101
 .b8 97
 .b8 98
 .b8 108
 .b8 101
 .b8 77
 .b8 101
 .b8 109
 .b8 111
 .b8 114
 .b8 121
 .b8 65
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 216
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 110
 .b8 99
 .b8 117
 .b8 114
 .b8 114
 .b8 101
 .b8 110
 .b8 116
 .b8 77
 .b8 97
 .b8 110
 .b8 97
 .b8 103
 .b8 101
 .b8 100
 .b8 65
 .b8 99
 .b8 99
 .b8 101
 .b8 115
 .b8 115

 .b8 0
 .b8 217
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 117
 .b8 116
 .b8 101
 .b8 80
 .b8 114
 .b8 101
 .b8 101
 .b8 109
 .b8 112
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 83
 .b8 117
 .b8 112
 .b8 112
 .b8 111
 .b8 114
 .b8 116
 .b8 101
 .b8 100

 .b8 0
 .b8 218
 .b8 0

 .b8 12

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 67
 .b8 97
 .b8 110
 .b8 85
 .b8 115
 .b8 101
 .b8 72
 .b8 111
 .b8 115
 .b8 116
 .b8 80
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 101
 .b8 114
 .b8 70
 .b8 111
 .b8 114
 .b8 82
 .b8 101
 .b8 103
 .b8 105
 .b8 115
 .b8 116
 .b8 101
 .b8 114
 .b8 101
 .b8 100
 .b8 77
 .b8 101
 .b8 109

 .b8 0
 .b8 219
 .b8 0

 .b8 0
 .b8 10

 .b32 41378
 .b8 115
 .b8 105
 .b8 122
 .b8 101
 .b8 95
 .b8 116

 .b8 0
 .b8 5

 .b8 117
 .b8 110
 .b8 115
 .b8 105
 .b8 103
 .b8 110
 .b8 101
 .b8 100
 .b8 32
 .b8 108
 .b8 111
 .b8 110
 .b8 103
 .b8 32
 .b8 108
 .b8 111
 .b8 110
 .b8 103

 .b8 0
 .b8 7
 .b32 8
 .b8 24

 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 0
 .b32 9
 .b32 1068
 .b8 25

 .b8 72
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b32 208
 .b32 10
 .b32 66
 .b8 26

 .b8 101

 .b8 0
 .b32 42161
 .b32 10
 .b32 67
 .b8 0

 .b8 1
 .b8 26

 .b8 102

 .b8 0
 .b32 42161
 .b32 10
 .b32 68
 .b8 8

 .b8 1
 .b8 26

 .b8 78

 .b8 0
 .b32 325
 .b32 10
 .b32 69
 .b8 16

 .b8 1
 .b8 26

 .b8 75
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 71
 .b8 24

 .b8 1
 .b8 26

 .b8 67
 .b8 109
 .b8 115

 .b8 0
 .b32 42173
 .b32 10
 .b32 72
 .b8 32

 .b8 1
 .b8 26

 .b8 78
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 115

 .b8 0
 .b32 325
 .b32 10
 .b32 73
 .b8 40

 .b8 1
 .b8 26

 .b8 78
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 325
 .b32 10
 .b32 74
 .b8 42

 .b8 1
 .b8 26

 .b8 98
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108

 .b8 0
 .b32 42167
 .b32 10
 .b32 75
 .b8 48

 .b8 1
 .b8 26

 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 325
 .b32 10
 .b32 77
 .b8 56

 .b8 1
 .b8 26

 .b8 76
 .b8 111
 .b8 103
 .b8 110
 .b8 68
 .b8 101
 .b8 112
 .b8 116
 .b8 104

 .b8 0
 .b32 325
 .b32 10
 .b32 78
 .b8 58

 .b8 1
 .b8 26

 .b8 110
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 325
 .b32 10
 .b32 79
 .b8 60

 .b8 1
 .b8 26

 .b8 110
 .b8 67
 .b8 97
 .b8 108
 .b8 108
 .b8 70
 .b8 111
 .b8 114
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114

 .b8 0
 .b32 325
 .b32 10
 .b32 80
 .b8 62

 .b8 1
 .b8 26

 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 81
 .b8 64

 .b8 1
 .b8 26

 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 42167
 .b32 10
 .b32 83
 .b8 72

 .b8 1
 .b8 26

 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 85
 .b8 80

 .b8 1
 .b8 26

 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 86
 .b8 88

 .b8 1
 .b8 26

 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99

 .b8 0
 .b32 42167
 .b32 10
 .b32 87
 .b8 96

 .b8 1
 .b8 26

 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73

 .b8 0
 .b32 42167
 .b32 10
 .b32 88
 .b8 104

 .b8 1
 .b8 26

 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73

 .b8 0
 .b32 42167
 .b32 10
 .b32 89
 .b8 112

 .b8 1
 .b8 26

 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 42167
 .b32 10
 .b32 90
 .b8 120

 .b8 1
 .b8 26

 .b8 77
 .b8 105
 .b8 100
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 91
 .b8 128
 .b8 1

 .b8 1
 .b8 26

 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 93
 .b8 136
 .b8 1

 .b8 1
 .b8 26

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 42167
 .b32 10
 .b32 96
 .b8 144
 .b8 1

 .b8 1
 .b8 26

 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50

 .b8 0
 .b32 42167
 .b32 10
 .b32 97
 .b8 152
 .b8 1

 .b8 1
 .b8 26

 .b8 110
 .b8 76
 .b8 82
 .b8 101
 .b8 108

 .b8 0
 .b32 325
 .b32 10
 .b32 98
 .b8 160
 .b8 1

 .b8 1
 .b8 26

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 99
 .b8 168
 .b8 1

 .b8 1
 .b8 26

 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 100
 .b8 176
 .b8 1

 .b8 1
 .b8 26

 .b8 110
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108

 .b8 0
 .b32 325
 .b32 10
 .b32 101
 .b8 184
 .b8 1

 .b8 1
 .b8 26

 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 102
 .b8 192
 .b8 1

 .b8 1
 .b8 26

 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 103
 .b8 200
 .b8 1

 .b8 1
 .b8 0
 .b8 27

 .b32 229
 .b8 12
 .b8 27

 .b32 325
 .b8 12
 .b8 27

 .b32 163
 .b8 12
 .b8 10

 .b32 41435
 .b8 72
 .b8 77
 .b8 97
 .b8 116

 .b8 0
 .b8 25

 .b8 83
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b32 56
 .b32 10
 .b32 111
 .b8 26

 .b8 78
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 105

 .b8 0
 .b32 325
 .b32 10
 .b32 112
 .b8 0

 .b8 1
 .b8 26

 .b8 108
 .b8 111
 .b8 99

 .b8 0
 .b32 325
 .b32 10
 .b32 113
 .b8 2

 .b8 1
 .b8 26

 .b8 99
 .b8 111
 .b8 109
 .b8 112

 .b8 0
 .b32 325
 .b32 10
 .b32 114
 .b8 4

 .b8 1
 .b8 26

 .b8 110
 .b8 117
 .b8 109
 .b8 111
 .b8 102
 .b8 100
 .b8 116
 .b8 115

 .b8 0
 .b32 325
 .b32 10
 .b32 115
 .b8 6

 .b8 1
 .b8 26

 .b8 97
 .b8 114
 .b8 101
 .b8 97

 .b8 0
 .b32 163
 .b32 10
 .b32 116
 .b8 8

 .b8 1
 .b8 26

 .b8 100
 .b8 116
 .b8 73
 .b8 110
 .b8 100
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 117
 .b8 16

 .b8 1
 .b8 26

 .b8 97
 .b8 109
 .b8 112
 .b8 115

 .b8 0
 .b32 42173
 .b32 10
 .b32 118
 .b8 24

 .b8 1
 .b8 26

 .b8 100
 .b8 117
 .b8 114
 .b8 115

 .b8 0
 .b32 42173
 .b32 10
 .b32 119
 .b8 32

 .b8 1
 .b8 26

 .b8 100
 .b8 101
 .b8 108
 .b8 115

 .b8 0
 .b32 42173
 .b32 10
 .b32 120
 .b8 40

 .b8 1
 .b8 26

 .b8 78
 .b8 116

 .b8 0
 .b32 163
 .b32 10
 .b32 121
 .b8 48

 .b8 1
 .b8 0
 .b8 10

 .b32 42189
 .b8 83
 .b8 116
 .b8 105
 .b8 109

 .b8 0
 .b8 25

 .b8 83
 .b8 105
 .b8 109

 .b8 0
 .b32 32
 .b32 10
 .b32 126
 .b8 26

 .b8 86
 .b8 115

 .b8 0
 .b32 42173
 .b32 10
 .b32 127
 .b8 0

 .b8 1
 .b8 26

 .b8 100
 .b8 116

 .b8 0
 .b32 163
 .b32 10
 .b32 128
 .b8 8

 .b8 1
 .b8 26

 .b8 84
 .b8 70
 .b8 105
 .b8 110
 .b8 97
 .b8 108

 .b8 0
 .b32 163
 .b32 10
 .b32 129
 .b8 12

 .b8 1
 .b8 26

 .b8 67
 .b8 101
 .b8 108
 .b8 115
 .b8 105
 .b8 117
 .b8 115

 .b8 0
 .b32 163
 .b32 10
 .b32 130
 .b8 16

 .b8 1
 .b8 26

 .b8 78
 .b8 82
 .b8 101
 .b8 99
 .b8 83
 .b8 105
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 325
 .b32 10
 .b32 131
 .b8 20

 .b8 1
 .b8 26

 .b8 82
 .b8 101
 .b8 99
 .b8 83
 .b8 105
 .b8 116
 .b8 101
 .b8 115

 .b8 0
 .b32 42167
 .b32 10
 .b32 132
 .b8 24

 .b8 1
 .b8 0
 .b8 10

 .b32 42425
 .b8 83
 .b8 105
 .b8 109

 .b8 0
 .b8 27

 .b32 42588
 .b8 12
 .b8 27

 .b32 5986
 .b8 12
 .b8 27

 .b32 41403
 .b8 12
 .b8 27

 .b32 42606
 .b8 12
 .b8 28

 .b32 5986
 .b8 27

 .b32 4939
 .b8 12
 .b8 3

 .b32 163
 .b8 4

 .b32 175
 .b8 9

 .b8 0
 .b8 0
}
.section .debug_abbrev {
 .b8 1

 .b8 17

 .b8 1

 .b8 37

 .b8 8

 .b8 19

 .b8 11

 .b8 3

 .b8 8

 .b8 17

 .b8 1

 .b8 16

 .b8 6

 .b8 27

 .b8 8

 .b8 0

 .b8 0

 .b8 2

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 73

 .b8 19

 .b8 63

 .b8 12

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 2

 .b8 10

 .b8 135
 .b8 64

 .b8 8

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 3

 .b8 1

 .b8 1

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 4

 .b8 33

 .b8 0

 .b8 73

 .b8 19

 .b8 47

 .b8 15

 .b8 0

 .b8 0

 .b8 5

 .b8 36

 .b8 0

 .b8 3

 .b8 8

 .b8 62

 .b8 11

 .b8 11

 .b8 6

 .b8 0

 .b8 0

 .b8 6

 .b8 36

 .b8 0

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 62

 .b8 11

 .b8 0

 .b8 0

 .b8 7

 .b8 33

 .b8 0

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 8

 .b8 46

 .b8 1

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 63

 .b8 12

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 64

 .b8 10

 .b8 0

 .b8 0

 .b8 9

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 10

 .b8 22

 .b8 0

 .b8 73

 .b8 19

 .b8 3

 .b8 8

 .b8 0

 .b8 0

 .b8 11

 .b8 4

 .b8 1

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 0

 .b8 0

 .b8 12

 .b8 40

 .b8 0

 .b8 3

 .b8 8

 .b8 28

 .b8 13

 .b8 0

 .b8 0

 .b8 13

 .b8 46

 .b8 1

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 32

 .b8 11

 .b8 0

 .b8 0

 .b8 14

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 15

 .b8 11

 .b8 1

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 0

 .b8 0

 .b8 16

 .b8 29

 .b8 1

 .b8 49

 .b8 19

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 88

 .b8 6

 .b8 89

 .b8 6

 .b8 0

 .b8 0

 .b8 17

 .b8 5

 .b8 0

 .b8 49

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 18

 .b8 46

 .b8 0

 .b8 135
 .b8 64

 .b8 8

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 17

 .b8 1

 .b8 18

 .b8 1

 .b8 64

 .b8 10

 .b8 0

 .b8 0

 .b8 19

 .b8 59

 .b8 0

 .b8 3

 .b8 8

 .b8 0

 .b8 0

 .b8 20

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 6

 .b8 0

 .b8 0

 .b8 21

 .b8 52

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 10

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 22

 .b8 29

 .b8 1

 .b8 49

 .b8 19

 .b8 85

 .b8 6

 .b8 88

 .b8 6

 .b8 89

 .b8 6

 .b8 0

 .b8 0

 .b8 23

 .b8 5

 .b8 0

 .b8 3

 .b8 8

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 73

 .b8 19

 .b8 2

 .b8 6

 .b8 0

 .b8 0

 .b8 24

 .b8 19

 .b8 0

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 0

 .b8 0

 .b8 25

 .b8 19

 .b8 1

 .b8 3

 .b8 8

 .b8 11

 .b8 6

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 0

 .b8 0

 .b8 26

 .b8 13

 .b8 0

 .b8 3

 .b8 8

 .b8 73

 .b8 19

 .b8 58

 .b8 6

 .b8 59

 .b8 6

 .b8 56

 .b8 15

 .b8 50

 .b8 11

 .b8 0

 .b8 0

 .b8 27

 .b8 15

 .b8 0

 .b8 73

 .b8 19

 .b8 51

 .b8 11

 .b8 0

 .b8 0

 .b8 28

 .b8 38

 .b8 0

 .b8 73

 .b8 19

 .b8 0

 .b8 0

 .b8 0

}
.section .debug_loc {
 .b64 tmp85
 .b64 tmp101
 .b8 5
 .b8 0
 .b8 144
 .b8 184
 .b8 204
 .b8 149
 .b8 1
 .b64 tmp101
 .b64 func_end15
 .b8 6
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp90
 .b64 tmp109
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp109
 .b64 func_end15
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp167
 .b64 tmp175
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp175
 .b64 func_end22
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp168
 .b64 tmp176
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp176
 .b64 func_end22
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp241
 .b64 tmp243
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp243
 .b64 tmp243
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp243
 .b64 func_end30
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 152
 .b8 171
 .b8 2
 .b64 0
 .b64 0
 .b64 tmp368
 .b64 tmp372
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp372
 .b64 tmp372
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp372
 .b64 tmp391
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp391
 .b64 tmp394
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp394
 .b64 tmp394
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp394
 .b64 tmp417
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp417
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp370
 .b64 tmp370
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp370
 .b64 tmp419
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp419
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp375
 .b64 tmp375
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp375
 .b64 tmp389
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp389
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp377
 .b64 tmp382
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp382
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp400
 .b64 tmp400
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp400
 .b64 tmp415
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp415
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp403
 .b64 tmp408
 .b8 6
 .b8 0
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp408
 .b64 func_end41
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp435
 .b64 tmp439
 .b8 6
 .b8 0
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp439
 .b64 tmp443
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp443
 .b64 tmp447
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp447
 .b64 func_end42
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp436
 .b64 tmp440
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp440
 .b64 tmp444
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp444
 .b64 tmp448
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp448
 .b64 func_end42
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp451
 .b64 tmp455
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp455
 .b64 tmp459
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp459
 .b64 tmp463
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp463
 .b64 tmp467
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp467
 .b64 tmp471
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp471
 .b64 tmp475
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp475
 .b64 tmp479
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp479
 .b64 tmp483
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp483
 .b64 tmp487
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp487
 .b64 tmp491
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp491
 .b64 tmp495
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp495
 .b64 tmp499
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp499
 .b64 tmp503
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp503
 .b64 func_end42
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp452
 .b64 tmp456
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp456
 .b64 tmp460
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp460
 .b64 tmp464
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp464
 .b64 tmp468
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp468
 .b64 tmp472
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp472
 .b64 tmp476
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp476
 .b64 tmp480
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp480
 .b64 tmp484
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 234
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp484
 .b64 tmp488
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp488
 .b64 tmp492
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp492
 .b64 tmp496
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp496
 .b64 tmp500
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp500
 .b64 tmp504
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp504
 .b64 func_end42
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp507
 .b64 tmp511
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp511
 .b64 tmp515
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp515
 .b64 tmp519
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp519
 .b64 tmp523
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp523
 .b64 tmp527
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp527
 .b64 func_end42
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp508
 .b64 tmp512
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp512
 .b64 tmp516
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp516
 .b64 tmp520
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp520
 .b64 tmp524
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp524
 .b64 tmp528
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp528
 .b64 func_end42
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp532
 .b64 tmp532
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp532
 .b64 tmp595
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp595
 .b64 func_end42
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 func_begin43
 .b64 tmp611
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 234
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp611
 .b64 tmp613
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp613
 .b64 tmp615
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp615
 .b64 tmp626
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp626
 .b64 tmp627
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp627
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 238
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp599
 .b64 tmp610
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 tmp610
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 236
 .b8 204
 .b8 147
 .b8 215
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp633
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp855
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp855
 .b64 tmp1486
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 234
 .b8 152
 .b8 171
 .b8 2
 .b64 tmp1486
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp648
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1463
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1463
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp649
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1465
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1465
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp650
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1467
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1467
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp651
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1469
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1469
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp652
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1471
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1471
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp653
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1473
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1473
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp654
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1475
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1475
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp655
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1477
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1477
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp656
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1479
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1479
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp657
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1481
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1481
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp658
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1483
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1483
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp659
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1485
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1485
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp660
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1389
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1389
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp661
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1391
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1391
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp662
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1393
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1393
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp663
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1395
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1395
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp664
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1397
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1397
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp665
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1399
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1399
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp666
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1401
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1401
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp667
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1403
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1403
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp668
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1405
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1405
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp669
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1407
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1407
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp670
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1409
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1409
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp671
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp1411
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1411
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp672
 .b64 tmp685
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp685
 .b64 tmp685
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp685
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp831
 .b64 tmp849
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp849
 .b64 tmp1388
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp1388
 .b64 tmp1388
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp1388
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp845
 .b64 tmp849
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp849
 .b64 tmp854
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp854
 .b64 tmp854
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 tmp854
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 216
 .b8 153
 .b8 179
 .b8 206
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp846
 .b64 tmp849
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp849
 .b64 tmp852
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp852
 .b64 tmp854
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp854
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp848
 .b64 tmp848
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp848
 .b64 tmp1631
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1631
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp858
 .b64 tmp858
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp858
 .b64 tmp861
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp861
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp865
 .b64 tmp865
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp865
 .b64 tmp869
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp869
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
 .b64 tmp871
 .b64 tmp1315
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1315
 .b64 tmp1390
 .b8 6
 .b8 0
 .b8 144
 .b8 177
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1390
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp872
 .b64 tmp1330
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1330
 .b64 tmp1331
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 236
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1331
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp873
 .b64 tmp911
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp911
 .b64 tmp911
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp911
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp874
 .b64 tmp1316
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1316
 .b64 tmp1392
 .b8 6
 .b8 0
 .b8 144
 .b8 178
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1392
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 230
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp875
 .b64 tmp1335
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1335
 .b64 tmp1336
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1336
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp876
 .b64 tmp916
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp916
 .b64 tmp916
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp916
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp877
 .b64 tmp1317
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1317
 .b64 tmp1394
 .b8 6
 .b8 0
 .b8 144
 .b8 179
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1394
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp878
 .b64 tmp1340
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1340
 .b64 tmp1341
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 238
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1341
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp879
 .b64 tmp921
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp921
 .b64 tmp921
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp921
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp880
 .b64 tmp1318
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1318
 .b64 tmp1396
 .b8 6
 .b8 0
 .b8 144
 .b8 180
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1396
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp881
 .b64 tmp1345
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 238
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1345
 .b64 tmp1346
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1346
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp882
 .b64 tmp926
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp926
 .b64 tmp926
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp926
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp883
 .b64 tmp1319
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1319
 .b64 tmp1398
 .b8 6
 .b8 0
 .b8 144
 .b8 181
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1398
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 234
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp884
 .b64 tmp1350
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1350
 .b64 tmp1351
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1351
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp885
 .b64 tmp931
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp931
 .b64 tmp931
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp931
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp886
 .b64 tmp1320
 .b8 7
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1320
 .b64 tmp1400
 .b8 6
 .b8 0
 .b8 144
 .b8 182
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1400
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp887
 .b64 tmp1355
 .b8 7
 .b8 0
 .b8 144
 .b8 182
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1355
 .b64 tmp1356
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 240
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1356
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp888
 .b64 tmp936
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp936
 .b64 tmp936
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp936
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp889
 .b64 tmp1321
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1321
 .b64 tmp1402
 .b8 6
 .b8 0
 .b8 144
 .b8 183
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1402
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 238
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp890
 .b64 tmp1360
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1360
 .b64 tmp1361
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 242
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1361
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp891
 .b64 tmp941
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp941
 .b64 tmp941
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp941
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 232
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp892
 .b64 tmp1322
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1322
 .b64 tmp1404
 .b8 6
 .b8 0
 .b8 144
 .b8 184
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1404
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp893
 .b64 tmp1365
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1365
 .b64 tmp1366
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 242
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1366
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp894
 .b64 tmp946
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp946
 .b64 tmp946
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp946
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp895
 .b64 tmp1323
 .b8 7
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1323
 .b64 tmp1406
 .b8 6
 .b8 0
 .b8 144
 .b8 185
 .b8 200
 .b8 153
 .b8 171
 .b8 2
 .b64 tmp1406
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp896
 .b64 tmp1370
 .b8 7
 .b8 0
 .b8 144
 .b8 184
 .b8 242
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1370
 .b64 tmp1371
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 224
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1371
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp897
 .b64 tmp951
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp951
 .b64 tmp951
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp951
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp898
 .b64 tmp1324
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1324
 .b64 tmp1408
 .b8 7
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1408
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp899
 .b64 tmp1375
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1375
 .b64 tmp1376
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1376
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp900
 .b64 tmp956
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp956
 .b64 tmp956
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp956
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp901
 .b64 tmp1325
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1325
 .b64 tmp1410
 .b8 7
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1410
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp902
 .b64 tmp1380
 .b8 8
 .b8 0
 .b8 144
 .b8 182
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1380
 .b64 tmp1381
 .b8 8
 .b8 0
 .b8 144
 .b8 184
 .b8 224
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1381
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp903
 .b64 tmp961
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp961
 .b64 tmp961
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp961
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp904
 .b64 tmp1326
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1326
 .b64 tmp1412
 .b8 7
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 tmp1412
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 212
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp905
 .b64 tmp1385
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 196
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1385
 .b64 tmp1386
 .b8 8
 .b8 0
 .b8 144
 .b8 178
 .b8 226
 .b8 208
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1386
 .b64 func_end43
 .b8 7
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 144
 .b8 179
 .b8 214
 .b8 4
 .b64 0
 .b64 0
 .b64 tmp906
 .b64 tmp966
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp966
 .b64 tmp966
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp966
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 234
 .b8 228
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1255
 .b64 tmp1260
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 240
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1260
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 240
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1256
 .b64 tmp1261
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1261
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 242
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1265
 .b64 tmp1270
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 242
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1270
 .b64 tmp1275
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1275
 .b64 tmp1280
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 224
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1280
 .b64 tmp1285
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1285
 .b64 tmp1290
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 226
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1290
 .b64 tmp1295
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 226
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1295
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 228
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1266
 .b64 tmp1271
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 242
 .b8 200
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1271
 .b64 tmp1276
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 224
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1276
 .b64 tmp1281
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1281
 .b64 tmp1286
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 226
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1286
 .b64 tmp1291
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1291
 .b64 tmp1296
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 228
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1296
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 228
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1300
 .b64 tmp1305
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1305
 .b64 tmp1310
 .b8 8
 .b8 0
 .b8 144
 .b8 180
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1310
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1301
 .b64 tmp1306
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1306
 .b64 tmp1311
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 230
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 tmp1311
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 176
 .b8 232
 .b8 204
 .b8 161
 .b8 230
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1327
 .b64 tmp1332
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 236
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1332
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 236
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1327
 .b64 tmp1332
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 236
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1332
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 236
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1337
 .b64 tmp1342
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 238
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1342
 .b64 tmp1347
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 238
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1347
 .b64 tmp1352
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 240
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1352
 .b64 tmp1357
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 242
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1357
 .b64 tmp1362
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 242
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1362
 .b64 tmp1367
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 224
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1367
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 224
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1337
 .b64 tmp1342
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 238
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1342
 .b64 tmp1347
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 240
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1347
 .b64 tmp1352
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 240
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1352
 .b64 tmp1357
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 242
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1357
 .b64 tmp1362
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 242
 .b8 208
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1362
 .b64 tmp1367
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 224
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1367
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 226
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1372
 .b64 tmp1377
 .b8 8
 .b8 0
 .b8 144
 .b8 181
 .b8 226
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1377
 .b64 tmp1382
 .b8 8
 .b8 0
 .b8 144
 .b8 177
 .b8 228
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1382
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 228
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1372
 .b64 tmp1377
 .b8 8
 .b8 0
 .b8 144
 .b8 183
 .b8 226
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1377
 .b64 tmp1382
 .b8 8
 .b8 0
 .b8 144
 .b8 179
 .b8 228
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 tmp1382
 .b64 func_end43
 .b8 8
 .b8 0
 .b8 144
 .b8 185
 .b8 228
 .b8 212
 .b8 137
 .b8 227
 .b8 172
 .b8 9
 .b64 0
 .b64 0
 .b64 tmp1634
 .b64 tmp1634
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1634
 .b64 tmp1637
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 tmp1637
 .b64 func_end43
 .b8 9
 .b8 0
 .b8 144
 .b8 178
 .b8 234
 .b8 220
 .b8 145
 .b8 147
 .b8 198
 .b8 220
 .b8 18
 .b64 0
 .b64 0
}
.section .debug_ranges {
 .b64 tmp437
 .b64 tmp438
 .b64 tmp441
 .b64 tmp442
 .b64 tmp445
 .b64 tmp446
 .b64 tmp449
 .b64 tmp450
 .b64 0
 .b64 0
 .b64 tmp453
 .b64 tmp454
 .b64 tmp457
 .b64 tmp458
 .b64 tmp461
 .b64 tmp462
 .b64 tmp465
 .b64 tmp466
 .b64 tmp469
 .b64 tmp470
 .b64 tmp473
 .b64 tmp474
 .b64 tmp477
 .b64 tmp478
 .b64 tmp481
 .b64 tmp482
 .b64 tmp485
 .b64 tmp486
 .b64 tmp489
 .b64 tmp490
 .b64 tmp493
 .b64 tmp494
 .b64 tmp497
 .b64 tmp498
 .b64 tmp501
 .b64 tmp502
 .b64 tmp505
 .b64 tmp506
 .b64 0
 .b64 0
 .b64 tmp509
 .b64 tmp510
 .b64 tmp513
 .b64 tmp514
 .b64 tmp517
 .b64 tmp518
 .b64 tmp521
 .b64 tmp522
 .b64 tmp525
 .b64 tmp526
 .b64 tmp529
 .b64 tmp530
 .b64 0
 .b64 0
 .b64 tmp1257
 .b64 tmp1258
 .b64 tmp1262
 .b64 tmp1263
 .b64 0
 .b64 0
 .b64 tmp1267
 .b64 tmp1268
 .b64 tmp1272
 .b64 tmp1273
 .b64 tmp1277
 .b64 tmp1278
 .b64 tmp1282
 .b64 tmp1283
 .b64 tmp1287
 .b64 tmp1288
 .b64 tmp1292
 .b64 tmp1293
 .b64 tmp1297
 .b64 tmp1298
 .b64 0
 .b64 0
 .b64 tmp1302
 .b64 tmp1303
 .b64 tmp1307
 .b64 tmp1308
 .b64 tmp1312
 .b64 tmp1313
 .b64 0
 .b64 0
 .b64 tmp1328
 .b64 tmp1329
 .b64 tmp1333
 .b64 tmp1334
 .b64 0
 .b64 0
 .b64 tmp1338
 .b64 tmp1339
 .b64 tmp1343
 .b64 tmp1344
 .b64 tmp1348
 .b64 tmp1349
 .b64 tmp1353
 .b64 tmp1354
 .b64 tmp1358
 .b64 tmp1359
 .b64 tmp1363
 .b64 tmp1364
 .b64 tmp1368
 .b64 tmp1369
 .b64 0
 .b64 0
 .b64 tmp1373
 .b64 tmp1374
 .b64 tmp1378
 .b64 tmp1379
 .b64 tmp1383
 .b64 tmp1384
 .b64 0
 .b64 0
}
.section .debug_pubnames {
 .b32 1911
 .b8 2
 .b8 0
 .b32 .debug_info
 .b32 42626
 .b32 273
 .b8 99
 .b8 70
 .b8 73
 .b8 100
 .b8 120
 .b8 115
 .b8 0

 .b32 1082
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 21141
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 0

 .b32 23347
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 486
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 185
 .b8 99
 .b8 69
 .b8 0

 .b32 242
 .b8 99
 .b8 70
 .b8 0

 .b32 788
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50
 .b8 0

 .b32 7452
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 5250
 .b8 101
 .b8 120
 .b8 112
 .b8 0

 .b32 13961
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 24108
 .b8 95
 .b8 90
 .b8 56
 .b8 66
 .b8 101
 .b8 102
 .b8 111
 .b8 114
 .b8 101
 .b8 76
 .b8 85
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 5155
 .b8 101
 .b8 120
 .b8 112
 .b8 102
 .b8 0

 .b32 7720
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 1231
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 77
 .b8 97
 .b8 108
 .b8 108
 .b8 111
 .b8 99
 .b8 0

 .b32 5835
 .b8 95
 .b8 90
 .b8 78
 .b8 51
 .b8 57
 .b8 95
 .b8 73
 .b8 78
 .b8 84
 .b8 69
 .b8 82
 .b8 78
 .b8 65
 .b8 76
 .b8 95
 .b8 49
 .b8 55
 .b8 95
 .b8 67
 .b8 117
 .b8 100
 .b8 97
 .b8 83
 .b8 116
 .b8 117
 .b8 102
 .b8 102
 .b8 95
 .b8 99
 .b8 112
 .b8 112
 .b8 49
 .b8 95
 .b8 105
 .b8 105
 .b8 95
 .b8 49
 .b8 97
 .b8 98
 .b8 101
 .b8 54
 .b8 102
 .b8 102
 .b8 56
 .b8 49
 .b8 49
 .b8 115
 .b8 121
 .b8 110
 .b8 99
 .b8 116
 .b8 104
 .b8 114
 .b8 101
 .b8 97
 .b8 100
 .b8 115
 .b8 69
 .b8 118
 .b8 0

 .b32 14398
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 685
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 73
 .b8 0

 .b32 21590
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 0

 .b32 11907
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 18049
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 22383
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 109
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 15514
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 21896
 .b8 95
 .b8 90
 .b8 50
 .b8 49
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 5031
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 102
 .b8 0

 .b32 14835
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 4836
 .b8 99
 .b8 101
 .b8 105
 .b8 108
 .b8 102
 .b8 0

 .b32 10638
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 16704
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 8701
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 5628
 .b8 95
 .b8 90
 .b8 51
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 102
 .b8 0

 .b32 9238
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 545
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 856
 .b8 99
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 66
 .b8 121
 .b8 70
 .b8 76
 .b8 101
 .b8 118
 .b8 101
 .b8 108
 .b8 51
 .b8 50
 .b8 0

 .b32 1174
 .b8 115
 .b8 109
 .b8 101
 .b8 109
 .b8 0

 .b32 117
 .b8 99
 .b8 67
 .b8 109
 .b8 0

 .b32 913
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 4204
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 0

 .b32 4949
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 117
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122
 .b8 0

 .b32 19703
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 13321
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 100
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 25435
 .b8 95
 .b8 90
 .b8 53
 .b8 66
 .b8 107
 .b8 83
 .b8 117
 .b8 98
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 100
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 4878
 .b8 95
 .b8 95
 .b8 102
 .b8 108
 .b8 111
 .b8 97
 .b8 116
 .b8 50
 .b8 105
 .b8 110
 .b8 116
 .b8 95
 .b8 114
 .b8 122
 .b8 0

 .b32 4474
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 79
 .b8 99
 .b8 99
 .b8 117
 .b8 112
 .b8 97
 .b8 110
 .b8 99
 .b8 121
 .b8 77
 .b8 97
 .b8 120
 .b8 65
 .b8 99
 .b8 116
 .b8 105
 .b8 118
 .b8 101
 .b8 66
 .b8 108
 .b8 111
 .b8 99
 .b8 107
 .b8 115
 .b8 80
 .b8 101
 .b8 114
 .b8 77
 .b8 117
 .b8 108
 .b8 116
 .b8 105
 .b8 112
 .b8 114
 .b8 111
 .b8 99
 .b8 101
 .b8 115
 .b8 115
 .b8 111
 .b8 114
 .b8 87
 .b8 105
 .b8 116
 .b8 104
 .b8 70
 .b8 108
 .b8 97
 .b8 103
 .b8 115
 .b8 0

 .b32 6975
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 112
 .b8 48
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 346
 .b8 99
 .b8 75
 .b8 115
 .b8 0

 .b32 745
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 69
 .b8 110
 .b8 100
 .b8 73
 .b8 0

 .b32 4794
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102
 .b8 0

 .b32 631
 .b8 99
 .b8 82
 .b8 101
 .b8 108
 .b8 86
 .b8 101
 .b8 99
 .b8 0

 .b32 18876
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 13513
 .b8 95
 .b8 90
 .b8 49
 .b8 53
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 5992
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 0

 .b32 22865
 .b8 95
 .b8 90
 .b8 50
 .b8 48
 .b8 67
 .b8 117
 .b8 66
 .b8 114
 .b8 101
 .b8 97
 .b8 107
 .b8 112
 .b8 111
 .b8 105
 .b8 110
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 118
 .b8 82
 .b8 100
 .b8 82
 .b8 102
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 4110
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 71
 .b8 101
 .b8 116
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 0

 .b32 1129
 .b8 99
 .b8 83
 .b8 111
 .b8 110
 .b8 78
 .b8 111
 .b8 86
 .b8 101
 .b8 99
 .b8 0

 .b32 5457
 .b8 95
 .b8 90
 .b8 52
 .b8 102
 .b8 97
 .b8 98
 .b8 115
 .b8 102
 .b8 0

 .b32 3802
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 70
 .b8 117
 .b8 110
 .b8 99
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 115
 .b8 0

 .b32 11346
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 110
 .b8 97
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 12869
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 67
 .b8 117
 .b8 73
 .b8 110
 .b8 105
 .b8 116
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 99
 .b8 97
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 102
 .b8 102
 .b8 102
 .b8 83
 .b8 95
 .b8 0

 .b32 17211
 .b8 95
 .b8 90
 .b8 49
 .b8 54
 .b8 67
 .b8 117
 .b8 68
 .b8 101
 .b8 114
 .b8 105
 .b8 118
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 95
 .b8 107
 .b8 99
 .b8 97
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 0

 .b32 392
 .b8 99
 .b8 83
 .b8 101
 .b8 103
 .b8 84
 .b8 111
 .b8 67
 .b8 111
 .b8 109
 .b8 112
 .b8 0

 .b32 6293
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 0

 .b32 1019
 .b8 99
 .b8 70
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 83
 .b8 116
 .b8 97
 .b8 114
 .b8 116
 .b8 115
 .b8 0

 .b32 9584
 .b8 95
 .b8 90
 .b8 49
 .b8 48
 .b8 67
 .b8 117
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 109
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 5094
 .b8 102
 .b8 100
 .b8 105
 .b8 118
 .b8 105
 .b8 100
 .b8 101
 .b8 0

 .b32 974
 .b8 99
 .b8 76
 .b8 82
 .b8 101
 .b8 108
 .b8 69
 .b8 110
 .b8 100
 .b8 115
 .b8 0

 .b32 5195
 .b8 112
 .b8 111
 .b8 119
 .b8 102
 .b8 0

 .b32 439
 .b8 99
 .b8 66
 .b8 111
 .b8 111
 .b8 108
 .b8 77
 .b8 111
 .b8 100
 .b8 101
 .b8 108
 .b8 0

 .b32 3935
 .b8 99
 .b8 117
 .b8 100
 .b8 97
 .b8 68
 .b8 101
 .b8 118
 .b8 105
 .b8 99
 .b8 101
 .b8 71
 .b8 101
 .b8 116
 .b8 65
 .b8 116
 .b8 116
 .b8 114
 .b8 105
 .b8 98
 .b8 117
 .b8 116
 .b8 101
 .b8 0

 .b32 37828
 .b8 95
 .b8 90
 .b8 49
 .b8 52
 .b8 78
 .b8 101
 .b8 117
 .b8 114
 .b8 111
 .b8 71
 .b8 80
 .b8 85
 .b8 75
 .b8 101
 .b8 114
 .b8 110
 .b8 101
 .b8 108
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 80
 .b8 102
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 116
 .b8 0

 .b32 588
 .b8 99
 .b8 70
 .b8 97
 .b8 116
 .b8 104
 .b8 101
 .b8 114
 .b8 115
 .b8 0

 .b32 28275
 .b8 95
 .b8 90
 .b8 49
 .b8 51
 .b8 114
 .b8 117
 .b8 110
 .b8 83
 .b8 105
 .b8 109
 .b8 117
 .b8 108
 .b8 97
 .b8 116
 .b8 105
 .b8 111
 .b8 110
 .b8 52
 .b8 72
 .b8 77
 .b8 97
 .b8 116
 .b8 80
 .b8 102
 .b8 83
 .b8 48
 .b8 95
 .b8 52
 .b8 83
 .b8 116
 .b8 105
 .b8 109
 .b8 51
 .b8 83
 .b8 105
 .b8 109
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 83
 .b8 48
 .b8 95
 .b8 116
 .b8 0

 .b32 10292
 .b8 95
 .b8 90
 .b8 49
 .b8 49
 .b8 67
 .b8 117
 .b8 116
 .b8 114
 .b8 97
 .b8 116
 .b8 101
 .b8 115
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 102
 .b8 82
 .b8 102
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 83
 .b8 95
 .b8 0

 .b32 6634
 .b8 95
 .b8 90
 .b8 57
 .b8 67
 .b8 117
 .b8 101
 .b8 102
 .b8 117
 .b8 110
 .b8 95
 .b8 107
 .b8 118
 .b8 102
 .b8 0

 .b32 5288
 .b8 95
 .b8 90
 .b8 51
 .b8 101
 .b8 120
 .b8 112
 .b8 102
 .b8 0

 .b32 0
}
