vendor_name = ModelSim
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Project4.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/negRegister.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/PcLogic.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Test2.mif
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Sorter2.mif
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Alu.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/InstMemory.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Register.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Test2.a32
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Sorter2.a32
source_file = 1, X:/Repos/CS3220/Project4/Quartus/SevenSeg.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Timing.sdc
source_file = 1, X:/Repos/CS3220/Project4/Quartus/SignExtension.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/PLL.qip
source_file = 1, X:/Repos/CS3220/Project4/Quartus/PLL.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Controller.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Mux2to1.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/RegisterFile.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/DataMemory.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/BranchAddrCalculator.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/comparator.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Amir.hex
source_file = 1, ../led_test/output_files/stp4.stp
source_file = 1, ../led_test/output_files/stp5.stp
source_file = 1, ../led_test/output_files/stp1.stp
source_file = 1, ../led_test/output_files/Chain2.cdf
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Waveform.vwf
source_file = 1, X:/Repos/CS3220/Project4/Quartus/bad_test.stp
source_file = 1, X:/Repos/CS3220/Project4/Quartus/stp1.stp
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Mux4to1.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/PipeLineReg.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/Bubbler.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/KeyDevices.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/LEDandHEXDevices.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/SwitchDevices.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/MemoryBus.v
source_file = 1, X:/Repos/CS3220/Project4/Quartus/db/Debug.cbx.xml
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, x:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, X:/Repos/CS3220/Project4/Quartus/db/altsyncram_e4d1.tdf
source_file = 1, X:/Repos/CS3220/Project4/Quartus/db/altsyncram_hng1.tdf
design_name = Project4
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a0 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a0, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a2 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a2, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a4 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a4, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a8 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a8, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a10 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a10, Project4, 1
instance = comp, \pcLogic|dataOut[2]~0 , pcLogic|dataOut[2]~0, Project4, 1
instance = comp, \pcLogic|dataOut[3]~2 , pcLogic|dataOut[3]~2, Project4, 1
instance = comp, \pcLogic|dataOut[6]~8 , pcLogic|dataOut[6]~8, Project4, 1
instance = comp, \pcLogic|dataOut[11]~18 , pcLogic|dataOut[11]~18, Project4, 1
instance = comp, \bac|branchAddr[4]~4 , bac|branchAddr[4]~4, Project4, 1
instance = comp, \bac|branchAddr[5]~6 , bac|branchAddr[5]~6, Project4, 1
instance = comp, \bac|branchAddr[7]~10 , bac|branchAddr[7]~10, Project4, 1
instance = comp, \bac|branchAddr[12]~20 , bac|branchAddr[12]~20, Project4, 1
instance = comp, \alu1|LessThan0~1 , alu1|LessThan0~1, Project4, 1
instance = comp, \alu1|LessThan0~3 , alu1|LessThan0~3, Project4, 1
instance = comp, \alu1|LessThan0~5 , alu1|LessThan0~5, Project4, 1
instance = comp, \alu1|LessThan0~7 , alu1|LessThan0~7, Project4, 1
instance = comp, \alu1|LessThan0~9 , alu1|LessThan0~9, Project4, 1
instance = comp, \alu1|LessThan0~11 , alu1|LessThan0~11, Project4, 1
instance = comp, \alu1|LessThan0~13 , alu1|LessThan0~13, Project4, 1
instance = comp, \alu1|LessThan0~15 , alu1|LessThan0~15, Project4, 1
instance = comp, \alu1|LessThan0~17 , alu1|LessThan0~17, Project4, 1
instance = comp, \alu1|LessThan0~19 , alu1|LessThan0~19, Project4, 1
instance = comp, \alu1|LessThan0~21 , alu1|LessThan0~21, Project4, 1
instance = comp, \alu1|LessThan0~23 , alu1|LessThan0~23, Project4, 1
instance = comp, \alu1|LessThan0~25 , alu1|LessThan0~25, Project4, 1
instance = comp, \alu1|LessThan0~27 , alu1|LessThan0~27, Project4, 1
instance = comp, \alu1|LessThan0~29 , alu1|LessThan0~29, Project4, 1
instance = comp, \alu1|LessThan0~31 , alu1|LessThan0~31, Project4, 1
instance = comp, \alu1|LessThan0~33 , alu1|LessThan0~33, Project4, 1
instance = comp, \alu1|LessThan0~35 , alu1|LessThan0~35, Project4, 1
instance = comp, \alu1|LessThan0~37 , alu1|LessThan0~37, Project4, 1
instance = comp, \alu1|LessThan0~39 , alu1|LessThan0~39, Project4, 1
instance = comp, \alu1|LessThan0~41 , alu1|LessThan0~41, Project4, 1
instance = comp, \alu1|LessThan0~43 , alu1|LessThan0~43, Project4, 1
instance = comp, \alu1|LessThan0~45 , alu1|LessThan0~45, Project4, 1
instance = comp, \alu1|LessThan0~47 , alu1|LessThan0~47, Project4, 1
instance = comp, \alu1|LessThan0~49 , alu1|LessThan0~49, Project4, 1
instance = comp, \alu1|LessThan0~51 , alu1|LessThan0~51, Project4, 1
instance = comp, \alu1|LessThan0~53 , alu1|LessThan0~53, Project4, 1
instance = comp, \alu1|LessThan0~55 , alu1|LessThan0~55, Project4, 1
instance = comp, \alu1|LessThan0~57 , alu1|LessThan0~57, Project4, 1
instance = comp, \alu1|LessThan0~59 , alu1|LessThan0~59, Project4, 1
instance = comp, \alu1|LessThan0~61 , alu1|LessThan0~61, Project4, 1
instance = comp, \alu1|LessThan0~62 , alu1|LessThan0~62, Project4, 1
instance = comp, \alu1|Add0~15 , alu1|Add0~15, Project4, 1
instance = comp, \alu1|Add0~17 , alu1|Add0~17, Project4, 1
instance = comp, \alu1|Add0~19 , alu1|Add0~19, Project4, 1
instance = comp, \alu1|Add0~23 , alu1|Add0~23, Project4, 1
instance = comp, \alu1|Add0~25 , alu1|Add0~25, Project4, 1
instance = comp, \alu1|Add0~27 , alu1|Add0~27, Project4, 1
instance = comp, \alu1|Add0~29 , alu1|Add0~29, Project4, 1
instance = comp, \alu1|Add0~33 , alu1|Add0~33, Project4, 1
instance = comp, \alu1|Add0~37 , alu1|Add0~37, Project4, 1
instance = comp, \alu1|Add0~39 , alu1|Add0~39, Project4, 1
instance = comp, \alu1|Add0~57 , alu1|Add0~57, Project4, 1
instance = comp, \alu1|Add0~59 , alu1|Add0~59, Project4, 1
instance = comp, \alu1|Add0~61 , alu1|Add0~61, Project4, 1
instance = comp, \alu1|Add0~63 , alu1|Add0~63, Project4, 1
instance = comp, \alu1|Add0~65 , alu1|Add0~65, Project4, 1
instance = comp, \alu1|Add0~67 , alu1|Add0~67, Project4, 1
instance = comp, \alu1|Add0~71 , alu1|Add0~71, Project4, 1
instance = comp, \alu1|Add0~73 , alu1|Add0~73, Project4, 1
instance = comp, \alu1|Add0~75 , alu1|Add0~75, Project4, 1
instance = comp, \alu1|Add0~77 , alu1|Add0~77, Project4, 1
instance = comp, \alu1|Add0~79 , alu1|Add0~79, Project4, 1
instance = comp, \alu1|Add0~81 , alu1|Add0~81, Project4, 1
instance = comp, \alu1|Add0~83 , alu1|Add0~83, Project4, 1
instance = comp, \alu1|Add0~85 , alu1|Add0~85, Project4, 1
instance = comp, \alu1|Add0~87 , alu1|Add0~87, Project4, 1
instance = comp, \alu1|Add0~90 , alu1|Add0~90, Project4, 1
instance = comp, \alu1|Add0~93 , alu1|Add0~93, Project4, 1
instance = comp, \alu1|Add0~98 , alu1|Add0~98, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a17 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a17, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a21 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a21, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a23 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a23, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a25 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a25, Project4, 1
instance = comp, \clkdi|Add0~16 , clkdi|Add0~16, Project4, 1
instance = comp, \clkdi|Add0~52 , clkdi|Add0~52, Project4, 1
instance = comp, \clkdi|Add0~54 , clkdi|Add0~54, Project4, 1
instance = comp, \clkdi|Add0~56 , clkdi|Add0~56, Project4, 1
instance = comp, \clkdi|Add0~58 , clkdi|Add0~58, Project4, 1
instance = comp, \clkdi|Add0~60 , clkdi|Add0~60, Project4, 1
instance = comp, \clkdi|Add0~62 , clkdi|Add0~62, Project4, 1
instance = comp, \pc|dataOut[15] , pc|dataOut[15], Project4, 1
instance = comp, \pc|dataOut[29] , pc|dataOut[29], Project4, 1
instance = comp, \pc|dataOut[28] , pc|dataOut[28], Project4, 1
instance = comp, \pc|dataOut[27] , pc|dataOut[27], Project4, 1
instance = comp, \pc|dataOut[25] , pc|dataOut[25], Project4, 1
instance = comp, \pc|dataOut[24] , pc|dataOut[24], Project4, 1
instance = comp, \pc|dataOut[22] , pc|dataOut[22], Project4, 1
instance = comp, \pc|dataOut[20] , pc|dataOut[20], Project4, 1
instance = comp, \pc|dataOut[17] , pc|dataOut[17], Project4, 1
instance = comp, \pc|dataOut[16] , pc|dataOut[16], Project4, 1
instance = comp, \pcLogic|dataOut[20]~36 , pcLogic|dataOut[20]~36, Project4, 1
instance = comp, \pcLogic|dataOut[24]~44 , pcLogic|dataOut[24]~44, Project4, 1
instance = comp, \bac|branchAddr[15]~26 , bac|branchAddr[15]~26, Project4, 1
instance = comp, \pc|dataOut[15]~12 , pc|dataOut[15]~12, Project4, 1
instance = comp, \bac|branchAddr[16]~28 , bac|branchAddr[16]~28, Project4, 1
instance = comp, \bac|branchAddr[17]~30 , bac|branchAddr[17]~30, Project4, 1
instance = comp, \bac|branchAddr[20]~36 , bac|branchAddr[20]~36, Project4, 1
instance = comp, \bac|branchAddr[22]~40 , bac|branchAddr[22]~40, Project4, 1
instance = comp, \bac|branchAddr[24]~44 , bac|branchAddr[24]~44, Project4, 1
instance = comp, \bac|branchAddr[25]~46 , bac|branchAddr[25]~46, Project4, 1
instance = comp, \bac|branchAddr[27]~50 , bac|branchAddr[27]~50, Project4, 1
instance = comp, \bac|branchAddr[28]~52 , bac|branchAddr[28]~52, Project4, 1
instance = comp, \bac|branchAddr[29]~54 , bac|branchAddr[29]~54, Project4, 1
instance = comp, \pc|dataOut[29]~26 , pc|dataOut[29]~26, Project4, 1
instance = comp, \pc|dataOut[28]~25 , pc|dataOut[28]~25, Project4, 1
instance = comp, \pc|dataOut[27]~24 , pc|dataOut[27]~24, Project4, 1
instance = comp, \pc|dataOut[25]~22 , pc|dataOut[25]~22, Project4, 1
instance = comp, \pc|dataOut[24]~21 , pc|dataOut[24]~21, Project4, 1
instance = comp, \pc|dataOut[22]~19 , pc|dataOut[22]~19, Project4, 1
instance = comp, \pc|dataOut[20]~17 , pc|dataOut[20]~17, Project4, 1
instance = comp, \pc|dataOut[17]~14 , pc|dataOut[17]~14, Project4, 1
instance = comp, \pc|dataOut[16]~13 , pc|dataOut[16]~13, Project4, 1
instance = comp, \dataReg|dataOut[28] , dataReg|dataOut[28], Project4, 1
instance = comp, \dataReg|dataOut[11] , dataReg|dataOut[11], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~1 , ioCtrl|switches|Equal2~1, Project4, 1
instance = comp, \dataReg|dataOut[15] , dataReg|dataOut[15], Project4, 1
instance = comp, \dataReg|dataOut[19] , dataReg|dataOut[19], Project4, 1
instance = comp, \dataReg|dataOut[23] , dataReg|dataOut[23], Project4, 1
instance = comp, \dataReg|dataOut[24] , dataReg|dataOut[24], Project4, 1
instance = comp, \dataReg|dataOut[25] , dataReg|dataOut[25], Project4, 1
instance = comp, \dataReg|dataOut[26] , dataReg|dataOut[26], Project4, 1
instance = comp, \dataReg|dataOut[27] , dataReg|dataOut[27], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~6 , ioCtrl|switches|Equal2~6, Project4, 1
instance = comp, \DBUS[0]~14 , DBUS[0]~14, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[1] , ioCtrl|switches|swdata|dataOut[1], Project4, 1
instance = comp, \DBUS[1]~18 , DBUS[1]~18, Project4, 1
instance = comp, \pipelineregister|dataOut[1] , pipelineregister|dataOut[1], Project4, 1
instance = comp, \DBUS[2]~25 , DBUS[2]~25, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[2] , ioCtrl|switches|swdata|dataOut[2], Project4, 1
instance = comp, \ioCtrl|switches|swctrl|dataOut[2] , ioCtrl|switches|swctrl|dataOut[2], Project4, 1
instance = comp, \DBUS[2]~26 , DBUS[2]~26, Project4, 1
instance = comp, \DBUS[2]~27 , DBUS[2]~27, Project4, 1
instance = comp, \pipelineregister|dataOut[3] , pipelineregister|dataOut[3], Project4, 1
instance = comp, \DBUS[3]~31 , DBUS[3]~31, Project4, 1
instance = comp, \DBUS[3]~32 , DBUS[3]~32, Project4, 1
instance = comp, \pipelineregister|dataOut[5] , pipelineregister|dataOut[5], Project4, 1
instance = comp, \DBUS[5]~39 , DBUS[5]~39, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[9] , ioCtrl|switches|swdata|dataOut[9], Project4, 1
instance = comp, \DBUS[9]~53 , DBUS[9]~53, Project4, 1
instance = comp, \DBUS[11]~62 , DBUS[11]~62, Project4, 1
instance = comp, \DBUS[14]~64 , DBUS[14]~64, Project4, 1
instance = comp, \DBUS[12]~70 , DBUS[12]~70, Project4, 1
instance = comp, \DBUS[15]~73 , DBUS[15]~73, Project4, 1
instance = comp, \instMem|data~25 , instMem|data~25, Project4, 1
instance = comp, \instMem|data~26 , instMem|data~26, Project4, 1
instance = comp, \instMem|data~27 , instMem|data~27, Project4, 1
instance = comp, \instMem|data~28 , instMem|data~28, Project4, 1
instance = comp, \instMem|data~29 , instMem|data~29, Project4, 1
instance = comp, \instMem|data~30 , instMem|data~30, Project4, 1
instance = comp, \instMem|data~31 , instMem|data~31, Project4, 1
instance = comp, \instMem|data~32 , instMem|data~32, Project4, 1
instance = comp, \instMem|data~33 , instMem|data~33, Project4, 1
instance = comp, \instMem|data~35 , instMem|data~35, Project4, 1
instance = comp, \instMem|data~36 , instMem|data~36, Project4, 1
instance = comp, \instMem|data~37 , instMem|data~37, Project4, 1
instance = comp, \instMem|data~38 , instMem|data~38, Project4, 1
instance = comp, \instMem|data~39 , instMem|data~39, Project4, 1
instance = comp, \instMem|data~40 , instMem|data~40, Project4, 1
instance = comp, \instMem|data~41 , instMem|data~41, Project4, 1
instance = comp, \instMem|data~42 , instMem|data~42, Project4, 1
instance = comp, \instMem|data~43 , instMem|data~43, Project4, 1
instance = comp, \instMem|data~45 , instMem|data~45, Project4, 1
instance = comp, \instMem|data~49 , instMem|data~49, Project4, 1
instance = comp, \instMem|data~54 , instMem|data~54, Project4, 1
instance = comp, \instMem|data~55 , instMem|data~55, Project4, 1
instance = comp, \instMem|data~56 , instMem|data~56, Project4, 1
instance = comp, \instMem|data~78 , instMem|data~78, Project4, 1
instance = comp, \instMem|data~79 , instMem|data~79, Project4, 1
instance = comp, \instMem|data~81 , instMem|data~81, Project4, 1
instance = comp, \instMem|data~82 , instMem|data~82, Project4, 1
instance = comp, \instMem|data~84 , instMem|data~84, Project4, 1
instance = comp, \instMem|data~85 , instMem|data~85, Project4, 1
instance = comp, \instMem|data~86 , instMem|data~86, Project4, 1
instance = comp, \instMem|data~87 , instMem|data~87, Project4, 1
instance = comp, \instMem|data~88 , instMem|data~88, Project4, 1
instance = comp, \instMem|data~89 , instMem|data~89, Project4, 1
instance = comp, \instMem|data~90 , instMem|data~90, Project4, 1
instance = comp, \instMem|data~91 , instMem|data~91, Project4, 1
instance = comp, \instMem|data~92 , instMem|data~92, Project4, 1
instance = comp, \instMem|data~99 , instMem|data~99, Project4, 1
instance = comp, \instMem|data~100 , instMem|data~100, Project4, 1
instance = comp, \instMem|data~101 , instMem|data~101, Project4, 1
instance = comp, \instMem|data~102 , instMem|data~102, Project4, 1
instance = comp, \instMem|data~103 , instMem|data~103, Project4, 1
instance = comp, \instMem|data~104 , instMem|data~104, Project4, 1
instance = comp, \instMem|data~111 , instMem|data~111, Project4, 1
instance = comp, \instMem|data~112 , instMem|data~112, Project4, 1
instance = comp, \instMem|data~113 , instMem|data~113, Project4, 1
instance = comp, \instMem|data~114 , instMem|data~114, Project4, 1
instance = comp, \instMem|data~115 , instMem|data~115, Project4, 1
instance = comp, \instMem|data~116 , instMem|data~116, Project4, 1
instance = comp, \instMem|data~117 , instMem|data~117, Project4, 1
instance = comp, \instMem|data~118 , instMem|data~118, Project4, 1
instance = comp, \instMem|data~119 , instMem|data~119, Project4, 1
instance = comp, \instMem|data~120 , instMem|data~120, Project4, 1
instance = comp, \instMem|data~129 , instMem|data~129, Project4, 1
instance = comp, \instMem|data~130 , instMem|data~130, Project4, 1
instance = comp, \instMem|data~131 , instMem|data~131, Project4, 1
instance = comp, \instMem|data~132 , instMem|data~132, Project4, 1
instance = comp, \instMem|data~133 , instMem|data~133, Project4, 1
instance = comp, \instMem|data~134 , instMem|data~134, Project4, 1
instance = comp, \bubbler|Equal0~0 , bubbler|Equal0~0, Project4, 1
instance = comp, \instMem|data~137 , instMem|data~137, Project4, 1
instance = comp, \instMem|data~138 , instMem|data~138, Project4, 1
instance = comp, \instMem|data~142 , instMem|data~142, Project4, 1
instance = comp, \instMem|data~145 , instMem|data~145, Project4, 1
instance = comp, \instMem|data~148 , instMem|data~148, Project4, 1
instance = comp, \instMem|data~151 , instMem|data~151, Project4, 1
instance = comp, \instMem|data~155 , instMem|data~155, Project4, 1
instance = comp, \instMem|data~156 , instMem|data~156, Project4, 1
instance = comp, \instMem|data~157 , instMem|data~157, Project4, 1
instance = comp, \instMem|data~158 , instMem|data~158, Project4, 1
instance = comp, \instMem|data~159 , instMem|data~159, Project4, 1
instance = comp, \instMem|data~160 , instMem|data~160, Project4, 1
instance = comp, \instMem|data~167 , instMem|data~167, Project4, 1
instance = comp, \instMem|data~168 , instMem|data~168, Project4, 1
instance = comp, \instMem|data~169 , instMem|data~169, Project4, 1
instance = comp, \instMem|data~174 , instMem|data~174, Project4, 1
instance = comp, \instMem|data~175 , instMem|data~175, Project4, 1
instance = comp, \instMem|data~176 , instMem|data~176, Project4, 1
instance = comp, \instMem|data~180 , instMem|data~180, Project4, 1
instance = comp, \instMem|data~184 , instMem|data~184, Project4, 1
instance = comp, \bubbler|Equal0~1 , bubbler|Equal0~1, Project4, 1
instance = comp, \bubbler|Equal0~2 , bubbler|Equal0~2, Project4, 1
instance = comp, \instMem|data~187 , instMem|data~187, Project4, 1
instance = comp, \instMem|data~189 , instMem|data~189, Project4, 1
instance = comp, \instMem|data~190 , instMem|data~190, Project4, 1
instance = comp, \instMem|data~191 , instMem|data~191, Project4, 1
instance = comp, \instMem|data~194 , instMem|data~194, Project4, 1
instance = comp, \instMem|data~195 , instMem|data~195, Project4, 1
instance = comp, \instMem|data~196 , instMem|data~196, Project4, 1
instance = comp, \instMem|data~205 , instMem|data~205, Project4, 1
instance = comp, \instMem|data~214 , instMem|data~214, Project4, 1
instance = comp, \instMem|data~217 , instMem|data~217, Project4, 1
instance = comp, \instMem|data~221 , instMem|data~221, Project4, 1
instance = comp, \instMem|data~222 , instMem|data~222, Project4, 1
instance = comp, \instMem|data~225 , instMem|data~225, Project4, 1
instance = comp, \instMem|data~227 , instMem|data~227, Project4, 1
instance = comp, \cont|Selector7~0 , cont|Selector7~0, Project4, 1
instance = comp, \regFile|data~288 , regFile|data~288, Project4, 1
instance = comp, \regFile|data~256 , regFile|data~256, Project4, 1
instance = comp, \regFile|data~576 , regFile|data~576, Project4, 1
instance = comp, \regFile|data~160 , regFile|data~160, Project4, 1
instance = comp, \regFile|data~192 , regFile|data~192, Project4, 1
instance = comp, \regFile|data~578 , regFile|data~578, Project4, 1
instance = comp, \regFile|data~224 , regFile|data~224, Project4, 1
instance = comp, \regFile|data~579 , regFile|data~579, Project4, 1
instance = comp, \regFile|data~64 , regFile|data~64, Project4, 1
instance = comp, \regFile|data~32 , regFile|data~32, Project4, 1
instance = comp, \regFile|data~580 , regFile|data~580, Project4, 1
instance = comp, \regFile|data~581 , regFile|data~581, Project4, 1
instance = comp, \regFile|data~582 , regFile|data~582, Project4, 1
instance = comp, \regFile|data~448 , regFile|data~448, Project4, 1
instance = comp, \regFile|data~384 , regFile|data~384, Project4, 1
instance = comp, \regFile|data~583 , regFile|data~583, Project4, 1
instance = comp, \pipelineregister|aluOutOut[9] , pipelineregister|aluOutOut[9], Project4, 1
instance = comp, \pipelineregister|aluOutOut[28] , pipelineregister|aluOutOut[28], Project4, 1
instance = comp, \dataReg|dataOut~11 , dataReg|dataOut~11, Project4, 1
instance = comp, \pipelineregister|aluOutOut[11] , pipelineregister|aluOutOut[11], Project4, 1
instance = comp, \dataReg|dataOut~15 , dataReg|dataOut~15, Project4, 1
instance = comp, \pipelineregister|aluOutOut[12] , pipelineregister|aluOutOut[12], Project4, 1
instance = comp, \dataReg|dataOut~19 , dataReg|dataOut~19, Project4, 1
instance = comp, \dataReg|dataOut~23 , dataReg|dataOut~23, Project4, 1
instance = comp, \pipelineregister|aluOutOut[21] , pipelineregister|aluOutOut[21], Project4, 1
instance = comp, \pipelineregister|aluOutOut[23] , pipelineregister|aluOutOut[23], Project4, 1
instance = comp, \dataReg|dataOut~27 , dataReg|dataOut~27, Project4, 1
instance = comp, \dataReg|dataOut~28 , dataReg|dataOut~28, Project4, 1
instance = comp, \pipelineregister|aluOutOut[25] , pipelineregister|aluOutOut[25], Project4, 1
instance = comp, \dataReg|dataOut~29 , dataReg|dataOut~29, Project4, 1
instance = comp, \pipelineregister|aluOutOut[26] , pipelineregister|aluOutOut[26], Project4, 1
instance = comp, \dataReg|dataOut~30 , dataReg|dataOut~30, Project4, 1
instance = comp, \dataReg|dataOut~31 , dataReg|dataOut~31, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~0 , ioCtrl|switches|swdata|dataOut~0, Project4, 1
instance = comp, \regFile|data~193 , regFile|data~193, Project4, 1
instance = comp, \regFile|data~321 , regFile|data~321, Project4, 1
instance = comp, \regFile|data~161 , regFile|data~161, Project4, 1
instance = comp, \regFile|data~588 , regFile|data~588, Project4, 1
instance = comp, \regFile|data~417 , regFile|data~417, Project4, 1
instance = comp, \regFile|data~589 , regFile|data~589, Project4, 1
instance = comp, \regFile|data~129 , regFile|data~129, Project4, 1
instance = comp, \regFile|data~257 , regFile|data~257, Project4, 1
instance = comp, \regFile|data~590 , regFile|data~590, Project4, 1
instance = comp, \regFile|data~385 , regFile|data~385, Project4, 1
instance = comp, \regFile|data~591 , regFile|data~591, Project4, 1
instance = comp, \regFile|data~592 , regFile|data~592, Project4, 1
instance = comp, \pipelineregister|dataOut~1 , pipelineregister|dataOut~1, Project4, 1
instance = comp, \regFile|data~194 , regFile|data~194, Project4, 1
instance = comp, \regFile|data~130 , regFile|data~130, Project4, 1
instance = comp, \regFile|data~596 , regFile|data~596, Project4, 1
instance = comp, \regFile|data~597 , regFile|data~597, Project4, 1
instance = comp, \regFile|data~322 , regFile|data~322, Project4, 1
instance = comp, \regFile|data~258 , regFile|data~258, Project4, 1
instance = comp, \regFile|data~598 , regFile|data~598, Project4, 1
instance = comp, \regFile|data~599 , regFile|data~599, Project4, 1
instance = comp, \regFile|data~450 , regFile|data~450, Project4, 1
instance = comp, \regFile|data~386 , regFile|data~386, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~1 , ioCtrl|switches|swdata|dataOut~1, Project4, 1
instance = comp, \ioCtrl|switches|swctrl|dataOut~1 , ioCtrl|switches|swctrl|dataOut~1, Project4, 1
instance = comp, \regFile|data~323 , regFile|data~323, Project4, 1
instance = comp, \regFile|data~131 , regFile|data~131, Project4, 1
instance = comp, \regFile|data~610 , regFile|data~610, Project4, 1
instance = comp, \regFile|data~387 , regFile|data~387, Project4, 1
instance = comp, \regFile|data~611 , regFile|data~611, Project4, 1
instance = comp, \regFile|data~613 , regFile|data~613, Project4, 1
instance = comp, \regFile|data~483 , regFile|data~483, Project4, 1
instance = comp, \regFile|data~614 , regFile|data~614, Project4, 1
instance = comp, \pipelineregister|dataOut~3 , pipelineregister|dataOut~3, Project4, 1
instance = comp, \regFile|data~616 , regFile|data~616, Project4, 1
instance = comp, \regFile|data~356 , regFile|data~356, Project4, 1
instance = comp, \regFile|data~617 , regFile|data~617, Project4, 1
instance = comp, \regFile|data~132 , regFile|data~132, Project4, 1
instance = comp, \regFile|data~620 , regFile|data~620, Project4, 1
instance = comp, \regFile|data~420 , regFile|data~420, Project4, 1
instance = comp, \regFile|data~325 , regFile|data~325, Project4, 1
instance = comp, \regFile|data~626 , regFile|data~626, Project4, 1
instance = comp, \regFile|data~627 , regFile|data~627, Project4, 1
instance = comp, \regFile|data~165 , regFile|data~165, Project4, 1
instance = comp, \regFile|data~628 , regFile|data~628, Project4, 1
instance = comp, \regFile|data~421 , regFile|data~421, Project4, 1
instance = comp, \regFile|data~629 , regFile|data~629, Project4, 1
instance = comp, \regFile|data~133 , regFile|data~133, Project4, 1
instance = comp, \regFile|data~261 , regFile|data~261, Project4, 1
instance = comp, \regFile|data~630 , regFile|data~630, Project4, 1
instance = comp, \regFile|data~389 , regFile|data~389, Project4, 1
instance = comp, \regFile|data~631 , regFile|data~631, Project4, 1
instance = comp, \regFile|data~632 , regFile|data~632, Project4, 1
instance = comp, \regFile|data~101 , regFile|data~101, Project4, 1
instance = comp, \regFile|data~633 , regFile|data~633, Project4, 1
instance = comp, \regFile|data~634 , regFile|data~634, Project4, 1
instance = comp, \regFile|data~635 , regFile|data~635, Project4, 1
instance = comp, \pipelineregister|dataOut~5 , pipelineregister|dataOut~5, Project4, 1
instance = comp, \regFile|data~358 , regFile|data~358, Project4, 1
instance = comp, \regFile|data~38 , regFile|data~38, Project4, 1
instance = comp, \regFile|data~640 , regFile|data~640, Project4, 1
instance = comp, \regFile|data~102 , regFile|data~102, Project4, 1
instance = comp, \regFile|data~641 , regFile|data~641, Project4, 1
instance = comp, \regFile|data~454 , regFile|data~454, Project4, 1
instance = comp, \regFile|data~422 , regFile|data~422, Project4, 1
instance = comp, \regFile|data~390 , regFile|data~390, Project4, 1
instance = comp, \regFile|data~643 , regFile|data~643, Project4, 1
instance = comp, \regFile|data~644 , regFile|data~644, Project4, 1
instance = comp, \regFile|data~295 , regFile|data~295, Project4, 1
instance = comp, \regFile|data~327 , regFile|data~327, Project4, 1
instance = comp, \regFile|data~71 , regFile|data~71, Project4, 1
instance = comp, \regFile|data~648 , regFile|data~648, Project4, 1
instance = comp, \regFile|data~455 , regFile|data~455, Project4, 1
instance = comp, \regFile|data~649 , regFile|data~649, Project4, 1
instance = comp, \regFile|data~263 , regFile|data~263, Project4, 1
instance = comp, \regFile|data~135 , regFile|data~135, Project4, 1
instance = comp, \regFile|data~7 , regFile|data~7, Project4, 1
instance = comp, \regFile|data~650 , regFile|data~650, Project4, 1
instance = comp, \regFile|data~391 , regFile|data~391, Project4, 1
instance = comp, \regFile|data~651 , regFile|data~651, Project4, 1
instance = comp, \regFile|data~652 , regFile|data~652, Project4, 1
instance = comp, \regFile|data~103 , regFile|data~103, Project4, 1
instance = comp, \regFile|data~360 , regFile|data~360, Project4, 1
instance = comp, \regFile|data~200 , regFile|data~200, Project4, 1
instance = comp, \regFile|data~136 , regFile|data~136, Project4, 1
instance = comp, \regFile|data~658 , regFile|data~658, Project4, 1
instance = comp, \regFile|data~659 , regFile|data~659, Project4, 1
instance = comp, \regFile|data~72 , regFile|data~72, Project4, 1
instance = comp, \regFile|data~40 , regFile|data~40, Project4, 1
instance = comp, \regFile|data~8 , regFile|data~8, Project4, 1
instance = comp, \regFile|data~660 , regFile|data~660, Project4, 1
instance = comp, \regFile|data~661 , regFile|data~661, Project4, 1
instance = comp, \regFile|data~662 , regFile|data~662, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~8 , ioCtrl|switches|swdata|dataOut~8, Project4, 1
instance = comp, \regFile|data~329 , regFile|data~329, Project4, 1
instance = comp, \regFile|data~73 , regFile|data~73, Project4, 1
instance = comp, \regFile|data~666 , regFile|data~666, Project4, 1
instance = comp, \regFile|data~297 , regFile|data~297, Project4, 1
instance = comp, \regFile|data~169 , regFile|data~169, Project4, 1
instance = comp, \regFile|data~668 , regFile|data~668, Project4, 1
instance = comp, \regFile|data~669 , regFile|data~669, Project4, 1
instance = comp, \regFile|data~137 , regFile|data~137, Project4, 1
instance = comp, \regFile|data~361 , regFile|data~361, Project4, 1
instance = comp, \regFile|data~233 , regFile|data~233, Project4, 1
instance = comp, \regFile|data~673 , regFile|data~673, Project4, 1
instance = comp, \regFile|data~489 , regFile|data~489, Project4, 1
instance = comp, \regFile|data~674 , regFile|data~674, Project4, 1
instance = comp, \DBUS[9]~83 , DBUS[9]~83, Project4, 1
instance = comp, \regFile|data~202 , regFile|data~202, Project4, 1
instance = comp, \regFile|data~138 , regFile|data~138, Project4, 1
instance = comp, \regFile|data~676 , regFile|data~676, Project4, 1
instance = comp, \regFile|data~234 , regFile|data~234, Project4, 1
instance = comp, \regFile|data~677 , regFile|data~677, Project4, 1
instance = comp, \regFile|data~299 , regFile|data~299, Project4, 1
instance = comp, \regFile|data~43 , regFile|data~43, Project4, 1
instance = comp, \regFile|data~686 , regFile|data~686, Project4, 1
instance = comp, \regFile|data~687 , regFile|data~687, Project4, 1
instance = comp, \regFile|data~331 , regFile|data~331, Project4, 1
instance = comp, \regFile|data~75 , regFile|data~75, Project4, 1
instance = comp, \regFile|data~491 , regFile|data~491, Project4, 1
instance = comp, \regFile|data~206 , regFile|data~206, Project4, 1
instance = comp, \regFile|data~142 , regFile|data~142, Project4, 1
instance = comp, \regFile|data~696 , regFile|data~696, Project4, 1
instance = comp, \regFile|data~697 , regFile|data~697, Project4, 1
instance = comp, \regFile|data~334 , regFile|data~334, Project4, 1
instance = comp, \regFile|data~270 , regFile|data~270, Project4, 1
instance = comp, \regFile|data~698 , regFile|data~698, Project4, 1
instance = comp, \regFile|data~46 , regFile|data~46, Project4, 1
instance = comp, \regFile|data~78 , regFile|data~78, Project4, 1
instance = comp, \regFile|data~14 , regFile|data~14, Project4, 1
instance = comp, \regFile|data~700 , regFile|data~700, Project4, 1
instance = comp, \regFile|data~110 , regFile|data~110, Project4, 1
instance = comp, \regFile|data~701 , regFile|data~701, Project4, 1
instance = comp, \regFile|data~398 , regFile|data~398, Project4, 1
instance = comp, \regFile|data~703 , regFile|data~703, Project4, 1
instance = comp, \regFile|data~333 , regFile|data~333, Project4, 1
instance = comp, \regFile|data~77 , regFile|data~77, Project4, 1
instance = comp, \regFile|data~706 , regFile|data~706, Project4, 1
instance = comp, \regFile|data~173 , regFile|data~173, Project4, 1
instance = comp, \regFile|data~708 , regFile|data~708, Project4, 1
instance = comp, \regFile|data~141 , regFile|data~141, Project4, 1
instance = comp, \regFile|data~269 , regFile|data~269, Project4, 1
instance = comp, \regFile|data~13 , regFile|data~13, Project4, 1
instance = comp, \regFile|data~710 , regFile|data~710, Project4, 1
instance = comp, \regFile|data~711 , regFile|data~711, Project4, 1
instance = comp, \regFile|data~332 , regFile|data~332, Project4, 1
instance = comp, \regFile|data~716 , regFile|data~716, Project4, 1
instance = comp, \regFile|data~717 , regFile|data~717, Project4, 1
instance = comp, \regFile|data~172 , regFile|data~172, Project4, 1
instance = comp, \regFile|data~76 , regFile|data~76, Project4, 1
instance = comp, \regFile|data~728 , regFile|data~728, Project4, 1
instance = comp, \regFile|data~271 , regFile|data~271, Project4, 1
instance = comp, \regFile|data~143 , regFile|data~143, Project4, 1
instance = comp, \regFile|data~367 , regFile|data~367, Project4, 1
instance = comp, \regFile|data~733 , regFile|data~733, Project4, 1
instance = comp, \regFile|data~734 , regFile|data~734, Project4, 1
instance = comp, \instMem|data~231 , instMem|data~231, Project4, 1
instance = comp, \instMem|data~241 , instMem|data~241, Project4, 1
instance = comp, \instMem|data~245 , instMem|data~245, Project4, 1
instance = comp, \instMem|data~247 , instMem|data~247, Project4, 1
instance = comp, \instMem|data~248 , instMem|data~248, Project4, 1
instance = comp, \instMem|data~266 , instMem|data~266, Project4, 1
instance = comp, \instMem|data~267 , instMem|data~267, Project4, 1
instance = comp, \instMem|data~268 , instMem|data~268, Project4, 1
instance = comp, \instMem|data~269 , instMem|data~269, Project4, 1
instance = comp, \instMem|data~270 , instMem|data~270, Project4, 1
instance = comp, \instMem|data~271 , instMem|data~271, Project4, 1
instance = comp, \cont|Selector15~0 , cont|Selector15~0, Project4, 1
instance = comp, \instMem|data~277 , instMem|data~277, Project4, 1
instance = comp, \instMem|data~278 , instMem|data~278, Project4, 1
instance = comp, \instMem|data~280 , instMem|data~280, Project4, 1
instance = comp, \cont|Selector4~6 , cont|Selector4~6, Project4, 1
instance = comp, \instMem|data~290 , instMem|data~290, Project4, 1
instance = comp, \instMem|data~291 , instMem|data~291, Project4, 1
instance = comp, \instMem|data~292 , instMem|data~292, Project4, 1
instance = comp, \instMem|data~293 , instMem|data~293, Project4, 1
instance = comp, \instMem|data~294 , instMem|data~294, Project4, 1
instance = comp, \instMem|data~295 , instMem|data~295, Project4, 1
instance = comp, \instMem|data~296 , instMem|data~296, Project4, 1
instance = comp, \instMem|data~297 , instMem|data~297, Project4, 1
instance = comp, \cont|Selector18~0 , cont|Selector18~0, Project4, 1
instance = comp, \instMem|data~312 , instMem|data~312, Project4, 1
instance = comp, \instMem|data~313 , instMem|data~313, Project4, 1
instance = comp, \instMem|data~314 , instMem|data~314, Project4, 1
instance = comp, \instMem|data~315 , instMem|data~315, Project4, 1
instance = comp, \instMem|data~316 , instMem|data~316, Project4, 1
instance = comp, \instMem|data~319 , instMem|data~319, Project4, 1
instance = comp, \instMem|data~320 , instMem|data~320, Project4, 1
instance = comp, \instMem|data~321 , instMem|data~321, Project4, 1
instance = comp, \cont|Selector20~0 , cont|Selector20~0, Project4, 1
instance = comp, \instMem|data~325 , instMem|data~325, Project4, 1
instance = comp, \instMem|data~327 , instMem|data~327, Project4, 1
instance = comp, \instMem|data~329 , instMem|data~329, Project4, 1
instance = comp, \instMem|data~330 , instMem|data~330, Project4, 1
instance = comp, \instMem|data~331 , instMem|data~331, Project4, 1
instance = comp, \instMem|data~332 , instMem|data~332, Project4, 1
instance = comp, \instMem|data~333 , instMem|data~333, Project4, 1
instance = comp, \instMem|data~334 , instMem|data~334, Project4, 1
instance = comp, \instMem|data~337 , instMem|data~337, Project4, 1
instance = comp, \instMem|data~338 , instMem|data~338, Project4, 1
instance = comp, \instMem|data~339 , instMem|data~339, Project4, 1
instance = comp, \instMem|data~351 , instMem|data~351, Project4, 1
instance = comp, \instMem|data~352 , instMem|data~352, Project4, 1
instance = comp, \instMem|data~353 , instMem|data~353, Project4, 1
instance = comp, \instMem|data~360 , instMem|data~360, Project4, 1
instance = comp, \instMem|data~361 , instMem|data~361, Project4, 1
instance = comp, \instMem|data~362 , instMem|data~362, Project4, 1
instance = comp, \instMem|data~363 , instMem|data~363, Project4, 1
instance = comp, \instMem|data~364 , instMem|data~364, Project4, 1
instance = comp, \instMem|data~365 , instMem|data~365, Project4, 1
instance = comp, \instMem|data~366 , instMem|data~366, Project4, 1
instance = comp, \instMem|data~367 , instMem|data~367, Project4, 1
instance = comp, \instMem|data~368 , instMem|data~368, Project4, 1
instance = comp, \regFile|data~351 , regFile|data~351, Project4, 1
instance = comp, \regFile|data~319 , regFile|data~319, Project4, 1
instance = comp, \regFile|data~736 , regFile|data~736, Project4, 1
instance = comp, \regFile|data~737 , regFile|data~737, Project4, 1
instance = comp, \regFile|data~447 , regFile|data~447, Project4, 1
instance = comp, \regFile|data~415 , regFile|data~415, Project4, 1
instance = comp, \instMem|data~372 , instMem|data~372, Project4, 1
instance = comp, \instMem|data~378 , instMem|data~378, Project4, 1
instance = comp, \alu1|Mux32~0 , alu1|Mux32~0, Project4, 1
instance = comp, \regFile|data~748 , regFile|data~748, Project4, 1
instance = comp, \regFile|data~753 , regFile|data~753, Project4, 1
instance = comp, \regFile|data~754 , regFile|data~754, Project4, 1
instance = comp, \regFile|data~758 , regFile|data~758, Project4, 1
instance = comp, \regFile|data~759 , regFile|data~759, Project4, 1
instance = comp, \regFile|data~760 , regFile|data~760, Project4, 1
instance = comp, \regFile|data~761 , regFile|data~761, Project4, 1
instance = comp, \regFile|data~762 , regFile|data~762, Project4, 1
instance = comp, \regFile|data~766 , regFile|data~766, Project4, 1
instance = comp, \regFile|data~767 , regFile|data~767, Project4, 1
instance = comp, \regFile|data~768 , regFile|data~768, Project4, 1
instance = comp, \regFile|data~773 , regFile|data~773, Project4, 1
instance = comp, \regFile|data~776 , regFile|data~776, Project4, 1
instance = comp, \regFile|data~777 , regFile|data~777, Project4, 1
instance = comp, \regFile|data~778 , regFile|data~778, Project4, 1
instance = comp, \regFile|data~779 , regFile|data~779, Project4, 1
instance = comp, \regFile|data~786 , regFile|data~786, Project4, 1
instance = comp, \regFile|data~787 , regFile|data~787, Project4, 1
instance = comp, \regFile|data~793 , regFile|data~793, Project4, 1
instance = comp, \regFile|data~796 , regFile|data~796, Project4, 1
instance = comp, \regFile|data~798 , regFile|data~798, Project4, 1
instance = comp, \regFile|data~803 , regFile|data~803, Project4, 1
instance = comp, \regFile|data~813 , regFile|data~813, Project4, 1
instance = comp, \regFile|data~814 , regFile|data~814, Project4, 1
instance = comp, \regFile|data~816 , regFile|data~816, Project4, 1
instance = comp, \regFile|data~817 , regFile|data~817, Project4, 1
instance = comp, \regFile|data~820 , regFile|data~820, Project4, 1
instance = comp, \regFile|data~821 , regFile|data~821, Project4, 1
instance = comp, \regFile|data~823 , regFile|data~823, Project4, 1
instance = comp, \regFile|data~830 , regFile|data~830, Project4, 1
instance = comp, \regFile|data~831 , regFile|data~831, Project4, 1
instance = comp, \regFile|data~836 , regFile|data~836, Project4, 1
instance = comp, \regFile|data~837 , regFile|data~837, Project4, 1
instance = comp, \regFile|data~838 , regFile|data~838, Project4, 1
instance = comp, \regFile|data~839 , regFile|data~839, Project4, 1
instance = comp, \regFile|data~840 , regFile|data~840, Project4, 1
instance = comp, \regFile|data~846 , regFile|data~846, Project4, 1
instance = comp, \regFile|data~848 , regFile|data~848, Project4, 1
instance = comp, \regFile|data~849 , regFile|data~849, Project4, 1
instance = comp, \regFile|data~850 , regFile|data~850, Project4, 1
instance = comp, \regFile|data~851 , regFile|data~851, Project4, 1
instance = comp, \regFile|data~852 , regFile|data~852, Project4, 1
instance = comp, \regFile|data~856 , regFile|data~856, Project4, 1
instance = comp, \regFile|data~857 , regFile|data~857, Project4, 1
instance = comp, \regFile|data~860 , regFile|data~860, Project4, 1
instance = comp, \regFile|data~861 , regFile|data~861, Project4, 1
instance = comp, \alu1|Equal1~2 , alu1|Equal1~2, Project4, 1
instance = comp, \regFile|data~866 , regFile|data~866, Project4, 1
instance = comp, \regFile|data~867 , regFile|data~867, Project4, 1
instance = comp, \regFile|data~868 , regFile|data~868, Project4, 1
instance = comp, \regFile|data~873 , regFile|data~873, Project4, 1
instance = comp, \regFile|data~876 , regFile|data~876, Project4, 1
instance = comp, \regFile|data~877 , regFile|data~877, Project4, 1
instance = comp, \regFile|data~878 , regFile|data~878, Project4, 1
instance = comp, \regFile|data~880 , regFile|data~880, Project4, 1
instance = comp, \regFile|data~886 , regFile|data~886, Project4, 1
instance = comp, \regFile|data~888 , regFile|data~888, Project4, 1
instance = comp, \regFile|data~889 , regFile|data~889, Project4, 1
instance = comp, \regFile|data~890 , regFile|data~890, Project4, 1
instance = comp, \regFile|data~891 , regFile|data~891, Project4, 1
instance = comp, \regFile|data~892 , regFile|data~892, Project4, 1
instance = comp, \regFile|data~893 , regFile|data~893, Project4, 1
instance = comp, \regFile|data~896 , regFile|data~896, Project4, 1
instance = comp, \regFile|data~897 , regFile|data~897, Project4, 1
instance = comp, \regFile|data~908 , regFile|data~908, Project4, 1
instance = comp, \regFile|data~432 , regFile|data~432, Project4, 1
instance = comp, \regFile|data~909 , regFile|data~909, Project4, 1
instance = comp, \regFile|data~144 , regFile|data~144, Project4, 1
instance = comp, \regFile|data~272 , regFile|data~272, Project4, 1
instance = comp, \regFile|data~910 , regFile|data~910, Project4, 1
instance = comp, \regFile|data~400 , regFile|data~400, Project4, 1
instance = comp, \regFile|data~911 , regFile|data~911, Project4, 1
instance = comp, \regFile|data~912 , regFile|data~912, Project4, 1
instance = comp, \regFile|data~145 , regFile|data~145, Project4, 1
instance = comp, \regFile|data~465 , regFile|data~465, Project4, 1
instance = comp, \regFile|data~433 , regFile|data~433, Project4, 1
instance = comp, \regFile|data~401 , regFile|data~401, Project4, 1
instance = comp, \regFile|data~923 , regFile|data~923, Project4, 1
instance = comp, \regFile|data~497 , regFile|data~497, Project4, 1
instance = comp, \regFile|data~924 , regFile|data~924, Project4, 1
instance = comp, \regFile|data~306 , regFile|data~306, Project4, 1
instance = comp, \regFile|data~434 , regFile|data~434, Project4, 1
instance = comp, \regFile|data~338 , regFile|data~338, Project4, 1
instance = comp, \regFile|data~82 , regFile|data~82, Project4, 1
instance = comp, \regFile|data~928 , regFile|data~928, Project4, 1
instance = comp, \regFile|data~929 , regFile|data~929, Project4, 1
instance = comp, \regFile|data~274 , regFile|data~274, Project4, 1
instance = comp, \regFile|data~18 , regFile|data~18, Project4, 1
instance = comp, \regFile|data~930 , regFile|data~930, Project4, 1
instance = comp, \regFile|data~402 , regFile|data~402, Project4, 1
instance = comp, \regFile|data~931 , regFile|data~931, Project4, 1
instance = comp, \regFile|data~932 , regFile|data~932, Project4, 1
instance = comp, \regFile|data~370 , regFile|data~370, Project4, 1
instance = comp, \regFile|data~114 , regFile|data~114, Project4, 1
instance = comp, \regFile|data~933 , regFile|data~933, Project4, 1
instance = comp, \regFile|data~371 , regFile|data~371, Project4, 1
instance = comp, \regFile|data~435 , regFile|data~435, Project4, 1
instance = comp, \regFile|data~467 , regFile|data~467, Project4, 1
instance = comp, \regFile|data~943 , regFile|data~943, Project4, 1
instance = comp, \regFile|data~499 , regFile|data~499, Project4, 1
instance = comp, \regFile|data~944 , regFile|data~944, Project4, 1
instance = comp, \regFile|data~212 , regFile|data~212, Project4, 1
instance = comp, \regFile|data~340 , regFile|data~340, Project4, 1
instance = comp, \regFile|data~84 , regFile|data~84, Project4, 1
instance = comp, \regFile|data~946 , regFile|data~946, Project4, 1
instance = comp, \regFile|data~468 , regFile|data~468, Project4, 1
instance = comp, \regFile|data~947 , regFile|data~947, Project4, 1
instance = comp, \regFile|data~308 , regFile|data~308, Project4, 1
instance = comp, \regFile|data~180 , regFile|data~180, Project4, 1
instance = comp, \regFile|data~52 , regFile|data~52, Project4, 1
instance = comp, \regFile|data~948 , regFile|data~948, Project4, 1
instance = comp, \regFile|data~436 , regFile|data~436, Project4, 1
instance = comp, \regFile|data~949 , regFile|data~949, Project4, 1
instance = comp, \regFile|data~404 , regFile|data~404, Project4, 1
instance = comp, \regFile|data~181 , regFile|data~181, Project4, 1
instance = comp, \regFile|data~956 , regFile|data~956, Project4, 1
instance = comp, \regFile|data~117 , regFile|data~117, Project4, 1
instance = comp, \regFile|data~310 , regFile|data~310, Project4, 1
instance = comp, \regFile|data~966 , regFile|data~966, Project4, 1
instance = comp, \regFile|data~438 , regFile|data~438, Project4, 1
instance = comp, \regFile|data~967 , regFile|data~967, Project4, 1
instance = comp, \regFile|data~278 , regFile|data~278, Project4, 1
instance = comp, \regFile|data~22 , regFile|data~22, Project4, 1
instance = comp, \regFile|data~970 , regFile|data~970, Project4, 1
instance = comp, \regFile|data~406 , regFile|data~406, Project4, 1
instance = comp, \regFile|data~971 , regFile|data~971, Project4, 1
instance = comp, \regFile|data~502 , regFile|data~502, Project4, 1
instance = comp, \regFile|data~343 , regFile|data~343, Project4, 1
instance = comp, \regFile|data~183 , regFile|data~183, Project4, 1
instance = comp, \regFile|data~215 , regFile|data~215, Project4, 1
instance = comp, \regFile|data~978 , regFile|data~978, Project4, 1
instance = comp, \regFile|data~979 , regFile|data~979, Project4, 1
instance = comp, \regFile|data~87 , regFile|data~87, Project4, 1
instance = comp, \regFile|data~55 , regFile|data~55, Project4, 1
instance = comp, \regFile|data~23 , regFile|data~23, Project4, 1
instance = comp, \regFile|data~980 , regFile|data~980, Project4, 1
instance = comp, \regFile|data~981 , regFile|data~981, Project4, 1
instance = comp, \regFile|data~982 , regFile|data~982, Project4, 1
instance = comp, \regFile|data~88 , regFile|data~88, Project4, 1
instance = comp, \regFile|data~184 , regFile|data~184, Project4, 1
instance = comp, \regFile|data~56 , regFile|data~56, Project4, 1
instance = comp, \regFile|data~988 , regFile|data~988, Project4, 1
instance = comp, \regFile|data~989 , regFile|data~989, Project4, 1
instance = comp, \regFile|data~152 , regFile|data~152, Project4, 1
instance = comp, \regFile|data~24 , regFile|data~24, Project4, 1
instance = comp, \regFile|data~990 , regFile|data~990, Project4, 1
instance = comp, \regFile|data~408 , regFile|data~408, Project4, 1
instance = comp, \regFile|data~991 , regFile|data~991, Project4, 1
instance = comp, \regFile|data~992 , regFile|data~992, Project4, 1
instance = comp, \regFile|data~248 , regFile|data~248, Project4, 1
instance = comp, \regFile|data~120 , regFile|data~120, Project4, 1
instance = comp, \regFile|data~993 , regFile|data~993, Project4, 1
instance = comp, \regFile|data~217 , regFile|data~217, Project4, 1
instance = comp, \regFile|data~185 , regFile|data~185, Project4, 1
instance = comp, \regFile|data~153 , regFile|data~153, Project4, 1
instance = comp, \regFile|data~996 , regFile|data~996, Project4, 1
instance = comp, \regFile|data~997 , regFile|data~997, Project4, 1
instance = comp, \regFile|data~313 , regFile|data~313, Project4, 1
instance = comp, \regFile|data~281 , regFile|data~281, Project4, 1
instance = comp, \regFile|data~998 , regFile|data~998, Project4, 1
instance = comp, \regFile|data~377 , regFile|data~377, Project4, 1
instance = comp, \regFile|data~999 , regFile|data~999, Project4, 1
instance = comp, \regFile|data~441 , regFile|data~441, Project4, 1
instance = comp, \regFile|data~409 , regFile|data~409, Project4, 1
instance = comp, \regFile|data~1003 , regFile|data~1003, Project4, 1
instance = comp, \regFile|data~186 , regFile|data~186, Project4, 1
instance = comp, \regFile|data~314 , regFile|data~314, Project4, 1
instance = comp, \regFile|data~1006 , regFile|data~1006, Project4, 1
instance = comp, \regFile|data~442 , regFile|data~442, Project4, 1
instance = comp, \regFile|data~1007 , regFile|data~1007, Project4, 1
instance = comp, \regFile|data~122 , regFile|data~122, Project4, 1
instance = comp, \regFile|data~1013 , regFile|data~1013, Project4, 1
instance = comp, \regFile|data~1016 , regFile|data~1016, Project4, 1
instance = comp, \regFile|data~187 , regFile|data~187, Project4, 1
instance = comp, \regFile|data~219 , regFile|data~219, Project4, 1
instance = comp, \regFile|data~1018 , regFile|data~1018, Project4, 1
instance = comp, \regFile|data~251 , regFile|data~251, Project4, 1
instance = comp, \regFile|data~1019 , regFile|data~1019, Project4, 1
instance = comp, \regFile|data~1020 , regFile|data~1020, Project4, 1
instance = comp, \regFile|data~123 , regFile|data~123, Project4, 1
instance = comp, \regFile|data~1021 , regFile|data~1021, Project4, 1
instance = comp, \regFile|data~1022 , regFile|data~1022, Project4, 1
instance = comp, \regFile|data~507 , regFile|data~507, Project4, 1
instance = comp, \alu1|Equal1~7 , alu1|Equal1~7, Project4, 1
instance = comp, \regFile|data~220 , regFile|data~220, Project4, 1
instance = comp, \regFile|data~348 , regFile|data~348, Project4, 1
instance = comp, \regFile|data~92 , regFile|data~92, Project4, 1
instance = comp, \regFile|data~1026 , regFile|data~1026, Project4, 1
instance = comp, \regFile|data~1027 , regFile|data~1027, Project4, 1
instance = comp, \regFile|data~316 , regFile|data~316, Project4, 1
instance = comp, \regFile|data~60 , regFile|data~60, Project4, 1
instance = comp, \regFile|data~1028 , regFile|data~1028, Project4, 1
instance = comp, \regFile|data~1029 , regFile|data~1029, Project4, 1
instance = comp, \regFile|data~284 , regFile|data~284, Project4, 1
instance = comp, \regFile|data~28 , regFile|data~28, Project4, 1
instance = comp, \regFile|data~1030 , regFile|data~1030, Project4, 1
instance = comp, \regFile|data~1031 , regFile|data~1031, Project4, 1
instance = comp, \regFile|data~1032 , regFile|data~1032, Project4, 1
instance = comp, \regFile|data~380 , regFile|data~380, Project4, 1
instance = comp, \regFile|data~124 , regFile|data~124, Project4, 1
instance = comp, \regFile|data~1033 , regFile|data~1033, Project4, 1
instance = comp, \regFile|data~1034 , regFile|data~1034, Project4, 1
instance = comp, \regFile|data~1035 , regFile|data~1035, Project4, 1
instance = comp, \regFile|data~189 , regFile|data~189, Project4, 1
instance = comp, \regFile|data~1036 , regFile|data~1036, Project4, 1
instance = comp, \regFile|data~253 , regFile|data~253, Project4, 1
instance = comp, \regFile|data~1037 , regFile|data~1037, Project4, 1
instance = comp, \regFile|data~93 , regFile|data~93, Project4, 1
instance = comp, \regFile|data~125 , regFile|data~125, Project4, 1
instance = comp, \regFile|data~509 , regFile|data~509, Project4, 1
instance = comp, \regFile|data~318 , regFile|data~318, Project4, 1
instance = comp, \regFile|data~62 , regFile|data~62, Project4, 1
instance = comp, \regFile|data~1046 , regFile|data~1046, Project4, 1
instance = comp, \regFile|data~446 , regFile|data~446, Project4, 1
instance = comp, \regFile|data~1047 , regFile|data~1047, Project4, 1
instance = comp, \regFile|data~350 , regFile|data~350, Project4, 1
instance = comp, \regFile|data~222 , regFile|data~222, Project4, 1
instance = comp, \regFile|data~94 , regFile|data~94, Project4, 1
instance = comp, \regFile|data~1048 , regFile|data~1048, Project4, 1
instance = comp, \regFile|data~478 , regFile|data~478, Project4, 1
instance = comp, \regFile|data~1049 , regFile|data~1049, Project4, 1
instance = comp, \regFile|data~286 , regFile|data~286, Project4, 1
instance = comp, \regFile|data~158 , regFile|data~158, Project4, 1
instance = comp, \regFile|data~30 , regFile|data~30, Project4, 1
instance = comp, \regFile|data~1050 , regFile|data~1050, Project4, 1
instance = comp, \regFile|data~1051 , regFile|data~1051, Project4, 1
instance = comp, \regFile|data~1052 , regFile|data~1052, Project4, 1
instance = comp, \regFile|data~382 , regFile|data~382, Project4, 1
instance = comp, \regFile|data~126 , regFile|data~126, Project4, 1
instance = comp, \regFile|data~1053 , regFile|data~1053, Project4, 1
instance = comp, \regFile|data~1054 , regFile|data~1054, Project4, 1
instance = comp, \regFile|data~1055 , regFile|data~1055, Project4, 1
instance = comp, \alu1|Equal1~8 , alu1|Equal1~8, Project4, 1
instance = comp, \regFile|data~1056 , regFile|data~1056, Project4, 1
instance = comp, \regFile|data~1057 , regFile|data~1057, Project4, 1
instance = comp, \regFile|data~1058 , regFile|data~1058, Project4, 1
instance = comp, \regFile|data~1059 , regFile|data~1059, Project4, 1
instance = comp, \cont|Selector9~1 , cont|Selector9~1, Project4, 1
instance = comp, \regFile|data~1068 , regFile|data~1068, Project4, 1
instance = comp, \regFile|data~1069 , regFile|data~1069, Project4, 1
instance = comp, \regFile|data~1070 , regFile|data~1070, Project4, 1
instance = comp, \regFile|data~1071 , regFile|data~1071, Project4, 1
instance = comp, \regFile|data~1072 , regFile|data~1072, Project4, 1
instance = comp, \regFile|data~1076 , regFile|data~1076, Project4, 1
instance = comp, \regFile|data~1078 , regFile|data~1078, Project4, 1
instance = comp, \regFile|data~1079 , regFile|data~1079, Project4, 1
instance = comp, \regFile|data~1083 , regFile|data~1083, Project4, 1
instance = comp, \regFile|data~1084 , regFile|data~1084, Project4, 1
instance = comp, \regFile|data~1086 , regFile|data~1086, Project4, 1
instance = comp, \regFile|data~1087 , regFile|data~1087, Project4, 1
instance = comp, \regFile|data~1090 , regFile|data~1090, Project4, 1
instance = comp, \regFile|data~1091 , regFile|data~1091, Project4, 1
instance = comp, \regFile|data~1103 , regFile|data~1103, Project4, 1
instance = comp, \regFile|data~1104 , regFile|data~1104, Project4, 1
instance = comp, \regFile|data~1118 , regFile|data~1118, Project4, 1
instance = comp, \regFile|data~1119 , regFile|data~1119, Project4, 1
instance = comp, \regFile|data~1120 , regFile|data~1120, Project4, 1
instance = comp, \regFile|data~1121 , regFile|data~1121, Project4, 1
instance = comp, \regFile|data~1122 , regFile|data~1122, Project4, 1
instance = comp, \muxAluIn|dOut[25]~6 , muxAluIn|dOut[25]~6, Project4, 1
instance = comp, \regFile|data~1128 , regFile|data~1128, Project4, 1
instance = comp, \regFile|data~1129 , regFile|data~1129, Project4, 1
instance = comp, \regFile|data~1130 , regFile|data~1130, Project4, 1
instance = comp, \regFile|data~1131 , regFile|data~1131, Project4, 1
instance = comp, \regFile|data~1132 , regFile|data~1132, Project4, 1
instance = comp, \regFile|data~1133 , regFile|data~1133, Project4, 1
instance = comp, \muxAluIn|dOut[24]~7 , muxAluIn|dOut[24]~7, Project4, 1
instance = comp, \regFile|data~1136 , regFile|data~1136, Project4, 1
instance = comp, \regFile|data~1137 , regFile|data~1137, Project4, 1
instance = comp, \regFile|data~1138 , regFile|data~1138, Project4, 1
instance = comp, \regFile|data~1139 , regFile|data~1139, Project4, 1
instance = comp, \regFile|data~1148 , regFile|data~1148, Project4, 1
instance = comp, \regFile|data~1149 , regFile|data~1149, Project4, 1
instance = comp, \regFile|data~1150 , regFile|data~1150, Project4, 1
instance = comp, \regFile|data~1153 , regFile|data~1153, Project4, 1
instance = comp, \regFile|data~1154 , regFile|data~1154, Project4, 1
instance = comp, \regFile|data~1156 , regFile|data~1156, Project4, 1
instance = comp, \regFile|data~1158 , regFile|data~1158, Project4, 1
instance = comp, \regFile|data~1159 , regFile|data~1159, Project4, 1
instance = comp, \regFile|data~1163 , regFile|data~1163, Project4, 1
instance = comp, \regFile|data~1166 , regFile|data~1166, Project4, 1
instance = comp, \regFile|data~1167 , regFile|data~1167, Project4, 1
instance = comp, \regFile|data~1168 , regFile|data~1168, Project4, 1
instance = comp, \regFile|data~1169 , regFile|data~1169, Project4, 1
instance = comp, \regFile|data~1170 , regFile|data~1170, Project4, 1
instance = comp, \regFile|data~1171 , regFile|data~1171, Project4, 1
instance = comp, \regFile|data~1172 , regFile|data~1172, Project4, 1
instance = comp, \regFile|data~1173 , regFile|data~1173, Project4, 1
instance = comp, \regFile|data~1174 , regFile|data~1174, Project4, 1
instance = comp, \regFile|data~1175 , regFile|data~1175, Project4, 1
instance = comp, \regFile|data~1180 , regFile|data~1180, Project4, 1
instance = comp, \regFile|data~1183 , regFile|data~1183, Project4, 1
instance = comp, \regFile|data~1184 , regFile|data~1184, Project4, 1
instance = comp, \regFile|data~1188 , regFile|data~1188, Project4, 1
instance = comp, \regFile|data~1189 , regFile|data~1189, Project4, 1
instance = comp, \regFile|data~1190 , regFile|data~1190, Project4, 1
instance = comp, \regFile|data~1191 , regFile|data~1191, Project4, 1
instance = comp, \regFile|data~1192 , regFile|data~1192, Project4, 1
instance = comp, \regFile|data~1193 , regFile|data~1193, Project4, 1
instance = comp, \regFile|data~1198 , regFile|data~1198, Project4, 1
instance = comp, \regFile|data~1199 , regFile|data~1199, Project4, 1
instance = comp, \regFile|data~1200 , regFile|data~1200, Project4, 1
instance = comp, \regFile|data~1201 , regFile|data~1201, Project4, 1
instance = comp, \regFile|data~1202 , regFile|data~1202, Project4, 1
instance = comp, \regFile|data~1208 , regFile|data~1208, Project4, 1
instance = comp, \regFile|data~1213 , regFile|data~1213, Project4, 1
instance = comp, \regFile|data~1214 , regFile|data~1214, Project4, 1
instance = comp, \muxAluIn|dOut[16]~15 , muxAluIn|dOut[16]~15, Project4, 1
instance = comp, \cont|Selector1~3 , cont|Selector1~3, Project4, 1
instance = comp, \cont|Selector1~4 , cont|Selector1~4, Project4, 1
instance = comp, \alu1|Mux2~6 , alu1|Mux2~6, Project4, 1
instance = comp, \alu1|Equal0~0 , alu1|Equal0~0, Project4, 1
instance = comp, \alu1|Equal0~5 , alu1|Equal0~5, Project4, 1
instance = comp, \alu1|Equal0~8 , alu1|Equal0~8, Project4, 1
instance = comp, \alu1|Equal0~10 , alu1|Equal0~10, Project4, 1
instance = comp, \alu1|Equal0~11 , alu1|Equal0~11, Project4, 1
instance = comp, \alu1|Equal0~12 , alu1|Equal0~12, Project4, 1
instance = comp, \alu1|Equal0~13 , alu1|Equal0~13, Project4, 1
instance = comp, \alu1|Equal0~14 , alu1|Equal0~14, Project4, 1
instance = comp, \alu1|Equal0~15 , alu1|Equal0~15, Project4, 1
instance = comp, \alu1|Equal0~16 , alu1|Equal0~16, Project4, 1
instance = comp, \alu1|Equal0~17 , alu1|Equal0~17, Project4, 1
instance = comp, \alu1|Equal0~18 , alu1|Equal0~18, Project4, 1
instance = comp, \alu1|Equal0~19 , alu1|Equal0~19, Project4, 1
instance = comp, \alu1|Equal0~20 , alu1|Equal0~20, Project4, 1
instance = comp, \alu1|Mux32~5 , alu1|Mux32~5, Project4, 1
instance = comp, \alu1|Mux32~6 , alu1|Mux32~6, Project4, 1
instance = comp, \pipelineregister|isStoreOut~2 , pipelineregister|isStoreOut~2, Project4, 1
instance = comp, \cont|pcs[0]~0 , cont|pcs[0]~0, Project4, 1
instance = comp, \alu1|Add0~0 , alu1|Add0~0, Project4, 1
instance = comp, \alu1|Add0~4 , alu1|Add0~4, Project4, 1
instance = comp, \alu1|Add0~7 , alu1|Add0~7, Project4, 1
instance = comp, \alu1|Add0~11 , alu1|Add0~11, Project4, 1
instance = comp, \alu1|dataOut~3 , alu1|dataOut~3, Project4, 1
instance = comp, \alu1|Mux20~1 , alu1|Mux20~1, Project4, 1
instance = comp, \alu1|dataOut~5 , alu1|dataOut~5, Project4, 1
instance = comp, \alu1|Mux25~1 , alu1|Mux25~1, Project4, 1
instance = comp, \alu1|Mux25~2 , alu1|Mux25~2, Project4, 1
instance = comp, \alu1|dataOut~7 , alu1|dataOut~7, Project4, 1
instance = comp, \alu1|Mux27~1 , alu1|Mux27~1, Project4, 1
instance = comp, \alu1|Mux27~2 , alu1|Mux27~2, Project4, 1
instance = comp, \alu1|Mux27~3 , alu1|Mux27~3, Project4, 1
instance = comp, \alu1|dataOut~8 , alu1|dataOut~8, Project4, 1
instance = comp, \alu1|Mux26~1 , alu1|Mux26~1, Project4, 1
instance = comp, \alu1|Mux26~2 , alu1|Mux26~2, Project4, 1
instance = comp, \alu1|Mux26~3 , alu1|Mux26~3, Project4, 1
instance = comp, \alu1|Mux23~0 , alu1|Mux23~0, Project4, 1
instance = comp, \alu1|Mux28~0 , alu1|Mux28~0, Project4, 1
instance = comp, \alu1|dataOut~11 , alu1|dataOut~11, Project4, 1
instance = comp, \alu1|Mux29~1 , alu1|Mux29~1, Project4, 1
instance = comp, \alu1|Mux29~2 , alu1|Mux29~2, Project4, 1
instance = comp, \clkdi|counter[8] , clkdi|counter[8], Project4, 1
instance = comp, \clkdi|Equal0~2 , clkdi|Equal0~2, Project4, 1
instance = comp, \clkdi|counter[27] , clkdi|counter[27], Project4, 1
instance = comp, \clkdi|counter[28] , clkdi|counter[28], Project4, 1
instance = comp, \clkdi|counter[29] , clkdi|counter[29], Project4, 1
instance = comp, \clkdi|counter[30] , clkdi|counter[30], Project4, 1
instance = comp, \clkdi|counter[31] , clkdi|counter[31], Project4, 1
instance = comp, \clkdi|Equal0~8 , clkdi|Equal0~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~3 , pipelineregister|aluOutOut~3, Project4, 1
instance = comp, \alu1|dataOut~12 , alu1|dataOut~12, Project4, 1
instance = comp, \alu1|Mux30~2 , alu1|Mux30~2, Project4, 1
instance = comp, \pipelineregister|aluOutOut~13 , pipelineregister|aluOutOut~13, Project4, 1
instance = comp, \alu1|Mux3~4 , alu1|Mux3~4, Project4, 1
instance = comp, \alu1|Add0~48 , alu1|Add0~48, Project4, 1
instance = comp, \alu1|Add0~49 , alu1|Add0~49, Project4, 1
instance = comp, \alu1|Add0~50 , alu1|Add0~50, Project4, 1
instance = comp, \alu1|Add0~51 , alu1|Add0~51, Project4, 1
instance = comp, \alu1|Add0~54 , alu1|Add0~54, Project4, 1
instance = comp, \alu1|Add0~56 , alu1|Add0~56, Project4, 1
instance = comp, \alu1|Mux3~5 , alu1|Mux3~5, Project4, 1
instance = comp, \alu1|Mux3~6 , alu1|Mux3~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut~16 , pipelineregister|aluOutOut~16, Project4, 1
instance = comp, \alu1|Mux1~4 , alu1|Mux1~4, Project4, 1
instance = comp, \alu1|Add0~95 , alu1|Add0~95, Project4, 1
instance = comp, \alu1|Add0~96 , alu1|Add0~96, Project4, 1
instance = comp, \alu1|Add0~97 , alu1|Add0~97, Project4, 1
instance = comp, \alu1|Mux0~5 , alu1|Mux0~5, Project4, 1
instance = comp, \alu1|Mux0~6 , alu1|Mux0~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut~20 , pipelineregister|aluOutOut~20, Project4, 1
instance = comp, \pipelineregister|aluOutOut~21 , pipelineregister|aluOutOut~21, Project4, 1
instance = comp, \alu1|dataOut~13 , alu1|dataOut~13, Project4, 1
instance = comp, \alu1|Mux18~1 , alu1|Mux18~1, Project4, 1
instance = comp, \alu1|dataOut~14 , alu1|dataOut~14, Project4, 1
instance = comp, \alu1|Mux17~1 , alu1|Mux17~1, Project4, 1
instance = comp, \alu1|Mux17~2 , alu1|Mux17~2, Project4, 1
instance = comp, \alu1|Mux17~3 , alu1|Mux17~3, Project4, 1
instance = comp, \alu1|Mux15~5 , alu1|Mux15~5, Project4, 1
instance = comp, \alu1|Mux15~6 , alu1|Mux15~6, Project4, 1
instance = comp, \alu1|Mux14~5 , alu1|Mux14~5, Project4, 1
instance = comp, \alu1|Mux14~6 , alu1|Mux14~6, Project4, 1
instance = comp, \alu1|Mux13~5 , alu1|Mux13~5, Project4, 1
instance = comp, \alu1|Mux11~5 , alu1|Mux11~5, Project4, 1
instance = comp, \pipelineregister|aluOutOut~30 , pipelineregister|aluOutOut~30, Project4, 1
instance = comp, \alu1|Mux8~5 , alu1|Mux8~5, Project4, 1
instance = comp, \alu1|Mux8~6 , alu1|Mux8~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut~32 , pipelineregister|aluOutOut~32, Project4, 1
instance = comp, \alu1|Mux7~5 , alu1|Mux7~5, Project4, 1
instance = comp, \alu1|Mux7~6 , alu1|Mux7~6, Project4, 1
instance = comp, \alu1|Mux6~4 , alu1|Mux6~4, Project4, 1
instance = comp, \alu1|Mux6~5 , alu1|Mux6~5, Project4, 1
instance = comp, \alu1|Mux6~6 , alu1|Mux6~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut~34 , pipelineregister|aluOutOut~34, Project4, 1
instance = comp, \alu1|Mux5~5 , alu1|Mux5~5, Project4, 1
instance = comp, \pipelineregister|aluOutOut~35 , pipelineregister|aluOutOut~35, Project4, 1
instance = comp, \ioCtrl|switches|Equal1~0 , ioCtrl|switches|Equal1~0, Project4, 1
instance = comp, \ioCtrl|switches|Equal1~1 , ioCtrl|switches|Equal1~1, Project4, 1
instance = comp, \ioCtrl|switches|Equal1~2 , ioCtrl|switches|Equal1~2, Project4, 1
instance = comp, \ioCtrl|switches|Equal1~3 , ioCtrl|switches|Equal1~3, Project4, 1
instance = comp, \ioCtrl|switches|Equal1~4 , ioCtrl|switches|Equal1~4, Project4, 1
instance = comp, \rtl~1 , rtl~1, Project4, 1
instance = comp, \ioCtrl|key|Equal1~0 , ioCtrl|key|Equal1~0, Project4, 1
instance = comp, \ioCtrl|key|Equal1~1 , ioCtrl|key|Equal1~1, Project4, 1
instance = comp, \rtl~0 , rtl~0, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[2] , pipelineregister|nxtPCOut[2], Project4, 1
instance = comp, \pipelineregister|nxtPCOut[6] , pipelineregister|nxtPCOut[6], Project4, 1
instance = comp, \muxMemOut|Mux25~2 , muxMemOut|Mux25~2, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[10] , pipelineregister|nxtPCOut[10], Project4, 1
instance = comp, \muxMemOut|Mux21~0 , muxMemOut|Mux21~0, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[11] , pipelineregister|nxtPCOut[11], Project4, 1
instance = comp, \muxMemOut|Mux20~0 , muxMemOut|Mux20~0, Project4, 1
instance = comp, \pipelineregister|dataOut[18] , pipelineregister|dataOut[18], Project4, 1
instance = comp, \pipelineregister|dataOut[19] , pipelineregister|dataOut[19], Project4, 1
instance = comp, \pipelineregister|nxtPCOut[20] , pipelineregister|nxtPCOut[20], Project4, 1
instance = comp, \muxMemOut|Mux11~2 , muxMemOut|Mux11~2, Project4, 1
instance = comp, \pipelineregister|dataOut[20] , pipelineregister|dataOut[20], Project4, 1
instance = comp, \pipelineregister|dataOut[22] , pipelineregister|dataOut[22], Project4, 1
instance = comp, \DBUS[22]~91 , DBUS[22]~91, Project4, 1
instance = comp, \pipelineregister|dataOut[23] , pipelineregister|dataOut[23], Project4, 1
instance = comp, \DBUS[23]~92 , DBUS[23]~92, Project4, 1
instance = comp, \pipelineregister|dataOut[24] , pipelineregister|dataOut[24], Project4, 1
instance = comp, \DBUS[24]~93 , DBUS[24]~93, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[25] , pipelineregister|nxtPCOut[25], Project4, 1
instance = comp, \muxMemOut|Mux6~2 , muxMemOut|Mux6~2, Project4, 1
instance = comp, \pipelineregister|dataOut[26] , pipelineregister|dataOut[26], Project4, 1
instance = comp, \pipelineregister|nxtPCOut[27] , pipelineregister|nxtPCOut[27], Project4, 1
instance = comp, \pipelineregister|dataOut[27] , pipelineregister|dataOut[27], Project4, 1
instance = comp, \pipelineregister|nxtPCOut[28] , pipelineregister|nxtPCOut[28], Project4, 1
instance = comp, \muxMemOut|Mux3~2 , muxMemOut|Mux3~2, Project4, 1
instance = comp, \pipelineregister|dataOut[28] , pipelineregister|dataOut[28], Project4, 1
instance = comp, \pipelineregister|dataOut[29] , pipelineregister|dataOut[29], Project4, 1
instance = comp, \clkdi|counter~3 , clkdi|counter~3, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~2 , pipelineregister|nxtPCOut~2, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~6 , pipelineregister|nxtPCOut~6, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~10 , pipelineregister|nxtPCOut~10, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~11 , pipelineregister|nxtPCOut~11, Project4, 1
instance = comp, \pipelineregister|dataOut~19 , pipelineregister|dataOut~19, Project4, 1
instance = comp, \pipelineregister|dataOut~20 , pipelineregister|dataOut~20, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~21 , pipelineregister|nxtPCOut~21, Project4, 1
instance = comp, \pipelineregister|dataOut~21 , pipelineregister|dataOut~21, Project4, 1
instance = comp, \pipelineregister|dataOut~23 , pipelineregister|dataOut~23, Project4, 1
instance = comp, \pipelineregister|dataOut~24 , pipelineregister|dataOut~24, Project4, 1
instance = comp, \pipelineregister|dataOut~25 , pipelineregister|dataOut~25, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~26 , pipelineregister|nxtPCOut~26, Project4, 1
instance = comp, \pipelineregister|dataOut~27 , pipelineregister|dataOut~27, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~28 , pipelineregister|nxtPCOut~28, Project4, 1
instance = comp, \pipelineregister|dataOut~28 , pipelineregister|dataOut~28, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~29 , pipelineregister|nxtPCOut~29, Project4, 1
instance = comp, \pipelineregister|dataOut~29 , pipelineregister|dataOut~29, Project4, 1
instance = comp, \pipelineregister|dataOut~30 , pipelineregister|dataOut~30, Project4, 1
instance = comp, \alu1|Mux2~14 , alu1|Mux2~14, Project4, 1
instance = comp, \alu1|Mux3~7 , alu1|Mux3~7, Project4, 1
instance = comp, \alu1|Mux4~7 , alu1|Mux4~7, Project4, 1
instance = comp, \alu1|Mux6~7 , alu1|Mux6~7, Project4, 1
instance = comp, \alu1|Mux7~7 , alu1|Mux7~7, Project4, 1
instance = comp, \alu1|Mux9~7 , alu1|Mux9~7, Project4, 1
instance = comp, \alu1|Mux11~7 , alu1|Mux11~7, Project4, 1
instance = comp, \alu1|Mux14~7 , alu1|Mux14~7, Project4, 1
instance = comp, \alu1|Mux15~7 , alu1|Mux15~7, Project4, 1
instance = comp, \instMem|data~390 , instMem|data~390, Project4, 1
instance = comp, \instMem|data~391 , instMem|data~391, Project4, 1
instance = comp, \instMem|data~393 , instMem|data~393, Project4, 1
instance = comp, \alu1|Mux3~8 , alu1|Mux3~8, Project4, 1
instance = comp, \alu1|Mux3~9 , alu1|Mux3~9, Project4, 1
instance = comp, \alu1|Mux2~17 , alu1|Mux2~17, Project4, 1
instance = comp, \alu1|Mux1~8 , alu1|Mux1~8, Project4, 1
instance = comp, \alu1|Mux0~9 , alu1|Mux0~9, Project4, 1
instance = comp, \alu1|Mux15~9 , alu1|Mux15~9, Project4, 1
instance = comp, \alu1|Mux14~9 , alu1|Mux14~9, Project4, 1
instance = comp, \alu1|Mux13~9 , alu1|Mux13~9, Project4, 1
instance = comp, \alu1|Mux11~9 , alu1|Mux11~9, Project4, 1
instance = comp, \alu1|Mux10~9 , alu1|Mux10~9, Project4, 1
instance = comp, \alu1|Mux9~9 , alu1|Mux9~9, Project4, 1
instance = comp, \alu1|Mux8~9 , alu1|Mux8~9, Project4, 1
instance = comp, \alu1|Mux7~9 , alu1|Mux7~9, Project4, 1
instance = comp, \alu1|Mux6~8 , alu1|Mux6~8, Project4, 1
instance = comp, \alu1|Mux6~9 , alu1|Mux6~9, Project4, 1
instance = comp, \alu1|Mux5~9 , alu1|Mux5~9, Project4, 1
instance = comp, \instMem|data~396 , instMem|data~396, Project4, 1
instance = comp, \instMem|data~397 , instMem|data~397, Project4, 1
instance = comp, \instMem|data~398 , instMem|data~398, Project4, 1
instance = comp, \instMem|data~406 , instMem|data~406, Project4, 1
instance = comp, \instMem|data~407 , instMem|data~407, Project4, 1
instance = comp, \instMem|data~408 , instMem|data~408, Project4, 1
instance = comp, \instMem|data~409 , instMem|data~409, Project4, 1
instance = comp, \instMem|data~410 , instMem|data~410, Project4, 1
instance = comp, \instMem|data~411 , instMem|data~411, Project4, 1
instance = comp, \instMem|data~412 , instMem|data~412, Project4, 1
instance = comp, \instMem|data~413 , instMem|data~413, Project4, 1
instance = comp, \SW[1]~I , SW[1], Project4, 1
instance = comp, \SW[2]~I , SW[2], Project4, 1
instance = comp, \KEY[3]~I , KEY[3], Project4, 1
instance = comp, \SW[9]~I , SW[9], Project4, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Project4, 1
instance = comp, \rtl~1clkctrl , rtl~1clkctrl, Project4, 1
instance = comp, \ioCtrl|heX|registerWrt~clkctrl , ioCtrl|heX|registerWrt~clkctrl, Project4, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, Project4, 1
instance = comp, \rtl~0clkctrl , rtl~0clkctrl, Project4, 1
instance = comp, \regFile|data~202feeder , regFile|data~202feeder, Project4, 1
instance = comp, \regFile|data~331feeder , regFile|data~331feeder, Project4, 1
instance = comp, \regFile|data~491feeder , regFile|data~491feeder, Project4, 1
instance = comp, \regFile|data~13feeder , regFile|data~13feeder, Project4, 1
instance = comp, \regFile|data~332feeder , regFile|data~332feeder, Project4, 1
instance = comp, \regFile|data~76feeder , regFile|data~76feeder, Project4, 1
instance = comp, \regFile|data~367feeder , regFile|data~367feeder, Project4, 1
instance = comp, \regFile|data~384feeder , regFile|data~384feeder, Project4, 1
instance = comp, \regFile|data~448feeder , regFile|data~448feeder, Project4, 1
instance = comp, \regFile|data~32feeder , regFile|data~32feeder, Project4, 1
instance = comp, \regFile|data~64feeder , regFile|data~64feeder, Project4, 1
instance = comp, \regFile|data~193feeder , regFile|data~193feeder, Project4, 1
instance = comp, \regFile|data~417feeder , regFile|data~417feeder, Project4, 1
instance = comp, \regFile|data~321feeder , regFile|data~321feeder, Project4, 1
instance = comp, \regFile|data~385feeder , regFile|data~385feeder, Project4, 1
instance = comp, \regFile|data~450feeder , regFile|data~450feeder, Project4, 1
instance = comp, \regFile|data~386feeder , regFile|data~386feeder, Project4, 1
instance = comp, \regFile|data~258feeder , regFile|data~258feeder, Project4, 1
instance = comp, \regFile|data~323feeder , regFile|data~323feeder, Project4, 1
instance = comp, \regFile|data~131feeder , regFile|data~131feeder, Project4, 1
instance = comp, \regFile|data~483feeder , regFile|data~483feeder, Project4, 1
instance = comp, \regFile|data~387feeder , regFile|data~387feeder, Project4, 1
instance = comp, \regFile|data~420feeder , regFile|data~420feeder, Project4, 1
instance = comp, \regFile|data~132feeder , regFile|data~132feeder, Project4, 1
instance = comp, \regFile|data~389feeder , regFile|data~389feeder, Project4, 1
instance = comp, \regFile|data~325feeder , regFile|data~325feeder, Project4, 1
instance = comp, \regFile|data~454feeder , regFile|data~454feeder, Project4, 1
instance = comp, \regFile|data~38feeder , regFile|data~38feeder, Project4, 1
instance = comp, \regFile|data~327feeder , regFile|data~327feeder, Project4, 1
instance = comp, \regFile|data~103feeder , regFile|data~103feeder, Project4, 1
instance = comp, \regFile|data~391feeder , regFile|data~391feeder, Project4, 1
instance = comp, \regFile|data~263feeder , regFile|data~263feeder, Project4, 1
instance = comp, \regFile|data~135feeder , regFile|data~135feeder, Project4, 1
instance = comp, \regFile|data~169feeder , regFile|data~169feeder, Project4, 1
instance = comp, \regFile|data~319feeder , regFile|data~319feeder, Project4, 1
instance = comp, \regFile|data~145feeder , regFile|data~145feeder, Project4, 1
instance = comp, \regFile|data~497feeder , regFile|data~497feeder, Project4, 1
instance = comp, \regFile|data~434feeder , regFile|data~434feeder, Project4, 1
instance = comp, \regFile|data~18feeder , regFile|data~18feeder, Project4, 1
instance = comp, \regFile|data~274feeder , regFile|data~274feeder, Project4, 1
instance = comp, \regFile|data~404feeder , regFile|data~404feeder, Project4, 1
instance = comp, \regFile|data~468feeder , regFile|data~468feeder, Project4, 1
instance = comp, \regFile|data~438feeder , regFile|data~438feeder, Project4, 1
instance = comp, \regFile|data~502feeder , regFile|data~502feeder, Project4, 1
instance = comp, \regFile|data~278feeder , regFile|data~278feeder, Project4, 1
instance = comp, \regFile|data~406feeder , regFile|data~406feeder, Project4, 1
instance = comp, \regFile|data~408feeder , regFile|data~408feeder, Project4, 1
instance = comp, \regFile|data~24feeder , regFile|data~24feeder, Project4, 1
instance = comp, \regFile|data~217feeder , regFile|data~217feeder, Project4, 1
instance = comp, \regFile|data~442feeder , regFile|data~442feeder, Project4, 1
instance = comp, \regFile|data~122feeder , regFile|data~122feeder, Project4, 1
instance = comp, \regFile|data~28feeder , regFile|data~28feeder, Project4, 1
instance = comp, \regFile|data~509feeder , regFile|data~509feeder, Project4, 1
instance = comp, \regFile|data~286feeder , regFile|data~286feeder, Project4, 1
instance = comp, \regFile|data~158feeder , regFile|data~158feeder, Project4, 1
instance = comp, \regFile|data~446feeder , regFile|data~446feeder, Project4, 1
instance = comp, \regFile|data~30feeder , regFile|data~30feeder, Project4, 1
instance = comp, \instMem|data~384 , instMem|data~384, Project4, 1
instance = comp, \instMem|data~386 , instMem|data~386, Project4, 1
instance = comp, \cont|Decoder0~0 , cont|Decoder0~0, Project4, 1
instance = comp, \cont|WideOr2~0 , cont|WideOr2~0, Project4, 1
instance = comp, \pipelineregister|regWrtEnOut~0 , pipelineregister|regWrtEnOut~0, Project4, 1
instance = comp, \pipelineregister|regWrtEnOut , pipelineregister|regWrtEnOut, Project4, 1
instance = comp, \cont|pcSel[1]~1 , cont|pcSel[1]~1, Project4, 1
instance = comp, \cont|Selector5~4 , cont|Selector5~4, Project4, 1
instance = comp, \instMem|data~265 , instMem|data~265, Project4, 1
instance = comp, \cont|WideOr7~0 , cont|WideOr7~0, Project4, 1
instance = comp, \instMem|data~322 , instMem|data~322, Project4, 1
instance = comp, \pcLogic|dataOut[4]~4 , pcLogic|dataOut[4]~4, Project4, 1
instance = comp, \pcLogic|dataOut[5]~6 , pcLogic|dataOut[5]~6, Project4, 1
instance = comp, \pc|dataOut[5]~7 , pc|dataOut[5]~7, Project4, 1
instance = comp, \instMem|data~105 , instMem|data~105, Project4, 1
instance = comp, \instMem|data~379 , instMem|data~379, Project4, 1
instance = comp, \instMem|data~380 , instMem|data~380, Project4, 1
instance = comp, \instMem|data~354 , instMem|data~354, Project4, 1
instance = comp, \instMem|data~355 , instMem|data~355, Project4, 1
instance = comp, \instMem|data~348 , instMem|data~348, Project4, 1
instance = comp, \instMem|data~349 , instMem|data~349, Project4, 1
instance = comp, \instMem|data~179 , instMem|data~179, Project4, 1
instance = comp, \instMem|data~53 , instMem|data~53, Project4, 1
instance = comp, \instMem|data~347 , instMem|data~347, Project4, 1
instance = comp, \instMem|data~350 , instMem|data~350, Project4, 1
instance = comp, \instMem|data~356 , instMem|data~356, Project4, 1
instance = comp, \cont|sndOpcode[1]~1 , cont|sndOpcode[1]~1, Project4, 1
instance = comp, \cont|WideOr0~0 , cont|WideOr0~0, Project4, 1
instance = comp, \alu1|Mux30~1 , alu1|Mux30~1, Project4, 1
instance = comp, \cont|WideOr9~0 , cont|WideOr9~0, Project4, 1
instance = comp, \instMem|data~283 , instMem|data~283, Project4, 1
instance = comp, \instMem|data~392 , instMem|data~392, Project4, 1
instance = comp, \instMem|data~279 , instMem|data~279, Project4, 1
instance = comp, \instMem|data~281 , instMem|data~281, Project4, 1
instance = comp, \instMem|data~282 , instMem|data~282, Project4, 1
instance = comp, \instMem|data~284 , instMem|data~284, Project4, 1
instance = comp, \cont|Selector18~1 , cont|Selector18~1, Project4, 1
instance = comp, \muxAluIn|dOut[5]~26 , muxAluIn|dOut[5]~26, Project4, 1
instance = comp, \alu1|Mux26~0 , alu1|Mux26~0, Project4, 1
instance = comp, \alu1|Mux26~4 , alu1|Mux26~4, Project4, 1
instance = comp, \SW[0]~I , SW[0], Project4, 1
instance = comp, \pc|dataOut[31]~29 , pc|dataOut[31]~29, Project4, 1
instance = comp, \pc|dataOut[5] , pc|dataOut[5], Project4, 1
instance = comp, \instMem|data~400 , instMem|data~400, Project4, 1
instance = comp, \instMem|data~401 , instMem|data~401, Project4, 1
instance = comp, \cont|imm[1]~0 , cont|imm[1]~0, Project4, 1
instance = comp, \cont|imm[1]~1 , cont|imm[1]~1, Project4, 1
instance = comp, \bac|branchAddr[2]~0 , bac|branchAddr[2]~0, Project4, 1
instance = comp, \bac|branchAddr[3]~2 , bac|branchAddr[3]~2, Project4, 1
instance = comp, \pc|dataOut[3]~8 , pc|dataOut[3]~8, Project4, 1
instance = comp, \alu1|Mux2~15 , alu1|Mux2~15, Project4, 1
instance = comp, \instMem|data~127 , instMem|data~127, Project4, 1
instance = comp, \instMem|data~342 , instMem|data~342, Project4, 1
instance = comp, \instMem|data~343 , instMem|data~343, Project4, 1
instance = comp, \instMem|data~344 , instMem|data~344, Project4, 1
instance = comp, \instMem|data~340 , instMem|data~340, Project4, 1
instance = comp, \instMem|data~336 , instMem|data~336, Project4, 1
instance = comp, \instMem|data~341 , instMem|data~341, Project4, 1
instance = comp, \instMem|data~318 , instMem|data~318, Project4, 1
instance = comp, \instMem|data~345 , instMem|data~345, Project4, 1
instance = comp, \instMem|data~346 , instMem|data~346, Project4, 1
instance = comp, \alu1|Mux30~0 , alu1|Mux30~0, Project4, 1
instance = comp, \instMem|data~369 , instMem|data~369, Project4, 1
instance = comp, \instMem|data~370 , instMem|data~370, Project4, 1
instance = comp, \instMem|data~358 , instMem|data~358, Project4, 1
instance = comp, \instMem|data~357 , instMem|data~357, Project4, 1
instance = comp, \instMem|data~359 , instMem|data~359, Project4, 1
instance = comp, \instMem|data~371 , instMem|data~371, Project4, 1
instance = comp, \alu1|Mux16~1 , alu1|Mux16~1, Project4, 1
instance = comp, \alu1|Mux16~2 , alu1|Mux16~2, Project4, 1
instance = comp, \alu1|Mux16~3 , alu1|Mux16~3, Project4, 1
instance = comp, \cont|sndOpcode[0]~3 , cont|sndOpcode[0]~3, Project4, 1
instance = comp, \instMem|data~218 , instMem|data~218, Project4, 1
instance = comp, \instMem|data~300 , instMem|data~300, Project4, 1
instance = comp, \instMem|data~299 , instMem|data~299, Project4, 1
instance = comp, \instMem|data~301 , instMem|data~301, Project4, 1
instance = comp, \instMem|data~298 , instMem|data~298, Project4, 1
instance = comp, \instMem|data~302 , instMem|data~302, Project4, 1
instance = comp, \instMem|data~66 , instMem|data~66, Project4, 1
instance = comp, \instMem|data~303 , instMem|data~303, Project4, 1
instance = comp, \cont|Selector4~7 , cont|Selector4~7, Project4, 1
instance = comp, \cont|Selector21~1 , cont|Selector21~1, Project4, 1
instance = comp, \cont|Selector20~1 , cont|Selector20~1, Project4, 1
instance = comp, \cont|Selector20~2 , cont|Selector20~2, Project4, 1
instance = comp, \alu1|Add0~9 , alu1|Add0~9, Project4, 1
instance = comp, \cont|Selector21~3 , cont|Selector21~3, Project4, 1
instance = comp, \cont|Selector21~4 , cont|Selector21~4, Project4, 1
instance = comp, \cont|Selector21~5 , cont|Selector21~5, Project4, 1
instance = comp, \pipelineregister|memSelOut~0 , pipelineregister|memSelOut~0, Project4, 1
instance = comp, \pipelineregister|memSelOut[1] , pipelineregister|memSelOut[1], Project4, 1
instance = comp, \cont|Decoder0~1 , cont|Decoder0~1, Project4, 1
instance = comp, \pipelineregister|memSelOut[0] , pipelineregister|memSelOut[0], Project4, 1
instance = comp, \instMem|data~34 , instMem|data~34, Project4, 1
instance = comp, \instMem|data~185 , instMem|data~185, Project4, 1
instance = comp, \instMem|data~177 , instMem|data~177, Project4, 1
instance = comp, \instMem|data~178 , instMem|data~178, Project4, 1
instance = comp, \instMem|data~181 , instMem|data~181, Project4, 1
instance = comp, \instMem|data~182 , instMem|data~182, Project4, 1
instance = comp, \instMem|data~183 , instMem|data~183, Project4, 1
instance = comp, \instMem|data~186 , instMem|data~186, Project4, 1
instance = comp, \pipelineregister|destRegOut~3 , pipelineregister|destRegOut~3, Project4, 1
instance = comp, \pipelineregister|destRegOut[3] , pipelineregister|destRegOut[3], Project4, 1
instance = comp, \regFile|data~1219 , regFile|data~1219, Project4, 1
instance = comp, \instMem|data~125 , instMem|data~125, Project4, 1
instance = comp, \instMem|data~124 , instMem|data~124, Project4, 1
instance = comp, \instMem|data~126 , instMem|data~126, Project4, 1
instance = comp, \instMem|data~107 , instMem|data~107, Project4, 1
instance = comp, \instMem|data~128 , instMem|data~128, Project4, 1
instance = comp, \instMem|data~135 , instMem|data~135, Project4, 1
instance = comp, \instMem|data~136 , instMem|data~136, Project4, 1
instance = comp, \pipelineregister|destRegOut~0 , pipelineregister|destRegOut~0, Project4, 1
instance = comp, \pipelineregister|destRegOut[1] , pipelineregister|destRegOut[1], Project4, 1
instance = comp, \instMem|data~106 , instMem|data~106, Project4, 1
instance = comp, \pipelineregister|destRegOut~1 , pipelineregister|destRegOut~1, Project4, 1
instance = comp, \pipelineregister|destRegOut[2] , pipelineregister|destRegOut[2], Project4, 1
instance = comp, \regFile|data~1229 , regFile|data~1229, Project4, 1
instance = comp, \regFile|data~482 , regFile|data~482, Project4, 1
instance = comp, \regFile|data~1222 , regFile|data~1222, Project4, 1
instance = comp, \regFile|data~1225 , regFile|data~1225, Project4, 1
instance = comp, \regFile|data~226 , regFile|data~226, Project4, 1
instance = comp, \regFile|data~1227 , regFile|data~1227, Project4, 1
instance = comp, \regFile|data~98 , regFile|data~98, Project4, 1
instance = comp, \regFile|data~1220 , regFile|data~1220, Project4, 1
instance = comp, \regFile|data~354 , regFile|data~354, Project4, 1
instance = comp, \instMem|data~95 , instMem|data~95, Project4, 1
instance = comp, \instMem|data~96 , instMem|data~96, Project4, 1
instance = comp, \instMem|data~97 , instMem|data~97, Project4, 1
instance = comp, \instMem|data~93 , instMem|data~93, Project4, 1
instance = comp, \instMem|data~94 , instMem|data~94, Project4, 1
instance = comp, \instMem|data~98 , instMem|data~98, Project4, 1
instance = comp, \cont|Selector1~0 , cont|Selector1~0, Project4, 1
instance = comp, \cont|Selector0~1 , cont|Selector0~1, Project4, 1
instance = comp, \cont|Selector1~1 , cont|Selector1~1, Project4, 1
instance = comp, \regFile|data~763 , regFile|data~763, Project4, 1
instance = comp, \regFile|data~764 , regFile|data~764, Project4, 1
instance = comp, \regFile|data~162feeder , regFile|data~162feeder, Project4, 1
instance = comp, \regFile|data~1232 , regFile|data~1232, Project4, 1
instance = comp, \regFile|data~162 , regFile|data~162, Project4, 1
instance = comp, \instMem|data~172 , instMem|data~172, Project4, 1
instance = comp, \instMem|data~163 , instMem|data~163, Project4, 1
instance = comp, \instMem|data~164 , instMem|data~164, Project4, 1
instance = comp, \instMem|data~165 , instMem|data~165, Project4, 1
instance = comp, \instMem|data~162 , instMem|data~162, Project4, 1
instance = comp, \instMem|data~166 , instMem|data~166, Project4, 1
instance = comp, \instMem|data~170 , instMem|data~170, Project4, 1
instance = comp, \instMem|data~173 , instMem|data~173, Project4, 1
instance = comp, \cont|Selector0~2 , cont|Selector0~2, Project4, 1
instance = comp, \cont|Selector0~3 , cont|Selector0~3, Project4, 1
instance = comp, \regFile|data~1234 , regFile|data~1234, Project4, 1
instance = comp, \regFile|data~34 , regFile|data~34, Project4, 1
instance = comp, \regFile|data~1230 , regFile|data~1230, Project4, 1
instance = comp, \regFile|data~290 , regFile|data~290, Project4, 1
instance = comp, \regFile|data~756 , regFile|data~756, Project4, 1
instance = comp, \regFile|data~757 , regFile|data~757, Project4, 1
instance = comp, \instMem|data~154 , instMem|data~154, Project4, 1
instance = comp, \instMem|data~152 , instMem|data~152, Project4, 1
instance = comp, \instMem|data~83 , instMem|data~83, Project4, 1
instance = comp, \instMem|data~153 , instMem|data~153, Project4, 1
instance = comp, \instMem|data~387 , instMem|data~387, Project4, 1
instance = comp, \instMem|data~161 , instMem|data~161, Project4, 1
instance = comp, \instMem|data~146 , instMem|data~146, Project4, 1
instance = comp, \instMem|data~147 , instMem|data~147, Project4, 1
instance = comp, \instMem|data~144 , instMem|data~144, Project4, 1
instance = comp, \instMem|data~149 , instMem|data~149, Project4, 1
instance = comp, \instMem|data~139 , instMem|data~139, Project4, 1
instance = comp, \instMem|data~140 , instMem|data~140, Project4, 1
instance = comp, \instMem|data~141 , instMem|data~141, Project4, 1
instance = comp, \instMem|data~143 , instMem|data~143, Project4, 1
instance = comp, \instMem|data~150 , instMem|data~150, Project4, 1
instance = comp, \cont|Selector3~3 , cont|Selector3~3, Project4, 1
instance = comp, \cont|Selector3~2 , cont|Selector3~2, Project4, 1
instance = comp, \regFile|data~765 , regFile|data~765, Project4, 1
instance = comp, \muxAluIn|dOut[2]~29 , muxAluIn|dOut[2]~29, Project4, 1
instance = comp, \alu1|Mux29~3 , alu1|Mux29~3, Project4, 1
instance = comp, \alu1|Mux29~0 , alu1|Mux29~0, Project4, 1
instance = comp, \alu1|Mux29~4 , alu1|Mux29~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~6 , pipelineregister|aluOutOut~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut[2] , pipelineregister|aluOutOut[2], Project4, 1
instance = comp, \muxMemOut|Mux29~2 , muxMemOut|Mux29~2, Project4, 1
instance = comp, \muxMemOut|Mux29~3 , muxMemOut|Mux29~3, Project4, 1
instance = comp, \regFile|data~418feeder , regFile|data~418feeder, Project4, 1
instance = comp, \regFile|data~1221 , regFile|data~1221, Project4, 1
instance = comp, \regFile|data~1236 , regFile|data~1236, Project4, 1
instance = comp, \regFile|data~418 , regFile|data~418, Project4, 1
instance = comp, \instMem|data~75 , instMem|data~75, Project4, 1
instance = comp, \instMem|data~74 , instMem|data~74, Project4, 1
instance = comp, \instMem|data~76 , instMem|data~76, Project4, 1
instance = comp, \instMem|data~72 , instMem|data~72, Project4, 1
instance = comp, \instMem|data~73 , instMem|data~73, Project4, 1
instance = comp, \instMem|data~77 , instMem|data~77, Project4, 1
instance = comp, \instMem|data~69 , instMem|data~69, Project4, 1
instance = comp, \instMem|data~70 , instMem|data~70, Project4, 1
instance = comp, \instMem|data~71 , instMem|data~71, Project4, 1
instance = comp, \instMem|data~80 , instMem|data~80, Project4, 1
instance = comp, \cont|Selector4~0 , cont|Selector4~0, Project4, 1
instance = comp, \instMem|data~121 , instMem|data~121, Project4, 1
instance = comp, \instMem|data~122 , instMem|data~122, Project4, 1
instance = comp, \instMem|data~109 , instMem|data~109, Project4, 1
instance = comp, \instMem|data~108 , instMem|data~108, Project4, 1
instance = comp, \instMem|data~110 , instMem|data~110, Project4, 1
instance = comp, \instMem|data~123 , instMem|data~123, Project4, 1
instance = comp, \cont|Selector6~0 , cont|Selector6~0, Project4, 1
instance = comp, \cont|Selector6~1 , cont|Selector6~1, Project4, 1
instance = comp, \regFile|data~603 , regFile|data~603, Project4, 1
instance = comp, \regFile|data~604 , regFile|data~604, Project4, 1
instance = comp, \instMem|data~188 , instMem|data~188, Project4, 1
instance = comp, \instMem|data~388 , instMem|data~388, Project4, 1
instance = comp, \instMem|data~192 , instMem|data~192, Project4, 1
instance = comp, \instMem|data~197 , instMem|data~197, Project4, 1
instance = comp, \instMem|data~193 , instMem|data~193, Project4, 1
instance = comp, \instMem|data~198 , instMem|data~198, Project4, 1
instance = comp, \instMem|data~199 , instMem|data~199, Project4, 1
instance = comp, \cont|Selector5~0 , cont|Selector5~0, Project4, 1
instance = comp, \cont|Selector5~1 , cont|Selector5~1, Project4, 1
instance = comp, \regFile|data~1223 , regFile|data~1223, Project4, 1
instance = comp, \regFile|data~1226 , regFile|data~1226, Project4, 1
instance = comp, \regFile|data~66 , regFile|data~66, Project4, 1
instance = comp, \regFile|data~2feeder , regFile|data~2feeder, Project4, 1
instance = comp, \regFile|data~1235 , regFile|data~1235, Project4, 1
instance = comp, \regFile|data~2 , regFile|data~2, Project4, 1
instance = comp, \regFile|data~600 , regFile|data~600, Project4, 1
instance = comp, \regFile|data~601 , regFile|data~601, Project4, 1
instance = comp, \cont|Selector4~2 , cont|Selector4~2, Project4, 1
instance = comp, \cont|Selector4~3 , cont|Selector4~3, Project4, 1
instance = comp, \regFile|data~602 , regFile|data~602, Project4, 1
instance = comp, \regFile|data~605 , regFile|data~605, Project4, 1
instance = comp, \alu1|Add0~10 , alu1|Add0~10, Project4, 1
instance = comp, \regFile|data~65 , regFile|data~65, Project4, 1
instance = comp, \regFile|data~586 , regFile|data~586, Project4, 1
instance = comp, \regFile|data~1216 , regFile|data~1216, Project4, 1
instance = comp, \regFile|data~1228 , regFile|data~1228, Project4, 1
instance = comp, \regFile|data~449 , regFile|data~449, Project4, 1
instance = comp, \regFile|data~587 , regFile|data~587, Project4, 1
instance = comp, \regFile|data~481feeder , regFile|data~481feeder, Project4, 1
instance = comp, \regFile|data~481 , regFile|data~481, Project4, 1
instance = comp, \regFile|data~225 , regFile|data~225, Project4, 1
instance = comp, \regFile|data~593 , regFile|data~593, Project4, 1
instance = comp, \regFile|data~594 , regFile|data~594, Project4, 1
instance = comp, \regFile|data~595 , regFile|data~595, Project4, 1
instance = comp, \muxAluIn|dOut[1]~30 , muxAluIn|dOut[1]~30, Project4, 1
instance = comp, \alu1|Mux30~3 , alu1|Mux30~3, Project4, 1
instance = comp, \pipelineregister|aluOutOut~4 , pipelineregister|aluOutOut~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~5 , pipelineregister|aluOutOut~5, Project4, 1
instance = comp, \pc|dataOut[1]~30 , pc|dataOut[1]~30, Project4, 1
instance = comp, \pc|dataOut[1] , pc|dataOut[1], Project4, 1
instance = comp, \pipelineregister|nxtPCOut~1 , pipelineregister|nxtPCOut~1, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[1] , pipelineregister|nxtPCOut[1], Project4, 1
instance = comp, \pipelineregister|aluOutOut[1] , pipelineregister|aluOutOut[1], Project4, 1
instance = comp, \muxMemOut|Mux30~2 , muxMemOut|Mux30~2, Project4, 1
instance = comp, \pipelineregister|isStoreOut~0 , pipelineregister|isStoreOut~0, Project4, 1
instance = comp, \pipelineregister|isStoreOut~1 , pipelineregister|isStoreOut~1, Project4, 1
instance = comp, \pipelineregister|isStoreOut , pipelineregister|isStoreOut, Project4, 1
instance = comp, \pipelineregister|aluOutOut~7 , pipelineregister|aluOutOut~7, Project4, 1
instance = comp, \pipelineregister|aluOutOut[3] , pipelineregister|aluOutOut[3], Project4, 1
instance = comp, \dataReg|dataOut~3 , dataReg|dataOut~3, Project4, 1
instance = comp, \dataReg|dataOut[3] , dataReg|dataOut[3], Project4, 1
instance = comp, \pcLogic|dataOut[8]~12 , pcLogic|dataOut[8]~12, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~8 , pipelineregister|nxtPCOut~8, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[8] , pipelineregister|nxtPCOut[8], Project4, 1
instance = comp, \muxMemOut|Mux23~2 , muxMemOut|Mux23~2, Project4, 1
instance = comp, \dataReg|dataOut~2 , dataReg|dataOut~2, Project4, 1
instance = comp, \dataReg|dataOut[2] , dataReg|dataOut[2], Project4, 1
instance = comp, \dataReg|dataOut~16 , dataReg|dataOut~16, Project4, 1
instance = comp, \dataReg|dataOut[12] , dataReg|dataOut[12], Project4, 1
instance = comp, \instMem|data~64 , instMem|data~64, Project4, 1
instance = comp, \instMem|data~61 , instMem|data~61, Project4, 1
instance = comp, \instMem|data~62 , instMem|data~62, Project4, 1
instance = comp, \instMem|data~63 , instMem|data~63, Project4, 1
instance = comp, \instMem|data~60 , instMem|data~60, Project4, 1
instance = comp, \instMem|data~65 , instMem|data~65, Project4, 1
instance = comp, \instMem|data~58 , instMem|data~58, Project4, 1
instance = comp, \instMem|data~57 , instMem|data~57, Project4, 1
instance = comp, \instMem|data~59 , instMem|data~59, Project4, 1
instance = comp, \instMem|data~52 , instMem|data~52, Project4, 1
instance = comp, \instMem|data~67 , instMem|data~67, Project4, 1
instance = comp, \instMem|data~211 , instMem|data~211, Project4, 1
instance = comp, \instMem|data~209 , instMem|data~209, Project4, 1
instance = comp, \instMem|data~208 , instMem|data~208, Project4, 1
instance = comp, \instMem|data~210 , instMem|data~210, Project4, 1
instance = comp, \instMem|data~212 , instMem|data~212, Project4, 1
instance = comp, \instMem|data~213 , instMem|data~213, Project4, 1
instance = comp, \instMem|data~215 , instMem|data~215, Project4, 1
instance = comp, \instMem|data~216 , instMem|data~216, Project4, 1
instance = comp, \cont|Selector0~4 , cont|Selector0~4, Project4, 1
instance = comp, \instMem|data~262 , instMem|data~262, Project4, 1
instance = comp, \instMem|data~261 , instMem|data~261, Project4, 1
instance = comp, \instMem|data~263 , instMem|data~263, Project4, 1
instance = comp, \instMem|data~242 , instMem|data~242, Project4, 1
instance = comp, \instMem|data~243 , instMem|data~243, Project4, 1
instance = comp, \instMem|data~381 , instMem|data~381, Project4, 1
instance = comp, \instMem|data~219 , instMem|data~219, Project4, 1
instance = comp, \instMem|data~382 , instMem|data~382, Project4, 1
instance = comp, \instMem|data~383 , instMem|data~383, Project4, 1
instance = comp, \cont|Selector4~9 , cont|Selector4~9, Project4, 1
instance = comp, \cont|Selector4~8 , cont|Selector4~8, Project4, 1
instance = comp, \instMem|data~230 , instMem|data~230, Project4, 1
instance = comp, \cont|Selector0~5 , cont|Selector0~5, Project4, 1
instance = comp, \cont|Selector10~0 , cont|Selector10~0, Project4, 1
instance = comp, \cont|Selector10~1 , cont|Selector10~1, Project4, 1
instance = comp, \muxAluIn|dOut[13]~18 , muxAluIn|dOut[13]~18, Project4, 1
instance = comp, \regFile|data~429feeder , regFile|data~429feeder, Project4, 1
instance = comp, \regFile|data~429 , regFile|data~429, Project4, 1
instance = comp, \regFile|data~709 , regFile|data~709, Project4, 1
instance = comp, \regFile|data~712 , regFile|data~712, Project4, 1
instance = comp, \regFile|data~109 , regFile|data~109, Project4, 1
instance = comp, \regFile|data~237 , regFile|data~237, Project4, 1
instance = comp, \regFile|data~713 , regFile|data~713, Project4, 1
instance = comp, \regFile|data~365 , regFile|data~365, Project4, 1
instance = comp, \regFile|data~714 , regFile|data~714, Project4, 1
instance = comp, \regFile|data~461 , regFile|data~461, Project4, 1
instance = comp, \regFile|data~1224 , regFile|data~1224, Project4, 1
instance = comp, \regFile|data~205 , regFile|data~205, Project4, 1
instance = comp, \regFile|data~707 , regFile|data~707, Project4, 1
instance = comp, \regFile|data~715 , regFile|data~715, Project4, 1
instance = comp, \pipelineregister|dataOut~13 , pipelineregister|dataOut~13, Project4, 1
instance = comp, \pipelineregister|dataOut[13] , pipelineregister|dataOut[13], Project4, 1
instance = comp, \DBUS[13]~67 , DBUS[13]~67, Project4, 1
instance = comp, \cont|Selector12~0 , cont|Selector12~0, Project4, 1
instance = comp, \cont|Selector12~1 , cont|Selector12~1, Project4, 1
instance = comp, \pcLogic|dataOut[10]~16 , pcLogic|dataOut[10]~16, Project4, 1
instance = comp, \pcLogic|dataOut[12]~20 , pcLogic|dataOut[12]~20, Project4, 1
instance = comp, \bac|branchAddr[6]~8 , bac|branchAddr[6]~8, Project4, 1
instance = comp, \bac|branchAddr[8]~12 , bac|branchAddr[8]~12, Project4, 1
instance = comp, \bac|branchAddr[9]~14 , bac|branchAddr[9]~14, Project4, 1
instance = comp, \bac|branchAddr[10]~16 , bac|branchAddr[10]~16, Project4, 1
instance = comp, \bac|branchAddr[11]~18 , bac|branchAddr[11]~18, Project4, 1
instance = comp, \bac|branchAddr[13]~22 , bac|branchAddr[13]~22, Project4, 1
instance = comp, \pc|dataOut[13]~10 , pc|dataOut[13]~10, Project4, 1
instance = comp, \pc|dataOut[13] , pc|dataOut[13], Project4, 1
instance = comp, \pcLogic|dataOut[13]~22 , pcLogic|dataOut[13]~22, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~13 , pipelineregister|nxtPCOut~13, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[13] , pipelineregister|nxtPCOut[13], Project4, 1
instance = comp, \muxMemOut|Mux18~0 , muxMemOut|Mux18~0, Project4, 1
instance = comp, \muxMemOut|Mux31~3 , muxMemOut|Mux31~3, Project4, 1
instance = comp, \muxMemOut|Mux18~1 , muxMemOut|Mux18~1, Project4, 1
instance = comp, \regFile|data~301feeder , regFile|data~301feeder, Project4, 1
instance = comp, \regFile|data~301 , regFile|data~301, Project4, 1
instance = comp, \regFile|data~879 , regFile|data~879, Project4, 1
instance = comp, \regFile|data~45 , regFile|data~45, Project4, 1
instance = comp, \regFile|data~881 , regFile|data~881, Project4, 1
instance = comp, \regFile|data~882 , regFile|data~882, Project4, 1
instance = comp, \regFile|data~493feeder , regFile|data~493feeder, Project4, 1
instance = comp, \regFile|data~493 , regFile|data~493, Project4, 1
instance = comp, \regFile|data~397feeder , regFile|data~397feeder, Project4, 1
instance = comp, \regFile|data~1237 , regFile|data~1237, Project4, 1
instance = comp, \regFile|data~397 , regFile|data~397, Project4, 1
instance = comp, \regFile|data~883 , regFile|data~883, Project4, 1
instance = comp, \regFile|data~884 , regFile|data~884, Project4, 1
instance = comp, \regFile|data~885 , regFile|data~885, Project4, 1
instance = comp, \alu1|Mux18~2 , alu1|Mux18~2, Project4, 1
instance = comp, \alu1|Mux18~3 , alu1|Mux18~3, Project4, 1
instance = comp, \alu1|Mux18~0 , alu1|Mux18~0, Project4, 1
instance = comp, \alu1|Mux18~4 , alu1|Mux18~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~22 , pipelineregister|aluOutOut~22, Project4, 1
instance = comp, \pipelineregister|aluOutOut[13] , pipelineregister|aluOutOut[13], Project4, 1
instance = comp, \dataReg|dataOut~17 , dataReg|dataOut~17, Project4, 1
instance = comp, \dataReg|dataOut[13] , dataReg|dataOut[13], Project4, 1
instance = comp, \dataMem|always0~0 , dataMem|always0~0, Project4, 1
instance = comp, \clkdi|Add0~28 , clkdi|Add0~28, Project4, 1
instance = comp, \clkdi|Add0~30 , clkdi|Add0~30, Project4, 1
instance = comp, \clkdi|counter[15] , clkdi|counter[15], Project4, 1
instance = comp, \clkdi|Add0~32 , clkdi|Add0~32, Project4, 1
instance = comp, \clkdi|counter[16] , clkdi|counter[16], Project4, 1
instance = comp, \clkdi|Add0~34 , clkdi|Add0~34, Project4, 1
instance = comp, \clkdi|counter~6 , clkdi|counter~6, Project4, 1
instance = comp, \clkdi|counter[17] , clkdi|counter[17], Project4, 1
instance = comp, \clkdi|Add0~36 , clkdi|Add0~36, Project4, 1
instance = comp, \clkdi|counter~7 , clkdi|counter~7, Project4, 1
instance = comp, \clkdi|counter[18] , clkdi|counter[18], Project4, 1
instance = comp, \clkdi|Add0~38 , clkdi|Add0~38, Project4, 1
instance = comp, \clkdi|counter[19] , clkdi|counter[19], Project4, 1
instance = comp, \clkdi|Equal0~5 , clkdi|Equal0~5, Project4, 1
instance = comp, \clkdi|Add0~40 , clkdi|Add0~40, Project4, 1
instance = comp, \clkdi|counter[20] , clkdi|counter[20], Project4, 1
instance = comp, \clkdi|Add0~42 , clkdi|Add0~42, Project4, 1
instance = comp, \clkdi|counter~8 , clkdi|counter~8, Project4, 1
instance = comp, \clkdi|counter[21] , clkdi|counter[21], Project4, 1
instance = comp, \clkdi|Add0~44 , clkdi|Add0~44, Project4, 1
instance = comp, \clkdi|counter[22] , clkdi|counter[22], Project4, 1
instance = comp, \clkdi|Equal0~6 , clkdi|Equal0~6, Project4, 1
instance = comp, \clkdi|Add0~46 , clkdi|Add0~46, Project4, 1
instance = comp, \clkdi|counter[23] , clkdi|counter[23], Project4, 1
instance = comp, \clkdi|Add0~48 , clkdi|Add0~48, Project4, 1
instance = comp, \clkdi|Add0~50 , clkdi|Add0~50, Project4, 1
instance = comp, \clkdi|counter[25] , clkdi|counter[25], Project4, 1
instance = comp, \clkdi|counter[26] , clkdi|counter[26], Project4, 1
instance = comp, \clkdi|counter[24] , clkdi|counter[24], Project4, 1
instance = comp, \clkdi|Equal0~7 , clkdi|Equal0~7, Project4, 1
instance = comp, \clkdi|Equal0~9 , clkdi|Equal0~9, Project4, 1
instance = comp, \clkdi|Add0~0 , clkdi|Add0~0, Project4, 1
instance = comp, \clkdi|counter~0 , clkdi|counter~0, Project4, 1
instance = comp, \clkdi|counter[0] , clkdi|counter[0], Project4, 1
instance = comp, \clkdi|Add0~2 , clkdi|Add0~2, Project4, 1
instance = comp, \clkdi|counter[1] , clkdi|counter[1], Project4, 1
instance = comp, \clkdi|Add0~4 , clkdi|Add0~4, Project4, 1
instance = comp, \clkdi|counter[2] , clkdi|counter[2], Project4, 1
instance = comp, \clkdi|Add0~6 , clkdi|Add0~6, Project4, 1
instance = comp, \clkdi|Add0~8 , clkdi|Add0~8, Project4, 1
instance = comp, \clkdi|counter[4] , clkdi|counter[4], Project4, 1
instance = comp, \clkdi|Add0~10 , clkdi|Add0~10, Project4, 1
instance = comp, \clkdi|counter~1 , clkdi|counter~1, Project4, 1
instance = comp, \clkdi|counter[5] , clkdi|counter[5], Project4, 1
instance = comp, \clkdi|Add0~12 , clkdi|Add0~12, Project4, 1
instance = comp, \clkdi|Add0~14 , clkdi|Add0~14, Project4, 1
instance = comp, \clkdi|counter~2 , clkdi|counter~2, Project4, 1
instance = comp, \clkdi|counter[7] , clkdi|counter[7], Project4, 1
instance = comp, \clkdi|Add0~18 , clkdi|Add0~18, Project4, 1
instance = comp, \clkdi|counter[9] , clkdi|counter[9], Project4, 1
instance = comp, \clkdi|Add0~20 , clkdi|Add0~20, Project4, 1
instance = comp, \clkdi|counter~4 , clkdi|counter~4, Project4, 1
instance = comp, \clkdi|counter[10] , clkdi|counter[10], Project4, 1
instance = comp, \clkdi|Add0~22 , clkdi|Add0~22, Project4, 1
instance = comp, \clkdi|counter[11] , clkdi|counter[11], Project4, 1
instance = comp, \clkdi|Add0~24 , clkdi|Add0~24, Project4, 1
instance = comp, \clkdi|Add0~26 , clkdi|Add0~26, Project4, 1
instance = comp, \clkdi|counter~5 , clkdi|counter~5, Project4, 1
instance = comp, \clkdi|counter[13] , clkdi|counter[13], Project4, 1
instance = comp, \clkdi|counter[14] , clkdi|counter[14], Project4, 1
instance = comp, \clkdi|counter[12] , clkdi|counter[12], Project4, 1
instance = comp, \clkdi|Equal0~3 , clkdi|Equal0~3, Project4, 1
instance = comp, \clkdi|counter[6] , clkdi|counter[6], Project4, 1
instance = comp, \clkdi|Equal0~1 , clkdi|Equal0~1, Project4, 1
instance = comp, \clkdi|counter[3] , clkdi|counter[3], Project4, 1
instance = comp, \clkdi|Equal0~0 , clkdi|Equal0~0, Project4, 1
instance = comp, \clkdi|Equal0~4 , clkdi|Equal0~4, Project4, 1
instance = comp, \clkdi|clkReg~0 , clkdi|clkReg~0, Project4, 1
instance = comp, \clkdi|clkReg , clkdi|clkReg, Project4, 1
instance = comp, \clkdi|clkReg~clkctrl , clkdi|clkReg~clkctrl, Project4, 1
instance = comp, \pipelineregister|aluOutOut~0 , pipelineregister|aluOutOut~0, Project4, 1
instance = comp, \cont|sndOpcode[2]~0 , cont|sndOpcode[2]~0, Project4, 1
instance = comp, \ioCtrl|ledG|registerWrt~0 , ioCtrl|ledG|registerWrt~0, Project4, 1
instance = comp, \ioCtrl|ledG|dBus~0 , ioCtrl|ledG|dBus~0, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~0 , ioCtrl|ledR|rledr|dataOut~0, Project4, 1
instance = comp, \cont|Selector2~0 , cont|Selector2~0, Project4, 1
instance = comp, \cont|Selector2~1 , cont|Selector2~1, Project4, 1
instance = comp, \alu1|Mux2~8 , alu1|Mux2~8, Project4, 1
instance = comp, \instMem|data~395 , instMem|data~395, Project4, 1
instance = comp, \alu1|Mux2~7 , alu1|Mux2~7, Project4, 1
instance = comp, \alu1|Mux2~9 , alu1|Mux2~9, Project4, 1
instance = comp, \alu1|Mux2~12 , alu1|Mux2~12, Project4, 1
instance = comp, \dataReg|dataOut~1 , dataReg|dataOut~1, Project4, 1
instance = comp, \pipelineregister|aluOutOut~9 , pipelineregister|aluOutOut~9, Project4, 1
instance = comp, \pipelineregister|aluOutOut[5] , pipelineregister|aluOutOut[5], Project4, 1
instance = comp, \dataReg|dataOut~5 , dataReg|dataOut~5, Project4, 1
instance = comp, \SW[6]~I , SW[6], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~5 , ioCtrl|switches|swdata|dataOut~5, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[6] , ioCtrl|switches|swdata|dataOut[6], Project4, 1
instance = comp, \DBUS[6]~42 , DBUS[6]~42, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~7 , ioCtrl|ledR|rledr|dataOut~7, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[6] , ioCtrl|ledG|rledg|dataOut[6], Project4, 1
instance = comp, \regFile|data~326feeder , regFile|data~326feeder, Project4, 1
instance = comp, \regFile|data~1217 , regFile|data~1217, Project4, 1
instance = comp, \regFile|data~326 , regFile|data~326, Project4, 1
instance = comp, \regFile|data~638 , regFile|data~638, Project4, 1
instance = comp, \regFile|data~294feeder , regFile|data~294feeder, Project4, 1
instance = comp, \regFile|data~294 , regFile|data~294, Project4, 1
instance = comp, \regFile|data~639 , regFile|data~639, Project4, 1
instance = comp, \regFile|data~642 , regFile|data~642, Project4, 1
instance = comp, \regFile|data~198 , regFile|data~198, Project4, 1
instance = comp, \regFile|data~1233 , regFile|data~1233, Project4, 1
instance = comp, \regFile|data~134 , regFile|data~134, Project4, 1
instance = comp, \regFile|data~166 , regFile|data~166, Project4, 1
instance = comp, \regFile|data~636 , regFile|data~636, Project4, 1
instance = comp, \regFile|data~637 , regFile|data~637, Project4, 1
instance = comp, \regFile|data~645 , regFile|data~645, Project4, 1
instance = comp, \pipelineregister|dataOut~6 , pipelineregister|dataOut~6, Project4, 1
instance = comp, \pipelineregister|dataOut[6] , pipelineregister|dataOut[6], Project4, 1
instance = comp, \SW[7]~I , SW[7], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~6 , ioCtrl|switches|swdata|dataOut~6, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[7] , ioCtrl|switches|swdata|dataOut[7], Project4, 1
instance = comp, \DBUS[7]~46 , DBUS[7]~46, Project4, 1
instance = comp, \pipelineregister|dataOut~7 , pipelineregister|dataOut~7, Project4, 1
instance = comp, \pipelineregister|dataOut[7] , pipelineregister|dataOut[7], Project4, 1
instance = comp, \dataReg|dataOut~9 , dataReg|dataOut~9, Project4, 1
instance = comp, \DBUS[10]~58 , DBUS[10]~58, Project4, 1
instance = comp, \DBUS[10]~59 , DBUS[10]~59, Project4, 1
instance = comp, \pipelineregister|dataOut~10 , pipelineregister|dataOut~10, Project4, 1
instance = comp, \pipelineregister|dataOut[10] , pipelineregister|dataOut[10], Project4, 1
instance = comp, \DBUS[10]~100 , DBUS[10]~100, Project4, 1
instance = comp, \dataReg|dataOut[0] , dataReg|dataOut[0], Project4, 1
instance = comp, \dataReg|dataOut[1]~feeder , dataReg|dataOut[1]~feeder, Project4, 1
instance = comp, \dataReg|dataOut[1] , dataReg|dataOut[1], Project4, 1
instance = comp, \dataReg|dataOut[5] , dataReg|dataOut[5], Project4, 1
instance = comp, \dataReg|dataOut[6]~feeder , dataReg|dataOut[6]~feeder, Project4, 1
instance = comp, \dataReg|dataOut[6] , dataReg|dataOut[6], Project4, 1
instance = comp, \dataReg|dataOut[7]~feeder , dataReg|dataOut[7]~feeder, Project4, 1
instance = comp, \dataReg|dataOut[7] , dataReg|dataOut[7], Project4, 1
instance = comp, \dataReg|dataOut[9]~feeder , dataReg|dataOut[9]~feeder, Project4, 1
instance = comp, \dataReg|dataOut[9] , dataReg|dataOut[9], Project4, 1
instance = comp, \dataReg|dataOut[10] , dataReg|dataOut[10], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~14 , ioCtrl|heX|rhex|dataOut~14, Project4, 1
instance = comp, \ioCtrl|heX|registerWrt , ioCtrl|heX|registerWrt, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[0]~12 , ioCtrl|heX|rhex|dataOut[0]~12, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[11] , ioCtrl|heX|rhex|dataOut[11], Project4, 1
instance = comp, \DBUS[11]~63 , DBUS[11]~63, Project4, 1
instance = comp, \DBUS[11]~61 , DBUS[11]~61, Project4, 1
instance = comp, \muxMemOut|Mux20~1 , muxMemOut|Mux20~1, Project4, 1
instance = comp, \regFile|data~363 , regFile|data~363, Project4, 1
instance = comp, \regFile|data~107 , regFile|data~107, Project4, 1
instance = comp, \regFile|data~693 , regFile|data~693, Project4, 1
instance = comp, \regFile|data~235 , regFile|data~235, Project4, 1
instance = comp, \regFile|data~694 , regFile|data~694, Project4, 1
instance = comp, \regFile|data~459 , regFile|data~459, Project4, 1
instance = comp, \regFile|data~203feeder , regFile|data~203feeder, Project4, 1
instance = comp, \regFile|data~203 , regFile|data~203, Project4, 1
instance = comp, \regFile|data~688 , regFile|data~688, Project4, 1
instance = comp, \regFile|data~689 , regFile|data~689, Project4, 1
instance = comp, \regFile|data~11feeder , regFile|data~11feeder, Project4, 1
instance = comp, \regFile|data~11 , regFile|data~11, Project4, 1
instance = comp, \regFile|data~139 , regFile|data~139, Project4, 1
instance = comp, \regFile|data~690 , regFile|data~690, Project4, 1
instance = comp, \regFile|data~1218 , regFile|data~1218, Project4, 1
instance = comp, \regFile|data~1231 , regFile|data~1231, Project4, 1
instance = comp, \regFile|data~267 , regFile|data~267, Project4, 1
instance = comp, \regFile|data~691 , regFile|data~691, Project4, 1
instance = comp, \regFile|data~692 , regFile|data~692, Project4, 1
instance = comp, \regFile|data~695 , regFile|data~695, Project4, 1
instance = comp, \pipelineregister|dataOut~11 , pipelineregister|dataOut~11, Project4, 1
instance = comp, \pipelineregister|dataOut[11] , pipelineregister|dataOut[11], Project4, 1
instance = comp, \DBUS[11]~101 , DBUS[11]~101, Project4, 1
instance = comp, \DBUS[10]~57 , DBUS[10]~57, Project4, 1
instance = comp, \DBUS[10]~60 , DBUS[10]~60, Project4, 1
instance = comp, \DBUS[10]~56 , DBUS[10]~56, Project4, 1
instance = comp, \muxMemOut|Mux21~1 , muxMemOut|Mux21~1, Project4, 1
instance = comp, \regFile|data~10feeder , regFile|data~10feeder, Project4, 1
instance = comp, \regFile|data~10 , regFile|data~10, Project4, 1
instance = comp, \regFile|data~74 , regFile|data~74, Project4, 1
instance = comp, \regFile|data~680 , regFile|data~680, Project4, 1
instance = comp, \regFile|data~42 , regFile|data~42, Project4, 1
instance = comp, \regFile|data~106 , regFile|data~106, Project4, 1
instance = comp, \regFile|data~681 , regFile|data~681, Project4, 1
instance = comp, \regFile|data~362 , regFile|data~362, Project4, 1
instance = comp, \regFile|data~298 , regFile|data~298, Project4, 1
instance = comp, \regFile|data~330 , regFile|data~330, Project4, 1
instance = comp, \regFile|data~266 , regFile|data~266, Project4, 1
instance = comp, \regFile|data~678 , regFile|data~678, Project4, 1
instance = comp, \regFile|data~679 , regFile|data~679, Project4, 1
instance = comp, \regFile|data~682 , regFile|data~682, Project4, 1
instance = comp, \regFile|data~458 , regFile|data~458, Project4, 1
instance = comp, \regFile|data~426 , regFile|data~426, Project4, 1
instance = comp, \regFile|data~394feeder , regFile|data~394feeder, Project4, 1
instance = comp, \regFile|data~394 , regFile|data~394, Project4, 1
instance = comp, \regFile|data~683 , regFile|data~683, Project4, 1
instance = comp, \regFile|data~684 , regFile|data~684, Project4, 1
instance = comp, \regFile|data~685 , regFile|data~685, Project4, 1
instance = comp, \instMem|data~240 , instMem|data~240, Project4, 1
instance = comp, \cont|Selector5~2 , cont|Selector5~2, Project4, 1
instance = comp, \instMem|data~249 , instMem|data~249, Project4, 1
instance = comp, \instMem|data~246 , instMem|data~246, Project4, 1
instance = comp, \instMem|data~250 , instMem|data~250, Project4, 1
instance = comp, \instMem|data~251 , instMem|data~251, Project4, 1
instance = comp, \cont|Selector5~3 , cont|Selector5~3, Project4, 1
instance = comp, \cont|Selector13~0 , cont|Selector13~0, Project4, 1
instance = comp, \cont|Selector13~1 , cont|Selector13~1, Project4, 1
instance = comp, \muxAluIn|dOut[10]~21 , muxAluIn|dOut[10]~21, Project4, 1
instance = comp, \regFile|data~853 , regFile|data~853, Project4, 1
instance = comp, \regFile|data~490 , regFile|data~490, Project4, 1
instance = comp, \regFile|data~854 , regFile|data~854, Project4, 1
instance = comp, \regFile|data~170 , regFile|data~170, Project4, 1
instance = comp, \regFile|data~847 , regFile|data~847, Project4, 1
instance = comp, \regFile|data~855 , regFile|data~855, Project4, 1
instance = comp, \alu1|Mux21~0 , alu1|Mux21~0, Project4, 1
instance = comp, \alu1|Add0~2 , alu1|Add0~2, Project4, 1
instance = comp, \pcLogic|dataOut[9]~14 , pcLogic|dataOut[9]~14, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~9 , pipelineregister|nxtPCOut~9, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[9] , pipelineregister|nxtPCOut[9], Project4, 1
instance = comp, \muxMemOut|Mux22~2 , muxMemOut|Mux22~2, Project4, 1
instance = comp, \muxMemOut|Mux22~3 , muxMemOut|Mux22~3, Project4, 1
instance = comp, \regFile|data~9 , regFile|data~9, Project4, 1
instance = comp, \regFile|data~265 , regFile|data~265, Project4, 1
instance = comp, \regFile|data~670 , regFile|data~670, Project4, 1
instance = comp, \regFile|data~393 , regFile|data~393, Project4, 1
instance = comp, \regFile|data~671 , regFile|data~671, Project4, 1
instance = comp, \regFile|data~672 , regFile|data~672, Project4, 1
instance = comp, \regFile|data~201 , regFile|data~201, Project4, 1
instance = comp, \regFile|data~457feeder , regFile|data~457feeder, Project4, 1
instance = comp, \regFile|data~457 , regFile|data~457, Project4, 1
instance = comp, \regFile|data~667 , regFile|data~667, Project4, 1
instance = comp, \regFile|data~675 , regFile|data~675, Project4, 1
instance = comp, \alu1|Add0~3 , alu1|Add0~3, Project4, 1
instance = comp, \regFile|data~328 , regFile|data~328, Project4, 1
instance = comp, \regFile|data~826 , regFile|data~826, Project4, 1
instance = comp, \regFile|data~456 , regFile|data~456, Project4, 1
instance = comp, \regFile|data~827 , regFile|data~827, Project4, 1
instance = comp, \regFile|data~424 , regFile|data~424, Project4, 1
instance = comp, \regFile|data~168 , regFile|data~168, Project4, 1
instance = comp, \regFile|data~828 , regFile|data~828, Project4, 1
instance = comp, \regFile|data~829 , regFile|data~829, Project4, 1
instance = comp, \regFile|data~832 , regFile|data~832, Project4, 1
instance = comp, \regFile|data~488feeder , regFile|data~488feeder, Project4, 1
instance = comp, \regFile|data~488 , regFile|data~488, Project4, 1
instance = comp, \regFile|data~104feeder , regFile|data~104feeder, Project4, 1
instance = comp, \regFile|data~104 , regFile|data~104, Project4, 1
instance = comp, \regFile|data~232 , regFile|data~232, Project4, 1
instance = comp, \regFile|data~833 , regFile|data~833, Project4, 1
instance = comp, \regFile|data~834 , regFile|data~834, Project4, 1
instance = comp, \regFile|data~835 , regFile|data~835, Project4, 1
instance = comp, \alu1|Add0~5 , alu1|Add0~5, Project4, 1
instance = comp, \alu1|Add0~6 , alu1|Add0~6, Project4, 1
instance = comp, \SW[5]~I , SW[5], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~4 , ioCtrl|switches|swdata|dataOut~4, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[5] , ioCtrl|switches|swdata|dataOut[5], Project4, 1
instance = comp, \DBUS[5]~38 , DBUS[5]~38, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~6 , ioCtrl|ledR|rledr|dataOut~6, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[0]~1 , ioCtrl|ledR|rledr|dataOut[0]~1, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[5] , ioCtrl|ledR|rledr|dataOut[5], Project4, 1
instance = comp, \ioCtrl|heX|dBus~0 , ioCtrl|heX|dBus~0, Project4, 1
instance = comp, \DBUS[5]~41 , DBUS[5]~41, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[5]~feeder , ioCtrl|ledG|rledg|dataOut[5]~feeder, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[5] , ioCtrl|ledG|rledg|dataOut[5], Project4, 1
instance = comp, \DBUS[5]~40 , DBUS[5]~40, Project4, 1
instance = comp, \DBUS[5]~79 , DBUS[5]~79, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~5 , pipelineregister|nxtPCOut~5, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[5] , pipelineregister|nxtPCOut[5], Project4, 1
instance = comp, \muxMemOut|Mux26~2 , muxMemOut|Mux26~2, Project4, 1
instance = comp, \muxMemOut|Mux26~3 , muxMemOut|Mux26~3, Project4, 1
instance = comp, \regFile|data~37 , regFile|data~37, Project4, 1
instance = comp, \regFile|data~69 , regFile|data~69, Project4, 1
instance = comp, \regFile|data~5feeder , regFile|data~5feeder, Project4, 1
instance = comp, \regFile|data~5 , regFile|data~5, Project4, 1
instance = comp, \regFile|data~800 , regFile|data~800, Project4, 1
instance = comp, \regFile|data~801 , regFile|data~801, Project4, 1
instance = comp, \regFile|data~357 , regFile|data~357, Project4, 1
instance = comp, \regFile|data~293feeder , regFile|data~293feeder, Project4, 1
instance = comp, \regFile|data~293 , regFile|data~293, Project4, 1
instance = comp, \regFile|data~799 , regFile|data~799, Project4, 1
instance = comp, \regFile|data~802 , regFile|data~802, Project4, 1
instance = comp, \regFile|data~453 , regFile|data~453, Project4, 1
instance = comp, \regFile|data~485 , regFile|data~485, Project4, 1
instance = comp, \regFile|data~804 , regFile|data~804, Project4, 1
instance = comp, \regFile|data~229 , regFile|data~229, Project4, 1
instance = comp, \regFile|data~197feeder , regFile|data~197feeder, Project4, 1
instance = comp, \regFile|data~197 , regFile|data~197, Project4, 1
instance = comp, \regFile|data~797 , regFile|data~797, Project4, 1
instance = comp, \regFile|data~805 , regFile|data~805, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~4 , pipelineregister|nxtPCOut~4, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[4] , pipelineregister|nxtPCOut[4], Project4, 1
instance = comp, \muxMemOut|Mux27~2 , muxMemOut|Mux27~2, Project4, 1
instance = comp, \SW[4]~I , SW[4], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~3 , ioCtrl|switches|swdata|dataOut~3, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[4] , ioCtrl|switches|swdata|dataOut[4], Project4, 1
instance = comp, \DBUS[4]~34 , DBUS[4]~34, Project4, 1
instance = comp, \pipelineregister|dataOut~4 , pipelineregister|dataOut~4, Project4, 1
instance = comp, \pipelineregister|dataOut[4] , pipelineregister|dataOut[4], Project4, 1
instance = comp, \DBUS[4]~35 , DBUS[4]~35, Project4, 1
instance = comp, \DBUS[4]~36 , DBUS[4]~36, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~5 , ioCtrl|ledR|rledr|dataOut~5, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[4] , ioCtrl|heX|rhex|dataOut[4], Project4, 1
instance = comp, \DBUS[4]~37 , DBUS[4]~37, Project4, 1
instance = comp, \DBUS[4]~78 , DBUS[4]~78, Project4, 1
instance = comp, \muxMemOut|Mux27~3 , muxMemOut|Mux27~3, Project4, 1
instance = comp, \regFile|data~484feeder , regFile|data~484feeder, Project4, 1
instance = comp, \regFile|data~484 , regFile|data~484, Project4, 1
instance = comp, \regFile|data~452feeder , regFile|data~452feeder, Project4, 1
instance = comp, \regFile|data~452 , regFile|data~452, Project4, 1
instance = comp, \regFile|data~388feeder , regFile|data~388feeder, Project4, 1
instance = comp, \regFile|data~388 , regFile|data~388, Project4, 1
instance = comp, \regFile|data~623 , regFile|data~623, Project4, 1
instance = comp, \regFile|data~624 , regFile|data~624, Project4, 1
instance = comp, \regFile|data~228feeder , regFile|data~228feeder, Project4, 1
instance = comp, \regFile|data~228 , regFile|data~228, Project4, 1
instance = comp, \regFile|data~196feeder , regFile|data~196feeder, Project4, 1
instance = comp, \regFile|data~196 , regFile|data~196, Project4, 1
instance = comp, \regFile|data~618 , regFile|data~618, Project4, 1
instance = comp, \regFile|data~619 , regFile|data~619, Project4, 1
instance = comp, \regFile|data~68 , regFile|data~68, Project4, 1
instance = comp, \regFile|data~100feeder , regFile|data~100feeder, Project4, 1
instance = comp, \regFile|data~100 , regFile|data~100, Project4, 1
instance = comp, \regFile|data~621 , regFile|data~621, Project4, 1
instance = comp, \regFile|data~622 , regFile|data~622, Project4, 1
instance = comp, \regFile|data~625 , regFile|data~625, Project4, 1
instance = comp, \alu1|Add0~8 , alu1|Add0~8, Project4, 1
instance = comp, \alu1|Add0~21 , alu1|Add0~21, Project4, 1
instance = comp, \alu1|Add0~31 , alu1|Add0~31, Project4, 1
instance = comp, \alu1|Add0~35 , alu1|Add0~35, Project4, 1
instance = comp, \alu1|dataOut~2 , alu1|dataOut~2, Project4, 1
instance = comp, \alu1|Mux21~1 , alu1|Mux21~1, Project4, 1
instance = comp, \alu1|Mux21~2 , alu1|Mux21~2, Project4, 1
instance = comp, \alu1|Mux21~3 , alu1|Mux21~3, Project4, 1
instance = comp, \alu1|Mux21~4 , alu1|Mux21~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~14 , pipelineregister|aluOutOut~14, Project4, 1
instance = comp, \pipelineregister|aluOutOut[10] , pipelineregister|aluOutOut[10], Project4, 1
instance = comp, \dataReg|dataOut~10 , dataReg|dataOut~10, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a6 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a6, Project4, 1
instance = comp, \DBUS[7]~47 , DBUS[7]~47, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[7] , ioCtrl|heX|rhex|dataOut[7], Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[7] , ioCtrl|ledR|rledr|dataOut[7], Project4, 1
instance = comp, \DBUS[7]~49 , DBUS[7]~49, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~8 , ioCtrl|ledR|rledr|dataOut~8, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[7] , ioCtrl|ledG|rledg|dataOut[7], Project4, 1
instance = comp, \DBUS[7]~48 , DBUS[7]~48, Project4, 1
instance = comp, \DBUS[7]~81 , DBUS[7]~81, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~7 , pipelineregister|nxtPCOut~7, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[7] , pipelineregister|nxtPCOut[7], Project4, 1
instance = comp, \muxMemOut|Mux24~2 , muxMemOut|Mux24~2, Project4, 1
instance = comp, \muxMemOut|Mux24~3 , muxMemOut|Mux24~3, Project4, 1
instance = comp, \regFile|data~359feeder , regFile|data~359feeder, Project4, 1
instance = comp, \regFile|data~359 , regFile|data~359, Project4, 1
instance = comp, \regFile|data~653 , regFile|data~653, Project4, 1
instance = comp, \regFile|data~231 , regFile|data~231, Project4, 1
instance = comp, \regFile|data~487 , regFile|data~487, Project4, 1
instance = comp, \regFile|data~654 , regFile|data~654, Project4, 1
instance = comp, \regFile|data~167 , regFile|data~167, Project4, 1
instance = comp, \regFile|data~39 , regFile|data~39, Project4, 1
instance = comp, \regFile|data~646 , regFile|data~646, Project4, 1
instance = comp, \regFile|data~647 , regFile|data~647, Project4, 1
instance = comp, \regFile|data~655 , regFile|data~655, Project4, 1
instance = comp, \muxAluIn|dOut[7]~24 , muxAluIn|dOut[7]~24, Project4, 1
instance = comp, \alu1|Mux24~0 , alu1|Mux24~0, Project4, 1
instance = comp, \regFile|data~199feeder , regFile|data~199feeder, Project4, 1
instance = comp, \regFile|data~199 , regFile|data~199, Project4, 1
instance = comp, \regFile|data~818 , regFile|data~818, Project4, 1
instance = comp, \regFile|data~819 , regFile|data~819, Project4, 1
instance = comp, \regFile|data~822 , regFile|data~822, Project4, 1
instance = comp, \regFile|data~423 , regFile|data~423, Project4, 1
instance = comp, \regFile|data~824 , regFile|data~824, Project4, 1
instance = comp, \regFile|data~825 , regFile|data~825, Project4, 1
instance = comp, \alu1|dataOut~6 , alu1|dataOut~6, Project4, 1
instance = comp, \alu1|Mux24~1 , alu1|Mux24~1, Project4, 1
instance = comp, \alu1|Mux24~2 , alu1|Mux24~2, Project4, 1
instance = comp, \alu1|Mux24~3 , alu1|Mux24~3, Project4, 1
instance = comp, \alu1|Mux24~4 , alu1|Mux24~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~11 , pipelineregister|aluOutOut~11, Project4, 1
instance = comp, \pipelineregister|aluOutOut[7] , pipelineregister|aluOutOut[7], Project4, 1
instance = comp, \dataReg|dataOut~7 , dataReg|dataOut~7, Project4, 1
instance = comp, \DBUS[6]~43 , DBUS[6]~43, Project4, 1
instance = comp, \DBUS[6]~44 , DBUS[6]~44, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[6] , ioCtrl|ledR|rledr|dataOut[6], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[6] , ioCtrl|heX|rhex|dataOut[6], Project4, 1
instance = comp, \DBUS[6]~45 , DBUS[6]~45, Project4, 1
instance = comp, \DBUS[6]~80 , DBUS[6]~80, Project4, 1
instance = comp, \muxMemOut|Mux25~3 , muxMemOut|Mux25~3, Project4, 1
instance = comp, \regFile|data~230 , regFile|data~230, Project4, 1
instance = comp, \regFile|data~486 , regFile|data~486, Project4, 1
instance = comp, \regFile|data~794 , regFile|data~794, Project4, 1
instance = comp, \regFile|data~6feeder , regFile|data~6feeder, Project4, 1
instance = comp, \regFile|data~6 , regFile|data~6, Project4, 1
instance = comp, \regFile|data~790 , regFile|data~790, Project4, 1
instance = comp, \regFile|data~262 , regFile|data~262, Project4, 1
instance = comp, \regFile|data~791 , regFile|data~791, Project4, 1
instance = comp, \regFile|data~70 , regFile|data~70, Project4, 1
instance = comp, \regFile|data~788 , regFile|data~788, Project4, 1
instance = comp, \regFile|data~789 , regFile|data~789, Project4, 1
instance = comp, \regFile|data~792 , regFile|data~792, Project4, 1
instance = comp, \regFile|data~795 , regFile|data~795, Project4, 1
instance = comp, \muxAluIn|dOut[6]~25 , muxAluIn|dOut[6]~25, Project4, 1
instance = comp, \alu1|Mux25~0 , alu1|Mux25~0, Project4, 1
instance = comp, \alu1|Mux25~3 , alu1|Mux25~3, Project4, 1
instance = comp, \alu1|Mux25~4 , alu1|Mux25~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~10 , pipelineregister|aluOutOut~10, Project4, 1
instance = comp, \pipelineregister|aluOutOut[6] , pipelineregister|aluOutOut[6], Project4, 1
instance = comp, \dataReg|dataOut~6 , dataReg|dataOut~6, Project4, 1
instance = comp, \pipelineregister|dataOut~31 , pipelineregister|dataOut~31, Project4, 1
instance = comp, \pipelineregister|dataOut[30] , pipelineregister|dataOut[30], Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a29 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a29, Project4, 1
instance = comp, \DBUS[30]~99 , DBUS[30]~99, Project4, 1
instance = comp, \DBUS[29]~98 , DBUS[29]~98, Project4, 1
instance = comp, \cont|Selector9~0 , cont|Selector9~0, Project4, 1
instance = comp, \instMem|data~200 , instMem|data~200, Project4, 1
instance = comp, \instMem|data~389 , instMem|data~389, Project4, 1
instance = comp, \instMem|data~201 , instMem|data~201, Project4, 1
instance = comp, \instMem|data~203 , instMem|data~203, Project4, 1
instance = comp, \instMem|data~204 , instMem|data~204, Project4, 1
instance = comp, \instMem|data~202 , instMem|data~202, Project4, 1
instance = comp, \instMem|data~206 , instMem|data~206, Project4, 1
instance = comp, \instMem|data~207 , instMem|data~207, Project4, 1
instance = comp, \cont|Selector8~0 , cont|Selector8~0, Project4, 1
instance = comp, \cont|Selector9~2 , cont|Selector9~2, Project4, 1
instance = comp, \cont|Selector8~1 , cont|Selector8~1, Project4, 1
instance = comp, \instMem|data~220 , instMem|data~220, Project4, 1
instance = comp, \instMem|data~224 , instMem|data~224, Project4, 1
instance = comp, \instMem|data~226 , instMem|data~226, Project4, 1
instance = comp, \instMem|data~223 , instMem|data~223, Project4, 1
instance = comp, \instMem|data~228 , instMem|data~228, Project4, 1
instance = comp, \instMem|data~229 , instMem|data~229, Project4, 1
instance = comp, \cont|Selector5~7 , cont|Selector5~7, Project4, 1
instance = comp, \cont|Selector11~0 , cont|Selector11~0, Project4, 1
instance = comp, \cont|Selector11~1 , cont|Selector11~1, Project4, 1
instance = comp, \bac|branchAddr[14]~24 , bac|branchAddr[14]~24, Project4, 1
instance = comp, \pc|dataOut[14]~11 , pc|dataOut[14]~11, Project4, 1
instance = comp, \pc|dataOut[14] , pc|dataOut[14], Project4, 1
instance = comp, \pcLogic|dataOut[14]~24 , pcLogic|dataOut[14]~24, Project4, 1
instance = comp, \pcLogic|dataOut[15]~26 , pcLogic|dataOut[15]~26, Project4, 1
instance = comp, \pcLogic|dataOut[16]~28 , pcLogic|dataOut[16]~28, Project4, 1
instance = comp, \pcLogic|dataOut[17]~30 , pcLogic|dataOut[17]~30, Project4, 1
instance = comp, \cont|Selector9~3 , cont|Selector9~3, Project4, 1
instance = comp, \cont|Selector9~4 , cont|Selector9~4, Project4, 1
instance = comp, \bac|branchAddr[18]~32 , bac|branchAddr[18]~32, Project4, 1
instance = comp, \bac|branchAddr[19]~34 , bac|branchAddr[19]~34, Project4, 1
instance = comp, \pcLogic|dataOut[18]~32 , pcLogic|dataOut[18]~32, Project4, 1
instance = comp, \pc|dataOut[18]~15 , pc|dataOut[18]~15, Project4, 1
instance = comp, \alu1|Mux2~10 , alu1|Mux2~10, Project4, 1
instance = comp, \DBUS[18]~87 , DBUS[18]~87, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~19 , pipelineregister|nxtPCOut~19, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[18] , pipelineregister|nxtPCOut[18], Project4, 1
instance = comp, \regFile|data~466 , regFile|data~466, Project4, 1
instance = comp, \regFile|data~1194 , regFile|data~1194, Project4, 1
instance = comp, \regFile|data~210 , regFile|data~210, Project4, 1
instance = comp, \regFile|data~242 , regFile|data~242, Project4, 1
instance = comp, \regFile|data~178feeder , regFile|data~178feeder, Project4, 1
instance = comp, \regFile|data~178 , regFile|data~178, Project4, 1
instance = comp, \regFile|data~146feeder , regFile|data~146feeder, Project4, 1
instance = comp, \regFile|data~146 , regFile|data~146, Project4, 1
instance = comp, \regFile|data~1186 , regFile|data~1186, Project4, 1
instance = comp, \regFile|data~1187 , regFile|data~1187, Project4, 1
instance = comp, \regFile|data~1195 , regFile|data~1195, Project4, 1
instance = comp, \muxAluIn|dOut[18]~13 , muxAluIn|dOut[18]~13, Project4, 1
instance = comp, \alu1|Mux13~4 , alu1|Mux13~4, Project4, 1
instance = comp, \alu1|Mux13~8 , alu1|Mux13~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~27 , pipelineregister|aluOutOut~27, Project4, 1
instance = comp, \pipelineregister|aluOutOut[18] , pipelineregister|aluOutOut[18], Project4, 1
instance = comp, \muxMemOut|Mux13~2 , muxMemOut|Mux13~2, Project4, 1
instance = comp, \muxMemOut|Mux13~3 , muxMemOut|Mux13~3, Project4, 1
instance = comp, \regFile|data~498 , regFile|data~498, Project4, 1
instance = comp, \regFile|data~934 , regFile|data~934, Project4, 1
instance = comp, \regFile|data~50 , regFile|data~50, Project4, 1
instance = comp, \regFile|data~926 , regFile|data~926, Project4, 1
instance = comp, \regFile|data~927 , regFile|data~927, Project4, 1
instance = comp, \regFile|data~935 , regFile|data~935, Project4, 1
instance = comp, \alu1|Mux13~6 , alu1|Mux13~6, Project4, 1
instance = comp, \alu1|Mux13~7 , alu1|Mux13~7, Project4, 1
instance = comp, \pc|dataOut[18] , pc|dataOut[18], Project4, 1
instance = comp, \pcLogic|dataOut[19]~34 , pcLogic|dataOut[19]~34, Project4, 1
instance = comp, \pc|dataOut[19]~16 , pc|dataOut[19]~16, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~20 , pipelineregister|nxtPCOut~20, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[19] , pipelineregister|nxtPCOut[19], Project4, 1
instance = comp, \regFile|data~51 , regFile|data~51, Project4, 1
instance = comp, \regFile|data~307 , regFile|data~307, Project4, 1
instance = comp, \regFile|data~1176 , regFile|data~1176, Project4, 1
instance = comp, \regFile|data~1177 , regFile|data~1177, Project4, 1
instance = comp, \regFile|data~211feeder , regFile|data~211feeder, Project4, 1
instance = comp, \regFile|data~211 , regFile|data~211, Project4, 1
instance = comp, \regFile|data~1178 , regFile|data~1178, Project4, 1
instance = comp, \regFile|data~339 , regFile|data~339, Project4, 1
instance = comp, \regFile|data~1179 , regFile|data~1179, Project4, 1
instance = comp, \regFile|data~403 , regFile|data~403, Project4, 1
instance = comp, \regFile|data~275 , regFile|data~275, Project4, 1
instance = comp, \regFile|data~1181 , regFile|data~1181, Project4, 1
instance = comp, \regFile|data~1182 , regFile|data~1182, Project4, 1
instance = comp, \regFile|data~1185 , regFile|data~1185, Project4, 1
instance = comp, \muxAluIn|dOut[19]~12 , muxAluIn|dOut[19]~12, Project4, 1
instance = comp, \alu1|Mux12~4 , alu1|Mux12~4, Project4, 1
instance = comp, \alu1|Mux12~8 , alu1|Mux12~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~15 , pipelineregister|aluOutOut~15, Project4, 1
instance = comp, \pipelineregister|aluOutOut~28 , pipelineregister|aluOutOut~28, Project4, 1
instance = comp, \pipelineregister|aluOutOut[19] , pipelineregister|aluOutOut[19], Project4, 1
instance = comp, \muxMemOut|Mux12~2 , muxMemOut|Mux12~2, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a19 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a19, Project4, 1
instance = comp, \DBUS[20]~89 , DBUS[20]~89, Project4, 1
instance = comp, \DBUS[19]~88 , DBUS[19]~88, Project4, 1
instance = comp, \muxMemOut|Mux12~3 , muxMemOut|Mux12~3, Project4, 1
instance = comp, \regFile|data~179 , regFile|data~179, Project4, 1
instance = comp, \regFile|data~147 , regFile|data~147, Project4, 1
instance = comp, \regFile|data~938 , regFile|data~938, Project4, 1
instance = comp, \regFile|data~243 , regFile|data~243, Project4, 1
instance = comp, \regFile|data~939 , regFile|data~939, Project4, 1
instance = comp, \regFile|data~19 , regFile|data~19, Project4, 1
instance = comp, \regFile|data~940 , regFile|data~940, Project4, 1
instance = comp, \regFile|data~83 , regFile|data~83, Project4, 1
instance = comp, \regFile|data~115 , regFile|data~115, Project4, 1
instance = comp, \regFile|data~941 , regFile|data~941, Project4, 1
instance = comp, \regFile|data~942 , regFile|data~942, Project4, 1
instance = comp, \regFile|data~936 , regFile|data~936, Project4, 1
instance = comp, \regFile|data~937 , regFile|data~937, Project4, 1
instance = comp, \regFile|data~945 , regFile|data~945, Project4, 1
instance = comp, \regFile|data~369 , regFile|data~369, Project4, 1
instance = comp, \regFile|data~113 , regFile|data~113, Project4, 1
instance = comp, \regFile|data~241 , regFile|data~241, Project4, 1
instance = comp, \regFile|data~1203 , regFile|data~1203, Project4, 1
instance = comp, \regFile|data~1204 , regFile|data~1204, Project4, 1
instance = comp, \regFile|data~81 , regFile|data~81, Project4, 1
instance = comp, \regFile|data~337 , regFile|data~337, Project4, 1
instance = comp, \regFile|data~1196 , regFile|data~1196, Project4, 1
instance = comp, \regFile|data~209feeder , regFile|data~209feeder, Project4, 1
instance = comp, \regFile|data~209 , regFile|data~209, Project4, 1
instance = comp, \regFile|data~1197 , regFile|data~1197, Project4, 1
instance = comp, \regFile|data~1205 , regFile|data~1205, Project4, 1
instance = comp, \alu1|Add0~52 , alu1|Add0~52, Project4, 1
instance = comp, \alu1|Add0~53 , alu1|Add0~53, Project4, 1
instance = comp, \regFile|data~399 , regFile|data~399, Project4, 1
instance = comp, \regFile|data~15feeder , regFile|data~15feeder, Project4, 1
instance = comp, \regFile|data~15 , regFile|data~15, Project4, 1
instance = comp, \regFile|data~730 , regFile|data~730, Project4, 1
instance = comp, \regFile|data~731 , regFile|data~731, Project4, 1
instance = comp, \regFile|data~335 , regFile|data~335, Project4, 1
instance = comp, \regFile|data~729 , regFile|data~729, Project4, 1
instance = comp, \regFile|data~732 , regFile|data~732, Project4, 1
instance = comp, \regFile|data~47 , regFile|data~47, Project4, 1
instance = comp, \regFile|data~303 , regFile|data~303, Project4, 1
instance = comp, \regFile|data~726 , regFile|data~726, Project4, 1
instance = comp, \regFile|data~431 , regFile|data~431, Project4, 1
instance = comp, \regFile|data~175 , regFile|data~175, Project4, 1
instance = comp, \regFile|data~727 , regFile|data~727, Project4, 1
instance = comp, \regFile|data~735 , regFile|data~735, Project4, 1
instance = comp, \pipelineregister|dataOut~15 , pipelineregister|dataOut~15, Project4, 1
instance = comp, \pipelineregister|dataOut[15] , pipelineregister|dataOut[15], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~18 , ioCtrl|heX|rhex|dataOut~18, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[15] , ioCtrl|heX|rhex|dataOut[15], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~17 , ioCtrl|heX|rhex|dataOut~17, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[12] , ioCtrl|heX|rhex|dataOut[12], Project4, 1
instance = comp, \DBUS[15]~105 , DBUS[15]~105, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a12 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a12, Project4, 1
instance = comp, \DBUS[12]~71 , DBUS[12]~71, Project4, 1
instance = comp, \DBUS[12]~72 , DBUS[12]~72, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~14 , pipelineregister|nxtPCOut~14, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[12] , pipelineregister|nxtPCOut[12], Project4, 1
instance = comp, \muxMemOut|Mux19~0 , muxMemOut|Mux19~0, Project4, 1
instance = comp, \muxMemOut|Mux19~1 , muxMemOut|Mux19~1, Project4, 1
instance = comp, \regFile|data~204 , regFile|data~204, Project4, 1
instance = comp, \regFile|data~718 , regFile|data~718, Project4, 1
instance = comp, \regFile|data~236 , regFile|data~236, Project4, 1
instance = comp, \regFile|data~719 , regFile|data~719, Project4, 1
instance = comp, \regFile|data~44feeder , regFile|data~44feeder, Project4, 1
instance = comp, \regFile|data~44 , regFile|data~44, Project4, 1
instance = comp, \regFile|data~12feeder , regFile|data~12feeder, Project4, 1
instance = comp, \regFile|data~12 , regFile|data~12, Project4, 1
instance = comp, \regFile|data~720 , regFile|data~720, Project4, 1
instance = comp, \regFile|data~108 , regFile|data~108, Project4, 1
instance = comp, \regFile|data~721 , regFile|data~721, Project4, 1
instance = comp, \regFile|data~722 , regFile|data~722, Project4, 1
instance = comp, \regFile|data~492feeder , regFile|data~492feeder, Project4, 1
instance = comp, \regFile|data~492 , regFile|data~492, Project4, 1
instance = comp, \regFile|data~428 , regFile|data~428, Project4, 1
instance = comp, \regFile|data~460 , regFile|data~460, Project4, 1
instance = comp, \regFile|data~396 , regFile|data~396, Project4, 1
instance = comp, \regFile|data~723 , regFile|data~723, Project4, 1
instance = comp, \regFile|data~724 , regFile|data~724, Project4, 1
instance = comp, \regFile|data~725 , regFile|data~725, Project4, 1
instance = comp, \pipelineregister|dataOut~14 , pipelineregister|dataOut~14, Project4, 1
instance = comp, \pipelineregister|dataOut[12] , pipelineregister|dataOut[12], Project4, 1
instance = comp, \DBUS[12]~104 , DBUS[12]~104, Project4, 1
instance = comp, \DBUS[15]~74 , DBUS[15]~74, Project4, 1
instance = comp, \DBUS[15]~75 , DBUS[15]~75, Project4, 1
instance = comp, \alu1|Mux16~4 , alu1|Mux16~4, Project4, 1
instance = comp, \muxAluIn|dOut[15]~16 , muxAluIn|dOut[15]~16, Project4, 1
instance = comp, \alu1|dataOut~15 , alu1|dataOut~15, Project4, 1
instance = comp, \alu1|Mux16~5 , alu1|Mux16~5, Project4, 1
instance = comp, \alu1|Mux16~6 , alu1|Mux16~6, Project4, 1
instance = comp, \alu1|Mux16~7 , alu1|Mux16~7, Project4, 1
instance = comp, \alu1|Mux16~8 , alu1|Mux16~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~24 , pipelineregister|aluOutOut~24, Project4, 1
instance = comp, \pipelineregister|aluOutOut[15] , pipelineregister|aluOutOut[15], Project4, 1
instance = comp, \pipelineregister|nxtPCOut~15 , pipelineregister|nxtPCOut~15, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[15] , pipelineregister|nxtPCOut[15], Project4, 1
instance = comp, \muxMemOut|Mux16~0 , muxMemOut|Mux16~0, Project4, 1
instance = comp, \muxMemOut|Mux16~1 , muxMemOut|Mux16~1, Project4, 1
instance = comp, \regFile|data~463 , regFile|data~463, Project4, 1
instance = comp, \regFile|data~903 , regFile|data~903, Project4, 1
instance = comp, \regFile|data~495 , regFile|data~495, Project4, 1
instance = comp, \regFile|data~904 , regFile|data~904, Project4, 1
instance = comp, \regFile|data~111feeder , regFile|data~111feeder, Project4, 1
instance = comp, \regFile|data~111 , regFile|data~111, Project4, 1
instance = comp, \regFile|data~79 , regFile|data~79, Project4, 1
instance = comp, \regFile|data~900 , regFile|data~900, Project4, 1
instance = comp, \regFile|data~901 , regFile|data~901, Project4, 1
instance = comp, \regFile|data~207 , regFile|data~207, Project4, 1
instance = comp, \regFile|data~898 , regFile|data~898, Project4, 1
instance = comp, \regFile|data~239 , regFile|data~239, Project4, 1
instance = comp, \regFile|data~899 , regFile|data~899, Project4, 1
instance = comp, \regFile|data~902 , regFile|data~902, Project4, 1
instance = comp, \regFile|data~905 , regFile|data~905, Project4, 1
instance = comp, \alu1|Add0~55 , alu1|Add0~55, Project4, 1
instance = comp, \regFile|data~300 , regFile|data~300, Project4, 1
instance = comp, \regFile|data~869 , regFile|data~869, Project4, 1
instance = comp, \regFile|data~268 , regFile|data~268, Project4, 1
instance = comp, \regFile|data~870 , regFile|data~870, Project4, 1
instance = comp, \regFile|data~140 , regFile|data~140, Project4, 1
instance = comp, \regFile|data~871 , regFile|data~871, Project4, 1
instance = comp, \regFile|data~872 , regFile|data~872, Project4, 1
instance = comp, \regFile|data~364feeder , regFile|data~364feeder, Project4, 1
instance = comp, \regFile|data~364 , regFile|data~364, Project4, 1
instance = comp, \regFile|data~874 , regFile|data~874, Project4, 1
instance = comp, \regFile|data~875 , regFile|data~875, Project4, 1
instance = comp, \alu1|Add0~1 , alu1|Add0~1, Project4, 1
instance = comp, \alu1|Add0~69 , alu1|Add0~69, Project4, 1
instance = comp, \alu1|Mux12~9 , alu1|Mux12~9, Project4, 1
instance = comp, \alu1|Mux12~5 , alu1|Mux12~5, Project4, 1
instance = comp, \alu1|Mux12~6 , alu1|Mux12~6, Project4, 1
instance = comp, \alu1|Mux12~7 , alu1|Mux12~7, Project4, 1
instance = comp, \pc|dataOut[19] , pc|dataOut[19], Project4, 1
instance = comp, \pcLogic|dataOut[21]~38 , pcLogic|dataOut[21]~38, Project4, 1
instance = comp, \bac|branchAddr[21]~38 , bac|branchAddr[21]~38, Project4, 1
instance = comp, \pc|dataOut[21]~18 , pc|dataOut[21]~18, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~22 , pipelineregister|nxtPCOut~22, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[21] , pipelineregister|nxtPCOut[21], Project4, 1
instance = comp, \muxMemOut|Mux10~2 , muxMemOut|Mux10~2, Project4, 1
instance = comp, \pipelineregister|dataOut~22 , pipelineregister|dataOut~22, Project4, 1
instance = comp, \pipelineregister|dataOut[21] , pipelineregister|dataOut[21], Project4, 1
instance = comp, \DBUS[21]~90 , DBUS[21]~90, Project4, 1
instance = comp, \muxMemOut|Mux10~3 , muxMemOut|Mux10~3, Project4, 1
instance = comp, \regFile|data~21 , regFile|data~21, Project4, 1
instance = comp, \regFile|data~277 , regFile|data~277, Project4, 1
instance = comp, \regFile|data~1160 , regFile|data~1160, Project4, 1
instance = comp, \regFile|data~149 , regFile|data~149, Project4, 1
instance = comp, \regFile|data~1161 , regFile|data~1161, Project4, 1
instance = comp, \regFile|data~1162 , regFile|data~1162, Project4, 1
instance = comp, \regFile|data~501feeder , regFile|data~501feeder, Project4, 1
instance = comp, \regFile|data~501 , regFile|data~501, Project4, 1
instance = comp, \regFile|data~373 , regFile|data~373, Project4, 1
instance = comp, \regFile|data~1164 , regFile|data~1164, Project4, 1
instance = comp, \regFile|data~213feeder , regFile|data~213feeder, Project4, 1
instance = comp, \regFile|data~213 , regFile|data~213, Project4, 1
instance = comp, \regFile|data~469feeder , regFile|data~469feeder, Project4, 1
instance = comp, \regFile|data~469 , regFile|data~469, Project4, 1
instance = comp, \regFile|data~1157 , regFile|data~1157, Project4, 1
instance = comp, \regFile|data~1165 , regFile|data~1165, Project4, 1
instance = comp, \muxAluIn|dOut[21]~10 , muxAluIn|dOut[21]~10, Project4, 1
instance = comp, \alu1|Mux10~5 , alu1|Mux10~5, Project4, 1
instance = comp, \alu1|Mux10~6 , alu1|Mux10~6, Project4, 1
instance = comp, \regFile|data~341 , regFile|data~341, Project4, 1
instance = comp, \regFile|data~958 , regFile|data~958, Project4, 1
instance = comp, \regFile|data~309 , regFile|data~309, Project4, 1
instance = comp, \regFile|data~959 , regFile|data~959, Project4, 1
instance = comp, \regFile|data~53 , regFile|data~53, Project4, 1
instance = comp, \regFile|data~85 , regFile|data~85, Project4, 1
instance = comp, \regFile|data~960 , regFile|data~960, Project4, 1
instance = comp, \regFile|data~961 , regFile|data~961, Project4, 1
instance = comp, \regFile|data~962 , regFile|data~962, Project4, 1
instance = comp, \regFile|data~437feeder , regFile|data~437feeder, Project4, 1
instance = comp, \regFile|data~437 , regFile|data~437, Project4, 1
instance = comp, \regFile|data~405feeder , regFile|data~405feeder, Project4, 1
instance = comp, \regFile|data~405 , regFile|data~405, Project4, 1
instance = comp, \regFile|data~963 , regFile|data~963, Project4, 1
instance = comp, \regFile|data~964 , regFile|data~964, Project4, 1
instance = comp, \regFile|data~245feeder , regFile|data~245feeder, Project4, 1
instance = comp, \regFile|data~245 , regFile|data~245, Project4, 1
instance = comp, \regFile|data~957 , regFile|data~957, Project4, 1
instance = comp, \regFile|data~965 , regFile|data~965, Project4, 1
instance = comp, \alu1|Mux10~4 , alu1|Mux10~4, Project4, 1
instance = comp, \alu1|Mux10~8 , alu1|Mux10~8, Project4, 1
instance = comp, \alu1|Mux10~7 , alu1|Mux10~7, Project4, 1
instance = comp, \pc|dataOut[21] , pc|dataOut[21], Project4, 1
instance = comp, \pcLogic|dataOut[22]~40 , pcLogic|dataOut[22]~40, Project4, 1
instance = comp, \pcLogic|dataOut[23]~42 , pcLogic|dataOut[23]~42, Project4, 1
instance = comp, \bac|branchAddr[23]~42 , bac|branchAddr[23]~42, Project4, 1
instance = comp, \pc|dataOut[23]~20 , pc|dataOut[23]~20, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~24 , pipelineregister|nxtPCOut~24, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[23] , pipelineregister|nxtPCOut[23], Project4, 1
instance = comp, \muxMemOut|Mux8~2 , muxMemOut|Mux8~2, Project4, 1
instance = comp, \muxMemOut|Mux8~3 , muxMemOut|Mux8~3, Project4, 1
instance = comp, \regFile|data~119 , regFile|data~119, Project4, 1
instance = comp, \regFile|data~375 , regFile|data~375, Project4, 1
instance = comp, \regFile|data~1143 , regFile|data~1143, Project4, 1
instance = comp, \regFile|data~247 , regFile|data~247, Project4, 1
instance = comp, \regFile|data~1144 , regFile|data~1144, Project4, 1
instance = comp, \regFile|data~407 , regFile|data~407, Project4, 1
instance = comp, \regFile|data~279 , regFile|data~279, Project4, 1
instance = comp, \regFile|data~151 , regFile|data~151, Project4, 1
instance = comp, \regFile|data~1140 , regFile|data~1140, Project4, 1
instance = comp, \regFile|data~1141 , regFile|data~1141, Project4, 1
instance = comp, \regFile|data~1142 , regFile|data~1142, Project4, 1
instance = comp, \regFile|data~1145 , regFile|data~1145, Project4, 1
instance = comp, \muxAluIn|dOut[23]~8 , muxAluIn|dOut[23]~8, Project4, 1
instance = comp, \regFile|data~439feeder , regFile|data~439feeder, Project4, 1
instance = comp, \regFile|data~439 , regFile|data~439, Project4, 1
instance = comp, \regFile|data~503feeder , regFile|data~503feeder, Project4, 1
instance = comp, \regFile|data~503 , regFile|data~503, Project4, 1
instance = comp, \regFile|data~471 , regFile|data~471, Project4, 1
instance = comp, \regFile|data~983 , regFile|data~983, Project4, 1
instance = comp, \regFile|data~984 , regFile|data~984, Project4, 1
instance = comp, \regFile|data~311 , regFile|data~311, Project4, 1
instance = comp, \regFile|data~976 , regFile|data~976, Project4, 1
instance = comp, \regFile|data~977 , regFile|data~977, Project4, 1
instance = comp, \regFile|data~985 , regFile|data~985, Project4, 1
instance = comp, \alu1|Mux8~4 , alu1|Mux8~4, Project4, 1
instance = comp, \alu1|Mux8~8 , alu1|Mux8~8, Project4, 1
instance = comp, \alu1|Mux8~7 , alu1|Mux8~7, Project4, 1
instance = comp, \pc|dataOut[23] , pc|dataOut[23], Project4, 1
instance = comp, \pcLogic|dataOut[25]~46 , pcLogic|dataOut[25]~46, Project4, 1
instance = comp, \pcLogic|dataOut[26]~48 , pcLogic|dataOut[26]~48, Project4, 1
instance = comp, \bac|branchAddr[26]~48 , bac|branchAddr[26]~48, Project4, 1
instance = comp, \pc|dataOut[26]~23 , pc|dataOut[26]~23, Project4, 1
instance = comp, \muxMemOut|Mux6~3 , muxMemOut|Mux6~3, Project4, 1
instance = comp, \regFile|data~505 , regFile|data~505, Project4, 1
instance = comp, \regFile|data~121 , regFile|data~121, Project4, 1
instance = comp, \regFile|data~249 , regFile|data~249, Project4, 1
instance = comp, \regFile|data~1123 , regFile|data~1123, Project4, 1
instance = comp, \regFile|data~1124 , regFile|data~1124, Project4, 1
instance = comp, \regFile|data~345 , regFile|data~345, Project4, 1
instance = comp, \regFile|data~1116 , regFile|data~1116, Project4, 1
instance = comp, \regFile|data~473 , regFile|data~473, Project4, 1
instance = comp, \regFile|data~1117 , regFile|data~1117, Project4, 1
instance = comp, \regFile|data~1125 , regFile|data~1125, Project4, 1
instance = comp, \pipelineregister|dataOut~26 , pipelineregister|dataOut~26, Project4, 1
instance = comp, \pipelineregister|dataOut[25] , pipelineregister|dataOut[25], Project4, 1
instance = comp, \DBUS[25]~94 , DBUS[25]~94, Project4, 1
instance = comp, \DBUS[26]~95 , DBUS[26]~95, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~27 , pipelineregister|nxtPCOut~27, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[26] , pipelineregister|nxtPCOut[26], Project4, 1
instance = comp, \muxMemOut|Mux5~2 , muxMemOut|Mux5~2, Project4, 1
instance = comp, \muxMemOut|Mux5~3 , muxMemOut|Mux5~3, Project4, 1
instance = comp, \regFile|data~346 , regFile|data~346, Project4, 1
instance = comp, \regFile|data~1108 , regFile|data~1108, Project4, 1
instance = comp, \regFile|data~378 , regFile|data~378, Project4, 1
instance = comp, \regFile|data~1109 , regFile|data~1109, Project4, 1
instance = comp, \regFile|data~90 , regFile|data~90, Project4, 1
instance = comp, \regFile|data~1110 , regFile|data~1110, Project4, 1
instance = comp, \regFile|data~58 , regFile|data~58, Project4, 1
instance = comp, \regFile|data~1111 , regFile|data~1111, Project4, 1
instance = comp, \regFile|data~1112 , regFile|data~1112, Project4, 1
instance = comp, \regFile|data~506 , regFile|data~506, Project4, 1
instance = comp, \regFile|data~410 , regFile|data~410, Project4, 1
instance = comp, \regFile|data~1113 , regFile|data~1113, Project4, 1
instance = comp, \regFile|data~474 , regFile|data~474, Project4, 1
instance = comp, \regFile|data~1114 , regFile|data~1114, Project4, 1
instance = comp, \regFile|data~218 , regFile|data~218, Project4, 1
instance = comp, \regFile|data~154 , regFile|data~154, Project4, 1
instance = comp, \regFile|data~1106 , regFile|data~1106, Project4, 1
instance = comp, \regFile|data~1107 , regFile|data~1107, Project4, 1
instance = comp, \regFile|data~1115 , regFile|data~1115, Project4, 1
instance = comp, \muxAluIn|dOut[26]~5 , muxAluIn|dOut[26]~5, Project4, 1
instance = comp, \regFile|data~250 , regFile|data~250, Project4, 1
instance = comp, \regFile|data~1014 , regFile|data~1014, Project4, 1
instance = comp, \regFile|data~1008 , regFile|data~1008, Project4, 1
instance = comp, \regFile|data~1009 , regFile|data~1009, Project4, 1
instance = comp, \regFile|data~282 , regFile|data~282, Project4, 1
instance = comp, \regFile|data~26 , regFile|data~26, Project4, 1
instance = comp, \regFile|data~1010 , regFile|data~1010, Project4, 1
instance = comp, \regFile|data~1011 , regFile|data~1011, Project4, 1
instance = comp, \regFile|data~1012 , regFile|data~1012, Project4, 1
instance = comp, \regFile|data~1015 , regFile|data~1015, Project4, 1
instance = comp, \alu1|Mux5~6 , alu1|Mux5~6, Project4, 1
instance = comp, \alu1|Mux5~4 , alu1|Mux5~4, Project4, 1
instance = comp, \alu1|Mux5~8 , alu1|Mux5~8, Project4, 1
instance = comp, \alu1|Mux5~7 , alu1|Mux5~7, Project4, 1
instance = comp, \pc|dataOut[26] , pc|dataOut[26], Project4, 1
instance = comp, \pcLogic|dataOut[27]~50 , pcLogic|dataOut[27]~50, Project4, 1
instance = comp, \pcLogic|dataOut[28]~52 , pcLogic|dataOut[28]~52, Project4, 1
instance = comp, \pcLogic|dataOut[29]~54 , pcLogic|dataOut[29]~54, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~30 , pipelineregister|nxtPCOut~30, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[29] , pipelineregister|nxtPCOut[29], Project4, 1
instance = comp, \muxMemOut|Mux2~2 , muxMemOut|Mux2~2, Project4, 1
instance = comp, \muxMemOut|Mux2~3 , muxMemOut|Mux2~3, Project4, 1
instance = comp, \regFile|data~285 , regFile|data~285, Project4, 1
instance = comp, \regFile|data~349 , regFile|data~349, Project4, 1
instance = comp, \regFile|data~1038 , regFile|data~1038, Project4, 1
instance = comp, \regFile|data~317 , regFile|data~317, Project4, 1
instance = comp, \regFile|data~381feeder , regFile|data~381feeder, Project4, 1
instance = comp, \regFile|data~381 , regFile|data~381, Project4, 1
instance = comp, \regFile|data~1039 , regFile|data~1039, Project4, 1
instance = comp, \regFile|data~61 , regFile|data~61, Project4, 1
instance = comp, \regFile|data~29 , regFile|data~29, Project4, 1
instance = comp, \regFile|data~1040 , regFile|data~1040, Project4, 1
instance = comp, \regFile|data~1041 , regFile|data~1041, Project4, 1
instance = comp, \regFile|data~1042 , regFile|data~1042, Project4, 1
instance = comp, \regFile|data~477 , regFile|data~477, Project4, 1
instance = comp, \regFile|data~445 , regFile|data~445, Project4, 1
instance = comp, \regFile|data~1043 , regFile|data~1043, Project4, 1
instance = comp, \regFile|data~1044 , regFile|data~1044, Project4, 1
instance = comp, \regFile|data~1045 , regFile|data~1045, Project4, 1
instance = comp, \alu1|Mux2~13 , alu1|Mux2~13, Project4, 1
instance = comp, \regFile|data~221 , regFile|data~221, Project4, 1
instance = comp, \regFile|data~1077 , regFile|data~1077, Project4, 1
instance = comp, \regFile|data~413feeder , regFile|data~413feeder, Project4, 1
instance = comp, \regFile|data~413 , regFile|data~413, Project4, 1
instance = comp, \regFile|data~157 , regFile|data~157, Project4, 1
instance = comp, \regFile|data~1080 , regFile|data~1080, Project4, 1
instance = comp, \regFile|data~1081 , regFile|data~1081, Project4, 1
instance = comp, \regFile|data~1082 , regFile|data~1082, Project4, 1
instance = comp, \regFile|data~1085 , regFile|data~1085, Project4, 1
instance = comp, \muxAluIn|dOut[29]~2 , muxAluIn|dOut[29]~2, Project4, 1
instance = comp, \alu1|Mux2~11 , alu1|Mux2~11, Project4, 1
instance = comp, \alu1|Mux2~16 , alu1|Mux2~16, Project4, 1
instance = comp, \pipelineregister|aluOutOut~17 , pipelineregister|aluOutOut~17, Project4, 1
instance = comp, \pipelineregister|aluOutOut[29] , pipelineregister|aluOutOut[29], Project4, 1
instance = comp, \dataReg|dataOut~12 , dataReg|dataOut~12, Project4, 1
instance = comp, \dataReg|dataOut[29] , dataReg|dataOut[29], Project4, 1
instance = comp, \bac|branchAddr[30]~56 , bac|branchAddr[30]~56, Project4, 1
instance = comp, \bac|branchAddr[31]~58 , bac|branchAddr[31]~58, Project4, 1
instance = comp, \pc|dataOut[31]~28 , pc|dataOut[31]~28, Project4, 1
instance = comp, \alu1|Mux0~7 , alu1|Mux0~7, Project4, 1
instance = comp, \pc|dataOut[31] , pc|dataOut[31], Project4, 1
instance = comp, \pcLogic|dataOut[30]~56 , pcLogic|dataOut[30]~56, Project4, 1
instance = comp, \pc|dataOut[30]~27 , pc|dataOut[30]~27, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~31 , pipelineregister|nxtPCOut~31, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[30] , pipelineregister|nxtPCOut[30], Project4, 1
instance = comp, \pipelineregister|aluOutOut~18 , pipelineregister|aluOutOut~18, Project4, 1
instance = comp, \pipelineregister|aluOutOut[30] , pipelineregister|aluOutOut[30], Project4, 1
instance = comp, \muxMemOut|Mux1~2 , muxMemOut|Mux1~2, Project4, 1
instance = comp, \muxMemOut|Mux1~3 , muxMemOut|Mux1~3, Project4, 1
instance = comp, \regFile|data~254 , regFile|data~254, Project4, 1
instance = comp, \regFile|data~190feeder , regFile|data~190feeder, Project4, 1
instance = comp, \regFile|data~190 , regFile|data~190, Project4, 1
instance = comp, \regFile|data~1066 , regFile|data~1066, Project4, 1
instance = comp, \regFile|data~1067 , regFile|data~1067, Project4, 1
instance = comp, \regFile|data~414 , regFile|data~414, Project4, 1
instance = comp, \regFile|data~1073 , regFile|data~1073, Project4, 1
instance = comp, \regFile|data~510 , regFile|data~510, Project4, 1
instance = comp, \regFile|data~1074 , regFile|data~1074, Project4, 1
instance = comp, \regFile|data~1075 , regFile|data~1075, Project4, 1
instance = comp, \alu1|Add0~92 , alu1|Add0~92, Project4, 1
instance = comp, \alu1|Add0~89 , alu1|Add0~89, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a27 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a27, Project4, 1
instance = comp, \DBUS[27]~96 , DBUS[27]~96, Project4, 1
instance = comp, \DBUS[28]~97 , DBUS[28]~97, Project4, 1
instance = comp, \muxMemOut|Mux3~3 , muxMemOut|Mux3~3, Project4, 1
instance = comp, \regFile|data~252feeder , regFile|data~252feeder, Project4, 1
instance = comp, \regFile|data~252 , regFile|data~252, Project4, 1
instance = comp, \regFile|data~188 , regFile|data~188, Project4, 1
instance = comp, \regFile|data~156 , regFile|data~156, Project4, 1
instance = comp, \regFile|data~1088 , regFile|data~1088, Project4, 1
instance = comp, \regFile|data~1089 , regFile|data~1089, Project4, 1
instance = comp, \regFile|data~1092 , regFile|data~1092, Project4, 1
instance = comp, \regFile|data~412 , regFile|data~412, Project4, 1
instance = comp, \regFile|data~476 , regFile|data~476, Project4, 1
instance = comp, \regFile|data~1093 , regFile|data~1093, Project4, 1
instance = comp, \regFile|data~444 , regFile|data~444, Project4, 1
instance = comp, \regFile|data~508feeder , regFile|data~508feeder, Project4, 1
instance = comp, \regFile|data~508 , regFile|data~508, Project4, 1
instance = comp, \regFile|data~1094 , regFile|data~1094, Project4, 1
instance = comp, \regFile|data~1095 , regFile|data~1095, Project4, 1
instance = comp, \alu1|Add0~41 , alu1|Add0~41, Project4, 1
instance = comp, \muxAluIn|dOut[27]~4 , muxAluIn|dOut[27]~4, Project4, 1
instance = comp, \alu1|Mux4~4 , alu1|Mux4~4, Project4, 1
instance = comp, \alu1|Mux4~8 , alu1|Mux4~8, Project4, 1
instance = comp, \alu1|Mux4~9 , alu1|Mux4~9, Project4, 1
instance = comp, \muxAluIn|dOut[11]~20 , muxAluIn|dOut[11]~20, Project4, 1
instance = comp, \alu1|Mux4~5 , alu1|Mux4~5, Project4, 1
instance = comp, \regFile|data~347feeder , regFile|data~347feeder, Project4, 1
instance = comp, \regFile|data~347 , regFile|data~347, Project4, 1
instance = comp, \regFile|data~379 , regFile|data~379, Project4, 1
instance = comp, \regFile|data~1017 , regFile|data~1017, Project4, 1
instance = comp, \regFile|data~443 , regFile|data~443, Project4, 1
instance = comp, \regFile|data~411 , regFile|data~411, Project4, 1
instance = comp, \regFile|data~475 , regFile|data~475, Project4, 1
instance = comp, \regFile|data~1023 , regFile|data~1023, Project4, 1
instance = comp, \regFile|data~1024 , regFile|data~1024, Project4, 1
instance = comp, \regFile|data~1025 , regFile|data~1025, Project4, 1
instance = comp, \alu1|Mux4~6 , alu1|Mux4~6, Project4, 1
instance = comp, \pipelineregister|aluOutOut~36 , pipelineregister|aluOutOut~36, Project4, 1
instance = comp, \pipelineregister|aluOutOut[27] , pipelineregister|aluOutOut[27], Project4, 1
instance = comp, \muxMemOut|Mux4~2 , muxMemOut|Mux4~2, Project4, 1
instance = comp, \muxMemOut|Mux4~3 , muxMemOut|Mux4~3, Project4, 1
instance = comp, \regFile|data~315 , regFile|data~315, Project4, 1
instance = comp, \regFile|data~59 , regFile|data~59, Project4, 1
instance = comp, \regFile|data~1096 , regFile|data~1096, Project4, 1
instance = comp, \regFile|data~1097 , regFile|data~1097, Project4, 1
instance = comp, \regFile|data~27feeder , regFile|data~27feeder, Project4, 1
instance = comp, \regFile|data~27 , regFile|data~27, Project4, 1
instance = comp, \regFile|data~155 , regFile|data~155, Project4, 1
instance = comp, \regFile|data~1100 , regFile|data~1100, Project4, 1
instance = comp, \regFile|data~283 , regFile|data~283, Project4, 1
instance = comp, \regFile|data~1101 , regFile|data~1101, Project4, 1
instance = comp, \regFile|data~91 , regFile|data~91, Project4, 1
instance = comp, \regFile|data~1098 , regFile|data~1098, Project4, 1
instance = comp, \regFile|data~1099 , regFile|data~1099, Project4, 1
instance = comp, \regFile|data~1102 , regFile|data~1102, Project4, 1
instance = comp, \regFile|data~1105 , regFile|data~1105, Project4, 1
instance = comp, \alu1|Add0~42 , alu1|Add0~42, Project4, 1
instance = comp, \alu1|Add0~43 , alu1|Add0~43, Project4, 1
instance = comp, \alu1|Add0~44 , alu1|Add0~44, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~25 , pipelineregister|nxtPCOut~25, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[24] , pipelineregister|nxtPCOut[24], Project4, 1
instance = comp, \regFile|data~216 , regFile|data~216, Project4, 1
instance = comp, \regFile|data~472 , regFile|data~472, Project4, 1
instance = comp, \regFile|data~344 , regFile|data~344, Project4, 1
instance = comp, \regFile|data~986 , regFile|data~986, Project4, 1
instance = comp, \regFile|data~987 , regFile|data~987, Project4, 1
instance = comp, \regFile|data~376 , regFile|data~376, Project4, 1
instance = comp, \regFile|data~994 , regFile|data~994, Project4, 1
instance = comp, \regFile|data~995 , regFile|data~995, Project4, 1
instance = comp, \alu1|Mux7~4 , alu1|Mux7~4, Project4, 1
instance = comp, \alu1|Mux7~8 , alu1|Mux7~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~33 , pipelineregister|aluOutOut~33, Project4, 1
instance = comp, \pipelineregister|aluOutOut[24] , pipelineregister|aluOutOut[24], Project4, 1
instance = comp, \muxMemOut|Mux7~2 , muxMemOut|Mux7~2, Project4, 1
instance = comp, \muxMemOut|Mux7~3 , muxMemOut|Mux7~3, Project4, 1
instance = comp, \regFile|data~504feeder , regFile|data~504feeder, Project4, 1
instance = comp, \regFile|data~504 , regFile|data~504, Project4, 1
instance = comp, \regFile|data~440 , regFile|data~440, Project4, 1
instance = comp, \regFile|data~1134 , regFile|data~1134, Project4, 1
instance = comp, \regFile|data~280 , regFile|data~280, Project4, 1
instance = comp, \regFile|data~312 , regFile|data~312, Project4, 1
instance = comp, \regFile|data~1126 , regFile|data~1126, Project4, 1
instance = comp, \regFile|data~1127 , regFile|data~1127, Project4, 1
instance = comp, \regFile|data~1135 , regFile|data~1135, Project4, 1
instance = comp, \alu1|Add0~45 , alu1|Add0~45, Project4, 1
instance = comp, \alu1|Add0~46 , alu1|Add0~46, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~23 , pipelineregister|nxtPCOut~23, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[22] , pipelineregister|nxtPCOut[22], Project4, 1
instance = comp, \regFile|data~86 , regFile|data~86, Project4, 1
instance = comp, \regFile|data~214 , regFile|data~214, Project4, 1
instance = comp, \regFile|data~968 , regFile|data~968, Project4, 1
instance = comp, \regFile|data~342 , regFile|data~342, Project4, 1
instance = comp, \regFile|data~470feeder , regFile|data~470feeder, Project4, 1
instance = comp, \regFile|data~470 , regFile|data~470, Project4, 1
instance = comp, \regFile|data~969 , regFile|data~969, Project4, 1
instance = comp, \regFile|data~972 , regFile|data~972, Project4, 1
instance = comp, \regFile|data~374 , regFile|data~374, Project4, 1
instance = comp, \regFile|data~973 , regFile|data~973, Project4, 1
instance = comp, \regFile|data~246 , regFile|data~246, Project4, 1
instance = comp, \regFile|data~974 , regFile|data~974, Project4, 1
instance = comp, \regFile|data~975 , regFile|data~975, Project4, 1
instance = comp, \alu1|Mux9~5 , alu1|Mux9~5, Project4, 1
instance = comp, \alu1|Mux9~6 , alu1|Mux9~6, Project4, 1
instance = comp, \muxAluIn|dOut[22]~9 , muxAluIn|dOut[22]~9, Project4, 1
instance = comp, \alu1|Mux9~4 , alu1|Mux9~4, Project4, 1
instance = comp, \alu1|Mux9~8 , alu1|Mux9~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~31 , pipelineregister|aluOutOut~31, Project4, 1
instance = comp, \pipelineregister|aluOutOut[22] , pipelineregister|aluOutOut[22], Project4, 1
instance = comp, \muxMemOut|Mux9~2 , muxMemOut|Mux9~2, Project4, 1
instance = comp, \muxMemOut|Mux9~3 , muxMemOut|Mux9~3, Project4, 1
instance = comp, \regFile|data~118 , regFile|data~118, Project4, 1
instance = comp, \regFile|data~54 , regFile|data~54, Project4, 1
instance = comp, \regFile|data~1151 , regFile|data~1151, Project4, 1
instance = comp, \regFile|data~1152 , regFile|data~1152, Project4, 1
instance = comp, \regFile|data~150 , regFile|data~150, Project4, 1
instance = comp, \regFile|data~182 , regFile|data~182, Project4, 1
instance = comp, \regFile|data~1146 , regFile|data~1146, Project4, 1
instance = comp, \regFile|data~1147 , regFile|data~1147, Project4, 1
instance = comp, \regFile|data~1155 , regFile|data~1155, Project4, 1
instance = comp, \alu1|Add0~47 , alu1|Add0~47, Project4, 1
instance = comp, \muxMemOut|Mux11~3 , muxMemOut|Mux11~3, Project4, 1
instance = comp, \regFile|data~20 , regFile|data~20, Project4, 1
instance = comp, \regFile|data~276 , regFile|data~276, Project4, 1
instance = comp, \regFile|data~950 , regFile|data~950, Project4, 1
instance = comp, \regFile|data~148 , regFile|data~148, Project4, 1
instance = comp, \regFile|data~951 , regFile|data~951, Project4, 1
instance = comp, \regFile|data~952 , regFile|data~952, Project4, 1
instance = comp, \regFile|data~116 , regFile|data~116, Project4, 1
instance = comp, \regFile|data~244 , regFile|data~244, Project4, 1
instance = comp, \regFile|data~953 , regFile|data~953, Project4, 1
instance = comp, \regFile|data~372 , regFile|data~372, Project4, 1
instance = comp, \regFile|data~500feeder , regFile|data~500feeder, Project4, 1
instance = comp, \regFile|data~500 , regFile|data~500, Project4, 1
instance = comp, \regFile|data~954 , regFile|data~954, Project4, 1
instance = comp, \regFile|data~955 , regFile|data~955, Project4, 1
instance = comp, \alu1|Mux1~9 , alu1|Mux1~9, Project4, 1
instance = comp, \muxAluIn|dOut[14]~17 , muxAluIn|dOut[14]~17, Project4, 1
instance = comp, \alu1|Mux1~5 , alu1|Mux1~5, Project4, 1
instance = comp, \muxAluIn|dOut[30]~1 , muxAluIn|dOut[30]~1, Project4, 1
instance = comp, \alu1|Mux1~6 , alu1|Mux1~6, Project4, 1
instance = comp, \alu1|Mux1~7 , alu1|Mux1~7, Project4, 1
instance = comp, \pc|dataOut[30] , pc|dataOut[30], Project4, 1
instance = comp, \pcLogic|dataOut[31]~58 , pcLogic|dataOut[31]~58, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~16 , pipelineregister|nxtPCOut~16, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[31] , pipelineregister|nxtPCOut[31], Project4, 1
instance = comp, \muxMemOut|Mux0~2 , muxMemOut|Mux0~2, Project4, 1
instance = comp, \muxMemOut|Mux0~3 , muxMemOut|Mux0~3, Project4, 1
instance = comp, \regFile|data~287 , regFile|data~287, Project4, 1
instance = comp, \regFile|data~31 , regFile|data~31, Project4, 1
instance = comp, \regFile|data~159feeder , regFile|data~159feeder, Project4, 1
instance = comp, \regFile|data~159 , regFile|data~159, Project4, 1
instance = comp, \regFile|data~1060 , regFile|data~1060, Project4, 1
instance = comp, \regFile|data~1061 , regFile|data~1061, Project4, 1
instance = comp, \regFile|data~1062 , regFile|data~1062, Project4, 1
instance = comp, \regFile|data~255 , regFile|data~255, Project4, 1
instance = comp, \regFile|data~383 , regFile|data~383, Project4, 1
instance = comp, \regFile|data~127 , regFile|data~127, Project4, 1
instance = comp, \regFile|data~1063 , regFile|data~1063, Project4, 1
instance = comp, \regFile|data~1064 , regFile|data~1064, Project4, 1
instance = comp, \regFile|data~1065 , regFile|data~1065, Project4, 1
instance = comp, \muxAluIn|dOut[31]~0 , muxAluIn|dOut[31]~0, Project4, 1
instance = comp, \alu1|Mux0~4 , alu1|Mux0~4, Project4, 1
instance = comp, \alu1|Mux0~8 , alu1|Mux0~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~19 , pipelineregister|aluOutOut~19, Project4, 1
instance = comp, \pipelineregister|aluOutOut[31] , pipelineregister|aluOutOut[31], Project4, 1
instance = comp, \dataReg|dataOut~14 , dataReg|dataOut~14, Project4, 1
instance = comp, \dataReg|dataOut[31] , dataReg|dataOut[31], Project4, 1
instance = comp, \dataReg|dataOut~13 , dataReg|dataOut~13, Project4, 1
instance = comp, \dataReg|dataOut[30] , dataReg|dataOut[30], Project4, 1
instance = comp, \dataMem|Equal0~0 , dataMem|Equal0~0, Project4, 1
instance = comp, \pipelineregister|dataOut~18 , pipelineregister|dataOut~18, Project4, 1
instance = comp, \pipelineregister|dataOut[17] , pipelineregister|dataOut[17], Project4, 1
instance = comp, \DBUS[17]~86 , DBUS[17]~86, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~18 , pipelineregister|nxtPCOut~18, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[17] , pipelineregister|nxtPCOut[17], Project4, 1
instance = comp, \muxMemOut|Mux14~2 , muxMemOut|Mux14~2, Project4, 1
instance = comp, \muxMemOut|Mux14~3 , muxMemOut|Mux14~3, Project4, 1
instance = comp, \regFile|data~177 , regFile|data~177, Project4, 1
instance = comp, \regFile|data~916 , regFile|data~916, Project4, 1
instance = comp, \regFile|data~917 , regFile|data~917, Project4, 1
instance = comp, \regFile|data~49 , regFile|data~49, Project4, 1
instance = comp, \regFile|data~17 , regFile|data~17, Project4, 1
instance = comp, \regFile|data~920 , regFile|data~920, Project4, 1
instance = comp, \regFile|data~921 , regFile|data~921, Project4, 1
instance = comp, \regFile|data~305 , regFile|data~305, Project4, 1
instance = comp, \regFile|data~273feeder , regFile|data~273feeder, Project4, 1
instance = comp, \regFile|data~273 , regFile|data~273, Project4, 1
instance = comp, \regFile|data~918 , regFile|data~918, Project4, 1
instance = comp, \regFile|data~919 , regFile|data~919, Project4, 1
instance = comp, \regFile|data~922 , regFile|data~922, Project4, 1
instance = comp, \regFile|data~925 , regFile|data~925, Project4, 1
instance = comp, \muxAluIn|dOut[17]~14 , muxAluIn|dOut[17]~14, Project4, 1
instance = comp, \alu1|Mux14~4 , alu1|Mux14~4, Project4, 1
instance = comp, \alu1|Mux14~8 , alu1|Mux14~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~26 , pipelineregister|aluOutOut~26, Project4, 1
instance = comp, \pipelineregister|aluOutOut[17] , pipelineregister|aluOutOut[17], Project4, 1
instance = comp, \dataReg|dataOut~21 , dataReg|dataOut~21, Project4, 1
instance = comp, \dataReg|dataOut[17] , dataReg|dataOut[17], Project4, 1
instance = comp, \pipelineregister|nxtPCOut~17 , pipelineregister|nxtPCOut~17, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[16] , pipelineregister|nxtPCOut[16], Project4, 1
instance = comp, \muxMemOut|Mux15~2 , muxMemOut|Mux15~2, Project4, 1
instance = comp, \regFile|data~112feeder , regFile|data~112feeder, Project4, 1
instance = comp, \regFile|data~112 , regFile|data~112, Project4, 1
instance = comp, \regFile|data~16feeder , regFile|data~16feeder, Project4, 1
instance = comp, \regFile|data~16 , regFile|data~16, Project4, 1
instance = comp, \regFile|data~48 , regFile|data~48, Project4, 1
instance = comp, \regFile|data~1210 , regFile|data~1210, Project4, 1
instance = comp, \regFile|data~1211 , regFile|data~1211, Project4, 1
instance = comp, \regFile|data~240 , regFile|data~240, Project4, 1
instance = comp, \regFile|data~176 , regFile|data~176, Project4, 1
instance = comp, \regFile|data~1209 , regFile|data~1209, Project4, 1
instance = comp, \regFile|data~1212 , regFile|data~1212, Project4, 1
instance = comp, \regFile|data~304 , regFile|data~304, Project4, 1
instance = comp, \regFile|data~1206 , regFile|data~1206, Project4, 1
instance = comp, \regFile|data~368feeder , regFile|data~368feeder, Project4, 1
instance = comp, \regFile|data~368 , regFile|data~368, Project4, 1
instance = comp, \regFile|data~1207 , regFile|data~1207, Project4, 1
instance = comp, \regFile|data~1215 , regFile|data~1215, Project4, 1
instance = comp, \pipelineregister|dataOut~17 , pipelineregister|dataOut~17, Project4, 1
instance = comp, \pipelineregister|dataOut[16] , pipelineregister|dataOut[16], Project4, 1
instance = comp, \pipelineregister|dataOut~16 , pipelineregister|dataOut~16, Project4, 1
instance = comp, \pipelineregister|dataOut[31] , pipelineregister|dataOut[31], Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a16 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a16, Project4, 1
instance = comp, \DBUS[31]~84 , DBUS[31]~84, Project4, 1
instance = comp, \DBUS[16]~85 , DBUS[16]~85, Project4, 1
instance = comp, \muxMemOut|Mux15~3 , muxMemOut|Mux15~3, Project4, 1
instance = comp, \regFile|data~80 , regFile|data~80, Project4, 1
instance = comp, \regFile|data~336 , regFile|data~336, Project4, 1
instance = comp, \regFile|data~906 , regFile|data~906, Project4, 1
instance = comp, \regFile|data~208 , regFile|data~208, Project4, 1
instance = comp, \regFile|data~464 , regFile|data~464, Project4, 1
instance = comp, \regFile|data~907 , regFile|data~907, Project4, 1
instance = comp, \regFile|data~913 , regFile|data~913, Project4, 1
instance = comp, \regFile|data~496 , regFile|data~496, Project4, 1
instance = comp, \regFile|data~914 , regFile|data~914, Project4, 1
instance = comp, \regFile|data~915 , regFile|data~915, Project4, 1
instance = comp, \alu1|Mux15~4 , alu1|Mux15~4, Project4, 1
instance = comp, \alu1|Mux15~8 , alu1|Mux15~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~25 , pipelineregister|aluOutOut~25, Project4, 1
instance = comp, \pipelineregister|aluOutOut[16] , pipelineregister|aluOutOut[16], Project4, 1
instance = comp, \dataReg|dataOut~20 , dataReg|dataOut~20, Project4, 1
instance = comp, \dataReg|dataOut[16] , dataReg|dataOut[16], Project4, 1
instance = comp, \dataReg|dataOut~22 , dataReg|dataOut~22, Project4, 1
instance = comp, \dataReg|dataOut[18] , dataReg|dataOut[18], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~4 , ioCtrl|switches|Equal2~4, Project4, 1
instance = comp, \muxAluIn|dOut[20]~11 , muxAluIn|dOut[20]~11, Project4, 1
instance = comp, \alu1|Mux11~6 , alu1|Mux11~6, Project4, 1
instance = comp, \alu1|Mux11~4 , alu1|Mux11~4, Project4, 1
instance = comp, \alu1|Mux11~8 , alu1|Mux11~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~29 , pipelineregister|aluOutOut~29, Project4, 1
instance = comp, \pipelineregister|aluOutOut[20] , pipelineregister|aluOutOut[20], Project4, 1
instance = comp, \dataReg|dataOut~24 , dataReg|dataOut~24, Project4, 1
instance = comp, \dataReg|dataOut[20] , dataReg|dataOut[20], Project4, 1
instance = comp, \dataReg|dataOut~26 , dataReg|dataOut~26, Project4, 1
instance = comp, \dataReg|dataOut[22] , dataReg|dataOut[22], Project4, 1
instance = comp, \dataReg|dataOut~25 , dataReg|dataOut~25, Project4, 1
instance = comp, \dataReg|dataOut[21] , dataReg|dataOut[21], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~5 , ioCtrl|switches|Equal2~5, Project4, 1
instance = comp, \ioCtrl|switches|Equal2~7 , ioCtrl|switches|Equal2~7, Project4, 1
instance = comp, \ioCtrl|ledG|registerWrt , ioCtrl|ledG|registerWrt, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[0]~0 , ioCtrl|ledG|rledg|dataOut[0]~0, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[0] , ioCtrl|ledG|rledg|dataOut[0], Project4, 1
instance = comp, \KEY[0]~I , KEY[0], Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut~0 , ioCtrl|key|kdata|dataOut~0, Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut[0] , ioCtrl|key|kdata|dataOut[0], Project4, 1
instance = comp, \DBUS[0]~16 , DBUS[0]~16, Project4, 1
instance = comp, \regFile|data~352feeder , regFile|data~352feeder, Project4, 1
instance = comp, \regFile|data~352 , regFile|data~352, Project4, 1
instance = comp, \regFile|data~320feeder , regFile|data~320feeder, Project4, 1
instance = comp, \regFile|data~320 , regFile|data~320, Project4, 1
instance = comp, \regFile|data~577 , regFile|data~577, Project4, 1
instance = comp, \regFile|data~585 , regFile|data~585, Project4, 1
instance = comp, \pipelineregister|dataOut~0 , pipelineregister|dataOut~0, Project4, 1
instance = comp, \pipelineregister|dataOut[0] , pipelineregister|dataOut[0], Project4, 1
instance = comp, \DBUS[0]~12 , DBUS[0]~12, Project4, 1
instance = comp, \ioCtrl|switches|always0~0 , ioCtrl|switches|always0~0, Project4, 1
instance = comp, \ioCtrl|switches|swctrl|dataOut~0 , ioCtrl|switches|swctrl|dataOut~0, Project4, 1
instance = comp, \ioCtrl|switches|swctrl|dataOut[0] , ioCtrl|switches|swctrl|dataOut[0], Project4, 1
instance = comp, \DBUS[0]~13 , DBUS[0]~13, Project4, 1
instance = comp, \DBUS[0]~17 , DBUS[0]~17, Project4, 1
instance = comp, \pc|dataOut[0]~feeder , pc|dataOut[0]~feeder, Project4, 1
instance = comp, \pc|dataOut[0] , pc|dataOut[0], Project4, 1
instance = comp, \pipelineregister|nxtPCOut~0 , pipelineregister|nxtPCOut~0, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[0] , pipelineregister|nxtPCOut[0], Project4, 1
instance = comp, \muxMemOut|Mux31~2 , muxMemOut|Mux31~2, Project4, 1
instance = comp, \muxMemOut|Mux31~4 , muxMemOut|Mux31~4, Project4, 1
instance = comp, \regFile|data~416 , regFile|data~416, Project4, 1
instance = comp, \regFile|data~480 , regFile|data~480, Project4, 1
instance = comp, \regFile|data~584 , regFile|data~584, Project4, 1
instance = comp, \muxAluIn|dOut[0]~31 , muxAluIn|dOut[0]~31, Project4, 1
instance = comp, \muxAluIn|dOut[0]~32 , muxAluIn|dOut[0]~32, Project4, 1
instance = comp, \alu1|Mux32~9 , alu1|Mux32~9, Project4, 1
instance = comp, \alu1|Mux32~10 , alu1|Mux32~10, Project4, 1
instance = comp, \pipelineregister|aluOutOut~1 , pipelineregister|aluOutOut~1, Project4, 1
instance = comp, \regFile|data~511feeder , regFile|data~511feeder, Project4, 1
instance = comp, \regFile|data~511 , regFile|data~511, Project4, 1
instance = comp, \regFile|data~479feeder , regFile|data~479feeder, Project4, 1
instance = comp, \regFile|data~479 , regFile|data~479, Project4, 1
instance = comp, \regFile|data~743 , regFile|data~743, Project4, 1
instance = comp, \regFile|data~744 , regFile|data~744, Project4, 1
instance = comp, \regFile|data~223feeder , regFile|data~223feeder, Project4, 1
instance = comp, \regFile|data~223 , regFile|data~223, Project4, 1
instance = comp, \regFile|data~738 , regFile|data~738, Project4, 1
instance = comp, \regFile|data~191feeder , regFile|data~191feeder, Project4, 1
instance = comp, \regFile|data~191 , regFile|data~191, Project4, 1
instance = comp, \regFile|data~739 , regFile|data~739, Project4, 1
instance = comp, \regFile|data~95 , regFile|data~95, Project4, 1
instance = comp, \regFile|data~63 , regFile|data~63, Project4, 1
instance = comp, \regFile|data~740 , regFile|data~740, Project4, 1
instance = comp, \regFile|data~741 , regFile|data~741, Project4, 1
instance = comp, \regFile|data~742 , regFile|data~742, Project4, 1
instance = comp, \regFile|data~745 , regFile|data~745, Project4, 1
instance = comp, \muxAluIn|dOut[28]~3 , muxAluIn|dOut[28]~3, Project4, 1
instance = comp, \regFile|data~1004 , regFile|data~1004, Project4, 1
instance = comp, \regFile|data~57 , regFile|data~57, Project4, 1
instance = comp, \regFile|data~89 , regFile|data~89, Project4, 1
instance = comp, \regFile|data~25 , regFile|data~25, Project4, 1
instance = comp, \regFile|data~1000 , regFile|data~1000, Project4, 1
instance = comp, \regFile|data~1001 , regFile|data~1001, Project4, 1
instance = comp, \regFile|data~1002 , regFile|data~1002, Project4, 1
instance = comp, \regFile|data~1005 , regFile|data~1005, Project4, 1
instance = comp, \regFile|data~858 , regFile|data~858, Project4, 1
instance = comp, \regFile|data~171 , regFile|data~171, Project4, 1
instance = comp, \regFile|data~859 , regFile|data~859, Project4, 1
instance = comp, \regFile|data~862 , regFile|data~862, Project4, 1
instance = comp, \regFile|data~395 , regFile|data~395, Project4, 1
instance = comp, \regFile|data~863 , regFile|data~863, Project4, 1
instance = comp, \regFile|data~427 , regFile|data~427, Project4, 1
instance = comp, \regFile|data~864 , regFile|data~864, Project4, 1
instance = comp, \regFile|data~865 , regFile|data~865, Project4, 1
instance = comp, \muxAluIn|dOut[9]~22 , muxAluIn|dOut[9]~22, Project4, 1
instance = comp, \muxAluIn|dOut[4]~27 , muxAluIn|dOut[4]~27, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~3 , pipelineregister|nxtPCOut~3, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[3] , pipelineregister|nxtPCOut[3], Project4, 1
instance = comp, \muxMemOut|Mux28~2 , muxMemOut|Mux28~2, Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut~3 , ioCtrl|key|kdata|dataOut~3, Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut[3] , ioCtrl|key|kdata|dataOut[3], Project4, 1
instance = comp, \DBUS[3]~33 , DBUS[3]~33, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~4 , ioCtrl|ledR|rledr|dataOut~4, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[3] , ioCtrl|heX|rhex|dataOut[3], Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[3] , ioCtrl|ledR|rledr|dataOut[3], Project4, 1
instance = comp, \DBUS[3]~30 , DBUS[3]~30, Project4, 1
instance = comp, \SW[3]~I , SW[3], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~2 , ioCtrl|switches|swdata|dataOut~2, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[3] , ioCtrl|switches|swdata|dataOut[3], Project4, 1
instance = comp, \DBUS[3]~29 , DBUS[3]~29, Project4, 1
instance = comp, \DBUS[3]~77 , DBUS[3]~77, Project4, 1
instance = comp, \muxMemOut|Mux28~3 , muxMemOut|Mux28~3, Project4, 1
instance = comp, \regFile|data~195 , regFile|data~195, Project4, 1
instance = comp, \regFile|data~608 , regFile|data~608, Project4, 1
instance = comp, \regFile|data~451feeder , regFile|data~451feeder, Project4, 1
instance = comp, \regFile|data~451 , regFile|data~451, Project4, 1
instance = comp, \regFile|data~609 , regFile|data~609, Project4, 1
instance = comp, \regFile|data~612 , regFile|data~612, Project4, 1
instance = comp, \regFile|data~419feeder , regFile|data~419feeder, Project4, 1
instance = comp, \regFile|data~419 , regFile|data~419, Project4, 1
instance = comp, \regFile|data~291feeder , regFile|data~291feeder, Project4, 1
instance = comp, \regFile|data~291 , regFile|data~291, Project4, 1
instance = comp, \regFile|data~35 , regFile|data~35, Project4, 1
instance = comp, \regFile|data~606 , regFile|data~606, Project4, 1
instance = comp, \regFile|data~163feeder , regFile|data~163feeder, Project4, 1
instance = comp, \regFile|data~163 , regFile|data~163, Project4, 1
instance = comp, \regFile|data~607 , regFile|data~607, Project4, 1
instance = comp, \regFile|data~615 , regFile|data~615, Project4, 1
instance = comp, \muxAluIn|dOut[3]~28 , muxAluIn|dOut[3]~28, Project4, 1
instance = comp, \alu1|LessThan1~1 , alu1|LessThan1~1, Project4, 1
instance = comp, \alu1|LessThan1~3 , alu1|LessThan1~3, Project4, 1
instance = comp, \alu1|LessThan1~5 , alu1|LessThan1~5, Project4, 1
instance = comp, \alu1|LessThan1~7 , alu1|LessThan1~7, Project4, 1
instance = comp, \alu1|LessThan1~9 , alu1|LessThan1~9, Project4, 1
instance = comp, \alu1|LessThan1~11 , alu1|LessThan1~11, Project4, 1
instance = comp, \alu1|LessThan1~13 , alu1|LessThan1~13, Project4, 1
instance = comp, \alu1|LessThan1~15 , alu1|LessThan1~15, Project4, 1
instance = comp, \alu1|LessThan1~17 , alu1|LessThan1~17, Project4, 1
instance = comp, \alu1|LessThan1~19 , alu1|LessThan1~19, Project4, 1
instance = comp, \alu1|LessThan1~21 , alu1|LessThan1~21, Project4, 1
instance = comp, \alu1|LessThan1~23 , alu1|LessThan1~23, Project4, 1
instance = comp, \alu1|LessThan1~25 , alu1|LessThan1~25, Project4, 1
instance = comp, \alu1|LessThan1~27 , alu1|LessThan1~27, Project4, 1
instance = comp, \alu1|LessThan1~29 , alu1|LessThan1~29, Project4, 1
instance = comp, \alu1|LessThan1~31 , alu1|LessThan1~31, Project4, 1
instance = comp, \alu1|LessThan1~33 , alu1|LessThan1~33, Project4, 1
instance = comp, \alu1|LessThan1~35 , alu1|LessThan1~35, Project4, 1
instance = comp, \alu1|LessThan1~37 , alu1|LessThan1~37, Project4, 1
instance = comp, \alu1|LessThan1~39 , alu1|LessThan1~39, Project4, 1
instance = comp, \alu1|LessThan1~41 , alu1|LessThan1~41, Project4, 1
instance = comp, \alu1|LessThan1~43 , alu1|LessThan1~43, Project4, 1
instance = comp, \alu1|LessThan1~45 , alu1|LessThan1~45, Project4, 1
instance = comp, \alu1|LessThan1~47 , alu1|LessThan1~47, Project4, 1
instance = comp, \alu1|LessThan1~49 , alu1|LessThan1~49, Project4, 1
instance = comp, \alu1|LessThan1~51 , alu1|LessThan1~51, Project4, 1
instance = comp, \alu1|LessThan1~53 , alu1|LessThan1~53, Project4, 1
instance = comp, \alu1|LessThan1~55 , alu1|LessThan1~55, Project4, 1
instance = comp, \alu1|LessThan1~57 , alu1|LessThan1~57, Project4, 1
instance = comp, \alu1|LessThan1~59 , alu1|LessThan1~59, Project4, 1
instance = comp, \alu1|LessThan1~61 , alu1|LessThan1~61, Project4, 1
instance = comp, \alu1|LessThan1~62 , alu1|LessThan1~62, Project4, 1
instance = comp, \alu1|Equal0~1 , alu1|Equal0~1, Project4, 1
instance = comp, \regFile|data~227feeder , regFile|data~227feeder, Project4, 1
instance = comp, \regFile|data~227 , regFile|data~227, Project4, 1
instance = comp, \regFile|data~749 , regFile|data~749, Project4, 1
instance = comp, \regFile|data~99feeder , regFile|data~99feeder, Project4, 1
instance = comp, \regFile|data~99 , regFile|data~99, Project4, 1
instance = comp, \regFile|data~67 , regFile|data~67, Project4, 1
instance = comp, \regFile|data~3 , regFile|data~3, Project4, 1
instance = comp, \regFile|data~750 , regFile|data~750, Project4, 1
instance = comp, \regFile|data~751 , regFile|data~751, Project4, 1
instance = comp, \regFile|data~752 , regFile|data~752, Project4, 1
instance = comp, \regFile|data~259feeder , regFile|data~259feeder, Project4, 1
instance = comp, \regFile|data~259 , regFile|data~259, Project4, 1
instance = comp, \regFile|data~746 , regFile|data~746, Project4, 1
instance = comp, \regFile|data~355feeder , regFile|data~355feeder, Project4, 1
instance = comp, \regFile|data~355 , regFile|data~355, Project4, 1
instance = comp, \regFile|data~747 , regFile|data~747, Project4, 1
instance = comp, \regFile|data~755 , regFile|data~755, Project4, 1
instance = comp, \alu1|Equal0~2 , alu1|Equal0~2, Project4, 1
instance = comp, \regFile|data~0 , regFile|data~0, Project4, 1
instance = comp, \regFile|data~780 , regFile|data~780, Project4, 1
instance = comp, \regFile|data~128 , regFile|data~128, Project4, 1
instance = comp, \regFile|data~781 , regFile|data~781, Project4, 1
instance = comp, \regFile|data~782 , regFile|data~782, Project4, 1
instance = comp, \regFile|data~96 , regFile|data~96, Project4, 1
instance = comp, \regFile|data~783 , regFile|data~783, Project4, 1
instance = comp, \regFile|data~784 , regFile|data~784, Project4, 1
instance = comp, \regFile|data~785 , regFile|data~785, Project4, 1
instance = comp, \alu1|dataOut~0 , alu1|dataOut~0, Project4, 1
instance = comp, \muxAluIn|dOut[12]~19 , muxAluIn|dOut[12]~19, Project4, 1
instance = comp, \alu1|Equal0~6 , alu1|Equal0~6, Project4, 1
instance = comp, \alu1|Equal0~3 , alu1|Equal0~3, Project4, 1
instance = comp, \regFile|data~425 , regFile|data~425, Project4, 1
instance = comp, \regFile|data~843 , regFile|data~843, Project4, 1
instance = comp, \regFile|data~844 , regFile|data~844, Project4, 1
instance = comp, \regFile|data~41 , regFile|data~41, Project4, 1
instance = comp, \regFile|data~105 , regFile|data~105, Project4, 1
instance = comp, \regFile|data~841 , regFile|data~841, Project4, 1
instance = comp, \regFile|data~842 , regFile|data~842, Project4, 1
instance = comp, \regFile|data~845 , regFile|data~845, Project4, 1
instance = comp, \alu1|Equal0~4 , alu1|Equal0~4, Project4, 1
instance = comp, \alu1|Equal0~7 , alu1|Equal0~7, Project4, 1
instance = comp, \alu1|Equal0~9 , alu1|Equal0~9, Project4, 1
instance = comp, \alu1|Equal0~22 , alu1|Equal0~22, Project4, 1
instance = comp, \alu1|Equal0~21 , alu1|Equal0~21, Project4, 1
instance = comp, \alu1|Equal0~23 , alu1|Equal0~23, Project4, 1
instance = comp, \alu1|Mux32~7 , alu1|Mux32~7, Project4, 1
instance = comp, \alu1|Mux32~3 , alu1|Mux32~3, Project4, 1
instance = comp, \alu1|Mux32~4 , alu1|Mux32~4, Project4, 1
instance = comp, \alu1|Mux32~8 , alu1|Mux32~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut~2 , pipelineregister|aluOutOut~2, Project4, 1
instance = comp, \pipelineregister|aluOutOut[0] , pipelineregister|aluOutOut[0], Project4, 1
instance = comp, \dataReg|dataOut~0 , dataReg|dataOut~0, Project4, 1
instance = comp, \regFile|data~302 , regFile|data~302, Project4, 1
instance = comp, \regFile|data~366feeder , regFile|data~366feeder, Project4, 1
instance = comp, \regFile|data~366 , regFile|data~366, Project4, 1
instance = comp, \regFile|data~699 , regFile|data~699, Project4, 1
instance = comp, \regFile|data~702 , regFile|data~702, Project4, 1
instance = comp, \regFile|data~462 , regFile|data~462, Project4, 1
instance = comp, \regFile|data~704 , regFile|data~704, Project4, 1
instance = comp, \regFile|data~705 , regFile|data~705, Project4, 1
instance = comp, \pipelineregister|dataOut~12 , pipelineregister|dataOut~12, Project4, 1
instance = comp, \pipelineregister|dataOut[14] , pipelineregister|dataOut[14], Project4, 1
instance = comp, \DBUS[14]~102 , DBUS[14]~102, Project4, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a13 , dataMem|data_rtl_0|auto_generated|altsyncram1|ram_block2a13, Project4, 1
instance = comp, \DBUS[13]~68 , DBUS[13]~68, Project4, 1
instance = comp, \DBUS[13]~69 , DBUS[13]~69, Project4, 1
instance = comp, \DBUS[13]~103 , DBUS[13]~103, Project4, 1
instance = comp, \DBUS[14]~65 , DBUS[14]~65, Project4, 1
instance = comp, \DBUS[14]~66 , DBUS[14]~66, Project4, 1
instance = comp, \pipelineregister|nxtPCOut~12 , pipelineregister|nxtPCOut~12, Project4, 1
instance = comp, \pipelineregister|nxtPCOut[14] , pipelineregister|nxtPCOut[14], Project4, 1
instance = comp, \muxMemOut|Mux17~0 , muxMemOut|Mux17~0, Project4, 1
instance = comp, \muxMemOut|Mux17~1 , muxMemOut|Mux17~1, Project4, 1
instance = comp, \regFile|data~494feeder , regFile|data~494feeder, Project4, 1
instance = comp, \regFile|data~494 , regFile|data~494, Project4, 1
instance = comp, \regFile|data~238 , regFile|data~238, Project4, 1
instance = comp, \regFile|data~894 , regFile|data~894, Project4, 1
instance = comp, \regFile|data~174 , regFile|data~174, Project4, 1
instance = comp, \regFile|data~430 , regFile|data~430, Project4, 1
instance = comp, \regFile|data~887 , regFile|data~887, Project4, 1
instance = comp, \regFile|data~895 , regFile|data~895, Project4, 1
instance = comp, \alu1|Mux17~0 , alu1|Mux17~0, Project4, 1
instance = comp, \alu1|Mux17~4 , alu1|Mux17~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~23 , pipelineregister|aluOutOut~23, Project4, 1
instance = comp, \pipelineregister|aluOutOut[14] , pipelineregister|aluOutOut[14], Project4, 1
instance = comp, \dataReg|dataOut~18 , dataReg|dataOut~18, Project4, 1
instance = comp, \dataReg|dataOut[14] , dataReg|dataOut[14], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~2 , ioCtrl|switches|Equal2~2, Project4, 1
instance = comp, \ioCtrl|switches|Equal2~0 , ioCtrl|switches|Equal2~0, Project4, 1
instance = comp, \ioCtrl|switches|Equal2~3 , ioCtrl|switches|Equal2~3, Project4, 1
instance = comp, \ioCtrl|switches|Equal2~8 , ioCtrl|switches|Equal2~8, Project4, 1
instance = comp, \ioCtrl|switches|dBus[31]~0 , ioCtrl|switches|dBus[31]~0, Project4, 1
instance = comp, \SW[8]~I , SW[8], Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut~7 , ioCtrl|switches|swdata|dataOut~7, Project4, 1
instance = comp, \ioCtrl|switches|swdata|dataOut[8] , ioCtrl|switches|swdata|dataOut[8], Project4, 1
instance = comp, \DBUS[8]~50 , DBUS[8]~50, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~9 , ioCtrl|ledR|rledr|dataOut~9, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[8] , ioCtrl|ledR|rledr|dataOut[8], Project4, 1
instance = comp, \DBUS[8]~52 , DBUS[8]~52, Project4, 1
instance = comp, \pipelineregister|dataOut~8 , pipelineregister|dataOut~8, Project4, 1
instance = comp, \pipelineregister|dataOut[8] , pipelineregister|dataOut[8], Project4, 1
instance = comp, \DBUS[8]~51 , DBUS[8]~51, Project4, 1
instance = comp, \DBUS[8]~82 , DBUS[8]~82, Project4, 1
instance = comp, \muxMemOut|Mux23~3 , muxMemOut|Mux23~3, Project4, 1
instance = comp, \regFile|data~264 , regFile|data~264, Project4, 1
instance = comp, \regFile|data~296 , regFile|data~296, Project4, 1
instance = comp, \regFile|data~656 , regFile|data~656, Project4, 1
instance = comp, \regFile|data~657 , regFile|data~657, Project4, 1
instance = comp, \regFile|data~392feeder , regFile|data~392feeder, Project4, 1
instance = comp, \regFile|data~392 , regFile|data~392, Project4, 1
instance = comp, \regFile|data~663 , regFile|data~663, Project4, 1
instance = comp, \regFile|data~664 , regFile|data~664, Project4, 1
instance = comp, \regFile|data~665 , regFile|data~665, Project4, 1
instance = comp, \instMem|data~237 , instMem|data~237, Project4, 1
instance = comp, \instMem|data~238 , instMem|data~238, Project4, 1
instance = comp, \instMem|data~235 , instMem|data~235, Project4, 1
instance = comp, \instMem|data~232 , instMem|data~232, Project4, 1
instance = comp, \instMem|data~233 , instMem|data~233, Project4, 1
instance = comp, \instMem|data~234 , instMem|data~234, Project4, 1
instance = comp, \instMem|data~236 , instMem|data~236, Project4, 1
instance = comp, \instMem|data~239 , instMem|data~239, Project4, 1
instance = comp, \cont|Selector1~2 , cont|Selector1~2, Project4, 1
instance = comp, \cont|Selector15~1 , cont|Selector15~1, Project4, 1
instance = comp, \muxAluIn|dOut[8]~23 , muxAluIn|dOut[8]~23, Project4, 1
instance = comp, \alu1|dataOut~9 , alu1|dataOut~9, Project4, 1
instance = comp, \alu1|Mux23~1 , alu1|Mux23~1, Project4, 1
instance = comp, \alu1|Mux23~2 , alu1|Mux23~2, Project4, 1
instance = comp, \alu1|Mux23~3 , alu1|Mux23~3, Project4, 1
instance = comp, \alu1|Mux23~4 , alu1|Mux23~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~12 , pipelineregister|aluOutOut~12, Project4, 1
instance = comp, \pipelineregister|aluOutOut[8] , pipelineregister|aluOutOut[8], Project4, 1
instance = comp, \dataReg|dataOut~8 , dataReg|dataOut~8, Project4, 1
instance = comp, \dataReg|dataOut[8] , dataReg|dataOut[8], Project4, 1
instance = comp, \ioCtrl|switches|Equal2~9 , ioCtrl|switches|Equal2~9, Project4, 1
instance = comp, \DBUS[3]~15 , DBUS[3]~15, Project4, 1
instance = comp, \KEY[1]~I , KEY[1], Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut~1 , ioCtrl|key|kdata|dataOut~1, Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut[1] , ioCtrl|key|kdata|dataOut[1], Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[1] , ioCtrl|ledR|rledr|dataOut[1], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[1] , ioCtrl|heX|rhex|dataOut[1], Project4, 1
instance = comp, \DBUS[1]~19 , DBUS[1]~19, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~2 , ioCtrl|ledR|rledr|dataOut~2, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[1] , ioCtrl|ledG|rledg|dataOut[1], Project4, 1
instance = comp, \DBUS[1]~20 , DBUS[1]~20, Project4, 1
instance = comp, \DBUS[1]~21 , DBUS[1]~21, Project4, 1
instance = comp, \DBUS[1]~22 , DBUS[1]~22, Project4, 1
instance = comp, \DBUS[1]~76 , DBUS[1]~76, Project4, 1
instance = comp, \muxMemOut|Mux30~3 , muxMemOut|Mux30~3, Project4, 1
instance = comp, \regFile|data~353 , regFile|data~353, Project4, 1
instance = comp, \regFile|data~289feeder , regFile|data~289feeder, Project4, 1
instance = comp, \regFile|data~289 , regFile|data~289, Project4, 1
instance = comp, \regFile|data~769 , regFile|data~769, Project4, 1
instance = comp, \regFile|data~33 , regFile|data~33, Project4, 1
instance = comp, \regFile|data~97 , regFile|data~97, Project4, 1
instance = comp, \regFile|data~1 , regFile|data~1, Project4, 1
instance = comp, \regFile|data~770 , regFile|data~770, Project4, 1
instance = comp, \regFile|data~771 , regFile|data~771, Project4, 1
instance = comp, \regFile|data~772 , regFile|data~772, Project4, 1
instance = comp, \regFile|data~774 , regFile|data~774, Project4, 1
instance = comp, \regFile|data~775 , regFile|data~775, Project4, 1
instance = comp, \alu1|Add0~12 , alu1|Add0~12, Project4, 1
instance = comp, \alu1|Add0~14 , alu1|Add0~14, Project4, 1
instance = comp, \alu1|dataOut~10 , alu1|dataOut~10, Project4, 1
instance = comp, \alu1|Mux28~1 , alu1|Mux28~1, Project4, 1
instance = comp, \alu1|Mux28~2 , alu1|Mux28~2, Project4, 1
instance = comp, \alu1|Mux28~3 , alu1|Mux28~3, Project4, 1
instance = comp, \alu1|Mux28~4 , alu1|Mux28~4, Project4, 1
instance = comp, \pc|dataOut[3] , pc|dataOut[3], Project4, 1
instance = comp, \instMem|data~324 , instMem|data~324, Project4, 1
instance = comp, \instMem|data~326 , instMem|data~326, Project4, 1
instance = comp, \instMem|data~323 , instMem|data~323, Project4, 1
instance = comp, \instMem|data~328 , instMem|data~328, Project4, 1
instance = comp, \instMem|data~335 , instMem|data~335, Project4, 1
instance = comp, \cont|imm[0]~2 , cont|imm[0]~2, Project4, 1
instance = comp, \pc|dataOut[2]~9 , pc|dataOut[2]~9, Project4, 1
instance = comp, \pc|dataOut[2] , pc|dataOut[2], Project4, 1
instance = comp, \pc|dataOut[4]~6 , pc|dataOut[4]~6, Project4, 1
instance = comp, \pc|dataOut[4] , pc|dataOut[4], Project4, 1
instance = comp, \instMem|data~404 , instMem|data~404, Project4, 1
instance = comp, \instMem|data~405 , instMem|data~405, Project4, 1
instance = comp, \instMem|data~288 , instMem|data~288, Project4, 1
instance = comp, \instMem|data~287 , instMem|data~287, Project4, 1
instance = comp, \instMem|data~289 , instMem|data~289, Project4, 1
instance = comp, \instMem|data~285 , instMem|data~285, Project4, 1
instance = comp, \instMem|data~286 , instMem|data~286, Project4, 1
instance = comp, \instMem|data~402 , instMem|data~402, Project4, 1
instance = comp, \instMem|data~403 , instMem|data~403, Project4, 1
instance = comp, \cont|Selector5~5 , cont|Selector5~5, Project4, 1
instance = comp, \cont|Selector17~0 , cont|Selector17~0, Project4, 1
instance = comp, \cont|Selector17~1 , cont|Selector17~1, Project4, 1
instance = comp, \instMem|data~171 , instMem|data~171, Project4, 1
instance = comp, \instMem|data~272 , instMem|data~272, Project4, 1
instance = comp, \instMem|data~273 , instMem|data~273, Project4, 1
instance = comp, \instMem|data~274 , instMem|data~274, Project4, 1
instance = comp, \instMem|data~275 , instMem|data~275, Project4, 1
instance = comp, \instMem|data~276 , instMem|data~276, Project4, 1
instance = comp, \cont|Selector17~2 , cont|Selector17~2, Project4, 1
instance = comp, \pc|dataOut[8]~3 , pc|dataOut[8]~3, Project4, 1
instance = comp, \pc|dataOut[8] , pc|dataOut[8], Project4, 1
instance = comp, \instMem|data~304 , instMem|data~304, Project4, 1
instance = comp, \instMem|data~309 , instMem|data~309, Project4, 1
instance = comp, \instMem|data~305 , instMem|data~305, Project4, 1
instance = comp, \instMem|data~307 , instMem|data~307, Project4, 1
instance = comp, \instMem|data~306 , instMem|data~306, Project4, 1
instance = comp, \instMem|data~308 , instMem|data~308, Project4, 1
instance = comp, \instMem|data~310 , instMem|data~310, Project4, 1
instance = comp, \instMem|data~311 , instMem|data~311, Project4, 1
instance = comp, \instMem|data~317 , instMem|data~317, Project4, 1
instance = comp, \cont|Selector5~6 , cont|Selector5~6, Project4, 1
instance = comp, \cont|Selector19~0 , cont|Selector19~0, Project4, 1
instance = comp, \cont|Selector19~1 , cont|Selector19~1, Project4, 1
instance = comp, \muxPcOut|Mux25~0 , muxPcOut|Mux25~0, Project4, 1
instance = comp, \muxPcOut|Mux25~1 , muxPcOut|Mux25~1, Project4, 1
instance = comp, \muxPcOut|Mux25~2 , muxPcOut|Mux25~2, Project4, 1
instance = comp, \pc|dataOut[6] , pc|dataOut[6], Project4, 1
instance = comp, \pcLogic|dataOut[7]~10 , pcLogic|dataOut[7]~10, Project4, 1
instance = comp, \pc|dataOut[7]~5 , pc|dataOut[7]~5, Project4, 1
instance = comp, \pc|dataOut[7] , pc|dataOut[7], Project4, 1
instance = comp, \pc|dataOut[10]~0 , pc|dataOut[10]~0, Project4, 1
instance = comp, \pc|dataOut[10] , pc|dataOut[10], Project4, 1
instance = comp, \instMem|data~385 , instMem|data~385, Project4, 1
instance = comp, \instMem|data~260 , instMem|data~260, Project4, 1
instance = comp, \instMem|data~264 , instMem|data~264, Project4, 1
instance = comp, \cont|Selector4~5 , cont|Selector4~5, Project4, 1
instance = comp, \instMem|data~255 , instMem|data~255, Project4, 1
instance = comp, \instMem|data~256 , instMem|data~256, Project4, 1
instance = comp, \instMem|data~257 , instMem|data~257, Project4, 1
instance = comp, \instMem|data~258 , instMem|data~258, Project4, 1
instance = comp, \instMem|data~244 , instMem|data~244, Project4, 1
instance = comp, \instMem|data~252 , instMem|data~252, Project4, 1
instance = comp, \instMem|data~253 , instMem|data~253, Project4, 1
instance = comp, \instMem|data~254 , instMem|data~254, Project4, 1
instance = comp, \instMem|data~259 , instMem|data~259, Project4, 1
instance = comp, \cont|Selector4~4 , cont|Selector4~4, Project4, 1
instance = comp, \cont|Selector14~0 , cont|Selector14~0, Project4, 1
instance = comp, \cont|Selector14~1 , cont|Selector14~1, Project4, 1
instance = comp, \pc|dataOut[11]~1 , pc|dataOut[11]~1, Project4, 1
instance = comp, \alu1|Mux20~0 , alu1|Mux20~0, Project4, 1
instance = comp, \alu1|Mux20~2 , alu1|Mux20~2, Project4, 1
instance = comp, \alu1|Mux20~3 , alu1|Mux20~3, Project4, 1
instance = comp, \alu1|Mux20~4 , alu1|Mux20~4, Project4, 1
instance = comp, \pc|dataOut[11] , pc|dataOut[11], Project4, 1
instance = comp, \instMem|data~24 , instMem|data~24, Project4, 1
instance = comp, \cont|Selector0~0 , cont|Selector0~0, Project4, 1
instance = comp, \cont|Selector21~0 , cont|Selector21~0, Project4, 1
instance = comp, \cont|Selector21~2 , cont|Selector21~2, Project4, 1
instance = comp, \cont|Selector16~0 , cont|Selector16~0, Project4, 1
instance = comp, \cont|Selector16~1 , cont|Selector16~1, Project4, 1
instance = comp, \pc|dataOut[9]~4 , pc|dataOut[9]~4, Project4, 1
instance = comp, \alu1|Mux22~0 , alu1|Mux22~0, Project4, 1
instance = comp, \alu1|dataOut~4 , alu1|dataOut~4, Project4, 1
instance = comp, \alu1|Mux22~1 , alu1|Mux22~1, Project4, 1
instance = comp, \alu1|Mux22~2 , alu1|Mux22~2, Project4, 1
instance = comp, \alu1|Mux22~3 , alu1|Mux22~3, Project4, 1
instance = comp, \alu1|Mux22~4 , alu1|Mux22~4, Project4, 1
instance = comp, \pc|dataOut[9] , pc|dataOut[9], Project4, 1
instance = comp, \instMem|data~44 , instMem|data~44, Project4, 1
instance = comp, \instMem|data~46 , instMem|data~46, Project4, 1
instance = comp, \instMem|data~47 , instMem|data~47, Project4, 1
instance = comp, \instMem|data~48 , instMem|data~48, Project4, 1
instance = comp, \instMem|data~50 , instMem|data~50, Project4, 1
instance = comp, \instMem|data~51 , instMem|data~51, Project4, 1
instance = comp, \cont|Selector4~1 , cont|Selector4~1, Project4, 1
instance = comp, \cont|Selector7~1 , cont|Selector7~1, Project4, 1
instance = comp, \pipelineregister|destRegOut~2 , pipelineregister|destRegOut~2, Project4, 1
instance = comp, \pipelineregister|destRegOut[0] , pipelineregister|destRegOut[0], Project4, 1
instance = comp, \bubbler|Equal1~0 , bubbler|Equal1~0, Project4, 1
instance = comp, \bubbler|Equal1~1 , bubbler|Equal1~1, Project4, 1
instance = comp, \bubbler|bubble~0 , bubbler|bubble~0, Project4, 1
instance = comp, \bubbler|bubble~1 , bubbler|bubble~1, Project4, 1
instance = comp, \alu1|Equal1~6 , alu1|Equal1~6, Project4, 1
instance = comp, \alu1|Equal1~3 , alu1|Equal1~3, Project4, 1
instance = comp, \alu1|Equal1~0 , alu1|Equal1~0, Project4, 1
instance = comp, \regFile|data~260feeder , regFile|data~260feeder, Project4, 1
instance = comp, \regFile|data~260 , regFile|data~260, Project4, 1
instance = comp, \regFile|data~4 , regFile|data~4, Project4, 1
instance = comp, \regFile|data~810 , regFile|data~810, Project4, 1
instance = comp, \regFile|data~811 , regFile|data~811, Project4, 1
instance = comp, \regFile|data~164feeder , regFile|data~164feeder, Project4, 1
instance = comp, \regFile|data~164 , regFile|data~164, Project4, 1
instance = comp, \regFile|data~36 , regFile|data~36, Project4, 1
instance = comp, \regFile|data~808 , regFile|data~808, Project4, 1
instance = comp, \regFile|data~292feeder , regFile|data~292feeder, Project4, 1
instance = comp, \regFile|data~292 , regFile|data~292, Project4, 1
instance = comp, \regFile|data~809 , regFile|data~809, Project4, 1
instance = comp, \regFile|data~812 , regFile|data~812, Project4, 1
instance = comp, \regFile|data~324 , regFile|data~324, Project4, 1
instance = comp, \regFile|data~806 , regFile|data~806, Project4, 1
instance = comp, \regFile|data~807 , regFile|data~807, Project4, 1
instance = comp, \regFile|data~815 , regFile|data~815, Project4, 1
instance = comp, \alu1|Equal1~1 , alu1|Equal1~1, Project4, 1
instance = comp, \alu1|Equal1~4 , alu1|Equal1~4, Project4, 1
instance = comp, \alu1|Equal1~5 , alu1|Equal1~5, Project4, 1
instance = comp, \alu1|Equal1~9 , alu1|Equal1~9, Project4, 1
instance = comp, \alu1|Mux32~1 , alu1|Mux32~1, Project4, 1
instance = comp, \alu1|Mux32~2 , alu1|Mux32~2, Project4, 1
instance = comp, \cont|pcSel[0]~0 , cont|pcSel[0]~0, Project4, 1
instance = comp, \pc|dataOut[12]~2 , pc|dataOut[12]~2, Project4, 1
instance = comp, \alu1|Mux19~0 , alu1|Mux19~0, Project4, 1
instance = comp, \alu1|dataOut~1 , alu1|dataOut~1, Project4, 1
instance = comp, \alu1|Mux19~1 , alu1|Mux19~1, Project4, 1
instance = comp, \alu1|Mux19~2 , alu1|Mux19~2, Project4, 1
instance = comp, \alu1|Mux19~3 , alu1|Mux19~3, Project4, 1
instance = comp, \alu1|Mux19~4 , alu1|Mux19~4, Project4, 1
instance = comp, \pc|dataOut[12] , pc|dataOut[12], Project4, 1
instance = comp, \instMem|data~68 , instMem|data~68, Project4, 1
instance = comp, \cont|WideOr1~0 , cont|WideOr1~0, Project4, 1
instance = comp, \cont|sndOpcode[3]~2 , cont|sndOpcode[3]~2, Project4, 1
instance = comp, \instMem|data~374 , instMem|data~374, Project4, 1
instance = comp, \instMem|data~375 , instMem|data~375, Project4, 1
instance = comp, \instMem|data~376 , instMem|data~376, Project4, 1
instance = comp, \instMem|data~399 , instMem|data~399, Project4, 1
instance = comp, \instMem|data~373 , instMem|data~373, Project4, 1
instance = comp, \instMem|data~377 , instMem|data~377, Project4, 1
instance = comp, \instMem|data~394 , instMem|data~394, Project4, 1
instance = comp, \alu1|Mux16~0 , alu1|Mux16~0, Project4, 1
instance = comp, \alu1|Mux27~0 , alu1|Mux27~0, Project4, 1
instance = comp, \alu1|Mux27~4 , alu1|Mux27~4, Project4, 1
instance = comp, \pipelineregister|aluOutOut~8 , pipelineregister|aluOutOut~8, Project4, 1
instance = comp, \pipelineregister|aluOutOut[4] , pipelineregister|aluOutOut[4], Project4, 1
instance = comp, \dataReg|dataOut~4 , dataReg|dataOut~4, Project4, 1
instance = comp, \dataReg|dataOut[4] , dataReg|dataOut[4], Project4, 1
instance = comp, \ioCtrl|ledR|registerWrt , ioCtrl|ledR|registerWrt, Project4, 1
instance = comp, \ioCtrl|ledR|registerWrt~clkctrl , ioCtrl|ledR|registerWrt~clkctrl, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[0]~feeder , ioCtrl|ledR|rledr|dataOut[0]~feeder, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[0] , ioCtrl|ledR|rledr|dataOut[0], Project4, 1
instance = comp, \KEY[2]~I , KEY[2], Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut~2 , ioCtrl|key|kdata|dataOut~2, Project4, 1
instance = comp, \ioCtrl|key|kdata|dataOut[2] , ioCtrl|key|kdata|dataOut[2], Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[2] , ioCtrl|ledG|rledg|dataOut[2], Project4, 1
instance = comp, \pipelineregister|dataOut~2 , pipelineregister|dataOut~2, Project4, 1
instance = comp, \pipelineregister|dataOut[2] , pipelineregister|dataOut[2], Project4, 1
instance = comp, \DBUS[2]~23 , DBUS[2]~23, Project4, 1
instance = comp, \DBUS[2]~24 , DBUS[2]~24, Project4, 1
instance = comp, \DBUS[2]~28 , DBUS[2]~28, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~3 , ioCtrl|ledR|rledr|dataOut~3, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[2] , ioCtrl|ledR|rledr|dataOut[2], Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[4]~feeder , ioCtrl|ledR|rledr|dataOut[4]~feeder, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[4] , ioCtrl|ledR|rledr|dataOut[4], Project4, 1
instance = comp, \pipelineregister|dataOut~9 , pipelineregister|dataOut~9, Project4, 1
instance = comp, \pipelineregister|dataOut[9] , pipelineregister|dataOut[9], Project4, 1
instance = comp, \DBUS[9]~54 , DBUS[9]~54, Project4, 1
instance = comp, \DBUS[9]~55 , DBUS[9]~55, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut~10 , ioCtrl|ledR|rledr|dataOut~10, Project4, 1
instance = comp, \ioCtrl|ledR|rledr|dataOut[9] , ioCtrl|ledR|rledr|dataOut[9], Project4, 1
instance = comp, \ioCtrl|ledG|registerWrt~clkctrl , ioCtrl|ledG|registerWrt~clkctrl, Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[3] , ioCtrl|ledG|rledg|dataOut[3], Project4, 1
instance = comp, \ioCtrl|ledG|rledg|dataOut[4] , ioCtrl|ledG|rledg|dataOut[4], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[0]~feeder , ioCtrl|heX|rhex|dataOut[0]~feeder, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[0] , ioCtrl|heX|rhex|dataOut[0], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[2] , ioCtrl|heX|rhex|dataOut[2], Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[0]~0 , ioCtrl|heX|hex0Converter|dOut[0]~0, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[1]~1 , ioCtrl|heX|hex0Converter|dOut[1]~1, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[2]~2 , ioCtrl|heX|hex0Converter|dOut[2]~2, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[3]~3 , ioCtrl|heX|hex0Converter|dOut[3]~3, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[4]~4 , ioCtrl|heX|hex0Converter|dOut[4]~4, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[5]~5 , ioCtrl|heX|hex0Converter|dOut[5]~5, Project4, 1
instance = comp, \ioCtrl|heX|hex0Converter|dOut[6]~6 , ioCtrl|heX|hex0Converter|dOut[6]~6, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[5] , ioCtrl|heX|rhex|dataOut[5], Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[0]~0 , ioCtrl|heX|hex1Converter|dOut[0]~0, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[1]~1 , ioCtrl|heX|hex1Converter|dOut[1]~1, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[2]~2 , ioCtrl|heX|hex1Converter|dOut[2]~2, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[3]~3 , ioCtrl|heX|hex1Converter|dOut[3]~3, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[4]~4 , ioCtrl|heX|hex1Converter|dOut[4]~4, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[5]~5 , ioCtrl|heX|hex1Converter|dOut[5]~5, Project4, 1
instance = comp, \ioCtrl|heX|hex1Converter|dOut[6]~6 , ioCtrl|heX|hex1Converter|dOut[6]~6, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[9] , ioCtrl|heX|rhex|dataOut[9], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~13 , ioCtrl|heX|rhex|dataOut~13, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[10] , ioCtrl|heX|rhex|dataOut[10], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[8] , ioCtrl|heX|rhex|dataOut[8], Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[0]~0 , ioCtrl|heX|hex2Converter|dOut[0]~0, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[1]~1 , ioCtrl|heX|hex2Converter|dOut[1]~1, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[2]~2 , ioCtrl|heX|hex2Converter|dOut[2]~2, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[3]~3 , ioCtrl|heX|hex2Converter|dOut[3]~3, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[4]~4 , ioCtrl|heX|hex2Converter|dOut[4]~4, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[5]~5 , ioCtrl|heX|hex2Converter|dOut[5]~5, Project4, 1
instance = comp, \ioCtrl|heX|hex2Converter|dOut[6]~6 , ioCtrl|heX|hex2Converter|dOut[6]~6, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~15 , ioCtrl|heX|rhex|dataOut~15, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[14] , ioCtrl|heX|rhex|dataOut[14], Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut~16 , ioCtrl|heX|rhex|dataOut~16, Project4, 1
instance = comp, \ioCtrl|heX|rhex|dataOut[13] , ioCtrl|heX|rhex|dataOut[13], Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[0]~0 , ioCtrl|heX|hex3Converter|dOut[0]~0, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[1]~1 , ioCtrl|heX|hex3Converter|dOut[1]~1, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[2]~2 , ioCtrl|heX|hex3Converter|dOut[2]~2, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[3]~3 , ioCtrl|heX|hex3Converter|dOut[3]~3, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[4]~4 , ioCtrl|heX|hex3Converter|dOut[4]~4, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[5]~5 , ioCtrl|heX|hex3Converter|dOut[5]~5, Project4, 1
instance = comp, \ioCtrl|heX|hex3Converter|dOut[6]~6 , ioCtrl|heX|hex3Converter|dOut[6]~6, Project4, 1
instance = comp, \LEDR[0]~I , LEDR[0], Project4, 1
instance = comp, \LEDR[1]~I , LEDR[1], Project4, 1
instance = comp, \LEDR[2]~I , LEDR[2], Project4, 1
instance = comp, \LEDR[3]~I , LEDR[3], Project4, 1
instance = comp, \LEDR[4]~I , LEDR[4], Project4, 1
instance = comp, \LEDR[5]~I , LEDR[5], Project4, 1
instance = comp, \LEDR[6]~I , LEDR[6], Project4, 1
instance = comp, \LEDR[7]~I , LEDR[7], Project4, 1
instance = comp, \LEDR[8]~I , LEDR[8], Project4, 1
instance = comp, \LEDR[9]~I , LEDR[9], Project4, 1
instance = comp, \LEDG[0]~I , LEDG[0], Project4, 1
instance = comp, \LEDG[1]~I , LEDG[1], Project4, 1
instance = comp, \LEDG[2]~I , LEDG[2], Project4, 1
instance = comp, \LEDG[3]~I , LEDG[3], Project4, 1
instance = comp, \LEDG[4]~I , LEDG[4], Project4, 1
instance = comp, \LEDG[5]~I , LEDG[5], Project4, 1
instance = comp, \LEDG[6]~I , LEDG[6], Project4, 1
instance = comp, \LEDG[7]~I , LEDG[7], Project4, 1
instance = comp, \HEX0[0]~I , HEX0[0], Project4, 1
instance = comp, \HEX0[1]~I , HEX0[1], Project4, 1
instance = comp, \HEX0[2]~I , HEX0[2], Project4, 1
instance = comp, \HEX0[3]~I , HEX0[3], Project4, 1
instance = comp, \HEX0[4]~I , HEX0[4], Project4, 1
instance = comp, \HEX0[5]~I , HEX0[5], Project4, 1
instance = comp, \HEX0[6]~I , HEX0[6], Project4, 1
instance = comp, \HEX1[0]~I , HEX1[0], Project4, 1
instance = comp, \HEX1[1]~I , HEX1[1], Project4, 1
instance = comp, \HEX1[2]~I , HEX1[2], Project4, 1
instance = comp, \HEX1[3]~I , HEX1[3], Project4, 1
instance = comp, \HEX1[4]~I , HEX1[4], Project4, 1
instance = comp, \HEX1[5]~I , HEX1[5], Project4, 1
instance = comp, \HEX1[6]~I , HEX1[6], Project4, 1
instance = comp, \HEX2[0]~I , HEX2[0], Project4, 1
instance = comp, \HEX2[1]~I , HEX2[1], Project4, 1
instance = comp, \HEX2[2]~I , HEX2[2], Project4, 1
instance = comp, \HEX2[3]~I , HEX2[3], Project4, 1
instance = comp, \HEX2[4]~I , HEX2[4], Project4, 1
instance = comp, \HEX2[5]~I , HEX2[5], Project4, 1
instance = comp, \HEX2[6]~I , HEX2[6], Project4, 1
instance = comp, \HEX3[0]~I , HEX3[0], Project4, 1
instance = comp, \HEX3[1]~I , HEX3[1], Project4, 1
instance = comp, \HEX3[2]~I , HEX3[2], Project4, 1
instance = comp, \HEX3[3]~I , HEX3[3], Project4, 1
instance = comp, \HEX3[4]~I , HEX3[4], Project4, 1
instance = comp, \HEX3[5]~I , HEX3[5], Project4, 1
instance = comp, \HEX3[6]~I , HEX3[6], Project4, 1
