###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56886   # Number of WRITE/WRITEP commands
num_reads_done                 =       747983   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       586166   # Number of read row buffer hits
num_read_cmds                  =       747988   # Number of READ/READP commands
num_writes_done                =        56921   # Number of read requests issued
num_write_row_hits             =        34072   # Number of write row buffer hits
num_act_cmds                   =       185280   # Number of ACT commands
num_pre_cmds                   =       185253   # Number of PRE commands
num_ondemand_pres              =       162038   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9337607   # Cyles of rank active rank.0
rank_active_cycles.1           =      9036853   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       662393   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       963147   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       751492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13464   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5546   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5678   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1851   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1462   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1902   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2613   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          926   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          548   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19476   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           23   # Write cmd latency (cycles)
write_latency[60-79]           =           58   # Write cmd latency (cycles)
write_latency[80-99]           =          148   # Write cmd latency (cycles)
write_latency[100-119]         =          176   # Write cmd latency (cycles)
write_latency[120-139]         =          348   # Write cmd latency (cycles)
write_latency[140-159]         =          457   # Write cmd latency (cycles)
write_latency[160-179]         =          748   # Write cmd latency (cycles)
write_latency[180-199]         =         1079   # Write cmd latency (cycles)
write_latency[200-]            =        53832   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       274761   # Read request latency (cycles)
read_latency[40-59]            =        93932   # Read request latency (cycles)
read_latency[60-79]            =        98594   # Read request latency (cycles)
read_latency[80-99]            =        48714   # Read request latency (cycles)
read_latency[100-119]          =        37485   # Read request latency (cycles)
read_latency[120-139]          =        32470   # Read request latency (cycles)
read_latency[140-159]          =        22299   # Read request latency (cycles)
read_latency[160-179]          =        17414   # Read request latency (cycles)
read_latency[180-199]          =        14281   # Read request latency (cycles)
read_latency[200-]             =       108032   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.83975e+08   # Write energy
read_energy                    =  3.01589e+09   # Read energy
act_energy                     =  5.06926e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.17949e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.62311e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82667e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.639e+09   # Active standby energy rank.1
average_read_latency           =      119.353   # Average read request latency (cycles)
average_interarrival           =       12.423   # Average request interarrival latency (cycles)
total_energy                   =  1.67574e+10   # Total energy (pJ)
average_power                  =      1675.74   # Average power (mW)
average_bandwidth              =      6.86851   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        65403   # Number of WRITE/WRITEP commands
num_reads_done                 =       864493   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       687687   # Number of read row buffer hits
num_read_cmds                  =       864497   # Number of READ/READP commands
num_writes_done                =        65462   # Number of read requests issued
num_write_row_hits             =        37441   # Number of write row buffer hits
num_act_cmds                   =       205672   # Number of ACT commands
num_pre_cmds                   =       205642   # Number of PRE commands
num_ondemand_pres              =       181144   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9210605   # Cyles of rank active rank.0
rank_active_cycles.1           =      9159332   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       789395   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       840668   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       880120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10374   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5529   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5564   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1683   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1495   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1947   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2577   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          827   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          550   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19380   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           35   # Write cmd latency (cycles)
write_latency[80-99]           =          100   # Write cmd latency (cycles)
write_latency[100-119]         =          167   # Write cmd latency (cycles)
write_latency[120-139]         =          297   # Write cmd latency (cycles)
write_latency[140-159]         =          421   # Write cmd latency (cycles)
write_latency[160-179]         =          626   # Write cmd latency (cycles)
write_latency[180-199]         =          913   # Write cmd latency (cycles)
write_latency[200-]            =        62828   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       280256   # Read request latency (cycles)
read_latency[40-59]            =       105822   # Read request latency (cycles)
read_latency[60-79]            =       106920   # Read request latency (cycles)
read_latency[80-99]            =        59361   # Read request latency (cycles)
read_latency[100-119]          =        45647   # Read request latency (cycles)
read_latency[120-139]          =        39273   # Read request latency (cycles)
read_latency[140-159]          =        29091   # Read request latency (cycles)
read_latency[160-179]          =        23663   # Read request latency (cycles)
read_latency[180-199]          =        19527   # Read request latency (cycles)
read_latency[200-]             =       154931   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.26492e+08   # Write energy
read_energy                    =  3.48565e+09   # Read energy
act_energy                     =  5.62719e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.7891e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.03521e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.74742e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71542e+09   # Active standby energy rank.1
average_read_latency           =      134.656   # Average read request latency (cycles)
average_interarrival           =      10.7521   # Average request interarrival latency (cycles)
total_energy                   =  1.73248e+10   # Total energy (pJ)
average_power                  =      1732.48   # Average power (mW)
average_bandwidth              =      7.93562   # Average bandwidth
