<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Afec Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_afec-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Afec Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___a_f_e_c.xhtml">Analog Front-End Controller</a> &#124; <a class="el" href="group___s_a_m_s70___a_f_e_c.xhtml">Analog Front-End Controller</a> &#124; <a class="el" href="group___s_a_m_v71___a_f_e_c.xhtml">Analog Front-End Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> hardware registers.  
 <a href="struct_afec.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__afec_8h_source.xhtml">component_afec.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac29b1d3db73de4b64488f7ee7963156f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#ac29b1d3db73de4b64488f7ee7963156f">AFEC_CR</a></td></tr>
<tr class="memdesc:ac29b1d3db73de4b64488f7ee7963156f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x00) AFEC Control Register  <a href="#ac29b1d3db73de4b64488f7ee7963156f">More...</a><br /></td></tr>
<tr class="separator:ac29b1d3db73de4b64488f7ee7963156f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec338750aa7f92bbc3da2a095330ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#acec338750aa7f92bbc3da2a095330ba1">AFEC_MR</a></td></tr>
<tr class="memdesc:acec338750aa7f92bbc3da2a095330ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x04) AFEC Mode Register  <a href="#acec338750aa7f92bbc3da2a095330ba1">More...</a><br /></td></tr>
<tr class="separator:acec338750aa7f92bbc3da2a095330ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273bb4498b610cbe4cbe26a6824a0763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a273bb4498b610cbe4cbe26a6824a0763">AFEC_EMR</a></td></tr>
<tr class="memdesc:a273bb4498b610cbe4cbe26a6824a0763"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x08) AFEC Extended Mode Register  <a href="#a273bb4498b610cbe4cbe26a6824a0763">More...</a><br /></td></tr>
<tr class="separator:a273bb4498b610cbe4cbe26a6824a0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9a7257dcca6c8ab465a0976c215234"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#ade9a7257dcca6c8ab465a0976c215234">AFEC_SEQ1R</a></td></tr>
<tr class="memdesc:ade9a7257dcca6c8ab465a0976c215234"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x0C) AFEC Channel Sequence 1 Register  <a href="#ade9a7257dcca6c8ab465a0976c215234">More...</a><br /></td></tr>
<tr class="separator:ade9a7257dcca6c8ab465a0976c215234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f6c465fafe6bb642b597840f1fda53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a59f6c465fafe6bb642b597840f1fda53">AFEC_SEQ2R</a></td></tr>
<tr class="memdesc:a59f6c465fafe6bb642b597840f1fda53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x10) AFEC Channel Sequence 2 Register  <a href="#a59f6c465fafe6bb642b597840f1fda53">More...</a><br /></td></tr>
<tr class="separator:a59f6c465fafe6bb642b597840f1fda53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#abe97d9d9fd482bed00dbd9d974c1b843">AFEC_CHER</a></td></tr>
<tr class="memdesc:abe97d9d9fd482bed00dbd9d974c1b843"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x14) AFEC Channel Enable Register  <a href="#abe97d9d9fd482bed00dbd9d974c1b843">More...</a><br /></td></tr>
<tr class="separator:abe97d9d9fd482bed00dbd9d974c1b843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be162885811f55a2221fa848bf0f16b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a8be162885811f55a2221fa848bf0f16b">AFEC_CHDR</a></td></tr>
<tr class="memdesc:a8be162885811f55a2221fa848bf0f16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x18) AFEC Channel Disable Register  <a href="#a8be162885811f55a2221fa848bf0f16b">More...</a><br /></td></tr>
<tr class="separator:a8be162885811f55a2221fa848bf0f16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aeeca355ca3abae0ee7195bd406555"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a07aeeca355ca3abae0ee7195bd406555">AFEC_CHSR</a></td></tr>
<tr class="memdesc:a07aeeca355ca3abae0ee7195bd406555"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x1C) AFEC Channel Status Register  <a href="#a07aeeca355ca3abae0ee7195bd406555">More...</a><br /></td></tr>
<tr class="separator:a07aeeca355ca3abae0ee7195bd406555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1228afdea284396de8b912149ea8ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a0d1228afdea284396de8b912149ea8ae">AFEC_LCDR</a></td></tr>
<tr class="memdesc:a0d1228afdea284396de8b912149ea8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x20) AFEC Last Converted Data Register  <a href="#a0d1228afdea284396de8b912149ea8ae">More...</a><br /></td></tr>
<tr class="separator:a0d1228afdea284396de8b912149ea8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a183a66ff6f94f5be0d2eaea0b2ce849a">AFEC_IER</a></td></tr>
<tr class="memdesc:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x24) AFEC Interrupt Enable Register  <a href="#a183a66ff6f94f5be0d2eaea0b2ce849a">More...</a><br /></td></tr>
<tr class="separator:a183a66ff6f94f5be0d2eaea0b2ce849a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16015793734f7be14b2134cfe6d052cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a16015793734f7be14b2134cfe6d052cd">AFEC_IDR</a></td></tr>
<tr class="memdesc:a16015793734f7be14b2134cfe6d052cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x28) AFEC Interrupt Disable Register  <a href="#a16015793734f7be14b2134cfe6d052cd">More...</a><br /></td></tr>
<tr class="separator:a16015793734f7be14b2134cfe6d052cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#abf60f5ce0c0fbbbcdc62d7aa2da419e9">AFEC_IMR</a></td></tr>
<tr class="memdesc:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x2C) AFEC Interrupt Mask Register  <a href="#abf60f5ce0c0fbbbcdc62d7aa2da419e9">More...</a><br /></td></tr>
<tr class="separator:abf60f5ce0c0fbbbcdc62d7aa2da419e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#ae1190e24f761f4753b4cbdb5cba72ef2">AFEC_ISR</a></td></tr>
<tr class="memdesc:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x30) AFEC Interrupt Status Register  <a href="#ae1190e24f761f4753b4cbdb5cba72ef2">More...</a><br /></td></tr>
<tr class="separator:ae1190e24f761f4753b4cbdb5cba72ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aae0f66e98c4e4aa12be22e23b8d886"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a5aae0f66e98c4e4aa12be22e23b8d886">Reserved1</a> [6]</td></tr>
<tr class="separator:a5aae0f66e98c4e4aa12be22e23b8d886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#aa860cb580b3b8026bd061d8d26fdbe94">AFEC_OVER</a></td></tr>
<tr class="memdesc:aa860cb580b3b8026bd061d8d26fdbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x4C) AFEC Overrun Status Register  <a href="#aa860cb580b3b8026bd061d8d26fdbe94">More...</a><br /></td></tr>
<tr class="separator:aa860cb580b3b8026bd061d8d26fdbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a8080af793cfe3d1157fd16c09ccf93d6">AFEC_CWR</a></td></tr>
<tr class="memdesc:a8080af793cfe3d1157fd16c09ccf93d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x50) AFEC Compare Window Register  <a href="#a8080af793cfe3d1157fd16c09ccf93d6">More...</a><br /></td></tr>
<tr class="separator:a8080af793cfe3d1157fd16c09ccf93d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#aed7e6832afd27e46e49e28b0ec019f3a">AFEC_CGR</a></td></tr>
<tr class="memdesc:aed7e6832afd27e46e49e28b0ec019f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x54) AFEC Channel Gain Register  <a href="#aed7e6832afd27e46e49e28b0ec019f3a">More...</a><br /></td></tr>
<tr class="separator:aed7e6832afd27e46e49e28b0ec019f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfdb285f4328334d147a70b86001f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a2bfdb285f4328334d147a70b86001f0b">Reserved2</a> [2]</td></tr>
<tr class="separator:a2bfdb285f4328334d147a70b86001f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c16f2f9eff021e925d5b5cee528b373"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a8c16f2f9eff021e925d5b5cee528b373">AFEC_DIFFR</a></td></tr>
<tr class="memdesc:a8c16f2f9eff021e925d5b5cee528b373"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x60) AFEC Channel Differential Register  <a href="#a8c16f2f9eff021e925d5b5cee528b373">More...</a><br /></td></tr>
<tr class="separator:a8c16f2f9eff021e925d5b5cee528b373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a2b446a6ad57fd557f1b923a845f7b8e6">AFEC_CSELR</a></td></tr>
<tr class="memdesc:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x64) AFEC Channel Selection Register  <a href="#a2b446a6ad57fd557f1b923a845f7b8e6">More...</a><br /></td></tr>
<tr class="separator:a2b446a6ad57fd557f1b923a845f7b8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2511dc698c07554bfc49fa46e51d4939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a2511dc698c07554bfc49fa46e51d4939">AFEC_CDR</a></td></tr>
<tr class="memdesc:a2511dc698c07554bfc49fa46e51d4939"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x68) AFEC Channel Data Register  <a href="#a2511dc698c07554bfc49fa46e51d4939">More...</a><br /></td></tr>
<tr class="separator:a2511dc698c07554bfc49fa46e51d4939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24451f90e1e0434b5f6b8522066fdc67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a24451f90e1e0434b5f6b8522066fdc67">AFEC_COCR</a></td></tr>
<tr class="memdesc:a24451f90e1e0434b5f6b8522066fdc67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x6C) AFEC Channel Offset Compensation Register  <a href="#a24451f90e1e0434b5f6b8522066fdc67">More...</a><br /></td></tr>
<tr class="separator:a24451f90e1e0434b5f6b8522066fdc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8422ca0c9f24c0298228beeae159b9df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a8422ca0c9f24c0298228beeae159b9df">AFEC_TEMPMR</a></td></tr>
<tr class="memdesc:a8422ca0c9f24c0298228beeae159b9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x70) AFEC Temperature Sensor Mode Register  <a href="#a8422ca0c9f24c0298228beeae159b9df">More...</a><br /></td></tr>
<tr class="separator:a8422ca0c9f24c0298228beeae159b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fd7492511e01f9b5b480053fdbee28e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a7fd7492511e01f9b5b480053fdbee28e">AFEC_TEMPCWR</a></td></tr>
<tr class="memdesc:a7fd7492511e01f9b5b480053fdbee28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x74) AFEC Temperature Compare Window Register  <a href="#a7fd7492511e01f9b5b480053fdbee28e">More...</a><br /></td></tr>
<tr class="separator:a7fd7492511e01f9b5b480053fdbee28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5084eb5204cf727cddaa82bbdd3afa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a9a5084eb5204cf727cddaa82bbdd3afa">Reserved3</a> [7]</td></tr>
<tr class="separator:a9a5084eb5204cf727cddaa82bbdd3afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a6c900fa0bf41a7af4b2163d844553"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a57a6c900fa0bf41a7af4b2163d844553">AFEC_ACR</a></td></tr>
<tr class="memdesc:a57a6c900fa0bf41a7af4b2163d844553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x94) AFEC Analog Control Register  <a href="#a57a6c900fa0bf41a7af4b2163d844553">More...</a><br /></td></tr>
<tr class="separator:a57a6c900fa0bf41a7af4b2163d844553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604c7f271a5212fd746d06553a773361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a604c7f271a5212fd746d06553a773361">Reserved4</a> [2]</td></tr>
<tr class="separator:a604c7f271a5212fd746d06553a773361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9467752a3207b64652eeacef9a2ca4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#ac9467752a3207b64652eeacef9a2ca4a">AFEC_SHMR</a></td></tr>
<tr class="memdesc:ac9467752a3207b64652eeacef9a2ca4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xA0) AFEC Sample &amp; Hold Mode Register  <a href="#ac9467752a3207b64652eeacef9a2ca4a">More...</a><br /></td></tr>
<tr class="separator:ac9467752a3207b64652eeacef9a2ca4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c243a854262674e08ba68c2f2403fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a48c243a854262674e08ba68c2f2403fd">Reserved5</a> [11]</td></tr>
<tr class="separator:a48c243a854262674e08ba68c2f2403fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6328d8b21fc8150a839bd8350f87dd36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a6328d8b21fc8150a839bd8350f87dd36">AFEC_COSR</a></td></tr>
<tr class="memdesc:a6328d8b21fc8150a839bd8350f87dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD0) AFEC Correction Select Register  <a href="#a6328d8b21fc8150a839bd8350f87dd36">More...</a><br /></td></tr>
<tr class="separator:a6328d8b21fc8150a839bd8350f87dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd1f9289fd9eb9510b929515ef76d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#adcd1f9289fd9eb9510b929515ef76d05">AFEC_CVR</a></td></tr>
<tr class="memdesc:adcd1f9289fd9eb9510b929515ef76d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD4) AFEC Correction Values Register  <a href="#adcd1f9289fd9eb9510b929515ef76d05">More...</a><br /></td></tr>
<tr class="separator:adcd1f9289fd9eb9510b929515ef76d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a1e860021a4b2bd1e05d1a9dabb4bcfd6">AFEC_CECR</a></td></tr>
<tr class="memdesc:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD8) AFEC Channel Error Correction Register  <a href="#a1e860021a4b2bd1e05d1a9dabb4bcfd6">More...</a><br /></td></tr>
<tr class="separator:a1e860021a4b2bd1e05d1a9dabb4bcfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4760e3b8472acd4ec4994ec7f743ff63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a4760e3b8472acd4ec4994ec7f743ff63">Reserved6</a> [2]</td></tr>
<tr class="separator:a4760e3b8472acd4ec4994ec7f743ff63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a86fecee02e4e45e21d694ebd7eb4811e">AFEC_WPMR</a></td></tr>
<tr class="memdesc:a86fecee02e4e45e21d694ebd7eb4811e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xE4) AFEC Write Protection Mode Register  <a href="#a86fecee02e4e45e21d694ebd7eb4811e">More...</a><br /></td></tr>
<tr class="separator:a86fecee02e4e45e21d694ebd7eb4811e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada320d843e1a82d21fc18942ec4f1623"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#ada320d843e1a82d21fc18942ec4f1623">AFEC_WPSR</a></td></tr>
<tr class="memdesc:ada320d843e1a82d21fc18942ec4f1623"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xE8) AFEC Write Protection Status Register  <a href="#ada320d843e1a82d21fc18942ec4f1623">More...</a><br /></td></tr>
<tr class="separator:ada320d843e1a82d21fc18942ec4f1623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db0f799a539d669b65886c0734a2fd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#a1db0f799a539d669b65886c0734a2fd7">Reserved7</a> [4]</td></tr>
<tr class="separator:a1db0f799a539d669b65886c0734a2fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af978f50c15b343db6e4a813121e7c718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_afec.xhtml#af978f50c15b343db6e4a813121e7c718">AFEC_VERSION</a></td></tr>
<tr class="memdesc:af978f50c15b343db6e4a813121e7c718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xFC) AFEC Version Register  <a href="#af978f50c15b343db6e4a813121e7c718">More...</a><br /></td></tr>
<tr class="separator:af978f50c15b343db6e4a813121e7c718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a57a6c900fa0bf41a7af4b2163d844553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a6c900fa0bf41a7af4b2163d844553">&sect;&nbsp;</a></span>AFEC_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_ACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x94) AFEC Analog Control Register </p>

</div>
</div>
<a id="a2511dc698c07554bfc49fa46e51d4939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2511dc698c07554bfc49fa46e51d4939">&sect;&nbsp;</a></span>AFEC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_CDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x68) AFEC Channel Data Register </p>

</div>
</div>
<a id="a1e860021a4b2bd1e05d1a9dabb4bcfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e860021a4b2bd1e05d1a9dabb4bcfd6">&sect;&nbsp;</a></span>AFEC_CECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_CECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD8) AFEC Channel Error Correction Register </p>

</div>
</div>
<a id="aed7e6832afd27e46e49e28b0ec019f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7e6832afd27e46e49e28b0ec019f3a">&sect;&nbsp;</a></span>AFEC_CGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_CGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x54) AFEC Channel Gain Register </p>

</div>
</div>
<a id="a8be162885811f55a2221fa848bf0f16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be162885811f55a2221fa848bf0f16b">&sect;&nbsp;</a></span>AFEC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Afec::AFEC_CHDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x18) AFEC Channel Disable Register </p>

</div>
</div>
<a id="abe97d9d9fd482bed00dbd9d974c1b843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe97d9d9fd482bed00dbd9d974c1b843">&sect;&nbsp;</a></span>AFEC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Afec::AFEC_CHER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x14) AFEC Channel Enable Register </p>

</div>
</div>
<a id="a07aeeca355ca3abae0ee7195bd406555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07aeeca355ca3abae0ee7195bd406555">&sect;&nbsp;</a></span>AFEC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_CHSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x1C) AFEC Channel Status Register </p>

</div>
</div>
<a id="a24451f90e1e0434b5f6b8522066fdc67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24451f90e1e0434b5f6b8522066fdc67">&sect;&nbsp;</a></span>AFEC_COCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_COCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x6C) AFEC Channel Offset Compensation Register </p>

</div>
</div>
<a id="a6328d8b21fc8150a839bd8350f87dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6328d8b21fc8150a839bd8350f87dd36">&sect;&nbsp;</a></span>AFEC_COSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_COSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD0) AFEC Correction Select Register </p>

</div>
</div>
<a id="ac29b1d3db73de4b64488f7ee7963156f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29b1d3db73de4b64488f7ee7963156f">&sect;&nbsp;</a></span>AFEC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Afec::AFEC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x00) AFEC Control Register </p>

</div>
</div>
<a id="a2b446a6ad57fd557f1b923a845f7b8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b446a6ad57fd557f1b923a845f7b8e6">&sect;&nbsp;</a></span>AFEC_CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_CSELR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x64) AFEC Channel Selection Register </p>

</div>
</div>
<a id="adcd1f9289fd9eb9510b929515ef76d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd1f9289fd9eb9510b929515ef76d05">&sect;&nbsp;</a></span>AFEC_CVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_CVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xD4) AFEC Correction Values Register </p>

</div>
</div>
<a id="a8080af793cfe3d1157fd16c09ccf93d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8080af793cfe3d1157fd16c09ccf93d6">&sect;&nbsp;</a></span>AFEC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_CWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x50) AFEC Compare Window Register </p>

</div>
</div>
<a id="a8c16f2f9eff021e925d5b5cee528b373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c16f2f9eff021e925d5b5cee528b373">&sect;&nbsp;</a></span>AFEC_DIFFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_DIFFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x60) AFEC Channel Differential Register </p>

</div>
</div>
<a id="a273bb4498b610cbe4cbe26a6824a0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273bb4498b610cbe4cbe26a6824a0763">&sect;&nbsp;</a></span>AFEC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_EMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x08) AFEC Extended Mode Register </p>

</div>
</div>
<a id="a16015793734f7be14b2134cfe6d052cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16015793734f7be14b2134cfe6d052cd">&sect;&nbsp;</a></span>AFEC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Afec::AFEC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x28) AFEC Interrupt Disable Register </p>

</div>
</div>
<a id="a183a66ff6f94f5be0d2eaea0b2ce849a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183a66ff6f94f5be0d2eaea0b2ce849a">&sect;&nbsp;</a></span>AFEC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Afec::AFEC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x24) AFEC Interrupt Enable Register </p>

</div>
</div>
<a id="abf60f5ce0c0fbbbcdc62d7aa2da419e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf60f5ce0c0fbbbcdc62d7aa2da419e9">&sect;&nbsp;</a></span>AFEC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x2C) AFEC Interrupt Mask Register </p>

</div>
</div>
<a id="ae1190e24f761f4753b4cbdb5cba72ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1190e24f761f4753b4cbdb5cba72ef2">&sect;&nbsp;</a></span>AFEC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x30) AFEC Interrupt Status Register </p>

</div>
</div>
<a id="a0d1228afdea284396de8b912149ea8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d1228afdea284396de8b912149ea8ae">&sect;&nbsp;</a></span>AFEC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_LCDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x20) AFEC Last Converted Data Register </p>

</div>
</div>
<a id="acec338750aa7f92bbc3da2a095330ba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acec338750aa7f92bbc3da2a095330ba1">&sect;&nbsp;</a></span>AFEC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x04) AFEC Mode Register </p>

</div>
</div>
<a id="aa860cb580b3b8026bd061d8d26fdbe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa860cb580b3b8026bd061d8d26fdbe94">&sect;&nbsp;</a></span>AFEC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_OVER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x4C) AFEC Overrun Status Register </p>

</div>
</div>
<a id="ade9a7257dcca6c8ab465a0976c215234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade9a7257dcca6c8ab465a0976c215234">&sect;&nbsp;</a></span>AFEC_SEQ1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_SEQ1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x0C) AFEC Channel Sequence 1 Register </p>

</div>
</div>
<a id="a59f6c465fafe6bb642b597840f1fda53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f6c465fafe6bb642b597840f1fda53">&sect;&nbsp;</a></span>AFEC_SEQ2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_SEQ2R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x10) AFEC Channel Sequence 2 Register </p>

</div>
</div>
<a id="ac9467752a3207b64652eeacef9a2ca4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9467752a3207b64652eeacef9a2ca4a">&sect;&nbsp;</a></span>AFEC_SHMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_SHMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xA0) AFEC Sample &amp; Hold Mode Register </p>

</div>
</div>
<a id="a7fd7492511e01f9b5b480053fdbee28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fd7492511e01f9b5b480053fdbee28e">&sect;&nbsp;</a></span>AFEC_TEMPCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_TEMPCWR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x74) AFEC Temperature Compare Window Register </p>

</div>
</div>
<a id="a8422ca0c9f24c0298228beeae159b9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8422ca0c9f24c0298228beeae159b9df">&sect;&nbsp;</a></span>AFEC_TEMPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_TEMPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0x70) AFEC Temperature Sensor Mode Register </p>

</div>
</div>
<a id="af978f50c15b343db6e4a813121e7c718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af978f50c15b343db6e4a813121e7c718">&sect;&nbsp;</a></span>AFEC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xFC) AFEC Version Register </p>

</div>
</div>
<a id="a86fecee02e4e45e21d694ebd7eb4811e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fecee02e4e45e21d694ebd7eb4811e">&sect;&nbsp;</a></span>AFEC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Afec::AFEC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xE4) AFEC Write Protection Mode Register </p>

</div>
</div>
<a id="ada320d843e1a82d21fc18942ec4f1623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada320d843e1a82d21fc18942ec4f1623">&sect;&nbsp;</a></span>AFEC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::AFEC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_afec.xhtml" title="Afec hardware registers. ">Afec</a> Offset: 0xE8) AFEC Write Protection Status Register </p>

</div>
</div>
<a id="a5aae0f66e98c4e4aa12be22e23b8d886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aae0f66e98c4e4aa12be22e23b8d886">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bfdb285f4328334d147a70b86001f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfdb285f4328334d147a70b86001f0b">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a5084eb5204cf727cddaa82bbdd3afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5084eb5204cf727cddaa82bbdd3afa">&sect;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a604c7f271a5212fd746d06553a773361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604c7f271a5212fd746d06553a773361">&sect;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c243a854262674e08ba68c2f2403fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c243a854262674e08ba68c2f2403fd">&sect;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4760e3b8472acd4ec4994ec7f743ff63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4760e3b8472acd4ec4994ec7f743ff63">&sect;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db0f799a539d669b65886c0734a2fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db0f799a539d669b65886c0734a2fd7">&sect;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Afec::Reserved7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__afec_8h_source.xhtml">component_afec.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
