$date
	Sun May  8 19:21:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2to1_tb $end
$var wire 1 ! OUT $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ SEL $end
$scope module dut $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ SEL $end
$var reg 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
x"
x!
$end
#10
0!
0#
0"
#20
1#
#30
1!
0#
1"
#40
1#
#50
0!
0#
0"
#60
1$
#80
1!
1#
#90
0!
0#
1"
#100
1!
1#
#110
0!
0#
0"
#120
