// Seed: 1142185747
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  assign {1'b0} = id_1;
  always id_2 <= 1;
  reg id_2, id_3, id_4;
  if (1) assign id_2 = 1;
  else assign id_2 = 1;
  assign id_4 = id_3.id_4;
endmodule
