### File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\stream_adapt_fil.log
### Created: 01-Feb-2021 10:22:53
### Generated by MATLAB 9.9 

### FPGA-in-the-Loop Summary
###    Board: ZedBoard
###    DUT frequency: 25.0000MHz

### Generating Vivado project and running HDL compilation ...
###    Project:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\fpgaproj\stream_adapt_fil.xpr
###    Target Device:
###       Zynq xc7z020-1clg484
###    Property Settings:
###    User design files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\hdlsrc\stream_adaptation_model\stream_adapt.vhd
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\jtag_mac.v
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\jtag_mac_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\simcycle_fifo_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_dpscram.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_udfifo.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_bus2dut.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_chifcore.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_controller.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_dut2bus.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\stream_adapt_wrapper.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\mwfil_chiftop.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\stream_adapt_fil.vhd
###       D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\filsrc\stream_adapt_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    D:\Documents\DVBS2\DVBS2\src\transmitter\2-StreamAdaptation\xilinx_files\fil_prj\stream_adapt_fil.bit

