// Seed: 4153969162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_4;
  assign id_1 = id_5;
  logic [7:0] id_6, id_7, id_8 = id_8[1'b0], id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_5
  );
  wire id_6;
  wire id_7;
  assign id_1 = id_5;
endmodule
