{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612724859974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612724859975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 20:07:39 2021 " "Processing started: Sun Feb 07 20:07:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612724859975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724859975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LMX2694 -c LMX2694 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LMX2694 -c LMX2694" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724859975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612724860826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612724860826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "nios_cpu/synthesis/nios_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_irq_mapper " "Found entity 1: nios_cpu_irq_mapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0 " "Found entity 1: nios_cpu_mm_interconnect_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871326 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: nios_cpu_mm_interconnect_0_rsp_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_mux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: nios_cpu_mm_interconnect_0_cmd_demux" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871344 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_003 " "Found entity 2: nios_cpu_mm_interconnect_0_router_003" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871347 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_002 " "Found entity 2: nios_cpu_mm_interconnect_0_router_002" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871350 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router_001 " "Found entity 2: nios_cpu_mm_interconnect_0_router_001" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612724871352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: nios_cpu_mm_interconnect_0_router_default_decode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871353 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_mm_interconnect_0_router " "Found entity 2: nios_cpu_mm_interconnect_0_router" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_timer_0 " "Found entity 1: nios_cpu_timer_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_timer_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_spi_0 " "Found entity 1: nios_cpu_spi_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_onchip_memory2_0 " "Found entity 1: nios_cpu_onchip_memory2_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0 " "Found entity 1: nios_cpu_nios2_gen2_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_cpu_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_cpu_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_cpu_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_cpu_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_cpu_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_cpu_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_cpu_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_cpu_nios2_gen2_0_cpu " "Found entity 21: nios_cpu_nios2_gen2_0_cpu" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_cpu_nios2_gen2_0_cpu_test_bench" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_cpu_jtag_uart_0_sim_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871422 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_cpu_jtag_uart_0_scfifo_w " "Found entity 2: nios_cpu_jtag_uart_0_scfifo_w" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871422 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_cpu_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_cpu_jtag_uart_0_sim_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871422 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_cpu_jtag_uart_0_scfifo_r " "Found entity 4: nios_cpu_jtag_uart_0_scfifo_r" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871422 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_cpu_jtag_uart_0 " "Found entity 5: nios_cpu_jtag_uart_0" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100MHz " "Found entity 1: pll100MHz" {  } { { "pll100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/pll100MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_cpu_spi_0.v(402) " "Verilog HDL or VHDL warning at nios_cpu_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1612724871457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lmx2694.v 1 1 " "Using design file lmx2694.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LMX2694 " "Found entity 1: LMX2694" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612724871578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LMX2694 " "Elaborating entity \"LMX2694\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612724871581 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_value lmx2694.v(150) " "Verilog HDL Always Construct warning at lmx2694.v(150): inferring latch(es) for variable \"led_value\", which holds its previous value in one or more paths through the always construct" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] lmx2694.v(22) " "Output port \"LEDR\[9..2\]\" at lmx2694.v(22) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_D lmx2694.v(73) " "Output port \"NET_TX_D\" at lmx2694.v(73) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPIGPIO\[2..0\] lmx2694.v(99) " "Output port \"SPIGPIO\[2..0\]\" at lmx2694.v(99) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_DIN_MFP1 lmx2694.v(30) " "Output port \"AUDIO_DIN_MFP1\" at lmx2694.v(30) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_MCLK lmx2694.v(33) " "Output port \"AUDIO_MCLK\" at lmx2694.v(33) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871583 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCL_SS_n lmx2694.v(36) " "Output port \"AUDIO_SCL_SS_n\" at lmx2694.v(36) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCLK_MFP3 lmx2694.v(37) " "Output port \"AUDIO_SCLK_MFP3\" at lmx2694.v(37) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SPI_SELECT lmx2694.v(39) " "Output port \"AUDIO_SPI_SELECT\" at lmx2694.v(39) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SCLK lmx2694.v(44) " "Output port \"DAC_SCLK\" at lmx2694.v(44) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SYNC_n lmx2694.v(45) " "Output port \"DAC_SYNC_n\" at lmx2694.v(45) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_DCLK lmx2694.v(49) " "Output port \"FLASH_DCLK\" at lmx2694.v(49) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_NCSO lmx2694.v(50) " "Output port \"FLASH_NCSO\" at lmx2694.v(50) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n lmx2694.v(51) " "Output port \"FLASH_RESET_n\" at lmx2694.v(51) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_GTX_CLK lmx2694.v(60) " "Output port \"NET_GTX_CLK\" at lmx2694.v(60) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_MDC lmx2694.v(63) " "Output port \"NET_MDC\" at lmx2694.v(63) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_RST_N lmx2694.v(65) " "Output port \"NET_RST_N\" at lmx2694.v(65) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_EN lmx2694.v(74) " "Output port \"NET_TX_EN\" at lmx2694.v(74) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_ER lmx2694.v(75) " "Output port \"NET_TX_ER\" at lmx2694.v(75) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PM_I2C_SCL lmx2694.v(78) " "Output port \"PM_I2C_SCL\" at lmx2694.v(78) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RH_TEMP_I2C_SCL lmx2694.v(89) " "Output port \"RH_TEMP_I2C_SCL\" at lmx2694.v(89) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RESET_n lmx2694.v(93) " "Output port \"UART_RESET_n\" at lmx2694.v(93) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX lmx2694.v(95) " "Output port \"UART_TX\" at lmx2694.v(95) has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612724871584 "|LMX2694"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[0\] lmx2694.v(150) " "Inferred latch for \"led_value\[0\]\" at lmx2694.v(150)" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871585 "|LMX2694"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[1\] lmx2694.v(150) " "Inferred latch for \"led_value\[1\]\" at lmx2694.v(150)" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871585 "|LMX2694"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100MHz pll100MHz:pll1 " "Elaborating entity \"pll100MHz\" for hierarchy \"pll100MHz:pll1\"" {  } { { "lmx2694.v" "pll1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll100MHz:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll100MHz:pll1\|altpll:altpll_component\"" {  } { { "pll100MHz.v" "altpll_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/pll100MHz.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll100MHz:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll100MHz:pll1\|altpll:altpll_component\"" {  } { { "pll100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/pll100MHz.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll100MHz:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll100MHz:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll100MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll100MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871726 ""}  } { { "pll100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/pll100MHz.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724871726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100MHz_altpll " "Found entity 1: pll100MHz_altpll" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/pll100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724871789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724871789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100MHz_altpll pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated " "Elaborating entity \"pll100MHz_altpll\" for hierarchy \"pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "lmx2694.v" "c1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:c1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:c1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724871942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:c1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:c1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000000 " "Parameter \"lpm_modulus\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724871943 ""}  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724871943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kri counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated " "Elaborating entity \"cntr_kri\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5tb " "Found entity 1: cmpr_5tb" {  } { { "db/cmpr_5tb.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/cmpr_5tb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5tb counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|cmpr_5tb:cmpr1 " "Elaborating entity \"cmpr_5tb\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|cmpr_5tb:cmpr1\"" {  } { { "db/cntr_kri.tdf" "cmpr1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/cntr_kri.tdf" 170 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:spi_controller " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:spi_controller\"" {  } { { "lmx2694.v" "spi_controller" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0 nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_cpu_jtag_uart_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "jtag_uart_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0_scfifo_w nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_cpu_jtag_uart_0_scfifo_w\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "the_nios_cpu_jtag_uart_0_scfifo_w" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "wfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724872476 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724872476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724872855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724872855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_w:the_nios_cpu_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_jtag_uart_0_scfifo_r nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_r:the_nios_cpu_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_cpu_jtag_uart_0_scfifo_r\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|nios_cpu_jtag_uart_0_scfifo_r:the_nios_cpu_jtag_uart_0_scfifo_r\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "the_nios_cpu_jtag_uart_0_scfifo_r" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724872884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "nios_cpu_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724873271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724873316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724873317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724873317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724873317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724873317 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724873317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_cpu_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0 nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_cpu_nios2_gen2_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "nios2_gen2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" "cpu" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_test_bench nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_test_bench:the_nios_cpu_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_test_bench:the_nios_cpu_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_test_bench" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_register_bank_a_module nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874642 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724874642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724874723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724874723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_a_module:nios_cpu_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_register_bank_b_module nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_b_module:nios_cpu_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_register_bank_b_module:nios_cpu_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724874932 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724874932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_break nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_break:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724874937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_oci_im nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_im:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_nios2_ocimem nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724875775 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724875775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724875851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724875851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_ocimem:the_nios_cpu_nios2_gen2_0_cpu_nios2_ocimem\|nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_cpu_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_tck nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_tck:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724875936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_cpu_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_cpu_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876156 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724876156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876159 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_cpu_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_cpu_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_onchip_memory2_0 nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_cpu_onchip_memory2_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "onchip_memory2_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612724876307 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612724876307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pc1 " "Found entity 1: altsyncram_7pc1" {  } { { "db/altsyncram_7pc1.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_7pc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724876382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724876382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pc1 nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated " "Elaborating entity \"altsyncram_7pc1\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724876505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724876505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_7pc1.tdf" "decode3" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_7pc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724876579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724876579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7pc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_7pc1.tdf" "mux2" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/altsyncram_7pc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_spi_0 nios_cpu:spi_controller\|nios_cpu_spi_0:spi_0 " "Elaborating entity \"nios_cpu_spi_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_spi_0:spi_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "spi_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_timer_0 nios_cpu:spi_controller\|nios_cpu_timer_0:timer_0 " "Elaborating entity \"nios_cpu_timer_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_timer_0:timer_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "timer_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "mm_interconnect_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724876999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router " "Elaborating entity \"nios_cpu_mm_interconnect_0_router\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_default_decode nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router:router\|nios_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_001_default_decode nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_001:router_001\|nios_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_002" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_002_default_decode nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_002:router_002\|nios_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "router_003" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_router_003_default_decode nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_router_003:router_003\|nios_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_demux_001 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_cmd_mux_001 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_demux nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_demux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 1941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_rsp_mux_001 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724877980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_mm_interconnect_0:mm_interconnect_0\|nios_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu_irq_mapper nios_cpu:spi_controller\|nios_cpu_irq_mapper:irq_mapper " "Elaborating entity \"nios_cpu_irq_mapper\" for hierarchy \"nios_cpu:spi_controller\|nios_cpu_irq_mapper:irq_mapper\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "irq_mapper" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:spi_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:spi_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "rst_controller" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_cpu/synthesis/nios_cpu.v" "rst_controller_001" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/nios_cpu.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724878136 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1612724879367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.02.07.20:08:03 Progress: Loading sld93e45bb7/alt_sld_fab_wrapper_hw.tcl " "2021.02.07.20:08:03 Progress: Loading sld93e45bb7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724883835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724886930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724887116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724890694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724890853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724891009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724891192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724891198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724891199 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1612724891956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93e45bb7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld93e45bb7/alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/ip/sld93e45bb7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612724892743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724892743 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1612724897334 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_GPIO_MFP5 " "bidirectional pin \"AUDIO_GPIO_MFP5\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_RESET_n " "bidirectional pin \"AUDIO_RESET_n\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA_MOSI " "bidirectional pin \"AUDIO_SDA_MOSI\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_DATA " "bidirectional pin \"DAC_DATA\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[0\] " "bidirectional pin \"FLASH_DATA\[0\]\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[1\] " "bidirectional pin \"FLASH_DATA\[1\]\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[2\] " "bidirectional pin \"FLASH_DATA\[2\]\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[3\] " "bidirectional pin \"FLASH_DATA\[3\]\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "NET_MDIO " "bidirectional pin \"NET_MDIO\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PM_I2C_SDA " "bidirectional pin \"PM_I2C_SDA\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RH_TEMP_I2C_SDA " "bidirectional pin \"RH_TEMP_I2C_SDA\" has no driver" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612724897501 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1612724897501 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" 243 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" 132 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_spi_0.v" 253 -1 0 } } { "nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_jtag_uart_0.v" 398 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_cpu/synthesis/submodules/nios_cpu_timer_0.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_timer_0.v" 167 -1 0 } } { "nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1612724897535 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1612724897535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_DIN_MFP1 GND " "Pin \"AUDIO_DIN_MFP1\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|AUDIO_DIN_MFP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_MCLK GND " "Pin \"AUDIO_MCLK\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|AUDIO_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCL_SS_n GND " "Pin \"AUDIO_SCL_SS_n\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|AUDIO_SCL_SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCLK_MFP3 GND " "Pin \"AUDIO_SCLK_MFP3\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|AUDIO_SCLK_MFP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT GND " "Pin \"AUDIO_SPI_SELECT\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SCLK GND " "Pin \"DAC_SCLK\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|DAC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SYNC_n GND " "Pin \"DAC_SYNC_n\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|DAC_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_DCLK GND " "Pin \"FLASH_DCLK\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_NCSO GND " "Pin \"FLASH_NCSO\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_GTX_CLK GND " "Pin \"NET_GTX_CLK\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_MDC GND " "Pin \"NET_MDC\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_RST_N GND " "Pin \"NET_RST_N\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[0\] GND " "Pin \"NET_TX_D\[0\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[1\] GND " "Pin \"NET_TX_D\[1\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[2\] GND " "Pin \"NET_TX_D\[2\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[3\] GND " "Pin \"NET_TX_D\[3\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_EN GND " "Pin \"NET_TX_EN\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_ER GND " "Pin \"NET_TX_ER\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|NET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "PM_I2C_SCL GND " "Pin \"PM_I2C_SCL\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|PM_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "RH_TEMP_I2C_SCL GND " "Pin \"RH_TEMP_I2C_SCL\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|RH_TEMP_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RESET_n GND " "Pin \"UART_RESET_n\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|UART_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPIGPIO\[0\] GND " "Pin \"SPIGPIO\[0\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|SPIGPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPIGPIO\[1\] GND " "Pin \"SPIGPIO\[1\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|SPIGPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPIGPIO\[2\] GND " "Pin \"SPIGPIO\[2\]\" is stuck at GND" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612724898595 "|LMX2694|SPIGPIO[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612724898595 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724898838 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1612724900709 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/LMX2694.map.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/LMX2694.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724901348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612724904369 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612724904369 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_n " "No output dependent on input pin \"FPGA_RESET_n\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|FPGA_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|AUDIO_MISO_MFP4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_INT_n " "No output dependent on input pin \"NET_INT_n\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_LINK100 " "No output dependent on input pin \"NET_LINK100\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_CLK " "No output dependent on input pin \"NET_RX_CLK\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_COL " "No output dependent on input pin \"NET_RX_COL\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_CRS " "No output dependent on input pin \"NET_RX_CRS\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[0\] " "No output dependent on input pin \"NET_RX_D\[0\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[1\] " "No output dependent on input pin \"NET_RX_D\[1\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[2\] " "No output dependent on input pin \"NET_RX_D\[2\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[3\] " "No output dependent on input pin \"NET_RX_D\[3\]\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_DV " "No output dependent on input pin \"NET_RX_DV\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_ER " "No output dependent on input pin \"NET_RX_ER\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_TX_CLK " "No output dependent on input pin \"NET_TX_CLK\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|NET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RH_TEMP_DRDY_n " "No output dependent on input pin \"RH_TEMP_DRDY_n\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|RH_TEMP_DRDY_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612724904810 "|LMX2694|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612724904810 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2636 " "Implemented 2636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612724904812 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612724904812 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612724904812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2282 " "Implemented 2282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612724904812 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1612724904812 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612724904812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612724904812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612724904935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 20:08:24 2021 " "Processing ended: Sun Feb 07 20:08:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612724904935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612724904935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612724904935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612724904935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612724906558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612724906559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 20:08:26 2021 " "Processing started: Sun Feb 07 20:08:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612724906559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612724906559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LMX2694 -c LMX2694 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LMX2694 -c LMX2694" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612724906559 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612724906703 ""}
{ "Info" "0" "" "Project  = LMX2694" {  } {  } 0 0 "Project  = LMX2694" 0 0 "Fitter" 0 0 1612724906704 ""}
{ "Info" "0" "" "Revision = LMX2694" {  } {  } 0 0 "Revision = LMX2694" 0 0 "Fitter" 0 0 1612724906704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612724906909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612724906910 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LMX2694 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"LMX2694\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612724906960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612724907017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612724907017 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 2444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612724907090 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/pll100mhz_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 2444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612724907090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612724907342 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612724907351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612724907738 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 9076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612724907746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 9078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612724907746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 9080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612724907746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 9082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612724907746 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612724907746 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612724907747 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612724907747 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612724907747 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612724907747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612724907751 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612724908033 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1612724909455 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724909459 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1612724909459 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612724909516 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612724909525 ""}
{ "Info" "ISTA_SDC_FOUND" "LMX2694.SDC " "Reading SDC File: 'LMX2694.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612724909560 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612724909562 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1612724909562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1612724909562 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612724909575 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612724909575 "|LMX2694|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612724909580 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1612724909580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1612724909622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612724909623 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK3_50 " "  20.000 MAX10_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   NET_RX_CLK " "   8.000   NET_RX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   NET_TX_CLK " "   8.000   NET_TX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612724909624 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612724909624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 9063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "db/pll100mhz_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/pll100mhz_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 2444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 8516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~8  " "Automatically promoted node Equal0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 2989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_cpu:spi_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 3027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node nios_cpu:spi_controller\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 3193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612724910006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 2111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612724910006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612724910006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612724910006 ""}  } { { "nios_cpu/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612724910007 ""}  } { { "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_cpu:spi_controller\|nios_cpu_nios2_gen2_0:nios2_gen2_0\|nios_cpu_nios2_gen2_0_cpu:cpu\|nios_cpu_nios2_gen2_0_cpu_nios2_oci:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci\|nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_cpu_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612724910007 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612724910944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612724910950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612724910951 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612724910958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612724910968 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612724910980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612724910980 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612724910985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612724911240 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1612724911248 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612724911248 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|pll1 clk\[0\] SPIGPIO\[3\]~output " "PLL \"pll100MHz:pll1\|altpll:altpll_component\|pll100MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SPIGPIO\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll100mhz_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/db/pll100mhz_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll100MHz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/pll100MHz.v" 95 0 0 } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 142 0 0 } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 99 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1612724911526 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612724911851 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612724911875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612724913892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612724914661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612724914733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612724918013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612724918013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612724919425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612724923280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612724923280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612724923909 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1612724923909 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612724923909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612724923914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.36 " "Total time spent on timing analysis during the Fitter is 2.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612724924261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612724924305 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612724924305 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612724925680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612724925683 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612724925683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612724927068 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612724928446 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_RX_CLK 3.3-V LVTTL J10 " "Pin NET_RX_CLK uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_RX_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_RX_CLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_TX_CLK 3.3-V LVTTL E11 " "Pin NET_TX_CLK uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_TX_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_TX_CLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_DRDY_n 3.3-V LVTTL Y19 " "Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_DRDY_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AB18 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AA19 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AB19 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AA20 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PM_I2C_SDA 3.3-V LVTTL E9 " "Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL V3 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL U1 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL P3 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL R3 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_I2C_SDA 3.3-V LVTTL W18 " "Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at W18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MISO 3.3-V LVTTL Y16 " "Pin MISO uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MISO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MISO" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612724929277 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1612724929277 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently disabled " "Pin DAC_DATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET_MDIO a permanently disabled " "Pin NET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_MDIO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_MDIO" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SDA a permanently disabled " "Pin PM_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "lmx2694.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/lmx2694.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612724929279 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1612724929279 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1612724929280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/LMX2694.fit.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/LMX2694/LMX2694.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612724929601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5981 " "Peak virtual memory: 5981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612724930889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 20:08:50 2021 " "Processing ended: Sun Feb 07 20:08:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612724930889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612724930889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612724930889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612724930889 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612724932236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612724932237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 20:08:52 2021 " "Processing started: Sun Feb 07 20:08:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612724932237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612724932237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LMX2694 -c LMX2694 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LMX2694 -c LMX2694" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612724932237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612724932799 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612724935231 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612724935415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612724936700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 20:08:56 2021 " "Processing ended: Sun Feb 07 20:08:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612724936700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612724936700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612724936700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612724936700 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612724937484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612724938340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612724938340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 07 20:08:57 2021 " "Processing started: Sun Feb 07 20:08:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612724938340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612724938340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LMX2694 -c LMX2694 " "Command: quartus_sta LMX2694 -c LMX2694" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612724938341 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612724938509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612724938921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612724938922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724938984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724938984 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1612724939362 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1612724939507 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1612724939507 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612724939542 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios_cpu/synthesis/submodules/nios_cpu_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612724939566 ""}
{ "Info" "ISTA_SDC_FOUND" "LMX2694.SDC " "Reading SDC File: 'LMX2694.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612724939611 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612724939613 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724939613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1612724939613 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612724939636 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612724939636 "|LMX2694|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612724939641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612724939641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724939668 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612724939670 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612724939700 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1612724939775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.241 " "Worst-case setup slack is 5.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.241               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.241               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.927               0.000 MAX10_CLK1_50  " "    7.927               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.147               0.000 altera_reserved_tck  " "   46.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724939815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 MAX10_CLK1_50  " "    0.203               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 altera_reserved_tck  " "    0.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.632               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724939856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.341 " "Worst-case recovery slack is 14.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.341               0.000 MAX10_CLK1_50  " "   14.341               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.173               0.000 altera_reserved_tck  " "   48.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724939877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.057 " "Worst-case removal slack is 1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 altera_reserved_tck  " "    1.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.172               0.000 MAX10_CLK1_50  " "    3.172               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724939901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.755               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.755               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.458               0.000 MAX10_CLK1_50  " "    9.458               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724939917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724939917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.102 ns " "Worst Case Available Settling Time: 38.102 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724939944 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724939944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612724939960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612724939998 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1612724939998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612724941509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612724941707 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612724941707 "|LMX2694|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612724941711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612724941711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724941712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.654 " "Worst-case setup slack is 5.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.654               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.654               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.053               0.000 MAX10_CLK1_50  " "    9.053               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.518               0.000 altera_reserved_tck  " "   46.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724941820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 MAX10_CLK1_50  " "    0.197               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 altera_reserved_tck  " "    0.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.548               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724941856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.881 " "Worst-case recovery slack is 14.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.881               0.000 MAX10_CLK1_50  " "   14.881               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.340               0.000 altera_reserved_tck  " "   48.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724941876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.985 " "Worst-case removal slack is 0.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985               0.000 altera_reserved_tck  " "    0.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.903               0.000 MAX10_CLK1_50  " "    2.903               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724941897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.713               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.713               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 MAX10_CLK1_50  " "    9.471               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.601               0.000 altera_reserved_tck  " "   49.601               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724941912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724941912 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.256 ns " "Worst Case Available Settling Time: 38.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724941937 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724941937 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612724941977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612724942215 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612724942215 "|LMX2694|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612724942219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612724942219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724942220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.692 " "Worst-case setup slack is 7.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.692               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.692               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.854               0.000 MAX10_CLK1_50  " "   13.854               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.353               0.000 altera_reserved_tck  " "   48.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724942353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 MAX10_CLK1_50  " "    0.084               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.303               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724942439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.979 " "Worst-case recovery slack is 16.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.979               0.000 MAX10_CLK1_50  " "   16.979               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.337               0.000 altera_reserved_tck  " "   49.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724942458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.483 " "Worst-case removal slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 altera_reserved_tck  " "    0.483               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 MAX10_CLK1_50  " "    1.648               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724942500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.798               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.798               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 MAX10_CLK1_50  " "    9.266               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.426               0.000 altera_reserved_tck  " "   49.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612724942516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612724942516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.128 ns " "Worst Case Available Settling Time: 39.128 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612724942543 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612724942543 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612724943913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612724943914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612724944110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 07 20:09:04 2021 " "Processing ended: Sun Feb 07 20:09:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612724944110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612724944110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612724944110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612724944110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 148 s " "Quartus Prime Full Compilation was successful. 0 errors, 148 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612724944904 ""}
