INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/jonas/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jonas' on host 'jonas-ThinkPad-L590' (Linux_x86_64 version 5.15.0-88-generic) on Fri Nov 03 02:02:53 CET 2023
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project'
Sourcing Tcl script '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project Inverter 
INFO: [HLS 200-10] Opening project '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter'.
INFO: [HLS 200-1510] Running: set_top inverter 
INFO: [HLS 200-1510] Running: add_files ../inverter_hls.cpp 
INFO: [HLS 200-10] Adding design file '../inverter_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../inverter_hls_tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../inverter_hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/Inverter/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/inverter.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/jonas/SDU/1_semester/embedded_systems/Projekts/HLSVitis/Project/inverter.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name inverter inverter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 191.694 MB.
INFO: [HLS 200-10] Analyzing design file '../inverter_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.53 seconds; current allocated memory: 192.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.26 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.9 seconds; current allocated memory: 194.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 194.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 195.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 194.939 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_14_1' (../inverter_hls.cpp:14) in function 'inverter' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 215.284 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'out_r' (../inverter_hls.cpp:16:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 207.468 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 207.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 207.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverter/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverter/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverter' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXI_CPU.
WARNING: [RTGEN 206-101] Setting dangling out port 'inverter/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'inverter/in_r_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 208.362 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.62 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.7 seconds; current allocated memory: 215.876 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for inverter.
INFO: [VLOG 209-307] Generating Verilog RTL for inverter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 255.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.15 seconds. CPU system time: 0.95 seconds. Elapsed time: 13.22 seconds; current allocated memory: 216.190 MB.
INFO: [HLS 200-112] Total CPU user time: 21.72 seconds. Total CPU system time: 2.38 seconds. Total elapsed time: 20.18 seconds; peak allocated memory: 215.876 MB.
