 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:38:25 2025
****************************************

Operating Conditions: wc_1.10V_125C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG87_S6
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG261_S8
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.05       0.05
  clk_r_REG87_S6/CP (HS65_LS_DFPQX4)       0.00       0.05 r
  clk_r_REG87_S6/Q (HS65_LS_DFPQX4)        0.26       0.31 r
  U3773/Z (HS65_LSS_XOR3X2)                0.24       0.54 f
  U3772/Z (HS65_LS_OAI22X1)                0.37       0.91 r
  U3289/Z (HS65_LS_NOR2X2)                 0.37       1.28 f
  U9667/Z (HS65_LS_NAND3X3)                0.26       1.55 r
  U9996/Z (HS65_LS_IVX2)                   0.32       1.87 f
  U2819/Z (HS65_LS_MX41X4)                 0.27       2.14 f
  U2815/Z (HS65_LS_NAND4ABX3)              0.19       2.34 f
  U2807/Z (HS65_LS_NOR3X1)                 0.14       2.48 r
  U2805/Z (HS65_LS_NAND4ABX3)              0.16       2.64 f
  U2640/Z (HS65_LS_NOR3X1)                 0.12       2.76 r
  U2620/Z (HS65_LS_NOR4ABX2)               0.41       3.17 r
  U2619/Z (HS65_LSS_XOR2X3)                0.30       3.47 r
  U9923/Z (HS65_LSS_XOR3X4)                0.26       3.73 r
  U9799/Z (HS65_LS_OAI22X1)                0.11       3.84 f
  clk_r_REG261_S8/D (HS65_LS_DFPQX4)       0.00       3.84 f
  data arrival time                                   3.84

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.05       4.05
  clock uncertainty                       -0.05       4.00
  clk_r_REG261_S8/CP (HS65_LS_DFPQX4)      0.00       4.00 r
  library setup time                      -0.15       3.85
  data required time                                  3.85
  -----------------------------------------------------------
  data required time                                  3.85
  data arrival time                                  -3.84
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
