// Seed: 1578404202
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    output wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output wire id_9,
    output uwire id_10
    , id_15,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13
);
  logic id_16;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  wor  id_2
);
  tri1 id_4 = (1);
  genvar id_5;
  logic id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
