*****************************************************************

  Device    [HSST]

  Author    [zpfeng]

  Abstract  []

  Revision History:

*******************************************************************************/
symbol logsym of HSST // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 38400 # 3600 );
    //
    // Poloygon declaration
    //
    shape
    [ 0, 0 ] -> [ , 3600 ]  // left line
        ->  [ 38400, ]  //top line
        ->  [ , 0]  //right line
        ->  [ 0, ]  // bottom line
        <
            CFG_ADDR[15]                  @[10 * 4, ],
            CFG_ADDR[14]                  @[20 * 4, ],
            CFG_ADDR[13]                  @[30 * 4, ],
            CFG_ADDR[12]                  @[40 * 4, ],
            CFG_ADDR[11]                  @[50 * 4, ],
            CFG_ADDR[10]                  @[60 * 4, ],
            CFG_ADDR[9]                   @[70 * 4, ],
            CFG_ADDR[8]                   @[80 * 4, ],
            CFG_ADDR[7]                   @[90 * 4, ],
            CFG_ADDR[6]                   @[100 * 4, ],
            CFG_ADDR[5]                   @[110 * 4, ],
            CFG_ADDR[4]                   @[120 * 4, ],
            CFG_ADDR[3]                   @[130 * 4, ],
            CFG_ADDR[2]                   @[140 * 4, ],
            CFG_ADDR[1]                   @[150 * 4, ],
            CFG_ADDR[0]                   @[160 * 4, ],

            CFG_WDATA[7]                  @[170 * 4, ],
            CFG_WDATA[6]                  @[180 * 4, ],
            CFG_WDATA[5]                  @[190 * 4, ],
            CFG_WDATA[4]                  @[200 * 4, ],
            CFG_WDATA[3]                  @[210 * 4, ],
            CFG_WDATA[2]                  @[220 * 4, ],
            CFG_WDATA[1]                  @[230 * 4, ],
            CFG_WDATA[0]                  @[240 * 4, ],
            
            TDATA_0[45]                   @[250 * 4, ],
            TDATA_0[44]                   @[260 * 4, ],
            TDATA_0[43]                   @[270 * 4, ],
            TDATA_0[42]                   @[280 * 4, ],
            TDATA_0[41]                   @[290 * 4, ],
            TDATA_0[40]                   @[300 * 4, ],
            TDATA_0[39]                   @[310 * 4, ],
            TDATA_0[38]                   @[320 * 4, ],
            TDATA_0[37]                   @[330 * 4, ],
            TDATA_0[36]                   @[340 * 4, ],
            TDATA_0[35]                   @[350 * 4, ],
            TDATA_0[34]                   @[360 * 4, ],
            TDATA_0[33]                   @[370 * 4, ],
            TDATA_0[32]                   @[380 * 4, ],
            TDATA_0[31]                   @[390 * 4, ],
            TDATA_0[30]                   @[400 * 4, ],
            TDATA_0[29]                   @[410 * 4, ],
            TDATA_0[28]                   @[420 * 4, ],
            TDATA_0[27]                   @[430 * 4, ],
            TDATA_0[26]                   @[440 * 4, ],
            TDATA_0[25]                   @[450 * 4, ],
            TDATA_0[24]                   @[460 * 4, ],
            TDATA_0[23]                   @[470 * 4, ],
            TDATA_0[22]                   @[480 * 4, ],
            TDATA_0[21]                   @[490 * 4, ],
            TDATA_0[20]                   @[500 * 4, ],
            TDATA_0[19]                   @[510 * 4, ],
            TDATA_0[18]                   @[520 * 4, ],
            TDATA_0[17]                   @[530 * 4, ],
            TDATA_0[16]                   @[540 * 4, ],
            TDATA_0[15]                   @[550 * 4, ],
            TDATA_0[14]                   @[560 * 4, ],
            TDATA_0[13]                   @[570 * 4, ],
            TDATA_0[12]                   @[580 * 4, ],
            TDATA_0[11]                   @[590 * 4, ],
            TDATA_0[10]                   @[600 * 4, ],
            TDATA_0[9]                    @[610 * 4, ],
            TDATA_0[8]                    @[620 * 4, ],
            TDATA_0[7]                    @[630 * 4, ],
            TDATA_0[6]                    @[640 * 4, ],
            TDATA_0[5]                    @[650 * 4, ],
            TDATA_0[4]                    @[660 * 4, ],
            TDATA_0[3]                    @[670 * 4, ],
            TDATA_0[2]                    @[680 * 4, ],
            TDATA_0[1]                    @[690 * 4, ],
            TDATA_0[0]                    @[700 * 4, ],

            TDATA_1[45]                   @[710 * 4, ],
            TDATA_1[44]                   @[720 * 4, ],
            TDATA_1[43]                   @[730 * 4, ],
            TDATA_1[42]                   @[740 * 4, ],
            TDATA_1[41]                   @[750 * 4, ],
            TDATA_1[40]                   @[760 * 4, ],
            TDATA_1[39]                   @[770 * 4, ],
            TDATA_1[38]                   @[780 * 4, ],
            TDATA_1[37]                   @[790 * 4, ],
            TDATA_1[36]                   @[800 * 4, ],
            TDATA_1[35]                   @[810 * 4, ],
            TDATA_1[34]                   @[820 * 4, ],
            TDATA_1[33]                   @[830 * 4, ],
            TDATA_1[32]                   @[840 * 4, ],
            TDATA_1[31]                   @[850 * 4, ],
            TDATA_1[30]                   @[860 * 4, ],
            TDATA_1[29]                   @[870 * 4, ],
            TDATA_1[28]                   @[880 * 4, ],
            TDATA_1[27]                   @[890 * 4, ],
            TDATA_1[26]                   @[900 * 4, ],
            TDATA_1[25]                   @[910 * 4, ],
            TDATA_1[24]                   @[920 * 4, ],
            TDATA_1[23]                   @[930 * 4, ],
            TDATA_1[22]                   @[940 * 4, ],
            TDATA_1[21]                   @[950 * 4, ],
            TDATA_1[20]                   @[960 * 4, ],
            TDATA_1[19]                   @[970 * 4, ],
            TDATA_1[18]                   @[980 * 4, ],
            TDATA_1[17]                   @[990 * 4, ],
            TDATA_1[16]                   @[1000* 4, ],
            TDATA_1[15]                   @[1010* 4, ],
            TDATA_1[14]                   @[1020 * 4, ],
            TDATA_1[13]                   @[1030 * 4, ],
            TDATA_1[12]                   @[1040 * 4, ],
            TDATA_1[11]                   @[1050 * 4, ],
            TDATA_1[10]                   @[1060 * 4, ],
            TDATA_1[9]                    @[1070 * 4, ],
            TDATA_1[8]                    @[1080 * 4, ],
            TDATA_1[7]                    @[1090 * 4, ],
            TDATA_1[6]                    @[1100 * 4, ],
            TDATA_1[5]                    @[1110 * 4, ],
            TDATA_1[4]                    @[1120 * 4, ],
            TDATA_1[3]                    @[1130 * 4, ],
            TDATA_1[2]                    @[1140 * 4, ],
            TDATA_1[1]                    @[1150 * 4, ],
            TDATA_1[0]                    @[1160 * 4, ],
                                            
            TDATA_2[45]                   @[1170* 4, ],
            TDATA_2[44]                   @[1180 * 4, ],
            TDATA_2[43]                   @[1190 * 4, ],
            TDATA_2[42]                   @[1200 * 4, ],
            TDATA_2[41]                   @[1210 * 4, ],
            TDATA_2[40]                   @[1220 * 4, ],
            TDATA_2[39]                   @[1230 * 4, ],
            TDATA_2[38]                   @[1240 * 4, ],
            TDATA_2[37]                   @[1250 * 4, ],
            TDATA_2[36]                   @[1260 * 4, ],
            TDATA_2[35]                   @[1270 * 4, ],
            TDATA_2[34]                   @[1280 * 4, ],
            TDATA_2[33]                   @[1290 * 4, ],
            TDATA_2[32]                   @[1300 * 4, ],
            TDATA_2[31]                   @[1310 * 4, ],
            TDATA_2[30]                   @[1320 * 4, ],
            TDATA_2[29]                   @[1330 * 4, ],
            TDATA_2[28]                   @[1340 * 4, ],
            TDATA_2[27]                   @[1350 * 4, ],
            TDATA_2[26]                   @[1360 * 4, ],
            TDATA_2[25]                   @[1370 * 4, ],
            TDATA_2[24]                   @[1380 * 4, ],
            TDATA_2[23]                   @[1390 * 4, ],
            TDATA_2[22]                   @[1400 * 4, ],
            TDATA_2[21]                   @[1410 * 4, ],
            TDATA_2[20]                   @[1420 * 4, ],
            TDATA_2[19]                   @[1430 * 4, ],
            TDATA_2[18]                   @[1440 * 4, ],
            TDATA_2[17]                   @[1450 * 4, ],
            TDATA_2[16]                   @[1460 * 4, ],
            TDATA_2[15]                   @[1470 * 4, ],
            TDATA_2[14]                   @[1480 * 4, ],
            TDATA_2[13]                   @[1490 * 4, ],
            TDATA_2[12]                   @[1500 * 4, ],
            TDATA_2[11]                   @[1510 * 4, ],
            TDATA_2[10]                   @[1520 * 4, ],
            TDATA_2[9]                    @[1530 * 4, ],
            TDATA_2[8]                    @[1540 * 4, ],
            TDATA_2[7]                    @[1550 * 4, ],
            TDATA_2[6]                    @[1560 * 4, ],
            TDATA_2[5]                    @[1570 * 4, ],
            TDATA_2[4]                    @[1580 * 4, ],
            TDATA_2[3]                    @[1590 * 4, ],
            TDATA_2[2]                    @[1600 * 4, ],
            TDATA_2[1]                    @[1610 * 4, ],
            TDATA_2[0]                    @[1620 * 4, ],

            TDATA_3[45]                   @[1630 * 4, ],
            TDATA_3[44]                   @[1640 * 4, ],
            TDATA_3[43]                   @[1650 * 4, ],
            TDATA_3[42]                   @[1660 * 4, ],
            TDATA_3[41]                   @[1670 * 4, ],
            TDATA_3[40]                   @[1680 * 4, ],
            TDATA_3[39]                   @[1690 * 4, ],
            TDATA_3[38]                   @[1700 * 4, ],
            TDATA_3[37]                   @[1710 * 4, ],
            TDATA_3[36]                   @[1720 * 4, ],
            TDATA_3[35]                   @[1730 * 4, ],
            TDATA_3[34]                   @[1740 * 4, ],
            TDATA_3[33]                   @[1750 * 4, ],
            TDATA_3[32]                   @[1760 * 4, ],
            TDATA_3[31]                   @[1770 * 4, ],
            TDATA_3[30]                   @[1780 * 4, ],
            TDATA_3[29]                   @[1790 * 4, ],
            TDATA_3[28]                   @[1800 * 4, ],
            TDATA_3[27]                   @[1810 * 4, ],
            TDATA_3[26]                   @[1820 * 4, ],
            TDATA_3[25]                   @[1830 * 4, ],
            TDATA_3[24]                   @[1840 * 4, ],
            TDATA_3[23]                   @[1850 * 4, ],
            TDATA_3[22]                   @[1860 * 4, ],
            TDATA_3[21]                   @[1870 * 4, ],
            TDATA_3[20]                   @[1880 * 4, ],
            TDATA_3[19]                   @[1890 * 4, ],
            TDATA_3[18]                   @[1900 * 4, ],
            TDATA_3[17]                   @[1910 * 4, ],
            TDATA_3[16]                   @[1920 * 4, ],
            TDATA_3[15]                   @[1930 * 4, ],
            TDATA_3[14]                   @[1940 * 4, ],
            TDATA_3[13]                   @[1950 * 4, ],
            TDATA_3[12]                   @[1960 * 4, ],
            TDATA_3[11]                   @[1970 * 4, ],
            TDATA_3[10]                   @[1980 * 4, ],
            TDATA_3[9]                    @[1990 * 4, ],
            TDATA_3[8]                    @[2000 * 4, ],
            TDATA_3[7]                    @[2010 * 4, ],
            TDATA_3[6]                    @[2020 * 4, ],
            TDATA_3[5]                    @[2030 * 4, ],
            TDATA_3[4]                    @[2040 * 4, ],
            TDATA_3[3]                    @[2050 * 4, ],
            TDATA_3[2]                    @[2060 * 4, ],
            TDATA_3[1]                    @[2070 * 4, ],
            TDATA_3[0]                    @[2080 * 4, ],

            PCS_WORD_ALIGN_EN[3]          @[2090 * 4, ],
            PCS_WORD_ALIGN_EN[2]          @[2100 * 4, ],
            PCS_WORD_ALIGN_EN[1]          @[2110 * 4, ],
            PCS_WORD_ALIGN_EN[0]          @[2120 * 4, ],

            RX_POLARITY_INVERT[3]         @[2130 * 4, ],
            RX_POLARITY_INVERT[2]         @[2140 * 4, ],
            RX_POLARITY_INVERT[1]         @[2150 * 4, ],
            RX_POLARITY_INVERT[0]         @[2160 * 4, ],

            CEB_ADETECT_EN[3]             @[2170 * 4, ],
            CEB_ADETECT_EN[2]             @[2180 * 4, ],
            CEB_ADETECT_EN[1]             @[2190 * 4, ],
            CEB_ADETECT_EN[0]             @[2200 * 4, ],

            PCS_MCB_EXT_EN[3]             @[2210 * 4, ],
            PCS_MCB_EXT_EN[2]             @[2220 * 4, ],
            PCS_MCB_EXT_EN[1]             @[2230 * 4, ],
            PCS_MCB_EXT_EN[0]             @[2240 * 4, ],

            PCS_NEAREND_LOOP[3]           @[2250 * 4, ],
            PCS_NEAREND_LOOP[2]           @[2260 * 4, ],
            PCS_NEAREND_LOOP[1]           @[2270 * 4, ],
            PCS_NEAREND_LOOP[0]           @[2280 * 4, ],

            PCS_FAREND_LOOP[3]            @[2290 * 4, ],              
            PCS_FAREND_LOOP[2]            @[2300 * 4, ],
            PCS_FAREND_LOOP[1]            @[2310 * 4, ],
            PCS_FAREND_LOOP[0]            @[2320 * 4, ],
            
            PMA_NEAREND_PLOOP[3]          @[2330 * 4, ],
            PMA_NEAREND_PLOOP[2]          @[2340 * 4, ],
            PMA_NEAREND_PLOOP[1]          @[2350 * 4, ],
            PMA_NEAREND_PLOOP[0]          @[2360 * 4, ],
            
            PMA_NEAREND_SLOOP[3]          @[2370 * 4, ],
            PMA_NEAREND_SLOOP[2]          @[2380 * 4, ],
            PMA_NEAREND_SLOOP[1]          @[2390 * 4, ],
            PMA_NEAREND_SLOOP[0]          @[2400 * 4, ],
                 
            PMA_FAREND_PLOOP[3]           @[2410 * 4, ],
            PMA_FAREND_PLOOP[2]           @[2420 * 4, ],
            PMA_FAREND_PLOOP[1]           @[2430 * 4, ],
            PMA_FAREND_PLOOP[0]           @[2440 * 4, ],
                                 
            RESCAL_I_CODE_I[5]            @[2450 * 4, ],
            RESCAL_I_CODE_I[4]            @[2460 * 4, ],
            RESCAL_I_CODE_I[3]            @[2470 * 4, ],
            RESCAL_I_CODE_I[2]            @[2480 * 4, ],
            RESCAL_I_CODE_I[1]            @[2490 * 4, ],
            RESCAL_I_CODE_I[0]            @[2500 * 4, ],

            TX_DEEMP_0[1]                 @[2350 * 4, ],
            TX_DEEMP_0[0]                 @[2360 * 4, ],

            TX_RATE_0[2]                  @[2370 * 4, ],
            TX_RATE_0[1]                  @[2380 * 4, ],
            TX_RATE_0[0]                  @[2390 * 4, ],

            TX_BUSWIDTH_0[2]              @[2400 * 4, ],
            TX_BUSWIDTH_0[1]              @[2410 * 4, ],
            TX_BUSWIDTH_0[0]              @[2420 * 4, ],

            TX_MARGIN_0[2]                @[2430 * 4, ],
            TX_MARGIN_0[1]                @[2440 * 4, ],
            TX_MARGIN_0[0]                @[2450 * 4, ],

            RX_RATE_0[2]                  @[2460 * 4, ],
            RX_RATE_0[1]                  @[2470 * 4, ],
            RX_RATE_0[0]                  @[2480 * 4, ],

            RX_BUSWIDTH_0[2]              @[2490 * 4, ],
            RX_BUSWIDTH_0[1]              @[2500 * 4, ],
            RX_BUSWIDTH_0[0]              @[2510 * 4, ],

            CIM_CLK_ALIGNER_RX0[7]        @[2520 * 4, ],
            CIM_CLK_ALIGNER_RX0[6]        @[2530 * 4, ],
            CIM_CLK_ALIGNER_RX0[5]        @[2540 * 4, ],
            CIM_CLK_ALIGNER_RX0[4]        @[2550 * 4, ],
            CIM_CLK_ALIGNER_RX0[3]        @[2560 * 4, ],
            CIM_CLK_ALIGNER_RX0[2]        @[2570 * 4, ],
            CIM_CLK_ALIGNER_RX0[1]        @[2580 * 4, ],
            CIM_CLK_ALIGNER_RX0[0]        @[2590 * 4, ],
                                          
            CIM_CLK_ALIGNER_TX0[7]        @[2600 * 4, ],
            CIM_CLK_ALIGNER_TX0[6]        @[2610 * 4, ],
            CIM_CLK_ALIGNER_TX0[5]        @[2620 * 4, ],
            CIM_CLK_ALIGNER_TX0[4]        @[2630 * 4, ],
            CIM_CLK_ALIGNER_TX0[3]        @[2640 * 4, ],
            CIM_CLK_ALIGNER_TX0[2]        @[2650 * 4, ],
            CIM_CLK_ALIGNER_TX0[1]        @[2660 * 4, ],
            CIM_CLK_ALIGNER_TX0[0]        @[2670 * 4, ],

            TX_DEEMP_1[1]                 @[2680 * 4, ],
            TX_DEEMP_1[0]                 @[2690 * 4, ],
            TX_RATE_1[2]                  @[2700 * 4, ],
            TX_RATE_1[1]                  @[2710 * 4, ],
            TX_RATE_1[0]                  @[2720 * 4, ],
            TX_BUSWIDTH_1[2]              @[2730 * 4, ],
            TX_BUSWIDTH_1[1]              @[2740 * 4, ],
            TX_BUSWIDTH_1[0]              @[2750 * 4, ],
            TX_MARGIN_1[2]                @[2760 * 4, ],
            TX_MARGIN_1[1]                @[2770 * 4, ],
            TX_MARGIN_1[0]                @[2780 * 4, ],

            RX_RATE_1[2]                  @[2790 * 4, ],
            RX_RATE_1[1]                  @[2800 * 4, ],
            RX_RATE_1[0]                  @[2810 * 4, ],

            RX_BUSWIDTH_1[2]              @[2820 * 4, ],
            RX_BUSWIDTH_1[1]              @[2830 * 4, ],
            RX_BUSWIDTH_1[0]              @[2840 * 4, ],

            CIM_CLK_ALIGNER_RX1[7]        @[2850 * 4, ],
            CIM_CLK_ALIGNER_RX1[6]        @[2860 * 4, ],
            CIM_CLK_ALIGNER_RX1[5]        @[2870 * 4, ],
            CIM_CLK_ALIGNER_RX1[4]        @[2880 * 4, ],
            CIM_CLK_ALIGNER_RX1[3]        @[2890 * 4, ],
            CIM_CLK_ALIGNER_RX1[2]        @[2900 * 4, ],
            CIM_CLK_ALIGNER_RX1[1]        @[2910 * 4, ],
            CIM_CLK_ALIGNER_RX1[0]        @[2920 * 4, ],
                                          
            CIM_CLK_ALIGNER_TX1[7]        @[2930 * 4, ],
            CIM_CLK_ALIGNER_TX1[6]        @[2940 * 4, ],
            CIM_CLK_ALIGNER_TX1[5]        @[2950 * 4, ],
            CIM_CLK_ALIGNER_TX1[4]        @[2960 * 4, ],
            CIM_CLK_ALIGNER_TX1[3]        @[2970 * 4, ],
            CIM_CLK_ALIGNER_TX1[2]        @[2980 * 4, ],
            CIM_CLK_ALIGNER_TX1[1]        @[2990 * 4, ],
            CIM_CLK_ALIGNER_TX1[0]        @[3000 * 4, ],

            TX_DEEMP_2[1]                 @[3010 * 4, ],
            TX_DEEMP_2[0]                 @[3020 * 4, ],
            TX_RATE_2[2]                  @[3030 * 4, ],
            TX_RATE_2[1]                  @[3040 * 4, ],
            TX_RATE_2[0]                  @[3050 * 4, ],
            TX_BUSWIDTH_2[2]              @[3050 * 4, ],
            TX_BUSWIDTH_2[1]              @[3060 * 4, ],
            TX_BUSWIDTH_2[0]              @[3070 * 4, ],
            TX_MARGIN_2[2]                @[3080 * 4, ],
            TX_MARGIN_2[1]                @[3090 * 4, ],
            TX_MARGIN_2[0]                @[3100 * 4, ],
            RX_RATE_2[2]                  @[3110 * 4, ],
            RX_RATE_2[1]                  @[3120 * 4, ],
            RX_RATE_2[0]                  @[3130 * 4, ],
            RX_BUSWIDTH_2[2]              @[3140 * 4, ],
            RX_BUSWIDTH_2[1]              @[3150 * 4, ],
            RX_BUSWIDTH_2[0]              @[3160 * 4, ],

            CIM_CLK_ALIGNER_RX2[7]        @[3170 * 4, ],
            CIM_CLK_ALIGNER_RX2[6]        @[3180 * 4, ],
            CIM_CLK_ALIGNER_RX2[5]        @[3190 * 4, ],
            CIM_CLK_ALIGNER_RX2[4]        @[3200 * 4, ],
            CIM_CLK_ALIGNER_RX2[3]        @[3210 * 4, ],
            CIM_CLK_ALIGNER_RX2[2]        @[3220 * 4, ],
            CIM_CLK_ALIGNER_RX2[1]        @[3230 * 4, ],
            CIM_CLK_ALIGNER_RX2[0]        @[3240 * 4, ],
                                          
            CIM_CLK_ALIGNER_TX2[7]        @[3250 * 4, ],
            CIM_CLK_ALIGNER_TX2[6]        @[3260 * 4, ],
            CIM_CLK_ALIGNER_TX2[5]        @[3270 * 4, ],
            CIM_CLK_ALIGNER_TX2[4]        @[3280 * 4, ],
            CIM_CLK_ALIGNER_TX2[3]        @[3290 * 4, ],
            CIM_CLK_ALIGNER_TX2[2]        @[3300 * 4, ],
            CIM_CLK_ALIGNER_TX2[1]        @[3310 * 4, ],
            CIM_CLK_ALIGNER_TX2[0]        @[3320 * 4, ],

            TX_DEEMP_3[1]                 @[3330 * 4, ],
            TX_DEEMP_3[0]                 @[3340 * 4, ],

            TX_RATE_3[2]                  @[3350 * 4, ],
            TX_RATE_3[1]                  @[3360 * 4, ],
            TX_RATE_3[0]                  @[3370 * 4, ],

            TX_BUSWIDTH_3[2]              @[3380 * 4, ],
            TX_BUSWIDTH_3[1]              @[3390 * 4, ],
            TX_BUSWIDTH_3[0]              @[3400 * 4, ],

            TX_MARGIN_3[2]                @[3410 * 4, ],
            TX_MARGIN_3[1]                @[3420 * 4, ],
            TX_MARGIN_3[0]                @[3430 * 4, ],

            RX_RATE_3[2]                  @[3440 * 4, ],
            RX_RATE_3[1]                  @[3450 * 4, ],
            RX_RATE_3[0]                  @[3460 * 4, ],

            RX_BUSWIDTH_3[2]              @[3470 * 4, ],
            RX_BUSWIDTH_3[1]              @[3480 * 4, ],
            RX_BUSWIDTH_3[0]              @[3490 * 4, ],

            CIM_CLK_ALIGNER_RX3[7]        @[3500 * 4, ],
            CIM_CLK_ALIGNER_RX3[6]        @[3510 * 4, ],
            CIM_CLK_ALIGNER_RX3[5]        @[3520 * 4, ],
            CIM_CLK_ALIGNER_RX3[4]        @[3530 * 4, ],
            CIM_CLK_ALIGNER_RX3[3]        @[3540 * 4, ],
            CIM_CLK_ALIGNER_RX3[2]        @[3550 * 4, ],
            CIM_CLK_ALIGNER_RX3[1]        @[3560 * 4, ],
            CIM_CLK_ALIGNER_RX3[0]        @[3570 * 4, ],
                                          
            CIM_CLK_ALIGNER_TX3[7]        @[3580 * 4, ],
            CIM_CLK_ALIGNER_TX3[6]        @[3590 * 4, ],
            CIM_CLK_ALIGNER_TX3[5]        @[3600 * 4, ],
            CIM_CLK_ALIGNER_TX3[4]        @[3610 * 4, ],
            CIM_CLK_ALIGNER_TX3[3]        @[3620 * 4, ],
            CIM_CLK_ALIGNER_TX3[2]        @[3630 * 4, ],
            CIM_CLK_ALIGNER_TX3[1]        @[3640 * 4, ],
            CIM_CLK_ALIGNER_TX3[0]        @[3650 * 4, ],
            
            FOR_PMA_TEST_SE_N[2]          @[3660 * 4, ],
            FOR_PMA_TEST_SE_N[1]          @[3670 * 4, ],
            FOR_PMA_TEST_SE_N[0]          @[3680 * 4, ],
            FOR_PMA_TEST_CLK[2]           @[3690 * 4, ],
            FOR_PMA_TEST_CLK[1]           @[3700 * 4, ],
            FOR_PMA_TEST_CLK[0]           @[3710 * 4, ],
            FOR_PMA_TEST_RSTN[2]          @[3720 * 4, ],
            FOR_PMA_TEST_RSTN[1]          @[3730 * 4, ],
            FOR_PMA_TEST_RSTN[0]          @[3740 * 4, ],
           
            FOR_PMA_TEST_SI_CH0[1]        @[3750 * 4, ],
            FOR_PMA_TEST_SI_CH0[0]        @[3760 * 4, ],
            FOR_PMA_TEST_SI_CH1[1]        @[3770 * 4, ],
            FOR_PMA_TEST_SI_CH1[0]        @[3780 * 4, ],
            FOR_PMA_TEST_SI_CH2[1]        @[3790 * 4, ],
            FOR_PMA_TEST_SI_CH2[0]        @[3800 * 4, ],
            FOR_PMA_TEST_SI_CH3[1]        @[3810 * 4, ],
            FOR_PMA_TEST_SI_CH3[0]        @[3820 * 4, ],

            PAD_REFCLKP_0                 @[3830 * 4, ],
            PAD_REFCLKN_0                 @[3840 * 4, ],
            PAD_REFCLKP_1                 @[3850 * 4, ],
            PAD_REFCLKN_1                 @[3860 * 4, ],

            PAD_RX_SDP0                   @[3870 * 4, ],
            PAD_RX_SDN0                   @[3880 * 4, ],
            PAD_RX_SDP1                   @[3890 * 4, ],
            PAD_RX_SDN1                   @[3900 * 4, ],
            PAD_RX_SDP2                   @[3910 * 4, ],
            PAD_RX_SDN2                   @[3920 * 4, ],
            PAD_RX_SDP3                   @[3930 * 4, ],
            PAD_RX_SDN3                   @[3940 * 4, ],

            RX0_CLK_FR_CORE               @[3950 * 4, ],
            RX1_CLK_FR_CORE               @[3960 * 4, ],
            RX2_CLK_FR_CORE               @[3970 * 4, ],
            RX3_CLK_FR_CORE               @[3980 * 4, ],
            RX0_CLK2_FR_CORE              @[3990 * 4, ],
            RX1_CLK2_FR_CORE              @[4000 * 4, ],
            RX2_CLK2_FR_CORE              @[4010 * 4, ],
            RX3_CLK2_FR_CORE              @[4020 * 4, ],
            
            TX0_CLK_FR_CORE               @[4030 * 4, ],
            TX1_CLK_FR_CORE               @[4040 * 4, ],
            TX2_CLK_FR_CORE               @[4050 * 4, ],
            TX3_CLK_FR_CORE               @[4060 * 4, ],
            TX0_CLK2_FR_CORE              @[4070 * 4, ],
            TX1_CLK2_FR_CORE              @[4080 * 4, ],
            TX2_CLK2_FR_CORE              @[4090 * 4, ],
            TX3_CLK2_FR_CORE              @[4100 * 4, ],

            HSST_RST                      @[4110 * 4, ],

            PCS_RX_RST_0                  @[4120 * 4, ],
            PCS_RX_RST_1                  @[4130 * 4, ],
            PCS_RX_RST_2                  @[4140 * 4, ],
            PCS_RX_RST_3                  @[4150 * 4, ],
            PCS_TX_RST_0                  @[4160 * 4, ],
            PCS_TX_RST_1                  @[4170 * 4, ],
            PCS_TX_RST_2                  @[4180 * 4, ],
            PCS_TX_RST_3                  @[4190 * 4, ],
            
            PCS_CB_RST_0                  @[4200 * 4, ],
            PCS_CB_RST_1                  @[4210 * 4, ],
            PCS_CB_RST_2                  @[4220 * 4, ],
            PCS_CB_RST_3                  @[4230 * 4, ],
            RXGEAR_SLIP_0                 @[4240 * 4, ],
            RXGEAR_SLIP_1                 @[4250 * 4, ],
            RXGEAR_SLIP_2                 @[4260 * 4, ],
            RXGEAR_SLIP_3                 @[4270 * 4, ],

            CFG_CLK                       @[4280 * 4, ],
            CFG_RST                       @[4290 * 4, ],
            CFG_PSEL                      @[4300 * 4, ],
            CFG_ENABLE                    @[4310 * 4, ],
            CFG_WRITE                     @[4320 * 4, ],
            RESCAL_RST_I                  @[4330 * 4, ],
            PLL_REF_CLK_0                 @[4340 * 4, ],
            PLL_RST_0                     @[4350 * 4, ],
            PLLPOWERDOWN_0                @[4360 * 4, ],
            LANE_SYNC_0                   @[4370 * 4, ],
            LANE_SYNC_EN_0                @[4380 * 4, ],
            RATE_CHANGE_TCLK_ON_0         @[4390 * 4, ],
            PLL_REF_CLK_1                 @[4400 * 4, ],
            PLL_RST_1                     @[4410 * 4, ],
            PLLPOWERDOWN_1                @[4420 * 4, ],
            LANE_SYNC_1                   @[4430 * 4, ],
            LANE_SYNC_EN_1                @[4440 * 4, ],
            RATE_CHANGE_TCLK_ON_1         @[4450 * 4, ],
            LANE_PD_0                     @[4460 * 4, ],
            LANE_RST_0                    @[4470 * 4, ],
            RX_LANE_PD_0                  @[4480 * 4, ],
            RX_PMA_RST_0                  @[4490 * 4, ],
            CTLE_ADP_RST_0                @[4500 * 4, ],
            TX_LS_DATA_0                  @[4510 * 4, ],
            TX_BEACON_EN_0                @[4520 * 4, ],
            TX_SWING_0                    @[4530 * 4, ],
            TX_RXDET_REQ_0                @[4540 * 4, ],
            TX_PMA_RST_0                  @[4550 * 4, ],
            TX_LANE_PD_0                  @[4560 * 4, ],
            RX_HIGHZ_0                    @[4570 * 4, ],
            CIM_DYN_DLY_SEL_RX0           @[4580 * 4, ],
            CIM_DYN_DLY_SEL_TX0           @[4590 * 4, ],
            CIM_START_ALIGN_RX0           @[4600 * 4, ],
            CIM_START_ALIGN_TX0           @[4610 * 4, ],
            LANE_PD_1                     @[4620 * 4, ],
            LANE_RST_1                    @[4630 * 4, ],
            RX_LANE_PD_1                  @[4640 * 4, ],
            RX_PMA_RST_1                  @[4650 * 4, ],
            CTLE_ADP_RST_1                @[4660 * 4, ],
            TX_LS_DATA_1                  @[4670 * 4, ],
            TX_BEACON_EN_1                @[4680 * 4, ],
            TX_SWING_1                    @[4690 * 4, ],
            TX_RXDET_REQ_1                @[4700 * 4, ],
            TX_PMA_RST_1                  @[4710 * 4, ],
            TX_LANE_PD_1                  @[4720 * 4, ],
            RX_HIGHZ_1                    @[4730 * 4, ],
            CIM_DYN_DLY_SEL_RX1           @[4740 * 4, ],
            CIM_DYN_DLY_SEL_TX1           @[4750 * 4, ],
            CIM_START_ALIGN_RX1           @[4760 * 4, ],
            CIM_START_ALIGN_TX1           @[4770 * 4, ],
            LANE_PD_2                     @[4780 * 4, ],
            LANE_RST_2                    @[4790 * 4, ],
            RX_LANE_PD_2                  @[4800 * 4, ],
            RX_PMA_RST_2                  @[4810 * 4, ],
            CTLE_ADP_RST_2                @[4820 * 4, ],
            TX_LS_DATA_2                  @[4830 * 4, ],
            TX_BEACON_EN_2                @[4840 * 4, ],
            TX_SWING_2                    @[4850 * 4, ],
            TX_RXDET_REQ_2                @[4860 * 4, ],
            TX_PMA_RST_2                  @[4870 * 4, ],
            TX_LANE_PD_2                  @[4880 * 4, ],
            RX_HIGHZ_2                    @[4890 * 4, ],
            CIM_DYN_DLY_SEL_RX2           @[4900 * 4, ],
            CIM_DYN_DLY_SEL_TX2           @[4910 * 4, ],
            CIM_START_ALIGN_RX2           @[4920 * 4, ],
            CIM_START_ALIGN_TX2           @[4930 * 4, ],
            LANE_PD_3                     @[4940 * 4, ],
            LANE_RST_3                    @[4950 * 4, ],
            RX_LANE_PD_3                  @[4960 * 4, ],
            RX_PMA_RST_3                  @[4970 * 4, ],
            CTLE_ADP_RST_3                @[4980 * 4, ],
            TX_LS_DATA_3                  @[4990 * 4, ],
            TX_BEACON_EN_3                @[5000 * 4, ],
            TX_SWING_3                    @[5010 * 4, ],
            TX_RXDET_REQ_3                @[5020 * 4, ],
            TX_PMA_RST_3                  @[5030 * 4, ],
            TX_LANE_PD_3                  @[5040 * 4, ],
            RX_HIGHZ_3                    @[5050 * 4, ],
            CIM_DYN_DLY_SEL_RX3           @[5060 * 4, ],
            CIM_DYN_DLY_SEL_TX3           @[5070 * 4, ],
            CIM_START_ALIGN_RX3           @[5080 * 4, ],
            CIM_START_ALIGN_TX3           @[5090 * 4, ],
            TEST_SI0                      @[5100 * 4, ],
            TEST_SI1                      @[5110 * 4, ],
            TEST_SI2                      @[5120 * 4, ],
            TEST_SI3                      @[5130 * 4, ],
            TEST_SI4                      @[5140 * 4, ],
            TEST_SI5                      @[5150 * 4, ],
            TEST_SI6                      @[5160 * 4, ],
            TEST_SI7                      @[5170 * 4, ],
            TEST_SI8                      @[5180 * 4, ],
            TEST_SI9                      @[5190 * 4, ],
            TEST_SI10                     @[5200 * 4, ],
            TEST_SI11                     @[5210 * 4, ],
            TEST_SI12                     @[5220 * 4, ],
            TEST_SI13                     @[5230 * 4, ],
            TEST_SI14                     @[5240 * 4, ],
            TEST_SI15                     @[5250 * 4, ],
            TEST_SI16                     @[5260 * 4, ],
            TEST_SE_N                     @[5270 * 4, ],
            TEST_MODE_N                   @[5280 * 4, ],
            TEST_RSTN                     @[5290 * 4, ],
            FOR_PMA_TEST_MODE_N           @[5300 * 4, ],
            FOR_PMA_TEST_SI_PLL0          @[5310 * 4, ],
            FOR_PMA_TEST_SI_PLL1          @[5320 * 4, ],

            CFG_RDATA[7]                  @[5330 * 4, ],
            CFG_RDATA[6]                  @[5340 * 4, ],
            CFG_RDATA[5]                  @[5350 * 4, ],
            CFG_RDATA[4]                  @[5360 * 4, ],
            CFG_RDATA[3]                  @[5370 * 4, ],
            CFG_RDATA[2]                  @[5380 * 4, ],
            CFG_RDATA[1]                  @[5390 * 4, ],
            CFG_RDATA[0]                  @[5400 * 4, ],

            PCS_RX_MCB_STATUS[3]          @[5410 * 4, ],
            PCS_RX_MCB_STATUS[2]          @[5420 * 4, ],
            PCS_RX_MCB_STATUS[1]          @[5430 * 4, ],
            PCS_RX_MCB_STATUS[0]          @[5440 * 4, ],

            PCS_LSM_SYNCED[3]             @[5450 * 4, ],
            PCS_LSM_SYNCED[2]             @[5460 * 4, ],
            PCS_LSM_SYNCED[1]             @[5470 * 4, ],
            PCS_LSM_SYNCED[0]             @[5480 * 4, ],

            RDATA_0[46]                   @[5490 * 4, ],
            RDATA_0[45]                   @[5500 * 4, ],
            RDATA_0[44]                   @[5510 * 4, ],
            RDATA_0[43]                   @[5520 * 4, ],
            RDATA_0[42]                   @[5530 * 4, ],
            RDATA_0[41]                   @[5540 * 4, ],
            RDATA_0[40]                   @[5550 * 4, ],
            RDATA_0[39]                   @[5560 * 4, ],
            RDATA_0[38]                   @[5570 * 4, ],
            RDATA_0[37]                   @[5580 * 4, ],
            RDATA_0[36]                   @[5590 * 4, ],
            RDATA_0[35]                   @[5600 * 4, ],
            RDATA_0[34]                   @[5610 * 4, ],
            RDATA_0[33]                   @[5620 * 4, ],
            RDATA_0[32]                   @[5630 * 4, ],
            RDATA_0[31]                   @[5640 * 4, ],
            RDATA_0[30]                   @[5650 * 4, ],
            RDATA_0[29]                   @[5660 * 4, ],
            RDATA_0[28]                   @[5670 * 4, ],
            RDATA_0[27]                   @[5680 * 4, ],
            RDATA_0[26]                   @[5690 * 4, ],
            RDATA_0[25]                   @[5700 * 4, ],
            RDATA_0[24]                   @[5710 * 4, ],
            RDATA_0[23]                   @[5720 * 4, ],
            RDATA_0[22]                   @[5730 * 4, ],
            RDATA_0[21]                   @[5740 * 4, ],
            RDATA_0[20]                   @[5750 * 4, ],
            RDATA_0[19]                   @[5760 * 4, ],
            RDATA_0[18]                   @[5770 * 4, ],
            RDATA_0[17]                   @[5780 * 4, ],
            RDATA_0[16]                   @[5790 * 4, ],
            RDATA_0[15]                   @[5800 * 4, ],
            RDATA_0[14]                   @[5810 * 4, ],
            RDATA_0[13]                   @[5820 * 4, ],
            RDATA_0[12]                   @[5830 * 4, ],
            RDATA_0[11]                   @[5840 * 4, ],
            RDATA_0[10]                   @[5850 * 4, ],
            RDATA_0[9]                    @[5860 * 4, ],
            RDATA_0[8]                    @[5870 * 4, ],
            RDATA_0[7]                    @[5880 * 4, ],
            RDATA_0[6]                    @[5890 * 4, ],
            RDATA_0[5]                    @[5900 * 4, ],
            RDATA_0[4]                    @[5910 * 4, ],
            RDATA_0[3]                    @[5920 * 4, ],
            RDATA_0[2]                    @[5930 * 4, ],
            RDATA_0[1]                    @[5940 * 4, ],
            RDATA_0[0]                    @[5950 * 4, ],
            RDATA_1[46]                   @[5960 * 4, ],
            RDATA_1[45]                   @[5970 * 4, ],
            RDATA_1[44]                   @[5980 * 4, ],
            RDATA_1[43]                   @[5990 * 4, ],
            RDATA_1[42]                   @[6000 * 4, ],
            RDATA_1[41]                   @[6010 * 4, ],
            RDATA_1[40]                   @[6020 * 4, ],
            RDATA_1[39]                   @[6030 * 4, ],
            RDATA_1[38]                   @[6040 * 4, ],
            RDATA_1[37]                   @[6050 * 4, ],
            RDATA_1[36]                   @[6060 * 4, ],
            RDATA_1[35]                   @[6070 * 4, ],
            RDATA_1[34]                   @[6080 * 4, ],
            RDATA_1[33]                   @[6090 * 4, ],
            RDATA_1[32]                   @[6100 * 4, ],
            RDATA_1[31]                   @[6110 * 4, ],
            RDATA_1[30]                   @[6120 * 4, ],
            RDATA_1[29]                   @[6130 * 4, ],
            RDATA_1[28]                   @[6140 * 4, ],
            RDATA_1[27]                   @[6150 * 4, ],
            RDATA_1[26]                   @[6160 * 4, ],
            RDATA_1[25]                   @[6170 * 4, ],
            RDATA_1[24]                   @[6180 * 4, ],
            RDATA_1[23]                   @[6190 * 4, ],
            RDATA_1[22]                   @[6200 * 4, ],
            RDATA_1[21]                   @[6210 * 4, ],
            RDATA_1[20]                   @[6220 * 4, ],
            RDATA_1[19]                   @[6230 * 4, ],
            RDATA_1[18]                   @[6240 * 4, ],
            RDATA_1[17]                   @[6250 * 4, ],
            RDATA_1[16]                   @[6260 * 4, ],
            RDATA_1[15]                   @[6270 * 4, ],
            RDATA_1[14]                   @[6280 * 4, ],
            RDATA_1[13]                   @[6290 * 4, ],
            RDATA_1[12]                   @[6300 * 4, ],
            RDATA_1[11]                   @[6310 * 4, ],
            RDATA_1[10]                   @[6320 * 4, ],
            RDATA_1[9]                    @[6330 * 4, ],
            RDATA_1[8]                    @[6340 * 4, ],
            RDATA_1[7]                    @[6350 * 4, ],
            RDATA_1[6]                    @[6360 * 4, ],
            RDATA_1[5]                    @[6370 * 4, ],
            RDATA_1[4]                    @[6380 * 4, ],
            RDATA_1[3]                    @[6390 * 4, ],
            RDATA_1[2]                    @[6400 * 4, ],
            RDATA_1[1]                    @[6410 * 4, ],
            RDATA_1[0]                    @[6420 * 4, ],                                                   
            RDATA_2[46]                   @[6430 * 4, ],
            RDATA_2[45]                   @[6440 * 4, ],
            RDATA_2[44]                   @[6450 * 4, ],
            RDATA_2[43]                   @[6460 * 4, ],
            RDATA_2[42]                   @[6470 * 4, ],
            RDATA_2[41]                   @[6480 * 4, ],
            RDATA_2[40]                   @[6490 * 4, ],
            RDATA_2[39]                   @[6500 * 4, ],
            RDATA_2[38]                   @[6510 * 4, ],
            RDATA_2[37]                   @[6520 * 4, ],
            RDATA_2[36]                   @[6530 * 4, ],
            RDATA_2[35]                   @[6540 * 4, ],
            RDATA_2[34]                   @[6550 * 4, ],
            RDATA_2[33]                   @[6560 * 4, ],
            RDATA_2[32]                   @[6570 * 4, ],
            RDATA_2[31]                   @[6580 * 4, ],
            RDATA_2[30]                   @[6590 * 4, ],
            RDATA_2[29]                   @[6600 * 4, ],
            RDATA_2[28]                   @[6610 * 4, ],
            RDATA_2[27]                   @[6620 * 4, ],
            RDATA_2[26]                   @[6630 * 4, ],
            RDATA_2[25]                   @[6640 * 4, ],
            RDATA_2[24]                   @[6650 * 4, ],
            RDATA_2[23]                   @[6660 * 4, ],
            RDATA_2[22]                   @[6670 * 4, ],
            RDATA_2[21]                   @[6680 * 4, ],
            RDATA_2[20]                   @[6690 * 4, ],
            RDATA_2[19]                   @[6700 * 4, ],
            RDATA_2[18]                   @[6710 * 4, ],
            RDATA_2[17]                   @[6720 * 4, ],
            RDATA_2[16]                   @[6730 * 4, ],
            RDATA_2[15]                   @[6740 * 4, ],
            RDATA_2[14]                   @[6750 * 4, ],
            RDATA_2[13]                   @[6760 * 4, ],
            RDATA_2[12]                   @[6770 * 4, ],
            RDATA_2[11]                   @[6780 * 4, ],
            RDATA_2[10]                   @[6790 * 4, ],
            RDATA_2[9]                    @[6800 * 4, ],
            RDATA_2[8]                    @[6810 * 4, ],
            RDATA_2[7]                    @[6820 * 4, ],
            RDATA_2[6]                    @[6830 * 4, ],
            RDATA_2[5]                    @[6840 * 4, ],
            RDATA_2[4]                    @[6850 * 4, ],
            RDATA_2[3]                    @[6860 * 4, ],
            RDATA_2[2]                    @[6870 * 4, ],
            RDATA_2[1]                    @[6880 * 4, ],
            RDATA_2[0]                    @[6890 * 4, ],
            RDATA_3[46]                   @[6900 * 4, ],
            RDATA_3[45]                   @[6910 * 4, ],
            RDATA_3[44]                   @[6920 * 4, ],
            RDATA_3[43]                   @[6930 * 4, ],
            RDATA_3[42]                   @[6940 * 4, ],
            RDATA_3[41]                   @[6950 * 4, ],
            RDATA_3[40]                   @[6960 * 4, ],
            RDATA_3[39]                   @[6970 * 4, ],
            RDATA_3[38]                   @[6980 * 4, ],
            RDATA_3[37]                   @[6990 * 4, ],
            RDATA_3[36]                   @[7000 * 4, ],
            RDATA_3[35]                   @[7010 * 4, ],
            RDATA_3[34]                   @[7020 * 4, ],
            RDATA_3[33]                   @[7030 * 4, ],
            RDATA_3[32]                   @[7040 * 4, ],
            RDATA_3[31]                   @[7050 * 4, ],
            RDATA_3[30]                   @[7060 * 4, ],
            RDATA_3[29]                   @[7070 * 4, ],
            RDATA_3[28]                   @[7080 * 4, ],
            RDATA_3[27]                   @[7090 * 4, ],
            RDATA_3[26]                   @[7100 * 4, ],
            RDATA_3[25]                   @[7110 * 4, ],
            RDATA_3[24]                   @[7120 * 4, ],
            RDATA_3[23]                   @[7130 * 4, ],
            RDATA_3[22]                   @[7140 * 4, ],
            RDATA_3[21]                   @[7150 * 4, ],
            RDATA_3[20]                   @[7160 * 4, ],
            RDATA_3[19]                   @[7170 * 4, ],
            RDATA_3[18]                   @[7180 * 4, ],
            RDATA_3[17]                   @[7190 * 4, ],
            RDATA_3[16]                   @[7200 * 4, ],
            RDATA_3[15]                   @[7210 * 4, ],
            RDATA_3[14]                   @[7220 * 4, ],
            RDATA_3[13]                   @[7230 * 4, ],
            RDATA_3[12]                   @[7240 * 4, ],
            RDATA_3[11]                   @[7250 * 4, ],
            RDATA_3[10]                   @[7260 * 4, ],
            RDATA_3[9]                    @[7270 * 4, ],
            RDATA_3[8]                    @[7280 * 4, ],
            RDATA_3[7]                    @[7290 * 4, ],
            RDATA_3[6]                    @[7300 * 4, ],
            RDATA_3[5]                    @[7310 * 4, ],
            RDATA_3[4]                    @[7320 * 4, ],
            RDATA_3[3]                    @[7330 * 4, ],
            RDATA_3[2]                    @[7340 * 4, ],
            RDATA_3[1]                    @[7350 * 4, ],
            RDATA_3[0]                    @[7360 * 4, ],

            RCLK2FABRIC[3]                @[7370 * 4, ],
            RCLK2FABRIC[2]                @[7380 * 4, ],
            RCLK2FABRIC[1]                @[7390 * 4, ],
            RCLK2FABRIC[0]                @[7400 * 4, ],
            TCLK2FABRIC[3]                @[7410 * 4, ],
            TCLK2FABRIC[2]                @[7420 * 4, ],
            TCLK2FABRIC[1]                @[7430 * 4, ],
            TCLK2FABRIC[0]                @[7440 * 4, ],
            RESCAL_I_CODE_O[5]            @[7450 * 4, ],
            RESCAL_I_CODE_O[4]            @[7460 * 4, ],
            RESCAL_I_CODE_O[3]            @[7470 * 4, ],
            RESCAL_I_CODE_O[2]            @[7480 * 4, ],
            RESCAL_I_CODE_O[1]            @[7490 * 4, ],
            RESCAL_I_CODE_O[0]            @[7500 * 4, ],
            TEST_STATUS_0[19]             @[7510 * 4, ],
            TEST_STATUS_0[18]             @[7520 * 4, ],
            TEST_STATUS_0[17]             @[7530 * 4, ],
            TEST_STATUS_0[16]             @[7540 * 4, ],
            TEST_STATUS_0[15]             @[7550 * 4, ],
            TEST_STATUS_0[14]             @[7560 * 4, ],
            TEST_STATUS_0[13]             @[7570 * 4, ],
            TEST_STATUS_0[12]             @[7580 * 4, ],
            TEST_STATUS_0[11]             @[7590 * 4, ],
            TEST_STATUS_0[10]             @[7600 * 4, ],
            TEST_STATUS_0[9]              @[7610 * 4, ],
            TEST_STATUS_0[8]              @[7620 * 4, ],
            TEST_STATUS_0[7]              @[7630 * 4, ],
            TEST_STATUS_0[6]              @[7640 * 4, ],
            TEST_STATUS_0[5]              @[7650 * 4, ],
            TEST_STATUS_0[4]              @[7660 * 4, ],
            TEST_STATUS_0[3]              @[7670 * 4, ],
            TEST_STATUS_0[2]              @[7680 * 4, ],
            TEST_STATUS_0[1]              @[7690 * 4, ],
            TEST_STATUS_0[0]              @[7700 * 4, ],

            CA_ALIGN_RX[3]                @[7710 * 4, ],
            CA_ALIGN_RX[2]                @[7720 * 4, ],
            CA_ALIGN_RX[1]                @[7730 * 4, ],
            CA_ALIGN_RX[0]                @[7740 * 4, ],
            CA_ALIGN_TX[3]                @[7750 * 4, ],
            CA_ALIGN_TX[2]                @[7760 * 4, ],
            CA_ALIGN_TX[1]                @[7770 * 4, ],
            CA_ALIGN_TX[0]                @[7780 * 4, ],

            TEST_STATUS_1[19]             @[7790 * 4, ],
            TEST_STATUS_1[18]             @[7800 * 4, ],
            TEST_STATUS_1[17]             @[7810 * 4, ],
            TEST_STATUS_1[16]             @[7820 * 4, ],
            TEST_STATUS_1[15]             @[7830 * 4, ],
            TEST_STATUS_1[14]             @[7840 * 4, ],
            TEST_STATUS_1[13]             @[7850 * 4, ],
            TEST_STATUS_1[12]             @[7860 * 4, ],
            TEST_STATUS_1[11]             @[7870 * 4, ],
            TEST_STATUS_1[10]             @[7880 * 4, ],
            TEST_STATUS_1[9]              @[7890 * 4, ],
            TEST_STATUS_1[8]              @[7900 * 4, ],
            TEST_STATUS_1[7]              @[7910 * 4, ],
            TEST_STATUS_1[6]              @[7920 * 4, ],
            TEST_STATUS_1[5]              @[7930 * 4, ],
            TEST_STATUS_1[4]              @[7940 * 4, ],
            TEST_STATUS_1[3]              @[7950 * 4, ],
            TEST_STATUS_1[2]              @[7960 * 4, ],
            TEST_STATUS_1[1]              @[7970 * 4, ],
            TEST_STATUS_1[0]              @[7980 * 4, ],
            TEST_STATUS_2[19]             @[7990 * 4, ],
            TEST_STATUS_2[18]             @[8000 * 4, ],
            TEST_STATUS_2[17]             @[8010 * 4, ],
            TEST_STATUS_2[16]             @[8020 * 4, ],
            TEST_STATUS_2[15]             @[8030 * 4, ],
            TEST_STATUS_2[14]             @[8040 * 4, ],
            TEST_STATUS_2[13]             @[8050 * 4, ],
            TEST_STATUS_2[12]             @[8060 * 4, ],
            TEST_STATUS_2[11]             @[8070 * 4, ],
            TEST_STATUS_2[10]             @[8080 * 4, ],
            TEST_STATUS_2[9]              @[8090 * 4, ],
            TEST_STATUS_2[8]              @[8100 * 4, ],
            TEST_STATUS_2[7]              @[8110 * 4, ],
            TEST_STATUS_2[6]              @[8120 * 4, ],
            TEST_STATUS_2[5]              @[8130 * 4, ],
            TEST_STATUS_2[4]              @[8140 * 4, ],
            TEST_STATUS_2[3]              @[8150 * 4, ],
            TEST_STATUS_2[2]              @[8160 * 4, ],
            TEST_STATUS_2[1]              @[8170 * 4, ],
            TEST_STATUS_2[0]              @[8180 * 4, ],
            TEST_STATUS_3[19]             @[8190 * 4, ],
            TEST_STATUS_3[18]             @[8200 * 4, ],
            TEST_STATUS_3[17]             @[8210 * 4, ],
            TEST_STATUS_3[16]             @[8220 * 4, ],
            TEST_STATUS_3[15]             @[8230 * 4, ],
            TEST_STATUS_3[14]             @[8240 * 4, ],
            TEST_STATUS_3[13]             @[8250 * 4, ],
            TEST_STATUS_3[12]             @[8260 * 4, ],
            TEST_STATUS_3[11]             @[8270 * 4, ],
            TEST_STATUS_3[10]             @[8280 * 4, ],
            TEST_STATUS_3[9]              @[8290 * 4, ],
            TEST_STATUS_3[8]              @[8300 * 4, ],
            TEST_STATUS_3[7]              @[8310 * 4, ],
            TEST_STATUS_3[6]              @[8320 * 4, ],
            TEST_STATUS_3[5]              @[8330 * 4, ],
            TEST_STATUS_3[4]              @[8340 * 4, ],
            TEST_STATUS_3[3]              @[8350 * 4, ],
            TEST_STATUS_3[2]              @[8360 * 4, ],
            TEST_STATUS_3[1]              @[8370 * 4, ],
            TEST_STATUS_3[0]              @[8380 * 4, ],
            
            FOR_PMA_TEST_SO_CH0[1]        @[8390 * 4, ],
            FOR_PMA_TEST_SO_CH0[0]        @[8400 * 4, ],
            FOR_PMA_TEST_SO_CH1[1]        @[8410 * 4, ],
            FOR_PMA_TEST_SO_CH1[0]        @[8420 * 4, ],
            FOR_PMA_TEST_SO_CH2[1]        @[8430 * 4, ],
            FOR_PMA_TEST_SO_CH2[0]        @[8440 * 4, ],
            FOR_PMA_TEST_SO_CH3[1]        @[8450 * 4, ],
            FOR_PMA_TEST_SO_CH3[0]        @[8460 * 4, ],

            PAD_PLL_TEST_0                @[8470 * 4, ],
            PAD_PLL_TEST_1                @[8480 * 4, ],
            PAD_TX_SDP0                   @[8490 * 4, ],
            PAD_TX_SDN0                   @[8500 * 4, ],
            PAD_TX_SDP1                   @[8510 * 4, ],
            PAD_TX_SDN1                   @[8520 * 4, ],
            PAD_TX_SDP2                   @[8530 * 4, ],
            PAD_TX_SDN2                   @[8540 * 4, ],
            PAD_TX_SDP3                   @[8550 * 4, ],
            PAD_TX_SDN3                   @[8560 * 4, ],
            CFG_READY                     @[8570 * 4, ],
            CFG_INT                       @[8580 * 4, ],
            REFCK2CORE_0                  @[8590 * 4, ],
            PLL_READY_0                   @[8600 * 4, ],
            REFCK2CORE_1                  @[8610 * 4, ],
            PLL_READY_1                   @[8620 * 4, ],
            RX_SIGDET_STATUS_0            @[8630 * 4, ],
            RX_SATA_COMINIT_0             @[8640 * 4, ],
            RX_SATA_COMWAKE_0             @[8650 * 4, ],
            RX_LS_DATA_0                  @[8660 * 4, ],
            RX_READY_0                    @[8670 * 4, ],
            TX_RXDET_STATUS_0             @[8680 * 4, ],
            RX_SIGDET_STATUS_1            @[8690 * 4, ],
            RX_SATA_COMINIT_1             @[8700 * 4, ],
            RX_SATA_COMWAKE_1             @[8710 * 4, ],
            RX_LS_DATA_1                  @[8720 * 4, ],
            RX_READY_1                    @[8730 * 4, ],
            TX_RXDET_STATUS_1             @[8740 * 4, ],
            RX_SIGDET_STATUS_2            @[8750 * 4, ],
            RX_SATA_COMINIT_2             @[8760 * 4, ],
            RX_SATA_COMWAKE_2             @[8770 * 4, ],
            RX_LS_DATA_2                  @[8780 * 4, ],
            RX_READY_2                    @[8790 * 4, ],
            TX_RXDET_STATUS_2             @[8800 * 4, ],
            RX_SIGDET_STATUS_3            @[8810 * 4, ],
            RX_SATA_COMINIT_3             @[8820 * 4, ],
            RX_SATA_COMWAKE_3             @[8830 * 4, ],
            RX_LS_DATA_3                  @[8840 * 4, ],
            RX_READY_3                    @[8850 * 4, ],
            TX_RXDET_STATUS_3             @[8860 * 4, ],
            TEST_SO0                      @[8870 * 4, ],
            TEST_SO1                      @[8880 * 4, ],
            TEST_SO2                      @[8890 * 4, ],
            TEST_SO3                      @[8900 * 4, ],
            TEST_SO4                      @[8910 * 4, ],
            TEST_SO5                      @[8920 * 4, ],
            TEST_SO6                      @[8930 * 4, ],
            TEST_SO7                      @[8940 * 4, ],
            TEST_SO8                      @[8950 * 4, ],
            TEST_SO9                      @[8960 * 4, ],
            TEST_SO10                     @[8970 * 4, ],
            TEST_SO11                     @[8980 * 4, ],
            TEST_SO12                     @[8990 * 4, ],
            TEST_SO13                     @[9000 * 4, ],
            TEST_SO14                     @[9010 * 4, ],
            TEST_SO15                     @[9020 * 4, ],
            TEST_SO16                     @[9030 * 4, ]
        >
    ;
}; // symbol logsym of HSST

/*******************************************************************************

  Device    [HSST]

  Author    [zpfeng]

  Abstract  [The floorplan symbol]

  Revision History:

********************************************************************************/
symbol fpsym of HSST // pragma PAP_ARC_COLOR="128:64:64"
{
    // The bounding box
    generate ( 10000 # 700 );

    shape
    [ 0, 0 ]  ->  [ , 700 ]  
              ->  [ 10000, ]
              ->  [ , 0 ]    
              ->  [ 0, ];

    "HSST" @ [900,450];

}; // end of symbol fpsym of HSST
