

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Thu Nov 21 14:59:20 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |                                   |                        |   Latency   |   Interval  | Pipeline|
        |              Instance             |         Module         |  min |  max |  min |  max |   Type  |
        +-----------------------------------+------------------------+------+------+------+------+---------+
        |grp_padding2d_fix16_1_fu_365       |padding2d_fix16_1       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_4_fu_376       |padding2d_fix16_4       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_2_fu_387       |padding2d_fix16_2       |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_3_fu_398       |padding2d_fix16_3       |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_1_fu_409  |depthwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_3_fu_424  |depthwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_fu_439    |depthwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_2_fu_454  |depthwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_depthwise_conv2d_fix_4_fu_469  |depthwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_4_fu_484  |pointwise_conv2d_fix_4  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_2_fu_498  |pointwise_conv2d_fix_2  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_3_fu_512  |pointwise_conv2d_fix_3  |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_fu_526    |pointwise_conv2d_fix    |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_1_fu_540   |max_pooling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_max_pooling2d_fix16_fu_553     |max_pooling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_pointwise_conv2d_fix_1_fu_566  |pointwise_conv2d_fix_1  |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_fu_578     |up_sampling2d_fix16     |     ?|     ?|     ?|     ?|   none  |
        |grp_up_sampling2d_fix16_1_fu_591   |up_sampling2d_fix16_1   |     ?|     ?|     ?|     ?|   none  |
        |grp_padding2d_fix16_fu_604         |padding2d_fix16         |  1773|  1773|  1773|  1773|   none  |
        +-----------------------------------+------------------------+------+------+------+------+---------+

        * Loop: 
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |          |        Latency        | Iteration|  Initiation Interval  |         Trip        |          |
        | Loop Name| min |       max       |  Latency |  achieved |   target  |        Count        | Pipelined|
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+
        |- Loop 1  |  784|              784|         1|          -|          -|                  784|    no    |
        |- Loop 2  |    0|  281462092005376|         3|          1|          1| 0 ~ 281462092005375 |    yes   |
        +----------+-----+-----------------+----------+-----------+-----------+---------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      2|       0|    292|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     74|   10259|  13671|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1189|
|Register         |        -|      -|     396|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|     77|   10655|  15152|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|     35|      10|     28|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |grp_depthwise_conv2d_fix_fu_439    |depthwise_conv2d_fix    |        1|      5|  578|   730|
    |grp_depthwise_conv2d_fix_1_fu_409  |depthwise_conv2d_fix_1  |        1|      5|  581|   730|
    |grp_depthwise_conv2d_fix_2_fu_454  |depthwise_conv2d_fix_2  |        1|      5|  576|   730|
    |grp_depthwise_conv2d_fix_3_fu_424  |depthwise_conv2d_fix_3  |        1|      5|  579|   730|
    |grp_depthwise_conv2d_fix_4_fu_469  |depthwise_conv2d_fix_4  |        0|      5|  592|   733|
    |grp_max_pooling2d_fix16_fu_553     |max_pooling2d_fix16     |        0|      4|  509|   634|
    |grp_max_pooling2d_fix16_1_fu_540   |max_pooling2d_fix16_1   |        0|      4|  512|   634|
    |network_AXILiteS_s_axi_U           |network_AXILiteS_s_axi  |        0|      0|   36|    40|
    |grp_padding2d_fix16_fu_604         |padding2d_fix16         |        0|      0|  271|   538|
    |grp_padding2d_fix16_1_fu_365       |padding2d_fix16_1       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_2_fu_387       |padding2d_fix16_2       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_3_fu_398       |padding2d_fix16_3       |        0|      2|  571|  1012|
    |grp_padding2d_fix16_4_fu_376       |padding2d_fix16_4       |        0|      2|  571|  1012|
    |grp_pointwise_conv2d_fix_fu_526    |pointwise_conv2d_fix    |        0|      5|  577|   639|
    |grp_pointwise_conv2d_fix_1_fu_566  |pointwise_conv2d_fix_1  |        0|      5|  518|   634|
    |grp_pointwise_conv2d_fix_2_fu_498  |pointwise_conv2d_fix_2  |        0|      5|  580|   641|
    |grp_pointwise_conv2d_fix_3_fu_512  |pointwise_conv2d_fix_3  |        0|      5|  578|   639|
    |grp_pointwise_conv2d_fix_4_fu_484  |pointwise_conv2d_fix_4  |        0|      5|  580|   641|
    |grp_up_sampling2d_fix16_fu_578     |up_sampling2d_fix16     |        0|      4|  454|   465|
    |grp_up_sampling2d_fix16_1_fu_591   |up_sampling2d_fix16_1   |        0|      4|  454|   465|
    +-----------------------------------+------------------------+---------+-------+-----+------+
    |Total                              |                        |        4|     74|10259| 13671|
    +-----------------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    +---------------------------------------+----------------------------------+-----------+
    |                Instance               |              Module              | Expression|
    +---------------------------------------+----------------------------------+-----------+
    |network_mul_mul_16ns_16ns_32_1_1_U149  |network_mul_mul_16ns_16ns_32_1_1  |  i0 * i1  |
    +---------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |             Module            | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |MaxPooling2D_0_array_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_1_m_s_U  |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |SeparableConv2D_3_ar_U   |network_MaxPooling2D_0_array   |        4|  0|   0|   3136|   16|     1|        50176|
    |MaxPooling2D_1_array_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_m_s_U  |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |SeparableConv2D_2_ar_U   |network_MaxPooling2D_1_array   |        1|  0|   0|    392|   16|     1|         6272|
    |Padding2D_0_array_U      |network_Padding2D_0_array      |        1|  0|   0|    900|   16|     1|        14400|
    |Padding2D_1_array_U      |network_Padding2D_1_array      |        4|  0|   0|   4096|   16|     1|        65536|
    |Padding2D_2_array_U      |network_Padding2D_2_array      |        1|  0|   0|    648|   16|     1|        10368|
    |Padding2D_3_array_U      |network_Padding2D_3_array      |        2|  0|   0|   2048|   16|     1|        32768|
    |Padding2D_4_array_U      |network_Padding2D_4_array      |       16|  0|   0|  14400|   16|     1|       230400|
    |SeparableConv2D_0_ar_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |UpSampling2D_1_array_U   |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_4_m_s_U  |network_SeparableConv2D_0_ar   |       16|  0|   0|  12544|   16|     1|       200704|
    |SeparableConv2D_0_m_s_U  |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_4_ar_U   |network_SeparableConv2D_0_m_s  |        1|  0|   0|    784|   16|     1|        12544|
    |SeparableConv2D_1_ar_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |UpSampling2D_0_array_U   |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |SeparableConv2D_3_m_s_U  |network_SeparableConv2D_1_ar   |        2|  0|   0|   1568|   16|     1|        25088|
    |input_0_array_U          |network_input_0_array          |        1|  0|   0|    784|   16|     1|        12544|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                               |       96|  0|   0|  77364|  320|    20|      1237824|
    +-------------------------+-------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |array_length_fu_889_p2                 |     *    |      2|  0|  20|          32|           5|
    |i_3_fu_905_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_4_fu_1026_p2                         |     +    |      0|  0|  55|          48|           1|
    |tmp_s_fu_1016_p2                       |     +    |      0|  0|  56|          49|           2|
    |ap_block_state3                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state42_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_io                    |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_899_p2                    |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_1021_p2                    |   icmp   |      0|  0|  24|          48|          48|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_1047_p2                  |   icmp   |      0|  0|  24|          49|          49|
    |tmp_user_V_fu_1041_p2                  |   icmp   |      0|  0|  24|          48|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state45                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      2|  0| 292|         318|         136|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |MaxPooling2D_0_array_address0    |   15|          3|   12|         36|
    |MaxPooling2D_0_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_0_array_we0         |    9|          2|    1|          2|
    |MaxPooling2D_1_array_address0    |   15|          3|    9|         27|
    |MaxPooling2D_1_array_ce0         |   15|          3|    1|          3|
    |MaxPooling2D_1_array_we0         |    9|          2|    1|          2|
    |Padding2D_0_array_address0       |   15|          3|   10|         30|
    |Padding2D_0_array_ce0            |   15|          3|    1|          3|
    |Padding2D_0_array_we0            |    9|          2|    1|          2|
    |Padding2D_1_array_address0       |   15|          3|   12|         36|
    |Padding2D_1_array_ce0            |   15|          3|    1|          3|
    |Padding2D_1_array_we0            |    9|          2|    1|          2|
    |Padding2D_2_array_address0       |   15|          3|   10|         30|
    |Padding2D_2_array_ce0            |   15|          3|    1|          3|
    |Padding2D_2_array_we0            |    9|          2|    1|          2|
    |Padding2D_3_array_address0       |   15|          3|   11|         33|
    |Padding2D_3_array_ce0            |   15|          3|    1|          3|
    |Padding2D_3_array_we0            |    9|          2|    1|          2|
    |Padding2D_4_array_address0       |   15|          3|   14|         42|
    |Padding2D_4_array_ce0            |   15|          3|    1|          3|
    |Padding2D_4_array_we0            |    9|          2|    1|          2|
    |SeparableConv2D_0_ar_address0    |   15|          3|   14|         42|
    |SeparableConv2D_0_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_0_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_0_m_s_address0   |   15|          3|   10|         30|
    |SeparableConv2D_0_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_0_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_1_ar_address0    |   15|          3|   11|         33|
    |SeparableConv2D_1_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_1_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_1_m_s_address0   |   15|          3|   12|         36|
    |SeparableConv2D_1_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_1_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_2_ar_address0    |   15|          3|    9|         27|
    |SeparableConv2D_2_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_2_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_2_m_s_address0   |   15|          3|    9|         27|
    |SeparableConv2D_2_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_2_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_3_ar_address0    |   15|          3|   12|         36|
    |SeparableConv2D_3_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_3_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_3_m_s_address0   |   15|          3|   11|         33|
    |SeparableConv2D_3_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_3_m_s_we0        |    9|          2|    1|          2|
    |SeparableConv2D_4_ar_address0    |   15|          3|   10|         30|
    |SeparableConv2D_4_ar_ce0         |   15|          3|    1|          3|
    |SeparableConv2D_4_ar_we0         |    9|          2|    1|          2|
    |SeparableConv2D_4_m_s_address0   |   15|          3|   14|         42|
    |SeparableConv2D_4_m_s_ce0        |   15|          3|    1|          3|
    |SeparableConv2D_4_m_s_we0        |    9|          2|    1|          2|
    |UpSampling2D_0_array_address0    |   15|          3|   11|         33|
    |UpSampling2D_0_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_0_array_we0         |    9|          2|    1|          2|
    |UpSampling2D_1_array_address0    |   15|          3|   14|         42|
    |UpSampling2D_1_array_ce0         |   15|          3|    1|          3|
    |UpSampling2D_1_array_we0         |    9|          2|    1|          2|
    |ap_NS_fsm                        |  193|         44|    1|         44|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |i1_reg_354                       |    9|          2|   48|         96|
    |i_reg_343                        |    9|          2|   10|         20|
    |input_0_array_address0           |   15|          3|   10|         30|
    |input_0_array_ce0                |   15|          3|    1|          3|
    |input_data_TDATA_blk_n           |    9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |    9|          2|   16|         32|
    |input_data_V_data_V_0_state      |   15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |   15|          3|    2|          6|
    |output_data_TDATA_blk_n          |    9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |    9|          2|   16|         32|
    |output_data_V_data_V_1_state     |   15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |   15|          3|    2|          6|
    |output_data_V_id_V_1_state       |   15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |   15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_last_V_1_state     |   15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |   15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |    9|          2|    1|          2|
    |output_data_V_user_V_1_state     |   15|          3|    2|          6|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1189|        249|  379|       1063|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |MaxPooling2D_0_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_0_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_0_width                            |   0|   0|   16|         16|
    |MaxPooling2D_1_depth                            |   0|   0|   16|         16|
    |MaxPooling2D_1_heigh                            |   0|   0|   16|         16|
    |MaxPooling2D_1_width                            |   0|   0|   16|         16|
    |Padding2D_0_depth                               |   0|   0|   16|         16|
    |Padding2D_0_height                              |   0|   0|   16|         16|
    |Padding2D_0_width                               |   0|   0|   16|         16|
    |Padding2D_1_depth                               |   0|   0|   16|         16|
    |Padding2D_1_height                              |   0|   0|   16|         16|
    |Padding2D_1_width                               |   0|   0|   16|         16|
    |Padding2D_2_depth                               |   0|   0|   16|         16|
    |Padding2D_2_height                              |   0|   0|   16|         16|
    |Padding2D_2_width                               |   0|   0|   16|         16|
    |Padding2D_3_depth                               |   0|   0|   16|         16|
    |Padding2D_3_height                              |   0|   0|   16|         16|
    |Padding2D_3_width                               |   0|   0|   16|         16|
    |Padding2D_4_depth                               |   0|   0|   16|         16|
    |Padding2D_4_height                              |   0|   0|   16|         16|
    |Padding2D_4_width                               |   0|   0|   16|         16|
    |SeparableConv2D_0_de                            |   0|   0|   16|         16|
    |SeparableConv2D_0_he                            |   0|   0|   16|         16|
    |SeparableConv2D_0_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_1_de                            |   0|   0|   16|         16|
    |SeparableConv2D_1_he                            |   0|   0|   16|         16|
    |SeparableConv2D_1_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_2_de                            |   0|   0|   16|         16|
    |SeparableConv2D_2_he                            |   0|   0|   16|         16|
    |SeparableConv2D_2_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_3_de                            |   0|   0|   16|         16|
    |SeparableConv2D_3_he                            |   0|   0|   16|         16|
    |SeparableConv2D_3_wi                            |   0|   0|   16|         16|
    |SeparableConv2D_4_de                            |   0|   0|   16|         16|
    |SeparableConv2D_4_he                            |   0|   0|   16|         16|
    |SeparableConv2D_4_wi                            |   0|   0|   16|         16|
    |UpSampling2D_0_depth                            |   0|   0|   16|         16|
    |UpSampling2D_0_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_0_width                            |   0|   0|   16|         16|
    |UpSampling2D_1_depth                            |   0|   0|   16|         16|
    |UpSampling2D_1_heigh                            |   0|   0|   16|         16|
    |UpSampling2D_1_width                            |   0|   0|   16|         16|
    |ap_CS_fsm                                       |  43|   0|   43|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |array_length_cast_reg_1068                      |  46|   0|   49|          3|
    |array_length_reg_1063                           |  46|   0|   48|          2|
    |exitcond_reg_1203                               |   1|   0|    1|          0|
    |exitcond_reg_1203_pp0_iter1_reg                 |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_1_fu_409_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_2_fu_454_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_3_fu_424_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_4_fu_469_ap_start_reg  |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_439_ap_start_reg    |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_1_fu_540_ap_start_reg   |   1|   0|    1|          0|
    |grp_max_pooling2d_fix16_fu_553_ap_start_reg     |   1|   0|    1|          0|
    |grp_padding2d_fix16_1_fu_365_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_2_fu_387_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_3_fu_398_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_4_fu_376_ap_start_reg       |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_604_ap_start_reg         |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_1_fu_566_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_2_fu_498_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_3_fu_512_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_4_fu_484_ap_start_reg  |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_526_ap_start_reg    |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_1_fu_591_ap_start_reg   |   1|   0|    1|          0|
    |grp_up_sampling2d_fix16_fu_578_ap_start_reg     |   1|   0|    1|          0|
    |i1_reg_354                                      |  48|   0|   48|          0|
    |i_reg_343                                       |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B                 |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                    |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                     |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                     |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A                |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B                |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                     |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                      |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A                |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B                |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                   |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                    |   2|   0|    2|          0|
    |reg_746                                         |   0|   0|   16|         16|
    |reg_753                                         |   0|   0|   16|         16|
    |reg_760                                         |   0|   0|   16|         16|
    |reg_766                                         |   0|   0|   16|         16|
    |reg_772                                         |   0|   0|   16|         16|
    |reg_778                                         |   0|   0|   16|         16|
    |reg_785                                         |   0|   0|   16|         16|
    |reg_792                                         |   0|   0|   16|         16|
    |reg_798                                         |   0|   0|   16|         16|
    |reg_804                                         |   0|   0|   16|         16|
    |reg_810                                         |   0|   0|   16|         16|
    |reg_817                                         |   0|   0|   16|         16|
    |reg_824                                         |   0|   0|   16|         16|
    |reg_830                                         |   0|   0|   16|         16|
    |reg_836                                         |   0|   0|   16|         16|
    |reg_842                                         |   0|   0|   16|         16|
    |reg_849                                         |   0|   0|   16|         16|
    |reg_856                                         |   0|   0|   16|         16|
    |reg_862                                         |   0|   0|   16|         16|
    |reg_868                                         |   0|   0|   16|         16|
    |tmp1_reg_1058                                   |  32|   0|   32|          0|
    |tmp_last_V_reg_1222                             |   1|   0|    1|          0|
    |tmp_s_reg_1198                                  |  47|   0|   49|          2|
    |tmp_user_V_reg_1217                             |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 396|   0| 1395|        999|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

