From bc29753968a00325495f3faa9b7ea4e67dfd94b2 Mon Sep 17 00:00:00 2001
From: Duy Dang <duy.dang.yb@renesas.com>
Date: Tue, 21 Jul 2020 11:10:00 +0700
Subject: [PATCH 412/504] ARM: dts: iwg22d: Enable DU0 for iwg22m RZ/G1E

Signed-off-by: Duy Dang <duy.dang.yb@renesas.com>
---
 arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts | 25 +++++++++++++++++++++++++
 1 file changed, 25 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
index 1038ca7..53a7377 100644
--- a/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
+++ b/arch/arm/boot/dts/r8a7745-iwg22d-sodimm.dts
@@ -93,6 +93,25 @@
 	status = "okay";
 };
 
+&du {
+	pinctrl-0 = <&du0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+
+	clocks = <&mstp7_clks R8A7745_CLK_DU0>,
+		<&mstp7_clks R8A7745_CLK_DU1>,
+		<&x2_clk>;
+	clock-names = "du.0","du.1","dclkin.0";
+
+	ports {
+		port@0 {
+			endpoint {
+				remote-endpoint = <&lcd_in>;
+			};
+		};
+	};
+};
+
 &gpio4 {
 	can0-trx-en-gpio {
 		gpio-hog;
@@ -147,6 +166,12 @@
 		function = "can0";
 	};
 
+	du0_pins: du0 {
+		groups = "du0_rgb888", "du0_sync", "du0_disp",
+				"du0_clk0_out";
+		function = "du0";
+	};
+
 	hscif1_pins: hscif1 {
 		groups = "hscif1_data", "hscif1_ctrl";
 		function = "hscif1";
-- 
2.7.4

