Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 28 10:33:09 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                 2595        0.072        0.000                      0                 2595        3.750        0.000                       0                   930  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.483        0.000                      0                 2595        0.072        0.000                      0                 2595        3.750        0.000                       0                   930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 3.118ns (32.898%)  route 6.360ns (67.102%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.632     5.235    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=5, routed)           0.845     6.598    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105/O
                         net (fo=1, routed)           0.541     7.263    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105_n_1
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.387 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71/O
                         net (fo=4, routed)           0.766     8.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71_n_1
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102/O
                         net (fo=1, routed)           0.716     8.993    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102_n_1
    SLICE_X15Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.117 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63/O
                         net (fo=1, routed)           0.567     9.684    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63_n_1
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.124     9.808 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.607    10.415    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.149    10.564 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.170    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.355    11.525 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/CO[2]
                         net (fo=1, routed)           0.641    12.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_2
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.690    13.394 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.647    14.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_1
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    14.165 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.424    14.589    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    14.713 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.713    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X13Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.517    14.940    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.032    15.195    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.363ns  (logic 3.118ns (33.302%)  route 6.245ns (66.698%))
  Logic Levels:           11  (CARRY4=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.632     5.235    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=5, routed)           0.845     6.598    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105/O
                         net (fo=1, routed)           0.541     7.263    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105_n_1
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.387 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71/O
                         net (fo=4, routed)           0.766     8.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71_n_1
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102/O
                         net (fo=1, routed)           0.716     8.993    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102_n_1
    SLICE_X15Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.117 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63/O
                         net (fo=1, routed)           0.567     9.684    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63_n_1
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.124     9.808 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.607    10.415    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.149    10.564 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.170    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.355    11.525 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/CO[2]
                         net (fo=1, routed)           0.641    12.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_2
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.690    13.394 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.647    14.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_1
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    14.165 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.309    14.474    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X15Y83         LUT6 (Prop_lut6_I1_O)        0.124    14.598 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.598    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X15Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.517    14.940    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)        0.032    15.195    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.336ns  (logic 3.113ns (33.345%)  route 6.223ns (66.655%))
  Logic Levels:           11  (CARRY4=2 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.632     5.235    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.753 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[71]/Q
                         net (fo=5, routed)           0.845     6.598    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[71]
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105/O
                         net (fo=1, routed)           0.541     7.263    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_105_n_1
    SLICE_X9Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.387 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71/O
                         net (fo=4, routed)           0.766     8.153    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_71_n_1
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.277 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102/O
                         net (fo=1, routed)           0.716     8.993    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_102_n_1
    SLICE_X15Y79         LUT6 (Prop_lut6_I3_O)        0.124     9.117 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63/O
                         net (fo=1, routed)           0.567     9.684    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_63_n_1
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.124     9.808 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26/O
                         net (fo=2, routed)           0.607    10.415    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_26_n_1
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.149    10.564 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.607    11.170    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X12Y81         LUT4 (Prop_lut4_I0_O)        0.355    11.525 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.525    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/CO[2]
                         net (fo=1, routed)           0.641    12.704    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_2
    SLICE_X12Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.690    13.394 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.647    14.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_1
    SLICE_X13Y83         LUT6 (Prop_lut6_I5_O)        0.124    14.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.287    14.451    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X13Y83         LUT4 (Prop_lut4_I1_O)        0.119    14.570 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.570    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X13Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.517    14.940    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y83         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)        0.075    15.238    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.000ns (30.366%)  route 4.586ns (69.634%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.647     5.250    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.478     5.728 r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/Q
                         net (fo=16, routed)          1.335     7.063    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[8]_3[1]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.301     7.364 r  U_TXD_MOD/U_TRANSMIT_FSM/attempts[3]_i_6/O
                         net (fo=1, routed)           0.000     7.364    U_TXD_MOD/U_BRAM_WRITING/data_count_reg[2][0]
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.900 f  U_TXD_MOD/U_BRAM_WRITING/attempts_reg[3]_i_3/CO[2]
                         net (fo=8, routed)           1.046     8.945    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[6][0]
    SLICE_X10Y99         LUT3 (Prop_lut3_I1_O)        0.313     9.258 f  U_TXD_MOD/U_TRANSMIT_FSM/q[10]_i_3/O
                         net (fo=6, routed)           0.613     9.872    U_TXD_MOD/U_MAN_TXD/U_FSM/fcs_sent_reg
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     9.996 f  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_5/O
                         net (fo=1, routed)           0.492    10.488    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/state_reg[3]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/Q[3]_i_2__0/O
                         net (fo=5, routed)           0.512    11.124    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/E[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.588    11.836    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.509    14.931    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.524    14.552    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.000ns (30.366%)  route 4.586ns (69.634%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.647     5.250    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.478     5.728 r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/Q
                         net (fo=16, routed)          1.335     7.063    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[8]_3[1]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.301     7.364 r  U_TXD_MOD/U_TRANSMIT_FSM/attempts[3]_i_6/O
                         net (fo=1, routed)           0.000     7.364    U_TXD_MOD/U_BRAM_WRITING/data_count_reg[2][0]
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.900 f  U_TXD_MOD/U_BRAM_WRITING/attempts_reg[3]_i_3/CO[2]
                         net (fo=8, routed)           1.046     8.945    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[6][0]
    SLICE_X10Y99         LUT3 (Prop_lut3_I1_O)        0.313     9.258 f  U_TXD_MOD/U_TRANSMIT_FSM/q[10]_i_3/O
                         net (fo=6, routed)           0.613     9.872    U_TXD_MOD/U_MAN_TXD/U_FSM/fcs_sent_reg
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     9.996 f  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_5/O
                         net (fo=1, routed)           0.492    10.488    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/state_reg[3]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/Q[3]_i_2__0/O
                         net (fo=5, routed)           0.512    11.124    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/E[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.588    11.836    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.509    14.931    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.524    14.552    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.000ns (30.366%)  route 4.586ns (69.634%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.647     5.250    U_TXD_MOD/U_BRAM_WRITING/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.478     5.728 r  U_TXD_MOD/U_BRAM_WRITING/w_addr_reg[1]/Q
                         net (fo=16, routed)          1.335     7.063    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[8]_3[1]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.301     7.364 r  U_TXD_MOD/U_TRANSMIT_FSM/attempts[3]_i_6/O
                         net (fo=1, routed)           0.000     7.364    U_TXD_MOD/U_BRAM_WRITING/data_count_reg[2][0]
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.900 f  U_TXD_MOD/U_BRAM_WRITING/attempts_reg[3]_i_3/CO[2]
                         net (fo=8, routed)           1.046     8.945    U_TXD_MOD/U_TRANSMIT_FSM/w_addr_reg[6][0]
    SLICE_X10Y99         LUT3 (Prop_lut3_I1_O)        0.313     9.258 f  U_TXD_MOD/U_TRANSMIT_FSM/q[10]_i_3/O
                         net (fo=6, routed)           0.613     9.872    U_TXD_MOD/U_MAN_TXD/U_FSM/fcs_sent_reg
    SLICE_X8Y101         LUT5 (Prop_lut5_I4_O)        0.124     9.996 f  U_TXD_MOD/U_MAN_TXD/U_FSM/Q[3]_i_5/O
                         net (fo=1, routed)           0.492    10.488    U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/state_reg[3]
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  U_TXD_MOD/U_MAN_TXD/U_BAUD_2_PULSE/Q[3]_i_2__0/O
                         net (fo=5, routed)           0.512    11.124    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/E[0]
    SLICE_X8Y102         LUT6 (Prop_lut6_I5_O)        0.124    11.248 r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1/O
                         net (fo=4, routed)           0.588    11.836    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q[3]_i_1__1_n_1
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.509    14.931    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X8Y102         FDRE (Setup_fdre_C_R)       -0.524    14.552    U_TXD_MOD/U_MAN_TXD/U_2_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.552    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 1.566ns (23.942%)  route 4.975ns (76.058%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.719     5.322    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.071     6.811    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.325     7.136 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.585     7.722    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.326     8.048 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.463     8.510    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.634 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.554     9.188    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.758    10.070    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.493    10.687    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124    10.811 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.052    11.863    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.519    14.942    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_RXD_MOD/U_RXD_FIFO/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 1.566ns (23.942%)  route 4.975ns (76.058%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.719     5.322    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.071     6.811    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.325     7.136 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.585     7.722    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.326     8.048 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.463     8.510    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.634 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.554     9.188    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.758    10.070    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.493    10.687    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124    10.811 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.052    11.863    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.519    14.942    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[1]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_R)       -0.524    14.641    U_RXD_MOD/U_RXD_FIFO/wp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.863    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 U_ACK_INTERFACE/sending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.423ns (23.171%)  route 4.718ns (76.829%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.722     5.325    U_ACK_INTERFACE/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  U_ACK_INTERFACE/sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  U_ACK_INTERFACE/sending_reg/Q
                         net (fo=23, routed)          1.447     7.228    U_ACK_INTERFACE/writing_type_3
    SLICE_X11Y96         LUT3 (Prop_lut3_I1_O)        0.152     7.380 r  U_ACK_INTERFACE/pkt_type[7]_i_2/O
                         net (fo=2, routed)           0.635     8.015    U_ACK_INTERFACE/D[7]
    SLICE_X8Y97          LUT6 (Prop_lut6_I0_O)        0.326     8.341 f  U_ACK_INTERFACE/w_addr[8]_i_8/O
                         net (fo=1, routed)           0.452     8.793    U_ACK_INTERFACE/w_addr[8]_i_8_n_1
    SLICE_X8Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.917 f  U_ACK_INTERFACE/w_addr[8]_i_6/O
                         net (fo=2, routed)           0.647     9.564    U_TXD_MOD/U_BRAM_WRITING/dq2_reg
    SLICE_X9Y98          LUT2 (Prop_lut2_I1_O)        0.124     9.688 r  U_TXD_MOD/U_BRAM_WRITING/U_TXD_BRAM_i_18/O
                         net (fo=3, routed)           0.430    10.118    U_TXD_MOD/U_MAN_TXD/U_FSM/w_addr_reg[8]_0
    SLICE_X9Y98          LUT5 (Prop_lut5_I4_O)        0.124    10.242 r  U_TXD_MOD/U_MAN_TXD/U_FSM/U_TXD_BRAM_i_19/O
                         net (fo=16, routed)          0.769    11.010    U_ACK_INTERFACE/txd_fsm_RDY_reg
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.117    11.127 r  U_ACK_INTERFACE/U_TXD_BRAM_i_17/O
                         net (fo=1, routed)           0.339    11.466    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y38         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.562    14.984    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.259    15.243    
                         clock uncertainty           -0.035    15.208    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.961    14.247    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.566ns (23.981%)  route 4.964ns (76.019%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.719     5.322    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  U_RXD_MOD/U_RXD_FIFO/rp_reg_rep[7]/Q
                         net (fo=11, routed)          1.071     6.811    U_RXD_MOD/U_RXD_FIFO/rp[7]
    SLICE_X11Y86         LUT4 (Prop_lut4_I0_O)        0.325     7.136 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.585     7.722    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_6_n_1
    SLICE_X9Y86          LUT6 (Prop_lut6_I2_O)        0.326     8.048 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5/O
                         net (fo=1, routed)           0.463     8.510    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_5_n_1
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.634 f  U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2_i_3/O
                         net (fo=2, routed)           0.554     9.188    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_1
    SLICE_X4Y86          LUT2 (Prop_lut2_I1_O)        0.124     9.312 r  U_RXD_MOD/U_RXD_FIFO/rp[0]_i_3/O
                         net (fo=5, routed)           0.758    10.070    U_RXD_MOD/U_RXD_FIFO/rp_reg[0]_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.194 r  U_RXD_MOD/U_RXD_FIFO/FSM_sequential_state[0]_i_2__1/O
                         net (fo=2, routed)           0.493    10.687    U_RXD_MOD/U_STORAGE_FSM/pkt_type_reg[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.124    10.811 r  U_RXD_MOD/U_STORAGE_FSM/wp[7]_i_1/O
                         net (fo=16, routed)          1.041    11.852    U_RXD_MOD/U_RXD_FIFO/rst0
    SLICE_X10Y86         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         1.522    14.945    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDRE (Setup_fdre_C_R)       -0.524    14.644    U_RXD_MOD/U_RXD_FIFO/wp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_UART_RXD/U_FSM/data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.508%)  route 0.262ns (58.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.575     1.494    U_UART_RXD/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDSE                                         r  U_UART_RXD/U_FSM/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDSE (Prop_fdse_C_Q)         0.141     1.635 r  U_UART_RXD/U_FSM/data_reg[3]/Q
                         net (fo=4, routed)           0.154     1.790    U_ACK_INTERFACE/Q[3]
    SLICE_X9Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  U_ACK_INTERFACE/U_TXD_BRAM_i_14/O
                         net (fo=1, routed)           0.108     1.942    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y38         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.889     2.054    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.575    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.871    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_STRT_RECEIVE_PULSE/dq2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.570     1.489    U_RXD_MOD/U_MAN_RECEIVER/U_STRT_RECEIVE_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_STRT_RECEIVE_PULSE/dq2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.630 f  U_RXD_MOD/U_MAN_RECEIVER/U_STRT_RECEIVE_PULSE/dq2_reg/Q
                         net (fo=4, routed)           0.075     1.706    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/dq2
    SLICE_X8Y83          LUT5 (Prop_lut5_I1_O)        0.045     1.751 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.751    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/next[0]
    SLICE_X8Y83          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.839     2.004    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state_reg[0]/C
                         clock pessimism             -0.501     1.502    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.121     1.623    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.565     1.484    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[37]/Q
                         net (fo=3, routed)           0.068     1.693    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[37]
    SLICE_X9Y77          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.833     1.998    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[38]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X9Y77          FDRE (Hold_fdre_C_D)         0.078     1.562    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.919%)  route 0.293ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.571     1.490    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/Q
                         net (fo=74, routed)          0.293     1.947    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A0
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.841     2.006    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.815    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.919%)  route 0.293ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.571     1.490    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/Q
                         net (fo=74, routed)          0.293     1.947    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/A0
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.841     2.006    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/WCLK
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.815    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.919%)  route 0.293ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.571     1.490    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/Q
                         net (fo=74, routed)          0.293     1.947    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A0
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.841     2.006    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.815    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.919%)  route 0.293ns (64.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.571     1.490    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[0]/Q
                         net (fo=74, routed)          0.293     1.947    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/A0
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.841     2.006    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/WCLK
    SLICE_X8Y86          RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.815    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/bit_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.672%)  route 0.220ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.597     1.516    U_TXD_MOD/U_BIT_PERIOD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/Q
                         net (fo=11, routed)          0.220     1.901    U_TXD_MOD/enb
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.878     2.043    U_TXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_CE)       -0.039     1.758    U_TXD_MOD/bit_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/bit_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.672%)  route 0.220ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.597     1.516    U_TXD_MOD/U_BIT_PERIOD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/Q
                         net (fo=11, routed)          0.220     1.901    U_TXD_MOD/enb
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.878     2.043    U_TXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_CE)       -0.039     1.758    U_TXD_MOD/bit_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/bit_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.672%)  route 0.220ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.597     1.516    U_TXD_MOD/U_BIT_PERIOD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  U_TXD_MOD/U_BIT_PERIOD_CLK/enb_reg/Q
                         net (fo=11, routed)          0.220     1.901    U_TXD_MOD/enb
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=929, routed)         0.878     2.043    U_TXD_MOD/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  U_TXD_MOD/bit_count_reg[8]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y98          FDRE (Hold_fdre_C_CE)       -0.039     1.758    U_TXD_MOD/bit_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101    U_DOWN_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101    U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y101    U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y102    U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103    U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y102    U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y103    U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y90    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y90    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y90    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y90    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y87    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y87    U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y88     U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y89    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK



