
723_Frequency_Relay.elf:     file format elf32-littlenios2
723_Frequency_Relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00018948 memsz 0x00018948 flags r-x
    LOAD off    0x0001a000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001a000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x0000254c memsz 0x0007f8e8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00018714  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000006ac  08000000  08000000  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001ea0  080006ac  080006ac  0001a6ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d441  0800254c  0800254c  0001c54c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00018968  00018968  0001c54c  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001c54c  2**0
                  CONTENTS
  8 .sdram        00000000  0807f8e8  0807f8e8  0001c54c  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001c54c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001090  00000000  00000000  0001c570  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002af00  00000000  00000000  0001d600  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000ab05  00000000  00000000  00048500  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e71e  00000000  00000000  00053005  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003e04  00000000  00000000  00061724  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005bef  00000000  00000000  00065528  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00017751  00000000  00000000  0006b117  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00082868  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001850  00000000  00000000  000828b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  00089831  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00089834  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00089839  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  0008983a  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  0008983b  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0008983f  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00089843  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  00089847  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  00089850  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  00089859  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  00089862  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000031  00000000  00000000  00089867  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000adc75  00000000  00000000  00089898  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
080006ac l    d  .rwdata	00000000 .rwdata
0800254c l    d  .bss	00000000 .bss
00018968 l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807f8e8 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 H:/Documents/GitHub/723-FrequencyRelay/niosProject/software/723_Frequency_Relay_bsp//obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
080025f4 l     O .bss	00000028 pxReadyCoRoutineLists
0800261c l     O .bss	00000014 xDelayedCoRoutineList1
08002630 l     O .bss	00000014 xDelayedCoRoutineList2
0800254c l     O .bss	00000004 pxDelayedCoRoutineList
08002550 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002644 l     O .bss	00000014 xPendingReadyCoRoutineList
08002558 l     O .bss	00000004 uxTopCoRoutineReadyPriority
0800255c l     O .bss	00000004 xCoRoutineTickCount
08002560 l     O .bss	00000004 xLastTickCount
08002564 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002658 l     O .bss	0007d000 xHeap
080024ec l     O .rwdata	00000002 heapSTRUCT_SIZE
080024f0 l     O .rwdata	00000004 xTotalHeapSize
08002568 l     O .bss	00000008 xStart
08002570 l     O .bss	00000004 pxEnd
080024f4 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f658 l     O .bss	000000f0 pxReadyTasksLists
0807f748 l     O .bss	00000014 xDelayedTaskList1
0807f75c l     O .bss	00000014 xDelayedTaskList2
08002578 l     O .bss	00000004 pxDelayedTaskList
0800257c l     O .bss	00000004 pxOverflowDelayedTaskList
0807f770 l     O .bss	00000014 xPendingReadyList
0807f784 l     O .bss	00000014 xTasksWaitingTermination
08002580 l     O .bss	00000004 uxTasksDeleted
08002584 l     O .bss	00000004 uxCurrentNumberOfTasks
08002588 l     O .bss	00000004 xTickCount
0800258c l     O .bss	00000004 uxTopReadyPriority
08002590 l     O .bss	00000004 xSchedulerRunning
08002594 l     O .bss	00000004 uxPendedTicks
08002598 l     O .bss	00000004 xYieldPending
0800259c l     O .bss	00000004 xNumOfOverflows
080025a0 l     O .bss	00000004 uxTaskNumber
080024f8 l     O .rwdata	00000004 xNextTaskUnblockTime
080025a4 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f798 l     O .bss	00000014 xActiveTimerList1
0807f7ac l     O .bss	00000014 xActiveTimerList2
080025a8 l     O .bss	00000004 pxCurrentTimerList
080025ac l     O .bss	00000004 pxOverflowTimerList
080025b0 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080025b4 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
080000be l     O .rodata	00000010 zeroes.4404
000077c4 l     F .text	000000bc __sbprintf
080000ce l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
000079d4 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00009504 l     F .text	00000008 __fp_unlock
00009518 l     F .text	0000019c __sinit.part.1
000096b4 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
080006ac l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000af0 l     O .rwdata	00000020 lc_ctype_charset
08000ad0 l     O .rwdata	00000020 lc_message_charset
08000b10 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 mprec.c
08000100 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000bd5c l     F .text	000000fc __sprint_r.part.0
08000234 l     O .rodata	00000010 blanks.4348
08000224 l     O .rodata	00000010 zeroes.4349
0000d2e8 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
00011b20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00011c2c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00011c58 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00011d44 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00011e24 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
00011ff8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002530 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00012244 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
00012378 l     F .text	00000034 alt_dev_reg
080010f8 l     O .rwdata	000000dc flash_controller
080011d4 l     O .rwdata	00001060 jtag_uart
08002234 l     O .rwdata	00000120 character_lcd
08002354 l     O .rwdata	000000c4 uart
08002418 l     O .rwdata	00000038 ps2
08002450 l     O .rwdata	00000048 video_character_buffer_with_dma
08002498 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00012738 l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00013588 l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00014630 l     F .text	00000210 altera_avalon_jtag_uart_irq
00014840 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002534 l     O .rwdata	00000004 colstart
00014e78 l     F .text	000000b8 lcd_write_command
00014f30 l     F .text	000000d8 lcd_write_data
00015008 l     F .text	000000d0 lcd_clear_screen
000150d8 l     F .text	000001f0 lcd_repaint_screen
000152c8 l     F .text	000000cc lcd_scroll_up
00015394 l     F .text	000002ac lcd_handle_escape
00015b14 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00015d50 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00015ff4 l     F .text	000000a0 altera_avalon_uart_irq
00016094 l     F .text	000000e4 altera_avalon_uart_rxirq
00016178 l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00016314 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0001652c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00017248 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00017534 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00017674 l     F .text	0000003c alt_get_errno
000176b0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00017e54 l     F .text	000000cc alt_write_word_amd
00017d38 l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
0001812c l     F .text	0000017c alt_unlock_block_intel
000182a8 l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800052b l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000b86c g     F .text	00000074 _mprec_log10
0000b958 g     F .text	0000008c __any_on
0000dd40 g     F .text	00000054 _isatty_r
0800010c g     O .rodata	00000028 __mprec_tinytens
00011f34 g     F .text	0000007c alt_main
0001304c g     F .text	00000040 alt_read_query_entry_32bit
00016960 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f7e8 g     O .bss	00000100 alt_irq
0000dd94 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000127fc g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
0001064c g     F .text	00000088 .hidden __eqdf2
0807f8e8 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00005104 g     F .text	00000058 Timer_Reset_Task
00005574 g     F .text	0000003c printf
0000e66c g     F .text	0000009c _wcrtomb_r
0000bb84 g     F .text	0000005c __sseek
00009854 g     F .text	00000010 __sinit
00016f4c g     F .text	000000fc alt_up_char_buffer_string
0000e514 g     F .text	00000140 __swbuf_r
00016778 g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
00009e60 g     F .text	0000007c _setlocale_r
000096bc g     F .text	00000068 __sfmoreglue
00011fd4 g     F .text	00000024 __malloc_unlock
00016b00 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00016e80 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000ddf4 g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000983c g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000a9e8 g     F .text	000000a8 _Balloc
080025b8 g     O .bss	00000004 timer
000106d4 g     F .text	000000dc .hidden __gtdf2
000131e4 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
08002574 g     O .bss	00000004 pxCurrentTCB
0000d828 g     F .text	0000005c _fstat_r
00012cf0 g     F .text	000002e0 alt_flash_program_block
080025d8 g     O .bss	00000004 errno
0000bb00 g     F .text	00000008 __seofread
080025e4 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a4ec g       *ABS*	00000000 _gp
00017a6c g     F .text	00000030 usleep
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08000f78 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
000173e8 g     F .text	00000090 alt_find_dev
000052d4 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
00017048 g     F .text	0000005c alt_up_char_buffer_clear
0000950c g     F .text	0000000c _cleanup_r
00011938 g     F .text	000000dc .hidden __floatsidf
000175f8 g     F .text	0000007c alt_io_redirect
000107b0 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
00018968 g       *ABS*	00000000 __DTOR_END__
00001150 g     F .text	00000080 vPortFree
0000b9e4 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000b7c8 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
0000d2cc g     F .text	0000001c __vfiprintf_internal
00014a38 g     F .text	0000021c altera_avalon_jtag_uart_read
00005544 g     F .text	00000030 _printf_r
0000f3fc g     F .text	00000064 .hidden __udivsi3
00011d80 g     F .text	000000a4 isatty
0800015c g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
00009edc g     F .text	0000000c __locale_charset
00001498 g     F .text	0000008c vListInsertEnd
080025d4 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
08002504 g     O .rwdata	00000004 __mb_cur_max
00009f0c g     F .text	0000000c _localeconv_r
0000d884 g     F .text	000004bc __sfvwrite_r
0000adf4 g     F .text	0000003c __i2b
0000ba58 g     F .text	00000054 _sbrk_r
00017f20 g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
0000df50 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
000171d0 g     F .text	00000078 alt_dcache_flush
08002524 g     O .rwdata	00000004 alt_max_fd
00012fd0 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
0000d51c g     F .text	000000f0 _fclose_r
000167ac g     F .text	00000030 read_num_bytes_available
00017fa0 g     F .text	0000018c alt_erase_block_intel
000094d4 g     F .text	00000030 fflush
080025d0 g     O .bss	00000004 __malloc_max_sbrked_mem
00001920 g     F .text	00000170 alt_irq_register
00016714 g     F .text	00000034 read_RI_bit
0000f4b8 g     F .text	000008ac .hidden __adddf3
0000b570 g     F .text	0000010c __b2d
0000edcc g     F .text	00000538 .hidden __umoddi3
00011e60 g     F .text	000000d4 lseek
080024fc g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000dfb0 g     F .text	00000564 _realloc_r
0807f8e8 g       *ABS*	00000000 __bss_end
00017964 g     F .text	00000108 alt_tick
0000e854 g     F .text	00000578 .hidden __udivdi3
0000d784 g     F .text	00000024 _fputwc_r
08000134 g     O .rodata	00000028 __mprec_bigtens
0000abd8 g     F .text	00000104 __s2b
00011a14 g     F .text	000000a8 .hidden __floatunsidf
0000b2b0 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00015f50 g     F .text	000000a4 altera_avalon_uart_init
00016810 g     F .text	0000002c read_data_byte
00009874 g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
000178c8 g     F .text	0000009c alt_alarm_stop
00016748 g     F .text	00000030 read_RE_bit
080025dc g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08000f50 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
000134ec g     F .text	0000009c alt_set_flash_algorithm_func
000169c0 g     F .text	00000074 alt_up_ps2_write_data_byte
0000acdc g     F .text	00000068 __hi0bits
000118b8 g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
0001308c g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
0800251c g     O .rwdata	00000008 alt_dev_list
00012280 g     F .text	000000f8 write
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00011c94 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
000107b0 g     F .text	000000f4 .hidden __ledf2
00014340 g     F .text	000000d8 alt_check_primary_table
0000b028 g     F .text	00000140 __pow5mult
0000be70 g     F .text	0000145c ___vfiprintf_internal_r
080025c8 g     O .bss	00000004 __nlocale_changed
0000f460 g     F .text	00000058 .hidden __umodsi3
00012b30 g     F .text	00000064 alt_flash_cfi_read
00013284 g     F .text	00000038 alt_write_native_8bit
0807f8e8 g       *ABS*	00000000 end
00016cf0 g     F .text	00000098 alt_up_ps2_write_fd
000130d0 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00015640 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00016dc4 g     F .text	00000080 alt_up_char_buffer_init
00016568 g     F .text	000001ac altera_avalon_uart_write
00013608 g     F .text	000005c8 alt_read_cfi_table
0001457c g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
00018968 g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00015dcc g     F .text	00000074 alt_avalon_timer_sc_init
00015ea0 g     F .text	00000060 altera_avalon_uart_write_fd
00011abc g     F .text	00000064 .hidden __clzsi2
00015f00 g     F .text	00000050 altera_avalon_uart_close_fd
00014c54 g     F .text	00000224 altera_avalon_jtag_uart_write
0001276c g     F .text	00000090 alt_flash_cfi_init
00009864 g     F .text	00000004 __sfp_lock_acquire
0000a904 g     F .text	000000e4 memchr
000055b0 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
000099c8 g     F .text	00000310 _free_r
00009ee8 g     F .text	00000010 __locale_mb_cur_max
08002554 g     O .bss	00000004 pxCurrentCoRoutine
000187b4 g     F .text	00000180 __call_exitprocs
080025c4 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
08002508 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
080025ec g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000b168 g     F .text	00000148 __lshift
080025f0 g     O .bss	00000004 _alt_nticks
00012034 g     F .text	000000fc read
000123e4 g     F .text	00000354 alt_sys_init
000015fc g     F .text	00000098 uxListRemove
080025bc g     O .bss	00000004 Timer_Reset
0001869c g     F .text	00000118 __register_exitproc
00016c0c g     F .text	00000058 alt_up_ps2_clear_fifo
0001300c g     F .text	00000040 alt_read_query_entry_16bit
0000ae30 g     F .text	000001f8 __multiply
000148e0 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f7c0 g     O .bss	00000028 __malloc_current_mallinfo
00013328 g     F .text	000001c4 alt_set_flash_width_func
0000b67c g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
00014418 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
000185ac g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
0001837c g     F .text	00000128 alt_busy_sleep
0000d404 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00017b28 g     F .text	00000210 alt_erase_block_amd
00005258 g     F .text	0000007c memcmp
000144d8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807f8e8 g       *ABS*	00000000 __alt_stack_base
00014528 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
00007880 g     F .text	00000154 __swsetup_r
00013bd0 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
0000fd64 g     F .text	000008e8 .hidden __divdf3
00009724 g     F .text	00000118 __sfp
0000b8e0 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000b48 g     O .rwdata	00000408 __malloc_av_
00009870 g     F .text	00000004 __sinit_lock_release
000108a4 g     F .text	00000718 .hidden __muldf3
0000baac g     F .text	00000054 __sread
000184a4 g     F .text	00000108 alt_find_file
00017284 g     F .text	000000a4 alt_dev_llist_insert
00011fb0 g     F .text	00000024 __malloc_lock
00012194 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
00009478 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
0000d458 g     F .text	000000c4 _calloc_r
08002538 g     O .rwdata	00000008 alt_flash_dev_list
00013198 g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
0800254c g       *ABS*	00000000 __bss_start
0000541c g     F .text	00000128 memset
0000519c g     F .text	000000bc main
080025e8 g     O .bss	00000004 alt_envp
080025cc g     O .bss	00000004 __malloc_max_total_mem
00016e44 g     F .text	0000003c alt_up_char_buffer_open_dev
00014478 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000e654 g     F .text	00000018 __swbuf
00001524 g     F .text	000000d8 vListInsert
00015bc0 g     F .text	00000130 altera_avalon_lcd_16207_init
0000bbe0 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000d60c g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00016b9c g     F .text	00000070 alt_up_ps2_read_data_byte
00007bd4 g     F .text	00001688 _dtoa_r
0000a0f8 g     F .text	0000080c _malloc_r
0000e7c8 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002528 g     O .rwdata	00000004 alt_errno
00013234 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
00009cd8 g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00012b94 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00016d88 g     F .text	0000003c alt_up_ps2_open_dev
000132bc g     F .text	00000038 alt_write_native_16bit
0000f304 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
000098a4 g     F .text	00000124 _malloc_trim_r
00016904 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
00018968 g       *ABS*	00000000 __CTOR_END__
0000bbe8 g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
00018968 g       *ABS*	00000000 __DTOR_LIST__
0001064c g     F .text	00000088 .hidden __nedf2
000123ac g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00012130 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
000167dc g     F .text	00000034 read_data_valid
08000244 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080025c0 g     O .bss	00000004 _PathLocale
00016a9c g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
00018650 g     F .text	00000014 atexit
0000d3a4 g     F .text	00000060 _write_r
00009f18 g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
08002500 g     O .rwdata	00000004 _impure_ptr
080025e0 g     O .bss	00000004 alt_argc
0000925c g     F .text	0000021c __sflush_r
00017388 g     F .text	00000060 _do_dtors
00009f04 g     F .text	00000008 __locale_cjk_lang
0000b50c g     F .text	00000064 __ulp
0000988c g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00015cf0 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002514 g     O .rwdata	00000008 alt_fs_list
00013148 g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003150 g     F .text	000001c4 xTaskIncrementTick
00009f30 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
0800254c g       *ABS*	00000000 _edata
00015e40 g     F .text	00000060 altera_avalon_uart_read_fd
0807f8e8 g       *ABS*	00000000 _end
00017478 g     F .text	00000068 alt_flash_open_dev
0000d620 g     F .text	00000164 __fputwc
0000515c g     F .text	00000040 vTimerCallback
00014948 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000bb08 g     F .text	0000007c __swrite
0800250c g     O .rwdata	00000004 __malloc_trim_threshold
00017a9c g     F .text	00000024 altera_nios2_qsys_irq_init
00009ef8 g     F .text	0000000c __locale_msgcharset
00018664 g     F .text	00000038 exit
00009d9c g     F .text	000000c4 _fwalk_reent
0001683c g     F .text	000000c8 alt_up_ps2_init
0000b310 g     F .text	000001fc __mdiff
000174e0 g     F .text	00000054 alt_flash_close_dev
0000f388 g     F .text	00000074 .hidden __modsi3
08002548 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
00009868 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
0800042a g     O .rodata	00000101 _ctype_
000162c0 g     F .text	00000054 altera_avalon_uart_close
00018934 g     F .text	00000034 _exit
000170a4 g     F .text	0000012c alt_alarm_start
00009f3c g     F .text	000001bc __smakebuf_r
000132f4 g     F .text	00000034 alt_write_native_32bit
00016a34 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
0000bcc4 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00017774 g     F .text	00000154 open
000106d4 g     F .text	000000dc .hidden __gedf2
00012aa4 g     F .text	0000008c alt_flash_cfi_get_info
08002510 g     O .rwdata	00000004 __wctomb
0000be58 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
0800252c g     O .rwdata	00000004 alt_priority_mask
000077a8 g     F .text	0000001c __vfprintf_internal
00016350 g     F .text	000001dc altera_avalon_uart_read
0000e7f8 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00016c64 g     F .text	0000008c alt_up_ps2_read_fd
00010fbc g     F .text	000008fc .hidden __subdf3
0000ad44 g     F .text	000000b0 __lo0bits
08002540 g     O .rwdata	00000008 alt_alarm_list
00017328 g     F .text	00000060 _do_ctors
0000415c g     F .text	00000044 uxTaskResetEventItemValue
0000e708 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00011b5c g     F .text	000000d0 close
00017ac0 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
0000d7a8 g     F .text	00000080 fputwc
0000986c g     F .text	00000004 __sinit_lock_acquire
0000aab8 g     F .text	00000120 __multadd
0000aa90 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6095d04 	addi	et,et,9588
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6095d04 	addi	et,et,9588
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10bdfa04 	addi	r2,r2,-2072
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10bdfa04 	addi	r2,r2,-2072
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a93b14 	ori	gp,gp,42220
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10895314 	ori	r2,r2,9548

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe3a14 	ori	r3,r3,63720

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	0011f340 	call	11f34 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01a17 	ldw	r2,-32664(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01a15 	stw	r2,-32664(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01b17 	ldw	r3,-32660(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01b15 	stw	r2,-32660(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	10897d04 	addi	r2,r2,9716
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e01c17 	ldw	r3,-32656(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01a17 	ldw	r2,-32664(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01a17 	ldw	r2,-32664(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a01c17 	ldw	r2,-32656(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01917 	ldw	r3,-32668(gp)
     434:	d0a01a17 	ldw	r2,-32664(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01817 	ldw	r3,-32672(gp)
     450:	d0a01a17 	ldw	r2,-32664(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01a17 	ldw	r2,-32664(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	10899104 	addi	r2,r2,9796
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01b17 	ldw	r3,-32660(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01b15 	stw	r2,-32660(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	10897d04 	addi	r2,r2,9716
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	10899104 	addi	r2,r2,9796
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a01d17 	ldw	r2,-32652(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a01e15 	stw	r2,-32648(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a01c17 	ldw	r2,-32656(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a01c15 	stw	r2,-32656(gp)
		xPassedTicks--;
     5ac:	d0a01e17 	ldw	r2,-32648(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a01e15 	stw	r2,-32648(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a01c17 	ldw	r2,-32656(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01817 	ldw	r2,-32672(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01917 	ldw	r2,-32668(gp)
     5cc:	d0a01815 	stw	r2,-32672(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01915 	stw	r2,-32668(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01817 	ldw	r2,-32672(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e01c17 	ldw	r3,-32656(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01b17 	ldw	r3,-32660(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01b15 	stw	r2,-32660(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	10897d04 	addi	r2,r2,9716
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01817 	ldw	r2,-32672(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a01e17 	ldw	r2,-32648(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a01c17 	ldw	r2,-32656(gp)
     6b4:	d0a01d15 	stw	r2,-32652(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01b17 	ldw	r2,-32660(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01b17 	ldw	r2,-32660(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01b15 	stw	r2,-32660(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01b17 	ldw	r3,-32660(gp)
     704:	00820034 	movhi	r2,2048
     708:	10897d04 	addi	r2,r2,9716
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01b17 	ldw	r2,-32660(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	10897d04 	addi	r2,r2,9716
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01a15 	stw	r2,-32664(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01a17 	ldw	r2,-32664(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201a17 	ldw	r4,-32664(gp)
     78c:	d0e01a17 	ldw	r3,-32664(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	10897d04 	addi	r2,r2,9716
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	21098704 	addi	r4,r4,9756
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	21098c04 	addi	r4,r4,9776
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	21099104 	addi	r4,r4,9796
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	10898704 	addi	r2,r2,9756
     834:	d0a01815 	stw	r2,-32672(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	10898c04 	addi	r2,r2,9776
     840:	d0a01915 	stw	r2,-32668(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	21099104 	addi	r4,r4,9796
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01a17 	ldw	r2,-32664(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02117 	ldw	r2,-32636(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a01f04 	addi	r2,gp,-32644
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a01f17 	ldw	r2,-32644(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02117 	ldw	r2,-32636(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	10899604 	addi	r2,r2,9816
    1224:	d0a01f15 	stw	r2,-32644(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202015 	stw	zero,-32640(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	10899604 	addi	r2,r2,9816
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02115 	stw	r2,-32636(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02117 	ldw	r2,-32636(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02117 	ldw	r2,-32636(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	10899604 	addi	r2,r2,9816
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02117 	ldw	r3,-32636(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a01f04 	addi	r2,gp,-32644
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02117 	ldw	r2,-32636(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02117 	ldw	r3,-32636(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00055740 	call	5574 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10bdfa04 	addi	r2,r2,-2072
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10bdfa04 	addi	r2,r2,-2072
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a03c17 	ldw	r2,-32528(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a03c15 	stw	r2,-32528(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a03c17 	ldw	r2,-32528(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a03c17 	ldw	r2,-32528(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a03c15 	stw	r2,-32528(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a03c17 	ldw	r2,-32528(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	00052d40 	call	52d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	00052d40 	call	52d4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	00052d40 	call	52d4 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02617 	ldw	r2,-32616(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02615 	stw	r2,-32616(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02217 	ldw	r2,-32632(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02215 	stw	r2,-32632(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02617 	ldw	r2,-32616(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02917 	ldw	r2,-32604(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02217 	ldw	r2,-32632(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02215 	stw	r2,-32632(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a02d17 	ldw	r2,-32588(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a02d15 	stw	r2,-32588(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02817 	ldw	r3,-32608(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02815 	stw	r2,-32608(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bd9604 	addi	r2,r2,-2472
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02917 	ldw	r2,-32604(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02217 	ldw	r2,-32632(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02217 	ldw	r2,-32632(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213de104 	addi	r4,r4,-2172
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02517 	ldw	r2,-32620(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02515 	stw	r2,-32620(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a02d17 	ldw	r2,-32588(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a02d15 	stw	r2,-32588(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02917 	ldw	r2,-32604(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02217 	ldw	r2,-32632(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02717 	ldw	r3,-32612(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02217 	ldw	r2,-32632(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02915 	stw	r2,-32604(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202715 	stw	zero,-32612(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202915 	stw	zero,-32604(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a02e17 	ldw	r2,-32584(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a02e15 	stw	r2,-32584(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a02e17 	ldw	r2,-32584(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a02e15 	stw	r2,-32584(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a02e17 	ldw	r2,-32584(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02617 	ldw	r2,-32616(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10bddc04 	addi	r2,r2,-2192
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02817 	ldw	r3,-32608(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02815 	stw	r2,-32608(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bd9604 	addi	r2,r2,-2472
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02217 	ldw	r2,-32632(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02b15 	stw	r2,-32596(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10bddc04 	addi	r2,r2,-2192
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02a17 	ldw	r2,-32600(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02b15 	stw	r2,-32596(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02a17 	ldw	r2,-32600(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02a15 	stw	r2,-32600(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02a17 	ldw	r2,-32600(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02b17 	ldw	r2,-32596(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02717 	ldw	r2,-32612(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02717 	ldw	r2,-32612(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02617 	ldw	r2,-32616(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a02e17 	ldw	r2,-32584(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02717 	ldw	r2,-32612(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02715 	stw	r2,-32612(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02717 	ldw	r2,-32612(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02317 	ldw	r2,-32628(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02417 	ldw	r2,-32624(gp)
    3194:	d0a02315 	stw	r2,-32628(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02415 	stw	r2,-32624(gp)
    31a0:	d0a02c17 	ldw	r2,-32592(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a02c15 	stw	r2,-32592(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02317 	ldw	r2,-32628(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02317 	ldw	r2,-32628(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02817 	ldw	r3,-32608(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02815 	stw	r2,-32608(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bd9604 	addi	r2,r2,-2472
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02217 	ldw	r2,-32632(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02217 	ldw	r2,-32632(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bd9604 	addi	r2,r2,-2472
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02a17 	ldw	r2,-32600(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02a15 	stw	r2,-32600(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02b17 	ldw	r2,-32596(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a02e17 	ldw	r2,-32584(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02b15 	stw	r2,-32596(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202b15 	stw	zero,-32596(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02217 	ldw	r2,-32632(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02217 	ldw	r3,-32632(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02217 	ldw	r3,-32632(gp)
    3354:	d0a02217 	ldw	r2,-32632(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02217 	ldw	r2,-32632(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	00052580 	call	5258 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02217 	ldw	r3,-32632(gp)
    338c:	d0a02217 	ldw	r2,-32632(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02817 	ldw	r2,-32608(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02815 	stw	r2,-32608(gp)
    33b0:	d0e02817 	ldw	r3,-32608(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bd9604 	addi	r2,r2,-2472
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02817 	ldw	r2,-32608(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bd9604 	addi	r2,r2,-2472
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02215 	stw	r2,-32632(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02217 	ldw	r2,-32632(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02217 	ldw	r2,-32632(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02717 	ldw	r3,-32612(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02217 	ldw	r2,-32632(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02217 	ldw	r2,-32632(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02217 	ldw	r2,-32632(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02717 	ldw	r3,-32612(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02217 	ldw	r2,-32632(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02217 	ldw	r2,-32632(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02717 	ldw	r3,-32612(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a02e17 	ldw	r2,-32584(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02817 	ldw	r3,-32608(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02815 	stw	r2,-32608(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bd9604 	addi	r2,r2,-2472
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213ddc04 	addi	r4,r4,-2192
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02217 	ldw	r3,-32632(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02b15 	stw	r2,-32596(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02817 	ldw	r3,-32608(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02815 	stw	r2,-32608(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bd9604 	addi	r2,r2,-2472
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02217 	ldw	r3,-32632(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02b15 	stw	r2,-32596(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e02c17 	ldw	r3,-32592(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02717 	ldw	r3,-32612(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02717 	ldw	r2,-32612(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a02c17 	ldw	r2,-32592(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02b15 	stw	r2,-32596(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bd9604 	addi	r2,r2,-2472
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213dd204 	addi	r4,r4,-2232
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213dd704 	addi	r4,r4,-2212
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213ddc04 	addi	r4,r4,-2192
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213de104 	addi	r4,r4,-2172
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10bdd204 	addi	r2,r2,-2232
    3a80:	d0a02315 	stw	r2,-32628(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10bdd704 	addi	r2,r2,-2212
    3a8c:	d0a02415 	stw	r2,-32624(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10bde104 	addi	r2,r2,-2172
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10bde104 	addi	r2,r2,-2172
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02617 	ldw	r2,-32616(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02615 	stw	r2,-32616(gp)
					--uxTasksDeleted;
    3b18:	d0a02517 	ldw	r2,-32620(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02515 	stw	r2,-32620(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02517 	ldw	r2,-32620(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02217 	ldw	r2,-32632(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02717 	ldw	r2,-32612(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02417 	ldw	r3,-32624(gp)
    3b80:	d0a02217 	ldw	r2,-32632(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02317 	ldw	r3,-32628(gp)
    3b9c:	d0a02217 	ldw	r2,-32632(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	000541c0 	call	541c <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02217 	ldw	r2,-32632(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02317 	ldw	r2,-32628(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02317 	ldw	r2,-32628(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02217 	ldw	r2,-32632(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02917 	ldw	r2,-32604(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a02e17 	ldw	r2,-32584(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02217 	ldw	r2,-32632(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02217 	ldw	r2,-32632(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bd9604 	addi	r2,r2,-2472
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02217 	ldw	r2,-32632(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02817 	ldw	r3,-32608(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02815 	stw	r2,-32608(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bd9604 	addi	r2,r2,-2472
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02217 	ldw	r2,-32632(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02817 	ldw	r3,-32608(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02815 	stw	r2,-32608(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bd9604 	addi	r2,r2,-2472
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02917 	ldw	r2,-32604(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02217 	ldw	r2,-32632(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02217 	ldw	r2,-32632(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02917 	ldw	r2,-32604(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02217 	ldw	r2,-32632(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02217 	ldw	r2,-32632(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02217 	ldw	r2,-32632(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02217 	ldw	r2,-32632(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02217 	ldw	r2,-32632(gp)
    4178:	d0e02217 	ldw	r3,-32632(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02217 	ldw	r2,-32632(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02217 	ldw	r2,-32632(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02217 	ldw	r2,-32632(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02217 	ldw	r2,-32632(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02217 	ldw	r2,-32632(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02217 	ldw	r2,-32632(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02717 	ldw	r3,-32612(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02217 	ldw	r2,-32632(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02217 	ldw	r2,-32632(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02217 	ldw	r2,-32632(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02217 	ldw	r2,-32632(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02217 	ldw	r2,-32632(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02217 	ldw	r2,-32632(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02217 	ldw	r2,-32632(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02217 	ldw	r2,-32632(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02717 	ldw	r3,-32612(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02217 	ldw	r2,-32632(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02217 	ldw	r2,-32632(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02217 	ldw	r2,-32632(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02217 	ldw	r2,-32632(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02817 	ldw	r3,-32608(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02815 	stw	r2,-32608(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bd9604 	addi	r2,r2,-2472
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02217 	ldw	r3,-32632(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a02e17 	ldw	r2,-32584(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02817 	ldw	r3,-32608(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02815 	stw	r2,-32608(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bd9604 	addi	r2,r2,-2472
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213ddc04 	addi	r4,r4,-2192
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02217 	ldw	r3,-32632(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a02e17 	ldw	r2,-32584(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02817 	ldw	r3,-32608(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02815 	stw	r2,-32608(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bd9604 	addi	r2,r2,-2472
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213ddc04 	addi	r4,r4,-2192
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02217 	ldw	r3,-32632(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03117 	ldw	r2,-32572(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03117 	ldw	r2,-32572(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03117 	ldw	r2,-32572(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03117 	ldw	r2,-32572(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03117 	ldw	r2,-32572(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a02f17 	ldw	r2,-32580(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203117 	ldw	r4,-32572(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a02f17 	ldw	r2,-32580(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a02f17 	ldw	r2,-32580(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03217 	ldw	r2,-32568(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03215 	stw	r2,-32568(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03017 	ldw	r3,-32576(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e02f17 	ldw	r3,-32580(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03117 	ldw	r2,-32572(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a02f17 	ldw	r2,-32580(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a02f17 	ldw	r2,-32580(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e02f17 	ldw	r3,-32580(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a02f17 	ldw	r2,-32580(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a02f17 	ldw	r2,-32580(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03017 	ldw	r2,-32576(gp)
    4fe4:	d0a02f15 	stw	r2,-32580(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03015 	stw	r2,-32576(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03117 	ldw	r2,-32572(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213de604 	addi	r4,r4,-2152
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213deb04 	addi	r4,r4,-2132
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10bde604 	addi	r2,r2,-2152
    5044:	d0a02f15 	stw	r2,-32580(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10bdeb04 	addi	r2,r2,-2132
    5050:	d0a03015 	stw	r2,-32576(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03115 	stw	r2,-32572(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <Timer_Reset_Task>:
#define Timer_Reset_Task_P (tskIDLE_PRIORITY + 1)
TimerHandle_t timer;
TaskHandle_t Timer_Reset;

void Timer_Reset_Task(void *pvParameters)
{ // reset timer if any of the push button is pressed
    5104:	defffb04 	addi	sp,sp,-20
    5108:	dfc00415 	stw	ra,16(sp)
    510c:	df000315 	stw	fp,12(sp)
    5110:	dc000215 	stw	r16,8(sp)
    5114:	df000304 	addi	fp,sp,12
    5118:	e13ffe15 	stw	r4,-8(fp)
  while (1)
  {
    if (IORD_ALTERA_AVALON_PIO_DATA(PUSH_BUTTON_BASE) != 0x7)
    511c:	00800134 	movhi	r2,4
    5120:	108c3004 	addi	r2,r2,12480
    5124:	10800037 	ldwio	r2,0(r2)
    5128:	108001e0 	cmpeqi	r2,r2,7
    512c:	103ffb1e 	bne	r2,zero,511c <__alt_data_end+0xf000511c>
    {
      xTimerReset(timer, 10);
    5130:	d4203317 	ldw	r16,-32564(gp)
    5134:	00030dc0 	call	30dc <xTaskGetTickCount>
    5138:	1007883a 	mov	r3,r2
    513c:	00800284 	movi	r2,10
    5140:	d8800015 	stw	r2,0(sp)
    5144:	000f883a 	mov	r7,zero
    5148:	180d883a 	mov	r6,r3
    514c:	01400084 	movi	r5,2
    5150:	8009883a 	mov	r4,r16
    5154:	00049200 	call	4920 <xTimerGenericCommand>
    }
  }
    5158:	003ff006 	br	511c <__alt_data_end+0xf000511c>

0000515c <vTimerCallback>:
}

void vTimerCallback(xTimerHandle t_timer)
{ // Timer flashes green LEDs
    515c:	defffe04 	addi	sp,sp,-8
    5160:	df000115 	stw	fp,4(sp)
    5164:	df000104 	addi	fp,sp,4
    5168:	e13fff15 	stw	r4,-4(fp)
  IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0xFF ^ IORD_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE));
    516c:	00800134 	movhi	r2,4
    5170:	108c2004 	addi	r2,r2,12416
    5174:	10800037 	ldwio	r2,0(r2)
    5178:	10c03fdc 	xori	r3,r2,255
    517c:	00800134 	movhi	r2,4
    5180:	108c2004 	addi	r2,r2,12416
    5184:	10c00035 	stwio	r3,0(r2)
}
    5188:	0001883a 	nop
    518c:	e037883a 	mov	sp,fp
    5190:	df000017 	ldw	fp,0(sp)
    5194:	dec00104 	addi	sp,sp,4
    5198:	f800283a 	ret

0000519c <main>:

int main()
{
    519c:	defff904 	addi	sp,sp,-28
    51a0:	dfc00615 	stw	ra,24(sp)
    51a4:	df000515 	stw	fp,20(sp)
    51a8:	dc000415 	stw	r16,16(sp)
    51ac:	df000504 	addi	fp,sp,20

  IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE, 0x55);
    51b0:	00c01544 	movi	r3,85
    51b4:	00800134 	movhi	r2,4
    51b8:	108c2004 	addi	r2,r2,12416
    51bc:	10c00035 	stwio	r3,0(r2)

  timer = xTimerCreate("Timer Name", 1000, pdTRUE, NULL, vTimerCallback);
    51c0:	00800034 	movhi	r2,0
    51c4:	10945704 	addi	r2,r2,20828
    51c8:	d8800015 	stw	r2,0(sp)
    51cc:	000f883a 	mov	r7,zero
    51d0:	01800044 	movi	r6,1
    51d4:	0140fa04 	movi	r5,1000
    51d8:	01020034 	movhi	r4,2048
    51dc:	21001604 	addi	r4,r4,88
    51e0:	00048740 	call	4874 <xTimerCreate>
    51e4:	d0a03315 	stw	r2,-32564(gp)

  if (xTimerStart(timer, 0) != pdPASS)
    51e8:	d4203317 	ldw	r16,-32564(gp)
    51ec:	00030dc0 	call	30dc <xTaskGetTickCount>
    51f0:	d8000015 	stw	zero,0(sp)
    51f4:	000f883a 	mov	r7,zero
    51f8:	100d883a 	mov	r6,r2
    51fc:	01400044 	movi	r5,1
    5200:	8009883a 	mov	r4,r16
    5204:	00049200 	call	4920 <xTimerGenericCommand>
    5208:	10800060 	cmpeqi	r2,r2,1
    520c:	1000031e 	bne	r2,zero,521c <main+0x80>
  {
    printf("Cannot start timer");
    5210:	01020034 	movhi	r4,2048
    5214:	21001904 	addi	r4,r4,100
    5218:	00055740 	call	5574 <printf>
  }
  xTaskCreate(Timer_Reset_Task, "0", configMINIMAL_STACK_SIZE, NULL, Timer_Reset_Task_P, &Timer_Reset);
    521c:	d8000315 	stw	zero,12(sp)
    5220:	d8000215 	stw	zero,8(sp)
    5224:	d0a03404 	addi	r2,gp,-32560
    5228:	d8800115 	stw	r2,4(sp)
    522c:	00800044 	movi	r2,1
    5230:	d8800015 	stw	r2,0(sp)
    5234:	000f883a 	mov	r7,zero
    5238:	01840004 	movi	r6,4096
    523c:	01420034 	movhi	r5,2048
    5240:	29401e04 	addi	r5,r5,120
    5244:	01000034 	movhi	r4,0
    5248:	21144104 	addi	r4,r4,20740
    524c:	0002b780 	call	2b78 <xTaskGenericCreate>

  vTaskStartScheduler();
    5250:	0002e840 	call	2e84 <vTaskStartScheduler>
  while (1)
  {
  }
    5254:	003fff06 	br	5254 <__alt_data_end+0xf0005254>

00005258 <memcmp>:
    5258:	01c000c4 	movi	r7,3
    525c:	3980192e 	bgeu	r7,r6,52c4 <memcmp+0x6c>
    5260:	2144b03a 	or	r2,r4,r5
    5264:	11c4703a 	and	r2,r2,r7
    5268:	10000f26 	beq	r2,zero,52a8 <memcmp+0x50>
    526c:	20800003 	ldbu	r2,0(r4)
    5270:	28c00003 	ldbu	r3,0(r5)
    5274:	10c0151e 	bne	r2,r3,52cc <memcmp+0x74>
    5278:	31bfff84 	addi	r6,r6,-2
    527c:	01ffffc4 	movi	r7,-1
    5280:	00000406 	br	5294 <memcmp+0x3c>
    5284:	20800003 	ldbu	r2,0(r4)
    5288:	28c00003 	ldbu	r3,0(r5)
    528c:	31bfffc4 	addi	r6,r6,-1
    5290:	10c00e1e 	bne	r2,r3,52cc <memcmp+0x74>
    5294:	21000044 	addi	r4,r4,1
    5298:	29400044 	addi	r5,r5,1
    529c:	31fff91e 	bne	r6,r7,5284 <__alt_data_end+0xf0005284>
    52a0:	0005883a 	mov	r2,zero
    52a4:	f800283a 	ret
    52a8:	20c00017 	ldw	r3,0(r4)
    52ac:	28800017 	ldw	r2,0(r5)
    52b0:	18bfee1e 	bne	r3,r2,526c <__alt_data_end+0xf000526c>
    52b4:	31bfff04 	addi	r6,r6,-4
    52b8:	21000104 	addi	r4,r4,4
    52bc:	29400104 	addi	r5,r5,4
    52c0:	39bff936 	bltu	r7,r6,52a8 <__alt_data_end+0xf00052a8>
    52c4:	303fe91e 	bne	r6,zero,526c <__alt_data_end+0xf000526c>
    52c8:	003ff506 	br	52a0 <__alt_data_end+0xf00052a0>
    52cc:	10c5c83a 	sub	r2,r2,r3
    52d0:	f800283a 	ret

000052d4 <memcpy>:
    52d4:	defffd04 	addi	sp,sp,-12
    52d8:	dfc00215 	stw	ra,8(sp)
    52dc:	dc400115 	stw	r17,4(sp)
    52e0:	dc000015 	stw	r16,0(sp)
    52e4:	00c003c4 	movi	r3,15
    52e8:	2005883a 	mov	r2,r4
    52ec:	1980452e 	bgeu	r3,r6,5404 <memcpy+0x130>
    52f0:	2906b03a 	or	r3,r5,r4
    52f4:	18c000cc 	andi	r3,r3,3
    52f8:	1800441e 	bne	r3,zero,540c <memcpy+0x138>
    52fc:	347ffc04 	addi	r17,r6,-16
    5300:	8822d13a 	srli	r17,r17,4
    5304:	28c00104 	addi	r3,r5,4
    5308:	23400104 	addi	r13,r4,4
    530c:	8820913a 	slli	r16,r17,4
    5310:	2b000204 	addi	r12,r5,8
    5314:	22c00204 	addi	r11,r4,8
    5318:	84000504 	addi	r16,r16,20
    531c:	2a800304 	addi	r10,r5,12
    5320:	22400304 	addi	r9,r4,12
    5324:	2c21883a 	add	r16,r5,r16
    5328:	2811883a 	mov	r8,r5
    532c:	200f883a 	mov	r7,r4
    5330:	41000017 	ldw	r4,0(r8)
    5334:	1fc00017 	ldw	ra,0(r3)
    5338:	63c00017 	ldw	r15,0(r12)
    533c:	39000015 	stw	r4,0(r7)
    5340:	53800017 	ldw	r14,0(r10)
    5344:	6fc00015 	stw	ra,0(r13)
    5348:	5bc00015 	stw	r15,0(r11)
    534c:	4b800015 	stw	r14,0(r9)
    5350:	18c00404 	addi	r3,r3,16
    5354:	39c00404 	addi	r7,r7,16
    5358:	42000404 	addi	r8,r8,16
    535c:	6b400404 	addi	r13,r13,16
    5360:	63000404 	addi	r12,r12,16
    5364:	5ac00404 	addi	r11,r11,16
    5368:	52800404 	addi	r10,r10,16
    536c:	4a400404 	addi	r9,r9,16
    5370:	1c3fef1e 	bne	r3,r16,5330 <__alt_data_end+0xf0005330>
    5374:	89c00044 	addi	r7,r17,1
    5378:	380e913a 	slli	r7,r7,4
    537c:	310003cc 	andi	r4,r6,15
    5380:	02c000c4 	movi	r11,3
    5384:	11c7883a 	add	r3,r2,r7
    5388:	29cb883a 	add	r5,r5,r7
    538c:	5900212e 	bgeu	r11,r4,5414 <memcpy+0x140>
    5390:	1813883a 	mov	r9,r3
    5394:	2811883a 	mov	r8,r5
    5398:	200f883a 	mov	r7,r4
    539c:	42800017 	ldw	r10,0(r8)
    53a0:	4a400104 	addi	r9,r9,4
    53a4:	39ffff04 	addi	r7,r7,-4
    53a8:	4abfff15 	stw	r10,-4(r9)
    53ac:	42000104 	addi	r8,r8,4
    53b0:	59fffa36 	bltu	r11,r7,539c <__alt_data_end+0xf000539c>
    53b4:	213fff04 	addi	r4,r4,-4
    53b8:	2008d0ba 	srli	r4,r4,2
    53bc:	318000cc 	andi	r6,r6,3
    53c0:	21000044 	addi	r4,r4,1
    53c4:	2109883a 	add	r4,r4,r4
    53c8:	2109883a 	add	r4,r4,r4
    53cc:	1907883a 	add	r3,r3,r4
    53d0:	290b883a 	add	r5,r5,r4
    53d4:	30000626 	beq	r6,zero,53f0 <memcpy+0x11c>
    53d8:	198d883a 	add	r6,r3,r6
    53dc:	29c00003 	ldbu	r7,0(r5)
    53e0:	18c00044 	addi	r3,r3,1
    53e4:	29400044 	addi	r5,r5,1
    53e8:	19ffffc5 	stb	r7,-1(r3)
    53ec:	19bffb1e 	bne	r3,r6,53dc <__alt_data_end+0xf00053dc>
    53f0:	dfc00217 	ldw	ra,8(sp)
    53f4:	dc400117 	ldw	r17,4(sp)
    53f8:	dc000017 	ldw	r16,0(sp)
    53fc:	dec00304 	addi	sp,sp,12
    5400:	f800283a 	ret
    5404:	2007883a 	mov	r3,r4
    5408:	003ff206 	br	53d4 <__alt_data_end+0xf00053d4>
    540c:	2007883a 	mov	r3,r4
    5410:	003ff106 	br	53d8 <__alt_data_end+0xf00053d8>
    5414:	200d883a 	mov	r6,r4
    5418:	003fee06 	br	53d4 <__alt_data_end+0xf00053d4>

0000541c <memset>:
    541c:	20c000cc 	andi	r3,r4,3
    5420:	2005883a 	mov	r2,r4
    5424:	18004426 	beq	r3,zero,5538 <memset+0x11c>
    5428:	31ffffc4 	addi	r7,r6,-1
    542c:	30004026 	beq	r6,zero,5530 <memset+0x114>
    5430:	2813883a 	mov	r9,r5
    5434:	200d883a 	mov	r6,r4
    5438:	2007883a 	mov	r3,r4
    543c:	00000406 	br	5450 <memset+0x34>
    5440:	3a3fffc4 	addi	r8,r7,-1
    5444:	31800044 	addi	r6,r6,1
    5448:	38003926 	beq	r7,zero,5530 <memset+0x114>
    544c:	400f883a 	mov	r7,r8
    5450:	18c00044 	addi	r3,r3,1
    5454:	32400005 	stb	r9,0(r6)
    5458:	1a0000cc 	andi	r8,r3,3
    545c:	403ff81e 	bne	r8,zero,5440 <__alt_data_end+0xf0005440>
    5460:	010000c4 	movi	r4,3
    5464:	21c02d2e 	bgeu	r4,r7,551c <memset+0x100>
    5468:	29003fcc 	andi	r4,r5,255
    546c:	200c923a 	slli	r6,r4,8
    5470:	3108b03a 	or	r4,r6,r4
    5474:	200c943a 	slli	r6,r4,16
    5478:	218cb03a 	or	r6,r4,r6
    547c:	010003c4 	movi	r4,15
    5480:	21c0182e 	bgeu	r4,r7,54e4 <memset+0xc8>
    5484:	3b3ffc04 	addi	r12,r7,-16
    5488:	6018d13a 	srli	r12,r12,4
    548c:	1a000104 	addi	r8,r3,4
    5490:	1ac00204 	addi	r11,r3,8
    5494:	6008913a 	slli	r4,r12,4
    5498:	1a800304 	addi	r10,r3,12
    549c:	1813883a 	mov	r9,r3
    54a0:	21000504 	addi	r4,r4,20
    54a4:	1909883a 	add	r4,r3,r4
    54a8:	49800015 	stw	r6,0(r9)
    54ac:	41800015 	stw	r6,0(r8)
    54b0:	59800015 	stw	r6,0(r11)
    54b4:	51800015 	stw	r6,0(r10)
    54b8:	42000404 	addi	r8,r8,16
    54bc:	4a400404 	addi	r9,r9,16
    54c0:	5ac00404 	addi	r11,r11,16
    54c4:	52800404 	addi	r10,r10,16
    54c8:	413ff71e 	bne	r8,r4,54a8 <__alt_data_end+0xf00054a8>
    54cc:	63000044 	addi	r12,r12,1
    54d0:	6018913a 	slli	r12,r12,4
    54d4:	39c003cc 	andi	r7,r7,15
    54d8:	010000c4 	movi	r4,3
    54dc:	1b07883a 	add	r3,r3,r12
    54e0:	21c00e2e 	bgeu	r4,r7,551c <memset+0x100>
    54e4:	1813883a 	mov	r9,r3
    54e8:	3811883a 	mov	r8,r7
    54ec:	010000c4 	movi	r4,3
    54f0:	49800015 	stw	r6,0(r9)
    54f4:	423fff04 	addi	r8,r8,-4
    54f8:	4a400104 	addi	r9,r9,4
    54fc:	223ffc36 	bltu	r4,r8,54f0 <__alt_data_end+0xf00054f0>
    5500:	393fff04 	addi	r4,r7,-4
    5504:	2008d0ba 	srli	r4,r4,2
    5508:	39c000cc 	andi	r7,r7,3
    550c:	21000044 	addi	r4,r4,1
    5510:	2109883a 	add	r4,r4,r4
    5514:	2109883a 	add	r4,r4,r4
    5518:	1907883a 	add	r3,r3,r4
    551c:	38000526 	beq	r7,zero,5534 <memset+0x118>
    5520:	19cf883a 	add	r7,r3,r7
    5524:	19400005 	stb	r5,0(r3)
    5528:	18c00044 	addi	r3,r3,1
    552c:	38fffd1e 	bne	r7,r3,5524 <__alt_data_end+0xf0005524>
    5530:	f800283a 	ret
    5534:	f800283a 	ret
    5538:	2007883a 	mov	r3,r4
    553c:	300f883a 	mov	r7,r6
    5540:	003fc706 	br	5460 <__alt_data_end+0xf0005460>

00005544 <_printf_r>:
    5544:	defffd04 	addi	sp,sp,-12
    5548:	2805883a 	mov	r2,r5
    554c:	dfc00015 	stw	ra,0(sp)
    5550:	d9800115 	stw	r6,4(sp)
    5554:	d9c00215 	stw	r7,8(sp)
    5558:	21400217 	ldw	r5,8(r4)
    555c:	d9c00104 	addi	r7,sp,4
    5560:	100d883a 	mov	r6,r2
    5564:	00055b00 	call	55b0 <___vfprintf_internal_r>
    5568:	dfc00017 	ldw	ra,0(sp)
    556c:	dec00304 	addi	sp,sp,12
    5570:	f800283a 	ret

00005574 <printf>:
    5574:	defffc04 	addi	sp,sp,-16
    5578:	dfc00015 	stw	ra,0(sp)
    557c:	d9400115 	stw	r5,4(sp)
    5580:	d9800215 	stw	r6,8(sp)
    5584:	d9c00315 	stw	r7,12(sp)
    5588:	00820034 	movhi	r2,2048
    558c:	10894004 	addi	r2,r2,9472
    5590:	10800017 	ldw	r2,0(r2)
    5594:	200b883a 	mov	r5,r4
    5598:	d9800104 	addi	r6,sp,4
    559c:	11000217 	ldw	r4,8(r2)
    55a0:	00077a80 	call	77a8 <__vfprintf_internal>
    55a4:	dfc00017 	ldw	ra,0(sp)
    55a8:	dec00404 	addi	sp,sp,16
    55ac:	f800283a 	ret

000055b0 <___vfprintf_internal_r>:
    55b0:	deffb804 	addi	sp,sp,-288
    55b4:	dfc04715 	stw	ra,284(sp)
    55b8:	ddc04515 	stw	r23,276(sp)
    55bc:	dd404315 	stw	r21,268(sp)
    55c0:	d9002c15 	stw	r4,176(sp)
    55c4:	282f883a 	mov	r23,r5
    55c8:	302b883a 	mov	r21,r6
    55cc:	d9c02d15 	stw	r7,180(sp)
    55d0:	df004615 	stw	fp,280(sp)
    55d4:	dd804415 	stw	r22,272(sp)
    55d8:	dd004215 	stw	r20,264(sp)
    55dc:	dcc04115 	stw	r19,260(sp)
    55e0:	dc804015 	stw	r18,256(sp)
    55e4:	dc403f15 	stw	r17,252(sp)
    55e8:	dc003e15 	stw	r16,248(sp)
    55ec:	0009f0c0 	call	9f0c <_localeconv_r>
    55f0:	10800017 	ldw	r2,0(r2)
    55f4:	1009883a 	mov	r4,r2
    55f8:	d8803415 	stw	r2,208(sp)
    55fc:	000bcc40 	call	bcc4 <strlen>
    5600:	d8803715 	stw	r2,220(sp)
    5604:	d8802c17 	ldw	r2,176(sp)
    5608:	10000226 	beq	r2,zero,5614 <___vfprintf_internal_r+0x64>
    560c:	10800e17 	ldw	r2,56(r2)
    5610:	1000f926 	beq	r2,zero,59f8 <___vfprintf_internal_r+0x448>
    5614:	b880030b 	ldhu	r2,12(r23)
    5618:	10c8000c 	andi	r3,r2,8192
    561c:	1800061e 	bne	r3,zero,5638 <___vfprintf_internal_r+0x88>
    5620:	b9001917 	ldw	r4,100(r23)
    5624:	00f7ffc4 	movi	r3,-8193
    5628:	10880014 	ori	r2,r2,8192
    562c:	20c6703a 	and	r3,r4,r3
    5630:	b880030d 	sth	r2,12(r23)
    5634:	b8c01915 	stw	r3,100(r23)
    5638:	10c0020c 	andi	r3,r2,8
    563c:	1800c126 	beq	r3,zero,5944 <___vfprintf_internal_r+0x394>
    5640:	b8c00417 	ldw	r3,16(r23)
    5644:	1800bf26 	beq	r3,zero,5944 <___vfprintf_internal_r+0x394>
    5648:	1080068c 	andi	r2,r2,26
    564c:	00c00284 	movi	r3,10
    5650:	10c0c426 	beq	r2,r3,5964 <___vfprintf_internal_r+0x3b4>
    5654:	d8c00404 	addi	r3,sp,16
    5658:	05020034 	movhi	r20,2048
    565c:	d9001e04 	addi	r4,sp,120
    5660:	a5002f84 	addi	r20,r20,190
    5664:	d8c01e15 	stw	r3,120(sp)
    5668:	d8002015 	stw	zero,128(sp)
    566c:	d8001f15 	stw	zero,124(sp)
    5670:	d8003315 	stw	zero,204(sp)
    5674:	d8003615 	stw	zero,216(sp)
    5678:	d8003815 	stw	zero,224(sp)
    567c:	1811883a 	mov	r8,r3
    5680:	d8003915 	stw	zero,228(sp)
    5684:	d8003a15 	stw	zero,232(sp)
    5688:	d8002f15 	stw	zero,188(sp)
    568c:	d9002815 	stw	r4,160(sp)
    5690:	a8800007 	ldb	r2,0(r21)
    5694:	10027b26 	beq	r2,zero,6084 <___vfprintf_internal_r+0xad4>
    5698:	00c00944 	movi	r3,37
    569c:	a821883a 	mov	r16,r21
    56a0:	10c0021e 	bne	r2,r3,56ac <___vfprintf_internal_r+0xfc>
    56a4:	00001406 	br	56f8 <___vfprintf_internal_r+0x148>
    56a8:	10c00326 	beq	r2,r3,56b8 <___vfprintf_internal_r+0x108>
    56ac:	84000044 	addi	r16,r16,1
    56b0:	80800007 	ldb	r2,0(r16)
    56b4:	103ffc1e 	bne	r2,zero,56a8 <__alt_data_end+0xf00056a8>
    56b8:	8563c83a 	sub	r17,r16,r21
    56bc:	88000e26 	beq	r17,zero,56f8 <___vfprintf_internal_r+0x148>
    56c0:	d8c02017 	ldw	r3,128(sp)
    56c4:	d8801f17 	ldw	r2,124(sp)
    56c8:	45400015 	stw	r21,0(r8)
    56cc:	1c47883a 	add	r3,r3,r17
    56d0:	10800044 	addi	r2,r2,1
    56d4:	d8c02015 	stw	r3,128(sp)
    56d8:	44400115 	stw	r17,4(r8)
    56dc:	d8801f15 	stw	r2,124(sp)
    56e0:	00c001c4 	movi	r3,7
    56e4:	1880a716 	blt	r3,r2,5984 <___vfprintf_internal_r+0x3d4>
    56e8:	42000204 	addi	r8,r8,8
    56ec:	d9402f17 	ldw	r5,188(sp)
    56f0:	2c4b883a 	add	r5,r5,r17
    56f4:	d9402f15 	stw	r5,188(sp)
    56f8:	80800007 	ldb	r2,0(r16)
    56fc:	1000a826 	beq	r2,zero,59a0 <___vfprintf_internal_r+0x3f0>
    5700:	84400047 	ldb	r17,1(r16)
    5704:	00bfffc4 	movi	r2,-1
    5708:	85400044 	addi	r21,r16,1
    570c:	d8002785 	stb	zero,158(sp)
    5710:	0007883a 	mov	r3,zero
    5714:	000f883a 	mov	r7,zero
    5718:	d8802915 	stw	r2,164(sp)
    571c:	d8003115 	stw	zero,196(sp)
    5720:	0025883a 	mov	r18,zero
    5724:	01401604 	movi	r5,88
    5728:	01800244 	movi	r6,9
    572c:	02800a84 	movi	r10,42
    5730:	02401b04 	movi	r9,108
    5734:	ad400044 	addi	r21,r21,1
    5738:	88bff804 	addi	r2,r17,-32
    573c:	28830436 	bltu	r5,r2,6350 <___vfprintf_internal_r+0xda0>
    5740:	100490ba 	slli	r2,r2,2
    5744:	01000034 	movhi	r4,0
    5748:	2115d604 	addi	r4,r4,22360
    574c:	1105883a 	add	r2,r2,r4
    5750:	10800017 	ldw	r2,0(r2)
    5754:	1000683a 	jmp	r2
    5758:	00006270 	cmpltui	zero,zero,393
    575c:	00006350 	cmplti	zero,zero,397
    5760:	00006350 	cmplti	zero,zero,397
    5764:	00006290 	cmplti	zero,zero,394
    5768:	00006350 	cmplti	zero,zero,397
    576c:	00006350 	cmplti	zero,zero,397
    5770:	00006350 	cmplti	zero,zero,397
    5774:	00006350 	cmplti	zero,zero,397
    5778:	00006350 	cmplti	zero,zero,397
    577c:	00006350 	cmplti	zero,zero,397
    5780:	00005a04 	movi	zero,360
    5784:	000061ac 	andhi	zero,zero,390
    5788:	00006350 	cmplti	zero,zero,397
    578c:	000058cc 	andi	zero,zero,355
    5790:	00005a2c 	andhi	zero,zero,360
    5794:	00006350 	cmplti	zero,zero,397
    5798:	00005a6c 	andhi	zero,zero,361
    579c:	00005a78 	rdprs	zero,zero,361
    57a0:	00005a78 	rdprs	zero,zero,361
    57a4:	00005a78 	rdprs	zero,zero,361
    57a8:	00005a78 	rdprs	zero,zero,361
    57ac:	00005a78 	rdprs	zero,zero,361
    57b0:	00005a78 	rdprs	zero,zero,361
    57b4:	00005a78 	rdprs	zero,zero,361
    57b8:	00005a78 	rdprs	zero,zero,361
    57bc:	00005a78 	rdprs	zero,zero,361
    57c0:	00006350 	cmplti	zero,zero,397
    57c4:	00006350 	cmplti	zero,zero,397
    57c8:	00006350 	cmplti	zero,zero,397
    57cc:	00006350 	cmplti	zero,zero,397
    57d0:	00006350 	cmplti	zero,zero,397
    57d4:	00006350 	cmplti	zero,zero,397
    57d8:	00006350 	cmplti	zero,zero,397
    57dc:	00006350 	cmplti	zero,zero,397
    57e0:	00006350 	cmplti	zero,zero,397
    57e4:	00006350 	cmplti	zero,zero,397
    57e8:	00005aac 	andhi	zero,zero,362
    57ec:	00005b68 	cmpgeui	zero,zero,365
    57f0:	00006350 	cmplti	zero,zero,397
    57f4:	00005b68 	cmpgeui	zero,zero,365
    57f8:	00006350 	cmplti	zero,zero,397
    57fc:	00006350 	cmplti	zero,zero,397
    5800:	00006350 	cmplti	zero,zero,397
    5804:	00006350 	cmplti	zero,zero,397
    5808:	00005c08 	cmpgei	zero,zero,368
    580c:	00006350 	cmplti	zero,zero,397
    5810:	00006350 	cmplti	zero,zero,397
    5814:	00005c14 	movui	zero,368
    5818:	00006350 	cmplti	zero,zero,397
    581c:	00006350 	cmplti	zero,zero,397
    5820:	00006350 	cmplti	zero,zero,397
    5824:	00006350 	cmplti	zero,zero,397
    5828:	00006350 	cmplti	zero,zero,397
    582c:	0000608c 	andi	zero,zero,386
    5830:	00006350 	cmplti	zero,zero,397
    5834:	00006350 	cmplti	zero,zero,397
    5838:	000060ec 	andhi	zero,zero,387
    583c:	00006350 	cmplti	zero,zero,397
    5840:	00006350 	cmplti	zero,zero,397
    5844:	00006350 	cmplti	zero,zero,397
    5848:	00006350 	cmplti	zero,zero,397
    584c:	00006350 	cmplti	zero,zero,397
    5850:	00006350 	cmplti	zero,zero,397
    5854:	00006350 	cmplti	zero,zero,397
    5858:	00006350 	cmplti	zero,zero,397
    585c:	00006350 	cmplti	zero,zero,397
    5860:	00006350 	cmplti	zero,zero,397
    5864:	000062fc 	xorhi	zero,zero,395
    5868:	0000629c 	xori	zero,zero,394
    586c:	00005b68 	cmpgeui	zero,zero,365
    5870:	00005b68 	cmpgeui	zero,zero,365
    5874:	00005b68 	cmpgeui	zero,zero,365
    5878:	000062ac 	andhi	zero,zero,394
    587c:	0000629c 	xori	zero,zero,394
    5880:	00006350 	cmplti	zero,zero,397
    5884:	00006350 	cmplti	zero,zero,397
    5888:	000062b8 	rdprs	zero,zero,394
    588c:	00006350 	cmplti	zero,zero,397
    5890:	000062c8 	cmpgei	zero,zero,395
    5894:	0000619c 	xori	zero,zero,390
    5898:	000058d8 	cmpnei	zero,zero,355
    589c:	000061bc 	xorhi	zero,zero,390
    58a0:	00006350 	cmplti	zero,zero,397
    58a4:	000061c8 	cmpgei	zero,zero,391
    58a8:	00006350 	cmplti	zero,zero,397
    58ac:	00006224 	muli	zero,zero,392
    58b0:	00006350 	cmplti	zero,zero,397
    58b4:	00006350 	cmplti	zero,zero,397
    58b8:	00006234 	movhi	zero,392
    58bc:	d9003117 	ldw	r4,196(sp)
    58c0:	d8802d15 	stw	r2,180(sp)
    58c4:	0109c83a 	sub	r4,zero,r4
    58c8:	d9003115 	stw	r4,196(sp)
    58cc:	94800114 	ori	r18,r18,4
    58d0:	ac400007 	ldb	r17,0(r21)
    58d4:	003f9706 	br	5734 <__alt_data_end+0xf0005734>
    58d8:	00800c04 	movi	r2,48
    58dc:	d9002d17 	ldw	r4,180(sp)
    58e0:	d9402917 	ldw	r5,164(sp)
    58e4:	d8802705 	stb	r2,156(sp)
    58e8:	00801e04 	movi	r2,120
    58ec:	d8802745 	stb	r2,157(sp)
    58f0:	d8002785 	stb	zero,158(sp)
    58f4:	20c00104 	addi	r3,r4,4
    58f8:	24c00017 	ldw	r19,0(r4)
    58fc:	002d883a 	mov	r22,zero
    5900:	90800094 	ori	r2,r18,2
    5904:	28029a16 	blt	r5,zero,6370 <___vfprintf_internal_r+0xdc0>
    5908:	00bfdfc4 	movi	r2,-129
    590c:	90a4703a 	and	r18,r18,r2
    5910:	d8c02d15 	stw	r3,180(sp)
    5914:	94800094 	ori	r18,r18,2
    5918:	9802871e 	bne	r19,zero,6338 <___vfprintf_internal_r+0xd88>
    591c:	00820034 	movhi	r2,2048
    5920:	10802804 	addi	r2,r2,160
    5924:	d8803915 	stw	r2,228(sp)
    5928:	04401e04 	movi	r17,120
    592c:	d8802917 	ldw	r2,164(sp)
    5930:	0039883a 	mov	fp,zero
    5934:	1001e926 	beq	r2,zero,60dc <___vfprintf_internal_r+0xb2c>
    5938:	0027883a 	mov	r19,zero
    593c:	002d883a 	mov	r22,zero
    5940:	00020506 	br	6158 <___vfprintf_internal_r+0xba8>
    5944:	d9002c17 	ldw	r4,176(sp)
    5948:	b80b883a 	mov	r5,r23
    594c:	00078800 	call	7880 <__swsetup_r>
    5950:	1005ac1e 	bne	r2,zero,7004 <___vfprintf_internal_r+0x1a54>
    5954:	b880030b 	ldhu	r2,12(r23)
    5958:	00c00284 	movi	r3,10
    595c:	1080068c 	andi	r2,r2,26
    5960:	10ff3c1e 	bne	r2,r3,5654 <__alt_data_end+0xf0005654>
    5964:	b880038f 	ldh	r2,14(r23)
    5968:	103f3a16 	blt	r2,zero,5654 <__alt_data_end+0xf0005654>
    596c:	d9c02d17 	ldw	r7,180(sp)
    5970:	d9002c17 	ldw	r4,176(sp)
    5974:	a80d883a 	mov	r6,r21
    5978:	b80b883a 	mov	r5,r23
    597c:	00077c40 	call	77c4 <__sbprintf>
    5980:	00001106 	br	59c8 <___vfprintf_internal_r+0x418>
    5984:	d9002c17 	ldw	r4,176(sp)
    5988:	d9801e04 	addi	r6,sp,120
    598c:	b80b883a 	mov	r5,r23
    5990:	000be580 	call	be58 <__sprint_r>
    5994:	1000081e 	bne	r2,zero,59b8 <___vfprintf_internal_r+0x408>
    5998:	da000404 	addi	r8,sp,16
    599c:	003f5306 	br	56ec <__alt_data_end+0xf00056ec>
    59a0:	d8802017 	ldw	r2,128(sp)
    59a4:	10000426 	beq	r2,zero,59b8 <___vfprintf_internal_r+0x408>
    59a8:	d9002c17 	ldw	r4,176(sp)
    59ac:	d9801e04 	addi	r6,sp,120
    59b0:	b80b883a 	mov	r5,r23
    59b4:	000be580 	call	be58 <__sprint_r>
    59b8:	b880030b 	ldhu	r2,12(r23)
    59bc:	1080100c 	andi	r2,r2,64
    59c0:	1005901e 	bne	r2,zero,7004 <___vfprintf_internal_r+0x1a54>
    59c4:	d8802f17 	ldw	r2,188(sp)
    59c8:	dfc04717 	ldw	ra,284(sp)
    59cc:	df004617 	ldw	fp,280(sp)
    59d0:	ddc04517 	ldw	r23,276(sp)
    59d4:	dd804417 	ldw	r22,272(sp)
    59d8:	dd404317 	ldw	r21,268(sp)
    59dc:	dd004217 	ldw	r20,264(sp)
    59e0:	dcc04117 	ldw	r19,260(sp)
    59e4:	dc804017 	ldw	r18,256(sp)
    59e8:	dc403f17 	ldw	r17,252(sp)
    59ec:	dc003e17 	ldw	r16,248(sp)
    59f0:	dec04804 	addi	sp,sp,288
    59f4:	f800283a 	ret
    59f8:	d9002c17 	ldw	r4,176(sp)
    59fc:	00098540 	call	9854 <__sinit>
    5a00:	003f0406 	br	5614 <__alt_data_end+0xf0005614>
    5a04:	d8802d17 	ldw	r2,180(sp)
    5a08:	d9002d17 	ldw	r4,180(sp)
    5a0c:	10800017 	ldw	r2,0(r2)
    5a10:	d8803115 	stw	r2,196(sp)
    5a14:	20800104 	addi	r2,r4,4
    5a18:	d9003117 	ldw	r4,196(sp)
    5a1c:	203fa716 	blt	r4,zero,58bc <__alt_data_end+0xf00058bc>
    5a20:	d8802d15 	stw	r2,180(sp)
    5a24:	ac400007 	ldb	r17,0(r21)
    5a28:	003f4206 	br	5734 <__alt_data_end+0xf0005734>
    5a2c:	ac400007 	ldb	r17,0(r21)
    5a30:	aac00044 	addi	r11,r21,1
    5a34:	8a872826 	beq	r17,r10,76d8 <___vfprintf_internal_r+0x2128>
    5a38:	88bff404 	addi	r2,r17,-48
    5a3c:	0009883a 	mov	r4,zero
    5a40:	30867d36 	bltu	r6,r2,7438 <___vfprintf_internal_r+0x1e88>
    5a44:	5c400007 	ldb	r17,0(r11)
    5a48:	210002a4 	muli	r4,r4,10
    5a4c:	5d400044 	addi	r21,r11,1
    5a50:	a817883a 	mov	r11,r21
    5a54:	2089883a 	add	r4,r4,r2
    5a58:	88bff404 	addi	r2,r17,-48
    5a5c:	30bff92e 	bgeu	r6,r2,5a44 <__alt_data_end+0xf0005a44>
    5a60:	2005c916 	blt	r4,zero,7188 <___vfprintf_internal_r+0x1bd8>
    5a64:	d9002915 	stw	r4,164(sp)
    5a68:	003f3306 	br	5738 <__alt_data_end+0xf0005738>
    5a6c:	94802014 	ori	r18,r18,128
    5a70:	ac400007 	ldb	r17,0(r21)
    5a74:	003f2f06 	br	5734 <__alt_data_end+0xf0005734>
    5a78:	a809883a 	mov	r4,r21
    5a7c:	d8003115 	stw	zero,196(sp)
    5a80:	88bff404 	addi	r2,r17,-48
    5a84:	0017883a 	mov	r11,zero
    5a88:	24400007 	ldb	r17,0(r4)
    5a8c:	5ac002a4 	muli	r11,r11,10
    5a90:	ad400044 	addi	r21,r21,1
    5a94:	a809883a 	mov	r4,r21
    5a98:	12d7883a 	add	r11,r2,r11
    5a9c:	88bff404 	addi	r2,r17,-48
    5aa0:	30bff92e 	bgeu	r6,r2,5a88 <__alt_data_end+0xf0005a88>
    5aa4:	dac03115 	stw	r11,196(sp)
    5aa8:	003f2306 	br	5738 <__alt_data_end+0xf0005738>
    5aac:	18c03fcc 	andi	r3,r3,255
    5ab0:	18072b1e 	bne	r3,zero,7760 <___vfprintf_internal_r+0x21b0>
    5ab4:	94800414 	ori	r18,r18,16
    5ab8:	9080080c 	andi	r2,r18,32
    5abc:	10037b26 	beq	r2,zero,68ac <___vfprintf_internal_r+0x12fc>
    5ac0:	d9402d17 	ldw	r5,180(sp)
    5ac4:	28800117 	ldw	r2,4(r5)
    5ac8:	2cc00017 	ldw	r19,0(r5)
    5acc:	29400204 	addi	r5,r5,8
    5ad0:	d9402d15 	stw	r5,180(sp)
    5ad4:	102d883a 	mov	r22,r2
    5ad8:	10044b16 	blt	r2,zero,6c08 <___vfprintf_internal_r+0x1658>
    5adc:	d9402917 	ldw	r5,164(sp)
    5ae0:	df002783 	ldbu	fp,158(sp)
    5ae4:	2803bc16 	blt	r5,zero,69d8 <___vfprintf_internal_r+0x1428>
    5ae8:	00ffdfc4 	movi	r3,-129
    5aec:	9d84b03a 	or	r2,r19,r22
    5af0:	90e4703a 	and	r18,r18,r3
    5af4:	10017726 	beq	r2,zero,60d4 <___vfprintf_internal_r+0xb24>
    5af8:	b0038326 	beq	r22,zero,6908 <___vfprintf_internal_r+0x1358>
    5afc:	dc402a15 	stw	r17,168(sp)
    5b00:	dc001e04 	addi	r16,sp,120
    5b04:	b023883a 	mov	r17,r22
    5b08:	402d883a 	mov	r22,r8
    5b0c:	9809883a 	mov	r4,r19
    5b10:	880b883a 	mov	r5,r17
    5b14:	01800284 	movi	r6,10
    5b18:	000f883a 	mov	r7,zero
    5b1c:	000edcc0 	call	edcc <__umoddi3>
    5b20:	10800c04 	addi	r2,r2,48
    5b24:	843fffc4 	addi	r16,r16,-1
    5b28:	9809883a 	mov	r4,r19
    5b2c:	880b883a 	mov	r5,r17
    5b30:	80800005 	stb	r2,0(r16)
    5b34:	01800284 	movi	r6,10
    5b38:	000f883a 	mov	r7,zero
    5b3c:	000e8540 	call	e854 <__udivdi3>
    5b40:	1027883a 	mov	r19,r2
    5b44:	10c4b03a 	or	r2,r2,r3
    5b48:	1823883a 	mov	r17,r3
    5b4c:	103fef1e 	bne	r2,zero,5b0c <__alt_data_end+0xf0005b0c>
    5b50:	d8c02817 	ldw	r3,160(sp)
    5b54:	dc402a17 	ldw	r17,168(sp)
    5b58:	b011883a 	mov	r8,r22
    5b5c:	1c07c83a 	sub	r3,r3,r16
    5b60:	d8c02e15 	stw	r3,184(sp)
    5b64:	00005906 	br	5ccc <___vfprintf_internal_r+0x71c>
    5b68:	18c03fcc 	andi	r3,r3,255
    5b6c:	1806fa1e 	bne	r3,zero,7758 <___vfprintf_internal_r+0x21a8>
    5b70:	9080020c 	andi	r2,r18,8
    5b74:	10048a26 	beq	r2,zero,6da0 <___vfprintf_internal_r+0x17f0>
    5b78:	d8c02d17 	ldw	r3,180(sp)
    5b7c:	d9002d17 	ldw	r4,180(sp)
    5b80:	d9402d17 	ldw	r5,180(sp)
    5b84:	18c00017 	ldw	r3,0(r3)
    5b88:	21000117 	ldw	r4,4(r4)
    5b8c:	29400204 	addi	r5,r5,8
    5b90:	d8c03615 	stw	r3,216(sp)
    5b94:	d9003815 	stw	r4,224(sp)
    5b98:	d9402d15 	stw	r5,180(sp)
    5b9c:	d9003617 	ldw	r4,216(sp)
    5ba0:	d9403817 	ldw	r5,224(sp)
    5ba4:	da003d15 	stw	r8,244(sp)
    5ba8:	04000044 	movi	r16,1
    5bac:	000b9e40 	call	b9e4 <__fpclassifyd>
    5bb0:	da003d17 	ldw	r8,244(sp)
    5bb4:	14041f1e 	bne	r2,r16,6c34 <___vfprintf_internal_r+0x1684>
    5bb8:	d9003617 	ldw	r4,216(sp)
    5bbc:	d9403817 	ldw	r5,224(sp)
    5bc0:	000d883a 	mov	r6,zero
    5bc4:	000f883a 	mov	r7,zero
    5bc8:	00107b00 	call	107b0 <__ledf2>
    5bcc:	da003d17 	ldw	r8,244(sp)
    5bd0:	1005be16 	blt	r2,zero,72cc <___vfprintf_internal_r+0x1d1c>
    5bd4:	df002783 	ldbu	fp,158(sp)
    5bd8:	008011c4 	movi	r2,71
    5bdc:	1445330e 	bge	r2,r17,70ac <___vfprintf_internal_r+0x1afc>
    5be0:	04020034 	movhi	r16,2048
    5be4:	84002004 	addi	r16,r16,128
    5be8:	00c000c4 	movi	r3,3
    5bec:	00bfdfc4 	movi	r2,-129
    5bf0:	d8c02a15 	stw	r3,168(sp)
    5bf4:	90a4703a 	and	r18,r18,r2
    5bf8:	d8c02e15 	stw	r3,184(sp)
    5bfc:	d8002915 	stw	zero,164(sp)
    5c00:	d8003215 	stw	zero,200(sp)
    5c04:	00003706 	br	5ce4 <___vfprintf_internal_r+0x734>
    5c08:	94800214 	ori	r18,r18,8
    5c0c:	ac400007 	ldb	r17,0(r21)
    5c10:	003ec806 	br	5734 <__alt_data_end+0xf0005734>
    5c14:	18c03fcc 	andi	r3,r3,255
    5c18:	1806db1e 	bne	r3,zero,7788 <___vfprintf_internal_r+0x21d8>
    5c1c:	94800414 	ori	r18,r18,16
    5c20:	9080080c 	andi	r2,r18,32
    5c24:	1002d826 	beq	r2,zero,6788 <___vfprintf_internal_r+0x11d8>
    5c28:	d9402d17 	ldw	r5,180(sp)
    5c2c:	d8c02917 	ldw	r3,164(sp)
    5c30:	d8002785 	stb	zero,158(sp)
    5c34:	28800204 	addi	r2,r5,8
    5c38:	2cc00017 	ldw	r19,0(r5)
    5c3c:	2d800117 	ldw	r22,4(r5)
    5c40:	18048f16 	blt	r3,zero,6e80 <___vfprintf_internal_r+0x18d0>
    5c44:	013fdfc4 	movi	r4,-129
    5c48:	9d86b03a 	or	r3,r19,r22
    5c4c:	d8802d15 	stw	r2,180(sp)
    5c50:	9124703a 	and	r18,r18,r4
    5c54:	1802d91e 	bne	r3,zero,67bc <___vfprintf_internal_r+0x120c>
    5c58:	d8c02917 	ldw	r3,164(sp)
    5c5c:	0039883a 	mov	fp,zero
    5c60:	1805c326 	beq	r3,zero,7370 <___vfprintf_internal_r+0x1dc0>
    5c64:	0027883a 	mov	r19,zero
    5c68:	002d883a 	mov	r22,zero
    5c6c:	dc001e04 	addi	r16,sp,120
    5c70:	9806d0fa 	srli	r3,r19,3
    5c74:	b008977a 	slli	r4,r22,29
    5c78:	b02cd0fa 	srli	r22,r22,3
    5c7c:	9cc001cc 	andi	r19,r19,7
    5c80:	98800c04 	addi	r2,r19,48
    5c84:	843fffc4 	addi	r16,r16,-1
    5c88:	20e6b03a 	or	r19,r4,r3
    5c8c:	80800005 	stb	r2,0(r16)
    5c90:	9d86b03a 	or	r3,r19,r22
    5c94:	183ff61e 	bne	r3,zero,5c70 <__alt_data_end+0xf0005c70>
    5c98:	90c0004c 	andi	r3,r18,1
    5c9c:	18013b26 	beq	r3,zero,618c <___vfprintf_internal_r+0xbdc>
    5ca0:	10803fcc 	andi	r2,r2,255
    5ca4:	1080201c 	xori	r2,r2,128
    5ca8:	10bfe004 	addi	r2,r2,-128
    5cac:	00c00c04 	movi	r3,48
    5cb0:	10c13626 	beq	r2,r3,618c <___vfprintf_internal_r+0xbdc>
    5cb4:	80ffffc5 	stb	r3,-1(r16)
    5cb8:	d8c02817 	ldw	r3,160(sp)
    5cbc:	80bfffc4 	addi	r2,r16,-1
    5cc0:	1021883a 	mov	r16,r2
    5cc4:	1887c83a 	sub	r3,r3,r2
    5cc8:	d8c02e15 	stw	r3,184(sp)
    5ccc:	d8802e17 	ldw	r2,184(sp)
    5cd0:	d9002917 	ldw	r4,164(sp)
    5cd4:	1100010e 	bge	r2,r4,5cdc <___vfprintf_internal_r+0x72c>
    5cd8:	2005883a 	mov	r2,r4
    5cdc:	d8802a15 	stw	r2,168(sp)
    5ce0:	d8003215 	stw	zero,200(sp)
    5ce4:	e7003fcc 	andi	fp,fp,255
    5ce8:	e700201c 	xori	fp,fp,128
    5cec:	e73fe004 	addi	fp,fp,-128
    5cf0:	e0000326 	beq	fp,zero,5d00 <___vfprintf_internal_r+0x750>
    5cf4:	d8c02a17 	ldw	r3,168(sp)
    5cf8:	18c00044 	addi	r3,r3,1
    5cfc:	d8c02a15 	stw	r3,168(sp)
    5d00:	90c0008c 	andi	r3,r18,2
    5d04:	d8c02b15 	stw	r3,172(sp)
    5d08:	18000326 	beq	r3,zero,5d18 <___vfprintf_internal_r+0x768>
    5d0c:	d8c02a17 	ldw	r3,168(sp)
    5d10:	18c00084 	addi	r3,r3,2
    5d14:	d8c02a15 	stw	r3,168(sp)
    5d18:	90c0210c 	andi	r3,r18,132
    5d1c:	d8c03015 	stw	r3,192(sp)
    5d20:	1801a31e 	bne	r3,zero,63b0 <___vfprintf_internal_r+0xe00>
    5d24:	d9003117 	ldw	r4,196(sp)
    5d28:	d8c02a17 	ldw	r3,168(sp)
    5d2c:	20e7c83a 	sub	r19,r4,r3
    5d30:	04c19f0e 	bge	zero,r19,63b0 <___vfprintf_internal_r+0xe00>
    5d34:	02400404 	movi	r9,16
    5d38:	d8c02017 	ldw	r3,128(sp)
    5d3c:	d8801f17 	ldw	r2,124(sp)
    5d40:	4cc50d0e 	bge	r9,r19,7178 <___vfprintf_internal_r+0x1bc8>
    5d44:	01420034 	movhi	r5,2048
    5d48:	29403384 	addi	r5,r5,206
    5d4c:	dc403b15 	stw	r17,236(sp)
    5d50:	d9403515 	stw	r5,212(sp)
    5d54:	9823883a 	mov	r17,r19
    5d58:	482d883a 	mov	r22,r9
    5d5c:	9027883a 	mov	r19,r18
    5d60:	070001c4 	movi	fp,7
    5d64:	8025883a 	mov	r18,r16
    5d68:	dc002c17 	ldw	r16,176(sp)
    5d6c:	00000306 	br	5d7c <___vfprintf_internal_r+0x7cc>
    5d70:	8c7ffc04 	addi	r17,r17,-16
    5d74:	42000204 	addi	r8,r8,8
    5d78:	b440130e 	bge	r22,r17,5dc8 <___vfprintf_internal_r+0x818>
    5d7c:	01020034 	movhi	r4,2048
    5d80:	18c00404 	addi	r3,r3,16
    5d84:	10800044 	addi	r2,r2,1
    5d88:	21003384 	addi	r4,r4,206
    5d8c:	41000015 	stw	r4,0(r8)
    5d90:	45800115 	stw	r22,4(r8)
    5d94:	d8c02015 	stw	r3,128(sp)
    5d98:	d8801f15 	stw	r2,124(sp)
    5d9c:	e0bff40e 	bge	fp,r2,5d70 <__alt_data_end+0xf0005d70>
    5da0:	d9801e04 	addi	r6,sp,120
    5da4:	b80b883a 	mov	r5,r23
    5da8:	8009883a 	mov	r4,r16
    5dac:	000be580 	call	be58 <__sprint_r>
    5db0:	103f011e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    5db4:	8c7ffc04 	addi	r17,r17,-16
    5db8:	d8c02017 	ldw	r3,128(sp)
    5dbc:	d8801f17 	ldw	r2,124(sp)
    5dc0:	da000404 	addi	r8,sp,16
    5dc4:	b47fed16 	blt	r22,r17,5d7c <__alt_data_end+0xf0005d7c>
    5dc8:	9021883a 	mov	r16,r18
    5dcc:	9825883a 	mov	r18,r19
    5dd0:	8827883a 	mov	r19,r17
    5dd4:	dc403b17 	ldw	r17,236(sp)
    5dd8:	d9403517 	ldw	r5,212(sp)
    5ddc:	98c7883a 	add	r3,r19,r3
    5de0:	10800044 	addi	r2,r2,1
    5de4:	41400015 	stw	r5,0(r8)
    5de8:	44c00115 	stw	r19,4(r8)
    5dec:	d8c02015 	stw	r3,128(sp)
    5df0:	d8801f15 	stw	r2,124(sp)
    5df4:	010001c4 	movi	r4,7
    5df8:	2082a316 	blt	r4,r2,6888 <___vfprintf_internal_r+0x12d8>
    5dfc:	df002787 	ldb	fp,158(sp)
    5e00:	42000204 	addi	r8,r8,8
    5e04:	e0000c26 	beq	fp,zero,5e38 <___vfprintf_internal_r+0x888>
    5e08:	d8801f17 	ldw	r2,124(sp)
    5e0c:	d9002784 	addi	r4,sp,158
    5e10:	18c00044 	addi	r3,r3,1
    5e14:	10800044 	addi	r2,r2,1
    5e18:	41000015 	stw	r4,0(r8)
    5e1c:	01000044 	movi	r4,1
    5e20:	41000115 	stw	r4,4(r8)
    5e24:	d8c02015 	stw	r3,128(sp)
    5e28:	d8801f15 	stw	r2,124(sp)
    5e2c:	010001c4 	movi	r4,7
    5e30:	20823c16 	blt	r4,r2,6724 <___vfprintf_internal_r+0x1174>
    5e34:	42000204 	addi	r8,r8,8
    5e38:	d8802b17 	ldw	r2,172(sp)
    5e3c:	10000c26 	beq	r2,zero,5e70 <___vfprintf_internal_r+0x8c0>
    5e40:	d8801f17 	ldw	r2,124(sp)
    5e44:	d9002704 	addi	r4,sp,156
    5e48:	18c00084 	addi	r3,r3,2
    5e4c:	10800044 	addi	r2,r2,1
    5e50:	41000015 	stw	r4,0(r8)
    5e54:	01000084 	movi	r4,2
    5e58:	41000115 	stw	r4,4(r8)
    5e5c:	d8c02015 	stw	r3,128(sp)
    5e60:	d8801f15 	stw	r2,124(sp)
    5e64:	010001c4 	movi	r4,7
    5e68:	20823616 	blt	r4,r2,6744 <___vfprintf_internal_r+0x1194>
    5e6c:	42000204 	addi	r8,r8,8
    5e70:	d9003017 	ldw	r4,192(sp)
    5e74:	00802004 	movi	r2,128
    5e78:	20819926 	beq	r4,r2,64e0 <___vfprintf_internal_r+0xf30>
    5e7c:	d9402917 	ldw	r5,164(sp)
    5e80:	d8802e17 	ldw	r2,184(sp)
    5e84:	28adc83a 	sub	r22,r5,r2
    5e88:	0580310e 	bge	zero,r22,5f50 <___vfprintf_internal_r+0x9a0>
    5e8c:	07000404 	movi	fp,16
    5e90:	d8801f17 	ldw	r2,124(sp)
    5e94:	e584140e 	bge	fp,r22,6ee8 <___vfprintf_internal_r+0x1938>
    5e98:	01420034 	movhi	r5,2048
    5e9c:	29402f84 	addi	r5,r5,190
    5ea0:	dc402915 	stw	r17,164(sp)
    5ea4:	d9402b15 	stw	r5,172(sp)
    5ea8:	b023883a 	mov	r17,r22
    5eac:	04c001c4 	movi	r19,7
    5eb0:	a82d883a 	mov	r22,r21
    5eb4:	902b883a 	mov	r21,r18
    5eb8:	8025883a 	mov	r18,r16
    5ebc:	dc002c17 	ldw	r16,176(sp)
    5ec0:	00000306 	br	5ed0 <___vfprintf_internal_r+0x920>
    5ec4:	8c7ffc04 	addi	r17,r17,-16
    5ec8:	42000204 	addi	r8,r8,8
    5ecc:	e440110e 	bge	fp,r17,5f14 <___vfprintf_internal_r+0x964>
    5ed0:	18c00404 	addi	r3,r3,16
    5ed4:	10800044 	addi	r2,r2,1
    5ed8:	45000015 	stw	r20,0(r8)
    5edc:	47000115 	stw	fp,4(r8)
    5ee0:	d8c02015 	stw	r3,128(sp)
    5ee4:	d8801f15 	stw	r2,124(sp)
    5ee8:	98bff60e 	bge	r19,r2,5ec4 <__alt_data_end+0xf0005ec4>
    5eec:	d9801e04 	addi	r6,sp,120
    5ef0:	b80b883a 	mov	r5,r23
    5ef4:	8009883a 	mov	r4,r16
    5ef8:	000be580 	call	be58 <__sprint_r>
    5efc:	103eae1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    5f00:	8c7ffc04 	addi	r17,r17,-16
    5f04:	d8c02017 	ldw	r3,128(sp)
    5f08:	d8801f17 	ldw	r2,124(sp)
    5f0c:	da000404 	addi	r8,sp,16
    5f10:	e47fef16 	blt	fp,r17,5ed0 <__alt_data_end+0xf0005ed0>
    5f14:	9021883a 	mov	r16,r18
    5f18:	a825883a 	mov	r18,r21
    5f1c:	b02b883a 	mov	r21,r22
    5f20:	882d883a 	mov	r22,r17
    5f24:	dc402917 	ldw	r17,164(sp)
    5f28:	d9002b17 	ldw	r4,172(sp)
    5f2c:	1d87883a 	add	r3,r3,r22
    5f30:	10800044 	addi	r2,r2,1
    5f34:	41000015 	stw	r4,0(r8)
    5f38:	45800115 	stw	r22,4(r8)
    5f3c:	d8c02015 	stw	r3,128(sp)
    5f40:	d8801f15 	stw	r2,124(sp)
    5f44:	010001c4 	movi	r4,7
    5f48:	2081ee16 	blt	r4,r2,6704 <___vfprintf_internal_r+0x1154>
    5f4c:	42000204 	addi	r8,r8,8
    5f50:	9080400c 	andi	r2,r18,256
    5f54:	1001181e 	bne	r2,zero,63b8 <___vfprintf_internal_r+0xe08>
    5f58:	d9402e17 	ldw	r5,184(sp)
    5f5c:	d8801f17 	ldw	r2,124(sp)
    5f60:	44000015 	stw	r16,0(r8)
    5f64:	1947883a 	add	r3,r3,r5
    5f68:	10800044 	addi	r2,r2,1
    5f6c:	41400115 	stw	r5,4(r8)
    5f70:	d8c02015 	stw	r3,128(sp)
    5f74:	d8801f15 	stw	r2,124(sp)
    5f78:	010001c4 	movi	r4,7
    5f7c:	2081d316 	blt	r4,r2,66cc <___vfprintf_internal_r+0x111c>
    5f80:	42000204 	addi	r8,r8,8
    5f84:	9480010c 	andi	r18,r18,4
    5f88:	90003226 	beq	r18,zero,6054 <___vfprintf_internal_r+0xaa4>
    5f8c:	d9403117 	ldw	r5,196(sp)
    5f90:	d8802a17 	ldw	r2,168(sp)
    5f94:	28a1c83a 	sub	r16,r5,r2
    5f98:	04002e0e 	bge	zero,r16,6054 <___vfprintf_internal_r+0xaa4>
    5f9c:	04400404 	movi	r17,16
    5fa0:	d8801f17 	ldw	r2,124(sp)
    5fa4:	8c04a20e 	bge	r17,r16,7230 <___vfprintf_internal_r+0x1c80>
    5fa8:	01420034 	movhi	r5,2048
    5fac:	29403384 	addi	r5,r5,206
    5fb0:	d9403515 	stw	r5,212(sp)
    5fb4:	048001c4 	movi	r18,7
    5fb8:	dcc02c17 	ldw	r19,176(sp)
    5fbc:	00000306 	br	5fcc <___vfprintf_internal_r+0xa1c>
    5fc0:	843ffc04 	addi	r16,r16,-16
    5fc4:	42000204 	addi	r8,r8,8
    5fc8:	8c00130e 	bge	r17,r16,6018 <___vfprintf_internal_r+0xa68>
    5fcc:	01020034 	movhi	r4,2048
    5fd0:	18c00404 	addi	r3,r3,16
    5fd4:	10800044 	addi	r2,r2,1
    5fd8:	21003384 	addi	r4,r4,206
    5fdc:	41000015 	stw	r4,0(r8)
    5fe0:	44400115 	stw	r17,4(r8)
    5fe4:	d8c02015 	stw	r3,128(sp)
    5fe8:	d8801f15 	stw	r2,124(sp)
    5fec:	90bff40e 	bge	r18,r2,5fc0 <__alt_data_end+0xf0005fc0>
    5ff0:	d9801e04 	addi	r6,sp,120
    5ff4:	b80b883a 	mov	r5,r23
    5ff8:	9809883a 	mov	r4,r19
    5ffc:	000be580 	call	be58 <__sprint_r>
    6000:	103e6d1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6004:	843ffc04 	addi	r16,r16,-16
    6008:	d8c02017 	ldw	r3,128(sp)
    600c:	d8801f17 	ldw	r2,124(sp)
    6010:	da000404 	addi	r8,sp,16
    6014:	8c3fed16 	blt	r17,r16,5fcc <__alt_data_end+0xf0005fcc>
    6018:	d9403517 	ldw	r5,212(sp)
    601c:	1c07883a 	add	r3,r3,r16
    6020:	10800044 	addi	r2,r2,1
    6024:	41400015 	stw	r5,0(r8)
    6028:	44000115 	stw	r16,4(r8)
    602c:	d8c02015 	stw	r3,128(sp)
    6030:	d8801f15 	stw	r2,124(sp)
    6034:	010001c4 	movi	r4,7
    6038:	2080060e 	bge	r4,r2,6054 <___vfprintf_internal_r+0xaa4>
    603c:	d9002c17 	ldw	r4,176(sp)
    6040:	d9801e04 	addi	r6,sp,120
    6044:	b80b883a 	mov	r5,r23
    6048:	000be580 	call	be58 <__sprint_r>
    604c:	103e5a1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6050:	d8c02017 	ldw	r3,128(sp)
    6054:	d8803117 	ldw	r2,196(sp)
    6058:	d9002a17 	ldw	r4,168(sp)
    605c:	1100010e 	bge	r2,r4,6064 <___vfprintf_internal_r+0xab4>
    6060:	2005883a 	mov	r2,r4
    6064:	d9402f17 	ldw	r5,188(sp)
    6068:	288b883a 	add	r5,r5,r2
    606c:	d9402f15 	stw	r5,188(sp)
    6070:	18019e1e 	bne	r3,zero,66ec <___vfprintf_internal_r+0x113c>
    6074:	a8800007 	ldb	r2,0(r21)
    6078:	d8001f15 	stw	zero,124(sp)
    607c:	da000404 	addi	r8,sp,16
    6080:	103d851e 	bne	r2,zero,5698 <__alt_data_end+0xf0005698>
    6084:	a821883a 	mov	r16,r21
    6088:	003d9b06 	br	56f8 <__alt_data_end+0xf00056f8>
    608c:	18c03fcc 	andi	r3,r3,255
    6090:	1805c11e 	bne	r3,zero,7798 <___vfprintf_internal_r+0x21e8>
    6094:	94800414 	ori	r18,r18,16
    6098:	9080080c 	andi	r2,r18,32
    609c:	10020c26 	beq	r2,zero,68d0 <___vfprintf_internal_r+0x1320>
    60a0:	d8802d17 	ldw	r2,180(sp)
    60a4:	d9002917 	ldw	r4,164(sp)
    60a8:	d8002785 	stb	zero,158(sp)
    60ac:	10c00204 	addi	r3,r2,8
    60b0:	14c00017 	ldw	r19,0(r2)
    60b4:	15800117 	ldw	r22,4(r2)
    60b8:	20040f16 	blt	r4,zero,70f8 <___vfprintf_internal_r+0x1b48>
    60bc:	013fdfc4 	movi	r4,-129
    60c0:	9d84b03a 	or	r2,r19,r22
    60c4:	d8c02d15 	stw	r3,180(sp)
    60c8:	9124703a 	and	r18,r18,r4
    60cc:	0039883a 	mov	fp,zero
    60d0:	103e891e 	bne	r2,zero,5af8 <__alt_data_end+0xf0005af8>
    60d4:	d9002917 	ldw	r4,164(sp)
    60d8:	2002c11e 	bne	r4,zero,6be0 <___vfprintf_internal_r+0x1630>
    60dc:	d8002915 	stw	zero,164(sp)
    60e0:	d8002e15 	stw	zero,184(sp)
    60e4:	dc001e04 	addi	r16,sp,120
    60e8:	003ef806 	br	5ccc <__alt_data_end+0xf0005ccc>
    60ec:	18c03fcc 	andi	r3,r3,255
    60f0:	18059d1e 	bne	r3,zero,7768 <___vfprintf_internal_r+0x21b8>
    60f4:	01420034 	movhi	r5,2048
    60f8:	29402304 	addi	r5,r5,140
    60fc:	d9403915 	stw	r5,228(sp)
    6100:	9080080c 	andi	r2,r18,32
    6104:	10005226 	beq	r2,zero,6250 <___vfprintf_internal_r+0xca0>
    6108:	d8802d17 	ldw	r2,180(sp)
    610c:	14c00017 	ldw	r19,0(r2)
    6110:	15800117 	ldw	r22,4(r2)
    6114:	10800204 	addi	r2,r2,8
    6118:	d8802d15 	stw	r2,180(sp)
    611c:	9080004c 	andi	r2,r18,1
    6120:	10019026 	beq	r2,zero,6764 <___vfprintf_internal_r+0x11b4>
    6124:	9d84b03a 	or	r2,r19,r22
    6128:	10036926 	beq	r2,zero,6ed0 <___vfprintf_internal_r+0x1920>
    612c:	d8c02917 	ldw	r3,164(sp)
    6130:	00800c04 	movi	r2,48
    6134:	d8802705 	stb	r2,156(sp)
    6138:	dc402745 	stb	r17,157(sp)
    613c:	d8002785 	stb	zero,158(sp)
    6140:	90800094 	ori	r2,r18,2
    6144:	18045d16 	blt	r3,zero,72bc <___vfprintf_internal_r+0x1d0c>
    6148:	00bfdfc4 	movi	r2,-129
    614c:	90a4703a 	and	r18,r18,r2
    6150:	94800094 	ori	r18,r18,2
    6154:	0039883a 	mov	fp,zero
    6158:	d9003917 	ldw	r4,228(sp)
    615c:	dc001e04 	addi	r16,sp,120
    6160:	988003cc 	andi	r2,r19,15
    6164:	b006973a 	slli	r3,r22,28
    6168:	2085883a 	add	r2,r4,r2
    616c:	9826d13a 	srli	r19,r19,4
    6170:	10800003 	ldbu	r2,0(r2)
    6174:	b02cd13a 	srli	r22,r22,4
    6178:	843fffc4 	addi	r16,r16,-1
    617c:	1ce6b03a 	or	r19,r3,r19
    6180:	80800005 	stb	r2,0(r16)
    6184:	9d84b03a 	or	r2,r19,r22
    6188:	103ff51e 	bne	r2,zero,6160 <__alt_data_end+0xf0006160>
    618c:	d8c02817 	ldw	r3,160(sp)
    6190:	1c07c83a 	sub	r3,r3,r16
    6194:	d8c02e15 	stw	r3,184(sp)
    6198:	003ecc06 	br	5ccc <__alt_data_end+0xf0005ccc>
    619c:	18c03fcc 	andi	r3,r3,255
    61a0:	183e9f26 	beq	r3,zero,5c20 <__alt_data_end+0xf0005c20>
    61a4:	d9c02785 	stb	r7,158(sp)
    61a8:	003e9d06 	br	5c20 <__alt_data_end+0xf0005c20>
    61ac:	00c00044 	movi	r3,1
    61b0:	01c00ac4 	movi	r7,43
    61b4:	ac400007 	ldb	r17,0(r21)
    61b8:	003d5e06 	br	5734 <__alt_data_end+0xf0005734>
    61bc:	94800814 	ori	r18,r18,32
    61c0:	ac400007 	ldb	r17,0(r21)
    61c4:	003d5b06 	br	5734 <__alt_data_end+0xf0005734>
    61c8:	d8c02d17 	ldw	r3,180(sp)
    61cc:	d8002785 	stb	zero,158(sp)
    61d0:	1c000017 	ldw	r16,0(r3)
    61d4:	1cc00104 	addi	r19,r3,4
    61d8:	80041926 	beq	r16,zero,7240 <___vfprintf_internal_r+0x1c90>
    61dc:	d9002917 	ldw	r4,164(sp)
    61e0:	2003d016 	blt	r4,zero,7124 <___vfprintf_internal_r+0x1b74>
    61e4:	200d883a 	mov	r6,r4
    61e8:	000b883a 	mov	r5,zero
    61ec:	8009883a 	mov	r4,r16
    61f0:	da003d15 	stw	r8,244(sp)
    61f4:	000a9040 	call	a904 <memchr>
    61f8:	da003d17 	ldw	r8,244(sp)
    61fc:	10045426 	beq	r2,zero,7350 <___vfprintf_internal_r+0x1da0>
    6200:	1405c83a 	sub	r2,r2,r16
    6204:	d8802e15 	stw	r2,184(sp)
    6208:	1003cc16 	blt	r2,zero,713c <___vfprintf_internal_r+0x1b8c>
    620c:	df002783 	ldbu	fp,158(sp)
    6210:	d8802a15 	stw	r2,168(sp)
    6214:	dcc02d15 	stw	r19,180(sp)
    6218:	d8002915 	stw	zero,164(sp)
    621c:	d8003215 	stw	zero,200(sp)
    6220:	003eb006 	br	5ce4 <__alt_data_end+0xf0005ce4>
    6224:	18c03fcc 	andi	r3,r3,255
    6228:	183f9b26 	beq	r3,zero,6098 <__alt_data_end+0xf0006098>
    622c:	d9c02785 	stb	r7,158(sp)
    6230:	003f9906 	br	6098 <__alt_data_end+0xf0006098>
    6234:	18c03fcc 	andi	r3,r3,255
    6238:	1805551e 	bne	r3,zero,7790 <___vfprintf_internal_r+0x21e0>
    623c:	01420034 	movhi	r5,2048
    6240:	29402804 	addi	r5,r5,160
    6244:	d9403915 	stw	r5,228(sp)
    6248:	9080080c 	andi	r2,r18,32
    624c:	103fae1e 	bne	r2,zero,6108 <__alt_data_end+0xf0006108>
    6250:	9080040c 	andi	r2,r18,16
    6254:	1002de26 	beq	r2,zero,6dd0 <___vfprintf_internal_r+0x1820>
    6258:	d8c02d17 	ldw	r3,180(sp)
    625c:	002d883a 	mov	r22,zero
    6260:	1cc00017 	ldw	r19,0(r3)
    6264:	18c00104 	addi	r3,r3,4
    6268:	d8c02d15 	stw	r3,180(sp)
    626c:	003fab06 	br	611c <__alt_data_end+0xf000611c>
    6270:	38803fcc 	andi	r2,r7,255
    6274:	1080201c 	xori	r2,r2,128
    6278:	10bfe004 	addi	r2,r2,-128
    627c:	1002d21e 	bne	r2,zero,6dc8 <___vfprintf_internal_r+0x1818>
    6280:	00c00044 	movi	r3,1
    6284:	01c00804 	movi	r7,32
    6288:	ac400007 	ldb	r17,0(r21)
    628c:	003d2906 	br	5734 <__alt_data_end+0xf0005734>
    6290:	94800054 	ori	r18,r18,1
    6294:	ac400007 	ldb	r17,0(r21)
    6298:	003d2606 	br	5734 <__alt_data_end+0xf0005734>
    629c:	18c03fcc 	andi	r3,r3,255
    62a0:	183e0526 	beq	r3,zero,5ab8 <__alt_data_end+0xf0005ab8>
    62a4:	d9c02785 	stb	r7,158(sp)
    62a8:	003e0306 	br	5ab8 <__alt_data_end+0xf0005ab8>
    62ac:	94801014 	ori	r18,r18,64
    62b0:	ac400007 	ldb	r17,0(r21)
    62b4:	003d1f06 	br	5734 <__alt_data_end+0xf0005734>
    62b8:	ac400007 	ldb	r17,0(r21)
    62bc:	8a438726 	beq	r17,r9,70dc <___vfprintf_internal_r+0x1b2c>
    62c0:	94800414 	ori	r18,r18,16
    62c4:	003d1b06 	br	5734 <__alt_data_end+0xf0005734>
    62c8:	18c03fcc 	andi	r3,r3,255
    62cc:	1805341e 	bne	r3,zero,77a0 <___vfprintf_internal_r+0x21f0>
    62d0:	9080080c 	andi	r2,r18,32
    62d4:	1002cd26 	beq	r2,zero,6e0c <___vfprintf_internal_r+0x185c>
    62d8:	d9402d17 	ldw	r5,180(sp)
    62dc:	d9002f17 	ldw	r4,188(sp)
    62e0:	28800017 	ldw	r2,0(r5)
    62e4:	2007d7fa 	srai	r3,r4,31
    62e8:	29400104 	addi	r5,r5,4
    62ec:	d9402d15 	stw	r5,180(sp)
    62f0:	11000015 	stw	r4,0(r2)
    62f4:	10c00115 	stw	r3,4(r2)
    62f8:	003ce506 	br	5690 <__alt_data_end+0xf0005690>
    62fc:	d8c02d17 	ldw	r3,180(sp)
    6300:	d9002d17 	ldw	r4,180(sp)
    6304:	d8002785 	stb	zero,158(sp)
    6308:	18800017 	ldw	r2,0(r3)
    630c:	21000104 	addi	r4,r4,4
    6310:	00c00044 	movi	r3,1
    6314:	d8c02a15 	stw	r3,168(sp)
    6318:	d8801405 	stb	r2,80(sp)
    631c:	d9002d15 	stw	r4,180(sp)
    6320:	d8c02e15 	stw	r3,184(sp)
    6324:	d8002915 	stw	zero,164(sp)
    6328:	d8003215 	stw	zero,200(sp)
    632c:	dc001404 	addi	r16,sp,80
    6330:	0039883a 	mov	fp,zero
    6334:	003e7206 	br	5d00 <__alt_data_end+0xf0005d00>
    6338:	01020034 	movhi	r4,2048
    633c:	21002804 	addi	r4,r4,160
    6340:	0039883a 	mov	fp,zero
    6344:	d9003915 	stw	r4,228(sp)
    6348:	04401e04 	movi	r17,120
    634c:	003f8206 	br	6158 <__alt_data_end+0xf0006158>
    6350:	18c03fcc 	andi	r3,r3,255
    6354:	1805061e 	bne	r3,zero,7770 <___vfprintf_internal_r+0x21c0>
    6358:	883d9126 	beq	r17,zero,59a0 <__alt_data_end+0xf00059a0>
    635c:	00c00044 	movi	r3,1
    6360:	d8c02a15 	stw	r3,168(sp)
    6364:	dc401405 	stb	r17,80(sp)
    6368:	d8002785 	stb	zero,158(sp)
    636c:	003fec06 	br	6320 <__alt_data_end+0xf0006320>
    6370:	01420034 	movhi	r5,2048
    6374:	29402804 	addi	r5,r5,160
    6378:	d9403915 	stw	r5,228(sp)
    637c:	d8c02d15 	stw	r3,180(sp)
    6380:	1025883a 	mov	r18,r2
    6384:	04401e04 	movi	r17,120
    6388:	9d84b03a 	or	r2,r19,r22
    638c:	1000fc1e 	bne	r2,zero,6780 <___vfprintf_internal_r+0x11d0>
    6390:	0039883a 	mov	fp,zero
    6394:	00800084 	movi	r2,2
    6398:	10803fcc 	andi	r2,r2,255
    639c:	00c00044 	movi	r3,1
    63a0:	10c20f26 	beq	r2,r3,6be0 <___vfprintf_internal_r+0x1630>
    63a4:	00c00084 	movi	r3,2
    63a8:	10fd6326 	beq	r2,r3,5938 <__alt_data_end+0xf0005938>
    63ac:	003e2d06 	br	5c64 <__alt_data_end+0xf0005c64>
    63b0:	d8c02017 	ldw	r3,128(sp)
    63b4:	003e9306 	br	5e04 <__alt_data_end+0xf0005e04>
    63b8:	00801944 	movi	r2,101
    63bc:	14407e0e 	bge	r2,r17,65b8 <___vfprintf_internal_r+0x1008>
    63c0:	d9003617 	ldw	r4,216(sp)
    63c4:	d9403817 	ldw	r5,224(sp)
    63c8:	000d883a 	mov	r6,zero
    63cc:	000f883a 	mov	r7,zero
    63d0:	d8c03c15 	stw	r3,240(sp)
    63d4:	da003d15 	stw	r8,244(sp)
    63d8:	001064c0 	call	1064c <__eqdf2>
    63dc:	d8c03c17 	ldw	r3,240(sp)
    63e0:	da003d17 	ldw	r8,244(sp)
    63e4:	1000f71e 	bne	r2,zero,67c4 <___vfprintf_internal_r+0x1214>
    63e8:	d8801f17 	ldw	r2,124(sp)
    63ec:	01020034 	movhi	r4,2048
    63f0:	21002f04 	addi	r4,r4,188
    63f4:	18c00044 	addi	r3,r3,1
    63f8:	10800044 	addi	r2,r2,1
    63fc:	41000015 	stw	r4,0(r8)
    6400:	01000044 	movi	r4,1
    6404:	41000115 	stw	r4,4(r8)
    6408:	d8c02015 	stw	r3,128(sp)
    640c:	d8801f15 	stw	r2,124(sp)
    6410:	010001c4 	movi	r4,7
    6414:	2082b816 	blt	r4,r2,6ef8 <___vfprintf_internal_r+0x1948>
    6418:	42000204 	addi	r8,r8,8
    641c:	d8802617 	ldw	r2,152(sp)
    6420:	d9403317 	ldw	r5,204(sp)
    6424:	11400216 	blt	r2,r5,6430 <___vfprintf_internal_r+0xe80>
    6428:	9080004c 	andi	r2,r18,1
    642c:	103ed526 	beq	r2,zero,5f84 <__alt_data_end+0xf0005f84>
    6430:	d8803717 	ldw	r2,220(sp)
    6434:	d9003417 	ldw	r4,208(sp)
    6438:	d9403717 	ldw	r5,220(sp)
    643c:	1887883a 	add	r3,r3,r2
    6440:	d8801f17 	ldw	r2,124(sp)
    6444:	41000015 	stw	r4,0(r8)
    6448:	41400115 	stw	r5,4(r8)
    644c:	10800044 	addi	r2,r2,1
    6450:	d8c02015 	stw	r3,128(sp)
    6454:	d8801f15 	stw	r2,124(sp)
    6458:	010001c4 	movi	r4,7
    645c:	20832916 	blt	r4,r2,7104 <___vfprintf_internal_r+0x1b54>
    6460:	42000204 	addi	r8,r8,8
    6464:	d8803317 	ldw	r2,204(sp)
    6468:	143fffc4 	addi	r16,r2,-1
    646c:	043ec50e 	bge	zero,r16,5f84 <__alt_data_end+0xf0005f84>
    6470:	04400404 	movi	r17,16
    6474:	d8801f17 	ldw	r2,124(sp)
    6478:	8c00880e 	bge	r17,r16,669c <___vfprintf_internal_r+0x10ec>
    647c:	01420034 	movhi	r5,2048
    6480:	29402f84 	addi	r5,r5,190
    6484:	d9402b15 	stw	r5,172(sp)
    6488:	058001c4 	movi	r22,7
    648c:	dcc02c17 	ldw	r19,176(sp)
    6490:	00000306 	br	64a0 <___vfprintf_internal_r+0xef0>
    6494:	42000204 	addi	r8,r8,8
    6498:	843ffc04 	addi	r16,r16,-16
    649c:	8c00820e 	bge	r17,r16,66a8 <___vfprintf_internal_r+0x10f8>
    64a0:	18c00404 	addi	r3,r3,16
    64a4:	10800044 	addi	r2,r2,1
    64a8:	45000015 	stw	r20,0(r8)
    64ac:	44400115 	stw	r17,4(r8)
    64b0:	d8c02015 	stw	r3,128(sp)
    64b4:	d8801f15 	stw	r2,124(sp)
    64b8:	b0bff60e 	bge	r22,r2,6494 <__alt_data_end+0xf0006494>
    64bc:	d9801e04 	addi	r6,sp,120
    64c0:	b80b883a 	mov	r5,r23
    64c4:	9809883a 	mov	r4,r19
    64c8:	000be580 	call	be58 <__sprint_r>
    64cc:	103d3a1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    64d0:	d8c02017 	ldw	r3,128(sp)
    64d4:	d8801f17 	ldw	r2,124(sp)
    64d8:	da000404 	addi	r8,sp,16
    64dc:	003fee06 	br	6498 <__alt_data_end+0xf0006498>
    64e0:	d9403117 	ldw	r5,196(sp)
    64e4:	d8802a17 	ldw	r2,168(sp)
    64e8:	28adc83a 	sub	r22,r5,r2
    64ec:	05be630e 	bge	zero,r22,5e7c <__alt_data_end+0xf0005e7c>
    64f0:	07000404 	movi	fp,16
    64f4:	d8801f17 	ldw	r2,124(sp)
    64f8:	e5838f0e 	bge	fp,r22,7338 <___vfprintf_internal_r+0x1d88>
    64fc:	01420034 	movhi	r5,2048
    6500:	29402f84 	addi	r5,r5,190
    6504:	dc403015 	stw	r17,192(sp)
    6508:	d9402b15 	stw	r5,172(sp)
    650c:	b023883a 	mov	r17,r22
    6510:	04c001c4 	movi	r19,7
    6514:	a82d883a 	mov	r22,r21
    6518:	902b883a 	mov	r21,r18
    651c:	8025883a 	mov	r18,r16
    6520:	dc002c17 	ldw	r16,176(sp)
    6524:	00000306 	br	6534 <___vfprintf_internal_r+0xf84>
    6528:	8c7ffc04 	addi	r17,r17,-16
    652c:	42000204 	addi	r8,r8,8
    6530:	e440110e 	bge	fp,r17,6578 <___vfprintf_internal_r+0xfc8>
    6534:	18c00404 	addi	r3,r3,16
    6538:	10800044 	addi	r2,r2,1
    653c:	45000015 	stw	r20,0(r8)
    6540:	47000115 	stw	fp,4(r8)
    6544:	d8c02015 	stw	r3,128(sp)
    6548:	d8801f15 	stw	r2,124(sp)
    654c:	98bff60e 	bge	r19,r2,6528 <__alt_data_end+0xf0006528>
    6550:	d9801e04 	addi	r6,sp,120
    6554:	b80b883a 	mov	r5,r23
    6558:	8009883a 	mov	r4,r16
    655c:	000be580 	call	be58 <__sprint_r>
    6560:	103d151e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6564:	8c7ffc04 	addi	r17,r17,-16
    6568:	d8c02017 	ldw	r3,128(sp)
    656c:	d8801f17 	ldw	r2,124(sp)
    6570:	da000404 	addi	r8,sp,16
    6574:	e47fef16 	blt	fp,r17,6534 <__alt_data_end+0xf0006534>
    6578:	9021883a 	mov	r16,r18
    657c:	a825883a 	mov	r18,r21
    6580:	b02b883a 	mov	r21,r22
    6584:	882d883a 	mov	r22,r17
    6588:	dc403017 	ldw	r17,192(sp)
    658c:	d9002b17 	ldw	r4,172(sp)
    6590:	1d87883a 	add	r3,r3,r22
    6594:	10800044 	addi	r2,r2,1
    6598:	41000015 	stw	r4,0(r8)
    659c:	45800115 	stw	r22,4(r8)
    65a0:	d8c02015 	stw	r3,128(sp)
    65a4:	d8801f15 	stw	r2,124(sp)
    65a8:	010001c4 	movi	r4,7
    65ac:	20818e16 	blt	r4,r2,6be8 <___vfprintf_internal_r+0x1638>
    65b0:	42000204 	addi	r8,r8,8
    65b4:	003e3106 	br	5e7c <__alt_data_end+0xf0005e7c>
    65b8:	d9403317 	ldw	r5,204(sp)
    65bc:	00800044 	movi	r2,1
    65c0:	18c00044 	addi	r3,r3,1
    65c4:	1141530e 	bge	r2,r5,6b14 <___vfprintf_internal_r+0x1564>
    65c8:	dc401f17 	ldw	r17,124(sp)
    65cc:	00800044 	movi	r2,1
    65d0:	40800115 	stw	r2,4(r8)
    65d4:	8c400044 	addi	r17,r17,1
    65d8:	44000015 	stw	r16,0(r8)
    65dc:	d8c02015 	stw	r3,128(sp)
    65e0:	dc401f15 	stw	r17,124(sp)
    65e4:	008001c4 	movi	r2,7
    65e8:	14416b16 	blt	r2,r17,6b98 <___vfprintf_internal_r+0x15e8>
    65ec:	42000204 	addi	r8,r8,8
    65f0:	d8803717 	ldw	r2,220(sp)
    65f4:	d9003417 	ldw	r4,208(sp)
    65f8:	8c400044 	addi	r17,r17,1
    65fc:	10c7883a 	add	r3,r2,r3
    6600:	40800115 	stw	r2,4(r8)
    6604:	41000015 	stw	r4,0(r8)
    6608:	d8c02015 	stw	r3,128(sp)
    660c:	dc401f15 	stw	r17,124(sp)
    6610:	008001c4 	movi	r2,7
    6614:	14416916 	blt	r2,r17,6bbc <___vfprintf_internal_r+0x160c>
    6618:	45800204 	addi	r22,r8,8
    661c:	d9003617 	ldw	r4,216(sp)
    6620:	d9403817 	ldw	r5,224(sp)
    6624:	000d883a 	mov	r6,zero
    6628:	000f883a 	mov	r7,zero
    662c:	d8c03c15 	stw	r3,240(sp)
    6630:	001064c0 	call	1064c <__eqdf2>
    6634:	d8c03c17 	ldw	r3,240(sp)
    6638:	1000bc26 	beq	r2,zero,692c <___vfprintf_internal_r+0x137c>
    663c:	d9403317 	ldw	r5,204(sp)
    6640:	84000044 	addi	r16,r16,1
    6644:	8c400044 	addi	r17,r17,1
    6648:	28bfffc4 	addi	r2,r5,-1
    664c:	1887883a 	add	r3,r3,r2
    6650:	b0800115 	stw	r2,4(r22)
    6654:	b4000015 	stw	r16,0(r22)
    6658:	d8c02015 	stw	r3,128(sp)
    665c:	dc401f15 	stw	r17,124(sp)
    6660:	008001c4 	movi	r2,7
    6664:	14414316 	blt	r2,r17,6b74 <___vfprintf_internal_r+0x15c4>
    6668:	b5800204 	addi	r22,r22,8
    666c:	d9003a17 	ldw	r4,232(sp)
    6670:	df0022c4 	addi	fp,sp,139
    6674:	8c400044 	addi	r17,r17,1
    6678:	20c7883a 	add	r3,r4,r3
    667c:	b7000015 	stw	fp,0(r22)
    6680:	b1000115 	stw	r4,4(r22)
    6684:	d8c02015 	stw	r3,128(sp)
    6688:	dc401f15 	stw	r17,124(sp)
    668c:	008001c4 	movi	r2,7
    6690:	14400e16 	blt	r2,r17,66cc <___vfprintf_internal_r+0x111c>
    6694:	b2000204 	addi	r8,r22,8
    6698:	003e3a06 	br	5f84 <__alt_data_end+0xf0005f84>
    669c:	01020034 	movhi	r4,2048
    66a0:	21002f84 	addi	r4,r4,190
    66a4:	d9002b15 	stw	r4,172(sp)
    66a8:	d9002b17 	ldw	r4,172(sp)
    66ac:	1c07883a 	add	r3,r3,r16
    66b0:	44000115 	stw	r16,4(r8)
    66b4:	41000015 	stw	r4,0(r8)
    66b8:	10800044 	addi	r2,r2,1
    66bc:	d8c02015 	stw	r3,128(sp)
    66c0:	d8801f15 	stw	r2,124(sp)
    66c4:	010001c4 	movi	r4,7
    66c8:	20be2d0e 	bge	r4,r2,5f80 <__alt_data_end+0xf0005f80>
    66cc:	d9002c17 	ldw	r4,176(sp)
    66d0:	d9801e04 	addi	r6,sp,120
    66d4:	b80b883a 	mov	r5,r23
    66d8:	000be580 	call	be58 <__sprint_r>
    66dc:	103cb61e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    66e0:	d8c02017 	ldw	r3,128(sp)
    66e4:	da000404 	addi	r8,sp,16
    66e8:	003e2606 	br	5f84 <__alt_data_end+0xf0005f84>
    66ec:	d9002c17 	ldw	r4,176(sp)
    66f0:	d9801e04 	addi	r6,sp,120
    66f4:	b80b883a 	mov	r5,r23
    66f8:	000be580 	call	be58 <__sprint_r>
    66fc:	103e5d26 	beq	r2,zero,6074 <__alt_data_end+0xf0006074>
    6700:	003cad06 	br	59b8 <__alt_data_end+0xf00059b8>
    6704:	d9002c17 	ldw	r4,176(sp)
    6708:	d9801e04 	addi	r6,sp,120
    670c:	b80b883a 	mov	r5,r23
    6710:	000be580 	call	be58 <__sprint_r>
    6714:	103ca81e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6718:	d8c02017 	ldw	r3,128(sp)
    671c:	da000404 	addi	r8,sp,16
    6720:	003e0b06 	br	5f50 <__alt_data_end+0xf0005f50>
    6724:	d9002c17 	ldw	r4,176(sp)
    6728:	d9801e04 	addi	r6,sp,120
    672c:	b80b883a 	mov	r5,r23
    6730:	000be580 	call	be58 <__sprint_r>
    6734:	103ca01e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6738:	d8c02017 	ldw	r3,128(sp)
    673c:	da000404 	addi	r8,sp,16
    6740:	003dbd06 	br	5e38 <__alt_data_end+0xf0005e38>
    6744:	d9002c17 	ldw	r4,176(sp)
    6748:	d9801e04 	addi	r6,sp,120
    674c:	b80b883a 	mov	r5,r23
    6750:	000be580 	call	be58 <__sprint_r>
    6754:	103c981e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6758:	d8c02017 	ldw	r3,128(sp)
    675c:	da000404 	addi	r8,sp,16
    6760:	003dc306 	br	5e70 <__alt_data_end+0xf0005e70>
    6764:	d8802917 	ldw	r2,164(sp)
    6768:	d8002785 	stb	zero,158(sp)
    676c:	103f0616 	blt	r2,zero,6388 <__alt_data_end+0xf0006388>
    6770:	00ffdfc4 	movi	r3,-129
    6774:	9d84b03a 	or	r2,r19,r22
    6778:	90e4703a 	and	r18,r18,r3
    677c:	103c6b26 	beq	r2,zero,592c <__alt_data_end+0xf000592c>
    6780:	0039883a 	mov	fp,zero
    6784:	003e7406 	br	6158 <__alt_data_end+0xf0006158>
    6788:	9080040c 	andi	r2,r18,16
    678c:	1001b326 	beq	r2,zero,6e5c <___vfprintf_internal_r+0x18ac>
    6790:	d9002d17 	ldw	r4,180(sp)
    6794:	d9402917 	ldw	r5,164(sp)
    6798:	d8002785 	stb	zero,158(sp)
    679c:	20800104 	addi	r2,r4,4
    67a0:	24c00017 	ldw	r19,0(r4)
    67a4:	002d883a 	mov	r22,zero
    67a8:	2801b516 	blt	r5,zero,6e80 <___vfprintf_internal_r+0x18d0>
    67ac:	00ffdfc4 	movi	r3,-129
    67b0:	d8802d15 	stw	r2,180(sp)
    67b4:	90e4703a 	and	r18,r18,r3
    67b8:	983d2726 	beq	r19,zero,5c58 <__alt_data_end+0xf0005c58>
    67bc:	0039883a 	mov	fp,zero
    67c0:	003d2a06 	br	5c6c <__alt_data_end+0xf0005c6c>
    67c4:	dc402617 	ldw	r17,152(sp)
    67c8:	0441d30e 	bge	zero,r17,6f18 <___vfprintf_internal_r+0x1968>
    67cc:	dc403217 	ldw	r17,200(sp)
    67d0:	d8803317 	ldw	r2,204(sp)
    67d4:	1440010e 	bge	r2,r17,67dc <___vfprintf_internal_r+0x122c>
    67d8:	1023883a 	mov	r17,r2
    67dc:	04400a0e 	bge	zero,r17,6808 <___vfprintf_internal_r+0x1258>
    67e0:	d8801f17 	ldw	r2,124(sp)
    67e4:	1c47883a 	add	r3,r3,r17
    67e8:	44000015 	stw	r16,0(r8)
    67ec:	10800044 	addi	r2,r2,1
    67f0:	44400115 	stw	r17,4(r8)
    67f4:	d8c02015 	stw	r3,128(sp)
    67f8:	d8801f15 	stw	r2,124(sp)
    67fc:	010001c4 	movi	r4,7
    6800:	20826516 	blt	r4,r2,7198 <___vfprintf_internal_r+0x1be8>
    6804:	42000204 	addi	r8,r8,8
    6808:	88026116 	blt	r17,zero,7190 <___vfprintf_internal_r+0x1be0>
    680c:	d9003217 	ldw	r4,200(sp)
    6810:	2463c83a 	sub	r17,r4,r17
    6814:	04407b0e 	bge	zero,r17,6a04 <___vfprintf_internal_r+0x1454>
    6818:	05800404 	movi	r22,16
    681c:	d8801f17 	ldw	r2,124(sp)
    6820:	b4419d0e 	bge	r22,r17,6e98 <___vfprintf_internal_r+0x18e8>
    6824:	01020034 	movhi	r4,2048
    6828:	21002f84 	addi	r4,r4,190
    682c:	d9002b15 	stw	r4,172(sp)
    6830:	070001c4 	movi	fp,7
    6834:	dcc02c17 	ldw	r19,176(sp)
    6838:	00000306 	br	6848 <___vfprintf_internal_r+0x1298>
    683c:	42000204 	addi	r8,r8,8
    6840:	8c7ffc04 	addi	r17,r17,-16
    6844:	b441970e 	bge	r22,r17,6ea4 <___vfprintf_internal_r+0x18f4>
    6848:	18c00404 	addi	r3,r3,16
    684c:	10800044 	addi	r2,r2,1
    6850:	45000015 	stw	r20,0(r8)
    6854:	45800115 	stw	r22,4(r8)
    6858:	d8c02015 	stw	r3,128(sp)
    685c:	d8801f15 	stw	r2,124(sp)
    6860:	e0bff60e 	bge	fp,r2,683c <__alt_data_end+0xf000683c>
    6864:	d9801e04 	addi	r6,sp,120
    6868:	b80b883a 	mov	r5,r23
    686c:	9809883a 	mov	r4,r19
    6870:	000be580 	call	be58 <__sprint_r>
    6874:	103c501e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6878:	d8c02017 	ldw	r3,128(sp)
    687c:	d8801f17 	ldw	r2,124(sp)
    6880:	da000404 	addi	r8,sp,16
    6884:	003fee06 	br	6840 <__alt_data_end+0xf0006840>
    6888:	d9002c17 	ldw	r4,176(sp)
    688c:	d9801e04 	addi	r6,sp,120
    6890:	b80b883a 	mov	r5,r23
    6894:	000be580 	call	be58 <__sprint_r>
    6898:	103c471e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    689c:	d8c02017 	ldw	r3,128(sp)
    68a0:	df002787 	ldb	fp,158(sp)
    68a4:	da000404 	addi	r8,sp,16
    68a8:	003d5606 	br	5e04 <__alt_data_end+0xf0005e04>
    68ac:	9080040c 	andi	r2,r18,16
    68b0:	10016126 	beq	r2,zero,6e38 <___vfprintf_internal_r+0x1888>
    68b4:	d8802d17 	ldw	r2,180(sp)
    68b8:	14c00017 	ldw	r19,0(r2)
    68bc:	10800104 	addi	r2,r2,4
    68c0:	d8802d15 	stw	r2,180(sp)
    68c4:	982dd7fa 	srai	r22,r19,31
    68c8:	b005883a 	mov	r2,r22
    68cc:	003c8206 	br	5ad8 <__alt_data_end+0xf0005ad8>
    68d0:	9080040c 	andi	r2,r18,16
    68d4:	10003526 	beq	r2,zero,69ac <___vfprintf_internal_r+0x13fc>
    68d8:	d9402d17 	ldw	r5,180(sp)
    68dc:	d8c02917 	ldw	r3,164(sp)
    68e0:	d8002785 	stb	zero,158(sp)
    68e4:	28800104 	addi	r2,r5,4
    68e8:	2cc00017 	ldw	r19,0(r5)
    68ec:	002d883a 	mov	r22,zero
    68f0:	18003716 	blt	r3,zero,69d0 <___vfprintf_internal_r+0x1420>
    68f4:	00ffdfc4 	movi	r3,-129
    68f8:	d8802d15 	stw	r2,180(sp)
    68fc:	90e4703a 	and	r18,r18,r3
    6900:	0039883a 	mov	fp,zero
    6904:	983df326 	beq	r19,zero,60d4 <__alt_data_end+0xf00060d4>
    6908:	00800244 	movi	r2,9
    690c:	14fc7b36 	bltu	r2,r19,5afc <__alt_data_end+0xf0005afc>
    6910:	d8c02817 	ldw	r3,160(sp)
    6914:	dc001dc4 	addi	r16,sp,119
    6918:	9cc00c04 	addi	r19,r19,48
    691c:	1c07c83a 	sub	r3,r3,r16
    6920:	dcc01dc5 	stb	r19,119(sp)
    6924:	d8c02e15 	stw	r3,184(sp)
    6928:	003ce806 	br	5ccc <__alt_data_end+0xf0005ccc>
    692c:	d8803317 	ldw	r2,204(sp)
    6930:	143fffc4 	addi	r16,r2,-1
    6934:	043f4d0e 	bge	zero,r16,666c <__alt_data_end+0xf000666c>
    6938:	07000404 	movi	fp,16
    693c:	e400810e 	bge	fp,r16,6b44 <___vfprintf_internal_r+0x1594>
    6940:	01420034 	movhi	r5,2048
    6944:	29402f84 	addi	r5,r5,190
    6948:	d9402b15 	stw	r5,172(sp)
    694c:	01c001c4 	movi	r7,7
    6950:	dcc02c17 	ldw	r19,176(sp)
    6954:	00000306 	br	6964 <___vfprintf_internal_r+0x13b4>
    6958:	b5800204 	addi	r22,r22,8
    695c:	843ffc04 	addi	r16,r16,-16
    6960:	e4007b0e 	bge	fp,r16,6b50 <___vfprintf_internal_r+0x15a0>
    6964:	18c00404 	addi	r3,r3,16
    6968:	8c400044 	addi	r17,r17,1
    696c:	b5000015 	stw	r20,0(r22)
    6970:	b7000115 	stw	fp,4(r22)
    6974:	d8c02015 	stw	r3,128(sp)
    6978:	dc401f15 	stw	r17,124(sp)
    697c:	3c7ff60e 	bge	r7,r17,6958 <__alt_data_end+0xf0006958>
    6980:	d9801e04 	addi	r6,sp,120
    6984:	b80b883a 	mov	r5,r23
    6988:	9809883a 	mov	r4,r19
    698c:	d9c03c15 	stw	r7,240(sp)
    6990:	000be580 	call	be58 <__sprint_r>
    6994:	d9c03c17 	ldw	r7,240(sp)
    6998:	103c071e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    699c:	d8c02017 	ldw	r3,128(sp)
    69a0:	dc401f17 	ldw	r17,124(sp)
    69a4:	dd800404 	addi	r22,sp,16
    69a8:	003fec06 	br	695c <__alt_data_end+0xf000695c>
    69ac:	9080100c 	andi	r2,r18,64
    69b0:	d8002785 	stb	zero,158(sp)
    69b4:	10010e26 	beq	r2,zero,6df0 <___vfprintf_internal_r+0x1840>
    69b8:	d9002d17 	ldw	r4,180(sp)
    69bc:	d9402917 	ldw	r5,164(sp)
    69c0:	002d883a 	mov	r22,zero
    69c4:	20800104 	addi	r2,r4,4
    69c8:	24c0000b 	ldhu	r19,0(r4)
    69cc:	283fc90e 	bge	r5,zero,68f4 <__alt_data_end+0xf00068f4>
    69d0:	d8802d15 	stw	r2,180(sp)
    69d4:	0039883a 	mov	fp,zero
    69d8:	9d84b03a 	or	r2,r19,r22
    69dc:	103c461e 	bne	r2,zero,5af8 <__alt_data_end+0xf0005af8>
    69e0:	00800044 	movi	r2,1
    69e4:	003e6c06 	br	6398 <__alt_data_end+0xf0006398>
    69e8:	d9002c17 	ldw	r4,176(sp)
    69ec:	d9801e04 	addi	r6,sp,120
    69f0:	b80b883a 	mov	r5,r23
    69f4:	000be580 	call	be58 <__sprint_r>
    69f8:	103bef1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    69fc:	d8c02017 	ldw	r3,128(sp)
    6a00:	da000404 	addi	r8,sp,16
    6a04:	d9003217 	ldw	r4,200(sp)
    6a08:	d8802617 	ldw	r2,152(sp)
    6a0c:	d9403317 	ldw	r5,204(sp)
    6a10:	8123883a 	add	r17,r16,r4
    6a14:	11400216 	blt	r2,r5,6a20 <___vfprintf_internal_r+0x1470>
    6a18:	9100004c 	andi	r4,r18,1
    6a1c:	20000d26 	beq	r4,zero,6a54 <___vfprintf_internal_r+0x14a4>
    6a20:	d9003717 	ldw	r4,220(sp)
    6a24:	d9403417 	ldw	r5,208(sp)
    6a28:	1907883a 	add	r3,r3,r4
    6a2c:	d9001f17 	ldw	r4,124(sp)
    6a30:	41400015 	stw	r5,0(r8)
    6a34:	d9403717 	ldw	r5,220(sp)
    6a38:	21000044 	addi	r4,r4,1
    6a3c:	d8c02015 	stw	r3,128(sp)
    6a40:	41400115 	stw	r5,4(r8)
    6a44:	d9001f15 	stw	r4,124(sp)
    6a48:	014001c4 	movi	r5,7
    6a4c:	2901e816 	blt	r5,r4,71f0 <___vfprintf_internal_r+0x1c40>
    6a50:	42000204 	addi	r8,r8,8
    6a54:	d9003317 	ldw	r4,204(sp)
    6a58:	8121883a 	add	r16,r16,r4
    6a5c:	2085c83a 	sub	r2,r4,r2
    6a60:	8461c83a 	sub	r16,r16,r17
    6a64:	1400010e 	bge	r2,r16,6a6c <___vfprintf_internal_r+0x14bc>
    6a68:	1021883a 	mov	r16,r2
    6a6c:	04000a0e 	bge	zero,r16,6a98 <___vfprintf_internal_r+0x14e8>
    6a70:	d9001f17 	ldw	r4,124(sp)
    6a74:	1c07883a 	add	r3,r3,r16
    6a78:	44400015 	stw	r17,0(r8)
    6a7c:	21000044 	addi	r4,r4,1
    6a80:	44000115 	stw	r16,4(r8)
    6a84:	d8c02015 	stw	r3,128(sp)
    6a88:	d9001f15 	stw	r4,124(sp)
    6a8c:	014001c4 	movi	r5,7
    6a90:	2901fb16 	blt	r5,r4,7280 <___vfprintf_internal_r+0x1cd0>
    6a94:	42000204 	addi	r8,r8,8
    6a98:	8001f716 	blt	r16,zero,7278 <___vfprintf_internal_r+0x1cc8>
    6a9c:	1421c83a 	sub	r16,r2,r16
    6aa0:	043d380e 	bge	zero,r16,5f84 <__alt_data_end+0xf0005f84>
    6aa4:	04400404 	movi	r17,16
    6aa8:	d8801f17 	ldw	r2,124(sp)
    6aac:	8c3efb0e 	bge	r17,r16,669c <__alt_data_end+0xf000669c>
    6ab0:	01420034 	movhi	r5,2048
    6ab4:	29402f84 	addi	r5,r5,190
    6ab8:	d9402b15 	stw	r5,172(sp)
    6abc:	058001c4 	movi	r22,7
    6ac0:	dcc02c17 	ldw	r19,176(sp)
    6ac4:	00000306 	br	6ad4 <___vfprintf_internal_r+0x1524>
    6ac8:	42000204 	addi	r8,r8,8
    6acc:	843ffc04 	addi	r16,r16,-16
    6ad0:	8c3ef50e 	bge	r17,r16,66a8 <__alt_data_end+0xf00066a8>
    6ad4:	18c00404 	addi	r3,r3,16
    6ad8:	10800044 	addi	r2,r2,1
    6adc:	45000015 	stw	r20,0(r8)
    6ae0:	44400115 	stw	r17,4(r8)
    6ae4:	d8c02015 	stw	r3,128(sp)
    6ae8:	d8801f15 	stw	r2,124(sp)
    6aec:	b0bff60e 	bge	r22,r2,6ac8 <__alt_data_end+0xf0006ac8>
    6af0:	d9801e04 	addi	r6,sp,120
    6af4:	b80b883a 	mov	r5,r23
    6af8:	9809883a 	mov	r4,r19
    6afc:	000be580 	call	be58 <__sprint_r>
    6b00:	103bad1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6b04:	d8c02017 	ldw	r3,128(sp)
    6b08:	d8801f17 	ldw	r2,124(sp)
    6b0c:	da000404 	addi	r8,sp,16
    6b10:	003fee06 	br	6acc <__alt_data_end+0xf0006acc>
    6b14:	9088703a 	and	r4,r18,r2
    6b18:	203eab1e 	bne	r4,zero,65c8 <__alt_data_end+0xf00065c8>
    6b1c:	dc401f17 	ldw	r17,124(sp)
    6b20:	40800115 	stw	r2,4(r8)
    6b24:	44000015 	stw	r16,0(r8)
    6b28:	8c400044 	addi	r17,r17,1
    6b2c:	d8c02015 	stw	r3,128(sp)
    6b30:	dc401f15 	stw	r17,124(sp)
    6b34:	008001c4 	movi	r2,7
    6b38:	14400e16 	blt	r2,r17,6b74 <___vfprintf_internal_r+0x15c4>
    6b3c:	45800204 	addi	r22,r8,8
    6b40:	003eca06 	br	666c <__alt_data_end+0xf000666c>
    6b44:	01020034 	movhi	r4,2048
    6b48:	21002f84 	addi	r4,r4,190
    6b4c:	d9002b15 	stw	r4,172(sp)
    6b50:	d8802b17 	ldw	r2,172(sp)
    6b54:	1c07883a 	add	r3,r3,r16
    6b58:	8c400044 	addi	r17,r17,1
    6b5c:	b0800015 	stw	r2,0(r22)
    6b60:	b4000115 	stw	r16,4(r22)
    6b64:	d8c02015 	stw	r3,128(sp)
    6b68:	dc401f15 	stw	r17,124(sp)
    6b6c:	008001c4 	movi	r2,7
    6b70:	147ebd0e 	bge	r2,r17,6668 <__alt_data_end+0xf0006668>
    6b74:	d9002c17 	ldw	r4,176(sp)
    6b78:	d9801e04 	addi	r6,sp,120
    6b7c:	b80b883a 	mov	r5,r23
    6b80:	000be580 	call	be58 <__sprint_r>
    6b84:	103b8c1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6b88:	d8c02017 	ldw	r3,128(sp)
    6b8c:	dc401f17 	ldw	r17,124(sp)
    6b90:	dd800404 	addi	r22,sp,16
    6b94:	003eb506 	br	666c <__alt_data_end+0xf000666c>
    6b98:	d9002c17 	ldw	r4,176(sp)
    6b9c:	d9801e04 	addi	r6,sp,120
    6ba0:	b80b883a 	mov	r5,r23
    6ba4:	000be580 	call	be58 <__sprint_r>
    6ba8:	103b831e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6bac:	d8c02017 	ldw	r3,128(sp)
    6bb0:	dc401f17 	ldw	r17,124(sp)
    6bb4:	da000404 	addi	r8,sp,16
    6bb8:	003e8d06 	br	65f0 <__alt_data_end+0xf00065f0>
    6bbc:	d9002c17 	ldw	r4,176(sp)
    6bc0:	d9801e04 	addi	r6,sp,120
    6bc4:	b80b883a 	mov	r5,r23
    6bc8:	000be580 	call	be58 <__sprint_r>
    6bcc:	103b7a1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6bd0:	d8c02017 	ldw	r3,128(sp)
    6bd4:	dc401f17 	ldw	r17,124(sp)
    6bd8:	dd800404 	addi	r22,sp,16
    6bdc:	003e8f06 	br	661c <__alt_data_end+0xf000661c>
    6be0:	0027883a 	mov	r19,zero
    6be4:	003f4a06 	br	6910 <__alt_data_end+0xf0006910>
    6be8:	d9002c17 	ldw	r4,176(sp)
    6bec:	d9801e04 	addi	r6,sp,120
    6bf0:	b80b883a 	mov	r5,r23
    6bf4:	000be580 	call	be58 <__sprint_r>
    6bf8:	103b6f1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6bfc:	d8c02017 	ldw	r3,128(sp)
    6c00:	da000404 	addi	r8,sp,16
    6c04:	003c9d06 	br	5e7c <__alt_data_end+0xf0005e7c>
    6c08:	04e7c83a 	sub	r19,zero,r19
    6c0c:	9804c03a 	cmpne	r2,r19,zero
    6c10:	05adc83a 	sub	r22,zero,r22
    6c14:	b0adc83a 	sub	r22,r22,r2
    6c18:	d8802917 	ldw	r2,164(sp)
    6c1c:	07000b44 	movi	fp,45
    6c20:	df002785 	stb	fp,158(sp)
    6c24:	10017b16 	blt	r2,zero,7214 <___vfprintf_internal_r+0x1c64>
    6c28:	00bfdfc4 	movi	r2,-129
    6c2c:	90a4703a 	and	r18,r18,r2
    6c30:	003bb106 	br	5af8 <__alt_data_end+0xf0005af8>
    6c34:	d9003617 	ldw	r4,216(sp)
    6c38:	d9403817 	ldw	r5,224(sp)
    6c3c:	da003d15 	stw	r8,244(sp)
    6c40:	000b9e40 	call	b9e4 <__fpclassifyd>
    6c44:	da003d17 	ldw	r8,244(sp)
    6c48:	1000f026 	beq	r2,zero,700c <___vfprintf_internal_r+0x1a5c>
    6c4c:	d9002917 	ldw	r4,164(sp)
    6c50:	05bff7c4 	movi	r22,-33
    6c54:	00bfffc4 	movi	r2,-1
    6c58:	8dac703a 	and	r22,r17,r22
    6c5c:	20820026 	beq	r4,r2,7460 <___vfprintf_internal_r+0x1eb0>
    6c60:	008011c4 	movi	r2,71
    6c64:	b081f726 	beq	r22,r2,7444 <___vfprintf_internal_r+0x1e94>
    6c68:	d9003817 	ldw	r4,224(sp)
    6c6c:	90c04014 	ori	r3,r18,256
    6c70:	d8c02b15 	stw	r3,172(sp)
    6c74:	20021516 	blt	r4,zero,74cc <___vfprintf_internal_r+0x1f1c>
    6c78:	dcc03817 	ldw	r19,224(sp)
    6c7c:	d8002a05 	stb	zero,168(sp)
    6c80:	00801984 	movi	r2,102
    6c84:	8881f926 	beq	r17,r2,746c <___vfprintf_internal_r+0x1ebc>
    6c88:	00801184 	movi	r2,70
    6c8c:	88821c26 	beq	r17,r2,7500 <___vfprintf_internal_r+0x1f50>
    6c90:	00801144 	movi	r2,69
    6c94:	b081ef26 	beq	r22,r2,7454 <___vfprintf_internal_r+0x1ea4>
    6c98:	d8c02917 	ldw	r3,164(sp)
    6c9c:	d8802104 	addi	r2,sp,132
    6ca0:	d8800315 	stw	r2,12(sp)
    6ca4:	d9403617 	ldw	r5,216(sp)
    6ca8:	d8802504 	addi	r2,sp,148
    6cac:	d9002c17 	ldw	r4,176(sp)
    6cb0:	d8800215 	stw	r2,8(sp)
    6cb4:	d8802604 	addi	r2,sp,152
    6cb8:	d8c00015 	stw	r3,0(sp)
    6cbc:	d8800115 	stw	r2,4(sp)
    6cc0:	01c00084 	movi	r7,2
    6cc4:	980d883a 	mov	r6,r19
    6cc8:	d8c03c15 	stw	r3,240(sp)
    6ccc:	da003d15 	stw	r8,244(sp)
    6cd0:	0007bd40 	call	7bd4 <_dtoa_r>
    6cd4:	1021883a 	mov	r16,r2
    6cd8:	008019c4 	movi	r2,103
    6cdc:	d8c03c17 	ldw	r3,240(sp)
    6ce0:	da003d17 	ldw	r8,244(sp)
    6ce4:	88817126 	beq	r17,r2,72ac <___vfprintf_internal_r+0x1cfc>
    6ce8:	008011c4 	movi	r2,71
    6cec:	88829226 	beq	r17,r2,7738 <___vfprintf_internal_r+0x2188>
    6cf0:	80f9883a 	add	fp,r16,r3
    6cf4:	d9003617 	ldw	r4,216(sp)
    6cf8:	000d883a 	mov	r6,zero
    6cfc:	000f883a 	mov	r7,zero
    6d00:	980b883a 	mov	r5,r19
    6d04:	da003d15 	stw	r8,244(sp)
    6d08:	001064c0 	call	1064c <__eqdf2>
    6d0c:	da003d17 	ldw	r8,244(sp)
    6d10:	10018d26 	beq	r2,zero,7348 <___vfprintf_internal_r+0x1d98>
    6d14:	d8802117 	ldw	r2,132(sp)
    6d18:	1700062e 	bgeu	r2,fp,6d34 <___vfprintf_internal_r+0x1784>
    6d1c:	01000c04 	movi	r4,48
    6d20:	10c00044 	addi	r3,r2,1
    6d24:	d8c02115 	stw	r3,132(sp)
    6d28:	11000005 	stb	r4,0(r2)
    6d2c:	d8802117 	ldw	r2,132(sp)
    6d30:	173ffb36 	bltu	r2,fp,6d20 <__alt_data_end+0xf0006d20>
    6d34:	1405c83a 	sub	r2,r2,r16
    6d38:	d8803315 	stw	r2,204(sp)
    6d3c:	008011c4 	movi	r2,71
    6d40:	b0817626 	beq	r22,r2,731c <___vfprintf_internal_r+0x1d6c>
    6d44:	00801944 	movi	r2,101
    6d48:	1442810e 	bge	r2,r17,7750 <___vfprintf_internal_r+0x21a0>
    6d4c:	d8c02617 	ldw	r3,152(sp)
    6d50:	00801984 	movi	r2,102
    6d54:	d8c03215 	stw	r3,200(sp)
    6d58:	8881fe26 	beq	r17,r2,7554 <___vfprintf_internal_r+0x1fa4>
    6d5c:	d8c03217 	ldw	r3,200(sp)
    6d60:	d9003317 	ldw	r4,204(sp)
    6d64:	1901dd16 	blt	r3,r4,74dc <___vfprintf_internal_r+0x1f2c>
    6d68:	9480004c 	andi	r18,r18,1
    6d6c:	90022b1e 	bne	r18,zero,761c <___vfprintf_internal_r+0x206c>
    6d70:	1805883a 	mov	r2,r3
    6d74:	18028016 	blt	r3,zero,7778 <___vfprintf_internal_r+0x21c8>
    6d78:	d8c03217 	ldw	r3,200(sp)
    6d7c:	044019c4 	movi	r17,103
    6d80:	d8c02e15 	stw	r3,184(sp)
    6d84:	df002a07 	ldb	fp,168(sp)
    6d88:	e001531e 	bne	fp,zero,72d8 <___vfprintf_internal_r+0x1d28>
    6d8c:	df002783 	ldbu	fp,158(sp)
    6d90:	d8802a15 	stw	r2,168(sp)
    6d94:	dc802b17 	ldw	r18,172(sp)
    6d98:	d8002915 	stw	zero,164(sp)
    6d9c:	003bd106 	br	5ce4 <__alt_data_end+0xf0005ce4>
    6da0:	d8802d17 	ldw	r2,180(sp)
    6da4:	d8c02d17 	ldw	r3,180(sp)
    6da8:	d9002d17 	ldw	r4,180(sp)
    6dac:	10800017 	ldw	r2,0(r2)
    6db0:	18c00117 	ldw	r3,4(r3)
    6db4:	21000204 	addi	r4,r4,8
    6db8:	d8803615 	stw	r2,216(sp)
    6dbc:	d8c03815 	stw	r3,224(sp)
    6dc0:	d9002d15 	stw	r4,180(sp)
    6dc4:	003b7506 	br	5b9c <__alt_data_end+0xf0005b9c>
    6dc8:	ac400007 	ldb	r17,0(r21)
    6dcc:	003a5906 	br	5734 <__alt_data_end+0xf0005734>
    6dd0:	9080100c 	andi	r2,r18,64
    6dd4:	1000a826 	beq	r2,zero,7078 <___vfprintf_internal_r+0x1ac8>
    6dd8:	d9002d17 	ldw	r4,180(sp)
    6ddc:	002d883a 	mov	r22,zero
    6de0:	24c0000b 	ldhu	r19,0(r4)
    6de4:	21000104 	addi	r4,r4,4
    6de8:	d9002d15 	stw	r4,180(sp)
    6dec:	003ccb06 	br	611c <__alt_data_end+0xf000611c>
    6df0:	d8c02d17 	ldw	r3,180(sp)
    6df4:	d9002917 	ldw	r4,164(sp)
    6df8:	002d883a 	mov	r22,zero
    6dfc:	18800104 	addi	r2,r3,4
    6e00:	1cc00017 	ldw	r19,0(r3)
    6e04:	203ebb0e 	bge	r4,zero,68f4 <__alt_data_end+0xf00068f4>
    6e08:	003ef106 	br	69d0 <__alt_data_end+0xf00069d0>
    6e0c:	9080040c 	andi	r2,r18,16
    6e10:	1000921e 	bne	r2,zero,705c <___vfprintf_internal_r+0x1aac>
    6e14:	9480100c 	andi	r18,r18,64
    6e18:	90013926 	beq	r18,zero,7300 <___vfprintf_internal_r+0x1d50>
    6e1c:	d9002d17 	ldw	r4,180(sp)
    6e20:	d9402f17 	ldw	r5,188(sp)
    6e24:	20800017 	ldw	r2,0(r4)
    6e28:	21000104 	addi	r4,r4,4
    6e2c:	d9002d15 	stw	r4,180(sp)
    6e30:	1140000d 	sth	r5,0(r2)
    6e34:	003a1606 	br	5690 <__alt_data_end+0xf0005690>
    6e38:	9080100c 	andi	r2,r18,64
    6e3c:	10008026 	beq	r2,zero,7040 <___vfprintf_internal_r+0x1a90>
    6e40:	d8c02d17 	ldw	r3,180(sp)
    6e44:	1cc0000f 	ldh	r19,0(r3)
    6e48:	18c00104 	addi	r3,r3,4
    6e4c:	d8c02d15 	stw	r3,180(sp)
    6e50:	982dd7fa 	srai	r22,r19,31
    6e54:	b005883a 	mov	r2,r22
    6e58:	003b1f06 	br	5ad8 <__alt_data_end+0xf0005ad8>
    6e5c:	9080100c 	andi	r2,r18,64
    6e60:	d8002785 	stb	zero,158(sp)
    6e64:	10008a1e 	bne	r2,zero,7090 <___vfprintf_internal_r+0x1ae0>
    6e68:	d9402d17 	ldw	r5,180(sp)
    6e6c:	d8c02917 	ldw	r3,164(sp)
    6e70:	002d883a 	mov	r22,zero
    6e74:	28800104 	addi	r2,r5,4
    6e78:	2cc00017 	ldw	r19,0(r5)
    6e7c:	183e4b0e 	bge	r3,zero,67ac <__alt_data_end+0xf00067ac>
    6e80:	9d86b03a 	or	r3,r19,r22
    6e84:	d8802d15 	stw	r2,180(sp)
    6e88:	183e4c1e 	bne	r3,zero,67bc <__alt_data_end+0xf00067bc>
    6e8c:	0039883a 	mov	fp,zero
    6e90:	0005883a 	mov	r2,zero
    6e94:	003d4006 	br	6398 <__alt_data_end+0xf0006398>
    6e98:	01420034 	movhi	r5,2048
    6e9c:	29402f84 	addi	r5,r5,190
    6ea0:	d9402b15 	stw	r5,172(sp)
    6ea4:	d9402b17 	ldw	r5,172(sp)
    6ea8:	1c47883a 	add	r3,r3,r17
    6eac:	10800044 	addi	r2,r2,1
    6eb0:	41400015 	stw	r5,0(r8)
    6eb4:	44400115 	stw	r17,4(r8)
    6eb8:	d8c02015 	stw	r3,128(sp)
    6ebc:	d8801f15 	stw	r2,124(sp)
    6ec0:	010001c4 	movi	r4,7
    6ec4:	20bec816 	blt	r4,r2,69e8 <__alt_data_end+0xf00069e8>
    6ec8:	42000204 	addi	r8,r8,8
    6ecc:	003ecd06 	br	6a04 <__alt_data_end+0xf0006a04>
    6ed0:	d9002917 	ldw	r4,164(sp)
    6ed4:	d8002785 	stb	zero,158(sp)
    6ed8:	203d2d16 	blt	r4,zero,6390 <__alt_data_end+0xf0006390>
    6edc:	00bfdfc4 	movi	r2,-129
    6ee0:	90a4703a 	and	r18,r18,r2
    6ee4:	003a9106 	br	592c <__alt_data_end+0xf000592c>
    6ee8:	01020034 	movhi	r4,2048
    6eec:	21002f84 	addi	r4,r4,190
    6ef0:	d9002b15 	stw	r4,172(sp)
    6ef4:	003c0c06 	br	5f28 <__alt_data_end+0xf0005f28>
    6ef8:	d9002c17 	ldw	r4,176(sp)
    6efc:	d9801e04 	addi	r6,sp,120
    6f00:	b80b883a 	mov	r5,r23
    6f04:	000be580 	call	be58 <__sprint_r>
    6f08:	103aab1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6f0c:	d8c02017 	ldw	r3,128(sp)
    6f10:	da000404 	addi	r8,sp,16
    6f14:	003d4106 	br	641c <__alt_data_end+0xf000641c>
    6f18:	d8801f17 	ldw	r2,124(sp)
    6f1c:	01420034 	movhi	r5,2048
    6f20:	01000044 	movi	r4,1
    6f24:	18c00044 	addi	r3,r3,1
    6f28:	10800044 	addi	r2,r2,1
    6f2c:	29402f04 	addi	r5,r5,188
    6f30:	41000115 	stw	r4,4(r8)
    6f34:	41400015 	stw	r5,0(r8)
    6f38:	d8c02015 	stw	r3,128(sp)
    6f3c:	d8801f15 	stw	r2,124(sp)
    6f40:	010001c4 	movi	r4,7
    6f44:	20805c16 	blt	r4,r2,70b8 <___vfprintf_internal_r+0x1b08>
    6f48:	42000204 	addi	r8,r8,8
    6f4c:	8800041e 	bne	r17,zero,6f60 <___vfprintf_internal_r+0x19b0>
    6f50:	d8803317 	ldw	r2,204(sp)
    6f54:	1000021e 	bne	r2,zero,6f60 <___vfprintf_internal_r+0x19b0>
    6f58:	9080004c 	andi	r2,r18,1
    6f5c:	103c0926 	beq	r2,zero,5f84 <__alt_data_end+0xf0005f84>
    6f60:	d9003717 	ldw	r4,220(sp)
    6f64:	d8801f17 	ldw	r2,124(sp)
    6f68:	d9403417 	ldw	r5,208(sp)
    6f6c:	20c7883a 	add	r3,r4,r3
    6f70:	10800044 	addi	r2,r2,1
    6f74:	41000115 	stw	r4,4(r8)
    6f78:	41400015 	stw	r5,0(r8)
    6f7c:	d8c02015 	stw	r3,128(sp)
    6f80:	d8801f15 	stw	r2,124(sp)
    6f84:	010001c4 	movi	r4,7
    6f88:	20812116 	blt	r4,r2,7410 <___vfprintf_internal_r+0x1e60>
    6f8c:	42000204 	addi	r8,r8,8
    6f90:	0463c83a 	sub	r17,zero,r17
    6f94:	0440730e 	bge	zero,r17,7164 <___vfprintf_internal_r+0x1bb4>
    6f98:	05800404 	movi	r22,16
    6f9c:	b440860e 	bge	r22,r17,71b8 <___vfprintf_internal_r+0x1c08>
    6fa0:	01420034 	movhi	r5,2048
    6fa4:	29402f84 	addi	r5,r5,190
    6fa8:	d9402b15 	stw	r5,172(sp)
    6fac:	070001c4 	movi	fp,7
    6fb0:	dcc02c17 	ldw	r19,176(sp)
    6fb4:	00000306 	br	6fc4 <___vfprintf_internal_r+0x1a14>
    6fb8:	42000204 	addi	r8,r8,8
    6fbc:	8c7ffc04 	addi	r17,r17,-16
    6fc0:	b440800e 	bge	r22,r17,71c4 <___vfprintf_internal_r+0x1c14>
    6fc4:	18c00404 	addi	r3,r3,16
    6fc8:	10800044 	addi	r2,r2,1
    6fcc:	45000015 	stw	r20,0(r8)
    6fd0:	45800115 	stw	r22,4(r8)
    6fd4:	d8c02015 	stw	r3,128(sp)
    6fd8:	d8801f15 	stw	r2,124(sp)
    6fdc:	e0bff60e 	bge	fp,r2,6fb8 <__alt_data_end+0xf0006fb8>
    6fe0:	d9801e04 	addi	r6,sp,120
    6fe4:	b80b883a 	mov	r5,r23
    6fe8:	9809883a 	mov	r4,r19
    6fec:	000be580 	call	be58 <__sprint_r>
    6ff0:	103a711e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    6ff4:	d8c02017 	ldw	r3,128(sp)
    6ff8:	d8801f17 	ldw	r2,124(sp)
    6ffc:	da000404 	addi	r8,sp,16
    7000:	003fee06 	br	6fbc <__alt_data_end+0xf0006fbc>
    7004:	00bfffc4 	movi	r2,-1
    7008:	003a6f06 	br	59c8 <__alt_data_end+0xf00059c8>
    700c:	008011c4 	movi	r2,71
    7010:	1440b816 	blt	r2,r17,72f4 <___vfprintf_internal_r+0x1d44>
    7014:	04020034 	movhi	r16,2048
    7018:	84002104 	addi	r16,r16,132
    701c:	00c000c4 	movi	r3,3
    7020:	00bfdfc4 	movi	r2,-129
    7024:	d8c02a15 	stw	r3,168(sp)
    7028:	90a4703a 	and	r18,r18,r2
    702c:	df002783 	ldbu	fp,158(sp)
    7030:	d8c02e15 	stw	r3,184(sp)
    7034:	d8002915 	stw	zero,164(sp)
    7038:	d8003215 	stw	zero,200(sp)
    703c:	003b2906 	br	5ce4 <__alt_data_end+0xf0005ce4>
    7040:	d9002d17 	ldw	r4,180(sp)
    7044:	24c00017 	ldw	r19,0(r4)
    7048:	21000104 	addi	r4,r4,4
    704c:	d9002d15 	stw	r4,180(sp)
    7050:	982dd7fa 	srai	r22,r19,31
    7054:	b005883a 	mov	r2,r22
    7058:	003a9f06 	br	5ad8 <__alt_data_end+0xf0005ad8>
    705c:	d9402d17 	ldw	r5,180(sp)
    7060:	d8c02f17 	ldw	r3,188(sp)
    7064:	28800017 	ldw	r2,0(r5)
    7068:	29400104 	addi	r5,r5,4
    706c:	d9402d15 	stw	r5,180(sp)
    7070:	10c00015 	stw	r3,0(r2)
    7074:	00398606 	br	5690 <__alt_data_end+0xf0005690>
    7078:	d9402d17 	ldw	r5,180(sp)
    707c:	002d883a 	mov	r22,zero
    7080:	2cc00017 	ldw	r19,0(r5)
    7084:	29400104 	addi	r5,r5,4
    7088:	d9402d15 	stw	r5,180(sp)
    708c:	003c2306 	br	611c <__alt_data_end+0xf000611c>
    7090:	d8c02d17 	ldw	r3,180(sp)
    7094:	d9002917 	ldw	r4,164(sp)
    7098:	002d883a 	mov	r22,zero
    709c:	18800104 	addi	r2,r3,4
    70a0:	1cc0000b 	ldhu	r19,0(r3)
    70a4:	203dc10e 	bge	r4,zero,67ac <__alt_data_end+0xf00067ac>
    70a8:	003f7506 	br	6e80 <__alt_data_end+0xf0006e80>
    70ac:	04020034 	movhi	r16,2048
    70b0:	84001f04 	addi	r16,r16,124
    70b4:	003acc06 	br	5be8 <__alt_data_end+0xf0005be8>
    70b8:	d9002c17 	ldw	r4,176(sp)
    70bc:	d9801e04 	addi	r6,sp,120
    70c0:	b80b883a 	mov	r5,r23
    70c4:	000be580 	call	be58 <__sprint_r>
    70c8:	103a3b1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    70cc:	dc402617 	ldw	r17,152(sp)
    70d0:	d8c02017 	ldw	r3,128(sp)
    70d4:	da000404 	addi	r8,sp,16
    70d8:	003f9c06 	br	6f4c <__alt_data_end+0xf0006f4c>
    70dc:	ac400043 	ldbu	r17,1(r21)
    70e0:	94800814 	ori	r18,r18,32
    70e4:	ad400044 	addi	r21,r21,1
    70e8:	8c403fcc 	andi	r17,r17,255
    70ec:	8c40201c 	xori	r17,r17,128
    70f0:	8c7fe004 	addi	r17,r17,-128
    70f4:	00398f06 	br	5734 <__alt_data_end+0xf0005734>
    70f8:	d8c02d15 	stw	r3,180(sp)
    70fc:	0039883a 	mov	fp,zero
    7100:	003e3506 	br	69d8 <__alt_data_end+0xf00069d8>
    7104:	d9002c17 	ldw	r4,176(sp)
    7108:	d9801e04 	addi	r6,sp,120
    710c:	b80b883a 	mov	r5,r23
    7110:	000be580 	call	be58 <__sprint_r>
    7114:	103a281e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    7118:	d8c02017 	ldw	r3,128(sp)
    711c:	da000404 	addi	r8,sp,16
    7120:	003cd006 	br	6464 <__alt_data_end+0xf0006464>
    7124:	8009883a 	mov	r4,r16
    7128:	da003d15 	stw	r8,244(sp)
    712c:	000bcc40 	call	bcc4 <strlen>
    7130:	d8802e15 	stw	r2,184(sp)
    7134:	da003d17 	ldw	r8,244(sp)
    7138:	103c340e 	bge	r2,zero,620c <__alt_data_end+0xf000620c>
    713c:	0005883a 	mov	r2,zero
    7140:	003c3206 	br	620c <__alt_data_end+0xf000620c>
    7144:	d9002c17 	ldw	r4,176(sp)
    7148:	d9801e04 	addi	r6,sp,120
    714c:	b80b883a 	mov	r5,r23
    7150:	000be580 	call	be58 <__sprint_r>
    7154:	103a181e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    7158:	d8c02017 	ldw	r3,128(sp)
    715c:	d8801f17 	ldw	r2,124(sp)
    7160:	da000404 	addi	r8,sp,16
    7164:	d9403317 	ldw	r5,204(sp)
    7168:	10800044 	addi	r2,r2,1
    716c:	44000015 	stw	r16,0(r8)
    7170:	28c7883a 	add	r3,r5,r3
    7174:	003b7d06 	br	5f6c <__alt_data_end+0xf0005f6c>
    7178:	01020034 	movhi	r4,2048
    717c:	21003384 	addi	r4,r4,206
    7180:	d9003515 	stw	r4,212(sp)
    7184:	003b1406 	br	5dd8 <__alt_data_end+0xf0005dd8>
    7188:	013fffc4 	movi	r4,-1
    718c:	003a3506 	br	5a64 <__alt_data_end+0xf0005a64>
    7190:	0023883a 	mov	r17,zero
    7194:	003d9d06 	br	680c <__alt_data_end+0xf000680c>
    7198:	d9002c17 	ldw	r4,176(sp)
    719c:	d9801e04 	addi	r6,sp,120
    71a0:	b80b883a 	mov	r5,r23
    71a4:	000be580 	call	be58 <__sprint_r>
    71a8:	103a031e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    71ac:	d8c02017 	ldw	r3,128(sp)
    71b0:	da000404 	addi	r8,sp,16
    71b4:	003d9406 	br	6808 <__alt_data_end+0xf0006808>
    71b8:	01020034 	movhi	r4,2048
    71bc:	21002f84 	addi	r4,r4,190
    71c0:	d9002b15 	stw	r4,172(sp)
    71c4:	d9002b17 	ldw	r4,172(sp)
    71c8:	1c47883a 	add	r3,r3,r17
    71cc:	10800044 	addi	r2,r2,1
    71d0:	41000015 	stw	r4,0(r8)
    71d4:	44400115 	stw	r17,4(r8)
    71d8:	d8c02015 	stw	r3,128(sp)
    71dc:	d8801f15 	stw	r2,124(sp)
    71e0:	010001c4 	movi	r4,7
    71e4:	20bfd716 	blt	r4,r2,7144 <__alt_data_end+0xf0007144>
    71e8:	42000204 	addi	r8,r8,8
    71ec:	003fdd06 	br	7164 <__alt_data_end+0xf0007164>
    71f0:	d9002c17 	ldw	r4,176(sp)
    71f4:	d9801e04 	addi	r6,sp,120
    71f8:	b80b883a 	mov	r5,r23
    71fc:	000be580 	call	be58 <__sprint_r>
    7200:	1039ed1e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    7204:	d8802617 	ldw	r2,152(sp)
    7208:	d8c02017 	ldw	r3,128(sp)
    720c:	da000404 	addi	r8,sp,16
    7210:	003e1006 	br	6a54 <__alt_data_end+0xf0006a54>
    7214:	00800044 	movi	r2,1
    7218:	10803fcc 	andi	r2,r2,255
    721c:	00c00044 	movi	r3,1
    7220:	10fa3526 	beq	r2,r3,5af8 <__alt_data_end+0xf0005af8>
    7224:	00c00084 	movi	r3,2
    7228:	10fbcb26 	beq	r2,r3,6158 <__alt_data_end+0xf0006158>
    722c:	003a8f06 	br	5c6c <__alt_data_end+0xf0005c6c>
    7230:	01020034 	movhi	r4,2048
    7234:	21003384 	addi	r4,r4,206
    7238:	d9003515 	stw	r4,212(sp)
    723c:	003b7606 	br	6018 <__alt_data_end+0xf0006018>
    7240:	d8802917 	ldw	r2,164(sp)
    7244:	00c00184 	movi	r3,6
    7248:	1880012e 	bgeu	r3,r2,7250 <___vfprintf_internal_r+0x1ca0>
    724c:	1805883a 	mov	r2,r3
    7250:	d8802e15 	stw	r2,184(sp)
    7254:	1000ef16 	blt	r2,zero,7614 <___vfprintf_internal_r+0x2064>
    7258:	04020034 	movhi	r16,2048
    725c:	d8802a15 	stw	r2,168(sp)
    7260:	dcc02d15 	stw	r19,180(sp)
    7264:	d8002915 	stw	zero,164(sp)
    7268:	d8003215 	stw	zero,200(sp)
    726c:	84002d04 	addi	r16,r16,180
    7270:	0039883a 	mov	fp,zero
    7274:	003aa206 	br	5d00 <__alt_data_end+0xf0005d00>
    7278:	0021883a 	mov	r16,zero
    727c:	003e0706 	br	6a9c <__alt_data_end+0xf0006a9c>
    7280:	d9002c17 	ldw	r4,176(sp)
    7284:	d9801e04 	addi	r6,sp,120
    7288:	b80b883a 	mov	r5,r23
    728c:	000be580 	call	be58 <__sprint_r>
    7290:	1039c91e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    7294:	d8802617 	ldw	r2,152(sp)
    7298:	d9403317 	ldw	r5,204(sp)
    729c:	d8c02017 	ldw	r3,128(sp)
    72a0:	da000404 	addi	r8,sp,16
    72a4:	2885c83a 	sub	r2,r5,r2
    72a8:	003dfb06 	br	6a98 <__alt_data_end+0xf0006a98>
    72ac:	9080004c 	andi	r2,r18,1
    72b0:	103e8f1e 	bne	r2,zero,6cf0 <__alt_data_end+0xf0006cf0>
    72b4:	d8802117 	ldw	r2,132(sp)
    72b8:	003e9e06 	br	6d34 <__alt_data_end+0xf0006d34>
    72bc:	1025883a 	mov	r18,r2
    72c0:	0039883a 	mov	fp,zero
    72c4:	00800084 	movi	r2,2
    72c8:	003fd306 	br	7218 <__alt_data_end+0xf0007218>
    72cc:	07000b44 	movi	fp,45
    72d0:	df002785 	stb	fp,158(sp)
    72d4:	003a4006 	br	5bd8 <__alt_data_end+0xf0005bd8>
    72d8:	00c00b44 	movi	r3,45
    72dc:	d8c02785 	stb	r3,158(sp)
    72e0:	d8802a15 	stw	r2,168(sp)
    72e4:	dc802b17 	ldw	r18,172(sp)
    72e8:	d8002915 	stw	zero,164(sp)
    72ec:	07000b44 	movi	fp,45
    72f0:	003a8006 	br	5cf4 <__alt_data_end+0xf0005cf4>
    72f4:	04020034 	movhi	r16,2048
    72f8:	84002204 	addi	r16,r16,136
    72fc:	003f4706 	br	701c <__alt_data_end+0xf000701c>
    7300:	d8c02d17 	ldw	r3,180(sp)
    7304:	d9002f17 	ldw	r4,188(sp)
    7308:	18800017 	ldw	r2,0(r3)
    730c:	18c00104 	addi	r3,r3,4
    7310:	d8c02d15 	stw	r3,180(sp)
    7314:	11000015 	stw	r4,0(r2)
    7318:	0038dd06 	br	5690 <__alt_data_end+0xf0005690>
    731c:	dd802617 	ldw	r22,152(sp)
    7320:	00bfff44 	movi	r2,-3
    7324:	b0801c16 	blt	r22,r2,7398 <___vfprintf_internal_r+0x1de8>
    7328:	d9402917 	ldw	r5,164(sp)
    732c:	2d801a16 	blt	r5,r22,7398 <___vfprintf_internal_r+0x1de8>
    7330:	dd803215 	stw	r22,200(sp)
    7334:	003e8906 	br	6d5c <__alt_data_end+0xf0006d5c>
    7338:	01020034 	movhi	r4,2048
    733c:	21002f84 	addi	r4,r4,190
    7340:	d9002b15 	stw	r4,172(sp)
    7344:	003c9106 	br	658c <__alt_data_end+0xf000658c>
    7348:	e005883a 	mov	r2,fp
    734c:	003e7906 	br	6d34 <__alt_data_end+0xf0006d34>
    7350:	d9402917 	ldw	r5,164(sp)
    7354:	df002783 	ldbu	fp,158(sp)
    7358:	dcc02d15 	stw	r19,180(sp)
    735c:	d9402a15 	stw	r5,168(sp)
    7360:	d9402e15 	stw	r5,184(sp)
    7364:	d8002915 	stw	zero,164(sp)
    7368:	d8003215 	stw	zero,200(sp)
    736c:	003a5d06 	br	5ce4 <__alt_data_end+0xf0005ce4>
    7370:	9080004c 	andi	r2,r18,1
    7374:	0039883a 	mov	fp,zero
    7378:	10000426 	beq	r2,zero,738c <___vfprintf_internal_r+0x1ddc>
    737c:	00800c04 	movi	r2,48
    7380:	dc001dc4 	addi	r16,sp,119
    7384:	d8801dc5 	stb	r2,119(sp)
    7388:	003b8006 	br	618c <__alt_data_end+0xf000618c>
    738c:	d8002e15 	stw	zero,184(sp)
    7390:	dc001e04 	addi	r16,sp,120
    7394:	003a4d06 	br	5ccc <__alt_data_end+0xf0005ccc>
    7398:	8c7fff84 	addi	r17,r17,-2
    739c:	b5bfffc4 	addi	r22,r22,-1
    73a0:	dd802615 	stw	r22,152(sp)
    73a4:	dc4022c5 	stb	r17,139(sp)
    73a8:	b000bf16 	blt	r22,zero,76a8 <___vfprintf_internal_r+0x20f8>
    73ac:	00800ac4 	movi	r2,43
    73b0:	d8802305 	stb	r2,140(sp)
    73b4:	00800244 	movi	r2,9
    73b8:	15807016 	blt	r2,r22,757c <___vfprintf_internal_r+0x1fcc>
    73bc:	00800c04 	movi	r2,48
    73c0:	b5800c04 	addi	r22,r22,48
    73c4:	d8802345 	stb	r2,141(sp)
    73c8:	dd802385 	stb	r22,142(sp)
    73cc:	d88023c4 	addi	r2,sp,143
    73d0:	df0022c4 	addi	fp,sp,139
    73d4:	d8c03317 	ldw	r3,204(sp)
    73d8:	1739c83a 	sub	fp,r2,fp
    73dc:	d9003317 	ldw	r4,204(sp)
    73e0:	e0c7883a 	add	r3,fp,r3
    73e4:	df003a15 	stw	fp,232(sp)
    73e8:	d8c02e15 	stw	r3,184(sp)
    73ec:	00800044 	movi	r2,1
    73f0:	1100b30e 	bge	r2,r4,76c0 <___vfprintf_internal_r+0x2110>
    73f4:	d8c02e17 	ldw	r3,184(sp)
    73f8:	18c00044 	addi	r3,r3,1
    73fc:	d8c02e15 	stw	r3,184(sp)
    7400:	1805883a 	mov	r2,r3
    7404:	1800ac16 	blt	r3,zero,76b8 <___vfprintf_internal_r+0x2108>
    7408:	d8003215 	stw	zero,200(sp)
    740c:	003e5d06 	br	6d84 <__alt_data_end+0xf0006d84>
    7410:	d9002c17 	ldw	r4,176(sp)
    7414:	d9801e04 	addi	r6,sp,120
    7418:	b80b883a 	mov	r5,r23
    741c:	000be580 	call	be58 <__sprint_r>
    7420:	1039651e 	bne	r2,zero,59b8 <__alt_data_end+0xf00059b8>
    7424:	dc402617 	ldw	r17,152(sp)
    7428:	d8c02017 	ldw	r3,128(sp)
    742c:	d8801f17 	ldw	r2,124(sp)
    7430:	da000404 	addi	r8,sp,16
    7434:	003ed606 	br	6f90 <__alt_data_end+0xf0006f90>
    7438:	582b883a 	mov	r21,r11
    743c:	d8002915 	stw	zero,164(sp)
    7440:	0038bd06 	br	5738 <__alt_data_end+0xf0005738>
    7444:	d8802917 	ldw	r2,164(sp)
    7448:	103e071e 	bne	r2,zero,6c68 <__alt_data_end+0xf0006c68>
    744c:	dc002915 	stw	r16,164(sp)
    7450:	003e0506 	br	6c68 <__alt_data_end+0xf0006c68>
    7454:	d9002917 	ldw	r4,164(sp)
    7458:	20c00044 	addi	r3,r4,1
    745c:	003e0f06 	br	6c9c <__alt_data_end+0xf0006c9c>
    7460:	01400184 	movi	r5,6
    7464:	d9402915 	stw	r5,164(sp)
    7468:	003dff06 	br	6c68 <__alt_data_end+0xf0006c68>
    746c:	d8802104 	addi	r2,sp,132
    7470:	d8800315 	stw	r2,12(sp)
    7474:	d8802504 	addi	r2,sp,148
    7478:	d8800215 	stw	r2,8(sp)
    747c:	d8802604 	addi	r2,sp,152
    7480:	d8800115 	stw	r2,4(sp)
    7484:	d8802917 	ldw	r2,164(sp)
    7488:	d9403617 	ldw	r5,216(sp)
    748c:	d9002c17 	ldw	r4,176(sp)
    7490:	d8800015 	stw	r2,0(sp)
    7494:	01c000c4 	movi	r7,3
    7498:	980d883a 	mov	r6,r19
    749c:	da003d15 	stw	r8,244(sp)
    74a0:	0007bd40 	call	7bd4 <_dtoa_r>
    74a4:	d8c02917 	ldw	r3,164(sp)
    74a8:	da003d17 	ldw	r8,244(sp)
    74ac:	1021883a 	mov	r16,r2
    74b0:	10f9883a 	add	fp,r2,r3
    74b4:	81000007 	ldb	r4,0(r16)
    74b8:	00800c04 	movi	r2,48
    74bc:	20805e26 	beq	r4,r2,7638 <___vfprintf_internal_r+0x2088>
    74c0:	d8c02617 	ldw	r3,152(sp)
    74c4:	e0f9883a 	add	fp,fp,r3
    74c8:	003e0a06 	br	6cf4 <__alt_data_end+0xf0006cf4>
    74cc:	00c00b44 	movi	r3,45
    74d0:	24e0003c 	xorhi	r19,r4,32768
    74d4:	d8c02a05 	stb	r3,168(sp)
    74d8:	003de906 	br	6c80 <__alt_data_end+0xf0006c80>
    74dc:	d8c03217 	ldw	r3,200(sp)
    74e0:	00c07a0e 	bge	zero,r3,76cc <___vfprintf_internal_r+0x211c>
    74e4:	00800044 	movi	r2,1
    74e8:	d9003317 	ldw	r4,204(sp)
    74ec:	1105883a 	add	r2,r2,r4
    74f0:	d8802e15 	stw	r2,184(sp)
    74f4:	10004e16 	blt	r2,zero,7630 <___vfprintf_internal_r+0x2080>
    74f8:	044019c4 	movi	r17,103
    74fc:	003e2106 	br	6d84 <__alt_data_end+0xf0006d84>
    7500:	d9002917 	ldw	r4,164(sp)
    7504:	d8802104 	addi	r2,sp,132
    7508:	d8800315 	stw	r2,12(sp)
    750c:	d9000015 	stw	r4,0(sp)
    7510:	d8802504 	addi	r2,sp,148
    7514:	d9403617 	ldw	r5,216(sp)
    7518:	d9002c17 	ldw	r4,176(sp)
    751c:	d8800215 	stw	r2,8(sp)
    7520:	d8802604 	addi	r2,sp,152
    7524:	d8800115 	stw	r2,4(sp)
    7528:	01c000c4 	movi	r7,3
    752c:	980d883a 	mov	r6,r19
    7530:	da003d15 	stw	r8,244(sp)
    7534:	0007bd40 	call	7bd4 <_dtoa_r>
    7538:	d8c02917 	ldw	r3,164(sp)
    753c:	da003d17 	ldw	r8,244(sp)
    7540:	1021883a 	mov	r16,r2
    7544:	00801184 	movi	r2,70
    7548:	80f9883a 	add	fp,r16,r3
    754c:	88bfd926 	beq	r17,r2,74b4 <__alt_data_end+0xf00074b4>
    7550:	003de806 	br	6cf4 <__alt_data_end+0xf0006cf4>
    7554:	d9002917 	ldw	r4,164(sp)
    7558:	00c04d0e 	bge	zero,r3,7690 <___vfprintf_internal_r+0x20e0>
    755c:	2000441e 	bne	r4,zero,7670 <___vfprintf_internal_r+0x20c0>
    7560:	9480004c 	andi	r18,r18,1
    7564:	9000421e 	bne	r18,zero,7670 <___vfprintf_internal_r+0x20c0>
    7568:	1805883a 	mov	r2,r3
    756c:	18007016 	blt	r3,zero,7730 <___vfprintf_internal_r+0x2180>
    7570:	d8c03217 	ldw	r3,200(sp)
    7574:	d8c02e15 	stw	r3,184(sp)
    7578:	003e0206 	br	6d84 <__alt_data_end+0xf0006d84>
    757c:	df0022c4 	addi	fp,sp,139
    7580:	dc002915 	stw	r16,164(sp)
    7584:	4027883a 	mov	r19,r8
    7588:	e021883a 	mov	r16,fp
    758c:	b009883a 	mov	r4,r22
    7590:	01400284 	movi	r5,10
    7594:	000f3880 	call	f388 <__modsi3>
    7598:	10800c04 	addi	r2,r2,48
    759c:	843fffc4 	addi	r16,r16,-1
    75a0:	b009883a 	mov	r4,r22
    75a4:	01400284 	movi	r5,10
    75a8:	80800005 	stb	r2,0(r16)
    75ac:	000f3040 	call	f304 <__divsi3>
    75b0:	102d883a 	mov	r22,r2
    75b4:	00800244 	movi	r2,9
    75b8:	15bff416 	blt	r2,r22,758c <__alt_data_end+0xf000758c>
    75bc:	9811883a 	mov	r8,r19
    75c0:	b0800c04 	addi	r2,r22,48
    75c4:	8027883a 	mov	r19,r16
    75c8:	997fffc4 	addi	r5,r19,-1
    75cc:	98bfffc5 	stb	r2,-1(r19)
    75d0:	dc002917 	ldw	r16,164(sp)
    75d4:	2f006a2e 	bgeu	r5,fp,7780 <___vfprintf_internal_r+0x21d0>
    75d8:	d9c02384 	addi	r7,sp,142
    75dc:	3ccfc83a 	sub	r7,r7,r19
    75e0:	d9002344 	addi	r4,sp,141
    75e4:	e1cf883a 	add	r7,fp,r7
    75e8:	00000106 	br	75f0 <___vfprintf_internal_r+0x2040>
    75ec:	28800003 	ldbu	r2,0(r5)
    75f0:	20800005 	stb	r2,0(r4)
    75f4:	21000044 	addi	r4,r4,1
    75f8:	29400044 	addi	r5,r5,1
    75fc:	393ffb1e 	bne	r7,r4,75ec <__alt_data_end+0xf00075ec>
    7600:	d8802304 	addi	r2,sp,140
    7604:	14c5c83a 	sub	r2,r2,r19
    7608:	d8c02344 	addi	r3,sp,141
    760c:	1885883a 	add	r2,r3,r2
    7610:	003f7006 	br	73d4 <__alt_data_end+0xf00073d4>
    7614:	0005883a 	mov	r2,zero
    7618:	003f0f06 	br	7258 <__alt_data_end+0xf0007258>
    761c:	d8c03217 	ldw	r3,200(sp)
    7620:	18c00044 	addi	r3,r3,1
    7624:	d8c02e15 	stw	r3,184(sp)
    7628:	1805883a 	mov	r2,r3
    762c:	183fb20e 	bge	r3,zero,74f8 <__alt_data_end+0xf00074f8>
    7630:	0005883a 	mov	r2,zero
    7634:	003fb006 	br	74f8 <__alt_data_end+0xf00074f8>
    7638:	d9003617 	ldw	r4,216(sp)
    763c:	000d883a 	mov	r6,zero
    7640:	000f883a 	mov	r7,zero
    7644:	980b883a 	mov	r5,r19
    7648:	d8c03c15 	stw	r3,240(sp)
    764c:	da003d15 	stw	r8,244(sp)
    7650:	001064c0 	call	1064c <__eqdf2>
    7654:	d8c03c17 	ldw	r3,240(sp)
    7658:	da003d17 	ldw	r8,244(sp)
    765c:	103f9826 	beq	r2,zero,74c0 <__alt_data_end+0xf00074c0>
    7660:	00800044 	movi	r2,1
    7664:	10c7c83a 	sub	r3,r2,r3
    7668:	d8c02615 	stw	r3,152(sp)
    766c:	003f9506 	br	74c4 <__alt_data_end+0xf00074c4>
    7670:	d9002917 	ldw	r4,164(sp)
    7674:	d8c03217 	ldw	r3,200(sp)
    7678:	20800044 	addi	r2,r4,1
    767c:	1885883a 	add	r2,r3,r2
    7680:	d8802e15 	stw	r2,184(sp)
    7684:	103dbf0e 	bge	r2,zero,6d84 <__alt_data_end+0xf0006d84>
    7688:	0005883a 	mov	r2,zero
    768c:	003dbd06 	br	6d84 <__alt_data_end+0xf0006d84>
    7690:	2000211e 	bne	r4,zero,7718 <___vfprintf_internal_r+0x2168>
    7694:	9480004c 	andi	r18,r18,1
    7698:	90001f1e 	bne	r18,zero,7718 <___vfprintf_internal_r+0x2168>
    769c:	00800044 	movi	r2,1
    76a0:	d8802e15 	stw	r2,184(sp)
    76a4:	003db706 	br	6d84 <__alt_data_end+0xf0006d84>
    76a8:	00800b44 	movi	r2,45
    76ac:	05adc83a 	sub	r22,zero,r22
    76b0:	d8802305 	stb	r2,140(sp)
    76b4:	003f3f06 	br	73b4 <__alt_data_end+0xf00073b4>
    76b8:	0005883a 	mov	r2,zero
    76bc:	003f5206 	br	7408 <__alt_data_end+0xf0007408>
    76c0:	90a4703a 	and	r18,r18,r2
    76c4:	903f4e26 	beq	r18,zero,7400 <__alt_data_end+0xf0007400>
    76c8:	003f4a06 	br	73f4 <__alt_data_end+0xf00073f4>
    76cc:	00800084 	movi	r2,2
    76d0:	10c5c83a 	sub	r2,r2,r3
    76d4:	003f8406 	br	74e8 <__alt_data_end+0xf00074e8>
    76d8:	d8802d17 	ldw	r2,180(sp)
    76dc:	d9002d17 	ldw	r4,180(sp)
    76e0:	ac400043 	ldbu	r17,1(r21)
    76e4:	10800017 	ldw	r2,0(r2)
    76e8:	582b883a 	mov	r21,r11
    76ec:	d8802915 	stw	r2,164(sp)
    76f0:	20800104 	addi	r2,r4,4
    76f4:	d9002917 	ldw	r4,164(sp)
    76f8:	d8802d15 	stw	r2,180(sp)
    76fc:	203e7a0e 	bge	r4,zero,70e8 <__alt_data_end+0xf00070e8>
    7700:	8c403fcc 	andi	r17,r17,255
    7704:	00bfffc4 	movi	r2,-1
    7708:	8c40201c 	xori	r17,r17,128
    770c:	d8802915 	stw	r2,164(sp)
    7710:	8c7fe004 	addi	r17,r17,-128
    7714:	00380706 	br	5734 <__alt_data_end+0xf0005734>
    7718:	d8c02917 	ldw	r3,164(sp)
    771c:	18c00084 	addi	r3,r3,2
    7720:	d8c02e15 	stw	r3,184(sp)
    7724:	1805883a 	mov	r2,r3
    7728:	183d960e 	bge	r3,zero,6d84 <__alt_data_end+0xf0006d84>
    772c:	003fd606 	br	7688 <__alt_data_end+0xf0007688>
    7730:	0005883a 	mov	r2,zero
    7734:	003f8e06 	br	7570 <__alt_data_end+0xf0007570>
    7738:	9080004c 	andi	r2,r18,1
    773c:	103f811e 	bne	r2,zero,7544 <__alt_data_end+0xf0007544>
    7740:	d8802117 	ldw	r2,132(sp)
    7744:	1405c83a 	sub	r2,r2,r16
    7748:	d8803315 	stw	r2,204(sp)
    774c:	b47ef326 	beq	r22,r17,731c <__alt_data_end+0xf000731c>
    7750:	dd802617 	ldw	r22,152(sp)
    7754:	003f1106 	br	739c <__alt_data_end+0xf000739c>
    7758:	d9c02785 	stb	r7,158(sp)
    775c:	00390406 	br	5b70 <__alt_data_end+0xf0005b70>
    7760:	d9c02785 	stb	r7,158(sp)
    7764:	0038d306 	br	5ab4 <__alt_data_end+0xf0005ab4>
    7768:	d9c02785 	stb	r7,158(sp)
    776c:	003a6106 	br	60f4 <__alt_data_end+0xf00060f4>
    7770:	d9c02785 	stb	r7,158(sp)
    7774:	003af806 	br	6358 <__alt_data_end+0xf0006358>
    7778:	0005883a 	mov	r2,zero
    777c:	003d7e06 	br	6d78 <__alt_data_end+0xf0006d78>
    7780:	d8802344 	addi	r2,sp,141
    7784:	003f1306 	br	73d4 <__alt_data_end+0xf00073d4>
    7788:	d9c02785 	stb	r7,158(sp)
    778c:	00392306 	br	5c1c <__alt_data_end+0xf0005c1c>
    7790:	d9c02785 	stb	r7,158(sp)
    7794:	003aa906 	br	623c <__alt_data_end+0xf000623c>
    7798:	d9c02785 	stb	r7,158(sp)
    779c:	003a3d06 	br	6094 <__alt_data_end+0xf0006094>
    77a0:	d9c02785 	stb	r7,158(sp)
    77a4:	003aca06 	br	62d0 <__alt_data_end+0xf00062d0>

000077a8 <__vfprintf_internal>:
    77a8:	00820034 	movhi	r2,2048
    77ac:	10894004 	addi	r2,r2,9472
    77b0:	300f883a 	mov	r7,r6
    77b4:	280d883a 	mov	r6,r5
    77b8:	200b883a 	mov	r5,r4
    77bc:	11000017 	ldw	r4,0(r2)
    77c0:	00055b01 	jmpi	55b0 <___vfprintf_internal_r>

000077c4 <__sbprintf>:
    77c4:	2880030b 	ldhu	r2,12(r5)
    77c8:	2ac01917 	ldw	r11,100(r5)
    77cc:	2a80038b 	ldhu	r10,14(r5)
    77d0:	2a400717 	ldw	r9,28(r5)
    77d4:	2a000917 	ldw	r8,36(r5)
    77d8:	defee204 	addi	sp,sp,-1144
    77dc:	00c10004 	movi	r3,1024
    77e0:	dc011a15 	stw	r16,1128(sp)
    77e4:	10bfff4c 	andi	r2,r2,65533
    77e8:	2821883a 	mov	r16,r5
    77ec:	d8cb883a 	add	r5,sp,r3
    77f0:	dc811c15 	stw	r18,1136(sp)
    77f4:	dc411b15 	stw	r17,1132(sp)
    77f8:	dfc11d15 	stw	ra,1140(sp)
    77fc:	2025883a 	mov	r18,r4
    7800:	d881030d 	sth	r2,1036(sp)
    7804:	dac11915 	stw	r11,1124(sp)
    7808:	da81038d 	sth	r10,1038(sp)
    780c:	da410715 	stw	r9,1052(sp)
    7810:	da010915 	stw	r8,1060(sp)
    7814:	dec10015 	stw	sp,1024(sp)
    7818:	dec10415 	stw	sp,1040(sp)
    781c:	d8c10215 	stw	r3,1032(sp)
    7820:	d8c10515 	stw	r3,1044(sp)
    7824:	d8010615 	stw	zero,1048(sp)
    7828:	00055b00 	call	55b0 <___vfprintf_internal_r>
    782c:	1023883a 	mov	r17,r2
    7830:	10000416 	blt	r2,zero,7844 <__sbprintf+0x80>
    7834:	d9410004 	addi	r5,sp,1024
    7838:	9009883a 	mov	r4,r18
    783c:	00094780 	call	9478 <_fflush_r>
    7840:	10000d1e 	bne	r2,zero,7878 <__sbprintf+0xb4>
    7844:	d881030b 	ldhu	r2,1036(sp)
    7848:	1080100c 	andi	r2,r2,64
    784c:	10000326 	beq	r2,zero,785c <__sbprintf+0x98>
    7850:	8080030b 	ldhu	r2,12(r16)
    7854:	10801014 	ori	r2,r2,64
    7858:	8080030d 	sth	r2,12(r16)
    785c:	8805883a 	mov	r2,r17
    7860:	dfc11d17 	ldw	ra,1140(sp)
    7864:	dc811c17 	ldw	r18,1136(sp)
    7868:	dc411b17 	ldw	r17,1132(sp)
    786c:	dc011a17 	ldw	r16,1128(sp)
    7870:	dec11e04 	addi	sp,sp,1144
    7874:	f800283a 	ret
    7878:	047fffc4 	movi	r17,-1
    787c:	003ff106 	br	7844 <__alt_data_end+0xf0007844>

00007880 <__swsetup_r>:
    7880:	00820034 	movhi	r2,2048
    7884:	defffd04 	addi	sp,sp,-12
    7888:	10894004 	addi	r2,r2,9472
    788c:	dc400115 	stw	r17,4(sp)
    7890:	2023883a 	mov	r17,r4
    7894:	11000017 	ldw	r4,0(r2)
    7898:	dc000015 	stw	r16,0(sp)
    789c:	dfc00215 	stw	ra,8(sp)
    78a0:	2821883a 	mov	r16,r5
    78a4:	20000226 	beq	r4,zero,78b0 <__swsetup_r+0x30>
    78a8:	20800e17 	ldw	r2,56(r4)
    78ac:	10003126 	beq	r2,zero,7974 <__swsetup_r+0xf4>
    78b0:	8080030b 	ldhu	r2,12(r16)
    78b4:	10c0020c 	andi	r3,r2,8
    78b8:	1009883a 	mov	r4,r2
    78bc:	18000f26 	beq	r3,zero,78fc <__swsetup_r+0x7c>
    78c0:	80c00417 	ldw	r3,16(r16)
    78c4:	18001526 	beq	r3,zero,791c <__swsetup_r+0x9c>
    78c8:	1100004c 	andi	r4,r2,1
    78cc:	20001c1e 	bne	r4,zero,7940 <__swsetup_r+0xc0>
    78d0:	1080008c 	andi	r2,r2,2
    78d4:	1000291e 	bne	r2,zero,797c <__swsetup_r+0xfc>
    78d8:	80800517 	ldw	r2,20(r16)
    78dc:	80800215 	stw	r2,8(r16)
    78e0:	18001c26 	beq	r3,zero,7954 <__swsetup_r+0xd4>
    78e4:	0005883a 	mov	r2,zero
    78e8:	dfc00217 	ldw	ra,8(sp)
    78ec:	dc400117 	ldw	r17,4(sp)
    78f0:	dc000017 	ldw	r16,0(sp)
    78f4:	dec00304 	addi	sp,sp,12
    78f8:	f800283a 	ret
    78fc:	2080040c 	andi	r2,r4,16
    7900:	10002e26 	beq	r2,zero,79bc <__swsetup_r+0x13c>
    7904:	2080010c 	andi	r2,r4,4
    7908:	10001e1e 	bne	r2,zero,7984 <__swsetup_r+0x104>
    790c:	80c00417 	ldw	r3,16(r16)
    7910:	20800214 	ori	r2,r4,8
    7914:	8080030d 	sth	r2,12(r16)
    7918:	183feb1e 	bne	r3,zero,78c8 <__alt_data_end+0xf00078c8>
    791c:	1100a00c 	andi	r4,r2,640
    7920:	01408004 	movi	r5,512
    7924:	217fe826 	beq	r4,r5,78c8 <__alt_data_end+0xf00078c8>
    7928:	800b883a 	mov	r5,r16
    792c:	8809883a 	mov	r4,r17
    7930:	0009f3c0 	call	9f3c <__smakebuf_r>
    7934:	8080030b 	ldhu	r2,12(r16)
    7938:	80c00417 	ldw	r3,16(r16)
    793c:	003fe206 	br	78c8 <__alt_data_end+0xf00078c8>
    7940:	80800517 	ldw	r2,20(r16)
    7944:	80000215 	stw	zero,8(r16)
    7948:	0085c83a 	sub	r2,zero,r2
    794c:	80800615 	stw	r2,24(r16)
    7950:	183fe41e 	bne	r3,zero,78e4 <__alt_data_end+0xf00078e4>
    7954:	80c0030b 	ldhu	r3,12(r16)
    7958:	0005883a 	mov	r2,zero
    795c:	1900200c 	andi	r4,r3,128
    7960:	203fe126 	beq	r4,zero,78e8 <__alt_data_end+0xf00078e8>
    7964:	18c01014 	ori	r3,r3,64
    7968:	80c0030d 	sth	r3,12(r16)
    796c:	00bfffc4 	movi	r2,-1
    7970:	003fdd06 	br	78e8 <__alt_data_end+0xf00078e8>
    7974:	00098540 	call	9854 <__sinit>
    7978:	003fcd06 	br	78b0 <__alt_data_end+0xf00078b0>
    797c:	0005883a 	mov	r2,zero
    7980:	003fd606 	br	78dc <__alt_data_end+0xf00078dc>
    7984:	81400c17 	ldw	r5,48(r16)
    7988:	28000626 	beq	r5,zero,79a4 <__swsetup_r+0x124>
    798c:	80801004 	addi	r2,r16,64
    7990:	28800326 	beq	r5,r2,79a0 <__swsetup_r+0x120>
    7994:	8809883a 	mov	r4,r17
    7998:	00099c80 	call	99c8 <_free_r>
    799c:	8100030b 	ldhu	r4,12(r16)
    79a0:	80000c15 	stw	zero,48(r16)
    79a4:	80c00417 	ldw	r3,16(r16)
    79a8:	00bff6c4 	movi	r2,-37
    79ac:	1108703a 	and	r4,r2,r4
    79b0:	80000115 	stw	zero,4(r16)
    79b4:	80c00015 	stw	r3,0(r16)
    79b8:	003fd506 	br	7910 <__alt_data_end+0xf0007910>
    79bc:	00800244 	movi	r2,9
    79c0:	88800015 	stw	r2,0(r17)
    79c4:	20801014 	ori	r2,r4,64
    79c8:	8080030d 	sth	r2,12(r16)
    79cc:	00bfffc4 	movi	r2,-1
    79d0:	003fc506 	br	78e8 <__alt_data_end+0xf00078e8>

000079d4 <quorem>:
    79d4:	defff704 	addi	sp,sp,-36
    79d8:	dc800215 	stw	r18,8(sp)
    79dc:	20800417 	ldw	r2,16(r4)
    79e0:	2c800417 	ldw	r18,16(r5)
    79e4:	dfc00815 	stw	ra,32(sp)
    79e8:	ddc00715 	stw	r23,28(sp)
    79ec:	dd800615 	stw	r22,24(sp)
    79f0:	dd400515 	stw	r21,20(sp)
    79f4:	dd000415 	stw	r20,16(sp)
    79f8:	dcc00315 	stw	r19,12(sp)
    79fc:	dc400115 	stw	r17,4(sp)
    7a00:	dc000015 	stw	r16,0(sp)
    7a04:	14807116 	blt	r2,r18,7bcc <quorem+0x1f8>
    7a08:	94bfffc4 	addi	r18,r18,-1
    7a0c:	94ad883a 	add	r22,r18,r18
    7a10:	b5ad883a 	add	r22,r22,r22
    7a14:	2c400504 	addi	r17,r5,20
    7a18:	8da9883a 	add	r20,r17,r22
    7a1c:	25400504 	addi	r21,r4,20
    7a20:	282f883a 	mov	r23,r5
    7a24:	adad883a 	add	r22,r21,r22
    7a28:	a1400017 	ldw	r5,0(r20)
    7a2c:	2021883a 	mov	r16,r4
    7a30:	b1000017 	ldw	r4,0(r22)
    7a34:	29400044 	addi	r5,r5,1
    7a38:	000f3fc0 	call	f3fc <__udivsi3>
    7a3c:	1027883a 	mov	r19,r2
    7a40:	10002c26 	beq	r2,zero,7af4 <quorem+0x120>
    7a44:	a813883a 	mov	r9,r21
    7a48:	880b883a 	mov	r5,r17
    7a4c:	0009883a 	mov	r4,zero
    7a50:	000d883a 	mov	r6,zero
    7a54:	2a000017 	ldw	r8,0(r5)
    7a58:	49c00017 	ldw	r7,0(r9)
    7a5c:	29400104 	addi	r5,r5,4
    7a60:	40bfffcc 	andi	r2,r8,65535
    7a64:	14c5383a 	mul	r2,r2,r19
    7a68:	4010d43a 	srli	r8,r8,16
    7a6c:	38ffffcc 	andi	r3,r7,65535
    7a70:	1105883a 	add	r2,r2,r4
    7a74:	1008d43a 	srli	r4,r2,16
    7a78:	44d1383a 	mul	r8,r8,r19
    7a7c:	198d883a 	add	r6,r3,r6
    7a80:	10ffffcc 	andi	r3,r2,65535
    7a84:	30c7c83a 	sub	r3,r6,r3
    7a88:	380ed43a 	srli	r7,r7,16
    7a8c:	4105883a 	add	r2,r8,r4
    7a90:	180dd43a 	srai	r6,r3,16
    7a94:	113fffcc 	andi	r4,r2,65535
    7a98:	390fc83a 	sub	r7,r7,r4
    7a9c:	398d883a 	add	r6,r7,r6
    7aa0:	300e943a 	slli	r7,r6,16
    7aa4:	18ffffcc 	andi	r3,r3,65535
    7aa8:	1008d43a 	srli	r4,r2,16
    7aac:	38ceb03a 	or	r7,r7,r3
    7ab0:	49c00015 	stw	r7,0(r9)
    7ab4:	300dd43a 	srai	r6,r6,16
    7ab8:	4a400104 	addi	r9,r9,4
    7abc:	a17fe52e 	bgeu	r20,r5,7a54 <__alt_data_end+0xf0007a54>
    7ac0:	b0800017 	ldw	r2,0(r22)
    7ac4:	10000b1e 	bne	r2,zero,7af4 <quorem+0x120>
    7ac8:	b0bfff04 	addi	r2,r22,-4
    7acc:	a880082e 	bgeu	r21,r2,7af0 <quorem+0x11c>
    7ad0:	b0ffff17 	ldw	r3,-4(r22)
    7ad4:	18000326 	beq	r3,zero,7ae4 <quorem+0x110>
    7ad8:	00000506 	br	7af0 <quorem+0x11c>
    7adc:	10c00017 	ldw	r3,0(r2)
    7ae0:	1800031e 	bne	r3,zero,7af0 <quorem+0x11c>
    7ae4:	10bfff04 	addi	r2,r2,-4
    7ae8:	94bfffc4 	addi	r18,r18,-1
    7aec:	a8bffb36 	bltu	r21,r2,7adc <__alt_data_end+0xf0007adc>
    7af0:	84800415 	stw	r18,16(r16)
    7af4:	b80b883a 	mov	r5,r23
    7af8:	8009883a 	mov	r4,r16
    7afc:	000b2b00 	call	b2b0 <__mcmp>
    7b00:	10002616 	blt	r2,zero,7b9c <quorem+0x1c8>
    7b04:	9cc00044 	addi	r19,r19,1
    7b08:	a805883a 	mov	r2,r21
    7b0c:	000b883a 	mov	r5,zero
    7b10:	11000017 	ldw	r4,0(r2)
    7b14:	89800017 	ldw	r6,0(r17)
    7b18:	10800104 	addi	r2,r2,4
    7b1c:	20ffffcc 	andi	r3,r4,65535
    7b20:	194b883a 	add	r5,r3,r5
    7b24:	30ffffcc 	andi	r3,r6,65535
    7b28:	28c7c83a 	sub	r3,r5,r3
    7b2c:	300cd43a 	srli	r6,r6,16
    7b30:	2008d43a 	srli	r4,r4,16
    7b34:	180bd43a 	srai	r5,r3,16
    7b38:	18ffffcc 	andi	r3,r3,65535
    7b3c:	2189c83a 	sub	r4,r4,r6
    7b40:	2149883a 	add	r4,r4,r5
    7b44:	200c943a 	slli	r6,r4,16
    7b48:	8c400104 	addi	r17,r17,4
    7b4c:	200bd43a 	srai	r5,r4,16
    7b50:	30c6b03a 	or	r3,r6,r3
    7b54:	10ffff15 	stw	r3,-4(r2)
    7b58:	a47fed2e 	bgeu	r20,r17,7b10 <__alt_data_end+0xf0007b10>
    7b5c:	9485883a 	add	r2,r18,r18
    7b60:	1085883a 	add	r2,r2,r2
    7b64:	a887883a 	add	r3,r21,r2
    7b68:	18800017 	ldw	r2,0(r3)
    7b6c:	10000b1e 	bne	r2,zero,7b9c <quorem+0x1c8>
    7b70:	18bfff04 	addi	r2,r3,-4
    7b74:	a880082e 	bgeu	r21,r2,7b98 <quorem+0x1c4>
    7b78:	18ffff17 	ldw	r3,-4(r3)
    7b7c:	18000326 	beq	r3,zero,7b8c <quorem+0x1b8>
    7b80:	00000506 	br	7b98 <quorem+0x1c4>
    7b84:	10c00017 	ldw	r3,0(r2)
    7b88:	1800031e 	bne	r3,zero,7b98 <quorem+0x1c4>
    7b8c:	10bfff04 	addi	r2,r2,-4
    7b90:	94bfffc4 	addi	r18,r18,-1
    7b94:	a8bffb36 	bltu	r21,r2,7b84 <__alt_data_end+0xf0007b84>
    7b98:	84800415 	stw	r18,16(r16)
    7b9c:	9805883a 	mov	r2,r19
    7ba0:	dfc00817 	ldw	ra,32(sp)
    7ba4:	ddc00717 	ldw	r23,28(sp)
    7ba8:	dd800617 	ldw	r22,24(sp)
    7bac:	dd400517 	ldw	r21,20(sp)
    7bb0:	dd000417 	ldw	r20,16(sp)
    7bb4:	dcc00317 	ldw	r19,12(sp)
    7bb8:	dc800217 	ldw	r18,8(sp)
    7bbc:	dc400117 	ldw	r17,4(sp)
    7bc0:	dc000017 	ldw	r16,0(sp)
    7bc4:	dec00904 	addi	sp,sp,36
    7bc8:	f800283a 	ret
    7bcc:	0005883a 	mov	r2,zero
    7bd0:	003ff306 	br	7ba0 <__alt_data_end+0xf0007ba0>

00007bd4 <_dtoa_r>:
    7bd4:	20801017 	ldw	r2,64(r4)
    7bd8:	deffde04 	addi	sp,sp,-136
    7bdc:	df002015 	stw	fp,128(sp)
    7be0:	dcc01b15 	stw	r19,108(sp)
    7be4:	dc801a15 	stw	r18,104(sp)
    7be8:	dc401915 	stw	r17,100(sp)
    7bec:	dc001815 	stw	r16,96(sp)
    7bf0:	dfc02115 	stw	ra,132(sp)
    7bf4:	ddc01f15 	stw	r23,124(sp)
    7bf8:	dd801e15 	stw	r22,120(sp)
    7bfc:	dd401d15 	stw	r21,116(sp)
    7c00:	dd001c15 	stw	r20,112(sp)
    7c04:	d9c00315 	stw	r7,12(sp)
    7c08:	2039883a 	mov	fp,r4
    7c0c:	3023883a 	mov	r17,r6
    7c10:	2825883a 	mov	r18,r5
    7c14:	dc002417 	ldw	r16,144(sp)
    7c18:	3027883a 	mov	r19,r6
    7c1c:	10000826 	beq	r2,zero,7c40 <_dtoa_r+0x6c>
    7c20:	21801117 	ldw	r6,68(r4)
    7c24:	00c00044 	movi	r3,1
    7c28:	100b883a 	mov	r5,r2
    7c2c:	1986983a 	sll	r3,r3,r6
    7c30:	11800115 	stw	r6,4(r2)
    7c34:	10c00215 	stw	r3,8(r2)
    7c38:	000aa900 	call	aa90 <_Bfree>
    7c3c:	e0001015 	stw	zero,64(fp)
    7c40:	88002e16 	blt	r17,zero,7cfc <_dtoa_r+0x128>
    7c44:	80000015 	stw	zero,0(r16)
    7c48:	889ffc2c 	andhi	r2,r17,32752
    7c4c:	00dffc34 	movhi	r3,32752
    7c50:	10c01c26 	beq	r2,r3,7cc4 <_dtoa_r+0xf0>
    7c54:	000d883a 	mov	r6,zero
    7c58:	000f883a 	mov	r7,zero
    7c5c:	9009883a 	mov	r4,r18
    7c60:	980b883a 	mov	r5,r19
    7c64:	001064c0 	call	1064c <__eqdf2>
    7c68:	10002b1e 	bne	r2,zero,7d18 <_dtoa_r+0x144>
    7c6c:	d9c02317 	ldw	r7,140(sp)
    7c70:	00800044 	movi	r2,1
    7c74:	38800015 	stw	r2,0(r7)
    7c78:	d8802517 	ldw	r2,148(sp)
    7c7c:	10019e26 	beq	r2,zero,82f8 <_dtoa_r+0x724>
    7c80:	d8c02517 	ldw	r3,148(sp)
    7c84:	00820034 	movhi	r2,2048
    7c88:	10802f44 	addi	r2,r2,189
    7c8c:	18800015 	stw	r2,0(r3)
    7c90:	10bfffc4 	addi	r2,r2,-1
    7c94:	dfc02117 	ldw	ra,132(sp)
    7c98:	df002017 	ldw	fp,128(sp)
    7c9c:	ddc01f17 	ldw	r23,124(sp)
    7ca0:	dd801e17 	ldw	r22,120(sp)
    7ca4:	dd401d17 	ldw	r21,116(sp)
    7ca8:	dd001c17 	ldw	r20,112(sp)
    7cac:	dcc01b17 	ldw	r19,108(sp)
    7cb0:	dc801a17 	ldw	r18,104(sp)
    7cb4:	dc401917 	ldw	r17,100(sp)
    7cb8:	dc001817 	ldw	r16,96(sp)
    7cbc:	dec02204 	addi	sp,sp,136
    7cc0:	f800283a 	ret
    7cc4:	d8c02317 	ldw	r3,140(sp)
    7cc8:	0089c3c4 	movi	r2,9999
    7ccc:	18800015 	stw	r2,0(r3)
    7cd0:	90017726 	beq	r18,zero,82b0 <_dtoa_r+0x6dc>
    7cd4:	00820034 	movhi	r2,2048
    7cd8:	10803b04 	addi	r2,r2,236
    7cdc:	d9002517 	ldw	r4,148(sp)
    7ce0:	203fec26 	beq	r4,zero,7c94 <__alt_data_end+0xf0007c94>
    7ce4:	10c000c7 	ldb	r3,3(r2)
    7ce8:	1801781e 	bne	r3,zero,82cc <_dtoa_r+0x6f8>
    7cec:	10c000c4 	addi	r3,r2,3
    7cf0:	d9802517 	ldw	r6,148(sp)
    7cf4:	30c00015 	stw	r3,0(r6)
    7cf8:	003fe606 	br	7c94 <__alt_data_end+0xf0007c94>
    7cfc:	04e00034 	movhi	r19,32768
    7d00:	9cffffc4 	addi	r19,r19,-1
    7d04:	00800044 	movi	r2,1
    7d08:	8ce6703a 	and	r19,r17,r19
    7d0c:	80800015 	stw	r2,0(r16)
    7d10:	9823883a 	mov	r17,r19
    7d14:	003fcc06 	br	7c48 <__alt_data_end+0xf0007c48>
    7d18:	d8800204 	addi	r2,sp,8
    7d1c:	d8800015 	stw	r2,0(sp)
    7d20:	d9c00104 	addi	r7,sp,4
    7d24:	900b883a 	mov	r5,r18
    7d28:	980d883a 	mov	r6,r19
    7d2c:	e009883a 	mov	r4,fp
    7d30:	8820d53a 	srli	r16,r17,20
    7d34:	000b67c0 	call	b67c <__d2b>
    7d38:	d8800915 	stw	r2,36(sp)
    7d3c:	8001651e 	bne	r16,zero,82d4 <_dtoa_r+0x700>
    7d40:	dd800217 	ldw	r22,8(sp)
    7d44:	dc000117 	ldw	r16,4(sp)
    7d48:	00800804 	movi	r2,32
    7d4c:	b421883a 	add	r16,r22,r16
    7d50:	80c10c84 	addi	r3,r16,1074
    7d54:	10c2d10e 	bge	r2,r3,889c <_dtoa_r+0xcc8>
    7d58:	00801004 	movi	r2,64
    7d5c:	81010484 	addi	r4,r16,1042
    7d60:	10c7c83a 	sub	r3,r2,r3
    7d64:	9108d83a 	srl	r4,r18,r4
    7d68:	88e2983a 	sll	r17,r17,r3
    7d6c:	2448b03a 	or	r4,r4,r17
    7d70:	0011a140 	call	11a14 <__floatunsidf>
    7d74:	017f8434 	movhi	r5,65040
    7d78:	01800044 	movi	r6,1
    7d7c:	1009883a 	mov	r4,r2
    7d80:	194b883a 	add	r5,r3,r5
    7d84:	843fffc4 	addi	r16,r16,-1
    7d88:	d9801115 	stw	r6,68(sp)
    7d8c:	000d883a 	mov	r6,zero
    7d90:	01cffe34 	movhi	r7,16376
    7d94:	0010fbc0 	call	10fbc <__subdf3>
    7d98:	0198dbf4 	movhi	r6,25455
    7d9c:	01cff4f4 	movhi	r7,16339
    7da0:	3190d844 	addi	r6,r6,17249
    7da4:	39e1e9c4 	addi	r7,r7,-30809
    7da8:	1009883a 	mov	r4,r2
    7dac:	180b883a 	mov	r5,r3
    7db0:	00108a40 	call	108a4 <__muldf3>
    7db4:	01a2d874 	movhi	r6,35681
    7db8:	01cff1f4 	movhi	r7,16327
    7dbc:	31b22cc4 	addi	r6,r6,-14157
    7dc0:	39e28a04 	addi	r7,r7,-30168
    7dc4:	180b883a 	mov	r5,r3
    7dc8:	1009883a 	mov	r4,r2
    7dcc:	000f4b80 	call	f4b8 <__adddf3>
    7dd0:	8009883a 	mov	r4,r16
    7dd4:	1029883a 	mov	r20,r2
    7dd8:	1823883a 	mov	r17,r3
    7ddc:	00119380 	call	11938 <__floatsidf>
    7de0:	019427f4 	movhi	r6,20639
    7de4:	01cff4f4 	movhi	r7,16339
    7de8:	319e7ec4 	addi	r6,r6,31227
    7dec:	39d104c4 	addi	r7,r7,17427
    7df0:	1009883a 	mov	r4,r2
    7df4:	180b883a 	mov	r5,r3
    7df8:	00108a40 	call	108a4 <__muldf3>
    7dfc:	100d883a 	mov	r6,r2
    7e00:	180f883a 	mov	r7,r3
    7e04:	a009883a 	mov	r4,r20
    7e08:	880b883a 	mov	r5,r17
    7e0c:	000f4b80 	call	f4b8 <__adddf3>
    7e10:	1009883a 	mov	r4,r2
    7e14:	180b883a 	mov	r5,r3
    7e18:	1029883a 	mov	r20,r2
    7e1c:	1823883a 	mov	r17,r3
    7e20:	00118b80 	call	118b8 <__fixdfsi>
    7e24:	000d883a 	mov	r6,zero
    7e28:	000f883a 	mov	r7,zero
    7e2c:	a009883a 	mov	r4,r20
    7e30:	880b883a 	mov	r5,r17
    7e34:	d8800515 	stw	r2,20(sp)
    7e38:	00107b00 	call	107b0 <__ledf2>
    7e3c:	10028716 	blt	r2,zero,885c <_dtoa_r+0xc88>
    7e40:	d8c00517 	ldw	r3,20(sp)
    7e44:	00800584 	movi	r2,22
    7e48:	10c27536 	bltu	r2,r3,8820 <_dtoa_r+0xc4c>
    7e4c:	180490fa 	slli	r2,r3,3
    7e50:	00c20034 	movhi	r3,2048
    7e54:	18c05704 	addi	r3,r3,348
    7e58:	1885883a 	add	r2,r3,r2
    7e5c:	11000017 	ldw	r4,0(r2)
    7e60:	11400117 	ldw	r5,4(r2)
    7e64:	900d883a 	mov	r6,r18
    7e68:	980f883a 	mov	r7,r19
    7e6c:	00106d40 	call	106d4 <__gedf2>
    7e70:	00828d0e 	bge	zero,r2,88a8 <_dtoa_r+0xcd4>
    7e74:	d9000517 	ldw	r4,20(sp)
    7e78:	d8000e15 	stw	zero,56(sp)
    7e7c:	213fffc4 	addi	r4,r4,-1
    7e80:	d9000515 	stw	r4,20(sp)
    7e84:	b42dc83a 	sub	r22,r22,r16
    7e88:	b5bfffc4 	addi	r22,r22,-1
    7e8c:	b0026f16 	blt	r22,zero,884c <_dtoa_r+0xc78>
    7e90:	d8000815 	stw	zero,32(sp)
    7e94:	d9c00517 	ldw	r7,20(sp)
    7e98:	38026416 	blt	r7,zero,882c <_dtoa_r+0xc58>
    7e9c:	b1ed883a 	add	r22,r22,r7
    7ea0:	d9c00d15 	stw	r7,52(sp)
    7ea4:	d8000a15 	stw	zero,40(sp)
    7ea8:	d9800317 	ldw	r6,12(sp)
    7eac:	00800244 	movi	r2,9
    7eb0:	11811436 	bltu	r2,r6,8304 <_dtoa_r+0x730>
    7eb4:	00800144 	movi	r2,5
    7eb8:	1184e10e 	bge	r2,r6,9240 <_dtoa_r+0x166c>
    7ebc:	31bfff04 	addi	r6,r6,-4
    7ec0:	d9800315 	stw	r6,12(sp)
    7ec4:	0023883a 	mov	r17,zero
    7ec8:	d9800317 	ldw	r6,12(sp)
    7ecc:	008000c4 	movi	r2,3
    7ed0:	30836726 	beq	r6,r2,8c70 <_dtoa_r+0x109c>
    7ed4:	1183410e 	bge	r2,r6,8bdc <_dtoa_r+0x1008>
    7ed8:	d9c00317 	ldw	r7,12(sp)
    7edc:	00800104 	movi	r2,4
    7ee0:	38827c26 	beq	r7,r2,88d4 <_dtoa_r+0xd00>
    7ee4:	00800144 	movi	r2,5
    7ee8:	3884c41e 	bne	r7,r2,91fc <_dtoa_r+0x1628>
    7eec:	00800044 	movi	r2,1
    7ef0:	d8800b15 	stw	r2,44(sp)
    7ef4:	d8c00517 	ldw	r3,20(sp)
    7ef8:	d9002217 	ldw	r4,136(sp)
    7efc:	1907883a 	add	r3,r3,r4
    7f00:	19800044 	addi	r6,r3,1
    7f04:	d8c00c15 	stw	r3,48(sp)
    7f08:	d9800615 	stw	r6,24(sp)
    7f0c:	0183a40e 	bge	zero,r6,8da0 <_dtoa_r+0x11cc>
    7f10:	d9800617 	ldw	r6,24(sp)
    7f14:	3021883a 	mov	r16,r6
    7f18:	e0001115 	stw	zero,68(fp)
    7f1c:	008005c4 	movi	r2,23
    7f20:	1184c92e 	bgeu	r2,r6,9248 <_dtoa_r+0x1674>
    7f24:	00c00044 	movi	r3,1
    7f28:	00800104 	movi	r2,4
    7f2c:	1085883a 	add	r2,r2,r2
    7f30:	11000504 	addi	r4,r2,20
    7f34:	180b883a 	mov	r5,r3
    7f38:	18c00044 	addi	r3,r3,1
    7f3c:	313ffb2e 	bgeu	r6,r4,7f2c <__alt_data_end+0xf0007f2c>
    7f40:	e1401115 	stw	r5,68(fp)
    7f44:	e009883a 	mov	r4,fp
    7f48:	000a9e80 	call	a9e8 <_Balloc>
    7f4c:	d8800715 	stw	r2,28(sp)
    7f50:	e0801015 	stw	r2,64(fp)
    7f54:	00800384 	movi	r2,14
    7f58:	1400f736 	bltu	r2,r16,8338 <_dtoa_r+0x764>
    7f5c:	8800f626 	beq	r17,zero,8338 <_dtoa_r+0x764>
    7f60:	d9c00517 	ldw	r7,20(sp)
    7f64:	01c39a0e 	bge	zero,r7,8dd0 <_dtoa_r+0x11fc>
    7f68:	388003cc 	andi	r2,r7,15
    7f6c:	100490fa 	slli	r2,r2,3
    7f70:	382bd13a 	srai	r21,r7,4
    7f74:	00c20034 	movhi	r3,2048
    7f78:	18c05704 	addi	r3,r3,348
    7f7c:	1885883a 	add	r2,r3,r2
    7f80:	a8c0040c 	andi	r3,r21,16
    7f84:	12400017 	ldw	r9,0(r2)
    7f88:	12000117 	ldw	r8,4(r2)
    7f8c:	18037926 	beq	r3,zero,8d74 <_dtoa_r+0x11a0>
    7f90:	00820034 	movhi	r2,2048
    7f94:	10804d04 	addi	r2,r2,308
    7f98:	11800817 	ldw	r6,32(r2)
    7f9c:	11c00917 	ldw	r7,36(r2)
    7fa0:	9009883a 	mov	r4,r18
    7fa4:	980b883a 	mov	r5,r19
    7fa8:	da001715 	stw	r8,92(sp)
    7fac:	da401615 	stw	r9,88(sp)
    7fb0:	000fd640 	call	fd64 <__divdf3>
    7fb4:	da001717 	ldw	r8,92(sp)
    7fb8:	da401617 	ldw	r9,88(sp)
    7fbc:	ad4003cc 	andi	r21,r21,15
    7fc0:	040000c4 	movi	r16,3
    7fc4:	1023883a 	mov	r17,r2
    7fc8:	1829883a 	mov	r20,r3
    7fcc:	a8001126 	beq	r21,zero,8014 <_dtoa_r+0x440>
    7fd0:	05c20034 	movhi	r23,2048
    7fd4:	bdc04d04 	addi	r23,r23,308
    7fd8:	4805883a 	mov	r2,r9
    7fdc:	4007883a 	mov	r3,r8
    7fe0:	a980004c 	andi	r6,r21,1
    7fe4:	1009883a 	mov	r4,r2
    7fe8:	a82bd07a 	srai	r21,r21,1
    7fec:	180b883a 	mov	r5,r3
    7ff0:	30000426 	beq	r6,zero,8004 <_dtoa_r+0x430>
    7ff4:	b9800017 	ldw	r6,0(r23)
    7ff8:	b9c00117 	ldw	r7,4(r23)
    7ffc:	84000044 	addi	r16,r16,1
    8000:	00108a40 	call	108a4 <__muldf3>
    8004:	bdc00204 	addi	r23,r23,8
    8008:	a83ff51e 	bne	r21,zero,7fe0 <__alt_data_end+0xf0007fe0>
    800c:	1013883a 	mov	r9,r2
    8010:	1811883a 	mov	r8,r3
    8014:	480d883a 	mov	r6,r9
    8018:	400f883a 	mov	r7,r8
    801c:	8809883a 	mov	r4,r17
    8020:	a00b883a 	mov	r5,r20
    8024:	000fd640 	call	fd64 <__divdf3>
    8028:	d8800f15 	stw	r2,60(sp)
    802c:	d8c01015 	stw	r3,64(sp)
    8030:	d8c00e17 	ldw	r3,56(sp)
    8034:	18000626 	beq	r3,zero,8050 <_dtoa_r+0x47c>
    8038:	d9000f17 	ldw	r4,60(sp)
    803c:	d9401017 	ldw	r5,64(sp)
    8040:	000d883a 	mov	r6,zero
    8044:	01cffc34 	movhi	r7,16368
    8048:	00107b00 	call	107b0 <__ledf2>
    804c:	10040b16 	blt	r2,zero,907c <_dtoa_r+0x14a8>
    8050:	8009883a 	mov	r4,r16
    8054:	00119380 	call	11938 <__floatsidf>
    8058:	d9800f17 	ldw	r6,60(sp)
    805c:	d9c01017 	ldw	r7,64(sp)
    8060:	1009883a 	mov	r4,r2
    8064:	180b883a 	mov	r5,r3
    8068:	00108a40 	call	108a4 <__muldf3>
    806c:	000d883a 	mov	r6,zero
    8070:	01d00734 	movhi	r7,16412
    8074:	1009883a 	mov	r4,r2
    8078:	180b883a 	mov	r5,r3
    807c:	000f4b80 	call	f4b8 <__adddf3>
    8080:	1021883a 	mov	r16,r2
    8084:	d8800617 	ldw	r2,24(sp)
    8088:	047f3034 	movhi	r17,64704
    808c:	1c63883a 	add	r17,r3,r17
    8090:	10031826 	beq	r2,zero,8cf4 <_dtoa_r+0x1120>
    8094:	d8c00517 	ldw	r3,20(sp)
    8098:	db000617 	ldw	r12,24(sp)
    809c:	d8c01315 	stw	r3,76(sp)
    80a0:	d9000b17 	ldw	r4,44(sp)
    80a4:	20038f26 	beq	r4,zero,8ee4 <_dtoa_r+0x1310>
    80a8:	60bfffc4 	addi	r2,r12,-1
    80ac:	100490fa 	slli	r2,r2,3
    80b0:	00c20034 	movhi	r3,2048
    80b4:	18c05704 	addi	r3,r3,348
    80b8:	1885883a 	add	r2,r3,r2
    80bc:	11800017 	ldw	r6,0(r2)
    80c0:	11c00117 	ldw	r7,4(r2)
    80c4:	d8800717 	ldw	r2,28(sp)
    80c8:	0009883a 	mov	r4,zero
    80cc:	014ff834 	movhi	r5,16352
    80d0:	db001615 	stw	r12,88(sp)
    80d4:	15c00044 	addi	r23,r2,1
    80d8:	000fd640 	call	fd64 <__divdf3>
    80dc:	800d883a 	mov	r6,r16
    80e0:	880f883a 	mov	r7,r17
    80e4:	1009883a 	mov	r4,r2
    80e8:	180b883a 	mov	r5,r3
    80ec:	0010fbc0 	call	10fbc <__subdf3>
    80f0:	d9401017 	ldw	r5,64(sp)
    80f4:	d9000f17 	ldw	r4,60(sp)
    80f8:	102b883a 	mov	r21,r2
    80fc:	d8c01215 	stw	r3,72(sp)
    8100:	00118b80 	call	118b8 <__fixdfsi>
    8104:	1009883a 	mov	r4,r2
    8108:	1029883a 	mov	r20,r2
    810c:	00119380 	call	11938 <__floatsidf>
    8110:	d9000f17 	ldw	r4,60(sp)
    8114:	d9401017 	ldw	r5,64(sp)
    8118:	100d883a 	mov	r6,r2
    811c:	180f883a 	mov	r7,r3
    8120:	0010fbc0 	call	10fbc <__subdf3>
    8124:	1823883a 	mov	r17,r3
    8128:	d8c00717 	ldw	r3,28(sp)
    812c:	d9401217 	ldw	r5,72(sp)
    8130:	a2000c04 	addi	r8,r20,48
    8134:	1021883a 	mov	r16,r2
    8138:	1a000005 	stb	r8,0(r3)
    813c:	800d883a 	mov	r6,r16
    8140:	880f883a 	mov	r7,r17
    8144:	a809883a 	mov	r4,r21
    8148:	4029883a 	mov	r20,r8
    814c:	00106d40 	call	106d4 <__gedf2>
    8150:	00841d16 	blt	zero,r2,91c8 <_dtoa_r+0x15f4>
    8154:	800d883a 	mov	r6,r16
    8158:	880f883a 	mov	r7,r17
    815c:	0009883a 	mov	r4,zero
    8160:	014ffc34 	movhi	r5,16368
    8164:	0010fbc0 	call	10fbc <__subdf3>
    8168:	d9401217 	ldw	r5,72(sp)
    816c:	100d883a 	mov	r6,r2
    8170:	180f883a 	mov	r7,r3
    8174:	a809883a 	mov	r4,r21
    8178:	00106d40 	call	106d4 <__gedf2>
    817c:	db001617 	ldw	r12,88(sp)
    8180:	00840e16 	blt	zero,r2,91bc <_dtoa_r+0x15e8>
    8184:	00800044 	movi	r2,1
    8188:	13006b0e 	bge	r2,r12,8338 <_dtoa_r+0x764>
    818c:	d9000717 	ldw	r4,28(sp)
    8190:	dd800f15 	stw	r22,60(sp)
    8194:	dcc01015 	stw	r19,64(sp)
    8198:	2319883a 	add	r12,r4,r12
    819c:	dcc01217 	ldw	r19,72(sp)
    81a0:	602d883a 	mov	r22,r12
    81a4:	dc801215 	stw	r18,72(sp)
    81a8:	b825883a 	mov	r18,r23
    81ac:	00000906 	br	81d4 <_dtoa_r+0x600>
    81b0:	0010fbc0 	call	10fbc <__subdf3>
    81b4:	a80d883a 	mov	r6,r21
    81b8:	980f883a 	mov	r7,r19
    81bc:	1009883a 	mov	r4,r2
    81c0:	180b883a 	mov	r5,r3
    81c4:	00107b00 	call	107b0 <__ledf2>
    81c8:	1003e816 	blt	r2,zero,916c <_dtoa_r+0x1598>
    81cc:	b825883a 	mov	r18,r23
    81d0:	bd83e926 	beq	r23,r22,9178 <_dtoa_r+0x15a4>
    81d4:	a809883a 	mov	r4,r21
    81d8:	980b883a 	mov	r5,r19
    81dc:	000d883a 	mov	r6,zero
    81e0:	01d00934 	movhi	r7,16420
    81e4:	00108a40 	call	108a4 <__muldf3>
    81e8:	000d883a 	mov	r6,zero
    81ec:	01d00934 	movhi	r7,16420
    81f0:	8009883a 	mov	r4,r16
    81f4:	880b883a 	mov	r5,r17
    81f8:	102b883a 	mov	r21,r2
    81fc:	1827883a 	mov	r19,r3
    8200:	00108a40 	call	108a4 <__muldf3>
    8204:	180b883a 	mov	r5,r3
    8208:	1009883a 	mov	r4,r2
    820c:	1821883a 	mov	r16,r3
    8210:	1023883a 	mov	r17,r2
    8214:	00118b80 	call	118b8 <__fixdfsi>
    8218:	1009883a 	mov	r4,r2
    821c:	1029883a 	mov	r20,r2
    8220:	00119380 	call	11938 <__floatsidf>
    8224:	8809883a 	mov	r4,r17
    8228:	800b883a 	mov	r5,r16
    822c:	100d883a 	mov	r6,r2
    8230:	180f883a 	mov	r7,r3
    8234:	0010fbc0 	call	10fbc <__subdf3>
    8238:	a5000c04 	addi	r20,r20,48
    823c:	a80d883a 	mov	r6,r21
    8240:	980f883a 	mov	r7,r19
    8244:	1009883a 	mov	r4,r2
    8248:	180b883a 	mov	r5,r3
    824c:	95000005 	stb	r20,0(r18)
    8250:	1021883a 	mov	r16,r2
    8254:	1823883a 	mov	r17,r3
    8258:	00107b00 	call	107b0 <__ledf2>
    825c:	bdc00044 	addi	r23,r23,1
    8260:	800d883a 	mov	r6,r16
    8264:	880f883a 	mov	r7,r17
    8268:	0009883a 	mov	r4,zero
    826c:	014ffc34 	movhi	r5,16368
    8270:	103fcf0e 	bge	r2,zero,81b0 <__alt_data_end+0xf00081b0>
    8274:	d8c01317 	ldw	r3,76(sp)
    8278:	d8c00515 	stw	r3,20(sp)
    827c:	d9400917 	ldw	r5,36(sp)
    8280:	e009883a 	mov	r4,fp
    8284:	000aa900 	call	aa90 <_Bfree>
    8288:	d9000517 	ldw	r4,20(sp)
    828c:	d9802317 	ldw	r6,140(sp)
    8290:	d9c02517 	ldw	r7,148(sp)
    8294:	b8000005 	stb	zero,0(r23)
    8298:	20800044 	addi	r2,r4,1
    829c:	30800015 	stw	r2,0(r6)
    82a0:	3802aa26 	beq	r7,zero,8d4c <_dtoa_r+0x1178>
    82a4:	3dc00015 	stw	r23,0(r7)
    82a8:	d8800717 	ldw	r2,28(sp)
    82ac:	003e7906 	br	7c94 <__alt_data_end+0xf0007c94>
    82b0:	00800434 	movhi	r2,16
    82b4:	10bfffc4 	addi	r2,r2,-1
    82b8:	88a2703a 	and	r17,r17,r2
    82bc:	883e851e 	bne	r17,zero,7cd4 <__alt_data_end+0xf0007cd4>
    82c0:	00820034 	movhi	r2,2048
    82c4:	10803804 	addi	r2,r2,224
    82c8:	003e8406 	br	7cdc <__alt_data_end+0xf0007cdc>
    82cc:	10c00204 	addi	r3,r2,8
    82d0:	003e8706 	br	7cf0 <__alt_data_end+0xf0007cf0>
    82d4:	01400434 	movhi	r5,16
    82d8:	297fffc4 	addi	r5,r5,-1
    82dc:	994a703a 	and	r5,r19,r5
    82e0:	9009883a 	mov	r4,r18
    82e4:	843f0044 	addi	r16,r16,-1023
    82e8:	294ffc34 	orhi	r5,r5,16368
    82ec:	dd800217 	ldw	r22,8(sp)
    82f0:	d8001115 	stw	zero,68(sp)
    82f4:	003ea506 	br	7d8c <__alt_data_end+0xf0007d8c>
    82f8:	00820034 	movhi	r2,2048
    82fc:	10802f04 	addi	r2,r2,188
    8300:	003e6406 	br	7c94 <__alt_data_end+0xf0007c94>
    8304:	e0001115 	stw	zero,68(fp)
    8308:	000b883a 	mov	r5,zero
    830c:	e009883a 	mov	r4,fp
    8310:	000a9e80 	call	a9e8 <_Balloc>
    8314:	01bfffc4 	movi	r6,-1
    8318:	01c00044 	movi	r7,1
    831c:	d8800715 	stw	r2,28(sp)
    8320:	d9800c15 	stw	r6,48(sp)
    8324:	e0801015 	stw	r2,64(fp)
    8328:	d8000315 	stw	zero,12(sp)
    832c:	d9c00b15 	stw	r7,44(sp)
    8330:	d9800615 	stw	r6,24(sp)
    8334:	d8002215 	stw	zero,136(sp)
    8338:	d8800117 	ldw	r2,4(sp)
    833c:	10008916 	blt	r2,zero,8564 <_dtoa_r+0x990>
    8340:	d9000517 	ldw	r4,20(sp)
    8344:	00c00384 	movi	r3,14
    8348:	19008616 	blt	r3,r4,8564 <_dtoa_r+0x990>
    834c:	200490fa 	slli	r2,r4,3
    8350:	00c20034 	movhi	r3,2048
    8354:	d9802217 	ldw	r6,136(sp)
    8358:	18c05704 	addi	r3,r3,348
    835c:	1885883a 	add	r2,r3,r2
    8360:	14000017 	ldw	r16,0(r2)
    8364:	14400117 	ldw	r17,4(r2)
    8368:	30016316 	blt	r6,zero,88f8 <_dtoa_r+0xd24>
    836c:	800d883a 	mov	r6,r16
    8370:	880f883a 	mov	r7,r17
    8374:	9009883a 	mov	r4,r18
    8378:	980b883a 	mov	r5,r19
    837c:	000fd640 	call	fd64 <__divdf3>
    8380:	180b883a 	mov	r5,r3
    8384:	1009883a 	mov	r4,r2
    8388:	00118b80 	call	118b8 <__fixdfsi>
    838c:	1009883a 	mov	r4,r2
    8390:	102b883a 	mov	r21,r2
    8394:	00119380 	call	11938 <__floatsidf>
    8398:	800d883a 	mov	r6,r16
    839c:	880f883a 	mov	r7,r17
    83a0:	1009883a 	mov	r4,r2
    83a4:	180b883a 	mov	r5,r3
    83a8:	00108a40 	call	108a4 <__muldf3>
    83ac:	100d883a 	mov	r6,r2
    83b0:	180f883a 	mov	r7,r3
    83b4:	9009883a 	mov	r4,r18
    83b8:	980b883a 	mov	r5,r19
    83bc:	0010fbc0 	call	10fbc <__subdf3>
    83c0:	d9c00717 	ldw	r7,28(sp)
    83c4:	1009883a 	mov	r4,r2
    83c8:	a8800c04 	addi	r2,r21,48
    83cc:	38800005 	stb	r2,0(r7)
    83d0:	3dc00044 	addi	r23,r7,1
    83d4:	d9c00617 	ldw	r7,24(sp)
    83d8:	01800044 	movi	r6,1
    83dc:	180b883a 	mov	r5,r3
    83e0:	2005883a 	mov	r2,r4
    83e4:	39803826 	beq	r7,r6,84c8 <_dtoa_r+0x8f4>
    83e8:	000d883a 	mov	r6,zero
    83ec:	01d00934 	movhi	r7,16420
    83f0:	00108a40 	call	108a4 <__muldf3>
    83f4:	000d883a 	mov	r6,zero
    83f8:	000f883a 	mov	r7,zero
    83fc:	1009883a 	mov	r4,r2
    8400:	180b883a 	mov	r5,r3
    8404:	1025883a 	mov	r18,r2
    8408:	1827883a 	mov	r19,r3
    840c:	001064c0 	call	1064c <__eqdf2>
    8410:	103f9a26 	beq	r2,zero,827c <__alt_data_end+0xf000827c>
    8414:	d9c00617 	ldw	r7,24(sp)
    8418:	d8c00717 	ldw	r3,28(sp)
    841c:	b829883a 	mov	r20,r23
    8420:	38bfffc4 	addi	r2,r7,-1
    8424:	18ad883a 	add	r22,r3,r2
    8428:	00000a06 	br	8454 <_dtoa_r+0x880>
    842c:	00108a40 	call	108a4 <__muldf3>
    8430:	000d883a 	mov	r6,zero
    8434:	000f883a 	mov	r7,zero
    8438:	1009883a 	mov	r4,r2
    843c:	180b883a 	mov	r5,r3
    8440:	1025883a 	mov	r18,r2
    8444:	1827883a 	mov	r19,r3
    8448:	b829883a 	mov	r20,r23
    844c:	001064c0 	call	1064c <__eqdf2>
    8450:	103f8a26 	beq	r2,zero,827c <__alt_data_end+0xf000827c>
    8454:	800d883a 	mov	r6,r16
    8458:	880f883a 	mov	r7,r17
    845c:	9009883a 	mov	r4,r18
    8460:	980b883a 	mov	r5,r19
    8464:	000fd640 	call	fd64 <__divdf3>
    8468:	180b883a 	mov	r5,r3
    846c:	1009883a 	mov	r4,r2
    8470:	00118b80 	call	118b8 <__fixdfsi>
    8474:	1009883a 	mov	r4,r2
    8478:	102b883a 	mov	r21,r2
    847c:	00119380 	call	11938 <__floatsidf>
    8480:	800d883a 	mov	r6,r16
    8484:	880f883a 	mov	r7,r17
    8488:	1009883a 	mov	r4,r2
    848c:	180b883a 	mov	r5,r3
    8490:	00108a40 	call	108a4 <__muldf3>
    8494:	100d883a 	mov	r6,r2
    8498:	180f883a 	mov	r7,r3
    849c:	9009883a 	mov	r4,r18
    84a0:	980b883a 	mov	r5,r19
    84a4:	0010fbc0 	call	10fbc <__subdf3>
    84a8:	aa000c04 	addi	r8,r21,48
    84ac:	a2000005 	stb	r8,0(r20)
    84b0:	000d883a 	mov	r6,zero
    84b4:	01d00934 	movhi	r7,16420
    84b8:	1009883a 	mov	r4,r2
    84bc:	180b883a 	mov	r5,r3
    84c0:	a5c00044 	addi	r23,r20,1
    84c4:	b53fd91e 	bne	r22,r20,842c <__alt_data_end+0xf000842c>
    84c8:	100d883a 	mov	r6,r2
    84cc:	180f883a 	mov	r7,r3
    84d0:	1009883a 	mov	r4,r2
    84d4:	180b883a 	mov	r5,r3
    84d8:	000f4b80 	call	f4b8 <__adddf3>
    84dc:	100d883a 	mov	r6,r2
    84e0:	180f883a 	mov	r7,r3
    84e4:	8009883a 	mov	r4,r16
    84e8:	880b883a 	mov	r5,r17
    84ec:	1027883a 	mov	r19,r2
    84f0:	1825883a 	mov	r18,r3
    84f4:	00107b00 	call	107b0 <__ledf2>
    84f8:	10000816 	blt	r2,zero,851c <_dtoa_r+0x948>
    84fc:	980d883a 	mov	r6,r19
    8500:	900f883a 	mov	r7,r18
    8504:	8009883a 	mov	r4,r16
    8508:	880b883a 	mov	r5,r17
    850c:	001064c0 	call	1064c <__eqdf2>
    8510:	103f5a1e 	bne	r2,zero,827c <__alt_data_end+0xf000827c>
    8514:	ad40004c 	andi	r21,r21,1
    8518:	a83f5826 	beq	r21,zero,827c <__alt_data_end+0xf000827c>
    851c:	bd3fffc3 	ldbu	r20,-1(r23)
    8520:	b8bfffc4 	addi	r2,r23,-1
    8524:	1007883a 	mov	r3,r2
    8528:	01400e44 	movi	r5,57
    852c:	d9800717 	ldw	r6,28(sp)
    8530:	00000506 	br	8548 <_dtoa_r+0x974>
    8534:	18ffffc4 	addi	r3,r3,-1
    8538:	11824726 	beq	r2,r6,8e58 <_dtoa_r+0x1284>
    853c:	1d000003 	ldbu	r20,0(r3)
    8540:	102f883a 	mov	r23,r2
    8544:	10bfffc4 	addi	r2,r2,-1
    8548:	a1003fcc 	andi	r4,r20,255
    854c:	2100201c 	xori	r4,r4,128
    8550:	213fe004 	addi	r4,r4,-128
    8554:	217ff726 	beq	r4,r5,8534 <__alt_data_end+0xf0008534>
    8558:	a2000044 	addi	r8,r20,1
    855c:	12000005 	stb	r8,0(r2)
    8560:	003f4606 	br	827c <__alt_data_end+0xf000827c>
    8564:	d9000b17 	ldw	r4,44(sp)
    8568:	2000c826 	beq	r4,zero,888c <_dtoa_r+0xcb8>
    856c:	d9800317 	ldw	r6,12(sp)
    8570:	00c00044 	movi	r3,1
    8574:	1980f90e 	bge	r3,r6,895c <_dtoa_r+0xd88>
    8578:	d8800617 	ldw	r2,24(sp)
    857c:	d8c00a17 	ldw	r3,40(sp)
    8580:	157fffc4 	addi	r21,r2,-1
    8584:	1d41f316 	blt	r3,r21,8d54 <_dtoa_r+0x1180>
    8588:	1d6bc83a 	sub	r21,r3,r21
    858c:	d9c00617 	ldw	r7,24(sp)
    8590:	3802aa16 	blt	r7,zero,903c <_dtoa_r+0x1468>
    8594:	dd000817 	ldw	r20,32(sp)
    8598:	d8800617 	ldw	r2,24(sp)
    859c:	d8c00817 	ldw	r3,32(sp)
    85a0:	01400044 	movi	r5,1
    85a4:	e009883a 	mov	r4,fp
    85a8:	1887883a 	add	r3,r3,r2
    85ac:	d8c00815 	stw	r3,32(sp)
    85b0:	b0ad883a 	add	r22,r22,r2
    85b4:	000adf40 	call	adf4 <__i2b>
    85b8:	1023883a 	mov	r17,r2
    85bc:	a0000826 	beq	r20,zero,85e0 <_dtoa_r+0xa0c>
    85c0:	0580070e 	bge	zero,r22,85e0 <_dtoa_r+0xa0c>
    85c4:	a005883a 	mov	r2,r20
    85c8:	b500b916 	blt	r22,r20,88b0 <_dtoa_r+0xcdc>
    85cc:	d9000817 	ldw	r4,32(sp)
    85d0:	a0a9c83a 	sub	r20,r20,r2
    85d4:	b0adc83a 	sub	r22,r22,r2
    85d8:	2089c83a 	sub	r4,r4,r2
    85dc:	d9000815 	stw	r4,32(sp)
    85e0:	d9800a17 	ldw	r6,40(sp)
    85e4:	0181810e 	bge	zero,r6,8bec <_dtoa_r+0x1018>
    85e8:	d9c00b17 	ldw	r7,44(sp)
    85ec:	3800b326 	beq	r7,zero,88bc <_dtoa_r+0xce8>
    85f0:	a800b226 	beq	r21,zero,88bc <_dtoa_r+0xce8>
    85f4:	880b883a 	mov	r5,r17
    85f8:	a80d883a 	mov	r6,r21
    85fc:	e009883a 	mov	r4,fp
    8600:	000b0280 	call	b028 <__pow5mult>
    8604:	d9800917 	ldw	r6,36(sp)
    8608:	100b883a 	mov	r5,r2
    860c:	e009883a 	mov	r4,fp
    8610:	1023883a 	mov	r17,r2
    8614:	000ae300 	call	ae30 <__multiply>
    8618:	1021883a 	mov	r16,r2
    861c:	d8800a17 	ldw	r2,40(sp)
    8620:	d9400917 	ldw	r5,36(sp)
    8624:	e009883a 	mov	r4,fp
    8628:	1545c83a 	sub	r2,r2,r21
    862c:	d8800a15 	stw	r2,40(sp)
    8630:	000aa900 	call	aa90 <_Bfree>
    8634:	d8c00a17 	ldw	r3,40(sp)
    8638:	18009f1e 	bne	r3,zero,88b8 <_dtoa_r+0xce4>
    863c:	05c00044 	movi	r23,1
    8640:	e009883a 	mov	r4,fp
    8644:	b80b883a 	mov	r5,r23
    8648:	000adf40 	call	adf4 <__i2b>
    864c:	d9000d17 	ldw	r4,52(sp)
    8650:	102b883a 	mov	r21,r2
    8654:	2000ce26 	beq	r4,zero,8990 <_dtoa_r+0xdbc>
    8658:	200d883a 	mov	r6,r4
    865c:	100b883a 	mov	r5,r2
    8660:	e009883a 	mov	r4,fp
    8664:	000b0280 	call	b028 <__pow5mult>
    8668:	d9800317 	ldw	r6,12(sp)
    866c:	102b883a 	mov	r21,r2
    8670:	b981810e 	bge	r23,r6,8c78 <_dtoa_r+0x10a4>
    8674:	0027883a 	mov	r19,zero
    8678:	a8800417 	ldw	r2,16(r21)
    867c:	05c00804 	movi	r23,32
    8680:	10800104 	addi	r2,r2,4
    8684:	1085883a 	add	r2,r2,r2
    8688:	1085883a 	add	r2,r2,r2
    868c:	a885883a 	add	r2,r21,r2
    8690:	11000017 	ldw	r4,0(r2)
    8694:	000acdc0 	call	acdc <__hi0bits>
    8698:	b885c83a 	sub	r2,r23,r2
    869c:	1585883a 	add	r2,r2,r22
    86a0:	108007cc 	andi	r2,r2,31
    86a4:	1000b326 	beq	r2,zero,8974 <_dtoa_r+0xda0>
    86a8:	00c00804 	movi	r3,32
    86ac:	1887c83a 	sub	r3,r3,r2
    86b0:	01000104 	movi	r4,4
    86b4:	20c2cd0e 	bge	r4,r3,91ec <_dtoa_r+0x1618>
    86b8:	00c00704 	movi	r3,28
    86bc:	1885c83a 	sub	r2,r3,r2
    86c0:	d8c00817 	ldw	r3,32(sp)
    86c4:	a0a9883a 	add	r20,r20,r2
    86c8:	b0ad883a 	add	r22,r22,r2
    86cc:	1887883a 	add	r3,r3,r2
    86d0:	d8c00815 	stw	r3,32(sp)
    86d4:	d9800817 	ldw	r6,32(sp)
    86d8:	0180040e 	bge	zero,r6,86ec <_dtoa_r+0xb18>
    86dc:	800b883a 	mov	r5,r16
    86e0:	e009883a 	mov	r4,fp
    86e4:	000b1680 	call	b168 <__lshift>
    86e8:	1021883a 	mov	r16,r2
    86ec:	0580050e 	bge	zero,r22,8704 <_dtoa_r+0xb30>
    86f0:	a80b883a 	mov	r5,r21
    86f4:	b00d883a 	mov	r6,r22
    86f8:	e009883a 	mov	r4,fp
    86fc:	000b1680 	call	b168 <__lshift>
    8700:	102b883a 	mov	r21,r2
    8704:	d9c00e17 	ldw	r7,56(sp)
    8708:	3801211e 	bne	r7,zero,8b90 <_dtoa_r+0xfbc>
    870c:	d9800617 	ldw	r6,24(sp)
    8710:	0181380e 	bge	zero,r6,8bf4 <_dtoa_r+0x1020>
    8714:	d8c00b17 	ldw	r3,44(sp)
    8718:	1800ab1e 	bne	r3,zero,89c8 <_dtoa_r+0xdf4>
    871c:	dc800717 	ldw	r18,28(sp)
    8720:	dcc00617 	ldw	r19,24(sp)
    8724:	9029883a 	mov	r20,r18
    8728:	00000206 	br	8734 <_dtoa_r+0xb60>
    872c:	000aab80 	call	aab8 <__multadd>
    8730:	1021883a 	mov	r16,r2
    8734:	a80b883a 	mov	r5,r21
    8738:	8009883a 	mov	r4,r16
    873c:	00079d40 	call	79d4 <quorem>
    8740:	10800c04 	addi	r2,r2,48
    8744:	90800005 	stb	r2,0(r18)
    8748:	94800044 	addi	r18,r18,1
    874c:	9507c83a 	sub	r3,r18,r20
    8750:	000f883a 	mov	r7,zero
    8754:	01800284 	movi	r6,10
    8758:	800b883a 	mov	r5,r16
    875c:	e009883a 	mov	r4,fp
    8760:	1cfff216 	blt	r3,r19,872c <__alt_data_end+0xf000872c>
    8764:	1011883a 	mov	r8,r2
    8768:	d8800617 	ldw	r2,24(sp)
    876c:	0082370e 	bge	zero,r2,904c <_dtoa_r+0x1478>
    8770:	d9000717 	ldw	r4,28(sp)
    8774:	0025883a 	mov	r18,zero
    8778:	20af883a 	add	r23,r4,r2
    877c:	01800044 	movi	r6,1
    8780:	800b883a 	mov	r5,r16
    8784:	e009883a 	mov	r4,fp
    8788:	da001715 	stw	r8,92(sp)
    878c:	000b1680 	call	b168 <__lshift>
    8790:	a80b883a 	mov	r5,r21
    8794:	1009883a 	mov	r4,r2
    8798:	d8800915 	stw	r2,36(sp)
    879c:	000b2b00 	call	b2b0 <__mcmp>
    87a0:	da001717 	ldw	r8,92(sp)
    87a4:	0081800e 	bge	zero,r2,8da8 <_dtoa_r+0x11d4>
    87a8:	b93fffc3 	ldbu	r4,-1(r23)
    87ac:	b8bfffc4 	addi	r2,r23,-1
    87b0:	1007883a 	mov	r3,r2
    87b4:	01800e44 	movi	r6,57
    87b8:	d9c00717 	ldw	r7,28(sp)
    87bc:	00000506 	br	87d4 <_dtoa_r+0xc00>
    87c0:	18ffffc4 	addi	r3,r3,-1
    87c4:	11c12326 	beq	r2,r7,8c54 <_dtoa_r+0x1080>
    87c8:	19000003 	ldbu	r4,0(r3)
    87cc:	102f883a 	mov	r23,r2
    87d0:	10bfffc4 	addi	r2,r2,-1
    87d4:	21403fcc 	andi	r5,r4,255
    87d8:	2940201c 	xori	r5,r5,128
    87dc:	297fe004 	addi	r5,r5,-128
    87e0:	29bff726 	beq	r5,r6,87c0 <__alt_data_end+0xf00087c0>
    87e4:	21000044 	addi	r4,r4,1
    87e8:	11000005 	stb	r4,0(r2)
    87ec:	a80b883a 	mov	r5,r21
    87f0:	e009883a 	mov	r4,fp
    87f4:	000aa900 	call	aa90 <_Bfree>
    87f8:	883ea026 	beq	r17,zero,827c <__alt_data_end+0xf000827c>
    87fc:	90000426 	beq	r18,zero,8810 <_dtoa_r+0xc3c>
    8800:	94400326 	beq	r18,r17,8810 <_dtoa_r+0xc3c>
    8804:	900b883a 	mov	r5,r18
    8808:	e009883a 	mov	r4,fp
    880c:	000aa900 	call	aa90 <_Bfree>
    8810:	880b883a 	mov	r5,r17
    8814:	e009883a 	mov	r4,fp
    8818:	000aa900 	call	aa90 <_Bfree>
    881c:	003e9706 	br	827c <__alt_data_end+0xf000827c>
    8820:	01800044 	movi	r6,1
    8824:	d9800e15 	stw	r6,56(sp)
    8828:	003d9606 	br	7e84 <__alt_data_end+0xf0007e84>
    882c:	d8800817 	ldw	r2,32(sp)
    8830:	d8c00517 	ldw	r3,20(sp)
    8834:	d8000d15 	stw	zero,52(sp)
    8838:	10c5c83a 	sub	r2,r2,r3
    883c:	00c9c83a 	sub	r4,zero,r3
    8840:	d8800815 	stw	r2,32(sp)
    8844:	d9000a15 	stw	r4,40(sp)
    8848:	003d9706 	br	7ea8 <__alt_data_end+0xf0007ea8>
    884c:	05adc83a 	sub	r22,zero,r22
    8850:	dd800815 	stw	r22,32(sp)
    8854:	002d883a 	mov	r22,zero
    8858:	003d8e06 	br	7e94 <__alt_data_end+0xf0007e94>
    885c:	d9000517 	ldw	r4,20(sp)
    8860:	00119380 	call	11938 <__floatsidf>
    8864:	100d883a 	mov	r6,r2
    8868:	180f883a 	mov	r7,r3
    886c:	a009883a 	mov	r4,r20
    8870:	880b883a 	mov	r5,r17
    8874:	001064c0 	call	1064c <__eqdf2>
    8878:	103d7126 	beq	r2,zero,7e40 <__alt_data_end+0xf0007e40>
    887c:	d9c00517 	ldw	r7,20(sp)
    8880:	39ffffc4 	addi	r7,r7,-1
    8884:	d9c00515 	stw	r7,20(sp)
    8888:	003d6d06 	br	7e40 <__alt_data_end+0xf0007e40>
    888c:	dd400a17 	ldw	r21,40(sp)
    8890:	dd000817 	ldw	r20,32(sp)
    8894:	0023883a 	mov	r17,zero
    8898:	003f4806 	br	85bc <__alt_data_end+0xf00085bc>
    889c:	10e3c83a 	sub	r17,r2,r3
    88a0:	9448983a 	sll	r4,r18,r17
    88a4:	003d3206 	br	7d70 <__alt_data_end+0xf0007d70>
    88a8:	d8000e15 	stw	zero,56(sp)
    88ac:	003d7506 	br	7e84 <__alt_data_end+0xf0007e84>
    88b0:	b005883a 	mov	r2,r22
    88b4:	003f4506 	br	85cc <__alt_data_end+0xf00085cc>
    88b8:	dc000915 	stw	r16,36(sp)
    88bc:	d9800a17 	ldw	r6,40(sp)
    88c0:	d9400917 	ldw	r5,36(sp)
    88c4:	e009883a 	mov	r4,fp
    88c8:	000b0280 	call	b028 <__pow5mult>
    88cc:	1021883a 	mov	r16,r2
    88d0:	003f5a06 	br	863c <__alt_data_end+0xf000863c>
    88d4:	01c00044 	movi	r7,1
    88d8:	d9c00b15 	stw	r7,44(sp)
    88dc:	d8802217 	ldw	r2,136(sp)
    88e0:	0081280e 	bge	zero,r2,8d84 <_dtoa_r+0x11b0>
    88e4:	100d883a 	mov	r6,r2
    88e8:	1021883a 	mov	r16,r2
    88ec:	d8800c15 	stw	r2,48(sp)
    88f0:	d8800615 	stw	r2,24(sp)
    88f4:	003d8806 	br	7f18 <__alt_data_end+0xf0007f18>
    88f8:	d8800617 	ldw	r2,24(sp)
    88fc:	00be9b16 	blt	zero,r2,836c <__alt_data_end+0xf000836c>
    8900:	10010f1e 	bne	r2,zero,8d40 <_dtoa_r+0x116c>
    8904:	880b883a 	mov	r5,r17
    8908:	000d883a 	mov	r6,zero
    890c:	01d00534 	movhi	r7,16404
    8910:	8009883a 	mov	r4,r16
    8914:	00108a40 	call	108a4 <__muldf3>
    8918:	900d883a 	mov	r6,r18
    891c:	980f883a 	mov	r7,r19
    8920:	1009883a 	mov	r4,r2
    8924:	180b883a 	mov	r5,r3
    8928:	00106d40 	call	106d4 <__gedf2>
    892c:	002b883a 	mov	r21,zero
    8930:	0023883a 	mov	r17,zero
    8934:	1000bf16 	blt	r2,zero,8c34 <_dtoa_r+0x1060>
    8938:	d9802217 	ldw	r6,136(sp)
    893c:	ddc00717 	ldw	r23,28(sp)
    8940:	018c303a 	nor	r6,zero,r6
    8944:	d9800515 	stw	r6,20(sp)
    8948:	a80b883a 	mov	r5,r21
    894c:	e009883a 	mov	r4,fp
    8950:	000aa900 	call	aa90 <_Bfree>
    8954:	883e4926 	beq	r17,zero,827c <__alt_data_end+0xf000827c>
    8958:	003fad06 	br	8810 <__alt_data_end+0xf0008810>
    895c:	d9c01117 	ldw	r7,68(sp)
    8960:	3801bc26 	beq	r7,zero,9054 <_dtoa_r+0x1480>
    8964:	10810cc4 	addi	r2,r2,1075
    8968:	dd400a17 	ldw	r21,40(sp)
    896c:	dd000817 	ldw	r20,32(sp)
    8970:	003f0a06 	br	859c <__alt_data_end+0xf000859c>
    8974:	00800704 	movi	r2,28
    8978:	d9000817 	ldw	r4,32(sp)
    897c:	a0a9883a 	add	r20,r20,r2
    8980:	b0ad883a 	add	r22,r22,r2
    8984:	2089883a 	add	r4,r4,r2
    8988:	d9000815 	stw	r4,32(sp)
    898c:	003f5106 	br	86d4 <__alt_data_end+0xf00086d4>
    8990:	d8c00317 	ldw	r3,12(sp)
    8994:	b8c1fc0e 	bge	r23,r3,9188 <_dtoa_r+0x15b4>
    8998:	0027883a 	mov	r19,zero
    899c:	b805883a 	mov	r2,r23
    89a0:	003f3e06 	br	869c <__alt_data_end+0xf000869c>
    89a4:	880b883a 	mov	r5,r17
    89a8:	e009883a 	mov	r4,fp
    89ac:	000f883a 	mov	r7,zero
    89b0:	01800284 	movi	r6,10
    89b4:	000aab80 	call	aab8 <__multadd>
    89b8:	d9000c17 	ldw	r4,48(sp)
    89bc:	1023883a 	mov	r17,r2
    89c0:	0102040e 	bge	zero,r4,91d4 <_dtoa_r+0x1600>
    89c4:	d9000615 	stw	r4,24(sp)
    89c8:	0500050e 	bge	zero,r20,89e0 <_dtoa_r+0xe0c>
    89cc:	880b883a 	mov	r5,r17
    89d0:	a00d883a 	mov	r6,r20
    89d4:	e009883a 	mov	r4,fp
    89d8:	000b1680 	call	b168 <__lshift>
    89dc:	1023883a 	mov	r17,r2
    89e0:	9801241e 	bne	r19,zero,8e74 <_dtoa_r+0x12a0>
    89e4:	8829883a 	mov	r20,r17
    89e8:	d9000617 	ldw	r4,24(sp)
    89ec:	dcc00717 	ldw	r19,28(sp)
    89f0:	9480004c 	andi	r18,r18,1
    89f4:	20bfffc4 	addi	r2,r4,-1
    89f8:	9885883a 	add	r2,r19,r2
    89fc:	d8800415 	stw	r2,16(sp)
    8a00:	dc800615 	stw	r18,24(sp)
    8a04:	a80b883a 	mov	r5,r21
    8a08:	8009883a 	mov	r4,r16
    8a0c:	00079d40 	call	79d4 <quorem>
    8a10:	880b883a 	mov	r5,r17
    8a14:	8009883a 	mov	r4,r16
    8a18:	102f883a 	mov	r23,r2
    8a1c:	000b2b00 	call	b2b0 <__mcmp>
    8a20:	a80b883a 	mov	r5,r21
    8a24:	a00d883a 	mov	r6,r20
    8a28:	e009883a 	mov	r4,fp
    8a2c:	102d883a 	mov	r22,r2
    8a30:	000b3100 	call	b310 <__mdiff>
    8a34:	1007883a 	mov	r3,r2
    8a38:	10800317 	ldw	r2,12(r2)
    8a3c:	bc800c04 	addi	r18,r23,48
    8a40:	180b883a 	mov	r5,r3
    8a44:	10004e1e 	bne	r2,zero,8b80 <_dtoa_r+0xfac>
    8a48:	8009883a 	mov	r4,r16
    8a4c:	d8c01615 	stw	r3,88(sp)
    8a50:	000b2b00 	call	b2b0 <__mcmp>
    8a54:	d8c01617 	ldw	r3,88(sp)
    8a58:	e009883a 	mov	r4,fp
    8a5c:	d8801615 	stw	r2,88(sp)
    8a60:	180b883a 	mov	r5,r3
    8a64:	000aa900 	call	aa90 <_Bfree>
    8a68:	d8801617 	ldw	r2,88(sp)
    8a6c:	1000041e 	bne	r2,zero,8a80 <_dtoa_r+0xeac>
    8a70:	d9800317 	ldw	r6,12(sp)
    8a74:	3000021e 	bne	r6,zero,8a80 <_dtoa_r+0xeac>
    8a78:	d8c00617 	ldw	r3,24(sp)
    8a7c:	18003726 	beq	r3,zero,8b5c <_dtoa_r+0xf88>
    8a80:	b0002016 	blt	r22,zero,8b04 <_dtoa_r+0xf30>
    8a84:	b000041e 	bne	r22,zero,8a98 <_dtoa_r+0xec4>
    8a88:	d9000317 	ldw	r4,12(sp)
    8a8c:	2000021e 	bne	r4,zero,8a98 <_dtoa_r+0xec4>
    8a90:	d8c00617 	ldw	r3,24(sp)
    8a94:	18001b26 	beq	r3,zero,8b04 <_dtoa_r+0xf30>
    8a98:	00810716 	blt	zero,r2,8eb8 <_dtoa_r+0x12e4>
    8a9c:	d8c00417 	ldw	r3,16(sp)
    8aa0:	9d800044 	addi	r22,r19,1
    8aa4:	9c800005 	stb	r18,0(r19)
    8aa8:	b02f883a 	mov	r23,r22
    8aac:	98c10626 	beq	r19,r3,8ec8 <_dtoa_r+0x12f4>
    8ab0:	800b883a 	mov	r5,r16
    8ab4:	000f883a 	mov	r7,zero
    8ab8:	01800284 	movi	r6,10
    8abc:	e009883a 	mov	r4,fp
    8ac0:	000aab80 	call	aab8 <__multadd>
    8ac4:	1021883a 	mov	r16,r2
    8ac8:	000f883a 	mov	r7,zero
    8acc:	01800284 	movi	r6,10
    8ad0:	880b883a 	mov	r5,r17
    8ad4:	e009883a 	mov	r4,fp
    8ad8:	8d002526 	beq	r17,r20,8b70 <_dtoa_r+0xf9c>
    8adc:	000aab80 	call	aab8 <__multadd>
    8ae0:	a00b883a 	mov	r5,r20
    8ae4:	000f883a 	mov	r7,zero
    8ae8:	01800284 	movi	r6,10
    8aec:	e009883a 	mov	r4,fp
    8af0:	1023883a 	mov	r17,r2
    8af4:	000aab80 	call	aab8 <__multadd>
    8af8:	1029883a 	mov	r20,r2
    8afc:	b027883a 	mov	r19,r22
    8b00:	003fc006 	br	8a04 <__alt_data_end+0xf0008a04>
    8b04:	9011883a 	mov	r8,r18
    8b08:	00800e0e 	bge	zero,r2,8b44 <_dtoa_r+0xf70>
    8b0c:	800b883a 	mov	r5,r16
    8b10:	01800044 	movi	r6,1
    8b14:	e009883a 	mov	r4,fp
    8b18:	da001715 	stw	r8,92(sp)
    8b1c:	000b1680 	call	b168 <__lshift>
    8b20:	a80b883a 	mov	r5,r21
    8b24:	1009883a 	mov	r4,r2
    8b28:	1021883a 	mov	r16,r2
    8b2c:	000b2b00 	call	b2b0 <__mcmp>
    8b30:	da001717 	ldw	r8,92(sp)
    8b34:	0081960e 	bge	zero,r2,9190 <_dtoa_r+0x15bc>
    8b38:	00800e44 	movi	r2,57
    8b3c:	40817026 	beq	r8,r2,9100 <_dtoa_r+0x152c>
    8b40:	ba000c44 	addi	r8,r23,49
    8b44:	8825883a 	mov	r18,r17
    8b48:	9dc00044 	addi	r23,r19,1
    8b4c:	9a000005 	stb	r8,0(r19)
    8b50:	a023883a 	mov	r17,r20
    8b54:	dc000915 	stw	r16,36(sp)
    8b58:	003f2406 	br	87ec <__alt_data_end+0xf00087ec>
    8b5c:	00800e44 	movi	r2,57
    8b60:	9011883a 	mov	r8,r18
    8b64:	90816626 	beq	r18,r2,9100 <_dtoa_r+0x152c>
    8b68:	05bff516 	blt	zero,r22,8b40 <__alt_data_end+0xf0008b40>
    8b6c:	003ff506 	br	8b44 <__alt_data_end+0xf0008b44>
    8b70:	000aab80 	call	aab8 <__multadd>
    8b74:	1023883a 	mov	r17,r2
    8b78:	1029883a 	mov	r20,r2
    8b7c:	003fdf06 	br	8afc <__alt_data_end+0xf0008afc>
    8b80:	e009883a 	mov	r4,fp
    8b84:	000aa900 	call	aa90 <_Bfree>
    8b88:	00800044 	movi	r2,1
    8b8c:	003fbc06 	br	8a80 <__alt_data_end+0xf0008a80>
    8b90:	a80b883a 	mov	r5,r21
    8b94:	8009883a 	mov	r4,r16
    8b98:	000b2b00 	call	b2b0 <__mcmp>
    8b9c:	103edb0e 	bge	r2,zero,870c <__alt_data_end+0xf000870c>
    8ba0:	800b883a 	mov	r5,r16
    8ba4:	000f883a 	mov	r7,zero
    8ba8:	01800284 	movi	r6,10
    8bac:	e009883a 	mov	r4,fp
    8bb0:	000aab80 	call	aab8 <__multadd>
    8bb4:	1021883a 	mov	r16,r2
    8bb8:	d8800517 	ldw	r2,20(sp)
    8bbc:	d8c00b17 	ldw	r3,44(sp)
    8bc0:	10bfffc4 	addi	r2,r2,-1
    8bc4:	d8800515 	stw	r2,20(sp)
    8bc8:	183f761e 	bne	r3,zero,89a4 <__alt_data_end+0xf00089a4>
    8bcc:	d9000c17 	ldw	r4,48(sp)
    8bd0:	0101730e 	bge	zero,r4,91a0 <_dtoa_r+0x15cc>
    8bd4:	d9000615 	stw	r4,24(sp)
    8bd8:	003ed006 	br	871c <__alt_data_end+0xf000871c>
    8bdc:	00800084 	movi	r2,2
    8be0:	3081861e 	bne	r6,r2,91fc <_dtoa_r+0x1628>
    8be4:	d8000b15 	stw	zero,44(sp)
    8be8:	003f3c06 	br	88dc <__alt_data_end+0xf00088dc>
    8bec:	dc000917 	ldw	r16,36(sp)
    8bf0:	003e9206 	br	863c <__alt_data_end+0xf000863c>
    8bf4:	d9c00317 	ldw	r7,12(sp)
    8bf8:	00800084 	movi	r2,2
    8bfc:	11fec50e 	bge	r2,r7,8714 <__alt_data_end+0xf0008714>
    8c00:	d9000617 	ldw	r4,24(sp)
    8c04:	20013c1e 	bne	r4,zero,90f8 <_dtoa_r+0x1524>
    8c08:	a80b883a 	mov	r5,r21
    8c0c:	000f883a 	mov	r7,zero
    8c10:	01800144 	movi	r6,5
    8c14:	e009883a 	mov	r4,fp
    8c18:	000aab80 	call	aab8 <__multadd>
    8c1c:	100b883a 	mov	r5,r2
    8c20:	8009883a 	mov	r4,r16
    8c24:	102b883a 	mov	r21,r2
    8c28:	000b2b00 	call	b2b0 <__mcmp>
    8c2c:	dc000915 	stw	r16,36(sp)
    8c30:	00bf410e 	bge	zero,r2,8938 <__alt_data_end+0xf0008938>
    8c34:	d9c00717 	ldw	r7,28(sp)
    8c38:	00800c44 	movi	r2,49
    8c3c:	38800005 	stb	r2,0(r7)
    8c40:	d8800517 	ldw	r2,20(sp)
    8c44:	3dc00044 	addi	r23,r7,1
    8c48:	10800044 	addi	r2,r2,1
    8c4c:	d8800515 	stw	r2,20(sp)
    8c50:	003f3d06 	br	8948 <__alt_data_end+0xf0008948>
    8c54:	d9800517 	ldw	r6,20(sp)
    8c58:	d9c00717 	ldw	r7,28(sp)
    8c5c:	00800c44 	movi	r2,49
    8c60:	31800044 	addi	r6,r6,1
    8c64:	d9800515 	stw	r6,20(sp)
    8c68:	38800005 	stb	r2,0(r7)
    8c6c:	003edf06 	br	87ec <__alt_data_end+0xf00087ec>
    8c70:	d8000b15 	stw	zero,44(sp)
    8c74:	003c9f06 	br	7ef4 <__alt_data_end+0xf0007ef4>
    8c78:	903e7e1e 	bne	r18,zero,8674 <__alt_data_end+0xf0008674>
    8c7c:	00800434 	movhi	r2,16
    8c80:	10bfffc4 	addi	r2,r2,-1
    8c84:	9884703a 	and	r2,r19,r2
    8c88:	1000ea1e 	bne	r2,zero,9034 <_dtoa_r+0x1460>
    8c8c:	9cdffc2c 	andhi	r19,r19,32752
    8c90:	9800e826 	beq	r19,zero,9034 <_dtoa_r+0x1460>
    8c94:	d9c00817 	ldw	r7,32(sp)
    8c98:	b5800044 	addi	r22,r22,1
    8c9c:	04c00044 	movi	r19,1
    8ca0:	39c00044 	addi	r7,r7,1
    8ca4:	d9c00815 	stw	r7,32(sp)
    8ca8:	d8800d17 	ldw	r2,52(sp)
    8cac:	103e721e 	bne	r2,zero,8678 <__alt_data_end+0xf0008678>
    8cb0:	00800044 	movi	r2,1
    8cb4:	003e7906 	br	869c <__alt_data_end+0xf000869c>
    8cb8:	8009883a 	mov	r4,r16
    8cbc:	00119380 	call	11938 <__floatsidf>
    8cc0:	d9800f17 	ldw	r6,60(sp)
    8cc4:	d9c01017 	ldw	r7,64(sp)
    8cc8:	1009883a 	mov	r4,r2
    8ccc:	180b883a 	mov	r5,r3
    8cd0:	00108a40 	call	108a4 <__muldf3>
    8cd4:	000d883a 	mov	r6,zero
    8cd8:	01d00734 	movhi	r7,16412
    8cdc:	1009883a 	mov	r4,r2
    8ce0:	180b883a 	mov	r5,r3
    8ce4:	000f4b80 	call	f4b8 <__adddf3>
    8ce8:	047f3034 	movhi	r17,64704
    8cec:	1021883a 	mov	r16,r2
    8cf0:	1c63883a 	add	r17,r3,r17
    8cf4:	d9000f17 	ldw	r4,60(sp)
    8cf8:	d9401017 	ldw	r5,64(sp)
    8cfc:	000d883a 	mov	r6,zero
    8d00:	01d00534 	movhi	r7,16404
    8d04:	0010fbc0 	call	10fbc <__subdf3>
    8d08:	800d883a 	mov	r6,r16
    8d0c:	880f883a 	mov	r7,r17
    8d10:	1009883a 	mov	r4,r2
    8d14:	180b883a 	mov	r5,r3
    8d18:	102b883a 	mov	r21,r2
    8d1c:	1829883a 	mov	r20,r3
    8d20:	00106d40 	call	106d4 <__gedf2>
    8d24:	00806c16 	blt	zero,r2,8ed8 <_dtoa_r+0x1304>
    8d28:	89e0003c 	xorhi	r7,r17,32768
    8d2c:	800d883a 	mov	r6,r16
    8d30:	a809883a 	mov	r4,r21
    8d34:	a00b883a 	mov	r5,r20
    8d38:	00107b00 	call	107b0 <__ledf2>
    8d3c:	103d7e0e 	bge	r2,zero,8338 <__alt_data_end+0xf0008338>
    8d40:	002b883a 	mov	r21,zero
    8d44:	0023883a 	mov	r17,zero
    8d48:	003efb06 	br	8938 <__alt_data_end+0xf0008938>
    8d4c:	d8800717 	ldw	r2,28(sp)
    8d50:	003bd006 	br	7c94 <__alt_data_end+0xf0007c94>
    8d54:	d9000a17 	ldw	r4,40(sp)
    8d58:	d9800d17 	ldw	r6,52(sp)
    8d5c:	dd400a15 	stw	r21,40(sp)
    8d60:	a905c83a 	sub	r2,r21,r4
    8d64:	308d883a 	add	r6,r6,r2
    8d68:	d9800d15 	stw	r6,52(sp)
    8d6c:	002b883a 	mov	r21,zero
    8d70:	003e0606 	br	858c <__alt_data_end+0xf000858c>
    8d74:	9023883a 	mov	r17,r18
    8d78:	9829883a 	mov	r20,r19
    8d7c:	04000084 	movi	r16,2
    8d80:	003c9206 	br	7fcc <__alt_data_end+0xf0007fcc>
    8d84:	04000044 	movi	r16,1
    8d88:	dc000c15 	stw	r16,48(sp)
    8d8c:	dc000615 	stw	r16,24(sp)
    8d90:	dc002215 	stw	r16,136(sp)
    8d94:	e0001115 	stw	zero,68(fp)
    8d98:	000b883a 	mov	r5,zero
    8d9c:	003c6906 	br	7f44 <__alt_data_end+0xf0007f44>
    8da0:	3021883a 	mov	r16,r6
    8da4:	003ffb06 	br	8d94 <__alt_data_end+0xf0008d94>
    8da8:	1000021e 	bne	r2,zero,8db4 <_dtoa_r+0x11e0>
    8dac:	4200004c 	andi	r8,r8,1
    8db0:	403e7d1e 	bne	r8,zero,87a8 <__alt_data_end+0xf00087a8>
    8db4:	01000c04 	movi	r4,48
    8db8:	00000106 	br	8dc0 <_dtoa_r+0x11ec>
    8dbc:	102f883a 	mov	r23,r2
    8dc0:	b8bfffc4 	addi	r2,r23,-1
    8dc4:	10c00007 	ldb	r3,0(r2)
    8dc8:	193ffc26 	beq	r3,r4,8dbc <__alt_data_end+0xf0008dbc>
    8dcc:	003e8706 	br	87ec <__alt_data_end+0xf00087ec>
    8dd0:	d8800517 	ldw	r2,20(sp)
    8dd4:	00a3c83a 	sub	r17,zero,r2
    8dd8:	8800a426 	beq	r17,zero,906c <_dtoa_r+0x1498>
    8ddc:	888003cc 	andi	r2,r17,15
    8de0:	100490fa 	slli	r2,r2,3
    8de4:	00c20034 	movhi	r3,2048
    8de8:	18c05704 	addi	r3,r3,348
    8dec:	1885883a 	add	r2,r3,r2
    8df0:	11800017 	ldw	r6,0(r2)
    8df4:	11c00117 	ldw	r7,4(r2)
    8df8:	9009883a 	mov	r4,r18
    8dfc:	980b883a 	mov	r5,r19
    8e00:	8823d13a 	srai	r17,r17,4
    8e04:	00108a40 	call	108a4 <__muldf3>
    8e08:	d8800f15 	stw	r2,60(sp)
    8e0c:	d8c01015 	stw	r3,64(sp)
    8e10:	8800e826 	beq	r17,zero,91b4 <_dtoa_r+0x15e0>
    8e14:	05020034 	movhi	r20,2048
    8e18:	a5004d04 	addi	r20,r20,308
    8e1c:	04000084 	movi	r16,2
    8e20:	8980004c 	andi	r6,r17,1
    8e24:	1009883a 	mov	r4,r2
    8e28:	8823d07a 	srai	r17,r17,1
    8e2c:	180b883a 	mov	r5,r3
    8e30:	30000426 	beq	r6,zero,8e44 <_dtoa_r+0x1270>
    8e34:	a1800017 	ldw	r6,0(r20)
    8e38:	a1c00117 	ldw	r7,4(r20)
    8e3c:	84000044 	addi	r16,r16,1
    8e40:	00108a40 	call	108a4 <__muldf3>
    8e44:	a5000204 	addi	r20,r20,8
    8e48:	883ff51e 	bne	r17,zero,8e20 <__alt_data_end+0xf0008e20>
    8e4c:	d8800f15 	stw	r2,60(sp)
    8e50:	d8c01015 	stw	r3,64(sp)
    8e54:	003c7606 	br	8030 <__alt_data_end+0xf0008030>
    8e58:	00c00c04 	movi	r3,48
    8e5c:	10c00005 	stb	r3,0(r2)
    8e60:	d8c00517 	ldw	r3,20(sp)
    8e64:	bd3fffc3 	ldbu	r20,-1(r23)
    8e68:	18c00044 	addi	r3,r3,1
    8e6c:	d8c00515 	stw	r3,20(sp)
    8e70:	003db906 	br	8558 <__alt_data_end+0xf0008558>
    8e74:	89400117 	ldw	r5,4(r17)
    8e78:	e009883a 	mov	r4,fp
    8e7c:	000a9e80 	call	a9e8 <_Balloc>
    8e80:	89800417 	ldw	r6,16(r17)
    8e84:	89400304 	addi	r5,r17,12
    8e88:	11000304 	addi	r4,r2,12
    8e8c:	31800084 	addi	r6,r6,2
    8e90:	318d883a 	add	r6,r6,r6
    8e94:	318d883a 	add	r6,r6,r6
    8e98:	1027883a 	mov	r19,r2
    8e9c:	00052d40 	call	52d4 <memcpy>
    8ea0:	01800044 	movi	r6,1
    8ea4:	980b883a 	mov	r5,r19
    8ea8:	e009883a 	mov	r4,fp
    8eac:	000b1680 	call	b168 <__lshift>
    8eb0:	1029883a 	mov	r20,r2
    8eb4:	003ecc06 	br	89e8 <__alt_data_end+0xf00089e8>
    8eb8:	00800e44 	movi	r2,57
    8ebc:	90809026 	beq	r18,r2,9100 <_dtoa_r+0x152c>
    8ec0:	92000044 	addi	r8,r18,1
    8ec4:	003f1f06 	br	8b44 <__alt_data_end+0xf0008b44>
    8ec8:	9011883a 	mov	r8,r18
    8ecc:	8825883a 	mov	r18,r17
    8ed0:	a023883a 	mov	r17,r20
    8ed4:	003e2906 	br	877c <__alt_data_end+0xf000877c>
    8ed8:	002b883a 	mov	r21,zero
    8edc:	0023883a 	mov	r17,zero
    8ee0:	003f5406 	br	8c34 <__alt_data_end+0xf0008c34>
    8ee4:	61bfffc4 	addi	r6,r12,-1
    8ee8:	300490fa 	slli	r2,r6,3
    8eec:	00c20034 	movhi	r3,2048
    8ef0:	18c05704 	addi	r3,r3,348
    8ef4:	1885883a 	add	r2,r3,r2
    8ef8:	11000017 	ldw	r4,0(r2)
    8efc:	11400117 	ldw	r5,4(r2)
    8f00:	d8800717 	ldw	r2,28(sp)
    8f04:	880f883a 	mov	r7,r17
    8f08:	d9801215 	stw	r6,72(sp)
    8f0c:	800d883a 	mov	r6,r16
    8f10:	db001615 	stw	r12,88(sp)
    8f14:	15c00044 	addi	r23,r2,1
    8f18:	00108a40 	call	108a4 <__muldf3>
    8f1c:	d9401017 	ldw	r5,64(sp)
    8f20:	d9000f17 	ldw	r4,60(sp)
    8f24:	d8c01515 	stw	r3,84(sp)
    8f28:	d8801415 	stw	r2,80(sp)
    8f2c:	00118b80 	call	118b8 <__fixdfsi>
    8f30:	1009883a 	mov	r4,r2
    8f34:	1021883a 	mov	r16,r2
    8f38:	00119380 	call	11938 <__floatsidf>
    8f3c:	d9000f17 	ldw	r4,60(sp)
    8f40:	d9401017 	ldw	r5,64(sp)
    8f44:	100d883a 	mov	r6,r2
    8f48:	180f883a 	mov	r7,r3
    8f4c:	0010fbc0 	call	10fbc <__subdf3>
    8f50:	1829883a 	mov	r20,r3
    8f54:	d8c00717 	ldw	r3,28(sp)
    8f58:	84000c04 	addi	r16,r16,48
    8f5c:	1023883a 	mov	r17,r2
    8f60:	1c000005 	stb	r16,0(r3)
    8f64:	db001617 	ldw	r12,88(sp)
    8f68:	00800044 	movi	r2,1
    8f6c:	60802226 	beq	r12,r2,8ff8 <_dtoa_r+0x1424>
    8f70:	d9c00717 	ldw	r7,28(sp)
    8f74:	8805883a 	mov	r2,r17
    8f78:	b82b883a 	mov	r21,r23
    8f7c:	3b19883a 	add	r12,r7,r12
    8f80:	6023883a 	mov	r17,r12
    8f84:	a007883a 	mov	r3,r20
    8f88:	dc800f15 	stw	r18,60(sp)
    8f8c:	000d883a 	mov	r6,zero
    8f90:	01d00934 	movhi	r7,16420
    8f94:	1009883a 	mov	r4,r2
    8f98:	180b883a 	mov	r5,r3
    8f9c:	00108a40 	call	108a4 <__muldf3>
    8fa0:	180b883a 	mov	r5,r3
    8fa4:	1009883a 	mov	r4,r2
    8fa8:	1829883a 	mov	r20,r3
    8fac:	1025883a 	mov	r18,r2
    8fb0:	00118b80 	call	118b8 <__fixdfsi>
    8fb4:	1009883a 	mov	r4,r2
    8fb8:	1021883a 	mov	r16,r2
    8fbc:	00119380 	call	11938 <__floatsidf>
    8fc0:	100d883a 	mov	r6,r2
    8fc4:	180f883a 	mov	r7,r3
    8fc8:	9009883a 	mov	r4,r18
    8fcc:	a00b883a 	mov	r5,r20
    8fd0:	84000c04 	addi	r16,r16,48
    8fd4:	0010fbc0 	call	10fbc <__subdf3>
    8fd8:	ad400044 	addi	r21,r21,1
    8fdc:	ac3fffc5 	stb	r16,-1(r21)
    8fe0:	ac7fea1e 	bne	r21,r17,8f8c <__alt_data_end+0xf0008f8c>
    8fe4:	1023883a 	mov	r17,r2
    8fe8:	d8801217 	ldw	r2,72(sp)
    8fec:	dc800f17 	ldw	r18,60(sp)
    8ff0:	1829883a 	mov	r20,r3
    8ff4:	b8af883a 	add	r23,r23,r2
    8ff8:	d9001417 	ldw	r4,80(sp)
    8ffc:	d9401517 	ldw	r5,84(sp)
    9000:	000d883a 	mov	r6,zero
    9004:	01cff834 	movhi	r7,16352
    9008:	000f4b80 	call	f4b8 <__adddf3>
    900c:	880d883a 	mov	r6,r17
    9010:	a00f883a 	mov	r7,r20
    9014:	1009883a 	mov	r4,r2
    9018:	180b883a 	mov	r5,r3
    901c:	00107b00 	call	107b0 <__ledf2>
    9020:	10003e0e 	bge	r2,zero,911c <_dtoa_r+0x1548>
    9024:	d9001317 	ldw	r4,76(sp)
    9028:	bd3fffc3 	ldbu	r20,-1(r23)
    902c:	d9000515 	stw	r4,20(sp)
    9030:	003d3b06 	br	8520 <__alt_data_end+0xf0008520>
    9034:	0027883a 	mov	r19,zero
    9038:	003f1b06 	br	8ca8 <__alt_data_end+0xf0008ca8>
    903c:	d8800817 	ldw	r2,32(sp)
    9040:	11e9c83a 	sub	r20,r2,r7
    9044:	0005883a 	mov	r2,zero
    9048:	003d5406 	br	859c <__alt_data_end+0xf000859c>
    904c:	00800044 	movi	r2,1
    9050:	003dc706 	br	8770 <__alt_data_end+0xf0008770>
    9054:	d8c00217 	ldw	r3,8(sp)
    9058:	00800d84 	movi	r2,54
    905c:	dd400a17 	ldw	r21,40(sp)
    9060:	10c5c83a 	sub	r2,r2,r3
    9064:	dd000817 	ldw	r20,32(sp)
    9068:	003d4c06 	br	859c <__alt_data_end+0xf000859c>
    906c:	dc800f15 	stw	r18,60(sp)
    9070:	dcc01015 	stw	r19,64(sp)
    9074:	04000084 	movi	r16,2
    9078:	003bed06 	br	8030 <__alt_data_end+0xf0008030>
    907c:	d9000617 	ldw	r4,24(sp)
    9080:	203f0d26 	beq	r4,zero,8cb8 <__alt_data_end+0xf0008cb8>
    9084:	d9800c17 	ldw	r6,48(sp)
    9088:	01bcab0e 	bge	zero,r6,8338 <__alt_data_end+0xf0008338>
    908c:	d9401017 	ldw	r5,64(sp)
    9090:	d9000f17 	ldw	r4,60(sp)
    9094:	000d883a 	mov	r6,zero
    9098:	01d00934 	movhi	r7,16420
    909c:	00108a40 	call	108a4 <__muldf3>
    90a0:	81000044 	addi	r4,r16,1
    90a4:	d8800f15 	stw	r2,60(sp)
    90a8:	d8c01015 	stw	r3,64(sp)
    90ac:	00119380 	call	11938 <__floatsidf>
    90b0:	d9800f17 	ldw	r6,60(sp)
    90b4:	d9c01017 	ldw	r7,64(sp)
    90b8:	1009883a 	mov	r4,r2
    90bc:	180b883a 	mov	r5,r3
    90c0:	00108a40 	call	108a4 <__muldf3>
    90c4:	01d00734 	movhi	r7,16412
    90c8:	000d883a 	mov	r6,zero
    90cc:	1009883a 	mov	r4,r2
    90d0:	180b883a 	mov	r5,r3
    90d4:	000f4b80 	call	f4b8 <__adddf3>
    90d8:	d9c00517 	ldw	r7,20(sp)
    90dc:	047f3034 	movhi	r17,64704
    90e0:	1021883a 	mov	r16,r2
    90e4:	39ffffc4 	addi	r7,r7,-1
    90e8:	d9c01315 	stw	r7,76(sp)
    90ec:	1c63883a 	add	r17,r3,r17
    90f0:	db000c17 	ldw	r12,48(sp)
    90f4:	003bea06 	br	80a0 <__alt_data_end+0xf00080a0>
    90f8:	dc000915 	stw	r16,36(sp)
    90fc:	003e0e06 	br	8938 <__alt_data_end+0xf0008938>
    9100:	01000e44 	movi	r4,57
    9104:	8825883a 	mov	r18,r17
    9108:	9dc00044 	addi	r23,r19,1
    910c:	99000005 	stb	r4,0(r19)
    9110:	a023883a 	mov	r17,r20
    9114:	dc000915 	stw	r16,36(sp)
    9118:	003da406 	br	87ac <__alt_data_end+0xf00087ac>
    911c:	d9801417 	ldw	r6,80(sp)
    9120:	d9c01517 	ldw	r7,84(sp)
    9124:	0009883a 	mov	r4,zero
    9128:	014ff834 	movhi	r5,16352
    912c:	0010fbc0 	call	10fbc <__subdf3>
    9130:	880d883a 	mov	r6,r17
    9134:	a00f883a 	mov	r7,r20
    9138:	1009883a 	mov	r4,r2
    913c:	180b883a 	mov	r5,r3
    9140:	00106d40 	call	106d4 <__gedf2>
    9144:	00bc7c0e 	bge	zero,r2,8338 <__alt_data_end+0xf0008338>
    9148:	01000c04 	movi	r4,48
    914c:	00000106 	br	9154 <_dtoa_r+0x1580>
    9150:	102f883a 	mov	r23,r2
    9154:	b8bfffc4 	addi	r2,r23,-1
    9158:	10c00007 	ldb	r3,0(r2)
    915c:	193ffc26 	beq	r3,r4,9150 <__alt_data_end+0xf0009150>
    9160:	d9801317 	ldw	r6,76(sp)
    9164:	d9800515 	stw	r6,20(sp)
    9168:	003c4406 	br	827c <__alt_data_end+0xf000827c>
    916c:	d9801317 	ldw	r6,76(sp)
    9170:	d9800515 	stw	r6,20(sp)
    9174:	003cea06 	br	8520 <__alt_data_end+0xf0008520>
    9178:	dd800f17 	ldw	r22,60(sp)
    917c:	dcc01017 	ldw	r19,64(sp)
    9180:	dc801217 	ldw	r18,72(sp)
    9184:	003c6c06 	br	8338 <__alt_data_end+0xf0008338>
    9188:	903e031e 	bne	r18,zero,8998 <__alt_data_end+0xf0008998>
    918c:	003ebb06 	br	8c7c <__alt_data_end+0xf0008c7c>
    9190:	103e6c1e 	bne	r2,zero,8b44 <__alt_data_end+0xf0008b44>
    9194:	4080004c 	andi	r2,r8,1
    9198:	103e6a26 	beq	r2,zero,8b44 <__alt_data_end+0xf0008b44>
    919c:	003e6606 	br	8b38 <__alt_data_end+0xf0008b38>
    91a0:	d8c00317 	ldw	r3,12(sp)
    91a4:	00800084 	movi	r2,2
    91a8:	10c02916 	blt	r2,r3,9250 <_dtoa_r+0x167c>
    91ac:	d9000c17 	ldw	r4,48(sp)
    91b0:	003e8806 	br	8bd4 <__alt_data_end+0xf0008bd4>
    91b4:	04000084 	movi	r16,2
    91b8:	003b9d06 	br	8030 <__alt_data_end+0xf0008030>
    91bc:	d9001317 	ldw	r4,76(sp)
    91c0:	d9000515 	stw	r4,20(sp)
    91c4:	003cd606 	br	8520 <__alt_data_end+0xf0008520>
    91c8:	d8801317 	ldw	r2,76(sp)
    91cc:	d8800515 	stw	r2,20(sp)
    91d0:	003c2a06 	br	827c <__alt_data_end+0xf000827c>
    91d4:	d9800317 	ldw	r6,12(sp)
    91d8:	00800084 	movi	r2,2
    91dc:	11801516 	blt	r2,r6,9234 <_dtoa_r+0x1660>
    91e0:	d9c00c17 	ldw	r7,48(sp)
    91e4:	d9c00615 	stw	r7,24(sp)
    91e8:	003df706 	br	89c8 <__alt_data_end+0xf00089c8>
    91ec:	193d3926 	beq	r3,r4,86d4 <__alt_data_end+0xf00086d4>
    91f0:	00c00f04 	movi	r3,60
    91f4:	1885c83a 	sub	r2,r3,r2
    91f8:	003ddf06 	br	8978 <__alt_data_end+0xf0008978>
    91fc:	e009883a 	mov	r4,fp
    9200:	e0001115 	stw	zero,68(fp)
    9204:	000b883a 	mov	r5,zero
    9208:	000a9e80 	call	a9e8 <_Balloc>
    920c:	d8800715 	stw	r2,28(sp)
    9210:	d8c00717 	ldw	r3,28(sp)
    9214:	00bfffc4 	movi	r2,-1
    9218:	01000044 	movi	r4,1
    921c:	d8800c15 	stw	r2,48(sp)
    9220:	e0c01015 	stw	r3,64(fp)
    9224:	d9000b15 	stw	r4,44(sp)
    9228:	d8800615 	stw	r2,24(sp)
    922c:	d8002215 	stw	zero,136(sp)
    9230:	003c4106 	br	8338 <__alt_data_end+0xf0008338>
    9234:	d8c00c17 	ldw	r3,48(sp)
    9238:	d8c00615 	stw	r3,24(sp)
    923c:	003e7006 	br	8c00 <__alt_data_end+0xf0008c00>
    9240:	04400044 	movi	r17,1
    9244:	003b2006 	br	7ec8 <__alt_data_end+0xf0007ec8>
    9248:	000b883a 	mov	r5,zero
    924c:	003b3d06 	br	7f44 <__alt_data_end+0xf0007f44>
    9250:	d8800c17 	ldw	r2,48(sp)
    9254:	d8800615 	stw	r2,24(sp)
    9258:	003e6906 	br	8c00 <__alt_data_end+0xf0008c00>

0000925c <__sflush_r>:
    925c:	2880030b 	ldhu	r2,12(r5)
    9260:	defffb04 	addi	sp,sp,-20
    9264:	dcc00315 	stw	r19,12(sp)
    9268:	dc400115 	stw	r17,4(sp)
    926c:	dfc00415 	stw	ra,16(sp)
    9270:	dc800215 	stw	r18,8(sp)
    9274:	dc000015 	stw	r16,0(sp)
    9278:	10c0020c 	andi	r3,r2,8
    927c:	2823883a 	mov	r17,r5
    9280:	2027883a 	mov	r19,r4
    9284:	1800311e 	bne	r3,zero,934c <__sflush_r+0xf0>
    9288:	28c00117 	ldw	r3,4(r5)
    928c:	10820014 	ori	r2,r2,2048
    9290:	2880030d 	sth	r2,12(r5)
    9294:	00c04b0e 	bge	zero,r3,93c4 <__sflush_r+0x168>
    9298:	8a000a17 	ldw	r8,40(r17)
    929c:	40002326 	beq	r8,zero,932c <__sflush_r+0xd0>
    92a0:	9c000017 	ldw	r16,0(r19)
    92a4:	10c4000c 	andi	r3,r2,4096
    92a8:	98000015 	stw	zero,0(r19)
    92ac:	18004826 	beq	r3,zero,93d0 <__sflush_r+0x174>
    92b0:	89801417 	ldw	r6,80(r17)
    92b4:	10c0010c 	andi	r3,r2,4
    92b8:	18000626 	beq	r3,zero,92d4 <__sflush_r+0x78>
    92bc:	88c00117 	ldw	r3,4(r17)
    92c0:	88800c17 	ldw	r2,48(r17)
    92c4:	30cdc83a 	sub	r6,r6,r3
    92c8:	10000226 	beq	r2,zero,92d4 <__sflush_r+0x78>
    92cc:	88800f17 	ldw	r2,60(r17)
    92d0:	308dc83a 	sub	r6,r6,r2
    92d4:	89400717 	ldw	r5,28(r17)
    92d8:	000f883a 	mov	r7,zero
    92dc:	9809883a 	mov	r4,r19
    92e0:	403ee83a 	callr	r8
    92e4:	00ffffc4 	movi	r3,-1
    92e8:	10c04426 	beq	r2,r3,93fc <__sflush_r+0x1a0>
    92ec:	88c0030b 	ldhu	r3,12(r17)
    92f0:	89000417 	ldw	r4,16(r17)
    92f4:	88000115 	stw	zero,4(r17)
    92f8:	197dffcc 	andi	r5,r3,63487
    92fc:	8940030d 	sth	r5,12(r17)
    9300:	89000015 	stw	r4,0(r17)
    9304:	18c4000c 	andi	r3,r3,4096
    9308:	18002c1e 	bne	r3,zero,93bc <__sflush_r+0x160>
    930c:	89400c17 	ldw	r5,48(r17)
    9310:	9c000015 	stw	r16,0(r19)
    9314:	28000526 	beq	r5,zero,932c <__sflush_r+0xd0>
    9318:	88801004 	addi	r2,r17,64
    931c:	28800226 	beq	r5,r2,9328 <__sflush_r+0xcc>
    9320:	9809883a 	mov	r4,r19
    9324:	00099c80 	call	99c8 <_free_r>
    9328:	88000c15 	stw	zero,48(r17)
    932c:	0005883a 	mov	r2,zero
    9330:	dfc00417 	ldw	ra,16(sp)
    9334:	dcc00317 	ldw	r19,12(sp)
    9338:	dc800217 	ldw	r18,8(sp)
    933c:	dc400117 	ldw	r17,4(sp)
    9340:	dc000017 	ldw	r16,0(sp)
    9344:	dec00504 	addi	sp,sp,20
    9348:	f800283a 	ret
    934c:	2c800417 	ldw	r18,16(r5)
    9350:	903ff626 	beq	r18,zero,932c <__alt_data_end+0xf000932c>
    9354:	2c000017 	ldw	r16,0(r5)
    9358:	108000cc 	andi	r2,r2,3
    935c:	2c800015 	stw	r18,0(r5)
    9360:	84a1c83a 	sub	r16,r16,r18
    9364:	1000131e 	bne	r2,zero,93b4 <__sflush_r+0x158>
    9368:	28800517 	ldw	r2,20(r5)
    936c:	88800215 	stw	r2,8(r17)
    9370:	04000316 	blt	zero,r16,9380 <__sflush_r+0x124>
    9374:	003fed06 	br	932c <__alt_data_end+0xf000932c>
    9378:	90a5883a 	add	r18,r18,r2
    937c:	043feb0e 	bge	zero,r16,932c <__alt_data_end+0xf000932c>
    9380:	88800917 	ldw	r2,36(r17)
    9384:	89400717 	ldw	r5,28(r17)
    9388:	800f883a 	mov	r7,r16
    938c:	900d883a 	mov	r6,r18
    9390:	9809883a 	mov	r4,r19
    9394:	103ee83a 	callr	r2
    9398:	80a1c83a 	sub	r16,r16,r2
    939c:	00bff616 	blt	zero,r2,9378 <__alt_data_end+0xf0009378>
    93a0:	88c0030b 	ldhu	r3,12(r17)
    93a4:	00bfffc4 	movi	r2,-1
    93a8:	18c01014 	ori	r3,r3,64
    93ac:	88c0030d 	sth	r3,12(r17)
    93b0:	003fdf06 	br	9330 <__alt_data_end+0xf0009330>
    93b4:	0005883a 	mov	r2,zero
    93b8:	003fec06 	br	936c <__alt_data_end+0xf000936c>
    93bc:	88801415 	stw	r2,80(r17)
    93c0:	003fd206 	br	930c <__alt_data_end+0xf000930c>
    93c4:	28c00f17 	ldw	r3,60(r5)
    93c8:	00ffb316 	blt	zero,r3,9298 <__alt_data_end+0xf0009298>
    93cc:	003fd706 	br	932c <__alt_data_end+0xf000932c>
    93d0:	89400717 	ldw	r5,28(r17)
    93d4:	000d883a 	mov	r6,zero
    93d8:	01c00044 	movi	r7,1
    93dc:	9809883a 	mov	r4,r19
    93e0:	403ee83a 	callr	r8
    93e4:	100d883a 	mov	r6,r2
    93e8:	00bfffc4 	movi	r2,-1
    93ec:	30801426 	beq	r6,r2,9440 <__sflush_r+0x1e4>
    93f0:	8880030b 	ldhu	r2,12(r17)
    93f4:	8a000a17 	ldw	r8,40(r17)
    93f8:	003fae06 	br	92b4 <__alt_data_end+0xf00092b4>
    93fc:	98c00017 	ldw	r3,0(r19)
    9400:	183fba26 	beq	r3,zero,92ec <__alt_data_end+0xf00092ec>
    9404:	01000744 	movi	r4,29
    9408:	19000626 	beq	r3,r4,9424 <__sflush_r+0x1c8>
    940c:	01000584 	movi	r4,22
    9410:	19000426 	beq	r3,r4,9424 <__sflush_r+0x1c8>
    9414:	88c0030b 	ldhu	r3,12(r17)
    9418:	18c01014 	ori	r3,r3,64
    941c:	88c0030d 	sth	r3,12(r17)
    9420:	003fc306 	br	9330 <__alt_data_end+0xf0009330>
    9424:	8880030b 	ldhu	r2,12(r17)
    9428:	88c00417 	ldw	r3,16(r17)
    942c:	88000115 	stw	zero,4(r17)
    9430:	10bdffcc 	andi	r2,r2,63487
    9434:	8880030d 	sth	r2,12(r17)
    9438:	88c00015 	stw	r3,0(r17)
    943c:	003fb306 	br	930c <__alt_data_end+0xf000930c>
    9440:	98800017 	ldw	r2,0(r19)
    9444:	103fea26 	beq	r2,zero,93f0 <__alt_data_end+0xf00093f0>
    9448:	00c00744 	movi	r3,29
    944c:	10c00226 	beq	r2,r3,9458 <__sflush_r+0x1fc>
    9450:	00c00584 	movi	r3,22
    9454:	10c0031e 	bne	r2,r3,9464 <__sflush_r+0x208>
    9458:	9c000015 	stw	r16,0(r19)
    945c:	0005883a 	mov	r2,zero
    9460:	003fb306 	br	9330 <__alt_data_end+0xf0009330>
    9464:	88c0030b 	ldhu	r3,12(r17)
    9468:	3005883a 	mov	r2,r6
    946c:	18c01014 	ori	r3,r3,64
    9470:	88c0030d 	sth	r3,12(r17)
    9474:	003fae06 	br	9330 <__alt_data_end+0xf0009330>

00009478 <_fflush_r>:
    9478:	defffd04 	addi	sp,sp,-12
    947c:	dc000115 	stw	r16,4(sp)
    9480:	dfc00215 	stw	ra,8(sp)
    9484:	2021883a 	mov	r16,r4
    9488:	20000226 	beq	r4,zero,9494 <_fflush_r+0x1c>
    948c:	20800e17 	ldw	r2,56(r4)
    9490:	10000c26 	beq	r2,zero,94c4 <_fflush_r+0x4c>
    9494:	2880030f 	ldh	r2,12(r5)
    9498:	1000051e 	bne	r2,zero,94b0 <_fflush_r+0x38>
    949c:	0005883a 	mov	r2,zero
    94a0:	dfc00217 	ldw	ra,8(sp)
    94a4:	dc000117 	ldw	r16,4(sp)
    94a8:	dec00304 	addi	sp,sp,12
    94ac:	f800283a 	ret
    94b0:	8009883a 	mov	r4,r16
    94b4:	dfc00217 	ldw	ra,8(sp)
    94b8:	dc000117 	ldw	r16,4(sp)
    94bc:	dec00304 	addi	sp,sp,12
    94c0:	000925c1 	jmpi	925c <__sflush_r>
    94c4:	d9400015 	stw	r5,0(sp)
    94c8:	00098540 	call	9854 <__sinit>
    94cc:	d9400017 	ldw	r5,0(sp)
    94d0:	003ff006 	br	9494 <__alt_data_end+0xf0009494>

000094d4 <fflush>:
    94d4:	20000526 	beq	r4,zero,94ec <fflush+0x18>
    94d8:	00820034 	movhi	r2,2048
    94dc:	10894004 	addi	r2,r2,9472
    94e0:	200b883a 	mov	r5,r4
    94e4:	11000017 	ldw	r4,0(r2)
    94e8:	00094781 	jmpi	9478 <_fflush_r>
    94ec:	00820034 	movhi	r2,2048
    94f0:	10893f04 	addi	r2,r2,9468
    94f4:	11000017 	ldw	r4,0(r2)
    94f8:	01400074 	movhi	r5,1
    94fc:	29651e04 	addi	r5,r5,-27528
    9500:	0009d9c1 	jmpi	9d9c <_fwalk_reent>

00009504 <__fp_unlock>:
    9504:	0005883a 	mov	r2,zero
    9508:	f800283a 	ret

0000950c <_cleanup_r>:
    950c:	01400074 	movhi	r5,1
    9510:	29754704 	addi	r5,r5,-10980
    9514:	0009d9c1 	jmpi	9d9c <_fwalk_reent>

00009518 <__sinit.part.1>:
    9518:	defff704 	addi	sp,sp,-36
    951c:	00c00074 	movhi	r3,1
    9520:	dfc00815 	stw	ra,32(sp)
    9524:	ddc00715 	stw	r23,28(sp)
    9528:	dd800615 	stw	r22,24(sp)
    952c:	dd400515 	stw	r21,20(sp)
    9530:	dd000415 	stw	r20,16(sp)
    9534:	dcc00315 	stw	r19,12(sp)
    9538:	dc800215 	stw	r18,8(sp)
    953c:	dc400115 	stw	r17,4(sp)
    9540:	dc000015 	stw	r16,0(sp)
    9544:	18e54304 	addi	r3,r3,-27380
    9548:	24000117 	ldw	r16,4(r4)
    954c:	20c00f15 	stw	r3,60(r4)
    9550:	2080bb04 	addi	r2,r4,748
    9554:	00c000c4 	movi	r3,3
    9558:	20c0b915 	stw	r3,740(r4)
    955c:	2080ba15 	stw	r2,744(r4)
    9560:	2000b815 	stw	zero,736(r4)
    9564:	05c00204 	movi	r23,8
    9568:	00800104 	movi	r2,4
    956c:	2025883a 	mov	r18,r4
    9570:	b80d883a 	mov	r6,r23
    9574:	81001704 	addi	r4,r16,92
    9578:	000b883a 	mov	r5,zero
    957c:	80000015 	stw	zero,0(r16)
    9580:	80000115 	stw	zero,4(r16)
    9584:	80000215 	stw	zero,8(r16)
    9588:	8080030d 	sth	r2,12(r16)
    958c:	80001915 	stw	zero,100(r16)
    9590:	8000038d 	sth	zero,14(r16)
    9594:	80000415 	stw	zero,16(r16)
    9598:	80000515 	stw	zero,20(r16)
    959c:	80000615 	stw	zero,24(r16)
    95a0:	000541c0 	call	541c <memset>
    95a4:	05800074 	movhi	r22,1
    95a8:	94400217 	ldw	r17,8(r18)
    95ac:	05400074 	movhi	r21,1
    95b0:	05000074 	movhi	r20,1
    95b4:	04c00074 	movhi	r19,1
    95b8:	b5aeab04 	addi	r22,r22,-17748
    95bc:	ad6ec204 	addi	r21,r21,-17656
    95c0:	a52ee104 	addi	r20,r20,-17532
    95c4:	9ceef804 	addi	r19,r19,-17440
    95c8:	85800815 	stw	r22,32(r16)
    95cc:	85400915 	stw	r21,36(r16)
    95d0:	85000a15 	stw	r20,40(r16)
    95d4:	84c00b15 	stw	r19,44(r16)
    95d8:	84000715 	stw	r16,28(r16)
    95dc:	00800284 	movi	r2,10
    95e0:	8880030d 	sth	r2,12(r17)
    95e4:	00800044 	movi	r2,1
    95e8:	b80d883a 	mov	r6,r23
    95ec:	89001704 	addi	r4,r17,92
    95f0:	000b883a 	mov	r5,zero
    95f4:	88000015 	stw	zero,0(r17)
    95f8:	88000115 	stw	zero,4(r17)
    95fc:	88000215 	stw	zero,8(r17)
    9600:	88001915 	stw	zero,100(r17)
    9604:	8880038d 	sth	r2,14(r17)
    9608:	88000415 	stw	zero,16(r17)
    960c:	88000515 	stw	zero,20(r17)
    9610:	88000615 	stw	zero,24(r17)
    9614:	000541c0 	call	541c <memset>
    9618:	94000317 	ldw	r16,12(r18)
    961c:	00800484 	movi	r2,18
    9620:	8c400715 	stw	r17,28(r17)
    9624:	8d800815 	stw	r22,32(r17)
    9628:	8d400915 	stw	r21,36(r17)
    962c:	8d000a15 	stw	r20,40(r17)
    9630:	8cc00b15 	stw	r19,44(r17)
    9634:	8080030d 	sth	r2,12(r16)
    9638:	00800084 	movi	r2,2
    963c:	80000015 	stw	zero,0(r16)
    9640:	80000115 	stw	zero,4(r16)
    9644:	80000215 	stw	zero,8(r16)
    9648:	80001915 	stw	zero,100(r16)
    964c:	8080038d 	sth	r2,14(r16)
    9650:	80000415 	stw	zero,16(r16)
    9654:	80000515 	stw	zero,20(r16)
    9658:	80000615 	stw	zero,24(r16)
    965c:	b80d883a 	mov	r6,r23
    9660:	000b883a 	mov	r5,zero
    9664:	81001704 	addi	r4,r16,92
    9668:	000541c0 	call	541c <memset>
    966c:	00800044 	movi	r2,1
    9670:	84000715 	stw	r16,28(r16)
    9674:	85800815 	stw	r22,32(r16)
    9678:	85400915 	stw	r21,36(r16)
    967c:	85000a15 	stw	r20,40(r16)
    9680:	84c00b15 	stw	r19,44(r16)
    9684:	90800e15 	stw	r2,56(r18)
    9688:	dfc00817 	ldw	ra,32(sp)
    968c:	ddc00717 	ldw	r23,28(sp)
    9690:	dd800617 	ldw	r22,24(sp)
    9694:	dd400517 	ldw	r21,20(sp)
    9698:	dd000417 	ldw	r20,16(sp)
    969c:	dcc00317 	ldw	r19,12(sp)
    96a0:	dc800217 	ldw	r18,8(sp)
    96a4:	dc400117 	ldw	r17,4(sp)
    96a8:	dc000017 	ldw	r16,0(sp)
    96ac:	dec00904 	addi	sp,sp,36
    96b0:	f800283a 	ret

000096b4 <__fp_lock>:
    96b4:	0005883a 	mov	r2,zero
    96b8:	f800283a 	ret

000096bc <__sfmoreglue>:
    96bc:	defffc04 	addi	sp,sp,-16
    96c0:	dc400115 	stw	r17,4(sp)
    96c4:	2c7fffc4 	addi	r17,r5,-1
    96c8:	8c401a24 	muli	r17,r17,104
    96cc:	dc800215 	stw	r18,8(sp)
    96d0:	2825883a 	mov	r18,r5
    96d4:	89401d04 	addi	r5,r17,116
    96d8:	dc000015 	stw	r16,0(sp)
    96dc:	dfc00315 	stw	ra,12(sp)
    96e0:	000a0f80 	call	a0f8 <_malloc_r>
    96e4:	1021883a 	mov	r16,r2
    96e8:	10000726 	beq	r2,zero,9708 <__sfmoreglue+0x4c>
    96ec:	11000304 	addi	r4,r2,12
    96f0:	10000015 	stw	zero,0(r2)
    96f4:	14800115 	stw	r18,4(r2)
    96f8:	11000215 	stw	r4,8(r2)
    96fc:	89801a04 	addi	r6,r17,104
    9700:	000b883a 	mov	r5,zero
    9704:	000541c0 	call	541c <memset>
    9708:	8005883a 	mov	r2,r16
    970c:	dfc00317 	ldw	ra,12(sp)
    9710:	dc800217 	ldw	r18,8(sp)
    9714:	dc400117 	ldw	r17,4(sp)
    9718:	dc000017 	ldw	r16,0(sp)
    971c:	dec00404 	addi	sp,sp,16
    9720:	f800283a 	ret

00009724 <__sfp>:
    9724:	defffb04 	addi	sp,sp,-20
    9728:	dc000015 	stw	r16,0(sp)
    972c:	04020034 	movhi	r16,2048
    9730:	84093f04 	addi	r16,r16,9468
    9734:	dcc00315 	stw	r19,12(sp)
    9738:	2027883a 	mov	r19,r4
    973c:	81000017 	ldw	r4,0(r16)
    9740:	dfc00415 	stw	ra,16(sp)
    9744:	dc800215 	stw	r18,8(sp)
    9748:	20800e17 	ldw	r2,56(r4)
    974c:	dc400115 	stw	r17,4(sp)
    9750:	1000021e 	bne	r2,zero,975c <__sfp+0x38>
    9754:	00095180 	call	9518 <__sinit.part.1>
    9758:	81000017 	ldw	r4,0(r16)
    975c:	2480b804 	addi	r18,r4,736
    9760:	047fffc4 	movi	r17,-1
    9764:	91000117 	ldw	r4,4(r18)
    9768:	94000217 	ldw	r16,8(r18)
    976c:	213fffc4 	addi	r4,r4,-1
    9770:	20000a16 	blt	r4,zero,979c <__sfp+0x78>
    9774:	8080030f 	ldh	r2,12(r16)
    9778:	10000c26 	beq	r2,zero,97ac <__sfp+0x88>
    977c:	80c01d04 	addi	r3,r16,116
    9780:	00000206 	br	978c <__sfp+0x68>
    9784:	18bfe60f 	ldh	r2,-104(r3)
    9788:	10000826 	beq	r2,zero,97ac <__sfp+0x88>
    978c:	213fffc4 	addi	r4,r4,-1
    9790:	1c3ffd04 	addi	r16,r3,-12
    9794:	18c01a04 	addi	r3,r3,104
    9798:	247ffa1e 	bne	r4,r17,9784 <__alt_data_end+0xf0009784>
    979c:	90800017 	ldw	r2,0(r18)
    97a0:	10001d26 	beq	r2,zero,9818 <__sfp+0xf4>
    97a4:	1025883a 	mov	r18,r2
    97a8:	003fee06 	br	9764 <__alt_data_end+0xf0009764>
    97ac:	00bfffc4 	movi	r2,-1
    97b0:	8080038d 	sth	r2,14(r16)
    97b4:	00800044 	movi	r2,1
    97b8:	8080030d 	sth	r2,12(r16)
    97bc:	80001915 	stw	zero,100(r16)
    97c0:	80000015 	stw	zero,0(r16)
    97c4:	80000215 	stw	zero,8(r16)
    97c8:	80000115 	stw	zero,4(r16)
    97cc:	80000415 	stw	zero,16(r16)
    97d0:	80000515 	stw	zero,20(r16)
    97d4:	80000615 	stw	zero,24(r16)
    97d8:	01800204 	movi	r6,8
    97dc:	000b883a 	mov	r5,zero
    97e0:	81001704 	addi	r4,r16,92
    97e4:	000541c0 	call	541c <memset>
    97e8:	8005883a 	mov	r2,r16
    97ec:	80000c15 	stw	zero,48(r16)
    97f0:	80000d15 	stw	zero,52(r16)
    97f4:	80001115 	stw	zero,68(r16)
    97f8:	80001215 	stw	zero,72(r16)
    97fc:	dfc00417 	ldw	ra,16(sp)
    9800:	dcc00317 	ldw	r19,12(sp)
    9804:	dc800217 	ldw	r18,8(sp)
    9808:	dc400117 	ldw	r17,4(sp)
    980c:	dc000017 	ldw	r16,0(sp)
    9810:	dec00504 	addi	sp,sp,20
    9814:	f800283a 	ret
    9818:	01400104 	movi	r5,4
    981c:	9809883a 	mov	r4,r19
    9820:	00096bc0 	call	96bc <__sfmoreglue>
    9824:	90800015 	stw	r2,0(r18)
    9828:	103fde1e 	bne	r2,zero,97a4 <__alt_data_end+0xf00097a4>
    982c:	00800304 	movi	r2,12
    9830:	98800015 	stw	r2,0(r19)
    9834:	0005883a 	mov	r2,zero
    9838:	003ff006 	br	97fc <__alt_data_end+0xf00097fc>

0000983c <_cleanup>:
    983c:	00820034 	movhi	r2,2048
    9840:	10893f04 	addi	r2,r2,9468
    9844:	11000017 	ldw	r4,0(r2)
    9848:	01400074 	movhi	r5,1
    984c:	29754704 	addi	r5,r5,-10980
    9850:	0009d9c1 	jmpi	9d9c <_fwalk_reent>

00009854 <__sinit>:
    9854:	20800e17 	ldw	r2,56(r4)
    9858:	10000126 	beq	r2,zero,9860 <__sinit+0xc>
    985c:	f800283a 	ret
    9860:	00095181 	jmpi	9518 <__sinit.part.1>

00009864 <__sfp_lock_acquire>:
    9864:	f800283a 	ret

00009868 <__sfp_lock_release>:
    9868:	f800283a 	ret

0000986c <__sinit_lock_acquire>:
    986c:	f800283a 	ret

00009870 <__sinit_lock_release>:
    9870:	f800283a 	ret

00009874 <__fp_lock_all>:
    9874:	00820034 	movhi	r2,2048
    9878:	10894004 	addi	r2,r2,9472
    987c:	11000017 	ldw	r4,0(r2)
    9880:	01400074 	movhi	r5,1
    9884:	2965ad04 	addi	r5,r5,-26956
    9888:	0009cd81 	jmpi	9cd8 <_fwalk>

0000988c <__fp_unlock_all>:
    988c:	00820034 	movhi	r2,2048
    9890:	10894004 	addi	r2,r2,9472
    9894:	11000017 	ldw	r4,0(r2)
    9898:	01400074 	movhi	r5,1
    989c:	29654104 	addi	r5,r5,-27388
    98a0:	0009cd81 	jmpi	9cd8 <_fwalk>

000098a4 <_malloc_trim_r>:
    98a4:	defffb04 	addi	sp,sp,-20
    98a8:	dcc00315 	stw	r19,12(sp)
    98ac:	04c20034 	movhi	r19,2048
    98b0:	dc800215 	stw	r18,8(sp)
    98b4:	dc400115 	stw	r17,4(sp)
    98b8:	dc000015 	stw	r16,0(sp)
    98bc:	dfc00415 	stw	ra,16(sp)
    98c0:	2821883a 	mov	r16,r5
    98c4:	9cc2d204 	addi	r19,r19,2888
    98c8:	2025883a 	mov	r18,r4
    98cc:	0011fb00 	call	11fb0 <__malloc_lock>
    98d0:	98800217 	ldw	r2,8(r19)
    98d4:	14400117 	ldw	r17,4(r2)
    98d8:	00bfff04 	movi	r2,-4
    98dc:	88a2703a 	and	r17,r17,r2
    98e0:	8c21c83a 	sub	r16,r17,r16
    98e4:	8403fbc4 	addi	r16,r16,4079
    98e8:	8020d33a 	srli	r16,r16,12
    98ec:	0083ffc4 	movi	r2,4095
    98f0:	843fffc4 	addi	r16,r16,-1
    98f4:	8020933a 	slli	r16,r16,12
    98f8:	1400060e 	bge	r2,r16,9914 <_malloc_trim_r+0x70>
    98fc:	000b883a 	mov	r5,zero
    9900:	9009883a 	mov	r4,r18
    9904:	000ba580 	call	ba58 <_sbrk_r>
    9908:	98c00217 	ldw	r3,8(r19)
    990c:	1c47883a 	add	r3,r3,r17
    9910:	10c00a26 	beq	r2,r3,993c <_malloc_trim_r+0x98>
    9914:	9009883a 	mov	r4,r18
    9918:	0011fd40 	call	11fd4 <__malloc_unlock>
    991c:	0005883a 	mov	r2,zero
    9920:	dfc00417 	ldw	ra,16(sp)
    9924:	dcc00317 	ldw	r19,12(sp)
    9928:	dc800217 	ldw	r18,8(sp)
    992c:	dc400117 	ldw	r17,4(sp)
    9930:	dc000017 	ldw	r16,0(sp)
    9934:	dec00504 	addi	sp,sp,20
    9938:	f800283a 	ret
    993c:	040bc83a 	sub	r5,zero,r16
    9940:	9009883a 	mov	r4,r18
    9944:	000ba580 	call	ba58 <_sbrk_r>
    9948:	00ffffc4 	movi	r3,-1
    994c:	10c00d26 	beq	r2,r3,9984 <_malloc_trim_r+0xe0>
    9950:	00c20234 	movhi	r3,2056
    9954:	18fdf004 	addi	r3,r3,-2112
    9958:	18800017 	ldw	r2,0(r3)
    995c:	99000217 	ldw	r4,8(r19)
    9960:	8c23c83a 	sub	r17,r17,r16
    9964:	8c400054 	ori	r17,r17,1
    9968:	1421c83a 	sub	r16,r2,r16
    996c:	24400115 	stw	r17,4(r4)
    9970:	9009883a 	mov	r4,r18
    9974:	1c000015 	stw	r16,0(r3)
    9978:	0011fd40 	call	11fd4 <__malloc_unlock>
    997c:	00800044 	movi	r2,1
    9980:	003fe706 	br	9920 <__alt_data_end+0xf0009920>
    9984:	000b883a 	mov	r5,zero
    9988:	9009883a 	mov	r4,r18
    998c:	000ba580 	call	ba58 <_sbrk_r>
    9990:	99000217 	ldw	r4,8(r19)
    9994:	014003c4 	movi	r5,15
    9998:	1107c83a 	sub	r3,r2,r4
    999c:	28ffdd0e 	bge	r5,r3,9914 <__alt_data_end+0xf0009914>
    99a0:	01420034 	movhi	r5,2048
    99a4:	29494204 	addi	r5,r5,9480
    99a8:	29400017 	ldw	r5,0(r5)
    99ac:	18c00054 	ori	r3,r3,1
    99b0:	20c00115 	stw	r3,4(r4)
    99b4:	00c20234 	movhi	r3,2056
    99b8:	1145c83a 	sub	r2,r2,r5
    99bc:	18fdf004 	addi	r3,r3,-2112
    99c0:	18800015 	stw	r2,0(r3)
    99c4:	003fd306 	br	9914 <__alt_data_end+0xf0009914>

000099c8 <_free_r>:
    99c8:	28004126 	beq	r5,zero,9ad0 <_free_r+0x108>
    99cc:	defffd04 	addi	sp,sp,-12
    99d0:	dc400115 	stw	r17,4(sp)
    99d4:	dc000015 	stw	r16,0(sp)
    99d8:	2023883a 	mov	r17,r4
    99dc:	2821883a 	mov	r16,r5
    99e0:	dfc00215 	stw	ra,8(sp)
    99e4:	0011fb00 	call	11fb0 <__malloc_lock>
    99e8:	81ffff17 	ldw	r7,-4(r16)
    99ec:	00bfff84 	movi	r2,-2
    99f0:	01020034 	movhi	r4,2048
    99f4:	81bffe04 	addi	r6,r16,-8
    99f8:	3884703a 	and	r2,r7,r2
    99fc:	2102d204 	addi	r4,r4,2888
    9a00:	308b883a 	add	r5,r6,r2
    9a04:	2a400117 	ldw	r9,4(r5)
    9a08:	22000217 	ldw	r8,8(r4)
    9a0c:	00ffff04 	movi	r3,-4
    9a10:	48c6703a 	and	r3,r9,r3
    9a14:	2a005726 	beq	r5,r8,9b74 <_free_r+0x1ac>
    9a18:	28c00115 	stw	r3,4(r5)
    9a1c:	39c0004c 	andi	r7,r7,1
    9a20:	3800091e 	bne	r7,zero,9a48 <_free_r+0x80>
    9a24:	823ffe17 	ldw	r8,-8(r16)
    9a28:	22400204 	addi	r9,r4,8
    9a2c:	320dc83a 	sub	r6,r6,r8
    9a30:	31c00217 	ldw	r7,8(r6)
    9a34:	1205883a 	add	r2,r2,r8
    9a38:	3a406526 	beq	r7,r9,9bd0 <_free_r+0x208>
    9a3c:	32000317 	ldw	r8,12(r6)
    9a40:	3a000315 	stw	r8,12(r7)
    9a44:	41c00215 	stw	r7,8(r8)
    9a48:	28cf883a 	add	r7,r5,r3
    9a4c:	39c00117 	ldw	r7,4(r7)
    9a50:	39c0004c 	andi	r7,r7,1
    9a54:	38003a26 	beq	r7,zero,9b40 <_free_r+0x178>
    9a58:	10c00054 	ori	r3,r2,1
    9a5c:	30c00115 	stw	r3,4(r6)
    9a60:	3087883a 	add	r3,r6,r2
    9a64:	18800015 	stw	r2,0(r3)
    9a68:	00c07fc4 	movi	r3,511
    9a6c:	18801936 	bltu	r3,r2,9ad4 <_free_r+0x10c>
    9a70:	1004d0fa 	srli	r2,r2,3
    9a74:	01c00044 	movi	r7,1
    9a78:	21400117 	ldw	r5,4(r4)
    9a7c:	10c00044 	addi	r3,r2,1
    9a80:	18c7883a 	add	r3,r3,r3
    9a84:	1005d0ba 	srai	r2,r2,2
    9a88:	18c7883a 	add	r3,r3,r3
    9a8c:	18c7883a 	add	r3,r3,r3
    9a90:	1907883a 	add	r3,r3,r4
    9a94:	3884983a 	sll	r2,r7,r2
    9a98:	19c00017 	ldw	r7,0(r3)
    9a9c:	1a3ffe04 	addi	r8,r3,-8
    9aa0:	1144b03a 	or	r2,r2,r5
    9aa4:	32000315 	stw	r8,12(r6)
    9aa8:	31c00215 	stw	r7,8(r6)
    9aac:	20800115 	stw	r2,4(r4)
    9ab0:	19800015 	stw	r6,0(r3)
    9ab4:	39800315 	stw	r6,12(r7)
    9ab8:	8809883a 	mov	r4,r17
    9abc:	dfc00217 	ldw	ra,8(sp)
    9ac0:	dc400117 	ldw	r17,4(sp)
    9ac4:	dc000017 	ldw	r16,0(sp)
    9ac8:	dec00304 	addi	sp,sp,12
    9acc:	0011fd41 	jmpi	11fd4 <__malloc_unlock>
    9ad0:	f800283a 	ret
    9ad4:	100ad27a 	srli	r5,r2,9
    9ad8:	00c00104 	movi	r3,4
    9adc:	19404a36 	bltu	r3,r5,9c08 <_free_r+0x240>
    9ae0:	100ad1ba 	srli	r5,r2,6
    9ae4:	28c00e44 	addi	r3,r5,57
    9ae8:	18c7883a 	add	r3,r3,r3
    9aec:	29400e04 	addi	r5,r5,56
    9af0:	18c7883a 	add	r3,r3,r3
    9af4:	18c7883a 	add	r3,r3,r3
    9af8:	1909883a 	add	r4,r3,r4
    9afc:	20c00017 	ldw	r3,0(r4)
    9b00:	01c20034 	movhi	r7,2048
    9b04:	213ffe04 	addi	r4,r4,-8
    9b08:	39c2d204 	addi	r7,r7,2888
    9b0c:	20c04426 	beq	r4,r3,9c20 <_free_r+0x258>
    9b10:	01ffff04 	movi	r7,-4
    9b14:	19400117 	ldw	r5,4(r3)
    9b18:	29ca703a 	and	r5,r5,r7
    9b1c:	1140022e 	bgeu	r2,r5,9b28 <_free_r+0x160>
    9b20:	18c00217 	ldw	r3,8(r3)
    9b24:	20fffb1e 	bne	r4,r3,9b14 <__alt_data_end+0xf0009b14>
    9b28:	19000317 	ldw	r4,12(r3)
    9b2c:	31000315 	stw	r4,12(r6)
    9b30:	30c00215 	stw	r3,8(r6)
    9b34:	21800215 	stw	r6,8(r4)
    9b38:	19800315 	stw	r6,12(r3)
    9b3c:	003fde06 	br	9ab8 <__alt_data_end+0xf0009ab8>
    9b40:	29c00217 	ldw	r7,8(r5)
    9b44:	10c5883a 	add	r2,r2,r3
    9b48:	00c20034 	movhi	r3,2048
    9b4c:	18c2d404 	addi	r3,r3,2896
    9b50:	38c03b26 	beq	r7,r3,9c40 <_free_r+0x278>
    9b54:	2a000317 	ldw	r8,12(r5)
    9b58:	11400054 	ori	r5,r2,1
    9b5c:	3087883a 	add	r3,r6,r2
    9b60:	3a000315 	stw	r8,12(r7)
    9b64:	41c00215 	stw	r7,8(r8)
    9b68:	31400115 	stw	r5,4(r6)
    9b6c:	18800015 	stw	r2,0(r3)
    9b70:	003fbd06 	br	9a68 <__alt_data_end+0xf0009a68>
    9b74:	39c0004c 	andi	r7,r7,1
    9b78:	10c5883a 	add	r2,r2,r3
    9b7c:	3800071e 	bne	r7,zero,9b9c <_free_r+0x1d4>
    9b80:	81fffe17 	ldw	r7,-8(r16)
    9b84:	31cdc83a 	sub	r6,r6,r7
    9b88:	30c00317 	ldw	r3,12(r6)
    9b8c:	31400217 	ldw	r5,8(r6)
    9b90:	11c5883a 	add	r2,r2,r7
    9b94:	28c00315 	stw	r3,12(r5)
    9b98:	19400215 	stw	r5,8(r3)
    9b9c:	10c00054 	ori	r3,r2,1
    9ba0:	30c00115 	stw	r3,4(r6)
    9ba4:	00c20034 	movhi	r3,2048
    9ba8:	18c94304 	addi	r3,r3,9484
    9bac:	18c00017 	ldw	r3,0(r3)
    9bb0:	21800215 	stw	r6,8(r4)
    9bb4:	10ffc036 	bltu	r2,r3,9ab8 <__alt_data_end+0xf0009ab8>
    9bb8:	00820034 	movhi	r2,2048
    9bbc:	10897504 	addi	r2,r2,9684
    9bc0:	11400017 	ldw	r5,0(r2)
    9bc4:	8809883a 	mov	r4,r17
    9bc8:	00098a40 	call	98a4 <_malloc_trim_r>
    9bcc:	003fba06 	br	9ab8 <__alt_data_end+0xf0009ab8>
    9bd0:	28c9883a 	add	r4,r5,r3
    9bd4:	21000117 	ldw	r4,4(r4)
    9bd8:	2100004c 	andi	r4,r4,1
    9bdc:	2000391e 	bne	r4,zero,9cc4 <_free_r+0x2fc>
    9be0:	29c00217 	ldw	r7,8(r5)
    9be4:	29000317 	ldw	r4,12(r5)
    9be8:	1885883a 	add	r2,r3,r2
    9bec:	10c00054 	ori	r3,r2,1
    9bf0:	39000315 	stw	r4,12(r7)
    9bf4:	21c00215 	stw	r7,8(r4)
    9bf8:	30c00115 	stw	r3,4(r6)
    9bfc:	308d883a 	add	r6,r6,r2
    9c00:	30800015 	stw	r2,0(r6)
    9c04:	003fac06 	br	9ab8 <__alt_data_end+0xf0009ab8>
    9c08:	00c00504 	movi	r3,20
    9c0c:	19401536 	bltu	r3,r5,9c64 <_free_r+0x29c>
    9c10:	28c01704 	addi	r3,r5,92
    9c14:	18c7883a 	add	r3,r3,r3
    9c18:	294016c4 	addi	r5,r5,91
    9c1c:	003fb406 	br	9af0 <__alt_data_end+0xf0009af0>
    9c20:	280bd0ba 	srai	r5,r5,2
    9c24:	00c00044 	movi	r3,1
    9c28:	38800117 	ldw	r2,4(r7)
    9c2c:	194a983a 	sll	r5,r3,r5
    9c30:	2007883a 	mov	r3,r4
    9c34:	2884b03a 	or	r2,r5,r2
    9c38:	38800115 	stw	r2,4(r7)
    9c3c:	003fbb06 	br	9b2c <__alt_data_end+0xf0009b2c>
    9c40:	21800515 	stw	r6,20(r4)
    9c44:	21800415 	stw	r6,16(r4)
    9c48:	10c00054 	ori	r3,r2,1
    9c4c:	31c00315 	stw	r7,12(r6)
    9c50:	31c00215 	stw	r7,8(r6)
    9c54:	30c00115 	stw	r3,4(r6)
    9c58:	308d883a 	add	r6,r6,r2
    9c5c:	30800015 	stw	r2,0(r6)
    9c60:	003f9506 	br	9ab8 <__alt_data_end+0xf0009ab8>
    9c64:	00c01504 	movi	r3,84
    9c68:	19400536 	bltu	r3,r5,9c80 <_free_r+0x2b8>
    9c6c:	100ad33a 	srli	r5,r2,12
    9c70:	28c01bc4 	addi	r3,r5,111
    9c74:	18c7883a 	add	r3,r3,r3
    9c78:	29401b84 	addi	r5,r5,110
    9c7c:	003f9c06 	br	9af0 <__alt_data_end+0xf0009af0>
    9c80:	00c05504 	movi	r3,340
    9c84:	19400536 	bltu	r3,r5,9c9c <_free_r+0x2d4>
    9c88:	100ad3fa 	srli	r5,r2,15
    9c8c:	28c01e04 	addi	r3,r5,120
    9c90:	18c7883a 	add	r3,r3,r3
    9c94:	29401dc4 	addi	r5,r5,119
    9c98:	003f9506 	br	9af0 <__alt_data_end+0xf0009af0>
    9c9c:	00c15504 	movi	r3,1364
    9ca0:	19400536 	bltu	r3,r5,9cb8 <_free_r+0x2f0>
    9ca4:	100ad4ba 	srli	r5,r2,18
    9ca8:	28c01f44 	addi	r3,r5,125
    9cac:	18c7883a 	add	r3,r3,r3
    9cb0:	29401f04 	addi	r5,r5,124
    9cb4:	003f8e06 	br	9af0 <__alt_data_end+0xf0009af0>
    9cb8:	00c03f84 	movi	r3,254
    9cbc:	01401f84 	movi	r5,126
    9cc0:	003f8b06 	br	9af0 <__alt_data_end+0xf0009af0>
    9cc4:	10c00054 	ori	r3,r2,1
    9cc8:	30c00115 	stw	r3,4(r6)
    9ccc:	308d883a 	add	r6,r6,r2
    9cd0:	30800015 	stw	r2,0(r6)
    9cd4:	003f7806 	br	9ab8 <__alt_data_end+0xf0009ab8>

00009cd8 <_fwalk>:
    9cd8:	defff704 	addi	sp,sp,-36
    9cdc:	dd000415 	stw	r20,16(sp)
    9ce0:	dfc00815 	stw	ra,32(sp)
    9ce4:	ddc00715 	stw	r23,28(sp)
    9ce8:	dd800615 	stw	r22,24(sp)
    9cec:	dd400515 	stw	r21,20(sp)
    9cf0:	dcc00315 	stw	r19,12(sp)
    9cf4:	dc800215 	stw	r18,8(sp)
    9cf8:	dc400115 	stw	r17,4(sp)
    9cfc:	dc000015 	stw	r16,0(sp)
    9d00:	2500b804 	addi	r20,r4,736
    9d04:	a0002326 	beq	r20,zero,9d94 <_fwalk+0xbc>
    9d08:	282b883a 	mov	r21,r5
    9d0c:	002f883a 	mov	r23,zero
    9d10:	05800044 	movi	r22,1
    9d14:	04ffffc4 	movi	r19,-1
    9d18:	a4400117 	ldw	r17,4(r20)
    9d1c:	a4800217 	ldw	r18,8(r20)
    9d20:	8c7fffc4 	addi	r17,r17,-1
    9d24:	88000d16 	blt	r17,zero,9d5c <_fwalk+0x84>
    9d28:	94000304 	addi	r16,r18,12
    9d2c:	94800384 	addi	r18,r18,14
    9d30:	8080000b 	ldhu	r2,0(r16)
    9d34:	8c7fffc4 	addi	r17,r17,-1
    9d38:	813ffd04 	addi	r4,r16,-12
    9d3c:	b080042e 	bgeu	r22,r2,9d50 <_fwalk+0x78>
    9d40:	9080000f 	ldh	r2,0(r18)
    9d44:	14c00226 	beq	r2,r19,9d50 <_fwalk+0x78>
    9d48:	a83ee83a 	callr	r21
    9d4c:	b8aeb03a 	or	r23,r23,r2
    9d50:	84001a04 	addi	r16,r16,104
    9d54:	94801a04 	addi	r18,r18,104
    9d58:	8cfff51e 	bne	r17,r19,9d30 <__alt_data_end+0xf0009d30>
    9d5c:	a5000017 	ldw	r20,0(r20)
    9d60:	a03fed1e 	bne	r20,zero,9d18 <__alt_data_end+0xf0009d18>
    9d64:	b805883a 	mov	r2,r23
    9d68:	dfc00817 	ldw	ra,32(sp)
    9d6c:	ddc00717 	ldw	r23,28(sp)
    9d70:	dd800617 	ldw	r22,24(sp)
    9d74:	dd400517 	ldw	r21,20(sp)
    9d78:	dd000417 	ldw	r20,16(sp)
    9d7c:	dcc00317 	ldw	r19,12(sp)
    9d80:	dc800217 	ldw	r18,8(sp)
    9d84:	dc400117 	ldw	r17,4(sp)
    9d88:	dc000017 	ldw	r16,0(sp)
    9d8c:	dec00904 	addi	sp,sp,36
    9d90:	f800283a 	ret
    9d94:	002f883a 	mov	r23,zero
    9d98:	003ff206 	br	9d64 <__alt_data_end+0xf0009d64>

00009d9c <_fwalk_reent>:
    9d9c:	defff704 	addi	sp,sp,-36
    9da0:	dd000415 	stw	r20,16(sp)
    9da4:	dfc00815 	stw	ra,32(sp)
    9da8:	ddc00715 	stw	r23,28(sp)
    9dac:	dd800615 	stw	r22,24(sp)
    9db0:	dd400515 	stw	r21,20(sp)
    9db4:	dcc00315 	stw	r19,12(sp)
    9db8:	dc800215 	stw	r18,8(sp)
    9dbc:	dc400115 	stw	r17,4(sp)
    9dc0:	dc000015 	stw	r16,0(sp)
    9dc4:	2500b804 	addi	r20,r4,736
    9dc8:	a0002326 	beq	r20,zero,9e58 <_fwalk_reent+0xbc>
    9dcc:	282b883a 	mov	r21,r5
    9dd0:	2027883a 	mov	r19,r4
    9dd4:	002f883a 	mov	r23,zero
    9dd8:	05800044 	movi	r22,1
    9ddc:	04bfffc4 	movi	r18,-1
    9de0:	a4400117 	ldw	r17,4(r20)
    9de4:	a4000217 	ldw	r16,8(r20)
    9de8:	8c7fffc4 	addi	r17,r17,-1
    9dec:	88000c16 	blt	r17,zero,9e20 <_fwalk_reent+0x84>
    9df0:	84000304 	addi	r16,r16,12
    9df4:	8080000b 	ldhu	r2,0(r16)
    9df8:	8c7fffc4 	addi	r17,r17,-1
    9dfc:	817ffd04 	addi	r5,r16,-12
    9e00:	b080052e 	bgeu	r22,r2,9e18 <_fwalk_reent+0x7c>
    9e04:	8080008f 	ldh	r2,2(r16)
    9e08:	9809883a 	mov	r4,r19
    9e0c:	14800226 	beq	r2,r18,9e18 <_fwalk_reent+0x7c>
    9e10:	a83ee83a 	callr	r21
    9e14:	b8aeb03a 	or	r23,r23,r2
    9e18:	84001a04 	addi	r16,r16,104
    9e1c:	8cbff51e 	bne	r17,r18,9df4 <__alt_data_end+0xf0009df4>
    9e20:	a5000017 	ldw	r20,0(r20)
    9e24:	a03fee1e 	bne	r20,zero,9de0 <__alt_data_end+0xf0009de0>
    9e28:	b805883a 	mov	r2,r23
    9e2c:	dfc00817 	ldw	ra,32(sp)
    9e30:	ddc00717 	ldw	r23,28(sp)
    9e34:	dd800617 	ldw	r22,24(sp)
    9e38:	dd400517 	ldw	r21,20(sp)
    9e3c:	dd000417 	ldw	r20,16(sp)
    9e40:	dcc00317 	ldw	r19,12(sp)
    9e44:	dc800217 	ldw	r18,8(sp)
    9e48:	dc400117 	ldw	r17,4(sp)
    9e4c:	dc000017 	ldw	r16,0(sp)
    9e50:	dec00904 	addi	sp,sp,36
    9e54:	f800283a 	ret
    9e58:	002f883a 	mov	r23,zero
    9e5c:	003ff206 	br	9e28 <__alt_data_end+0xf0009e28>

00009e60 <_setlocale_r>:
    9e60:	30001b26 	beq	r6,zero,9ed0 <_setlocale_r+0x70>
    9e64:	01420034 	movhi	r5,2048
    9e68:	defffe04 	addi	sp,sp,-8
    9e6c:	29403d04 	addi	r5,r5,244
    9e70:	3009883a 	mov	r4,r6
    9e74:	dc000015 	stw	r16,0(sp)
    9e78:	dfc00115 	stw	ra,4(sp)
    9e7c:	3021883a 	mov	r16,r6
    9e80:	000bbe80 	call	bbe8 <strcmp>
    9e84:	1000061e 	bne	r2,zero,9ea0 <_setlocale_r+0x40>
    9e88:	00820034 	movhi	r2,2048
    9e8c:	10803c04 	addi	r2,r2,240
    9e90:	dfc00117 	ldw	ra,4(sp)
    9e94:	dc000017 	ldw	r16,0(sp)
    9e98:	dec00204 	addi	sp,sp,8
    9e9c:	f800283a 	ret
    9ea0:	01420034 	movhi	r5,2048
    9ea4:	29403c04 	addi	r5,r5,240
    9ea8:	8009883a 	mov	r4,r16
    9eac:	000bbe80 	call	bbe8 <strcmp>
    9eb0:	103ff526 	beq	r2,zero,9e88 <__alt_data_end+0xf0009e88>
    9eb4:	01420034 	movhi	r5,2048
    9eb8:	29402704 	addi	r5,r5,156
    9ebc:	8009883a 	mov	r4,r16
    9ec0:	000bbe80 	call	bbe8 <strcmp>
    9ec4:	103ff026 	beq	r2,zero,9e88 <__alt_data_end+0xf0009e88>
    9ec8:	0005883a 	mov	r2,zero
    9ecc:	003ff006 	br	9e90 <__alt_data_end+0xf0009e90>
    9ed0:	00820034 	movhi	r2,2048
    9ed4:	10803c04 	addi	r2,r2,240
    9ed8:	f800283a 	ret

00009edc <__locale_charset>:
    9edc:	00820034 	movhi	r2,2048
    9ee0:	1082bc04 	addi	r2,r2,2800
    9ee4:	f800283a 	ret

00009ee8 <__locale_mb_cur_max>:
    9ee8:	00820034 	movhi	r2,2048
    9eec:	10894104 	addi	r2,r2,9476
    9ef0:	10800017 	ldw	r2,0(r2)
    9ef4:	f800283a 	ret

00009ef8 <__locale_msgcharset>:
    9ef8:	00820034 	movhi	r2,2048
    9efc:	1082b404 	addi	r2,r2,2768
    9f00:	f800283a 	ret

00009f04 <__locale_cjk_lang>:
    9f04:	0005883a 	mov	r2,zero
    9f08:	f800283a 	ret

00009f0c <_localeconv_r>:
    9f0c:	00820034 	movhi	r2,2048
    9f10:	1082c404 	addi	r2,r2,2832
    9f14:	f800283a 	ret

00009f18 <setlocale>:
    9f18:	00820034 	movhi	r2,2048
    9f1c:	10894004 	addi	r2,r2,9472
    9f20:	280d883a 	mov	r6,r5
    9f24:	200b883a 	mov	r5,r4
    9f28:	11000017 	ldw	r4,0(r2)
    9f2c:	0009e601 	jmpi	9e60 <_setlocale_r>

00009f30 <localeconv>:
    9f30:	00820034 	movhi	r2,2048
    9f34:	1082c404 	addi	r2,r2,2832
    9f38:	f800283a 	ret

00009f3c <__smakebuf_r>:
    9f3c:	2880030b 	ldhu	r2,12(r5)
    9f40:	10c0008c 	andi	r3,r2,2
    9f44:	1800411e 	bne	r3,zero,a04c <__smakebuf_r+0x110>
    9f48:	deffec04 	addi	sp,sp,-80
    9f4c:	dc000f15 	stw	r16,60(sp)
    9f50:	2821883a 	mov	r16,r5
    9f54:	2940038f 	ldh	r5,14(r5)
    9f58:	dc401015 	stw	r17,64(sp)
    9f5c:	dfc01315 	stw	ra,76(sp)
    9f60:	dcc01215 	stw	r19,72(sp)
    9f64:	dc801115 	stw	r18,68(sp)
    9f68:	2023883a 	mov	r17,r4
    9f6c:	28001c16 	blt	r5,zero,9fe0 <__smakebuf_r+0xa4>
    9f70:	d80d883a 	mov	r6,sp
    9f74:	000d8280 	call	d828 <_fstat_r>
    9f78:	10001816 	blt	r2,zero,9fdc <__smakebuf_r+0xa0>
    9f7c:	d8800117 	ldw	r2,4(sp)
    9f80:	00e00014 	movui	r3,32768
    9f84:	10bc000c 	andi	r2,r2,61440
    9f88:	14c80020 	cmpeqi	r19,r2,8192
    9f8c:	10c03726 	beq	r2,r3,a06c <__smakebuf_r+0x130>
    9f90:	80c0030b 	ldhu	r3,12(r16)
    9f94:	18c20014 	ori	r3,r3,2048
    9f98:	80c0030d 	sth	r3,12(r16)
    9f9c:	00c80004 	movi	r3,8192
    9fa0:	10c0521e 	bne	r2,r3,a0ec <__smakebuf_r+0x1b0>
    9fa4:	8140038f 	ldh	r5,14(r16)
    9fa8:	8809883a 	mov	r4,r17
    9fac:	000dd400 	call	dd40 <_isatty_r>
    9fb0:	10004c26 	beq	r2,zero,a0e4 <__smakebuf_r+0x1a8>
    9fb4:	8080030b 	ldhu	r2,12(r16)
    9fb8:	80c010c4 	addi	r3,r16,67
    9fbc:	80c00015 	stw	r3,0(r16)
    9fc0:	10800054 	ori	r2,r2,1
    9fc4:	8080030d 	sth	r2,12(r16)
    9fc8:	00800044 	movi	r2,1
    9fcc:	80c00415 	stw	r3,16(r16)
    9fd0:	80800515 	stw	r2,20(r16)
    9fd4:	04810004 	movi	r18,1024
    9fd8:	00000706 	br	9ff8 <__smakebuf_r+0xbc>
    9fdc:	8080030b 	ldhu	r2,12(r16)
    9fe0:	10c0200c 	andi	r3,r2,128
    9fe4:	18001f1e 	bne	r3,zero,a064 <__smakebuf_r+0x128>
    9fe8:	04810004 	movi	r18,1024
    9fec:	10820014 	ori	r2,r2,2048
    9ff0:	8080030d 	sth	r2,12(r16)
    9ff4:	0027883a 	mov	r19,zero
    9ff8:	900b883a 	mov	r5,r18
    9ffc:	8809883a 	mov	r4,r17
    a000:	000a0f80 	call	a0f8 <_malloc_r>
    a004:	10002c26 	beq	r2,zero,a0b8 <__smakebuf_r+0x17c>
    a008:	80c0030b 	ldhu	r3,12(r16)
    a00c:	01000074 	movhi	r4,1
    a010:	21254304 	addi	r4,r4,-27380
    a014:	89000f15 	stw	r4,60(r17)
    a018:	18c02014 	ori	r3,r3,128
    a01c:	80c0030d 	sth	r3,12(r16)
    a020:	80800015 	stw	r2,0(r16)
    a024:	80800415 	stw	r2,16(r16)
    a028:	84800515 	stw	r18,20(r16)
    a02c:	98001a1e 	bne	r19,zero,a098 <__smakebuf_r+0x15c>
    a030:	dfc01317 	ldw	ra,76(sp)
    a034:	dcc01217 	ldw	r19,72(sp)
    a038:	dc801117 	ldw	r18,68(sp)
    a03c:	dc401017 	ldw	r17,64(sp)
    a040:	dc000f17 	ldw	r16,60(sp)
    a044:	dec01404 	addi	sp,sp,80
    a048:	f800283a 	ret
    a04c:	288010c4 	addi	r2,r5,67
    a050:	28800015 	stw	r2,0(r5)
    a054:	28800415 	stw	r2,16(r5)
    a058:	00800044 	movi	r2,1
    a05c:	28800515 	stw	r2,20(r5)
    a060:	f800283a 	ret
    a064:	04801004 	movi	r18,64
    a068:	003fe006 	br	9fec <__alt_data_end+0xf0009fec>
    a06c:	81000a17 	ldw	r4,40(r16)
    a070:	00c00074 	movhi	r3,1
    a074:	18eee104 	addi	r3,r3,-17532
    a078:	20ffc51e 	bne	r4,r3,9f90 <__alt_data_end+0xf0009f90>
    a07c:	8080030b 	ldhu	r2,12(r16)
    a080:	04810004 	movi	r18,1024
    a084:	84801315 	stw	r18,76(r16)
    a088:	1484b03a 	or	r2,r2,r18
    a08c:	8080030d 	sth	r2,12(r16)
    a090:	0027883a 	mov	r19,zero
    a094:	003fd806 	br	9ff8 <__alt_data_end+0xf0009ff8>
    a098:	8140038f 	ldh	r5,14(r16)
    a09c:	8809883a 	mov	r4,r17
    a0a0:	000dd400 	call	dd40 <_isatty_r>
    a0a4:	103fe226 	beq	r2,zero,a030 <__alt_data_end+0xf000a030>
    a0a8:	8080030b 	ldhu	r2,12(r16)
    a0ac:	10800054 	ori	r2,r2,1
    a0b0:	8080030d 	sth	r2,12(r16)
    a0b4:	003fde06 	br	a030 <__alt_data_end+0xf000a030>
    a0b8:	8080030b 	ldhu	r2,12(r16)
    a0bc:	10c0800c 	andi	r3,r2,512
    a0c0:	183fdb1e 	bne	r3,zero,a030 <__alt_data_end+0xf000a030>
    a0c4:	10800094 	ori	r2,r2,2
    a0c8:	80c010c4 	addi	r3,r16,67
    a0cc:	8080030d 	sth	r2,12(r16)
    a0d0:	00800044 	movi	r2,1
    a0d4:	80c00015 	stw	r3,0(r16)
    a0d8:	80c00415 	stw	r3,16(r16)
    a0dc:	80800515 	stw	r2,20(r16)
    a0e0:	003fd306 	br	a030 <__alt_data_end+0xf000a030>
    a0e4:	04810004 	movi	r18,1024
    a0e8:	003fc306 	br	9ff8 <__alt_data_end+0xf0009ff8>
    a0ec:	0027883a 	mov	r19,zero
    a0f0:	04810004 	movi	r18,1024
    a0f4:	003fc006 	br	9ff8 <__alt_data_end+0xf0009ff8>

0000a0f8 <_malloc_r>:
    a0f8:	defff504 	addi	sp,sp,-44
    a0fc:	dc800315 	stw	r18,12(sp)
    a100:	dfc00a15 	stw	ra,40(sp)
    a104:	df000915 	stw	fp,36(sp)
    a108:	ddc00815 	stw	r23,32(sp)
    a10c:	dd800715 	stw	r22,28(sp)
    a110:	dd400615 	stw	r21,24(sp)
    a114:	dd000515 	stw	r20,20(sp)
    a118:	dcc00415 	stw	r19,16(sp)
    a11c:	dc400215 	stw	r17,8(sp)
    a120:	dc000115 	stw	r16,4(sp)
    a124:	288002c4 	addi	r2,r5,11
    a128:	00c00584 	movi	r3,22
    a12c:	2025883a 	mov	r18,r4
    a130:	18807f2e 	bgeu	r3,r2,a330 <_malloc_r+0x238>
    a134:	047ffe04 	movi	r17,-8
    a138:	1462703a 	and	r17,r2,r17
    a13c:	8800a316 	blt	r17,zero,a3cc <_malloc_r+0x2d4>
    a140:	8940a236 	bltu	r17,r5,a3cc <_malloc_r+0x2d4>
    a144:	0011fb00 	call	11fb0 <__malloc_lock>
    a148:	00807dc4 	movi	r2,503
    a14c:	1441e92e 	bgeu	r2,r17,a8f4 <_malloc_r+0x7fc>
    a150:	8804d27a 	srli	r2,r17,9
    a154:	1000a126 	beq	r2,zero,a3dc <_malloc_r+0x2e4>
    a158:	00c00104 	movi	r3,4
    a15c:	18811e36 	bltu	r3,r2,a5d8 <_malloc_r+0x4e0>
    a160:	8804d1ba 	srli	r2,r17,6
    a164:	12000e44 	addi	r8,r2,57
    a168:	11c00e04 	addi	r7,r2,56
    a16c:	4209883a 	add	r4,r8,r8
    a170:	04c20034 	movhi	r19,2048
    a174:	2109883a 	add	r4,r4,r4
    a178:	9cc2d204 	addi	r19,r19,2888
    a17c:	2109883a 	add	r4,r4,r4
    a180:	9909883a 	add	r4,r19,r4
    a184:	24000117 	ldw	r16,4(r4)
    a188:	213ffe04 	addi	r4,r4,-8
    a18c:	24009726 	beq	r4,r16,a3ec <_malloc_r+0x2f4>
    a190:	80800117 	ldw	r2,4(r16)
    a194:	01bfff04 	movi	r6,-4
    a198:	014003c4 	movi	r5,15
    a19c:	1184703a 	and	r2,r2,r6
    a1a0:	1447c83a 	sub	r3,r2,r17
    a1a4:	28c00716 	blt	r5,r3,a1c4 <_malloc_r+0xcc>
    a1a8:	1800920e 	bge	r3,zero,a3f4 <_malloc_r+0x2fc>
    a1ac:	84000317 	ldw	r16,12(r16)
    a1b0:	24008e26 	beq	r4,r16,a3ec <_malloc_r+0x2f4>
    a1b4:	80800117 	ldw	r2,4(r16)
    a1b8:	1184703a 	and	r2,r2,r6
    a1bc:	1447c83a 	sub	r3,r2,r17
    a1c0:	28fff90e 	bge	r5,r3,a1a8 <__alt_data_end+0xf000a1a8>
    a1c4:	3809883a 	mov	r4,r7
    a1c8:	01820034 	movhi	r6,2048
    a1cc:	9c000417 	ldw	r16,16(r19)
    a1d0:	3182d204 	addi	r6,r6,2888
    a1d4:	32000204 	addi	r8,r6,8
    a1d8:	82013426 	beq	r16,r8,a6ac <_malloc_r+0x5b4>
    a1dc:	80c00117 	ldw	r3,4(r16)
    a1e0:	00bfff04 	movi	r2,-4
    a1e4:	188e703a 	and	r7,r3,r2
    a1e8:	3c45c83a 	sub	r2,r7,r17
    a1ec:	00c003c4 	movi	r3,15
    a1f0:	18811f16 	blt	r3,r2,a670 <_malloc_r+0x578>
    a1f4:	32000515 	stw	r8,20(r6)
    a1f8:	32000415 	stw	r8,16(r6)
    a1fc:	10007f0e 	bge	r2,zero,a3fc <_malloc_r+0x304>
    a200:	00807fc4 	movi	r2,511
    a204:	11c0fd36 	bltu	r2,r7,a5fc <_malloc_r+0x504>
    a208:	3806d0fa 	srli	r3,r7,3
    a20c:	01c00044 	movi	r7,1
    a210:	30800117 	ldw	r2,4(r6)
    a214:	19400044 	addi	r5,r3,1
    a218:	294b883a 	add	r5,r5,r5
    a21c:	1807d0ba 	srai	r3,r3,2
    a220:	294b883a 	add	r5,r5,r5
    a224:	294b883a 	add	r5,r5,r5
    a228:	298b883a 	add	r5,r5,r6
    a22c:	38c6983a 	sll	r3,r7,r3
    a230:	29c00017 	ldw	r7,0(r5)
    a234:	2a7ffe04 	addi	r9,r5,-8
    a238:	1886b03a 	or	r3,r3,r2
    a23c:	82400315 	stw	r9,12(r16)
    a240:	81c00215 	stw	r7,8(r16)
    a244:	30c00115 	stw	r3,4(r6)
    a248:	2c000015 	stw	r16,0(r5)
    a24c:	3c000315 	stw	r16,12(r7)
    a250:	2005d0ba 	srai	r2,r4,2
    a254:	01400044 	movi	r5,1
    a258:	288a983a 	sll	r5,r5,r2
    a25c:	19406f36 	bltu	r3,r5,a41c <_malloc_r+0x324>
    a260:	28c4703a 	and	r2,r5,r3
    a264:	10000a1e 	bne	r2,zero,a290 <_malloc_r+0x198>
    a268:	00bfff04 	movi	r2,-4
    a26c:	294b883a 	add	r5,r5,r5
    a270:	2088703a 	and	r4,r4,r2
    a274:	28c4703a 	and	r2,r5,r3
    a278:	21000104 	addi	r4,r4,4
    a27c:	1000041e 	bne	r2,zero,a290 <_malloc_r+0x198>
    a280:	294b883a 	add	r5,r5,r5
    a284:	28c4703a 	and	r2,r5,r3
    a288:	21000104 	addi	r4,r4,4
    a28c:	103ffc26 	beq	r2,zero,a280 <__alt_data_end+0xf000a280>
    a290:	02bfff04 	movi	r10,-4
    a294:	024003c4 	movi	r9,15
    a298:	21800044 	addi	r6,r4,1
    a29c:	318d883a 	add	r6,r6,r6
    a2a0:	318d883a 	add	r6,r6,r6
    a2a4:	318d883a 	add	r6,r6,r6
    a2a8:	998d883a 	add	r6,r19,r6
    a2ac:	333ffe04 	addi	r12,r6,-8
    a2b0:	2017883a 	mov	r11,r4
    a2b4:	31800104 	addi	r6,r6,4
    a2b8:	34000017 	ldw	r16,0(r6)
    a2bc:	31fffd04 	addi	r7,r6,-12
    a2c0:	81c0041e 	bne	r16,r7,a2d4 <_malloc_r+0x1dc>
    a2c4:	0000fb06 	br	a6b4 <_malloc_r+0x5bc>
    a2c8:	1801030e 	bge	r3,zero,a6d8 <_malloc_r+0x5e0>
    a2cc:	84000317 	ldw	r16,12(r16)
    a2d0:	81c0f826 	beq	r16,r7,a6b4 <_malloc_r+0x5bc>
    a2d4:	80800117 	ldw	r2,4(r16)
    a2d8:	1284703a 	and	r2,r2,r10
    a2dc:	1447c83a 	sub	r3,r2,r17
    a2e0:	48fff90e 	bge	r9,r3,a2c8 <__alt_data_end+0xf000a2c8>
    a2e4:	80800317 	ldw	r2,12(r16)
    a2e8:	81000217 	ldw	r4,8(r16)
    a2ec:	89400054 	ori	r5,r17,1
    a2f0:	81400115 	stw	r5,4(r16)
    a2f4:	20800315 	stw	r2,12(r4)
    a2f8:	11000215 	stw	r4,8(r2)
    a2fc:	8463883a 	add	r17,r16,r17
    a300:	9c400515 	stw	r17,20(r19)
    a304:	9c400415 	stw	r17,16(r19)
    a308:	18800054 	ori	r2,r3,1
    a30c:	88800115 	stw	r2,4(r17)
    a310:	8a000315 	stw	r8,12(r17)
    a314:	8a000215 	stw	r8,8(r17)
    a318:	88e3883a 	add	r17,r17,r3
    a31c:	88c00015 	stw	r3,0(r17)
    a320:	9009883a 	mov	r4,r18
    a324:	0011fd40 	call	11fd4 <__malloc_unlock>
    a328:	80800204 	addi	r2,r16,8
    a32c:	00001b06 	br	a39c <_malloc_r+0x2a4>
    a330:	04400404 	movi	r17,16
    a334:	89402536 	bltu	r17,r5,a3cc <_malloc_r+0x2d4>
    a338:	0011fb00 	call	11fb0 <__malloc_lock>
    a33c:	00800184 	movi	r2,6
    a340:	01000084 	movi	r4,2
    a344:	04c20034 	movhi	r19,2048
    a348:	1085883a 	add	r2,r2,r2
    a34c:	9cc2d204 	addi	r19,r19,2888
    a350:	1085883a 	add	r2,r2,r2
    a354:	9885883a 	add	r2,r19,r2
    a358:	14000117 	ldw	r16,4(r2)
    a35c:	10fffe04 	addi	r3,r2,-8
    a360:	80c0d926 	beq	r16,r3,a6c8 <_malloc_r+0x5d0>
    a364:	80c00117 	ldw	r3,4(r16)
    a368:	81000317 	ldw	r4,12(r16)
    a36c:	00bfff04 	movi	r2,-4
    a370:	1884703a 	and	r2,r3,r2
    a374:	81400217 	ldw	r5,8(r16)
    a378:	8085883a 	add	r2,r16,r2
    a37c:	10c00117 	ldw	r3,4(r2)
    a380:	29000315 	stw	r4,12(r5)
    a384:	21400215 	stw	r5,8(r4)
    a388:	18c00054 	ori	r3,r3,1
    a38c:	10c00115 	stw	r3,4(r2)
    a390:	9009883a 	mov	r4,r18
    a394:	0011fd40 	call	11fd4 <__malloc_unlock>
    a398:	80800204 	addi	r2,r16,8
    a39c:	dfc00a17 	ldw	ra,40(sp)
    a3a0:	df000917 	ldw	fp,36(sp)
    a3a4:	ddc00817 	ldw	r23,32(sp)
    a3a8:	dd800717 	ldw	r22,28(sp)
    a3ac:	dd400617 	ldw	r21,24(sp)
    a3b0:	dd000517 	ldw	r20,20(sp)
    a3b4:	dcc00417 	ldw	r19,16(sp)
    a3b8:	dc800317 	ldw	r18,12(sp)
    a3bc:	dc400217 	ldw	r17,8(sp)
    a3c0:	dc000117 	ldw	r16,4(sp)
    a3c4:	dec00b04 	addi	sp,sp,44
    a3c8:	f800283a 	ret
    a3cc:	00800304 	movi	r2,12
    a3d0:	90800015 	stw	r2,0(r18)
    a3d4:	0005883a 	mov	r2,zero
    a3d8:	003ff006 	br	a39c <__alt_data_end+0xf000a39c>
    a3dc:	01002004 	movi	r4,128
    a3e0:	02001004 	movi	r8,64
    a3e4:	01c00fc4 	movi	r7,63
    a3e8:	003f6106 	br	a170 <__alt_data_end+0xf000a170>
    a3ec:	4009883a 	mov	r4,r8
    a3f0:	003f7506 	br	a1c8 <__alt_data_end+0xf000a1c8>
    a3f4:	81000317 	ldw	r4,12(r16)
    a3f8:	003fde06 	br	a374 <__alt_data_end+0xf000a374>
    a3fc:	81c5883a 	add	r2,r16,r7
    a400:	11400117 	ldw	r5,4(r2)
    a404:	9009883a 	mov	r4,r18
    a408:	29400054 	ori	r5,r5,1
    a40c:	11400115 	stw	r5,4(r2)
    a410:	0011fd40 	call	11fd4 <__malloc_unlock>
    a414:	80800204 	addi	r2,r16,8
    a418:	003fe006 	br	a39c <__alt_data_end+0xf000a39c>
    a41c:	9c000217 	ldw	r16,8(r19)
    a420:	00bfff04 	movi	r2,-4
    a424:	85800117 	ldw	r22,4(r16)
    a428:	b0ac703a 	and	r22,r22,r2
    a42c:	b4400336 	bltu	r22,r17,a43c <_malloc_r+0x344>
    a430:	b445c83a 	sub	r2,r22,r17
    a434:	00c003c4 	movi	r3,15
    a438:	18805d16 	blt	r3,r2,a5b0 <_malloc_r+0x4b8>
    a43c:	05c20034 	movhi	r23,2048
    a440:	00820034 	movhi	r2,2048
    a444:	10897504 	addi	r2,r2,9684
    a448:	bdc94204 	addi	r23,r23,9480
    a44c:	15400017 	ldw	r21,0(r2)
    a450:	b8c00017 	ldw	r3,0(r23)
    a454:	00bfffc4 	movi	r2,-1
    a458:	858d883a 	add	r6,r16,r22
    a45c:	8d6b883a 	add	r21,r17,r21
    a460:	1880ea26 	beq	r3,r2,a80c <_malloc_r+0x714>
    a464:	ad4403c4 	addi	r21,r21,4111
    a468:	00bc0004 	movi	r2,-4096
    a46c:	a8aa703a 	and	r21,r21,r2
    a470:	a80b883a 	mov	r5,r21
    a474:	9009883a 	mov	r4,r18
    a478:	d9800015 	stw	r6,0(sp)
    a47c:	000ba580 	call	ba58 <_sbrk_r>
    a480:	1029883a 	mov	r20,r2
    a484:	00bfffc4 	movi	r2,-1
    a488:	d9800017 	ldw	r6,0(sp)
    a48c:	a080e826 	beq	r20,r2,a830 <_malloc_r+0x738>
    a490:	a180a636 	bltu	r20,r6,a72c <_malloc_r+0x634>
    a494:	07020234 	movhi	fp,2056
    a498:	e73df004 	addi	fp,fp,-2112
    a49c:	e0800017 	ldw	r2,0(fp)
    a4a0:	a887883a 	add	r3,r21,r2
    a4a4:	e0c00015 	stw	r3,0(fp)
    a4a8:	3500e626 	beq	r6,r20,a844 <_malloc_r+0x74c>
    a4ac:	b9000017 	ldw	r4,0(r23)
    a4b0:	00bfffc4 	movi	r2,-1
    a4b4:	2080ee26 	beq	r4,r2,a870 <_malloc_r+0x778>
    a4b8:	a185c83a 	sub	r2,r20,r6
    a4bc:	10c5883a 	add	r2,r2,r3
    a4c0:	e0800015 	stw	r2,0(fp)
    a4c4:	a0c001cc 	andi	r3,r20,7
    a4c8:	1800bc26 	beq	r3,zero,a7bc <_malloc_r+0x6c4>
    a4cc:	a0e9c83a 	sub	r20,r20,r3
    a4d0:	00840204 	movi	r2,4104
    a4d4:	a5000204 	addi	r20,r20,8
    a4d8:	10c7c83a 	sub	r3,r2,r3
    a4dc:	a545883a 	add	r2,r20,r21
    a4e0:	1083ffcc 	andi	r2,r2,4095
    a4e4:	18abc83a 	sub	r21,r3,r2
    a4e8:	a80b883a 	mov	r5,r21
    a4ec:	9009883a 	mov	r4,r18
    a4f0:	000ba580 	call	ba58 <_sbrk_r>
    a4f4:	00ffffc4 	movi	r3,-1
    a4f8:	10c0e126 	beq	r2,r3,a880 <_malloc_r+0x788>
    a4fc:	1505c83a 	sub	r2,r2,r20
    a500:	1545883a 	add	r2,r2,r21
    a504:	10800054 	ori	r2,r2,1
    a508:	e0c00017 	ldw	r3,0(fp)
    a50c:	9d000215 	stw	r20,8(r19)
    a510:	a0800115 	stw	r2,4(r20)
    a514:	a8c7883a 	add	r3,r21,r3
    a518:	e0c00015 	stw	r3,0(fp)
    a51c:	84c00e26 	beq	r16,r19,a558 <_malloc_r+0x460>
    a520:	018003c4 	movi	r6,15
    a524:	3580a72e 	bgeu	r6,r22,a7c4 <_malloc_r+0x6cc>
    a528:	81400117 	ldw	r5,4(r16)
    a52c:	013ffe04 	movi	r4,-8
    a530:	b0bffd04 	addi	r2,r22,-12
    a534:	1104703a 	and	r2,r2,r4
    a538:	2900004c 	andi	r4,r5,1
    a53c:	2088b03a 	or	r4,r4,r2
    a540:	81000115 	stw	r4,4(r16)
    a544:	01400144 	movi	r5,5
    a548:	8089883a 	add	r4,r16,r2
    a54c:	21400115 	stw	r5,4(r4)
    a550:	21400215 	stw	r5,8(r4)
    a554:	3080cd36 	bltu	r6,r2,a88c <_malloc_r+0x794>
    a558:	00820034 	movhi	r2,2048
    a55c:	10897404 	addi	r2,r2,9680
    a560:	11000017 	ldw	r4,0(r2)
    a564:	20c0012e 	bgeu	r4,r3,a56c <_malloc_r+0x474>
    a568:	10c00015 	stw	r3,0(r2)
    a56c:	00820034 	movhi	r2,2048
    a570:	10897304 	addi	r2,r2,9676
    a574:	11000017 	ldw	r4,0(r2)
    a578:	9c000217 	ldw	r16,8(r19)
    a57c:	20c0012e 	bgeu	r4,r3,a584 <_malloc_r+0x48c>
    a580:	10c00015 	stw	r3,0(r2)
    a584:	80c00117 	ldw	r3,4(r16)
    a588:	00bfff04 	movi	r2,-4
    a58c:	1886703a 	and	r3,r3,r2
    a590:	1c45c83a 	sub	r2,r3,r17
    a594:	1c400236 	bltu	r3,r17,a5a0 <_malloc_r+0x4a8>
    a598:	00c003c4 	movi	r3,15
    a59c:	18800416 	blt	r3,r2,a5b0 <_malloc_r+0x4b8>
    a5a0:	9009883a 	mov	r4,r18
    a5a4:	0011fd40 	call	11fd4 <__malloc_unlock>
    a5a8:	0005883a 	mov	r2,zero
    a5ac:	003f7b06 	br	a39c <__alt_data_end+0xf000a39c>
    a5b0:	88c00054 	ori	r3,r17,1
    a5b4:	80c00115 	stw	r3,4(r16)
    a5b8:	8463883a 	add	r17,r16,r17
    a5bc:	10800054 	ori	r2,r2,1
    a5c0:	9c400215 	stw	r17,8(r19)
    a5c4:	88800115 	stw	r2,4(r17)
    a5c8:	9009883a 	mov	r4,r18
    a5cc:	0011fd40 	call	11fd4 <__malloc_unlock>
    a5d0:	80800204 	addi	r2,r16,8
    a5d4:	003f7106 	br	a39c <__alt_data_end+0xf000a39c>
    a5d8:	00c00504 	movi	r3,20
    a5dc:	18804a2e 	bgeu	r3,r2,a708 <_malloc_r+0x610>
    a5e0:	00c01504 	movi	r3,84
    a5e4:	18806e36 	bltu	r3,r2,a7a0 <_malloc_r+0x6a8>
    a5e8:	8804d33a 	srli	r2,r17,12
    a5ec:	12001bc4 	addi	r8,r2,111
    a5f0:	11c01b84 	addi	r7,r2,110
    a5f4:	4209883a 	add	r4,r8,r8
    a5f8:	003edd06 	br	a170 <__alt_data_end+0xf000a170>
    a5fc:	3804d27a 	srli	r2,r7,9
    a600:	00c00104 	movi	r3,4
    a604:	1880442e 	bgeu	r3,r2,a718 <_malloc_r+0x620>
    a608:	00c00504 	movi	r3,20
    a60c:	18808136 	bltu	r3,r2,a814 <_malloc_r+0x71c>
    a610:	11401704 	addi	r5,r2,92
    a614:	10c016c4 	addi	r3,r2,91
    a618:	294b883a 	add	r5,r5,r5
    a61c:	294b883a 	add	r5,r5,r5
    a620:	294b883a 	add	r5,r5,r5
    a624:	994b883a 	add	r5,r19,r5
    a628:	28800017 	ldw	r2,0(r5)
    a62c:	01820034 	movhi	r6,2048
    a630:	297ffe04 	addi	r5,r5,-8
    a634:	3182d204 	addi	r6,r6,2888
    a638:	28806526 	beq	r5,r2,a7d0 <_malloc_r+0x6d8>
    a63c:	01bfff04 	movi	r6,-4
    a640:	10c00117 	ldw	r3,4(r2)
    a644:	1986703a 	and	r3,r3,r6
    a648:	38c0022e 	bgeu	r7,r3,a654 <_malloc_r+0x55c>
    a64c:	10800217 	ldw	r2,8(r2)
    a650:	28bffb1e 	bne	r5,r2,a640 <__alt_data_end+0xf000a640>
    a654:	11400317 	ldw	r5,12(r2)
    a658:	98c00117 	ldw	r3,4(r19)
    a65c:	81400315 	stw	r5,12(r16)
    a660:	80800215 	stw	r2,8(r16)
    a664:	2c000215 	stw	r16,8(r5)
    a668:	14000315 	stw	r16,12(r2)
    a66c:	003ef806 	br	a250 <__alt_data_end+0xf000a250>
    a670:	88c00054 	ori	r3,r17,1
    a674:	80c00115 	stw	r3,4(r16)
    a678:	8463883a 	add	r17,r16,r17
    a67c:	34400515 	stw	r17,20(r6)
    a680:	34400415 	stw	r17,16(r6)
    a684:	10c00054 	ori	r3,r2,1
    a688:	8a000315 	stw	r8,12(r17)
    a68c:	8a000215 	stw	r8,8(r17)
    a690:	88c00115 	stw	r3,4(r17)
    a694:	88a3883a 	add	r17,r17,r2
    a698:	88800015 	stw	r2,0(r17)
    a69c:	9009883a 	mov	r4,r18
    a6a0:	0011fd40 	call	11fd4 <__malloc_unlock>
    a6a4:	80800204 	addi	r2,r16,8
    a6a8:	003f3c06 	br	a39c <__alt_data_end+0xf000a39c>
    a6ac:	30c00117 	ldw	r3,4(r6)
    a6b0:	003ee706 	br	a250 <__alt_data_end+0xf000a250>
    a6b4:	5ac00044 	addi	r11,r11,1
    a6b8:	588000cc 	andi	r2,r11,3
    a6bc:	31800204 	addi	r6,r6,8
    a6c0:	103efd1e 	bne	r2,zero,a2b8 <__alt_data_end+0xf000a2b8>
    a6c4:	00002406 	br	a758 <_malloc_r+0x660>
    a6c8:	14000317 	ldw	r16,12(r2)
    a6cc:	143f251e 	bne	r2,r16,a364 <__alt_data_end+0xf000a364>
    a6d0:	21000084 	addi	r4,r4,2
    a6d4:	003ebc06 	br	a1c8 <__alt_data_end+0xf000a1c8>
    a6d8:	8085883a 	add	r2,r16,r2
    a6dc:	10c00117 	ldw	r3,4(r2)
    a6e0:	81000317 	ldw	r4,12(r16)
    a6e4:	81400217 	ldw	r5,8(r16)
    a6e8:	18c00054 	ori	r3,r3,1
    a6ec:	10c00115 	stw	r3,4(r2)
    a6f0:	29000315 	stw	r4,12(r5)
    a6f4:	21400215 	stw	r5,8(r4)
    a6f8:	9009883a 	mov	r4,r18
    a6fc:	0011fd40 	call	11fd4 <__malloc_unlock>
    a700:	80800204 	addi	r2,r16,8
    a704:	003f2506 	br	a39c <__alt_data_end+0xf000a39c>
    a708:	12001704 	addi	r8,r2,92
    a70c:	11c016c4 	addi	r7,r2,91
    a710:	4209883a 	add	r4,r8,r8
    a714:	003e9606 	br	a170 <__alt_data_end+0xf000a170>
    a718:	3804d1ba 	srli	r2,r7,6
    a71c:	11400e44 	addi	r5,r2,57
    a720:	10c00e04 	addi	r3,r2,56
    a724:	294b883a 	add	r5,r5,r5
    a728:	003fbc06 	br	a61c <__alt_data_end+0xf000a61c>
    a72c:	84ff5926 	beq	r16,r19,a494 <__alt_data_end+0xf000a494>
    a730:	00820034 	movhi	r2,2048
    a734:	1082d204 	addi	r2,r2,2888
    a738:	14000217 	ldw	r16,8(r2)
    a73c:	00bfff04 	movi	r2,-4
    a740:	80c00117 	ldw	r3,4(r16)
    a744:	1886703a 	and	r3,r3,r2
    a748:	003f9106 	br	a590 <__alt_data_end+0xf000a590>
    a74c:	60800217 	ldw	r2,8(r12)
    a750:	213fffc4 	addi	r4,r4,-1
    a754:	1300651e 	bne	r2,r12,a8ec <_malloc_r+0x7f4>
    a758:	208000cc 	andi	r2,r4,3
    a75c:	633ffe04 	addi	r12,r12,-8
    a760:	103ffa1e 	bne	r2,zero,a74c <__alt_data_end+0xf000a74c>
    a764:	98800117 	ldw	r2,4(r19)
    a768:	0146303a 	nor	r3,zero,r5
    a76c:	1884703a 	and	r2,r3,r2
    a770:	98800115 	stw	r2,4(r19)
    a774:	294b883a 	add	r5,r5,r5
    a778:	117f2836 	bltu	r2,r5,a41c <__alt_data_end+0xf000a41c>
    a77c:	283f2726 	beq	r5,zero,a41c <__alt_data_end+0xf000a41c>
    a780:	2886703a 	and	r3,r5,r2
    a784:	5809883a 	mov	r4,r11
    a788:	183ec31e 	bne	r3,zero,a298 <__alt_data_end+0xf000a298>
    a78c:	294b883a 	add	r5,r5,r5
    a790:	2886703a 	and	r3,r5,r2
    a794:	21000104 	addi	r4,r4,4
    a798:	183ffc26 	beq	r3,zero,a78c <__alt_data_end+0xf000a78c>
    a79c:	003ebe06 	br	a298 <__alt_data_end+0xf000a298>
    a7a0:	00c05504 	movi	r3,340
    a7a4:	18801236 	bltu	r3,r2,a7f0 <_malloc_r+0x6f8>
    a7a8:	8804d3fa 	srli	r2,r17,15
    a7ac:	12001e04 	addi	r8,r2,120
    a7b0:	11c01dc4 	addi	r7,r2,119
    a7b4:	4209883a 	add	r4,r8,r8
    a7b8:	003e6d06 	br	a170 <__alt_data_end+0xf000a170>
    a7bc:	00c40004 	movi	r3,4096
    a7c0:	003f4606 	br	a4dc <__alt_data_end+0xf000a4dc>
    a7c4:	00800044 	movi	r2,1
    a7c8:	a0800115 	stw	r2,4(r20)
    a7cc:	003f7406 	br	a5a0 <__alt_data_end+0xf000a5a0>
    a7d0:	1805d0ba 	srai	r2,r3,2
    a7d4:	01c00044 	movi	r7,1
    a7d8:	30c00117 	ldw	r3,4(r6)
    a7dc:	388e983a 	sll	r7,r7,r2
    a7e0:	2805883a 	mov	r2,r5
    a7e4:	38c6b03a 	or	r3,r7,r3
    a7e8:	30c00115 	stw	r3,4(r6)
    a7ec:	003f9b06 	br	a65c <__alt_data_end+0xf000a65c>
    a7f0:	00c15504 	movi	r3,1364
    a7f4:	18801a36 	bltu	r3,r2,a860 <_malloc_r+0x768>
    a7f8:	8804d4ba 	srli	r2,r17,18
    a7fc:	12001f44 	addi	r8,r2,125
    a800:	11c01f04 	addi	r7,r2,124
    a804:	4209883a 	add	r4,r8,r8
    a808:	003e5906 	br	a170 <__alt_data_end+0xf000a170>
    a80c:	ad400404 	addi	r21,r21,16
    a810:	003f1706 	br	a470 <__alt_data_end+0xf000a470>
    a814:	00c01504 	movi	r3,84
    a818:	18802336 	bltu	r3,r2,a8a8 <_malloc_r+0x7b0>
    a81c:	3804d33a 	srli	r2,r7,12
    a820:	11401bc4 	addi	r5,r2,111
    a824:	10c01b84 	addi	r3,r2,110
    a828:	294b883a 	add	r5,r5,r5
    a82c:	003f7b06 	br	a61c <__alt_data_end+0xf000a61c>
    a830:	9c000217 	ldw	r16,8(r19)
    a834:	00bfff04 	movi	r2,-4
    a838:	80c00117 	ldw	r3,4(r16)
    a83c:	1886703a 	and	r3,r3,r2
    a840:	003f5306 	br	a590 <__alt_data_end+0xf000a590>
    a844:	3083ffcc 	andi	r2,r6,4095
    a848:	103f181e 	bne	r2,zero,a4ac <__alt_data_end+0xf000a4ac>
    a84c:	99000217 	ldw	r4,8(r19)
    a850:	b545883a 	add	r2,r22,r21
    a854:	10800054 	ori	r2,r2,1
    a858:	20800115 	stw	r2,4(r4)
    a85c:	003f3e06 	br	a558 <__alt_data_end+0xf000a558>
    a860:	01003f84 	movi	r4,254
    a864:	02001fc4 	movi	r8,127
    a868:	01c01f84 	movi	r7,126
    a86c:	003e4006 	br	a170 <__alt_data_end+0xf000a170>
    a870:	00820034 	movhi	r2,2048
    a874:	10894204 	addi	r2,r2,9480
    a878:	15000015 	stw	r20,0(r2)
    a87c:	003f1106 	br	a4c4 <__alt_data_end+0xf000a4c4>
    a880:	00800044 	movi	r2,1
    a884:	002b883a 	mov	r21,zero
    a888:	003f1f06 	br	a508 <__alt_data_end+0xf000a508>
    a88c:	81400204 	addi	r5,r16,8
    a890:	9009883a 	mov	r4,r18
    a894:	00099c80 	call	99c8 <_free_r>
    a898:	00820234 	movhi	r2,2056
    a89c:	10bdf004 	addi	r2,r2,-2112
    a8a0:	10c00017 	ldw	r3,0(r2)
    a8a4:	003f2c06 	br	a558 <__alt_data_end+0xf000a558>
    a8a8:	00c05504 	movi	r3,340
    a8ac:	18800536 	bltu	r3,r2,a8c4 <_malloc_r+0x7cc>
    a8b0:	3804d3fa 	srli	r2,r7,15
    a8b4:	11401e04 	addi	r5,r2,120
    a8b8:	10c01dc4 	addi	r3,r2,119
    a8bc:	294b883a 	add	r5,r5,r5
    a8c0:	003f5606 	br	a61c <__alt_data_end+0xf000a61c>
    a8c4:	00c15504 	movi	r3,1364
    a8c8:	18800536 	bltu	r3,r2,a8e0 <_malloc_r+0x7e8>
    a8cc:	3804d4ba 	srli	r2,r7,18
    a8d0:	11401f44 	addi	r5,r2,125
    a8d4:	10c01f04 	addi	r3,r2,124
    a8d8:	294b883a 	add	r5,r5,r5
    a8dc:	003f4f06 	br	a61c <__alt_data_end+0xf000a61c>
    a8e0:	01403f84 	movi	r5,254
    a8e4:	00c01f84 	movi	r3,126
    a8e8:	003f4c06 	br	a61c <__alt_data_end+0xf000a61c>
    a8ec:	98800117 	ldw	r2,4(r19)
    a8f0:	003fa006 	br	a774 <__alt_data_end+0xf000a774>
    a8f4:	8808d0fa 	srli	r4,r17,3
    a8f8:	20800044 	addi	r2,r4,1
    a8fc:	1085883a 	add	r2,r2,r2
    a900:	003e9006 	br	a344 <__alt_data_end+0xf000a344>

0000a904 <memchr>:
    a904:	208000cc 	andi	r2,r4,3
    a908:	280f883a 	mov	r7,r5
    a90c:	10003426 	beq	r2,zero,a9e0 <memchr+0xdc>
    a910:	30bfffc4 	addi	r2,r6,-1
    a914:	30001a26 	beq	r6,zero,a980 <memchr+0x7c>
    a918:	20c00003 	ldbu	r3,0(r4)
    a91c:	29803fcc 	andi	r6,r5,255
    a920:	30c0051e 	bne	r6,r3,a938 <memchr+0x34>
    a924:	00001806 	br	a988 <memchr+0x84>
    a928:	10001526 	beq	r2,zero,a980 <memchr+0x7c>
    a92c:	20c00003 	ldbu	r3,0(r4)
    a930:	10bfffc4 	addi	r2,r2,-1
    a934:	30c01426 	beq	r6,r3,a988 <memchr+0x84>
    a938:	21000044 	addi	r4,r4,1
    a93c:	20c000cc 	andi	r3,r4,3
    a940:	183ff91e 	bne	r3,zero,a928 <__alt_data_end+0xf000a928>
    a944:	020000c4 	movi	r8,3
    a948:	40801136 	bltu	r8,r2,a990 <memchr+0x8c>
    a94c:	10000c26 	beq	r2,zero,a980 <memchr+0x7c>
    a950:	20c00003 	ldbu	r3,0(r4)
    a954:	29403fcc 	andi	r5,r5,255
    a958:	28c00b26 	beq	r5,r3,a988 <memchr+0x84>
    a95c:	20c00044 	addi	r3,r4,1
    a960:	39803fcc 	andi	r6,r7,255
    a964:	2089883a 	add	r4,r4,r2
    a968:	00000306 	br	a978 <memchr+0x74>
    a96c:	18c00044 	addi	r3,r3,1
    a970:	197fffc3 	ldbu	r5,-1(r3)
    a974:	31400526 	beq	r6,r5,a98c <memchr+0x88>
    a978:	1805883a 	mov	r2,r3
    a97c:	20fffb1e 	bne	r4,r3,a96c <__alt_data_end+0xf000a96c>
    a980:	0005883a 	mov	r2,zero
    a984:	f800283a 	ret
    a988:	2005883a 	mov	r2,r4
    a98c:	f800283a 	ret
    a990:	28c03fcc 	andi	r3,r5,255
    a994:	1812923a 	slli	r9,r3,8
    a998:	02ffbff4 	movhi	r11,65279
    a99c:	02a02074 	movhi	r10,32897
    a9a0:	48d2b03a 	or	r9,r9,r3
    a9a4:	4806943a 	slli	r3,r9,16
    a9a8:	5affbfc4 	addi	r11,r11,-257
    a9ac:	52a02004 	addi	r10,r10,-32640
    a9b0:	48d2b03a 	or	r9,r9,r3
    a9b4:	20c00017 	ldw	r3,0(r4)
    a9b8:	48c6f03a 	xor	r3,r9,r3
    a9bc:	1acd883a 	add	r6,r3,r11
    a9c0:	00c6303a 	nor	r3,zero,r3
    a9c4:	30c6703a 	and	r3,r6,r3
    a9c8:	1a86703a 	and	r3,r3,r10
    a9cc:	183fe01e 	bne	r3,zero,a950 <__alt_data_end+0xf000a950>
    a9d0:	10bfff04 	addi	r2,r2,-4
    a9d4:	21000104 	addi	r4,r4,4
    a9d8:	40bff636 	bltu	r8,r2,a9b4 <__alt_data_end+0xf000a9b4>
    a9dc:	003fdb06 	br	a94c <__alt_data_end+0xf000a94c>
    a9e0:	3005883a 	mov	r2,r6
    a9e4:	003fd706 	br	a944 <__alt_data_end+0xf000a944>

0000a9e8 <_Balloc>:
    a9e8:	20801317 	ldw	r2,76(r4)
    a9ec:	defffc04 	addi	sp,sp,-16
    a9f0:	dc400115 	stw	r17,4(sp)
    a9f4:	dc000015 	stw	r16,0(sp)
    a9f8:	dfc00315 	stw	ra,12(sp)
    a9fc:	dc800215 	stw	r18,8(sp)
    aa00:	2023883a 	mov	r17,r4
    aa04:	2821883a 	mov	r16,r5
    aa08:	10000f26 	beq	r2,zero,aa48 <_Balloc+0x60>
    aa0c:	8407883a 	add	r3,r16,r16
    aa10:	18c7883a 	add	r3,r3,r3
    aa14:	10c7883a 	add	r3,r2,r3
    aa18:	18800017 	ldw	r2,0(r3)
    aa1c:	10001126 	beq	r2,zero,aa64 <_Balloc+0x7c>
    aa20:	11000017 	ldw	r4,0(r2)
    aa24:	19000015 	stw	r4,0(r3)
    aa28:	10000415 	stw	zero,16(r2)
    aa2c:	10000315 	stw	zero,12(r2)
    aa30:	dfc00317 	ldw	ra,12(sp)
    aa34:	dc800217 	ldw	r18,8(sp)
    aa38:	dc400117 	ldw	r17,4(sp)
    aa3c:	dc000017 	ldw	r16,0(sp)
    aa40:	dec00404 	addi	sp,sp,16
    aa44:	f800283a 	ret
    aa48:	01800844 	movi	r6,33
    aa4c:	01400104 	movi	r5,4
    aa50:	000d4580 	call	d458 <_calloc_r>
    aa54:	88801315 	stw	r2,76(r17)
    aa58:	103fec1e 	bne	r2,zero,aa0c <__alt_data_end+0xf000aa0c>
    aa5c:	0005883a 	mov	r2,zero
    aa60:	003ff306 	br	aa30 <__alt_data_end+0xf000aa30>
    aa64:	01400044 	movi	r5,1
    aa68:	2c24983a 	sll	r18,r5,r16
    aa6c:	8809883a 	mov	r4,r17
    aa70:	91800144 	addi	r6,r18,5
    aa74:	318d883a 	add	r6,r6,r6
    aa78:	318d883a 	add	r6,r6,r6
    aa7c:	000d4580 	call	d458 <_calloc_r>
    aa80:	103ff626 	beq	r2,zero,aa5c <__alt_data_end+0xf000aa5c>
    aa84:	14000115 	stw	r16,4(r2)
    aa88:	14800215 	stw	r18,8(r2)
    aa8c:	003fe606 	br	aa28 <__alt_data_end+0xf000aa28>

0000aa90 <_Bfree>:
    aa90:	28000826 	beq	r5,zero,aab4 <_Bfree+0x24>
    aa94:	28c00117 	ldw	r3,4(r5)
    aa98:	20801317 	ldw	r2,76(r4)
    aa9c:	18c7883a 	add	r3,r3,r3
    aaa0:	18c7883a 	add	r3,r3,r3
    aaa4:	10c5883a 	add	r2,r2,r3
    aaa8:	10c00017 	ldw	r3,0(r2)
    aaac:	28c00015 	stw	r3,0(r5)
    aab0:	11400015 	stw	r5,0(r2)
    aab4:	f800283a 	ret

0000aab8 <__multadd>:
    aab8:	defffa04 	addi	sp,sp,-24
    aabc:	dc800315 	stw	r18,12(sp)
    aac0:	dc400215 	stw	r17,8(sp)
    aac4:	dc000115 	stw	r16,4(sp)
    aac8:	2823883a 	mov	r17,r5
    aacc:	2c000417 	ldw	r16,16(r5)
    aad0:	dfc00515 	stw	ra,20(sp)
    aad4:	dcc00415 	stw	r19,16(sp)
    aad8:	2025883a 	mov	r18,r4
    aadc:	29400504 	addi	r5,r5,20
    aae0:	0011883a 	mov	r8,zero
    aae4:	28c00017 	ldw	r3,0(r5)
    aae8:	29400104 	addi	r5,r5,4
    aaec:	42000044 	addi	r8,r8,1
    aaf0:	18bfffcc 	andi	r2,r3,65535
    aaf4:	1185383a 	mul	r2,r2,r6
    aaf8:	1806d43a 	srli	r3,r3,16
    aafc:	11cf883a 	add	r7,r2,r7
    ab00:	3808d43a 	srli	r4,r7,16
    ab04:	1987383a 	mul	r3,r3,r6
    ab08:	38bfffcc 	andi	r2,r7,65535
    ab0c:	1907883a 	add	r3,r3,r4
    ab10:	1808943a 	slli	r4,r3,16
    ab14:	180ed43a 	srli	r7,r3,16
    ab18:	2085883a 	add	r2,r4,r2
    ab1c:	28bfff15 	stw	r2,-4(r5)
    ab20:	443ff016 	blt	r8,r16,aae4 <__alt_data_end+0xf000aae4>
    ab24:	38000926 	beq	r7,zero,ab4c <__multadd+0x94>
    ab28:	88800217 	ldw	r2,8(r17)
    ab2c:	80800f0e 	bge	r16,r2,ab6c <__multadd+0xb4>
    ab30:	80800144 	addi	r2,r16,5
    ab34:	1085883a 	add	r2,r2,r2
    ab38:	1085883a 	add	r2,r2,r2
    ab3c:	8885883a 	add	r2,r17,r2
    ab40:	11c00015 	stw	r7,0(r2)
    ab44:	84000044 	addi	r16,r16,1
    ab48:	8c000415 	stw	r16,16(r17)
    ab4c:	8805883a 	mov	r2,r17
    ab50:	dfc00517 	ldw	ra,20(sp)
    ab54:	dcc00417 	ldw	r19,16(sp)
    ab58:	dc800317 	ldw	r18,12(sp)
    ab5c:	dc400217 	ldw	r17,8(sp)
    ab60:	dc000117 	ldw	r16,4(sp)
    ab64:	dec00604 	addi	sp,sp,24
    ab68:	f800283a 	ret
    ab6c:	89400117 	ldw	r5,4(r17)
    ab70:	9009883a 	mov	r4,r18
    ab74:	d9c00015 	stw	r7,0(sp)
    ab78:	29400044 	addi	r5,r5,1
    ab7c:	000a9e80 	call	a9e8 <_Balloc>
    ab80:	89800417 	ldw	r6,16(r17)
    ab84:	89400304 	addi	r5,r17,12
    ab88:	11000304 	addi	r4,r2,12
    ab8c:	31800084 	addi	r6,r6,2
    ab90:	318d883a 	add	r6,r6,r6
    ab94:	318d883a 	add	r6,r6,r6
    ab98:	1027883a 	mov	r19,r2
    ab9c:	00052d40 	call	52d4 <memcpy>
    aba0:	d9c00017 	ldw	r7,0(sp)
    aba4:	88000a26 	beq	r17,zero,abd0 <__multadd+0x118>
    aba8:	88c00117 	ldw	r3,4(r17)
    abac:	90801317 	ldw	r2,76(r18)
    abb0:	18c7883a 	add	r3,r3,r3
    abb4:	18c7883a 	add	r3,r3,r3
    abb8:	10c5883a 	add	r2,r2,r3
    abbc:	10c00017 	ldw	r3,0(r2)
    abc0:	88c00015 	stw	r3,0(r17)
    abc4:	14400015 	stw	r17,0(r2)
    abc8:	9823883a 	mov	r17,r19
    abcc:	003fd806 	br	ab30 <__alt_data_end+0xf000ab30>
    abd0:	9823883a 	mov	r17,r19
    abd4:	003fd606 	br	ab30 <__alt_data_end+0xf000ab30>

0000abd8 <__s2b>:
    abd8:	defff904 	addi	sp,sp,-28
    abdc:	dc400115 	stw	r17,4(sp)
    abe0:	dc000015 	stw	r16,0(sp)
    abe4:	2023883a 	mov	r17,r4
    abe8:	2821883a 	mov	r16,r5
    abec:	39000204 	addi	r4,r7,8
    abf0:	01400244 	movi	r5,9
    abf4:	dcc00315 	stw	r19,12(sp)
    abf8:	dc800215 	stw	r18,8(sp)
    abfc:	dfc00615 	stw	ra,24(sp)
    ac00:	dd400515 	stw	r21,20(sp)
    ac04:	dd000415 	stw	r20,16(sp)
    ac08:	3825883a 	mov	r18,r7
    ac0c:	3027883a 	mov	r19,r6
    ac10:	000f3040 	call	f304 <__divsi3>
    ac14:	00c00044 	movi	r3,1
    ac18:	000b883a 	mov	r5,zero
    ac1c:	1880030e 	bge	r3,r2,ac2c <__s2b+0x54>
    ac20:	18c7883a 	add	r3,r3,r3
    ac24:	29400044 	addi	r5,r5,1
    ac28:	18bffd16 	blt	r3,r2,ac20 <__alt_data_end+0xf000ac20>
    ac2c:	8809883a 	mov	r4,r17
    ac30:	000a9e80 	call	a9e8 <_Balloc>
    ac34:	d8c00717 	ldw	r3,28(sp)
    ac38:	10c00515 	stw	r3,20(r2)
    ac3c:	00c00044 	movi	r3,1
    ac40:	10c00415 	stw	r3,16(r2)
    ac44:	00c00244 	movi	r3,9
    ac48:	1cc0210e 	bge	r3,r19,acd0 <__s2b+0xf8>
    ac4c:	80eb883a 	add	r21,r16,r3
    ac50:	a829883a 	mov	r20,r21
    ac54:	84e1883a 	add	r16,r16,r19
    ac58:	a1c00007 	ldb	r7,0(r20)
    ac5c:	01800284 	movi	r6,10
    ac60:	a5000044 	addi	r20,r20,1
    ac64:	100b883a 	mov	r5,r2
    ac68:	39fff404 	addi	r7,r7,-48
    ac6c:	8809883a 	mov	r4,r17
    ac70:	000aab80 	call	aab8 <__multadd>
    ac74:	a43ff81e 	bne	r20,r16,ac58 <__alt_data_end+0xf000ac58>
    ac78:	ace1883a 	add	r16,r21,r19
    ac7c:	843ffe04 	addi	r16,r16,-8
    ac80:	9c800a0e 	bge	r19,r18,acac <__s2b+0xd4>
    ac84:	94e5c83a 	sub	r18,r18,r19
    ac88:	84a5883a 	add	r18,r16,r18
    ac8c:	81c00007 	ldb	r7,0(r16)
    ac90:	01800284 	movi	r6,10
    ac94:	84000044 	addi	r16,r16,1
    ac98:	100b883a 	mov	r5,r2
    ac9c:	39fff404 	addi	r7,r7,-48
    aca0:	8809883a 	mov	r4,r17
    aca4:	000aab80 	call	aab8 <__multadd>
    aca8:	84bff81e 	bne	r16,r18,ac8c <__alt_data_end+0xf000ac8c>
    acac:	dfc00617 	ldw	ra,24(sp)
    acb0:	dd400517 	ldw	r21,20(sp)
    acb4:	dd000417 	ldw	r20,16(sp)
    acb8:	dcc00317 	ldw	r19,12(sp)
    acbc:	dc800217 	ldw	r18,8(sp)
    acc0:	dc400117 	ldw	r17,4(sp)
    acc4:	dc000017 	ldw	r16,0(sp)
    acc8:	dec00704 	addi	sp,sp,28
    accc:	f800283a 	ret
    acd0:	84000284 	addi	r16,r16,10
    acd4:	1827883a 	mov	r19,r3
    acd8:	003fe906 	br	ac80 <__alt_data_end+0xf000ac80>

0000acdc <__hi0bits>:
    acdc:	20bfffec 	andhi	r2,r4,65535
    ace0:	1000141e 	bne	r2,zero,ad34 <__hi0bits+0x58>
    ace4:	2008943a 	slli	r4,r4,16
    ace8:	00800404 	movi	r2,16
    acec:	20ffc02c 	andhi	r3,r4,65280
    acf0:	1800021e 	bne	r3,zero,acfc <__hi0bits+0x20>
    acf4:	2008923a 	slli	r4,r4,8
    acf8:	10800204 	addi	r2,r2,8
    acfc:	20fc002c 	andhi	r3,r4,61440
    ad00:	1800021e 	bne	r3,zero,ad0c <__hi0bits+0x30>
    ad04:	2008913a 	slli	r4,r4,4
    ad08:	10800104 	addi	r2,r2,4
    ad0c:	20f0002c 	andhi	r3,r4,49152
    ad10:	1800031e 	bne	r3,zero,ad20 <__hi0bits+0x44>
    ad14:	2109883a 	add	r4,r4,r4
    ad18:	10800084 	addi	r2,r2,2
    ad1c:	2109883a 	add	r4,r4,r4
    ad20:	20000316 	blt	r4,zero,ad30 <__hi0bits+0x54>
    ad24:	2110002c 	andhi	r4,r4,16384
    ad28:	2000041e 	bne	r4,zero,ad3c <__hi0bits+0x60>
    ad2c:	00800804 	movi	r2,32
    ad30:	f800283a 	ret
    ad34:	0005883a 	mov	r2,zero
    ad38:	003fec06 	br	acec <__alt_data_end+0xf000acec>
    ad3c:	10800044 	addi	r2,r2,1
    ad40:	f800283a 	ret

0000ad44 <__lo0bits>:
    ad44:	20c00017 	ldw	r3,0(r4)
    ad48:	188001cc 	andi	r2,r3,7
    ad4c:	10000826 	beq	r2,zero,ad70 <__lo0bits+0x2c>
    ad50:	1880004c 	andi	r2,r3,1
    ad54:	1000211e 	bne	r2,zero,addc <__lo0bits+0x98>
    ad58:	1880008c 	andi	r2,r3,2
    ad5c:	1000211e 	bne	r2,zero,ade4 <__lo0bits+0xa0>
    ad60:	1806d0ba 	srli	r3,r3,2
    ad64:	00800084 	movi	r2,2
    ad68:	20c00015 	stw	r3,0(r4)
    ad6c:	f800283a 	ret
    ad70:	18bfffcc 	andi	r2,r3,65535
    ad74:	10001326 	beq	r2,zero,adc4 <__lo0bits+0x80>
    ad78:	0005883a 	mov	r2,zero
    ad7c:	19403fcc 	andi	r5,r3,255
    ad80:	2800021e 	bne	r5,zero,ad8c <__lo0bits+0x48>
    ad84:	1806d23a 	srli	r3,r3,8
    ad88:	10800204 	addi	r2,r2,8
    ad8c:	194003cc 	andi	r5,r3,15
    ad90:	2800021e 	bne	r5,zero,ad9c <__lo0bits+0x58>
    ad94:	1806d13a 	srli	r3,r3,4
    ad98:	10800104 	addi	r2,r2,4
    ad9c:	194000cc 	andi	r5,r3,3
    ada0:	2800021e 	bne	r5,zero,adac <__lo0bits+0x68>
    ada4:	1806d0ba 	srli	r3,r3,2
    ada8:	10800084 	addi	r2,r2,2
    adac:	1940004c 	andi	r5,r3,1
    adb0:	2800081e 	bne	r5,zero,add4 <__lo0bits+0x90>
    adb4:	1806d07a 	srli	r3,r3,1
    adb8:	1800051e 	bne	r3,zero,add0 <__lo0bits+0x8c>
    adbc:	00800804 	movi	r2,32
    adc0:	f800283a 	ret
    adc4:	1806d43a 	srli	r3,r3,16
    adc8:	00800404 	movi	r2,16
    adcc:	003feb06 	br	ad7c <__alt_data_end+0xf000ad7c>
    add0:	10800044 	addi	r2,r2,1
    add4:	20c00015 	stw	r3,0(r4)
    add8:	f800283a 	ret
    addc:	0005883a 	mov	r2,zero
    ade0:	f800283a 	ret
    ade4:	1806d07a 	srli	r3,r3,1
    ade8:	00800044 	movi	r2,1
    adec:	20c00015 	stw	r3,0(r4)
    adf0:	f800283a 	ret

0000adf4 <__i2b>:
    adf4:	defffd04 	addi	sp,sp,-12
    adf8:	dc000015 	stw	r16,0(sp)
    adfc:	04000044 	movi	r16,1
    ae00:	dc400115 	stw	r17,4(sp)
    ae04:	2823883a 	mov	r17,r5
    ae08:	800b883a 	mov	r5,r16
    ae0c:	dfc00215 	stw	ra,8(sp)
    ae10:	000a9e80 	call	a9e8 <_Balloc>
    ae14:	14400515 	stw	r17,20(r2)
    ae18:	14000415 	stw	r16,16(r2)
    ae1c:	dfc00217 	ldw	ra,8(sp)
    ae20:	dc400117 	ldw	r17,4(sp)
    ae24:	dc000017 	ldw	r16,0(sp)
    ae28:	dec00304 	addi	sp,sp,12
    ae2c:	f800283a 	ret

0000ae30 <__multiply>:
    ae30:	defffa04 	addi	sp,sp,-24
    ae34:	dcc00315 	stw	r19,12(sp)
    ae38:	dc800215 	stw	r18,8(sp)
    ae3c:	34c00417 	ldw	r19,16(r6)
    ae40:	2c800417 	ldw	r18,16(r5)
    ae44:	dd000415 	stw	r20,16(sp)
    ae48:	dc400115 	stw	r17,4(sp)
    ae4c:	dfc00515 	stw	ra,20(sp)
    ae50:	dc000015 	stw	r16,0(sp)
    ae54:	2829883a 	mov	r20,r5
    ae58:	3023883a 	mov	r17,r6
    ae5c:	94c0050e 	bge	r18,r19,ae74 <__multiply+0x44>
    ae60:	9007883a 	mov	r3,r18
    ae64:	3029883a 	mov	r20,r6
    ae68:	9825883a 	mov	r18,r19
    ae6c:	2823883a 	mov	r17,r5
    ae70:	1827883a 	mov	r19,r3
    ae74:	a0800217 	ldw	r2,8(r20)
    ae78:	94e1883a 	add	r16,r18,r19
    ae7c:	a1400117 	ldw	r5,4(r20)
    ae80:	1400010e 	bge	r2,r16,ae88 <__multiply+0x58>
    ae84:	29400044 	addi	r5,r5,1
    ae88:	000a9e80 	call	a9e8 <_Balloc>
    ae8c:	8415883a 	add	r10,r16,r16
    ae90:	12c00504 	addi	r11,r2,20
    ae94:	5295883a 	add	r10,r10,r10
    ae98:	5a95883a 	add	r10,r11,r10
    ae9c:	5807883a 	mov	r3,r11
    aea0:	5a80032e 	bgeu	r11,r10,aeb0 <__multiply+0x80>
    aea4:	18000015 	stw	zero,0(r3)
    aea8:	18c00104 	addi	r3,r3,4
    aeac:	1abffd36 	bltu	r3,r10,aea4 <__alt_data_end+0xf000aea4>
    aeb0:	9ce7883a 	add	r19,r19,r19
    aeb4:	94a5883a 	add	r18,r18,r18
    aeb8:	89800504 	addi	r6,r17,20
    aebc:	9ce7883a 	add	r19,r19,r19
    aec0:	a3400504 	addi	r13,r20,20
    aec4:	94a5883a 	add	r18,r18,r18
    aec8:	34d9883a 	add	r12,r6,r19
    aecc:	6c93883a 	add	r9,r13,r18
    aed0:	3300422e 	bgeu	r6,r12,afdc <__multiply+0x1ac>
    aed4:	37c00017 	ldw	ra,0(r6)
    aed8:	fbffffcc 	andi	r15,ra,65535
    aedc:	78001b26 	beq	r15,zero,af4c <__multiply+0x11c>
    aee0:	5811883a 	mov	r8,r11
    aee4:	681d883a 	mov	r14,r13
    aee8:	000f883a 	mov	r7,zero
    aeec:	71000017 	ldw	r4,0(r14)
    aef0:	40c00017 	ldw	r3,0(r8)
    aef4:	73800104 	addi	r14,r14,4
    aef8:	217fffcc 	andi	r5,r4,65535
    aefc:	2bcb383a 	mul	r5,r5,r15
    af00:	2008d43a 	srli	r4,r4,16
    af04:	1c7fffcc 	andi	r17,r3,65535
    af08:	2c4b883a 	add	r5,r5,r17
    af0c:	29cb883a 	add	r5,r5,r7
    af10:	23c9383a 	mul	r4,r4,r15
    af14:	1806d43a 	srli	r3,r3,16
    af18:	280ed43a 	srli	r7,r5,16
    af1c:	297fffcc 	andi	r5,r5,65535
    af20:	20c7883a 	add	r3,r4,r3
    af24:	19c7883a 	add	r3,r3,r7
    af28:	1808943a 	slli	r4,r3,16
    af2c:	4023883a 	mov	r17,r8
    af30:	180ed43a 	srli	r7,r3,16
    af34:	214ab03a 	or	r5,r4,r5
    af38:	41400015 	stw	r5,0(r8)
    af3c:	42000104 	addi	r8,r8,4
    af40:	727fea36 	bltu	r14,r9,aeec <__alt_data_end+0xf000aeec>
    af44:	89c00115 	stw	r7,4(r17)
    af48:	37c00017 	ldw	ra,0(r6)
    af4c:	f83ed43a 	srli	ra,ra,16
    af50:	f8001f26 	beq	ra,zero,afd0 <__multiply+0x1a0>
    af54:	58c00017 	ldw	r3,0(r11)
    af58:	681d883a 	mov	r14,r13
    af5c:	581f883a 	mov	r15,r11
    af60:	1811883a 	mov	r8,r3
    af64:	5825883a 	mov	r18,r11
    af68:	000f883a 	mov	r7,zero
    af6c:	00000106 	br	af74 <__multiply+0x144>
    af70:	8825883a 	mov	r18,r17
    af74:	7140000b 	ldhu	r5,0(r14)
    af78:	4010d43a 	srli	r8,r8,16
    af7c:	193fffcc 	andi	r4,r3,65535
    af80:	2fcb383a 	mul	r5,r5,ra
    af84:	7bc00104 	addi	r15,r15,4
    af88:	73800104 	addi	r14,r14,4
    af8c:	2a0b883a 	add	r5,r5,r8
    af90:	29cb883a 	add	r5,r5,r7
    af94:	2806943a 	slli	r3,r5,16
    af98:	94400104 	addi	r17,r18,4
    af9c:	280ad43a 	srli	r5,r5,16
    afa0:	1908b03a 	or	r4,r3,r4
    afa4:	793fff15 	stw	r4,-4(r15)
    afa8:	70ffff17 	ldw	r3,-4(r14)
    afac:	8a000017 	ldw	r8,0(r17)
    afb0:	1806d43a 	srli	r3,r3,16
    afb4:	413fffcc 	andi	r4,r8,65535
    afb8:	1fc7383a 	mul	r3,r3,ra
    afbc:	1907883a 	add	r3,r3,r4
    afc0:	1947883a 	add	r3,r3,r5
    afc4:	180ed43a 	srli	r7,r3,16
    afc8:	727fe936 	bltu	r14,r9,af70 <__alt_data_end+0xf000af70>
    afcc:	90c00115 	stw	r3,4(r18)
    afd0:	31800104 	addi	r6,r6,4
    afd4:	5ac00104 	addi	r11,r11,4
    afd8:	333fbe36 	bltu	r6,r12,aed4 <__alt_data_end+0xf000aed4>
    afdc:	0400090e 	bge	zero,r16,b004 <__multiply+0x1d4>
    afe0:	50ffff17 	ldw	r3,-4(r10)
    afe4:	52bfff04 	addi	r10,r10,-4
    afe8:	18000326 	beq	r3,zero,aff8 <__multiply+0x1c8>
    afec:	00000506 	br	b004 <__multiply+0x1d4>
    aff0:	50c00017 	ldw	r3,0(r10)
    aff4:	1800031e 	bne	r3,zero,b004 <__multiply+0x1d4>
    aff8:	843fffc4 	addi	r16,r16,-1
    affc:	52bfff04 	addi	r10,r10,-4
    b000:	803ffb1e 	bne	r16,zero,aff0 <__alt_data_end+0xf000aff0>
    b004:	14000415 	stw	r16,16(r2)
    b008:	dfc00517 	ldw	ra,20(sp)
    b00c:	dd000417 	ldw	r20,16(sp)
    b010:	dcc00317 	ldw	r19,12(sp)
    b014:	dc800217 	ldw	r18,8(sp)
    b018:	dc400117 	ldw	r17,4(sp)
    b01c:	dc000017 	ldw	r16,0(sp)
    b020:	dec00604 	addi	sp,sp,24
    b024:	f800283a 	ret

0000b028 <__pow5mult>:
    b028:	defffa04 	addi	sp,sp,-24
    b02c:	dcc00315 	stw	r19,12(sp)
    b030:	dc000015 	stw	r16,0(sp)
    b034:	dfc00515 	stw	ra,20(sp)
    b038:	dd000415 	stw	r20,16(sp)
    b03c:	dc800215 	stw	r18,8(sp)
    b040:	dc400115 	stw	r17,4(sp)
    b044:	308000cc 	andi	r2,r6,3
    b048:	3021883a 	mov	r16,r6
    b04c:	2027883a 	mov	r19,r4
    b050:	10002f1e 	bne	r2,zero,b110 <__pow5mult+0xe8>
    b054:	2825883a 	mov	r18,r5
    b058:	8021d0ba 	srai	r16,r16,2
    b05c:	80001a26 	beq	r16,zero,b0c8 <__pow5mult+0xa0>
    b060:	9c401217 	ldw	r17,72(r19)
    b064:	8800061e 	bne	r17,zero,b080 <__pow5mult+0x58>
    b068:	00003406 	br	b13c <__pow5mult+0x114>
    b06c:	8021d07a 	srai	r16,r16,1
    b070:	80001526 	beq	r16,zero,b0c8 <__pow5mult+0xa0>
    b074:	88800017 	ldw	r2,0(r17)
    b078:	10001c26 	beq	r2,zero,b0ec <__pow5mult+0xc4>
    b07c:	1023883a 	mov	r17,r2
    b080:	8080004c 	andi	r2,r16,1
    b084:	103ff926 	beq	r2,zero,b06c <__alt_data_end+0xf000b06c>
    b088:	880d883a 	mov	r6,r17
    b08c:	900b883a 	mov	r5,r18
    b090:	9809883a 	mov	r4,r19
    b094:	000ae300 	call	ae30 <__multiply>
    b098:	90001b26 	beq	r18,zero,b108 <__pow5mult+0xe0>
    b09c:	91000117 	ldw	r4,4(r18)
    b0a0:	98c01317 	ldw	r3,76(r19)
    b0a4:	8021d07a 	srai	r16,r16,1
    b0a8:	2109883a 	add	r4,r4,r4
    b0ac:	2109883a 	add	r4,r4,r4
    b0b0:	1907883a 	add	r3,r3,r4
    b0b4:	19000017 	ldw	r4,0(r3)
    b0b8:	91000015 	stw	r4,0(r18)
    b0bc:	1c800015 	stw	r18,0(r3)
    b0c0:	1025883a 	mov	r18,r2
    b0c4:	803feb1e 	bne	r16,zero,b074 <__alt_data_end+0xf000b074>
    b0c8:	9005883a 	mov	r2,r18
    b0cc:	dfc00517 	ldw	ra,20(sp)
    b0d0:	dd000417 	ldw	r20,16(sp)
    b0d4:	dcc00317 	ldw	r19,12(sp)
    b0d8:	dc800217 	ldw	r18,8(sp)
    b0dc:	dc400117 	ldw	r17,4(sp)
    b0e0:	dc000017 	ldw	r16,0(sp)
    b0e4:	dec00604 	addi	sp,sp,24
    b0e8:	f800283a 	ret
    b0ec:	880d883a 	mov	r6,r17
    b0f0:	880b883a 	mov	r5,r17
    b0f4:	9809883a 	mov	r4,r19
    b0f8:	000ae300 	call	ae30 <__multiply>
    b0fc:	88800015 	stw	r2,0(r17)
    b100:	10000015 	stw	zero,0(r2)
    b104:	003fdd06 	br	b07c <__alt_data_end+0xf000b07c>
    b108:	1025883a 	mov	r18,r2
    b10c:	003fd706 	br	b06c <__alt_data_end+0xf000b06c>
    b110:	10bfffc4 	addi	r2,r2,-1
    b114:	1085883a 	add	r2,r2,r2
    b118:	00c20034 	movhi	r3,2048
    b11c:	18c04004 	addi	r3,r3,256
    b120:	1085883a 	add	r2,r2,r2
    b124:	1885883a 	add	r2,r3,r2
    b128:	11800017 	ldw	r6,0(r2)
    b12c:	000f883a 	mov	r7,zero
    b130:	000aab80 	call	aab8 <__multadd>
    b134:	1025883a 	mov	r18,r2
    b138:	003fc706 	br	b058 <__alt_data_end+0xf000b058>
    b13c:	05000044 	movi	r20,1
    b140:	a00b883a 	mov	r5,r20
    b144:	9809883a 	mov	r4,r19
    b148:	000a9e80 	call	a9e8 <_Balloc>
    b14c:	1023883a 	mov	r17,r2
    b150:	00809c44 	movi	r2,625
    b154:	88800515 	stw	r2,20(r17)
    b158:	8d000415 	stw	r20,16(r17)
    b15c:	9c401215 	stw	r17,72(r19)
    b160:	88000015 	stw	zero,0(r17)
    b164:	003fc606 	br	b080 <__alt_data_end+0xf000b080>

0000b168 <__lshift>:
    b168:	defff904 	addi	sp,sp,-28
    b16c:	dd400515 	stw	r21,20(sp)
    b170:	dcc00315 	stw	r19,12(sp)
    b174:	302bd17a 	srai	r21,r6,5
    b178:	2cc00417 	ldw	r19,16(r5)
    b17c:	28800217 	ldw	r2,8(r5)
    b180:	dd000415 	stw	r20,16(sp)
    b184:	ace7883a 	add	r19,r21,r19
    b188:	dc800215 	stw	r18,8(sp)
    b18c:	dc400115 	stw	r17,4(sp)
    b190:	dc000015 	stw	r16,0(sp)
    b194:	dfc00615 	stw	ra,24(sp)
    b198:	9c000044 	addi	r16,r19,1
    b19c:	2823883a 	mov	r17,r5
    b1a0:	3029883a 	mov	r20,r6
    b1a4:	2025883a 	mov	r18,r4
    b1a8:	29400117 	ldw	r5,4(r5)
    b1ac:	1400030e 	bge	r2,r16,b1bc <__lshift+0x54>
    b1b0:	1085883a 	add	r2,r2,r2
    b1b4:	29400044 	addi	r5,r5,1
    b1b8:	143ffd16 	blt	r2,r16,b1b0 <__alt_data_end+0xf000b1b0>
    b1bc:	9009883a 	mov	r4,r18
    b1c0:	000a9e80 	call	a9e8 <_Balloc>
    b1c4:	10c00504 	addi	r3,r2,20
    b1c8:	0540070e 	bge	zero,r21,b1e8 <__lshift+0x80>
    b1cc:	ad6b883a 	add	r21,r21,r21
    b1d0:	ad6b883a 	add	r21,r21,r21
    b1d4:	1809883a 	mov	r4,r3
    b1d8:	1d47883a 	add	r3,r3,r21
    b1dc:	20000015 	stw	zero,0(r4)
    b1e0:	21000104 	addi	r4,r4,4
    b1e4:	193ffd1e 	bne	r3,r4,b1dc <__alt_data_end+0xf000b1dc>
    b1e8:	8a000417 	ldw	r8,16(r17)
    b1ec:	89000504 	addi	r4,r17,20
    b1f0:	a18007cc 	andi	r6,r20,31
    b1f4:	4211883a 	add	r8,r8,r8
    b1f8:	4211883a 	add	r8,r8,r8
    b1fc:	2211883a 	add	r8,r4,r8
    b200:	30002326 	beq	r6,zero,b290 <__lshift+0x128>
    b204:	02400804 	movi	r9,32
    b208:	4993c83a 	sub	r9,r9,r6
    b20c:	000b883a 	mov	r5,zero
    b210:	21c00017 	ldw	r7,0(r4)
    b214:	1815883a 	mov	r10,r3
    b218:	18c00104 	addi	r3,r3,4
    b21c:	398e983a 	sll	r7,r7,r6
    b220:	21000104 	addi	r4,r4,4
    b224:	394ab03a 	or	r5,r7,r5
    b228:	197fff15 	stw	r5,-4(r3)
    b22c:	217fff17 	ldw	r5,-4(r4)
    b230:	2a4ad83a 	srl	r5,r5,r9
    b234:	223ff636 	bltu	r4,r8,b210 <__alt_data_end+0xf000b210>
    b238:	51400115 	stw	r5,4(r10)
    b23c:	28001a1e 	bne	r5,zero,b2a8 <__lshift+0x140>
    b240:	843fffc4 	addi	r16,r16,-1
    b244:	14000415 	stw	r16,16(r2)
    b248:	88000826 	beq	r17,zero,b26c <__lshift+0x104>
    b24c:	89000117 	ldw	r4,4(r17)
    b250:	90c01317 	ldw	r3,76(r18)
    b254:	2109883a 	add	r4,r4,r4
    b258:	2109883a 	add	r4,r4,r4
    b25c:	1907883a 	add	r3,r3,r4
    b260:	19000017 	ldw	r4,0(r3)
    b264:	89000015 	stw	r4,0(r17)
    b268:	1c400015 	stw	r17,0(r3)
    b26c:	dfc00617 	ldw	ra,24(sp)
    b270:	dd400517 	ldw	r21,20(sp)
    b274:	dd000417 	ldw	r20,16(sp)
    b278:	dcc00317 	ldw	r19,12(sp)
    b27c:	dc800217 	ldw	r18,8(sp)
    b280:	dc400117 	ldw	r17,4(sp)
    b284:	dc000017 	ldw	r16,0(sp)
    b288:	dec00704 	addi	sp,sp,28
    b28c:	f800283a 	ret
    b290:	21400017 	ldw	r5,0(r4)
    b294:	18c00104 	addi	r3,r3,4
    b298:	21000104 	addi	r4,r4,4
    b29c:	197fff15 	stw	r5,-4(r3)
    b2a0:	223ffb36 	bltu	r4,r8,b290 <__alt_data_end+0xf000b290>
    b2a4:	003fe606 	br	b240 <__alt_data_end+0xf000b240>
    b2a8:	9c000084 	addi	r16,r19,2
    b2ac:	003fe406 	br	b240 <__alt_data_end+0xf000b240>

0000b2b0 <__mcmp>:
    b2b0:	20800417 	ldw	r2,16(r4)
    b2b4:	28c00417 	ldw	r3,16(r5)
    b2b8:	10c5c83a 	sub	r2,r2,r3
    b2bc:	1000111e 	bne	r2,zero,b304 <__mcmp+0x54>
    b2c0:	18c7883a 	add	r3,r3,r3
    b2c4:	18c7883a 	add	r3,r3,r3
    b2c8:	21000504 	addi	r4,r4,20
    b2cc:	29400504 	addi	r5,r5,20
    b2d0:	20c5883a 	add	r2,r4,r3
    b2d4:	28cb883a 	add	r5,r5,r3
    b2d8:	00000106 	br	b2e0 <__mcmp+0x30>
    b2dc:	20800a2e 	bgeu	r4,r2,b308 <__mcmp+0x58>
    b2e0:	10bfff04 	addi	r2,r2,-4
    b2e4:	297fff04 	addi	r5,r5,-4
    b2e8:	11800017 	ldw	r6,0(r2)
    b2ec:	28c00017 	ldw	r3,0(r5)
    b2f0:	30fffa26 	beq	r6,r3,b2dc <__alt_data_end+0xf000b2dc>
    b2f4:	30c00236 	bltu	r6,r3,b300 <__mcmp+0x50>
    b2f8:	00800044 	movi	r2,1
    b2fc:	f800283a 	ret
    b300:	00bfffc4 	movi	r2,-1
    b304:	f800283a 	ret
    b308:	0005883a 	mov	r2,zero
    b30c:	f800283a 	ret

0000b310 <__mdiff>:
    b310:	28c00417 	ldw	r3,16(r5)
    b314:	30800417 	ldw	r2,16(r6)
    b318:	defffa04 	addi	sp,sp,-24
    b31c:	dcc00315 	stw	r19,12(sp)
    b320:	dc800215 	stw	r18,8(sp)
    b324:	dfc00515 	stw	ra,20(sp)
    b328:	dd000415 	stw	r20,16(sp)
    b32c:	dc400115 	stw	r17,4(sp)
    b330:	dc000015 	stw	r16,0(sp)
    b334:	1887c83a 	sub	r3,r3,r2
    b338:	2825883a 	mov	r18,r5
    b33c:	3027883a 	mov	r19,r6
    b340:	1800141e 	bne	r3,zero,b394 <__mdiff+0x84>
    b344:	1085883a 	add	r2,r2,r2
    b348:	1085883a 	add	r2,r2,r2
    b34c:	2a000504 	addi	r8,r5,20
    b350:	34000504 	addi	r16,r6,20
    b354:	4087883a 	add	r3,r8,r2
    b358:	8085883a 	add	r2,r16,r2
    b35c:	00000106 	br	b364 <__mdiff+0x54>
    b360:	40c0592e 	bgeu	r8,r3,b4c8 <__mdiff+0x1b8>
    b364:	18ffff04 	addi	r3,r3,-4
    b368:	10bfff04 	addi	r2,r2,-4
    b36c:	19c00017 	ldw	r7,0(r3)
    b370:	11400017 	ldw	r5,0(r2)
    b374:	397ffa26 	beq	r7,r5,b360 <__alt_data_end+0xf000b360>
    b378:	3940592e 	bgeu	r7,r5,b4e0 <__mdiff+0x1d0>
    b37c:	9005883a 	mov	r2,r18
    b380:	4023883a 	mov	r17,r8
    b384:	9825883a 	mov	r18,r19
    b388:	05000044 	movi	r20,1
    b38c:	1027883a 	mov	r19,r2
    b390:	00000406 	br	b3a4 <__mdiff+0x94>
    b394:	18005616 	blt	r3,zero,b4f0 <__mdiff+0x1e0>
    b398:	34400504 	addi	r17,r6,20
    b39c:	2c000504 	addi	r16,r5,20
    b3a0:	0029883a 	mov	r20,zero
    b3a4:	91400117 	ldw	r5,4(r18)
    b3a8:	000a9e80 	call	a9e8 <_Balloc>
    b3ac:	92400417 	ldw	r9,16(r18)
    b3b0:	9b000417 	ldw	r12,16(r19)
    b3b4:	12c00504 	addi	r11,r2,20
    b3b8:	4a51883a 	add	r8,r9,r9
    b3bc:	6319883a 	add	r12,r12,r12
    b3c0:	4211883a 	add	r8,r8,r8
    b3c4:	6319883a 	add	r12,r12,r12
    b3c8:	15000315 	stw	r20,12(r2)
    b3cc:	8211883a 	add	r8,r16,r8
    b3d0:	8b19883a 	add	r12,r17,r12
    b3d4:	0007883a 	mov	r3,zero
    b3d8:	81400017 	ldw	r5,0(r16)
    b3dc:	89c00017 	ldw	r7,0(r17)
    b3e0:	59800104 	addi	r6,r11,4
    b3e4:	293fffcc 	andi	r4,r5,65535
    b3e8:	20c7883a 	add	r3,r4,r3
    b3ec:	393fffcc 	andi	r4,r7,65535
    b3f0:	1909c83a 	sub	r4,r3,r4
    b3f4:	280ad43a 	srli	r5,r5,16
    b3f8:	380ed43a 	srli	r7,r7,16
    b3fc:	2007d43a 	srai	r3,r4,16
    b400:	213fffcc 	andi	r4,r4,65535
    b404:	29cbc83a 	sub	r5,r5,r7
    b408:	28c7883a 	add	r3,r5,r3
    b40c:	180a943a 	slli	r5,r3,16
    b410:	8c400104 	addi	r17,r17,4
    b414:	84000104 	addi	r16,r16,4
    b418:	2908b03a 	or	r4,r5,r4
    b41c:	59000015 	stw	r4,0(r11)
    b420:	1807d43a 	srai	r3,r3,16
    b424:	3015883a 	mov	r10,r6
    b428:	3017883a 	mov	r11,r6
    b42c:	8b3fea36 	bltu	r17,r12,b3d8 <__alt_data_end+0xf000b3d8>
    b430:	8200162e 	bgeu	r16,r8,b48c <__mdiff+0x17c>
    b434:	8017883a 	mov	r11,r16
    b438:	59400017 	ldw	r5,0(r11)
    b43c:	31800104 	addi	r6,r6,4
    b440:	5ac00104 	addi	r11,r11,4
    b444:	293fffcc 	andi	r4,r5,65535
    b448:	20c7883a 	add	r3,r4,r3
    b44c:	280ed43a 	srli	r7,r5,16
    b450:	180bd43a 	srai	r5,r3,16
    b454:	193fffcc 	andi	r4,r3,65535
    b458:	3947883a 	add	r3,r7,r5
    b45c:	180a943a 	slli	r5,r3,16
    b460:	1807d43a 	srai	r3,r3,16
    b464:	2908b03a 	or	r4,r5,r4
    b468:	313fff15 	stw	r4,-4(r6)
    b46c:	5a3ff236 	bltu	r11,r8,b438 <__alt_data_end+0xf000b438>
    b470:	0406303a 	nor	r3,zero,r16
    b474:	1a07883a 	add	r3,r3,r8
    b478:	1806d0ba 	srli	r3,r3,2
    b47c:	18c00044 	addi	r3,r3,1
    b480:	18c7883a 	add	r3,r3,r3
    b484:	18c7883a 	add	r3,r3,r3
    b488:	50d5883a 	add	r10,r10,r3
    b48c:	50ffff04 	addi	r3,r10,-4
    b490:	2000041e 	bne	r4,zero,b4a4 <__mdiff+0x194>
    b494:	18ffff04 	addi	r3,r3,-4
    b498:	19000017 	ldw	r4,0(r3)
    b49c:	4a7fffc4 	addi	r9,r9,-1
    b4a0:	203ffc26 	beq	r4,zero,b494 <__alt_data_end+0xf000b494>
    b4a4:	12400415 	stw	r9,16(r2)
    b4a8:	dfc00517 	ldw	ra,20(sp)
    b4ac:	dd000417 	ldw	r20,16(sp)
    b4b0:	dcc00317 	ldw	r19,12(sp)
    b4b4:	dc800217 	ldw	r18,8(sp)
    b4b8:	dc400117 	ldw	r17,4(sp)
    b4bc:	dc000017 	ldw	r16,0(sp)
    b4c0:	dec00604 	addi	sp,sp,24
    b4c4:	f800283a 	ret
    b4c8:	000b883a 	mov	r5,zero
    b4cc:	000a9e80 	call	a9e8 <_Balloc>
    b4d0:	00c00044 	movi	r3,1
    b4d4:	10c00415 	stw	r3,16(r2)
    b4d8:	10000515 	stw	zero,20(r2)
    b4dc:	003ff206 	br	b4a8 <__alt_data_end+0xf000b4a8>
    b4e0:	8023883a 	mov	r17,r16
    b4e4:	0029883a 	mov	r20,zero
    b4e8:	4021883a 	mov	r16,r8
    b4ec:	003fad06 	br	b3a4 <__alt_data_end+0xf000b3a4>
    b4f0:	9005883a 	mov	r2,r18
    b4f4:	94400504 	addi	r17,r18,20
    b4f8:	9c000504 	addi	r16,r19,20
    b4fc:	9825883a 	mov	r18,r19
    b500:	05000044 	movi	r20,1
    b504:	1027883a 	mov	r19,r2
    b508:	003fa606 	br	b3a4 <__alt_data_end+0xf000b3a4>

0000b50c <__ulp>:
    b50c:	295ffc2c 	andhi	r5,r5,32752
    b510:	00bf3034 	movhi	r2,64704
    b514:	2887883a 	add	r3,r5,r2
    b518:	00c0020e 	bge	zero,r3,b524 <__ulp+0x18>
    b51c:	0005883a 	mov	r2,zero
    b520:	f800283a 	ret
    b524:	00c7c83a 	sub	r3,zero,r3
    b528:	1807d53a 	srai	r3,r3,20
    b52c:	008004c4 	movi	r2,19
    b530:	10c00b0e 	bge	r2,r3,b560 <__ulp+0x54>
    b534:	18bffb04 	addi	r2,r3,-20
    b538:	01000784 	movi	r4,30
    b53c:	0007883a 	mov	r3,zero
    b540:	20800516 	blt	r4,r2,b558 <__ulp+0x4c>
    b544:	010007c4 	movi	r4,31
    b548:	2089c83a 	sub	r4,r4,r2
    b54c:	00800044 	movi	r2,1
    b550:	1104983a 	sll	r2,r2,r4
    b554:	f800283a 	ret
    b558:	00800044 	movi	r2,1
    b55c:	f800283a 	ret
    b560:	01400234 	movhi	r5,8
    b564:	28c7d83a 	sra	r3,r5,r3
    b568:	0005883a 	mov	r2,zero
    b56c:	f800283a 	ret

0000b570 <__b2d>:
    b570:	defffa04 	addi	sp,sp,-24
    b574:	dc000015 	stw	r16,0(sp)
    b578:	24000417 	ldw	r16,16(r4)
    b57c:	dc400115 	stw	r17,4(sp)
    b580:	24400504 	addi	r17,r4,20
    b584:	8421883a 	add	r16,r16,r16
    b588:	8421883a 	add	r16,r16,r16
    b58c:	8c21883a 	add	r16,r17,r16
    b590:	dc800215 	stw	r18,8(sp)
    b594:	84bfff17 	ldw	r18,-4(r16)
    b598:	dd000415 	stw	r20,16(sp)
    b59c:	dcc00315 	stw	r19,12(sp)
    b5a0:	9009883a 	mov	r4,r18
    b5a4:	2829883a 	mov	r20,r5
    b5a8:	dfc00515 	stw	ra,20(sp)
    b5ac:	000acdc0 	call	acdc <__hi0bits>
    b5b0:	00c00804 	movi	r3,32
    b5b4:	1889c83a 	sub	r4,r3,r2
    b5b8:	a1000015 	stw	r4,0(r20)
    b5bc:	01000284 	movi	r4,10
    b5c0:	84ffff04 	addi	r19,r16,-4
    b5c4:	20801216 	blt	r4,r2,b610 <__b2d+0xa0>
    b5c8:	018002c4 	movi	r6,11
    b5cc:	308dc83a 	sub	r6,r6,r2
    b5d0:	9186d83a 	srl	r3,r18,r6
    b5d4:	18cffc34 	orhi	r3,r3,16368
    b5d8:	8cc0212e 	bgeu	r17,r19,b660 <__b2d+0xf0>
    b5dc:	813ffe17 	ldw	r4,-8(r16)
    b5e0:	218cd83a 	srl	r6,r4,r6
    b5e4:	10800544 	addi	r2,r2,21
    b5e8:	9084983a 	sll	r2,r18,r2
    b5ec:	1184b03a 	or	r2,r2,r6
    b5f0:	dfc00517 	ldw	ra,20(sp)
    b5f4:	dd000417 	ldw	r20,16(sp)
    b5f8:	dcc00317 	ldw	r19,12(sp)
    b5fc:	dc800217 	ldw	r18,8(sp)
    b600:	dc400117 	ldw	r17,4(sp)
    b604:	dc000017 	ldw	r16,0(sp)
    b608:	dec00604 	addi	sp,sp,24
    b60c:	f800283a 	ret
    b610:	8cc00f2e 	bgeu	r17,r19,b650 <__b2d+0xe0>
    b614:	117ffd44 	addi	r5,r2,-11
    b618:	80bffe17 	ldw	r2,-8(r16)
    b61c:	28000e26 	beq	r5,zero,b658 <__b2d+0xe8>
    b620:	1949c83a 	sub	r4,r3,r5
    b624:	9164983a 	sll	r18,r18,r5
    b628:	1106d83a 	srl	r3,r2,r4
    b62c:	81bffe04 	addi	r6,r16,-8
    b630:	948ffc34 	orhi	r18,r18,16368
    b634:	90c6b03a 	or	r3,r18,r3
    b638:	89800e2e 	bgeu	r17,r6,b674 <__b2d+0x104>
    b63c:	81bffd17 	ldw	r6,-12(r16)
    b640:	1144983a 	sll	r2,r2,r5
    b644:	310ad83a 	srl	r5,r6,r4
    b648:	2884b03a 	or	r2,r5,r2
    b64c:	003fe806 	br	b5f0 <__alt_data_end+0xf000b5f0>
    b650:	10bffd44 	addi	r2,r2,-11
    b654:	1000041e 	bne	r2,zero,b668 <__b2d+0xf8>
    b658:	90cffc34 	orhi	r3,r18,16368
    b65c:	003fe406 	br	b5f0 <__alt_data_end+0xf000b5f0>
    b660:	000d883a 	mov	r6,zero
    b664:	003fdf06 	br	b5e4 <__alt_data_end+0xf000b5e4>
    b668:	90a4983a 	sll	r18,r18,r2
    b66c:	0005883a 	mov	r2,zero
    b670:	003ff906 	br	b658 <__alt_data_end+0xf000b658>
    b674:	1144983a 	sll	r2,r2,r5
    b678:	003fdd06 	br	b5f0 <__alt_data_end+0xf000b5f0>

0000b67c <__d2b>:
    b67c:	defff804 	addi	sp,sp,-32
    b680:	dc000215 	stw	r16,8(sp)
    b684:	3021883a 	mov	r16,r6
    b688:	dc400315 	stw	r17,12(sp)
    b68c:	8022907a 	slli	r17,r16,1
    b690:	dd000615 	stw	r20,24(sp)
    b694:	2829883a 	mov	r20,r5
    b698:	01400044 	movi	r5,1
    b69c:	dcc00515 	stw	r19,20(sp)
    b6a0:	dc800415 	stw	r18,16(sp)
    b6a4:	dfc00715 	stw	ra,28(sp)
    b6a8:	3825883a 	mov	r18,r7
    b6ac:	8822d57a 	srli	r17,r17,21
    b6b0:	000a9e80 	call	a9e8 <_Balloc>
    b6b4:	1027883a 	mov	r19,r2
    b6b8:	00800434 	movhi	r2,16
    b6bc:	10bfffc4 	addi	r2,r2,-1
    b6c0:	808c703a 	and	r6,r16,r2
    b6c4:	88000126 	beq	r17,zero,b6cc <__d2b+0x50>
    b6c8:	31800434 	orhi	r6,r6,16
    b6cc:	d9800015 	stw	r6,0(sp)
    b6d0:	a0002426 	beq	r20,zero,b764 <__d2b+0xe8>
    b6d4:	d9000104 	addi	r4,sp,4
    b6d8:	dd000115 	stw	r20,4(sp)
    b6dc:	000ad440 	call	ad44 <__lo0bits>
    b6e0:	d8c00017 	ldw	r3,0(sp)
    b6e4:	10002f1e 	bne	r2,zero,b7a4 <__d2b+0x128>
    b6e8:	d9000117 	ldw	r4,4(sp)
    b6ec:	99000515 	stw	r4,20(r19)
    b6f0:	1821003a 	cmpeq	r16,r3,zero
    b6f4:	01000084 	movi	r4,2
    b6f8:	2421c83a 	sub	r16,r4,r16
    b6fc:	98c00615 	stw	r3,24(r19)
    b700:	9c000415 	stw	r16,16(r19)
    b704:	88001f1e 	bne	r17,zero,b784 <__d2b+0x108>
    b708:	10bef384 	addi	r2,r2,-1074
    b70c:	90800015 	stw	r2,0(r18)
    b710:	00900034 	movhi	r2,16384
    b714:	10bfffc4 	addi	r2,r2,-1
    b718:	8085883a 	add	r2,r16,r2
    b71c:	1085883a 	add	r2,r2,r2
    b720:	1085883a 	add	r2,r2,r2
    b724:	9885883a 	add	r2,r19,r2
    b728:	11000517 	ldw	r4,20(r2)
    b72c:	8020917a 	slli	r16,r16,5
    b730:	000acdc0 	call	acdc <__hi0bits>
    b734:	d8c00817 	ldw	r3,32(sp)
    b738:	8085c83a 	sub	r2,r16,r2
    b73c:	18800015 	stw	r2,0(r3)
    b740:	9805883a 	mov	r2,r19
    b744:	dfc00717 	ldw	ra,28(sp)
    b748:	dd000617 	ldw	r20,24(sp)
    b74c:	dcc00517 	ldw	r19,20(sp)
    b750:	dc800417 	ldw	r18,16(sp)
    b754:	dc400317 	ldw	r17,12(sp)
    b758:	dc000217 	ldw	r16,8(sp)
    b75c:	dec00804 	addi	sp,sp,32
    b760:	f800283a 	ret
    b764:	d809883a 	mov	r4,sp
    b768:	000ad440 	call	ad44 <__lo0bits>
    b76c:	d8c00017 	ldw	r3,0(sp)
    b770:	04000044 	movi	r16,1
    b774:	9c000415 	stw	r16,16(r19)
    b778:	98c00515 	stw	r3,20(r19)
    b77c:	10800804 	addi	r2,r2,32
    b780:	883fe126 	beq	r17,zero,b708 <__alt_data_end+0xf000b708>
    b784:	00c00d44 	movi	r3,53
    b788:	8c7ef344 	addi	r17,r17,-1075
    b78c:	88a3883a 	add	r17,r17,r2
    b790:	1885c83a 	sub	r2,r3,r2
    b794:	d8c00817 	ldw	r3,32(sp)
    b798:	94400015 	stw	r17,0(r18)
    b79c:	18800015 	stw	r2,0(r3)
    b7a0:	003fe706 	br	b740 <__alt_data_end+0xf000b740>
    b7a4:	01000804 	movi	r4,32
    b7a8:	2089c83a 	sub	r4,r4,r2
    b7ac:	1908983a 	sll	r4,r3,r4
    b7b0:	d9400117 	ldw	r5,4(sp)
    b7b4:	1886d83a 	srl	r3,r3,r2
    b7b8:	2148b03a 	or	r4,r4,r5
    b7bc:	99000515 	stw	r4,20(r19)
    b7c0:	d8c00015 	stw	r3,0(sp)
    b7c4:	003fca06 	br	b6f0 <__alt_data_end+0xf000b6f0>

0000b7c8 <__ratio>:
    b7c8:	defff904 	addi	sp,sp,-28
    b7cc:	dc400315 	stw	r17,12(sp)
    b7d0:	2823883a 	mov	r17,r5
    b7d4:	d9400104 	addi	r5,sp,4
    b7d8:	dfc00615 	stw	ra,24(sp)
    b7dc:	dcc00515 	stw	r19,20(sp)
    b7e0:	dc800415 	stw	r18,16(sp)
    b7e4:	2027883a 	mov	r19,r4
    b7e8:	dc000215 	stw	r16,8(sp)
    b7ec:	000b5700 	call	b570 <__b2d>
    b7f0:	d80b883a 	mov	r5,sp
    b7f4:	8809883a 	mov	r4,r17
    b7f8:	1025883a 	mov	r18,r2
    b7fc:	1821883a 	mov	r16,r3
    b800:	000b5700 	call	b570 <__b2d>
    b804:	8a000417 	ldw	r8,16(r17)
    b808:	99000417 	ldw	r4,16(r19)
    b80c:	d9400117 	ldw	r5,4(sp)
    b810:	2209c83a 	sub	r4,r4,r8
    b814:	2010917a 	slli	r8,r4,5
    b818:	d9000017 	ldw	r4,0(sp)
    b81c:	2909c83a 	sub	r4,r5,r4
    b820:	4109883a 	add	r4,r8,r4
    b824:	01000e0e 	bge	zero,r4,b860 <__ratio+0x98>
    b828:	2008953a 	slli	r4,r4,20
    b82c:	2421883a 	add	r16,r4,r16
    b830:	100d883a 	mov	r6,r2
    b834:	180f883a 	mov	r7,r3
    b838:	9009883a 	mov	r4,r18
    b83c:	800b883a 	mov	r5,r16
    b840:	000fd640 	call	fd64 <__divdf3>
    b844:	dfc00617 	ldw	ra,24(sp)
    b848:	dcc00517 	ldw	r19,20(sp)
    b84c:	dc800417 	ldw	r18,16(sp)
    b850:	dc400317 	ldw	r17,12(sp)
    b854:	dc000217 	ldw	r16,8(sp)
    b858:	dec00704 	addi	sp,sp,28
    b85c:	f800283a 	ret
    b860:	2008953a 	slli	r4,r4,20
    b864:	1907c83a 	sub	r3,r3,r4
    b868:	003ff106 	br	b830 <__alt_data_end+0xf000b830>

0000b86c <_mprec_log10>:
    b86c:	defffe04 	addi	sp,sp,-8
    b870:	dc000015 	stw	r16,0(sp)
    b874:	dfc00115 	stw	ra,4(sp)
    b878:	008005c4 	movi	r2,23
    b87c:	2021883a 	mov	r16,r4
    b880:	11000d0e 	bge	r2,r4,b8b8 <_mprec_log10+0x4c>
    b884:	0005883a 	mov	r2,zero
    b888:	00cffc34 	movhi	r3,16368
    b88c:	843fffc4 	addi	r16,r16,-1
    b890:	000d883a 	mov	r6,zero
    b894:	01d00934 	movhi	r7,16420
    b898:	1009883a 	mov	r4,r2
    b89c:	180b883a 	mov	r5,r3
    b8a0:	00108a40 	call	108a4 <__muldf3>
    b8a4:	803ff91e 	bne	r16,zero,b88c <__alt_data_end+0xf000b88c>
    b8a8:	dfc00117 	ldw	ra,4(sp)
    b8ac:	dc000017 	ldw	r16,0(sp)
    b8b0:	dec00204 	addi	sp,sp,8
    b8b4:	f800283a 	ret
    b8b8:	202090fa 	slli	r16,r4,3
    b8bc:	00820034 	movhi	r2,2048
    b8c0:	10805704 	addi	r2,r2,348
    b8c4:	1421883a 	add	r16,r2,r16
    b8c8:	80800017 	ldw	r2,0(r16)
    b8cc:	80c00117 	ldw	r3,4(r16)
    b8d0:	dfc00117 	ldw	ra,4(sp)
    b8d4:	dc000017 	ldw	r16,0(sp)
    b8d8:	dec00204 	addi	sp,sp,8
    b8dc:	f800283a 	ret

0000b8e0 <__copybits>:
    b8e0:	297fffc4 	addi	r5,r5,-1
    b8e4:	280fd17a 	srai	r7,r5,5
    b8e8:	30c00417 	ldw	r3,16(r6)
    b8ec:	30800504 	addi	r2,r6,20
    b8f0:	39c00044 	addi	r7,r7,1
    b8f4:	18c7883a 	add	r3,r3,r3
    b8f8:	39cf883a 	add	r7,r7,r7
    b8fc:	18c7883a 	add	r3,r3,r3
    b900:	39cf883a 	add	r7,r7,r7
    b904:	10c7883a 	add	r3,r2,r3
    b908:	21cf883a 	add	r7,r4,r7
    b90c:	10c00d2e 	bgeu	r2,r3,b944 <__copybits+0x64>
    b910:	200b883a 	mov	r5,r4
    b914:	12000017 	ldw	r8,0(r2)
    b918:	29400104 	addi	r5,r5,4
    b91c:	10800104 	addi	r2,r2,4
    b920:	2a3fff15 	stw	r8,-4(r5)
    b924:	10fffb36 	bltu	r2,r3,b914 <__alt_data_end+0xf000b914>
    b928:	1985c83a 	sub	r2,r3,r6
    b92c:	10bffac4 	addi	r2,r2,-21
    b930:	1004d0ba 	srli	r2,r2,2
    b934:	10800044 	addi	r2,r2,1
    b938:	1085883a 	add	r2,r2,r2
    b93c:	1085883a 	add	r2,r2,r2
    b940:	2089883a 	add	r4,r4,r2
    b944:	21c0032e 	bgeu	r4,r7,b954 <__copybits+0x74>
    b948:	20000015 	stw	zero,0(r4)
    b94c:	21000104 	addi	r4,r4,4
    b950:	21fffd36 	bltu	r4,r7,b948 <__alt_data_end+0xf000b948>
    b954:	f800283a 	ret

0000b958 <__any_on>:
    b958:	20c00417 	ldw	r3,16(r4)
    b95c:	2805d17a 	srai	r2,r5,5
    b960:	21000504 	addi	r4,r4,20
    b964:	18800d0e 	bge	r3,r2,b99c <__any_on+0x44>
    b968:	18c7883a 	add	r3,r3,r3
    b96c:	18c7883a 	add	r3,r3,r3
    b970:	20c7883a 	add	r3,r4,r3
    b974:	20c0192e 	bgeu	r4,r3,b9dc <__any_on+0x84>
    b978:	18bfff17 	ldw	r2,-4(r3)
    b97c:	18ffff04 	addi	r3,r3,-4
    b980:	1000041e 	bne	r2,zero,b994 <__any_on+0x3c>
    b984:	20c0142e 	bgeu	r4,r3,b9d8 <__any_on+0x80>
    b988:	18ffff04 	addi	r3,r3,-4
    b98c:	19400017 	ldw	r5,0(r3)
    b990:	283ffc26 	beq	r5,zero,b984 <__alt_data_end+0xf000b984>
    b994:	00800044 	movi	r2,1
    b998:	f800283a 	ret
    b99c:	10c00a0e 	bge	r2,r3,b9c8 <__any_on+0x70>
    b9a0:	1085883a 	add	r2,r2,r2
    b9a4:	1085883a 	add	r2,r2,r2
    b9a8:	294007cc 	andi	r5,r5,31
    b9ac:	2087883a 	add	r3,r4,r2
    b9b0:	283ff026 	beq	r5,zero,b974 <__alt_data_end+0xf000b974>
    b9b4:	19800017 	ldw	r6,0(r3)
    b9b8:	3144d83a 	srl	r2,r6,r5
    b9bc:	114a983a 	sll	r5,r2,r5
    b9c0:	317ff41e 	bne	r6,r5,b994 <__alt_data_end+0xf000b994>
    b9c4:	003feb06 	br	b974 <__alt_data_end+0xf000b974>
    b9c8:	1085883a 	add	r2,r2,r2
    b9cc:	1085883a 	add	r2,r2,r2
    b9d0:	2087883a 	add	r3,r4,r2
    b9d4:	003fe706 	br	b974 <__alt_data_end+0xf000b974>
    b9d8:	f800283a 	ret
    b9dc:	0005883a 	mov	r2,zero
    b9e0:	f800283a 	ret

0000b9e4 <__fpclassifyd>:
    b9e4:	00a00034 	movhi	r2,32768
    b9e8:	10bfffc4 	addi	r2,r2,-1
    b9ec:	2884703a 	and	r2,r5,r2
    b9f0:	10000726 	beq	r2,zero,ba10 <__fpclassifyd+0x2c>
    b9f4:	00fffc34 	movhi	r3,65520
    b9f8:	019ff834 	movhi	r6,32736
    b9fc:	28c7883a 	add	r3,r5,r3
    ba00:	31bfffc4 	addi	r6,r6,-1
    ba04:	30c00536 	bltu	r6,r3,ba1c <__fpclassifyd+0x38>
    ba08:	00800104 	movi	r2,4
    ba0c:	f800283a 	ret
    ba10:	2000021e 	bne	r4,zero,ba1c <__fpclassifyd+0x38>
    ba14:	00800084 	movi	r2,2
    ba18:	f800283a 	ret
    ba1c:	00dffc34 	movhi	r3,32752
    ba20:	019ff834 	movhi	r6,32736
    ba24:	28cb883a 	add	r5,r5,r3
    ba28:	31bfffc4 	addi	r6,r6,-1
    ba2c:	317ff62e 	bgeu	r6,r5,ba08 <__alt_data_end+0xf000ba08>
    ba30:	01400434 	movhi	r5,16
    ba34:	297fffc4 	addi	r5,r5,-1
    ba38:	28800236 	bltu	r5,r2,ba44 <__fpclassifyd+0x60>
    ba3c:	008000c4 	movi	r2,3
    ba40:	f800283a 	ret
    ba44:	10c00226 	beq	r2,r3,ba50 <__fpclassifyd+0x6c>
    ba48:	0005883a 	mov	r2,zero
    ba4c:	f800283a 	ret
    ba50:	2005003a 	cmpeq	r2,r4,zero
    ba54:	f800283a 	ret

0000ba58 <_sbrk_r>:
    ba58:	defffd04 	addi	sp,sp,-12
    ba5c:	dc000015 	stw	r16,0(sp)
    ba60:	04020034 	movhi	r16,2048
    ba64:	dc400115 	stw	r17,4(sp)
    ba68:	84097604 	addi	r16,r16,9688
    ba6c:	2023883a 	mov	r17,r4
    ba70:	2809883a 	mov	r4,r5
    ba74:	dfc00215 	stw	ra,8(sp)
    ba78:	80000015 	stw	zero,0(r16)
    ba7c:	00121940 	call	12194 <sbrk>
    ba80:	00ffffc4 	movi	r3,-1
    ba84:	10c00526 	beq	r2,r3,ba9c <_sbrk_r+0x44>
    ba88:	dfc00217 	ldw	ra,8(sp)
    ba8c:	dc400117 	ldw	r17,4(sp)
    ba90:	dc000017 	ldw	r16,0(sp)
    ba94:	dec00304 	addi	sp,sp,12
    ba98:	f800283a 	ret
    ba9c:	80c00017 	ldw	r3,0(r16)
    baa0:	183ff926 	beq	r3,zero,ba88 <__alt_data_end+0xf000ba88>
    baa4:	88c00015 	stw	r3,0(r17)
    baa8:	003ff706 	br	ba88 <__alt_data_end+0xf000ba88>

0000baac <__sread>:
    baac:	defffe04 	addi	sp,sp,-8
    bab0:	dc000015 	stw	r16,0(sp)
    bab4:	2821883a 	mov	r16,r5
    bab8:	2940038f 	ldh	r5,14(r5)
    babc:	dfc00115 	stw	ra,4(sp)
    bac0:	000df500 	call	df50 <_read_r>
    bac4:	10000716 	blt	r2,zero,bae4 <__sread+0x38>
    bac8:	80c01417 	ldw	r3,80(r16)
    bacc:	1887883a 	add	r3,r3,r2
    bad0:	80c01415 	stw	r3,80(r16)
    bad4:	dfc00117 	ldw	ra,4(sp)
    bad8:	dc000017 	ldw	r16,0(sp)
    badc:	dec00204 	addi	sp,sp,8
    bae0:	f800283a 	ret
    bae4:	80c0030b 	ldhu	r3,12(r16)
    bae8:	18fbffcc 	andi	r3,r3,61439
    baec:	80c0030d 	sth	r3,12(r16)
    baf0:	dfc00117 	ldw	ra,4(sp)
    baf4:	dc000017 	ldw	r16,0(sp)
    baf8:	dec00204 	addi	sp,sp,8
    bafc:	f800283a 	ret

0000bb00 <__seofread>:
    bb00:	0005883a 	mov	r2,zero
    bb04:	f800283a 	ret

0000bb08 <__swrite>:
    bb08:	2880030b 	ldhu	r2,12(r5)
    bb0c:	defffb04 	addi	sp,sp,-20
    bb10:	dcc00315 	stw	r19,12(sp)
    bb14:	dc800215 	stw	r18,8(sp)
    bb18:	dc400115 	stw	r17,4(sp)
    bb1c:	dc000015 	stw	r16,0(sp)
    bb20:	dfc00415 	stw	ra,16(sp)
    bb24:	10c0400c 	andi	r3,r2,256
    bb28:	2821883a 	mov	r16,r5
    bb2c:	2023883a 	mov	r17,r4
    bb30:	3025883a 	mov	r18,r6
    bb34:	3827883a 	mov	r19,r7
    bb38:	18000526 	beq	r3,zero,bb50 <__swrite+0x48>
    bb3c:	2940038f 	ldh	r5,14(r5)
    bb40:	01c00084 	movi	r7,2
    bb44:	000d883a 	mov	r6,zero
    bb48:	000dd940 	call	dd94 <_lseek_r>
    bb4c:	8080030b 	ldhu	r2,12(r16)
    bb50:	8140038f 	ldh	r5,14(r16)
    bb54:	10bbffcc 	andi	r2,r2,61439
    bb58:	980f883a 	mov	r7,r19
    bb5c:	900d883a 	mov	r6,r18
    bb60:	8809883a 	mov	r4,r17
    bb64:	8080030d 	sth	r2,12(r16)
    bb68:	dfc00417 	ldw	ra,16(sp)
    bb6c:	dcc00317 	ldw	r19,12(sp)
    bb70:	dc800217 	ldw	r18,8(sp)
    bb74:	dc400117 	ldw	r17,4(sp)
    bb78:	dc000017 	ldw	r16,0(sp)
    bb7c:	dec00504 	addi	sp,sp,20
    bb80:	000d3a41 	jmpi	d3a4 <_write_r>

0000bb84 <__sseek>:
    bb84:	defffe04 	addi	sp,sp,-8
    bb88:	dc000015 	stw	r16,0(sp)
    bb8c:	2821883a 	mov	r16,r5
    bb90:	2940038f 	ldh	r5,14(r5)
    bb94:	dfc00115 	stw	ra,4(sp)
    bb98:	000dd940 	call	dd94 <_lseek_r>
    bb9c:	00ffffc4 	movi	r3,-1
    bba0:	10c00826 	beq	r2,r3,bbc4 <__sseek+0x40>
    bba4:	80c0030b 	ldhu	r3,12(r16)
    bba8:	80801415 	stw	r2,80(r16)
    bbac:	18c40014 	ori	r3,r3,4096
    bbb0:	80c0030d 	sth	r3,12(r16)
    bbb4:	dfc00117 	ldw	ra,4(sp)
    bbb8:	dc000017 	ldw	r16,0(sp)
    bbbc:	dec00204 	addi	sp,sp,8
    bbc0:	f800283a 	ret
    bbc4:	80c0030b 	ldhu	r3,12(r16)
    bbc8:	18fbffcc 	andi	r3,r3,61439
    bbcc:	80c0030d 	sth	r3,12(r16)
    bbd0:	dfc00117 	ldw	ra,4(sp)
    bbd4:	dc000017 	ldw	r16,0(sp)
    bbd8:	dec00204 	addi	sp,sp,8
    bbdc:	f800283a 	ret

0000bbe0 <__sclose>:
    bbe0:	2940038f 	ldh	r5,14(r5)
    bbe4:	000d4041 	jmpi	d404 <_close_r>

0000bbe8 <strcmp>:
    bbe8:	2144b03a 	or	r2,r4,r5
    bbec:	108000cc 	andi	r2,r2,3
    bbf0:	1000171e 	bne	r2,zero,bc50 <strcmp+0x68>
    bbf4:	20800017 	ldw	r2,0(r4)
    bbf8:	28c00017 	ldw	r3,0(r5)
    bbfc:	10c0141e 	bne	r2,r3,bc50 <strcmp+0x68>
    bc00:	027fbff4 	movhi	r9,65279
    bc04:	4a7fbfc4 	addi	r9,r9,-257
    bc08:	0086303a 	nor	r3,zero,r2
    bc0c:	02202074 	movhi	r8,32897
    bc10:	1245883a 	add	r2,r2,r9
    bc14:	42202004 	addi	r8,r8,-32640
    bc18:	10c4703a 	and	r2,r2,r3
    bc1c:	1204703a 	and	r2,r2,r8
    bc20:	10000226 	beq	r2,zero,bc2c <strcmp+0x44>
    bc24:	00002306 	br	bcb4 <strcmp+0xcc>
    bc28:	1000221e 	bne	r2,zero,bcb4 <strcmp+0xcc>
    bc2c:	21000104 	addi	r4,r4,4
    bc30:	20c00017 	ldw	r3,0(r4)
    bc34:	29400104 	addi	r5,r5,4
    bc38:	29800017 	ldw	r6,0(r5)
    bc3c:	1a4f883a 	add	r7,r3,r9
    bc40:	00c4303a 	nor	r2,zero,r3
    bc44:	3884703a 	and	r2,r7,r2
    bc48:	1204703a 	and	r2,r2,r8
    bc4c:	19bff626 	beq	r3,r6,bc28 <__alt_data_end+0xf000bc28>
    bc50:	20800003 	ldbu	r2,0(r4)
    bc54:	10c03fcc 	andi	r3,r2,255
    bc58:	18c0201c 	xori	r3,r3,128
    bc5c:	18ffe004 	addi	r3,r3,-128
    bc60:	18000c26 	beq	r3,zero,bc94 <strcmp+0xac>
    bc64:	29800007 	ldb	r6,0(r5)
    bc68:	19800326 	beq	r3,r6,bc78 <strcmp+0x90>
    bc6c:	00001306 	br	bcbc <strcmp+0xd4>
    bc70:	29800007 	ldb	r6,0(r5)
    bc74:	11800b1e 	bne	r2,r6,bca4 <strcmp+0xbc>
    bc78:	21000044 	addi	r4,r4,1
    bc7c:	20c00003 	ldbu	r3,0(r4)
    bc80:	29400044 	addi	r5,r5,1
    bc84:	18803fcc 	andi	r2,r3,255
    bc88:	1080201c 	xori	r2,r2,128
    bc8c:	10bfe004 	addi	r2,r2,-128
    bc90:	103ff71e 	bne	r2,zero,bc70 <__alt_data_end+0xf000bc70>
    bc94:	0007883a 	mov	r3,zero
    bc98:	28800003 	ldbu	r2,0(r5)
    bc9c:	1885c83a 	sub	r2,r3,r2
    bca0:	f800283a 	ret
    bca4:	28800003 	ldbu	r2,0(r5)
    bca8:	18c03fcc 	andi	r3,r3,255
    bcac:	1885c83a 	sub	r2,r3,r2
    bcb0:	f800283a 	ret
    bcb4:	0005883a 	mov	r2,zero
    bcb8:	f800283a 	ret
    bcbc:	10c03fcc 	andi	r3,r2,255
    bcc0:	003ff506 	br	bc98 <__alt_data_end+0xf000bc98>

0000bcc4 <strlen>:
    bcc4:	208000cc 	andi	r2,r4,3
    bcc8:	10002026 	beq	r2,zero,bd4c <strlen+0x88>
    bccc:	20800007 	ldb	r2,0(r4)
    bcd0:	10002026 	beq	r2,zero,bd54 <strlen+0x90>
    bcd4:	2005883a 	mov	r2,r4
    bcd8:	00000206 	br	bce4 <strlen+0x20>
    bcdc:	10c00007 	ldb	r3,0(r2)
    bce0:	18001826 	beq	r3,zero,bd44 <strlen+0x80>
    bce4:	10800044 	addi	r2,r2,1
    bce8:	10c000cc 	andi	r3,r2,3
    bcec:	183ffb1e 	bne	r3,zero,bcdc <__alt_data_end+0xf000bcdc>
    bcf0:	10c00017 	ldw	r3,0(r2)
    bcf4:	01ffbff4 	movhi	r7,65279
    bcf8:	39ffbfc4 	addi	r7,r7,-257
    bcfc:	00ca303a 	nor	r5,zero,r3
    bd00:	01a02074 	movhi	r6,32897
    bd04:	19c7883a 	add	r3,r3,r7
    bd08:	31a02004 	addi	r6,r6,-32640
    bd0c:	1946703a 	and	r3,r3,r5
    bd10:	1986703a 	and	r3,r3,r6
    bd14:	1800091e 	bne	r3,zero,bd3c <strlen+0x78>
    bd18:	10800104 	addi	r2,r2,4
    bd1c:	10c00017 	ldw	r3,0(r2)
    bd20:	19cb883a 	add	r5,r3,r7
    bd24:	00c6303a 	nor	r3,zero,r3
    bd28:	28c6703a 	and	r3,r5,r3
    bd2c:	1986703a 	and	r3,r3,r6
    bd30:	183ff926 	beq	r3,zero,bd18 <__alt_data_end+0xf000bd18>
    bd34:	00000106 	br	bd3c <strlen+0x78>
    bd38:	10800044 	addi	r2,r2,1
    bd3c:	10c00007 	ldb	r3,0(r2)
    bd40:	183ffd1e 	bne	r3,zero,bd38 <__alt_data_end+0xf000bd38>
    bd44:	1105c83a 	sub	r2,r2,r4
    bd48:	f800283a 	ret
    bd4c:	2005883a 	mov	r2,r4
    bd50:	003fe706 	br	bcf0 <__alt_data_end+0xf000bcf0>
    bd54:	0005883a 	mov	r2,zero
    bd58:	f800283a 	ret

0000bd5c <__sprint_r.part.0>:
    bd5c:	28801917 	ldw	r2,100(r5)
    bd60:	defff604 	addi	sp,sp,-40
    bd64:	dd400515 	stw	r21,20(sp)
    bd68:	dfc00915 	stw	ra,36(sp)
    bd6c:	df000815 	stw	fp,32(sp)
    bd70:	ddc00715 	stw	r23,28(sp)
    bd74:	dd800615 	stw	r22,24(sp)
    bd78:	dd000415 	stw	r20,16(sp)
    bd7c:	dcc00315 	stw	r19,12(sp)
    bd80:	dc800215 	stw	r18,8(sp)
    bd84:	dc400115 	stw	r17,4(sp)
    bd88:	dc000015 	stw	r16,0(sp)
    bd8c:	1088000c 	andi	r2,r2,8192
    bd90:	302b883a 	mov	r21,r6
    bd94:	10002e26 	beq	r2,zero,be50 <__sprint_r.part.0+0xf4>
    bd98:	30800217 	ldw	r2,8(r6)
    bd9c:	35800017 	ldw	r22,0(r6)
    bda0:	10002926 	beq	r2,zero,be48 <__sprint_r.part.0+0xec>
    bda4:	2827883a 	mov	r19,r5
    bda8:	2029883a 	mov	r20,r4
    bdac:	b5c00104 	addi	r23,r22,4
    bdb0:	04bfffc4 	movi	r18,-1
    bdb4:	bc400017 	ldw	r17,0(r23)
    bdb8:	b4000017 	ldw	r16,0(r22)
    bdbc:	0039883a 	mov	fp,zero
    bdc0:	8822d0ba 	srli	r17,r17,2
    bdc4:	8800031e 	bne	r17,zero,bdd4 <__sprint_r.part.0+0x78>
    bdc8:	00001806 	br	be2c <__sprint_r.part.0+0xd0>
    bdcc:	84000104 	addi	r16,r16,4
    bdd0:	8f001526 	beq	r17,fp,be28 <__sprint_r.part.0+0xcc>
    bdd4:	81400017 	ldw	r5,0(r16)
    bdd8:	980d883a 	mov	r6,r19
    bddc:	a009883a 	mov	r4,r20
    bde0:	000d7840 	call	d784 <_fputwc_r>
    bde4:	e7000044 	addi	fp,fp,1
    bde8:	14bff81e 	bne	r2,r18,bdcc <__alt_data_end+0xf000bdcc>
    bdec:	9005883a 	mov	r2,r18
    bdf0:	a8000215 	stw	zero,8(r21)
    bdf4:	a8000115 	stw	zero,4(r21)
    bdf8:	dfc00917 	ldw	ra,36(sp)
    bdfc:	df000817 	ldw	fp,32(sp)
    be00:	ddc00717 	ldw	r23,28(sp)
    be04:	dd800617 	ldw	r22,24(sp)
    be08:	dd400517 	ldw	r21,20(sp)
    be0c:	dd000417 	ldw	r20,16(sp)
    be10:	dcc00317 	ldw	r19,12(sp)
    be14:	dc800217 	ldw	r18,8(sp)
    be18:	dc400117 	ldw	r17,4(sp)
    be1c:	dc000017 	ldw	r16,0(sp)
    be20:	dec00a04 	addi	sp,sp,40
    be24:	f800283a 	ret
    be28:	a8800217 	ldw	r2,8(r21)
    be2c:	8c63883a 	add	r17,r17,r17
    be30:	8c63883a 	add	r17,r17,r17
    be34:	1445c83a 	sub	r2,r2,r17
    be38:	a8800215 	stw	r2,8(r21)
    be3c:	b5800204 	addi	r22,r22,8
    be40:	bdc00204 	addi	r23,r23,8
    be44:	103fdb1e 	bne	r2,zero,bdb4 <__alt_data_end+0xf000bdb4>
    be48:	0005883a 	mov	r2,zero
    be4c:	003fe806 	br	bdf0 <__alt_data_end+0xf000bdf0>
    be50:	000d8840 	call	d884 <__sfvwrite_r>
    be54:	003fe606 	br	bdf0 <__alt_data_end+0xf000bdf0>

0000be58 <__sprint_r>:
    be58:	30c00217 	ldw	r3,8(r6)
    be5c:	18000126 	beq	r3,zero,be64 <__sprint_r+0xc>
    be60:	000bd5c1 	jmpi	bd5c <__sprint_r.part.0>
    be64:	30000115 	stw	zero,4(r6)
    be68:	0005883a 	mov	r2,zero
    be6c:	f800283a 	ret

0000be70 <___vfiprintf_internal_r>:
    be70:	deffc904 	addi	sp,sp,-220
    be74:	df003515 	stw	fp,212(sp)
    be78:	dd003115 	stw	r20,196(sp)
    be7c:	dfc03615 	stw	ra,216(sp)
    be80:	ddc03415 	stw	r23,208(sp)
    be84:	dd803315 	stw	r22,204(sp)
    be88:	dd403215 	stw	r21,200(sp)
    be8c:	dcc03015 	stw	r19,192(sp)
    be90:	dc802f15 	stw	r18,188(sp)
    be94:	dc402e15 	stw	r17,184(sp)
    be98:	dc002d15 	stw	r16,180(sp)
    be9c:	d9002015 	stw	r4,128(sp)
    bea0:	d9c02215 	stw	r7,136(sp)
    bea4:	2829883a 	mov	r20,r5
    bea8:	3039883a 	mov	fp,r6
    beac:	20000226 	beq	r4,zero,beb8 <___vfiprintf_internal_r+0x48>
    beb0:	20800e17 	ldw	r2,56(r4)
    beb4:	1000cf26 	beq	r2,zero,c1f4 <___vfiprintf_internal_r+0x384>
    beb8:	a080030b 	ldhu	r2,12(r20)
    bebc:	10c8000c 	andi	r3,r2,8192
    bec0:	1800061e 	bne	r3,zero,bedc <___vfiprintf_internal_r+0x6c>
    bec4:	a1001917 	ldw	r4,100(r20)
    bec8:	00f7ffc4 	movi	r3,-8193
    becc:	10880014 	ori	r2,r2,8192
    bed0:	20c6703a 	and	r3,r4,r3
    bed4:	a080030d 	sth	r2,12(r20)
    bed8:	a0c01915 	stw	r3,100(r20)
    bedc:	10c0020c 	andi	r3,r2,8
    bee0:	1800a926 	beq	r3,zero,c188 <___vfiprintf_internal_r+0x318>
    bee4:	a0c00417 	ldw	r3,16(r20)
    bee8:	1800a726 	beq	r3,zero,c188 <___vfiprintf_internal_r+0x318>
    beec:	1080068c 	andi	r2,r2,26
    bef0:	00c00284 	movi	r3,10
    bef4:	10c0ac26 	beq	r2,r3,c1a8 <___vfiprintf_internal_r+0x338>
    bef8:	da801a04 	addi	r10,sp,104
    befc:	da801e15 	stw	r10,120(sp)
    bf00:	d8801e17 	ldw	r2,120(sp)
    bf04:	da8019c4 	addi	r10,sp,103
    bf08:	05820034 	movhi	r22,2048
    bf0c:	05c20034 	movhi	r23,2048
    bf10:	da801f15 	stw	r10,124(sp)
    bf14:	1295c83a 	sub	r10,r2,r10
    bf18:	b5808d04 	addi	r22,r22,564
    bf1c:	bdc08904 	addi	r23,r23,548
    bf20:	dec01a15 	stw	sp,104(sp)
    bf24:	d8001c15 	stw	zero,112(sp)
    bf28:	d8001b15 	stw	zero,108(sp)
    bf2c:	d8002615 	stw	zero,152(sp)
    bf30:	d8002315 	stw	zero,140(sp)
    bf34:	da802715 	stw	r10,156(sp)
    bf38:	d811883a 	mov	r8,sp
    bf3c:	dd002115 	stw	r20,132(sp)
    bf40:	e021883a 	mov	r16,fp
    bf44:	80800007 	ldb	r2,0(r16)
    bf48:	1003ea26 	beq	r2,zero,cef4 <___vfiprintf_internal_r+0x1084>
    bf4c:	00c00944 	movi	r3,37
    bf50:	8025883a 	mov	r18,r16
    bf54:	10c0021e 	bne	r2,r3,bf60 <___vfiprintf_internal_r+0xf0>
    bf58:	00001606 	br	bfb4 <___vfiprintf_internal_r+0x144>
    bf5c:	10c00326 	beq	r2,r3,bf6c <___vfiprintf_internal_r+0xfc>
    bf60:	94800044 	addi	r18,r18,1
    bf64:	90800007 	ldb	r2,0(r18)
    bf68:	103ffc1e 	bne	r2,zero,bf5c <__alt_data_end+0xf000bf5c>
    bf6c:	9423c83a 	sub	r17,r18,r16
    bf70:	88001026 	beq	r17,zero,bfb4 <___vfiprintf_internal_r+0x144>
    bf74:	d8c01c17 	ldw	r3,112(sp)
    bf78:	d8801b17 	ldw	r2,108(sp)
    bf7c:	44000015 	stw	r16,0(r8)
    bf80:	88c7883a 	add	r3,r17,r3
    bf84:	10800044 	addi	r2,r2,1
    bf88:	44400115 	stw	r17,4(r8)
    bf8c:	d8c01c15 	stw	r3,112(sp)
    bf90:	d8801b15 	stw	r2,108(sp)
    bf94:	010001c4 	movi	r4,7
    bf98:	2080760e 	bge	r4,r2,c174 <___vfiprintf_internal_r+0x304>
    bf9c:	1803821e 	bne	r3,zero,cda8 <___vfiprintf_internal_r+0xf38>
    bfa0:	da802317 	ldw	r10,140(sp)
    bfa4:	d8001b15 	stw	zero,108(sp)
    bfa8:	d811883a 	mov	r8,sp
    bfac:	5455883a 	add	r10,r10,r17
    bfb0:	da802315 	stw	r10,140(sp)
    bfb4:	90800007 	ldb	r2,0(r18)
    bfb8:	10044626 	beq	r2,zero,d0d4 <___vfiprintf_internal_r+0x1264>
    bfbc:	90c00047 	ldb	r3,1(r18)
    bfc0:	94000044 	addi	r16,r18,1
    bfc4:	d8001d85 	stb	zero,118(sp)
    bfc8:	0009883a 	mov	r4,zero
    bfcc:	000f883a 	mov	r7,zero
    bfd0:	027fffc4 	movi	r9,-1
    bfd4:	0023883a 	mov	r17,zero
    bfd8:	0029883a 	mov	r20,zero
    bfdc:	01401604 	movi	r5,88
    bfe0:	01800244 	movi	r6,9
    bfe4:	03400a84 	movi	r13,42
    bfe8:	03001b04 	movi	r12,108
    bfec:	84000044 	addi	r16,r16,1
    bff0:	18bff804 	addi	r2,r3,-32
    bff4:	28827336 	bltu	r5,r2,c9c4 <___vfiprintf_internal_r+0xb54>
    bff8:	100490ba 	slli	r2,r2,2
    bffc:	02800074 	movhi	r10,1
    c000:	52b00404 	addi	r10,r10,-16368
    c004:	1285883a 	add	r2,r2,r10
    c008:	10800017 	ldw	r2,0(r2)
    c00c:	1000683a 	jmp	r2
    c010:	0000c6f8 	rdprs	zero,zero,795
    c014:	0000c9c4 	movi	zero,807
    c018:	0000c9c4 	movi	zero,807
    c01c:	0000c718 	cmpnei	zero,zero,796
    c020:	0000c9c4 	movi	zero,807
    c024:	0000c9c4 	movi	zero,807
    c028:	0000c9c4 	movi	zero,807
    c02c:	0000c9c4 	movi	zero,807
    c030:	0000c9c4 	movi	zero,807
    c034:	0000c9c4 	movi	zero,807
    c038:	0000c900 	call	c90 <xEventGroupClearBits+0x40>
    c03c:	0000c91c 	xori	zero,zero,804
    c040:	0000c9c4 	movi	zero,807
    c044:	0000c204 	movi	zero,776
    c048:	0000c92c 	andhi	zero,zero,804
    c04c:	0000c9c4 	movi	zero,807
    c050:	0000c724 	muli	zero,zero,796
    c054:	0000c730 	cmpltui	zero,zero,796
    c058:	0000c730 	cmpltui	zero,zero,796
    c05c:	0000c730 	cmpltui	zero,zero,796
    c060:	0000c730 	cmpltui	zero,zero,796
    c064:	0000c730 	cmpltui	zero,zero,796
    c068:	0000c730 	cmpltui	zero,zero,796
    c06c:	0000c730 	cmpltui	zero,zero,796
    c070:	0000c730 	cmpltui	zero,zero,796
    c074:	0000c730 	cmpltui	zero,zero,796
    c078:	0000c9c4 	movi	zero,807
    c07c:	0000c9c4 	movi	zero,807
    c080:	0000c9c4 	movi	zero,807
    c084:	0000c9c4 	movi	zero,807
    c088:	0000c9c4 	movi	zero,807
    c08c:	0000c9c4 	movi	zero,807
    c090:	0000c9c4 	movi	zero,807
    c094:	0000c9c4 	movi	zero,807
    c098:	0000c9c4 	movi	zero,807
    c09c:	0000c9c4 	movi	zero,807
    c0a0:	0000c75c 	xori	zero,zero,797
    c0a4:	0000c9c4 	movi	zero,807
    c0a8:	0000c9c4 	movi	zero,807
    c0ac:	0000c9c4 	movi	zero,807
    c0b0:	0000c9c4 	movi	zero,807
    c0b4:	0000c9c4 	movi	zero,807
    c0b8:	0000c9c4 	movi	zero,807
    c0bc:	0000c9c4 	movi	zero,807
    c0c0:	0000c9c4 	movi	zero,807
    c0c4:	0000c9c4 	movi	zero,807
    c0c8:	0000c9c4 	movi	zero,807
    c0cc:	0000c794 	movui	zero,798
    c0d0:	0000c9c4 	movi	zero,807
    c0d4:	0000c9c4 	movi	zero,807
    c0d8:	0000c9c4 	movi	zero,807
    c0dc:	0000c9c4 	movi	zero,807
    c0e0:	0000c9c4 	movi	zero,807
    c0e4:	0000c7ec 	andhi	zero,zero,799
    c0e8:	0000c9c4 	movi	zero,807
    c0ec:	0000c9c4 	movi	zero,807
    c0f0:	0000c85c 	xori	zero,zero,801
    c0f4:	0000c9c4 	movi	zero,807
    c0f8:	0000c9c4 	movi	zero,807
    c0fc:	0000c9c4 	movi	zero,807
    c100:	0000c9c4 	movi	zero,807
    c104:	0000c9c4 	movi	zero,807
    c108:	0000c9c4 	movi	zero,807
    c10c:	0000c9c4 	movi	zero,807
    c110:	0000c9c4 	movi	zero,807
    c114:	0000c9c4 	movi	zero,807
    c118:	0000c9c4 	movi	zero,807
    c11c:	0000c608 	cmpgei	zero,zero,792
    c120:	0000c634 	movhi	zero,792
    c124:	0000c9c4 	movi	zero,807
    c128:	0000c9c4 	movi	zero,807
    c12c:	0000c9c4 	movi	zero,807
    c130:	0000c96c 	andhi	zero,zero,805
    c134:	0000c634 	movhi	zero,792
    c138:	0000c9c4 	movi	zero,807
    c13c:	0000c9c4 	movi	zero,807
    c140:	0000c4c8 	cmpgei	zero,zero,787
    c144:	0000c9c4 	movi	zero,807
    c148:	0000c4d8 	cmpnei	zero,zero,787
    c14c:	0000c514 	movui	zero,788
    c150:	0000c210 	cmplti	zero,zero,776
    c154:	0000c4bc 	xorhi	zero,zero,786
    c158:	0000c9c4 	movi	zero,807
    c15c:	0000c898 	cmpnei	zero,zero,802
    c160:	0000c9c4 	movi	zero,807
    c164:	0000c8f0 	cmpltui	zero,zero,803
    c168:	0000c9c4 	movi	zero,807
    c16c:	0000c9c4 	movi	zero,807
    c170:	0000c5b4 	movhi	zero,790
    c174:	42000204 	addi	r8,r8,8
    c178:	da802317 	ldw	r10,140(sp)
    c17c:	5455883a 	add	r10,r10,r17
    c180:	da802315 	stw	r10,140(sp)
    c184:	003f8b06 	br	bfb4 <__alt_data_end+0xf000bfb4>
    c188:	d9002017 	ldw	r4,128(sp)
    c18c:	a00b883a 	mov	r5,r20
    c190:	00078800 	call	7880 <__swsetup_r>
    c194:	1003b11e 	bne	r2,zero,d05c <___vfiprintf_internal_r+0x11ec>
    c198:	a080030b 	ldhu	r2,12(r20)
    c19c:	00c00284 	movi	r3,10
    c1a0:	1080068c 	andi	r2,r2,26
    c1a4:	10ff541e 	bne	r2,r3,bef8 <__alt_data_end+0xf000bef8>
    c1a8:	a080038f 	ldh	r2,14(r20)
    c1ac:	103f5216 	blt	r2,zero,bef8 <__alt_data_end+0xf000bef8>
    c1b0:	d9c02217 	ldw	r7,136(sp)
    c1b4:	d9002017 	ldw	r4,128(sp)
    c1b8:	e00d883a 	mov	r6,fp
    c1bc:	a00b883a 	mov	r5,r20
    c1c0:	000d2e80 	call	d2e8 <__sbprintf>
    c1c4:	dfc03617 	ldw	ra,216(sp)
    c1c8:	df003517 	ldw	fp,212(sp)
    c1cc:	ddc03417 	ldw	r23,208(sp)
    c1d0:	dd803317 	ldw	r22,204(sp)
    c1d4:	dd403217 	ldw	r21,200(sp)
    c1d8:	dd003117 	ldw	r20,196(sp)
    c1dc:	dcc03017 	ldw	r19,192(sp)
    c1e0:	dc802f17 	ldw	r18,188(sp)
    c1e4:	dc402e17 	ldw	r17,184(sp)
    c1e8:	dc002d17 	ldw	r16,180(sp)
    c1ec:	dec03704 	addi	sp,sp,220
    c1f0:	f800283a 	ret
    c1f4:	00098540 	call	9854 <__sinit>
    c1f8:	003f2f06 	br	beb8 <__alt_data_end+0xf000beb8>
    c1fc:	0463c83a 	sub	r17,zero,r17
    c200:	d8802215 	stw	r2,136(sp)
    c204:	a5000114 	ori	r20,r20,4
    c208:	80c00007 	ldb	r3,0(r16)
    c20c:	003f7706 	br	bfec <__alt_data_end+0xf000bfec>
    c210:	00800c04 	movi	r2,48
    c214:	da802217 	ldw	r10,136(sp)
    c218:	d8801d05 	stb	r2,116(sp)
    c21c:	00801e04 	movi	r2,120
    c220:	d8801d45 	stb	r2,117(sp)
    c224:	d8001d85 	stb	zero,118(sp)
    c228:	50c00104 	addi	r3,r10,4
    c22c:	54800017 	ldw	r18,0(r10)
    c230:	0027883a 	mov	r19,zero
    c234:	a0800094 	ori	r2,r20,2
    c238:	48030b16 	blt	r9,zero,ce68 <___vfiprintf_internal_r+0xff8>
    c23c:	00bfdfc4 	movi	r2,-129
    c240:	a096703a 	and	r11,r20,r2
    c244:	d8c02215 	stw	r3,136(sp)
    c248:	5d000094 	ori	r20,r11,2
    c24c:	90032b1e 	bne	r18,zero,cefc <___vfiprintf_internal_r+0x108c>
    c250:	00820034 	movhi	r2,2048
    c254:	10802804 	addi	r2,r2,160
    c258:	d8802615 	stw	r2,152(sp)
    c25c:	0039883a 	mov	fp,zero
    c260:	48017b1e 	bne	r9,zero,c850 <___vfiprintf_internal_r+0x9e0>
    c264:	0013883a 	mov	r9,zero
    c268:	0027883a 	mov	r19,zero
    c26c:	dd401a04 	addi	r21,sp,104
    c270:	4825883a 	mov	r18,r9
    c274:	4cc0010e 	bge	r9,r19,c27c <___vfiprintf_internal_r+0x40c>
    c278:	9825883a 	mov	r18,r19
    c27c:	e7003fcc 	andi	fp,fp,255
    c280:	e700201c 	xori	fp,fp,128
    c284:	e73fe004 	addi	fp,fp,-128
    c288:	e0000126 	beq	fp,zero,c290 <___vfiprintf_internal_r+0x420>
    c28c:	94800044 	addi	r18,r18,1
    c290:	a380008c 	andi	r14,r20,2
    c294:	70000126 	beq	r14,zero,c29c <___vfiprintf_internal_r+0x42c>
    c298:	94800084 	addi	r18,r18,2
    c29c:	a700210c 	andi	fp,r20,132
    c2a0:	e001df1e 	bne	fp,zero,ca20 <___vfiprintf_internal_r+0xbb0>
    c2a4:	8c87c83a 	sub	r3,r17,r18
    c2a8:	00c1dd0e 	bge	zero,r3,ca20 <___vfiprintf_internal_r+0xbb0>
    c2ac:	01c00404 	movi	r7,16
    c2b0:	d8801c17 	ldw	r2,112(sp)
    c2b4:	38c3ad0e 	bge	r7,r3,d16c <___vfiprintf_internal_r+0x12fc>
    c2b8:	02820034 	movhi	r10,2048
    c2bc:	52808d04 	addi	r10,r10,564
    c2c0:	dc002915 	stw	r16,164(sp)
    c2c4:	d9801b17 	ldw	r6,108(sp)
    c2c8:	da802415 	stw	r10,144(sp)
    c2cc:	03c001c4 	movi	r15,7
    c2d0:	da402515 	stw	r9,148(sp)
    c2d4:	db802815 	stw	r14,160(sp)
    c2d8:	1821883a 	mov	r16,r3
    c2dc:	00000506 	br	c2f4 <___vfiprintf_internal_r+0x484>
    c2e0:	31400084 	addi	r5,r6,2
    c2e4:	42000204 	addi	r8,r8,8
    c2e8:	200d883a 	mov	r6,r4
    c2ec:	843ffc04 	addi	r16,r16,-16
    c2f0:	3c000d0e 	bge	r7,r16,c328 <___vfiprintf_internal_r+0x4b8>
    c2f4:	10800404 	addi	r2,r2,16
    c2f8:	31000044 	addi	r4,r6,1
    c2fc:	45800015 	stw	r22,0(r8)
    c300:	41c00115 	stw	r7,4(r8)
    c304:	d8801c15 	stw	r2,112(sp)
    c308:	d9001b15 	stw	r4,108(sp)
    c30c:	793ff40e 	bge	r15,r4,c2e0 <__alt_data_end+0xf000c2e0>
    c310:	1001b51e 	bne	r2,zero,c9e8 <___vfiprintf_internal_r+0xb78>
    c314:	843ffc04 	addi	r16,r16,-16
    c318:	000d883a 	mov	r6,zero
    c31c:	01400044 	movi	r5,1
    c320:	d811883a 	mov	r8,sp
    c324:	3c3ff316 	blt	r7,r16,c2f4 <__alt_data_end+0xf000c2f4>
    c328:	8007883a 	mov	r3,r16
    c32c:	da402517 	ldw	r9,148(sp)
    c330:	db802817 	ldw	r14,160(sp)
    c334:	dc002917 	ldw	r16,164(sp)
    c338:	da802417 	ldw	r10,144(sp)
    c33c:	1885883a 	add	r2,r3,r2
    c340:	40c00115 	stw	r3,4(r8)
    c344:	42800015 	stw	r10,0(r8)
    c348:	d8801c15 	stw	r2,112(sp)
    c34c:	d9401b15 	stw	r5,108(sp)
    c350:	00c001c4 	movi	r3,7
    c354:	19426016 	blt	r3,r5,ccd8 <___vfiprintf_internal_r+0xe68>
    c358:	d8c01d87 	ldb	r3,118(sp)
    c35c:	42000204 	addi	r8,r8,8
    c360:	29000044 	addi	r4,r5,1
    c364:	1801b31e 	bne	r3,zero,ca34 <___vfiprintf_internal_r+0xbc4>
    c368:	7001c026 	beq	r14,zero,ca6c <___vfiprintf_internal_r+0xbfc>
    c36c:	d8c01d04 	addi	r3,sp,116
    c370:	10800084 	addi	r2,r2,2
    c374:	40c00015 	stw	r3,0(r8)
    c378:	00c00084 	movi	r3,2
    c37c:	40c00115 	stw	r3,4(r8)
    c380:	d8801c15 	stw	r2,112(sp)
    c384:	d9001b15 	stw	r4,108(sp)
    c388:	00c001c4 	movi	r3,7
    c38c:	1902650e 	bge	r3,r4,cd24 <___vfiprintf_internal_r+0xeb4>
    c390:	10029a1e 	bne	r2,zero,cdfc <___vfiprintf_internal_r+0xf8c>
    c394:	00c02004 	movi	r3,128
    c398:	01000044 	movi	r4,1
    c39c:	000b883a 	mov	r5,zero
    c3a0:	d811883a 	mov	r8,sp
    c3a4:	e0c1b31e 	bne	fp,r3,ca74 <___vfiprintf_internal_r+0xc04>
    c3a8:	8cb9c83a 	sub	fp,r17,r18
    c3ac:	0701b10e 	bge	zero,fp,ca74 <___vfiprintf_internal_r+0xc04>
    c3b0:	01c00404 	movi	r7,16
    c3b4:	3f03890e 	bge	r7,fp,d1dc <___vfiprintf_internal_r+0x136c>
    c3b8:	00c20034 	movhi	r3,2048
    c3bc:	18c08904 	addi	r3,r3,548
    c3c0:	d8c02415 	stw	r3,144(sp)
    c3c4:	8007883a 	mov	r3,r16
    c3c8:	034001c4 	movi	r13,7
    c3cc:	e021883a 	mov	r16,fp
    c3d0:	da402515 	stw	r9,148(sp)
    c3d4:	1839883a 	mov	fp,r3
    c3d8:	00000506 	br	c3f0 <___vfiprintf_internal_r+0x580>
    c3dc:	29800084 	addi	r6,r5,2
    c3e0:	42000204 	addi	r8,r8,8
    c3e4:	180b883a 	mov	r5,r3
    c3e8:	843ffc04 	addi	r16,r16,-16
    c3ec:	3c000d0e 	bge	r7,r16,c424 <___vfiprintf_internal_r+0x5b4>
    c3f0:	10800404 	addi	r2,r2,16
    c3f4:	28c00044 	addi	r3,r5,1
    c3f8:	45c00015 	stw	r23,0(r8)
    c3fc:	41c00115 	stw	r7,4(r8)
    c400:	d8801c15 	stw	r2,112(sp)
    c404:	d8c01b15 	stw	r3,108(sp)
    c408:	68fff40e 	bge	r13,r3,c3dc <__alt_data_end+0xf000c3dc>
    c40c:	1002241e 	bne	r2,zero,cca0 <___vfiprintf_internal_r+0xe30>
    c410:	843ffc04 	addi	r16,r16,-16
    c414:	01800044 	movi	r6,1
    c418:	000b883a 	mov	r5,zero
    c41c:	d811883a 	mov	r8,sp
    c420:	3c3ff316 	blt	r7,r16,c3f0 <__alt_data_end+0xf000c3f0>
    c424:	da402517 	ldw	r9,148(sp)
    c428:	e007883a 	mov	r3,fp
    c42c:	8039883a 	mov	fp,r16
    c430:	1821883a 	mov	r16,r3
    c434:	d8c02417 	ldw	r3,144(sp)
    c438:	1705883a 	add	r2,r2,fp
    c43c:	47000115 	stw	fp,4(r8)
    c440:	40c00015 	stw	r3,0(r8)
    c444:	d8801c15 	stw	r2,112(sp)
    c448:	d9801b15 	stw	r6,108(sp)
    c44c:	00c001c4 	movi	r3,7
    c450:	19827616 	blt	r3,r6,ce2c <___vfiprintf_internal_r+0xfbc>
    c454:	4cf9c83a 	sub	fp,r9,r19
    c458:	42000204 	addi	r8,r8,8
    c45c:	31000044 	addi	r4,r6,1
    c460:	300b883a 	mov	r5,r6
    c464:	07018516 	blt	zero,fp,ca7c <___vfiprintf_internal_r+0xc0c>
    c468:	9885883a 	add	r2,r19,r2
    c46c:	45400015 	stw	r21,0(r8)
    c470:	44c00115 	stw	r19,4(r8)
    c474:	d8801c15 	stw	r2,112(sp)
    c478:	d9001b15 	stw	r4,108(sp)
    c47c:	00c001c4 	movi	r3,7
    c480:	1901dd0e 	bge	r3,r4,cbf8 <___vfiprintf_internal_r+0xd88>
    c484:	1002401e 	bne	r2,zero,cd88 <___vfiprintf_internal_r+0xf18>
    c488:	d8001b15 	stw	zero,108(sp)
    c48c:	a2c0010c 	andi	r11,r20,4
    c490:	58000226 	beq	r11,zero,c49c <___vfiprintf_internal_r+0x62c>
    c494:	8ca7c83a 	sub	r19,r17,r18
    c498:	04c2f216 	blt	zero,r19,d064 <___vfiprintf_internal_r+0x11f4>
    c49c:	8c80010e 	bge	r17,r18,c4a4 <___vfiprintf_internal_r+0x634>
    c4a0:	9023883a 	mov	r17,r18
    c4a4:	da802317 	ldw	r10,140(sp)
    c4a8:	5455883a 	add	r10,r10,r17
    c4ac:	da802315 	stw	r10,140(sp)
    c4b0:	d8001b15 	stw	zero,108(sp)
    c4b4:	d811883a 	mov	r8,sp
    c4b8:	003ea206 	br	bf44 <__alt_data_end+0xf000bf44>
    c4bc:	a5000814 	ori	r20,r20,32
    c4c0:	80c00007 	ldb	r3,0(r16)
    c4c4:	003ec906 	br	bfec <__alt_data_end+0xf000bfec>
    c4c8:	80c00007 	ldb	r3,0(r16)
    c4cc:	1b030926 	beq	r3,r12,d0f4 <___vfiprintf_internal_r+0x1284>
    c4d0:	a5000414 	ori	r20,r20,16
    c4d4:	003ec506 	br	bfec <__alt_data_end+0xf000bfec>
    c4d8:	21003fcc 	andi	r4,r4,255
    c4dc:	20035e1e 	bne	r4,zero,d258 <___vfiprintf_internal_r+0x13e8>
    c4e0:	a080080c 	andi	r2,r20,32
    c4e4:	1002a526 	beq	r2,zero,cf7c <___vfiprintf_internal_r+0x110c>
    c4e8:	da802217 	ldw	r10,136(sp)
    c4ec:	50800017 	ldw	r2,0(r10)
    c4f0:	da802317 	ldw	r10,140(sp)
    c4f4:	5007d7fa 	srai	r3,r10,31
    c4f8:	da802217 	ldw	r10,136(sp)
    c4fc:	10c00115 	stw	r3,4(r2)
    c500:	52800104 	addi	r10,r10,4
    c504:	da802215 	stw	r10,136(sp)
    c508:	da802317 	ldw	r10,140(sp)
    c50c:	12800015 	stw	r10,0(r2)
    c510:	003e8c06 	br	bf44 <__alt_data_end+0xf000bf44>
    c514:	21003fcc 	andi	r4,r4,255
    c518:	2003511e 	bne	r4,zero,d260 <___vfiprintf_internal_r+0x13f0>
    c51c:	a080080c 	andi	r2,r20,32
    c520:	1000a126 	beq	r2,zero,c7a8 <___vfiprintf_internal_r+0x938>
    c524:	da802217 	ldw	r10,136(sp)
    c528:	d8001d85 	stb	zero,118(sp)
    c52c:	50800204 	addi	r2,r10,8
    c530:	54800017 	ldw	r18,0(r10)
    c534:	54c00117 	ldw	r19,4(r10)
    c538:	4802b416 	blt	r9,zero,d00c <___vfiprintf_internal_r+0x119c>
    c53c:	013fdfc4 	movi	r4,-129
    c540:	94c6b03a 	or	r3,r18,r19
    c544:	d8802215 	stw	r2,136(sp)
    c548:	a128703a 	and	r20,r20,r4
    c54c:	1800a226 	beq	r3,zero,c7d8 <___vfiprintf_internal_r+0x968>
    c550:	0039883a 	mov	fp,zero
    c554:	dd401a04 	addi	r21,sp,104
    c558:	9006d0fa 	srli	r3,r18,3
    c55c:	9808977a 	slli	r4,r19,29
    c560:	9826d0fa 	srli	r19,r19,3
    c564:	948001cc 	andi	r18,r18,7
    c568:	90800c04 	addi	r2,r18,48
    c56c:	ad7fffc4 	addi	r21,r21,-1
    c570:	20e4b03a 	or	r18,r4,r3
    c574:	a8800005 	stb	r2,0(r21)
    c578:	94c6b03a 	or	r3,r18,r19
    c57c:	183ff61e 	bne	r3,zero,c558 <__alt_data_end+0xf000c558>
    c580:	a0c0004c 	andi	r3,r20,1
    c584:	18005926 	beq	r3,zero,c6ec <___vfiprintf_internal_r+0x87c>
    c588:	10803fcc 	andi	r2,r2,255
    c58c:	1080201c 	xori	r2,r2,128
    c590:	10bfe004 	addi	r2,r2,-128
    c594:	00c00c04 	movi	r3,48
    c598:	10c05426 	beq	r2,r3,c6ec <___vfiprintf_internal_r+0x87c>
    c59c:	da801e17 	ldw	r10,120(sp)
    c5a0:	a8bfffc4 	addi	r2,r21,-1
    c5a4:	a8ffffc5 	stb	r3,-1(r21)
    c5a8:	50a7c83a 	sub	r19,r10,r2
    c5ac:	102b883a 	mov	r21,r2
    c5b0:	003f2f06 	br	c270 <__alt_data_end+0xf000c270>
    c5b4:	21003fcc 	andi	r4,r4,255
    c5b8:	2003421e 	bne	r4,zero,d2c4 <___vfiprintf_internal_r+0x1454>
    c5bc:	00820034 	movhi	r2,2048
    c5c0:	10802804 	addi	r2,r2,160
    c5c4:	d8802615 	stw	r2,152(sp)
    c5c8:	a080080c 	andi	r2,r20,32
    c5cc:	1000aa26 	beq	r2,zero,c878 <___vfiprintf_internal_r+0xa08>
    c5d0:	da802217 	ldw	r10,136(sp)
    c5d4:	54800017 	ldw	r18,0(r10)
    c5d8:	54c00117 	ldw	r19,4(r10)
    c5dc:	52800204 	addi	r10,r10,8
    c5e0:	da802215 	stw	r10,136(sp)
    c5e4:	a080004c 	andi	r2,r20,1
    c5e8:	1001d226 	beq	r2,zero,cd34 <___vfiprintf_internal_r+0xec4>
    c5ec:	94c4b03a 	or	r2,r18,r19
    c5f0:	1002351e 	bne	r2,zero,cec8 <___vfiprintf_internal_r+0x1058>
    c5f4:	d8001d85 	stb	zero,118(sp)
    c5f8:	48022216 	blt	r9,zero,ce84 <___vfiprintf_internal_r+0x1014>
    c5fc:	00bfdfc4 	movi	r2,-129
    c600:	a0a8703a 	and	r20,r20,r2
    c604:	003f1506 	br	c25c <__alt_data_end+0xf000c25c>
    c608:	da802217 	ldw	r10,136(sp)
    c60c:	04800044 	movi	r18,1
    c610:	d8001d85 	stb	zero,118(sp)
    c614:	50800017 	ldw	r2,0(r10)
    c618:	52800104 	addi	r10,r10,4
    c61c:	da802215 	stw	r10,136(sp)
    c620:	d8801005 	stb	r2,64(sp)
    c624:	9027883a 	mov	r19,r18
    c628:	dd401004 	addi	r21,sp,64
    c62c:	0013883a 	mov	r9,zero
    c630:	003f1706 	br	c290 <__alt_data_end+0xf000c290>
    c634:	21003fcc 	andi	r4,r4,255
    c638:	2003201e 	bne	r4,zero,d2bc <___vfiprintf_internal_r+0x144c>
    c63c:	a080080c 	andi	r2,r20,32
    c640:	10004b26 	beq	r2,zero,c770 <___vfiprintf_internal_r+0x900>
    c644:	da802217 	ldw	r10,136(sp)
    c648:	50800117 	ldw	r2,4(r10)
    c64c:	54800017 	ldw	r18,0(r10)
    c650:	52800204 	addi	r10,r10,8
    c654:	da802215 	stw	r10,136(sp)
    c658:	1027883a 	mov	r19,r2
    c65c:	10022c16 	blt	r2,zero,cf10 <___vfiprintf_internal_r+0x10a0>
    c660:	df001d83 	ldbu	fp,118(sp)
    c664:	48007216 	blt	r9,zero,c830 <___vfiprintf_internal_r+0x9c0>
    c668:	00ffdfc4 	movi	r3,-129
    c66c:	94c4b03a 	or	r2,r18,r19
    c670:	a0e8703a 	and	r20,r20,r3
    c674:	1000cc26 	beq	r2,zero,c9a8 <___vfiprintf_internal_r+0xb38>
    c678:	98021026 	beq	r19,zero,cebc <___vfiprintf_internal_r+0x104c>
    c67c:	dc402415 	stw	r17,144(sp)
    c680:	dc002515 	stw	r16,148(sp)
    c684:	9823883a 	mov	r17,r19
    c688:	9021883a 	mov	r16,r18
    c68c:	dd401a04 	addi	r21,sp,104
    c690:	4825883a 	mov	r18,r9
    c694:	4027883a 	mov	r19,r8
    c698:	8009883a 	mov	r4,r16
    c69c:	880b883a 	mov	r5,r17
    c6a0:	01800284 	movi	r6,10
    c6a4:	000f883a 	mov	r7,zero
    c6a8:	000edcc0 	call	edcc <__umoddi3>
    c6ac:	10800c04 	addi	r2,r2,48
    c6b0:	ad7fffc4 	addi	r21,r21,-1
    c6b4:	8009883a 	mov	r4,r16
    c6b8:	880b883a 	mov	r5,r17
    c6bc:	a8800005 	stb	r2,0(r21)
    c6c0:	01800284 	movi	r6,10
    c6c4:	000f883a 	mov	r7,zero
    c6c8:	000e8540 	call	e854 <__udivdi3>
    c6cc:	1021883a 	mov	r16,r2
    c6d0:	10c4b03a 	or	r2,r2,r3
    c6d4:	1823883a 	mov	r17,r3
    c6d8:	103fef1e 	bne	r2,zero,c698 <__alt_data_end+0xf000c698>
    c6dc:	dc402417 	ldw	r17,144(sp)
    c6e0:	dc002517 	ldw	r16,148(sp)
    c6e4:	9013883a 	mov	r9,r18
    c6e8:	9811883a 	mov	r8,r19
    c6ec:	da801e17 	ldw	r10,120(sp)
    c6f0:	5567c83a 	sub	r19,r10,r21
    c6f4:	003ede06 	br	c270 <__alt_data_end+0xf000c270>
    c6f8:	38803fcc 	andi	r2,r7,255
    c6fc:	1080201c 	xori	r2,r2,128
    c700:	10bfe004 	addi	r2,r2,-128
    c704:	1002371e 	bne	r2,zero,cfe4 <___vfiprintf_internal_r+0x1174>
    c708:	01000044 	movi	r4,1
    c70c:	01c00804 	movi	r7,32
    c710:	80c00007 	ldb	r3,0(r16)
    c714:	003e3506 	br	bfec <__alt_data_end+0xf000bfec>
    c718:	a5000054 	ori	r20,r20,1
    c71c:	80c00007 	ldb	r3,0(r16)
    c720:	003e3206 	br	bfec <__alt_data_end+0xf000bfec>
    c724:	a5002014 	ori	r20,r20,128
    c728:	80c00007 	ldb	r3,0(r16)
    c72c:	003e2f06 	br	bfec <__alt_data_end+0xf000bfec>
    c730:	8015883a 	mov	r10,r16
    c734:	0023883a 	mov	r17,zero
    c738:	18bff404 	addi	r2,r3,-48
    c73c:	50c00007 	ldb	r3,0(r10)
    c740:	8c4002a4 	muli	r17,r17,10
    c744:	84000044 	addi	r16,r16,1
    c748:	8015883a 	mov	r10,r16
    c74c:	1463883a 	add	r17,r2,r17
    c750:	18bff404 	addi	r2,r3,-48
    c754:	30bff92e 	bgeu	r6,r2,c73c <__alt_data_end+0xf000c73c>
    c758:	003e2506 	br	bff0 <__alt_data_end+0xf000bff0>
    c75c:	21003fcc 	andi	r4,r4,255
    c760:	2002d41e 	bne	r4,zero,d2b4 <___vfiprintf_internal_r+0x1444>
    c764:	a5000414 	ori	r20,r20,16
    c768:	a080080c 	andi	r2,r20,32
    c76c:	103fb51e 	bne	r2,zero,c644 <__alt_data_end+0xf000c644>
    c770:	a080040c 	andi	r2,r20,16
    c774:	1001f826 	beq	r2,zero,cf58 <___vfiprintf_internal_r+0x10e8>
    c778:	da802217 	ldw	r10,136(sp)
    c77c:	54800017 	ldw	r18,0(r10)
    c780:	52800104 	addi	r10,r10,4
    c784:	da802215 	stw	r10,136(sp)
    c788:	9027d7fa 	srai	r19,r18,31
    c78c:	9805883a 	mov	r2,r19
    c790:	003fb206 	br	c65c <__alt_data_end+0xf000c65c>
    c794:	21003fcc 	andi	r4,r4,255
    c798:	2002c41e 	bne	r4,zero,d2ac <___vfiprintf_internal_r+0x143c>
    c79c:	a5000414 	ori	r20,r20,16
    c7a0:	a080080c 	andi	r2,r20,32
    c7a4:	103f5f1e 	bne	r2,zero,c524 <__alt_data_end+0xf000c524>
    c7a8:	a080040c 	andi	r2,r20,16
    c7ac:	10020f26 	beq	r2,zero,cfec <___vfiprintf_internal_r+0x117c>
    c7b0:	da802217 	ldw	r10,136(sp)
    c7b4:	d8001d85 	stb	zero,118(sp)
    c7b8:	0027883a 	mov	r19,zero
    c7bc:	50800104 	addi	r2,r10,4
    c7c0:	54800017 	ldw	r18,0(r10)
    c7c4:	48021116 	blt	r9,zero,d00c <___vfiprintf_internal_r+0x119c>
    c7c8:	00ffdfc4 	movi	r3,-129
    c7cc:	d8802215 	stw	r2,136(sp)
    c7d0:	a0e8703a 	and	r20,r20,r3
    c7d4:	903f5e1e 	bne	r18,zero,c550 <__alt_data_end+0xf000c550>
    c7d8:	0039883a 	mov	fp,zero
    c7dc:	4802a626 	beq	r9,zero,d278 <___vfiprintf_internal_r+0x1408>
    c7e0:	0025883a 	mov	r18,zero
    c7e4:	0027883a 	mov	r19,zero
    c7e8:	003f5a06 	br	c554 <__alt_data_end+0xf000c554>
    c7ec:	21003fcc 	andi	r4,r4,255
    c7f0:	20029f1e 	bne	r4,zero,d270 <___vfiprintf_internal_r+0x1400>
    c7f4:	a5000414 	ori	r20,r20,16
    c7f8:	a080080c 	andi	r2,r20,32
    c7fc:	10005e1e 	bne	r2,zero,c978 <___vfiprintf_internal_r+0xb08>
    c800:	a080040c 	andi	r2,r20,16
    c804:	1001a21e 	bne	r2,zero,ce90 <___vfiprintf_internal_r+0x1020>
    c808:	a080100c 	andi	r2,r20,64
    c80c:	d8001d85 	stb	zero,118(sp)
    c810:	da802217 	ldw	r10,136(sp)
    c814:	1002231e 	bne	r2,zero,d0a4 <___vfiprintf_internal_r+0x1234>
    c818:	50800104 	addi	r2,r10,4
    c81c:	54800017 	ldw	r18,0(r10)
    c820:	0027883a 	mov	r19,zero
    c824:	4801a00e 	bge	r9,zero,cea8 <___vfiprintf_internal_r+0x1038>
    c828:	d8802215 	stw	r2,136(sp)
    c82c:	0039883a 	mov	fp,zero
    c830:	94c4b03a 	or	r2,r18,r19
    c834:	103f901e 	bne	r2,zero,c678 <__alt_data_end+0xf000c678>
    c838:	00800044 	movi	r2,1
    c83c:	10803fcc 	andi	r2,r2,255
    c840:	00c00044 	movi	r3,1
    c844:	10c05926 	beq	r2,r3,c9ac <___vfiprintf_internal_r+0xb3c>
    c848:	00c00084 	movi	r3,2
    c84c:	10ffe41e 	bne	r2,r3,c7e0 <__alt_data_end+0xf000c7e0>
    c850:	0025883a 	mov	r18,zero
    c854:	0027883a 	mov	r19,zero
    c858:	00013d06 	br	cd50 <___vfiprintf_internal_r+0xee0>
    c85c:	21003fcc 	andi	r4,r4,255
    c860:	2002811e 	bne	r4,zero,d268 <___vfiprintf_internal_r+0x13f8>
    c864:	00820034 	movhi	r2,2048
    c868:	10802304 	addi	r2,r2,140
    c86c:	d8802615 	stw	r2,152(sp)
    c870:	a080080c 	andi	r2,r20,32
    c874:	103f561e 	bne	r2,zero,c5d0 <__alt_data_end+0xf000c5d0>
    c878:	a080040c 	andi	r2,r20,16
    c87c:	1001d126 	beq	r2,zero,cfc4 <___vfiprintf_internal_r+0x1154>
    c880:	da802217 	ldw	r10,136(sp)
    c884:	0027883a 	mov	r19,zero
    c888:	54800017 	ldw	r18,0(r10)
    c88c:	52800104 	addi	r10,r10,4
    c890:	da802215 	stw	r10,136(sp)
    c894:	003f5306 	br	c5e4 <__alt_data_end+0xf000c5e4>
    c898:	da802217 	ldw	r10,136(sp)
    c89c:	d8001d85 	stb	zero,118(sp)
    c8a0:	55400017 	ldw	r21,0(r10)
    c8a4:	50c00104 	addi	r3,r10,4
    c8a8:	a8024226 	beq	r21,zero,d1b4 <___vfiprintf_internal_r+0x1344>
    c8ac:	48021816 	blt	r9,zero,d110 <___vfiprintf_internal_r+0x12a0>
    c8b0:	480d883a 	mov	r6,r9
    c8b4:	000b883a 	mov	r5,zero
    c8b8:	a809883a 	mov	r4,r21
    c8bc:	d8c02a15 	stw	r3,168(sp)
    c8c0:	da002b15 	stw	r8,172(sp)
    c8c4:	da402c15 	stw	r9,176(sp)
    c8c8:	000a9040 	call	a904 <memchr>
    c8cc:	d8c02a17 	ldw	r3,168(sp)
    c8d0:	da002b17 	ldw	r8,172(sp)
    c8d4:	da402c17 	ldw	r9,176(sp)
    c8d8:	10024826 	beq	r2,zero,d1fc <___vfiprintf_internal_r+0x138c>
    c8dc:	1567c83a 	sub	r19,r2,r21
    c8e0:	df001d83 	ldbu	fp,118(sp)
    c8e4:	d8c02215 	stw	r3,136(sp)
    c8e8:	0013883a 	mov	r9,zero
    c8ec:	003e6006 	br	c270 <__alt_data_end+0xf000c270>
    c8f0:	21003fcc 	andi	r4,r4,255
    c8f4:	203fc026 	beq	r4,zero,c7f8 <__alt_data_end+0xf000c7f8>
    c8f8:	d9c01d85 	stb	r7,118(sp)
    c8fc:	003fbe06 	br	c7f8 <__alt_data_end+0xf000c7f8>
    c900:	da802217 	ldw	r10,136(sp)
    c904:	54400017 	ldw	r17,0(r10)
    c908:	50800104 	addi	r2,r10,4
    c90c:	883e3b16 	blt	r17,zero,c1fc <__alt_data_end+0xf000c1fc>
    c910:	d8802215 	stw	r2,136(sp)
    c914:	80c00007 	ldb	r3,0(r16)
    c918:	003db406 	br	bfec <__alt_data_end+0xf000bfec>
    c91c:	01000044 	movi	r4,1
    c920:	01c00ac4 	movi	r7,43
    c924:	80c00007 	ldb	r3,0(r16)
    c928:	003db006 	br	bfec <__alt_data_end+0xf000bfec>
    c92c:	80c00007 	ldb	r3,0(r16)
    c930:	82800044 	addi	r10,r16,1
    c934:	1b423c26 	beq	r3,r13,d228 <___vfiprintf_internal_r+0x13b8>
    c938:	18bff404 	addi	r2,r3,-48
    c93c:	0013883a 	mov	r9,zero
    c940:	30822b36 	bltu	r6,r2,d1f0 <___vfiprintf_internal_r+0x1380>
    c944:	50c00007 	ldb	r3,0(r10)
    c948:	4a4002a4 	muli	r9,r9,10
    c94c:	54000044 	addi	r16,r10,1
    c950:	8015883a 	mov	r10,r16
    c954:	4893883a 	add	r9,r9,r2
    c958:	18bff404 	addi	r2,r3,-48
    c95c:	30bff92e 	bgeu	r6,r2,c944 <__alt_data_end+0xf000c944>
    c960:	483da30e 	bge	r9,zero,bff0 <__alt_data_end+0xf000bff0>
    c964:	027fffc4 	movi	r9,-1
    c968:	003da106 	br	bff0 <__alt_data_end+0xf000bff0>
    c96c:	a5001014 	ori	r20,r20,64
    c970:	80c00007 	ldb	r3,0(r16)
    c974:	003d9d06 	br	bfec <__alt_data_end+0xf000bfec>
    c978:	da802217 	ldw	r10,136(sp)
    c97c:	d8001d85 	stb	zero,118(sp)
    c980:	50c00204 	addi	r3,r10,8
    c984:	54800017 	ldw	r18,0(r10)
    c988:	54c00117 	ldw	r19,4(r10)
    c98c:	4801ca16 	blt	r9,zero,d0b8 <___vfiprintf_internal_r+0x1248>
    c990:	013fdfc4 	movi	r4,-129
    c994:	94c4b03a 	or	r2,r18,r19
    c998:	d8c02215 	stw	r3,136(sp)
    c99c:	a128703a 	and	r20,r20,r4
    c9a0:	0039883a 	mov	fp,zero
    c9a4:	103f341e 	bne	r2,zero,c678 <__alt_data_end+0xf000c678>
    c9a8:	483e2e26 	beq	r9,zero,c264 <__alt_data_end+0xf000c264>
    c9ac:	0025883a 	mov	r18,zero
    c9b0:	94800c04 	addi	r18,r18,48
    c9b4:	dc8019c5 	stb	r18,103(sp)
    c9b8:	dcc02717 	ldw	r19,156(sp)
    c9bc:	dd4019c4 	addi	r21,sp,103
    c9c0:	003e2b06 	br	c270 <__alt_data_end+0xf000c270>
    c9c4:	21003fcc 	andi	r4,r4,255
    c9c8:	2002361e 	bne	r4,zero,d2a4 <___vfiprintf_internal_r+0x1434>
    c9cc:	1801c126 	beq	r3,zero,d0d4 <___vfiprintf_internal_r+0x1264>
    c9d0:	04800044 	movi	r18,1
    c9d4:	d8c01005 	stb	r3,64(sp)
    c9d8:	d8001d85 	stb	zero,118(sp)
    c9dc:	9027883a 	mov	r19,r18
    c9e0:	dd401004 	addi	r21,sp,64
    c9e4:	003f1106 	br	c62c <__alt_data_end+0xf000c62c>
    c9e8:	d9402117 	ldw	r5,132(sp)
    c9ec:	d9002017 	ldw	r4,128(sp)
    c9f0:	d9801a04 	addi	r6,sp,104
    c9f4:	d9c02b15 	stw	r7,172(sp)
    c9f8:	dbc02a15 	stw	r15,168(sp)
    c9fc:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    ca00:	d9c02b17 	ldw	r7,172(sp)
    ca04:	dbc02a17 	ldw	r15,168(sp)
    ca08:	10006d1e 	bne	r2,zero,cbc0 <___vfiprintf_internal_r+0xd50>
    ca0c:	d9801b17 	ldw	r6,108(sp)
    ca10:	d8801c17 	ldw	r2,112(sp)
    ca14:	d811883a 	mov	r8,sp
    ca18:	31400044 	addi	r5,r6,1
    ca1c:	003e3306 	br	c2ec <__alt_data_end+0xf000c2ec>
    ca20:	d9401b17 	ldw	r5,108(sp)
    ca24:	d8801c17 	ldw	r2,112(sp)
    ca28:	29000044 	addi	r4,r5,1
    ca2c:	d8c01d87 	ldb	r3,118(sp)
    ca30:	183e4d26 	beq	r3,zero,c368 <__alt_data_end+0xf000c368>
    ca34:	00c00044 	movi	r3,1
    ca38:	d9401d84 	addi	r5,sp,118
    ca3c:	10c5883a 	add	r2,r2,r3
    ca40:	41400015 	stw	r5,0(r8)
    ca44:	40c00115 	stw	r3,4(r8)
    ca48:	d8801c15 	stw	r2,112(sp)
    ca4c:	d9001b15 	stw	r4,108(sp)
    ca50:	014001c4 	movi	r5,7
    ca54:	2900a90e 	bge	r5,r4,ccfc <___vfiprintf_internal_r+0xe8c>
    ca58:	1000da1e 	bne	r2,zero,cdc4 <___vfiprintf_internal_r+0xf54>
    ca5c:	7000ab1e 	bne	r14,zero,cd0c <___vfiprintf_internal_r+0xe9c>
    ca60:	000b883a 	mov	r5,zero
    ca64:	1809883a 	mov	r4,r3
    ca68:	d811883a 	mov	r8,sp
    ca6c:	00c02004 	movi	r3,128
    ca70:	e0fe4d26 	beq	fp,r3,c3a8 <__alt_data_end+0xf000c3a8>
    ca74:	4cf9c83a 	sub	fp,r9,r19
    ca78:	073e7b0e 	bge	zero,fp,c468 <__alt_data_end+0xf000c468>
    ca7c:	01c00404 	movi	r7,16
    ca80:	3f01900e 	bge	r7,fp,d0c4 <___vfiprintf_internal_r+0x1254>
    ca84:	00c20034 	movhi	r3,2048
    ca88:	18c08904 	addi	r3,r3,548
    ca8c:	d8c02415 	stw	r3,144(sp)
    ca90:	034001c4 	movi	r13,7
    ca94:	00000506 	br	caac <___vfiprintf_internal_r+0xc3c>
    ca98:	29000084 	addi	r4,r5,2
    ca9c:	42000204 	addi	r8,r8,8
    caa0:	180b883a 	mov	r5,r3
    caa4:	e73ffc04 	addi	fp,fp,-16
    caa8:	3f000d0e 	bge	r7,fp,cae0 <___vfiprintf_internal_r+0xc70>
    caac:	10800404 	addi	r2,r2,16
    cab0:	28c00044 	addi	r3,r5,1
    cab4:	45c00015 	stw	r23,0(r8)
    cab8:	41c00115 	stw	r7,4(r8)
    cabc:	d8801c15 	stw	r2,112(sp)
    cac0:	d8c01b15 	stw	r3,108(sp)
    cac4:	68fff40e 	bge	r13,r3,ca98 <__alt_data_end+0xf000ca98>
    cac8:	1000101e 	bne	r2,zero,cb0c <___vfiprintf_internal_r+0xc9c>
    cacc:	e73ffc04 	addi	fp,fp,-16
    cad0:	01000044 	movi	r4,1
    cad4:	000b883a 	mov	r5,zero
    cad8:	d811883a 	mov	r8,sp
    cadc:	3f3ff316 	blt	r7,fp,caac <__alt_data_end+0xf000caac>
    cae0:	da802417 	ldw	r10,144(sp)
    cae4:	1705883a 	add	r2,r2,fp
    cae8:	47000115 	stw	fp,4(r8)
    caec:	42800015 	stw	r10,0(r8)
    caf0:	d8801c15 	stw	r2,112(sp)
    caf4:	d9001b15 	stw	r4,108(sp)
    caf8:	00c001c4 	movi	r3,7
    cafc:	19003616 	blt	r3,r4,cbd8 <___vfiprintf_internal_r+0xd68>
    cb00:	42000204 	addi	r8,r8,8
    cb04:	21000044 	addi	r4,r4,1
    cb08:	003e5706 	br	c468 <__alt_data_end+0xf000c468>
    cb0c:	d9402117 	ldw	r5,132(sp)
    cb10:	d9002017 	ldw	r4,128(sp)
    cb14:	d9801a04 	addi	r6,sp,104
    cb18:	d9c02b15 	stw	r7,172(sp)
    cb1c:	db402a15 	stw	r13,168(sp)
    cb20:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cb24:	d9c02b17 	ldw	r7,172(sp)
    cb28:	db402a17 	ldw	r13,168(sp)
    cb2c:	1000241e 	bne	r2,zero,cbc0 <___vfiprintf_internal_r+0xd50>
    cb30:	d9401b17 	ldw	r5,108(sp)
    cb34:	d8801c17 	ldw	r2,112(sp)
    cb38:	d811883a 	mov	r8,sp
    cb3c:	29000044 	addi	r4,r5,1
    cb40:	003fd806 	br	caa4 <__alt_data_end+0xf000caa4>
    cb44:	d9401b17 	ldw	r5,108(sp)
    cb48:	00c20034 	movhi	r3,2048
    cb4c:	18c08d04 	addi	r3,r3,564
    cb50:	d8c02415 	stw	r3,144(sp)
    cb54:	29400044 	addi	r5,r5,1
    cb58:	d8c02417 	ldw	r3,144(sp)
    cb5c:	14c5883a 	add	r2,r2,r19
    cb60:	44c00115 	stw	r19,4(r8)
    cb64:	40c00015 	stw	r3,0(r8)
    cb68:	d8801c15 	stw	r2,112(sp)
    cb6c:	d9401b15 	stw	r5,108(sp)
    cb70:	00c001c4 	movi	r3,7
    cb74:	1940070e 	bge	r3,r5,cb94 <___vfiprintf_internal_r+0xd24>
    cb78:	103e4826 	beq	r2,zero,c49c <__alt_data_end+0xf000c49c>
    cb7c:	d9402117 	ldw	r5,132(sp)
    cb80:	d9002017 	ldw	r4,128(sp)
    cb84:	d9801a04 	addi	r6,sp,104
    cb88:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cb8c:	10000c1e 	bne	r2,zero,cbc0 <___vfiprintf_internal_r+0xd50>
    cb90:	d8801c17 	ldw	r2,112(sp)
    cb94:	8c80010e 	bge	r17,r18,cb9c <___vfiprintf_internal_r+0xd2c>
    cb98:	9023883a 	mov	r17,r18
    cb9c:	da802317 	ldw	r10,140(sp)
    cba0:	5455883a 	add	r10,r10,r17
    cba4:	da802315 	stw	r10,140(sp)
    cba8:	103e4126 	beq	r2,zero,c4b0 <__alt_data_end+0xf000c4b0>
    cbac:	d9402117 	ldw	r5,132(sp)
    cbb0:	d9002017 	ldw	r4,128(sp)
    cbb4:	d9801a04 	addi	r6,sp,104
    cbb8:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cbbc:	103e3c26 	beq	r2,zero,c4b0 <__alt_data_end+0xf000c4b0>
    cbc0:	dd002117 	ldw	r20,132(sp)
    cbc4:	a080030b 	ldhu	r2,12(r20)
    cbc8:	1080100c 	andi	r2,r2,64
    cbcc:	1001231e 	bne	r2,zero,d05c <___vfiprintf_internal_r+0x11ec>
    cbd0:	d8802317 	ldw	r2,140(sp)
    cbd4:	003d7b06 	br	c1c4 <__alt_data_end+0xf000c1c4>
    cbd8:	1000991e 	bne	r2,zero,ce40 <___vfiprintf_internal_r+0xfd0>
    cbdc:	00c00044 	movi	r3,1
    cbe0:	9805883a 	mov	r2,r19
    cbe4:	dd400015 	stw	r21,0(sp)
    cbe8:	dcc00115 	stw	r19,4(sp)
    cbec:	dcc01c15 	stw	r19,112(sp)
    cbf0:	d8c01b15 	stw	r3,108(sp)
    cbf4:	d811883a 	mov	r8,sp
    cbf8:	42000204 	addi	r8,r8,8
    cbfc:	a2c0010c 	andi	r11,r20,4
    cc00:	583fe426 	beq	r11,zero,cb94 <__alt_data_end+0xf000cb94>
    cc04:	8ca7c83a 	sub	r19,r17,r18
    cc08:	04ffe20e 	bge	zero,r19,cb94 <__alt_data_end+0xf000cb94>
    cc0c:	01c00404 	movi	r7,16
    cc10:	3cffcc0e 	bge	r7,r19,cb44 <__alt_data_end+0xf000cb44>
    cc14:	02820034 	movhi	r10,2048
    cc18:	52808d04 	addi	r10,r10,564
    cc1c:	d9001b17 	ldw	r4,108(sp)
    cc20:	da802415 	stw	r10,144(sp)
    cc24:	382b883a 	mov	r21,r7
    cc28:	050001c4 	movi	r20,7
    cc2c:	df002017 	ldw	fp,128(sp)
    cc30:	00000506 	br	cc48 <___vfiprintf_internal_r+0xdd8>
    cc34:	21400084 	addi	r5,r4,2
    cc38:	42000204 	addi	r8,r8,8
    cc3c:	1809883a 	mov	r4,r3
    cc40:	9cfffc04 	addi	r19,r19,-16
    cc44:	acffc40e 	bge	r21,r19,cb58 <__alt_data_end+0xf000cb58>
    cc48:	10800404 	addi	r2,r2,16
    cc4c:	20c00044 	addi	r3,r4,1
    cc50:	45800015 	stw	r22,0(r8)
    cc54:	45400115 	stw	r21,4(r8)
    cc58:	d8801c15 	stw	r2,112(sp)
    cc5c:	d8c01b15 	stw	r3,108(sp)
    cc60:	a0fff40e 	bge	r20,r3,cc34 <__alt_data_end+0xf000cc34>
    cc64:	1000041e 	bne	r2,zero,cc78 <___vfiprintf_internal_r+0xe08>
    cc68:	01400044 	movi	r5,1
    cc6c:	0009883a 	mov	r4,zero
    cc70:	d811883a 	mov	r8,sp
    cc74:	003ff206 	br	cc40 <__alt_data_end+0xf000cc40>
    cc78:	d9402117 	ldw	r5,132(sp)
    cc7c:	d9801a04 	addi	r6,sp,104
    cc80:	e009883a 	mov	r4,fp
    cc84:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cc88:	103fcd1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    cc8c:	d9001b17 	ldw	r4,108(sp)
    cc90:	d8801c17 	ldw	r2,112(sp)
    cc94:	d811883a 	mov	r8,sp
    cc98:	21400044 	addi	r5,r4,1
    cc9c:	003fe806 	br	cc40 <__alt_data_end+0xf000cc40>
    cca0:	d9402117 	ldw	r5,132(sp)
    cca4:	d9002017 	ldw	r4,128(sp)
    cca8:	d9801a04 	addi	r6,sp,104
    ccac:	d9c02b15 	stw	r7,172(sp)
    ccb0:	db402a15 	stw	r13,168(sp)
    ccb4:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    ccb8:	d9c02b17 	ldw	r7,172(sp)
    ccbc:	db402a17 	ldw	r13,168(sp)
    ccc0:	103fbf1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    ccc4:	d9401b17 	ldw	r5,108(sp)
    ccc8:	d8801c17 	ldw	r2,112(sp)
    cccc:	d811883a 	mov	r8,sp
    ccd0:	29800044 	addi	r6,r5,1
    ccd4:	003dc406 	br	c3e8 <__alt_data_end+0xf000c3e8>
    ccd8:	1000d21e 	bne	r2,zero,d024 <___vfiprintf_internal_r+0x11b4>
    ccdc:	d8c01d87 	ldb	r3,118(sp)
    cce0:	18009526 	beq	r3,zero,cf38 <___vfiprintf_internal_r+0x10c8>
    cce4:	00800044 	movi	r2,1
    cce8:	d8c01d84 	addi	r3,sp,118
    ccec:	1009883a 	mov	r4,r2
    ccf0:	d8c00015 	stw	r3,0(sp)
    ccf4:	d8800115 	stw	r2,4(sp)
    ccf8:	d811883a 	mov	r8,sp
    ccfc:	200b883a 	mov	r5,r4
    cd00:	42000204 	addi	r8,r8,8
    cd04:	21000044 	addi	r4,r4,1
    cd08:	003d9706 	br	c368 <__alt_data_end+0xf000c368>
    cd0c:	d9001d04 	addi	r4,sp,116
    cd10:	00800084 	movi	r2,2
    cd14:	d9000015 	stw	r4,0(sp)
    cd18:	d8800115 	stw	r2,4(sp)
    cd1c:	1809883a 	mov	r4,r3
    cd20:	d811883a 	mov	r8,sp
    cd24:	200b883a 	mov	r5,r4
    cd28:	42000204 	addi	r8,r8,8
    cd2c:	21000044 	addi	r4,r4,1
    cd30:	003f4e06 	br	ca6c <__alt_data_end+0xf000ca6c>
    cd34:	d8001d85 	stb	zero,118(sp)
    cd38:	48005016 	blt	r9,zero,ce7c <___vfiprintf_internal_r+0x100c>
    cd3c:	00ffdfc4 	movi	r3,-129
    cd40:	94c4b03a 	or	r2,r18,r19
    cd44:	a0e8703a 	and	r20,r20,r3
    cd48:	103d4426 	beq	r2,zero,c25c <__alt_data_end+0xf000c25c>
    cd4c:	0039883a 	mov	fp,zero
    cd50:	d9002617 	ldw	r4,152(sp)
    cd54:	dd401a04 	addi	r21,sp,104
    cd58:	908003cc 	andi	r2,r18,15
    cd5c:	9806973a 	slli	r3,r19,28
    cd60:	2085883a 	add	r2,r4,r2
    cd64:	9024d13a 	srli	r18,r18,4
    cd68:	10800003 	ldbu	r2,0(r2)
    cd6c:	9826d13a 	srli	r19,r19,4
    cd70:	ad7fffc4 	addi	r21,r21,-1
    cd74:	1ca4b03a 	or	r18,r3,r18
    cd78:	a8800005 	stb	r2,0(r21)
    cd7c:	94c4b03a 	or	r2,r18,r19
    cd80:	103ff51e 	bne	r2,zero,cd58 <__alt_data_end+0xf000cd58>
    cd84:	003e5906 	br	c6ec <__alt_data_end+0xf000c6ec>
    cd88:	d9402117 	ldw	r5,132(sp)
    cd8c:	d9002017 	ldw	r4,128(sp)
    cd90:	d9801a04 	addi	r6,sp,104
    cd94:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cd98:	103f891e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    cd9c:	d8801c17 	ldw	r2,112(sp)
    cda0:	d811883a 	mov	r8,sp
    cda4:	003f9506 	br	cbfc <__alt_data_end+0xf000cbfc>
    cda8:	d9402117 	ldw	r5,132(sp)
    cdac:	d9002017 	ldw	r4,128(sp)
    cdb0:	d9801a04 	addi	r6,sp,104
    cdb4:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cdb8:	103f811e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    cdbc:	d811883a 	mov	r8,sp
    cdc0:	003ced06 	br	c178 <__alt_data_end+0xf000c178>
    cdc4:	d9402117 	ldw	r5,132(sp)
    cdc8:	d9002017 	ldw	r4,128(sp)
    cdcc:	d9801a04 	addi	r6,sp,104
    cdd0:	da402c15 	stw	r9,176(sp)
    cdd4:	db802a15 	stw	r14,168(sp)
    cdd8:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    cddc:	da402c17 	ldw	r9,176(sp)
    cde0:	db802a17 	ldw	r14,168(sp)
    cde4:	103f761e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    cde8:	d9401b17 	ldw	r5,108(sp)
    cdec:	d8801c17 	ldw	r2,112(sp)
    cdf0:	d811883a 	mov	r8,sp
    cdf4:	29000044 	addi	r4,r5,1
    cdf8:	003d5b06 	br	c368 <__alt_data_end+0xf000c368>
    cdfc:	d9402117 	ldw	r5,132(sp)
    ce00:	d9002017 	ldw	r4,128(sp)
    ce04:	d9801a04 	addi	r6,sp,104
    ce08:	da402c15 	stw	r9,176(sp)
    ce0c:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    ce10:	da402c17 	ldw	r9,176(sp)
    ce14:	103f6a1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    ce18:	d9401b17 	ldw	r5,108(sp)
    ce1c:	d8801c17 	ldw	r2,112(sp)
    ce20:	d811883a 	mov	r8,sp
    ce24:	29000044 	addi	r4,r5,1
    ce28:	003f1006 	br	ca6c <__alt_data_end+0xf000ca6c>
    ce2c:	1000c31e 	bne	r2,zero,d13c <___vfiprintf_internal_r+0x12cc>
    ce30:	01000044 	movi	r4,1
    ce34:	000b883a 	mov	r5,zero
    ce38:	d811883a 	mov	r8,sp
    ce3c:	003f0d06 	br	ca74 <__alt_data_end+0xf000ca74>
    ce40:	d9402117 	ldw	r5,132(sp)
    ce44:	d9002017 	ldw	r4,128(sp)
    ce48:	d9801a04 	addi	r6,sp,104
    ce4c:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    ce50:	103f5b1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    ce54:	d9001b17 	ldw	r4,108(sp)
    ce58:	d8801c17 	ldw	r2,112(sp)
    ce5c:	d811883a 	mov	r8,sp
    ce60:	21000044 	addi	r4,r4,1
    ce64:	003d8006 	br	c468 <__alt_data_end+0xf000c468>
    ce68:	01020034 	movhi	r4,2048
    ce6c:	21002804 	addi	r4,r4,160
    ce70:	d9002615 	stw	r4,152(sp)
    ce74:	d8c02215 	stw	r3,136(sp)
    ce78:	1029883a 	mov	r20,r2
    ce7c:	94c4b03a 	or	r2,r18,r19
    ce80:	103fb21e 	bne	r2,zero,cd4c <__alt_data_end+0xf000cd4c>
    ce84:	0039883a 	mov	fp,zero
    ce88:	00800084 	movi	r2,2
    ce8c:	003e6b06 	br	c83c <__alt_data_end+0xf000c83c>
    ce90:	da802217 	ldw	r10,136(sp)
    ce94:	d8001d85 	stb	zero,118(sp)
    ce98:	0027883a 	mov	r19,zero
    ce9c:	50800104 	addi	r2,r10,4
    cea0:	54800017 	ldw	r18,0(r10)
    cea4:	483e6016 	blt	r9,zero,c828 <__alt_data_end+0xf000c828>
    cea8:	00ffdfc4 	movi	r3,-129
    ceac:	d8802215 	stw	r2,136(sp)
    ceb0:	a0e8703a 	and	r20,r20,r3
    ceb4:	0039883a 	mov	fp,zero
    ceb8:	903ebb26 	beq	r18,zero,c9a8 <__alt_data_end+0xf000c9a8>
    cebc:	00800244 	movi	r2,9
    cec0:	14bdee36 	bltu	r2,r18,c67c <__alt_data_end+0xf000c67c>
    cec4:	003eba06 	br	c9b0 <__alt_data_end+0xf000c9b0>
    cec8:	00800c04 	movi	r2,48
    cecc:	d8c01d45 	stb	r3,117(sp)
    ced0:	d8801d05 	stb	r2,116(sp)
    ced4:	d8001d85 	stb	zero,118(sp)
    ced8:	a0c00094 	ori	r3,r20,2
    cedc:	4800a916 	blt	r9,zero,d184 <___vfiprintf_internal_r+0x1314>
    cee0:	00bfdfc4 	movi	r2,-129
    cee4:	a096703a 	and	r11,r20,r2
    cee8:	5d000094 	ori	r20,r11,2
    ceec:	0039883a 	mov	fp,zero
    cef0:	003f9706 	br	cd50 <__alt_data_end+0xf000cd50>
    cef4:	8025883a 	mov	r18,r16
    cef8:	003c2e06 	br	bfb4 <__alt_data_end+0xf000bfb4>
    cefc:	00820034 	movhi	r2,2048
    cf00:	10802804 	addi	r2,r2,160
    cf04:	0039883a 	mov	fp,zero
    cf08:	d8802615 	stw	r2,152(sp)
    cf0c:	003f9006 	br	cd50 <__alt_data_end+0xf000cd50>
    cf10:	04a5c83a 	sub	r18,zero,r18
    cf14:	07000b44 	movi	fp,45
    cf18:	9004c03a 	cmpne	r2,r18,zero
    cf1c:	04e7c83a 	sub	r19,zero,r19
    cf20:	df001d85 	stb	fp,118(sp)
    cf24:	98a7c83a 	sub	r19,r19,r2
    cf28:	48009f16 	blt	r9,zero,d1a8 <___vfiprintf_internal_r+0x1338>
    cf2c:	00bfdfc4 	movi	r2,-129
    cf30:	a0a8703a 	and	r20,r20,r2
    cf34:	003dd006 	br	c678 <__alt_data_end+0xf000c678>
    cf38:	70004c26 	beq	r14,zero,d06c <___vfiprintf_internal_r+0x11fc>
    cf3c:	00800084 	movi	r2,2
    cf40:	d8c01d04 	addi	r3,sp,116
    cf44:	d8c00015 	stw	r3,0(sp)
    cf48:	d8800115 	stw	r2,4(sp)
    cf4c:	01000044 	movi	r4,1
    cf50:	d811883a 	mov	r8,sp
    cf54:	003f7306 	br	cd24 <__alt_data_end+0xf000cd24>
    cf58:	a080100c 	andi	r2,r20,64
    cf5c:	da802217 	ldw	r10,136(sp)
    cf60:	103e0626 	beq	r2,zero,c77c <__alt_data_end+0xf000c77c>
    cf64:	5480000f 	ldh	r18,0(r10)
    cf68:	52800104 	addi	r10,r10,4
    cf6c:	da802215 	stw	r10,136(sp)
    cf70:	9027d7fa 	srai	r19,r18,31
    cf74:	9805883a 	mov	r2,r19
    cf78:	003db806 	br	c65c <__alt_data_end+0xf000c65c>
    cf7c:	a080040c 	andi	r2,r20,16
    cf80:	1000091e 	bne	r2,zero,cfa8 <___vfiprintf_internal_r+0x1138>
    cf84:	a2c0100c 	andi	r11,r20,64
    cf88:	58000726 	beq	r11,zero,cfa8 <___vfiprintf_internal_r+0x1138>
    cf8c:	da802217 	ldw	r10,136(sp)
    cf90:	50800017 	ldw	r2,0(r10)
    cf94:	52800104 	addi	r10,r10,4
    cf98:	da802215 	stw	r10,136(sp)
    cf9c:	da802317 	ldw	r10,140(sp)
    cfa0:	1280000d 	sth	r10,0(r2)
    cfa4:	003be706 	br	bf44 <__alt_data_end+0xf000bf44>
    cfa8:	da802217 	ldw	r10,136(sp)
    cfac:	50800017 	ldw	r2,0(r10)
    cfb0:	52800104 	addi	r10,r10,4
    cfb4:	da802215 	stw	r10,136(sp)
    cfb8:	da802317 	ldw	r10,140(sp)
    cfbc:	12800015 	stw	r10,0(r2)
    cfc0:	003be006 	br	bf44 <__alt_data_end+0xf000bf44>
    cfc4:	a080100c 	andi	r2,r20,64
    cfc8:	da802217 	ldw	r10,136(sp)
    cfcc:	10003026 	beq	r2,zero,d090 <___vfiprintf_internal_r+0x1220>
    cfd0:	5480000b 	ldhu	r18,0(r10)
    cfd4:	52800104 	addi	r10,r10,4
    cfd8:	0027883a 	mov	r19,zero
    cfdc:	da802215 	stw	r10,136(sp)
    cfe0:	003d8006 	br	c5e4 <__alt_data_end+0xf000c5e4>
    cfe4:	80c00007 	ldb	r3,0(r16)
    cfe8:	003c0006 	br	bfec <__alt_data_end+0xf000bfec>
    cfec:	a080100c 	andi	r2,r20,64
    cff0:	d8001d85 	stb	zero,118(sp)
    cff4:	da802217 	ldw	r10,136(sp)
    cff8:	1000201e 	bne	r2,zero,d07c <___vfiprintf_internal_r+0x120c>
    cffc:	50800104 	addi	r2,r10,4
    d000:	54800017 	ldw	r18,0(r10)
    d004:	0027883a 	mov	r19,zero
    d008:	483def0e 	bge	r9,zero,c7c8 <__alt_data_end+0xf000c7c8>
    d00c:	94c6b03a 	or	r3,r18,r19
    d010:	d8802215 	stw	r2,136(sp)
    d014:	183d4e1e 	bne	r3,zero,c550 <__alt_data_end+0xf000c550>
    d018:	0039883a 	mov	fp,zero
    d01c:	0005883a 	mov	r2,zero
    d020:	003e0606 	br	c83c <__alt_data_end+0xf000c83c>
    d024:	d9402117 	ldw	r5,132(sp)
    d028:	d9002017 	ldw	r4,128(sp)
    d02c:	d9801a04 	addi	r6,sp,104
    d030:	da402c15 	stw	r9,176(sp)
    d034:	db802a15 	stw	r14,168(sp)
    d038:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    d03c:	da402c17 	ldw	r9,176(sp)
    d040:	db802a17 	ldw	r14,168(sp)
    d044:	103ede1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    d048:	d9401b17 	ldw	r5,108(sp)
    d04c:	d8801c17 	ldw	r2,112(sp)
    d050:	d811883a 	mov	r8,sp
    d054:	29000044 	addi	r4,r5,1
    d058:	003e7406 	br	ca2c <__alt_data_end+0xf000ca2c>
    d05c:	00bfffc4 	movi	r2,-1
    d060:	003c5806 	br	c1c4 <__alt_data_end+0xf000c1c4>
    d064:	d811883a 	mov	r8,sp
    d068:	003ee806 	br	cc0c <__alt_data_end+0xf000cc0c>
    d06c:	000b883a 	mov	r5,zero
    d070:	01000044 	movi	r4,1
    d074:	d811883a 	mov	r8,sp
    d078:	003e7c06 	br	ca6c <__alt_data_end+0xf000ca6c>
    d07c:	50800104 	addi	r2,r10,4
    d080:	5480000b 	ldhu	r18,0(r10)
    d084:	0027883a 	mov	r19,zero
    d088:	483dcf0e 	bge	r9,zero,c7c8 <__alt_data_end+0xf000c7c8>
    d08c:	003fdf06 	br	d00c <__alt_data_end+0xf000d00c>
    d090:	54800017 	ldw	r18,0(r10)
    d094:	52800104 	addi	r10,r10,4
    d098:	0027883a 	mov	r19,zero
    d09c:	da802215 	stw	r10,136(sp)
    d0a0:	003d5006 	br	c5e4 <__alt_data_end+0xf000c5e4>
    d0a4:	50800104 	addi	r2,r10,4
    d0a8:	5480000b 	ldhu	r18,0(r10)
    d0ac:	0027883a 	mov	r19,zero
    d0b0:	483f7d0e 	bge	r9,zero,cea8 <__alt_data_end+0xf000cea8>
    d0b4:	003ddc06 	br	c828 <__alt_data_end+0xf000c828>
    d0b8:	d8c02215 	stw	r3,136(sp)
    d0bc:	0039883a 	mov	fp,zero
    d0c0:	003ddb06 	br	c830 <__alt_data_end+0xf000c830>
    d0c4:	02820034 	movhi	r10,2048
    d0c8:	52808904 	addi	r10,r10,548
    d0cc:	da802415 	stw	r10,144(sp)
    d0d0:	003e8306 	br	cae0 <__alt_data_end+0xf000cae0>
    d0d4:	d8801c17 	ldw	r2,112(sp)
    d0d8:	dd002117 	ldw	r20,132(sp)
    d0dc:	103eb926 	beq	r2,zero,cbc4 <__alt_data_end+0xf000cbc4>
    d0e0:	d9002017 	ldw	r4,128(sp)
    d0e4:	d9801a04 	addi	r6,sp,104
    d0e8:	a00b883a 	mov	r5,r20
    d0ec:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    d0f0:	003eb406 	br	cbc4 <__alt_data_end+0xf000cbc4>
    d0f4:	80c00043 	ldbu	r3,1(r16)
    d0f8:	a5000814 	ori	r20,r20,32
    d0fc:	84000044 	addi	r16,r16,1
    d100:	18c03fcc 	andi	r3,r3,255
    d104:	18c0201c 	xori	r3,r3,128
    d108:	18ffe004 	addi	r3,r3,-128
    d10c:	003bb706 	br	bfec <__alt_data_end+0xf000bfec>
    d110:	a809883a 	mov	r4,r21
    d114:	d8c02a15 	stw	r3,168(sp)
    d118:	da002b15 	stw	r8,172(sp)
    d11c:	000bcc40 	call	bcc4 <strlen>
    d120:	d8c02a17 	ldw	r3,168(sp)
    d124:	1027883a 	mov	r19,r2
    d128:	df001d83 	ldbu	fp,118(sp)
    d12c:	d8c02215 	stw	r3,136(sp)
    d130:	0013883a 	mov	r9,zero
    d134:	da002b17 	ldw	r8,172(sp)
    d138:	003c4d06 	br	c270 <__alt_data_end+0xf000c270>
    d13c:	d9402117 	ldw	r5,132(sp)
    d140:	d9002017 	ldw	r4,128(sp)
    d144:	d9801a04 	addi	r6,sp,104
    d148:	da402c15 	stw	r9,176(sp)
    d14c:	000bd5c0 	call	bd5c <__sprint_r.part.0>
    d150:	da402c17 	ldw	r9,176(sp)
    d154:	103e9a1e 	bne	r2,zero,cbc0 <__alt_data_end+0xf000cbc0>
    d158:	d9401b17 	ldw	r5,108(sp)
    d15c:	d8801c17 	ldw	r2,112(sp)
    d160:	d811883a 	mov	r8,sp
    d164:	29000044 	addi	r4,r5,1
    d168:	003e4206 	br	ca74 <__alt_data_end+0xf000ca74>
    d16c:	d9401b17 	ldw	r5,108(sp)
    d170:	01020034 	movhi	r4,2048
    d174:	21008d04 	addi	r4,r4,564
    d178:	d9002415 	stw	r4,144(sp)
    d17c:	29400044 	addi	r5,r5,1
    d180:	003c6d06 	br	c338 <__alt_data_end+0xf000c338>
    d184:	0039883a 	mov	fp,zero
    d188:	00800084 	movi	r2,2
    d18c:	10803fcc 	andi	r2,r2,255
    d190:	01000044 	movi	r4,1
    d194:	11001e26 	beq	r2,r4,d210 <___vfiprintf_internal_r+0x13a0>
    d198:	01000084 	movi	r4,2
    d19c:	11001e1e 	bne	r2,r4,d218 <___vfiprintf_internal_r+0x13a8>
    d1a0:	1829883a 	mov	r20,r3
    d1a4:	003eea06 	br	cd50 <__alt_data_end+0xf000cd50>
    d1a8:	a007883a 	mov	r3,r20
    d1ac:	00800044 	movi	r2,1
    d1b0:	003ff606 	br	d18c <__alt_data_end+0xf000d18c>
    d1b4:	00800184 	movi	r2,6
    d1b8:	1240012e 	bgeu	r2,r9,d1c0 <___vfiprintf_internal_r+0x1350>
    d1bc:	1013883a 	mov	r9,r2
    d1c0:	4827883a 	mov	r19,r9
    d1c4:	4825883a 	mov	r18,r9
    d1c8:	48001516 	blt	r9,zero,d220 <___vfiprintf_internal_r+0x13b0>
    d1cc:	05420034 	movhi	r21,2048
    d1d0:	d8c02215 	stw	r3,136(sp)
    d1d4:	ad402d04 	addi	r21,r21,180
    d1d8:	003d1406 	br	c62c <__alt_data_end+0xf000c62c>
    d1dc:	02820034 	movhi	r10,2048
    d1e0:	52808904 	addi	r10,r10,548
    d1e4:	da802415 	stw	r10,144(sp)
    d1e8:	200d883a 	mov	r6,r4
    d1ec:	003c9106 	br	c434 <__alt_data_end+0xf000c434>
    d1f0:	5021883a 	mov	r16,r10
    d1f4:	0013883a 	mov	r9,zero
    d1f8:	003b7d06 	br	bff0 <__alt_data_end+0xf000bff0>
    d1fc:	4827883a 	mov	r19,r9
    d200:	df001d83 	ldbu	fp,118(sp)
    d204:	d8c02215 	stw	r3,136(sp)
    d208:	0013883a 	mov	r9,zero
    d20c:	003c1806 	br	c270 <__alt_data_end+0xf000c270>
    d210:	1829883a 	mov	r20,r3
    d214:	003d1806 	br	c678 <__alt_data_end+0xf000c678>
    d218:	1829883a 	mov	r20,r3
    d21c:	003ccd06 	br	c554 <__alt_data_end+0xf000c554>
    d220:	0025883a 	mov	r18,zero
    d224:	003fe906 	br	d1cc <__alt_data_end+0xf000d1cc>
    d228:	d8802217 	ldw	r2,136(sp)
    d22c:	80c00043 	ldbu	r3,1(r16)
    d230:	5021883a 	mov	r16,r10
    d234:	12400017 	ldw	r9,0(r2)
    d238:	10800104 	addi	r2,r2,4
    d23c:	d8802215 	stw	r2,136(sp)
    d240:	483faf0e 	bge	r9,zero,d100 <__alt_data_end+0xf000d100>
    d244:	18c03fcc 	andi	r3,r3,255
    d248:	18c0201c 	xori	r3,r3,128
    d24c:	027fffc4 	movi	r9,-1
    d250:	18ffe004 	addi	r3,r3,-128
    d254:	003b6506 	br	bfec <__alt_data_end+0xf000bfec>
    d258:	d9c01d85 	stb	r7,118(sp)
    d25c:	003ca006 	br	c4e0 <__alt_data_end+0xf000c4e0>
    d260:	d9c01d85 	stb	r7,118(sp)
    d264:	003cad06 	br	c51c <__alt_data_end+0xf000c51c>
    d268:	d9c01d85 	stb	r7,118(sp)
    d26c:	003d7d06 	br	c864 <__alt_data_end+0xf000c864>
    d270:	d9c01d85 	stb	r7,118(sp)
    d274:	003d5f06 	br	c7f4 <__alt_data_end+0xf000c7f4>
    d278:	a080004c 	andi	r2,r20,1
    d27c:	0039883a 	mov	fp,zero
    d280:	10000526 	beq	r2,zero,d298 <___vfiprintf_internal_r+0x1428>
    d284:	00800c04 	movi	r2,48
    d288:	d88019c5 	stb	r2,103(sp)
    d28c:	dcc02717 	ldw	r19,156(sp)
    d290:	dd4019c4 	addi	r21,sp,103
    d294:	003bf606 	br	c270 <__alt_data_end+0xf000c270>
    d298:	0027883a 	mov	r19,zero
    d29c:	dd401a04 	addi	r21,sp,104
    d2a0:	003bf306 	br	c270 <__alt_data_end+0xf000c270>
    d2a4:	d9c01d85 	stb	r7,118(sp)
    d2a8:	003dc806 	br	c9cc <__alt_data_end+0xf000c9cc>
    d2ac:	d9c01d85 	stb	r7,118(sp)
    d2b0:	003d3a06 	br	c79c <__alt_data_end+0xf000c79c>
    d2b4:	d9c01d85 	stb	r7,118(sp)
    d2b8:	003d2a06 	br	c764 <__alt_data_end+0xf000c764>
    d2bc:	d9c01d85 	stb	r7,118(sp)
    d2c0:	003cde06 	br	c63c <__alt_data_end+0xf000c63c>
    d2c4:	d9c01d85 	stb	r7,118(sp)
    d2c8:	003cbc06 	br	c5bc <__alt_data_end+0xf000c5bc>

0000d2cc <__vfiprintf_internal>:
    d2cc:	00820034 	movhi	r2,2048
    d2d0:	10894004 	addi	r2,r2,9472
    d2d4:	300f883a 	mov	r7,r6
    d2d8:	280d883a 	mov	r6,r5
    d2dc:	200b883a 	mov	r5,r4
    d2e0:	11000017 	ldw	r4,0(r2)
    d2e4:	000be701 	jmpi	be70 <___vfiprintf_internal_r>

0000d2e8 <__sbprintf>:
    d2e8:	2880030b 	ldhu	r2,12(r5)
    d2ec:	2ac01917 	ldw	r11,100(r5)
    d2f0:	2a80038b 	ldhu	r10,14(r5)
    d2f4:	2a400717 	ldw	r9,28(r5)
    d2f8:	2a000917 	ldw	r8,36(r5)
    d2fc:	defee204 	addi	sp,sp,-1144
    d300:	00c10004 	movi	r3,1024
    d304:	dc011a15 	stw	r16,1128(sp)
    d308:	10bfff4c 	andi	r2,r2,65533
    d30c:	2821883a 	mov	r16,r5
    d310:	d8cb883a 	add	r5,sp,r3
    d314:	dc811c15 	stw	r18,1136(sp)
    d318:	dc411b15 	stw	r17,1132(sp)
    d31c:	dfc11d15 	stw	ra,1140(sp)
    d320:	2025883a 	mov	r18,r4
    d324:	d881030d 	sth	r2,1036(sp)
    d328:	dac11915 	stw	r11,1124(sp)
    d32c:	da81038d 	sth	r10,1038(sp)
    d330:	da410715 	stw	r9,1052(sp)
    d334:	da010915 	stw	r8,1060(sp)
    d338:	dec10015 	stw	sp,1024(sp)
    d33c:	dec10415 	stw	sp,1040(sp)
    d340:	d8c10215 	stw	r3,1032(sp)
    d344:	d8c10515 	stw	r3,1044(sp)
    d348:	d8010615 	stw	zero,1048(sp)
    d34c:	000be700 	call	be70 <___vfiprintf_internal_r>
    d350:	1023883a 	mov	r17,r2
    d354:	10000416 	blt	r2,zero,d368 <__sbprintf+0x80>
    d358:	d9410004 	addi	r5,sp,1024
    d35c:	9009883a 	mov	r4,r18
    d360:	00094780 	call	9478 <_fflush_r>
    d364:	10000d1e 	bne	r2,zero,d39c <__sbprintf+0xb4>
    d368:	d881030b 	ldhu	r2,1036(sp)
    d36c:	1080100c 	andi	r2,r2,64
    d370:	10000326 	beq	r2,zero,d380 <__sbprintf+0x98>
    d374:	8080030b 	ldhu	r2,12(r16)
    d378:	10801014 	ori	r2,r2,64
    d37c:	8080030d 	sth	r2,12(r16)
    d380:	8805883a 	mov	r2,r17
    d384:	dfc11d17 	ldw	ra,1140(sp)
    d388:	dc811c17 	ldw	r18,1136(sp)
    d38c:	dc411b17 	ldw	r17,1132(sp)
    d390:	dc011a17 	ldw	r16,1128(sp)
    d394:	dec11e04 	addi	sp,sp,1144
    d398:	f800283a 	ret
    d39c:	047fffc4 	movi	r17,-1
    d3a0:	003ff106 	br	d368 <__alt_data_end+0xf000d368>

0000d3a4 <_write_r>:
    d3a4:	defffd04 	addi	sp,sp,-12
    d3a8:	2805883a 	mov	r2,r5
    d3ac:	dc000015 	stw	r16,0(sp)
    d3b0:	04020034 	movhi	r16,2048
    d3b4:	dc400115 	stw	r17,4(sp)
    d3b8:	300b883a 	mov	r5,r6
    d3bc:	84097604 	addi	r16,r16,9688
    d3c0:	2023883a 	mov	r17,r4
    d3c4:	380d883a 	mov	r6,r7
    d3c8:	1009883a 	mov	r4,r2
    d3cc:	dfc00215 	stw	ra,8(sp)
    d3d0:	80000015 	stw	zero,0(r16)
    d3d4:	00122800 	call	12280 <write>
    d3d8:	00ffffc4 	movi	r3,-1
    d3dc:	10c00526 	beq	r2,r3,d3f4 <_write_r+0x50>
    d3e0:	dfc00217 	ldw	ra,8(sp)
    d3e4:	dc400117 	ldw	r17,4(sp)
    d3e8:	dc000017 	ldw	r16,0(sp)
    d3ec:	dec00304 	addi	sp,sp,12
    d3f0:	f800283a 	ret
    d3f4:	80c00017 	ldw	r3,0(r16)
    d3f8:	183ff926 	beq	r3,zero,d3e0 <__alt_data_end+0xf000d3e0>
    d3fc:	88c00015 	stw	r3,0(r17)
    d400:	003ff706 	br	d3e0 <__alt_data_end+0xf000d3e0>

0000d404 <_close_r>:
    d404:	defffd04 	addi	sp,sp,-12
    d408:	dc000015 	stw	r16,0(sp)
    d40c:	04020034 	movhi	r16,2048
    d410:	dc400115 	stw	r17,4(sp)
    d414:	84097604 	addi	r16,r16,9688
    d418:	2023883a 	mov	r17,r4
    d41c:	2809883a 	mov	r4,r5
    d420:	dfc00215 	stw	ra,8(sp)
    d424:	80000015 	stw	zero,0(r16)
    d428:	0011b5c0 	call	11b5c <close>
    d42c:	00ffffc4 	movi	r3,-1
    d430:	10c00526 	beq	r2,r3,d448 <_close_r+0x44>
    d434:	dfc00217 	ldw	ra,8(sp)
    d438:	dc400117 	ldw	r17,4(sp)
    d43c:	dc000017 	ldw	r16,0(sp)
    d440:	dec00304 	addi	sp,sp,12
    d444:	f800283a 	ret
    d448:	80c00017 	ldw	r3,0(r16)
    d44c:	183ff926 	beq	r3,zero,d434 <__alt_data_end+0xf000d434>
    d450:	88c00015 	stw	r3,0(r17)
    d454:	003ff706 	br	d434 <__alt_data_end+0xf000d434>

0000d458 <_calloc_r>:
    d458:	298b383a 	mul	r5,r5,r6
    d45c:	defffe04 	addi	sp,sp,-8
    d460:	dfc00115 	stw	ra,4(sp)
    d464:	dc000015 	stw	r16,0(sp)
    d468:	000a0f80 	call	a0f8 <_malloc_r>
    d46c:	10002926 	beq	r2,zero,d514 <_calloc_r+0xbc>
    d470:	11bfff17 	ldw	r6,-4(r2)
    d474:	1021883a 	mov	r16,r2
    d478:	00bfff04 	movi	r2,-4
    d47c:	308c703a 	and	r6,r6,r2
    d480:	00c00904 	movi	r3,36
    d484:	308d883a 	add	r6,r6,r2
    d488:	19801636 	bltu	r3,r6,d4e4 <_calloc_r+0x8c>
    d48c:	008004c4 	movi	r2,19
    d490:	11800b2e 	bgeu	r2,r6,d4c0 <_calloc_r+0x68>
    d494:	80000015 	stw	zero,0(r16)
    d498:	80000115 	stw	zero,4(r16)
    d49c:	008006c4 	movi	r2,27
    d4a0:	11801a2e 	bgeu	r2,r6,d50c <_calloc_r+0xb4>
    d4a4:	80000215 	stw	zero,8(r16)
    d4a8:	80000315 	stw	zero,12(r16)
    d4ac:	30c0151e 	bne	r6,r3,d504 <_calloc_r+0xac>
    d4b0:	80000415 	stw	zero,16(r16)
    d4b4:	80800604 	addi	r2,r16,24
    d4b8:	80000515 	stw	zero,20(r16)
    d4bc:	00000106 	br	d4c4 <_calloc_r+0x6c>
    d4c0:	8005883a 	mov	r2,r16
    d4c4:	10000015 	stw	zero,0(r2)
    d4c8:	10000115 	stw	zero,4(r2)
    d4cc:	10000215 	stw	zero,8(r2)
    d4d0:	8005883a 	mov	r2,r16
    d4d4:	dfc00117 	ldw	ra,4(sp)
    d4d8:	dc000017 	ldw	r16,0(sp)
    d4dc:	dec00204 	addi	sp,sp,8
    d4e0:	f800283a 	ret
    d4e4:	000b883a 	mov	r5,zero
    d4e8:	8009883a 	mov	r4,r16
    d4ec:	000541c0 	call	541c <memset>
    d4f0:	8005883a 	mov	r2,r16
    d4f4:	dfc00117 	ldw	ra,4(sp)
    d4f8:	dc000017 	ldw	r16,0(sp)
    d4fc:	dec00204 	addi	sp,sp,8
    d500:	f800283a 	ret
    d504:	80800404 	addi	r2,r16,16
    d508:	003fee06 	br	d4c4 <__alt_data_end+0xf000d4c4>
    d50c:	80800204 	addi	r2,r16,8
    d510:	003fec06 	br	d4c4 <__alt_data_end+0xf000d4c4>
    d514:	0005883a 	mov	r2,zero
    d518:	003fee06 	br	d4d4 <__alt_data_end+0xf000d4d4>

0000d51c <_fclose_r>:
    d51c:	28003926 	beq	r5,zero,d604 <_fclose_r+0xe8>
    d520:	defffc04 	addi	sp,sp,-16
    d524:	dc400115 	stw	r17,4(sp)
    d528:	dc000015 	stw	r16,0(sp)
    d52c:	dfc00315 	stw	ra,12(sp)
    d530:	dc800215 	stw	r18,8(sp)
    d534:	2023883a 	mov	r17,r4
    d538:	2821883a 	mov	r16,r5
    d53c:	20000226 	beq	r4,zero,d548 <_fclose_r+0x2c>
    d540:	20800e17 	ldw	r2,56(r4)
    d544:	10002726 	beq	r2,zero,d5e4 <_fclose_r+0xc8>
    d548:	8080030f 	ldh	r2,12(r16)
    d54c:	1000071e 	bne	r2,zero,d56c <_fclose_r+0x50>
    d550:	0005883a 	mov	r2,zero
    d554:	dfc00317 	ldw	ra,12(sp)
    d558:	dc800217 	ldw	r18,8(sp)
    d55c:	dc400117 	ldw	r17,4(sp)
    d560:	dc000017 	ldw	r16,0(sp)
    d564:	dec00404 	addi	sp,sp,16
    d568:	f800283a 	ret
    d56c:	800b883a 	mov	r5,r16
    d570:	8809883a 	mov	r4,r17
    d574:	000925c0 	call	925c <__sflush_r>
    d578:	1025883a 	mov	r18,r2
    d57c:	80800b17 	ldw	r2,44(r16)
    d580:	10000426 	beq	r2,zero,d594 <_fclose_r+0x78>
    d584:	81400717 	ldw	r5,28(r16)
    d588:	8809883a 	mov	r4,r17
    d58c:	103ee83a 	callr	r2
    d590:	10001616 	blt	r2,zero,d5ec <_fclose_r+0xd0>
    d594:	8080030b 	ldhu	r2,12(r16)
    d598:	1080200c 	andi	r2,r2,128
    d59c:	1000151e 	bne	r2,zero,d5f4 <_fclose_r+0xd8>
    d5a0:	81400c17 	ldw	r5,48(r16)
    d5a4:	28000526 	beq	r5,zero,d5bc <_fclose_r+0xa0>
    d5a8:	80801004 	addi	r2,r16,64
    d5ac:	28800226 	beq	r5,r2,d5b8 <_fclose_r+0x9c>
    d5b0:	8809883a 	mov	r4,r17
    d5b4:	00099c80 	call	99c8 <_free_r>
    d5b8:	80000c15 	stw	zero,48(r16)
    d5bc:	81401117 	ldw	r5,68(r16)
    d5c0:	28000326 	beq	r5,zero,d5d0 <_fclose_r+0xb4>
    d5c4:	8809883a 	mov	r4,r17
    d5c8:	00099c80 	call	99c8 <_free_r>
    d5cc:	80001115 	stw	zero,68(r16)
    d5d0:	00098640 	call	9864 <__sfp_lock_acquire>
    d5d4:	8000030d 	sth	zero,12(r16)
    d5d8:	00098680 	call	9868 <__sfp_lock_release>
    d5dc:	9005883a 	mov	r2,r18
    d5e0:	003fdc06 	br	d554 <__alt_data_end+0xf000d554>
    d5e4:	00098540 	call	9854 <__sinit>
    d5e8:	003fd706 	br	d548 <__alt_data_end+0xf000d548>
    d5ec:	04bfffc4 	movi	r18,-1
    d5f0:	003fe806 	br	d594 <__alt_data_end+0xf000d594>
    d5f4:	81400417 	ldw	r5,16(r16)
    d5f8:	8809883a 	mov	r4,r17
    d5fc:	00099c80 	call	99c8 <_free_r>
    d600:	003fe706 	br	d5a0 <__alt_data_end+0xf000d5a0>
    d604:	0005883a 	mov	r2,zero
    d608:	f800283a 	ret

0000d60c <fclose>:
    d60c:	00820034 	movhi	r2,2048
    d610:	10894004 	addi	r2,r2,9472
    d614:	200b883a 	mov	r5,r4
    d618:	11000017 	ldw	r4,0(r2)
    d61c:	000d51c1 	jmpi	d51c <_fclose_r>

0000d620 <__fputwc>:
    d620:	defff804 	addi	sp,sp,-32
    d624:	dcc00415 	stw	r19,16(sp)
    d628:	dc800315 	stw	r18,12(sp)
    d62c:	dc000115 	stw	r16,4(sp)
    d630:	dfc00715 	stw	ra,28(sp)
    d634:	dd400615 	stw	r21,24(sp)
    d638:	dd000515 	stw	r20,20(sp)
    d63c:	dc400215 	stw	r17,8(sp)
    d640:	2027883a 	mov	r19,r4
    d644:	2825883a 	mov	r18,r5
    d648:	3021883a 	mov	r16,r6
    d64c:	0009ee80 	call	9ee8 <__locale_mb_cur_max>
    d650:	00c00044 	movi	r3,1
    d654:	10c03e26 	beq	r2,r3,d750 <__fputwc+0x130>
    d658:	81c01704 	addi	r7,r16,92
    d65c:	900d883a 	mov	r6,r18
    d660:	d80b883a 	mov	r5,sp
    d664:	9809883a 	mov	r4,r19
    d668:	000e66c0 	call	e66c <_wcrtomb_r>
    d66c:	1029883a 	mov	r20,r2
    d670:	00bfffc4 	movi	r2,-1
    d674:	a0802026 	beq	r20,r2,d6f8 <__fputwc+0xd8>
    d678:	d9400003 	ldbu	r5,0(sp)
    d67c:	a0001c26 	beq	r20,zero,d6f0 <__fputwc+0xd0>
    d680:	0023883a 	mov	r17,zero
    d684:	05400284 	movi	r21,10
    d688:	00000906 	br	d6b0 <__fputwc+0x90>
    d68c:	80800017 	ldw	r2,0(r16)
    d690:	11400005 	stb	r5,0(r2)
    d694:	80c00017 	ldw	r3,0(r16)
    d698:	18c00044 	addi	r3,r3,1
    d69c:	80c00015 	stw	r3,0(r16)
    d6a0:	8c400044 	addi	r17,r17,1
    d6a4:	dc45883a 	add	r2,sp,r17
    d6a8:	8d00112e 	bgeu	r17,r20,d6f0 <__fputwc+0xd0>
    d6ac:	11400003 	ldbu	r5,0(r2)
    d6b0:	80c00217 	ldw	r3,8(r16)
    d6b4:	18ffffc4 	addi	r3,r3,-1
    d6b8:	80c00215 	stw	r3,8(r16)
    d6bc:	183ff30e 	bge	r3,zero,d68c <__alt_data_end+0xf000d68c>
    d6c0:	80800617 	ldw	r2,24(r16)
    d6c4:	18801916 	blt	r3,r2,d72c <__fputwc+0x10c>
    d6c8:	80800017 	ldw	r2,0(r16)
    d6cc:	11400005 	stb	r5,0(r2)
    d6d0:	80800017 	ldw	r2,0(r16)
    d6d4:	10c00003 	ldbu	r3,0(r2)
    d6d8:	10800044 	addi	r2,r2,1
    d6dc:	1d402326 	beq	r3,r21,d76c <__fputwc+0x14c>
    d6e0:	80800015 	stw	r2,0(r16)
    d6e4:	8c400044 	addi	r17,r17,1
    d6e8:	dc45883a 	add	r2,sp,r17
    d6ec:	8d3fef36 	bltu	r17,r20,d6ac <__alt_data_end+0xf000d6ac>
    d6f0:	9005883a 	mov	r2,r18
    d6f4:	00000406 	br	d708 <__fputwc+0xe8>
    d6f8:	80c0030b 	ldhu	r3,12(r16)
    d6fc:	a005883a 	mov	r2,r20
    d700:	18c01014 	ori	r3,r3,64
    d704:	80c0030d 	sth	r3,12(r16)
    d708:	dfc00717 	ldw	ra,28(sp)
    d70c:	dd400617 	ldw	r21,24(sp)
    d710:	dd000517 	ldw	r20,20(sp)
    d714:	dcc00417 	ldw	r19,16(sp)
    d718:	dc800317 	ldw	r18,12(sp)
    d71c:	dc400217 	ldw	r17,8(sp)
    d720:	dc000117 	ldw	r16,4(sp)
    d724:	dec00804 	addi	sp,sp,32
    d728:	f800283a 	ret
    d72c:	800d883a 	mov	r6,r16
    d730:	29403fcc 	andi	r5,r5,255
    d734:	9809883a 	mov	r4,r19
    d738:	000e5140 	call	e514 <__swbuf_r>
    d73c:	10bfffe0 	cmpeqi	r2,r2,-1
    d740:	10803fcc 	andi	r2,r2,255
    d744:	103fd626 	beq	r2,zero,d6a0 <__alt_data_end+0xf000d6a0>
    d748:	00bfffc4 	movi	r2,-1
    d74c:	003fee06 	br	d708 <__alt_data_end+0xf000d708>
    d750:	90ffffc4 	addi	r3,r18,-1
    d754:	01003f84 	movi	r4,254
    d758:	20ffbf36 	bltu	r4,r3,d658 <__alt_data_end+0xf000d658>
    d75c:	900b883a 	mov	r5,r18
    d760:	dc800005 	stb	r18,0(sp)
    d764:	1029883a 	mov	r20,r2
    d768:	003fc506 	br	d680 <__alt_data_end+0xf000d680>
    d76c:	800d883a 	mov	r6,r16
    d770:	a80b883a 	mov	r5,r21
    d774:	9809883a 	mov	r4,r19
    d778:	000e5140 	call	e514 <__swbuf_r>
    d77c:	10bfffe0 	cmpeqi	r2,r2,-1
    d780:	003fef06 	br	d740 <__alt_data_end+0xf000d740>

0000d784 <_fputwc_r>:
    d784:	3080030b 	ldhu	r2,12(r6)
    d788:	10c8000c 	andi	r3,r2,8192
    d78c:	1800051e 	bne	r3,zero,d7a4 <_fputwc_r+0x20>
    d790:	30c01917 	ldw	r3,100(r6)
    d794:	10880014 	ori	r2,r2,8192
    d798:	3080030d 	sth	r2,12(r6)
    d79c:	18880014 	ori	r2,r3,8192
    d7a0:	30801915 	stw	r2,100(r6)
    d7a4:	000d6201 	jmpi	d620 <__fputwc>

0000d7a8 <fputwc>:
    d7a8:	00820034 	movhi	r2,2048
    d7ac:	defffc04 	addi	sp,sp,-16
    d7b0:	10894004 	addi	r2,r2,9472
    d7b4:	dc000115 	stw	r16,4(sp)
    d7b8:	14000017 	ldw	r16,0(r2)
    d7bc:	dc400215 	stw	r17,8(sp)
    d7c0:	dfc00315 	stw	ra,12(sp)
    d7c4:	2023883a 	mov	r17,r4
    d7c8:	80000226 	beq	r16,zero,d7d4 <fputwc+0x2c>
    d7cc:	80800e17 	ldw	r2,56(r16)
    d7d0:	10001026 	beq	r2,zero,d814 <fputwc+0x6c>
    d7d4:	2880030b 	ldhu	r2,12(r5)
    d7d8:	10c8000c 	andi	r3,r2,8192
    d7dc:	1800051e 	bne	r3,zero,d7f4 <fputwc+0x4c>
    d7e0:	28c01917 	ldw	r3,100(r5)
    d7e4:	10880014 	ori	r2,r2,8192
    d7e8:	2880030d 	sth	r2,12(r5)
    d7ec:	18880014 	ori	r2,r3,8192
    d7f0:	28801915 	stw	r2,100(r5)
    d7f4:	280d883a 	mov	r6,r5
    d7f8:	8009883a 	mov	r4,r16
    d7fc:	880b883a 	mov	r5,r17
    d800:	dfc00317 	ldw	ra,12(sp)
    d804:	dc400217 	ldw	r17,8(sp)
    d808:	dc000117 	ldw	r16,4(sp)
    d80c:	dec00404 	addi	sp,sp,16
    d810:	000d6201 	jmpi	d620 <__fputwc>
    d814:	8009883a 	mov	r4,r16
    d818:	d9400015 	stw	r5,0(sp)
    d81c:	00098540 	call	9854 <__sinit>
    d820:	d9400017 	ldw	r5,0(sp)
    d824:	003feb06 	br	d7d4 <__alt_data_end+0xf000d7d4>

0000d828 <_fstat_r>:
    d828:	defffd04 	addi	sp,sp,-12
    d82c:	2805883a 	mov	r2,r5
    d830:	dc000015 	stw	r16,0(sp)
    d834:	04020034 	movhi	r16,2048
    d838:	dc400115 	stw	r17,4(sp)
    d83c:	84097604 	addi	r16,r16,9688
    d840:	2023883a 	mov	r17,r4
    d844:	300b883a 	mov	r5,r6
    d848:	1009883a 	mov	r4,r2
    d84c:	dfc00215 	stw	ra,8(sp)
    d850:	80000015 	stw	zero,0(r16)
    d854:	0011c940 	call	11c94 <fstat>
    d858:	00ffffc4 	movi	r3,-1
    d85c:	10c00526 	beq	r2,r3,d874 <_fstat_r+0x4c>
    d860:	dfc00217 	ldw	ra,8(sp)
    d864:	dc400117 	ldw	r17,4(sp)
    d868:	dc000017 	ldw	r16,0(sp)
    d86c:	dec00304 	addi	sp,sp,12
    d870:	f800283a 	ret
    d874:	80c00017 	ldw	r3,0(r16)
    d878:	183ff926 	beq	r3,zero,d860 <__alt_data_end+0xf000d860>
    d87c:	88c00015 	stw	r3,0(r17)
    d880:	003ff706 	br	d860 <__alt_data_end+0xf000d860>

0000d884 <__sfvwrite_r>:
    d884:	30800217 	ldw	r2,8(r6)
    d888:	10006726 	beq	r2,zero,da28 <__sfvwrite_r+0x1a4>
    d88c:	28c0030b 	ldhu	r3,12(r5)
    d890:	defff404 	addi	sp,sp,-48
    d894:	dd400715 	stw	r21,28(sp)
    d898:	dd000615 	stw	r20,24(sp)
    d89c:	dc000215 	stw	r16,8(sp)
    d8a0:	dfc00b15 	stw	ra,44(sp)
    d8a4:	df000a15 	stw	fp,40(sp)
    d8a8:	ddc00915 	stw	r23,36(sp)
    d8ac:	dd800815 	stw	r22,32(sp)
    d8b0:	dcc00515 	stw	r19,20(sp)
    d8b4:	dc800415 	stw	r18,16(sp)
    d8b8:	dc400315 	stw	r17,12(sp)
    d8bc:	1880020c 	andi	r2,r3,8
    d8c0:	2821883a 	mov	r16,r5
    d8c4:	202b883a 	mov	r21,r4
    d8c8:	3029883a 	mov	r20,r6
    d8cc:	10002726 	beq	r2,zero,d96c <__sfvwrite_r+0xe8>
    d8d0:	28800417 	ldw	r2,16(r5)
    d8d4:	10002526 	beq	r2,zero,d96c <__sfvwrite_r+0xe8>
    d8d8:	1880008c 	andi	r2,r3,2
    d8dc:	a4400017 	ldw	r17,0(r20)
    d8e0:	10002a26 	beq	r2,zero,d98c <__sfvwrite_r+0x108>
    d8e4:	05a00034 	movhi	r22,32768
    d8e8:	0027883a 	mov	r19,zero
    d8ec:	0025883a 	mov	r18,zero
    d8f0:	b5bf0004 	addi	r22,r22,-1024
    d8f4:	980d883a 	mov	r6,r19
    d8f8:	a809883a 	mov	r4,r21
    d8fc:	90004626 	beq	r18,zero,da18 <__sfvwrite_r+0x194>
    d900:	900f883a 	mov	r7,r18
    d904:	b480022e 	bgeu	r22,r18,d910 <__sfvwrite_r+0x8c>
    d908:	01e00034 	movhi	r7,32768
    d90c:	39ff0004 	addi	r7,r7,-1024
    d910:	80800917 	ldw	r2,36(r16)
    d914:	81400717 	ldw	r5,28(r16)
    d918:	103ee83a 	callr	r2
    d91c:	0080570e 	bge	zero,r2,da7c <__sfvwrite_r+0x1f8>
    d920:	a0c00217 	ldw	r3,8(r20)
    d924:	98a7883a 	add	r19,r19,r2
    d928:	90a5c83a 	sub	r18,r18,r2
    d92c:	1885c83a 	sub	r2,r3,r2
    d930:	a0800215 	stw	r2,8(r20)
    d934:	103fef1e 	bne	r2,zero,d8f4 <__alt_data_end+0xf000d8f4>
    d938:	0005883a 	mov	r2,zero
    d93c:	dfc00b17 	ldw	ra,44(sp)
    d940:	df000a17 	ldw	fp,40(sp)
    d944:	ddc00917 	ldw	r23,36(sp)
    d948:	dd800817 	ldw	r22,32(sp)
    d94c:	dd400717 	ldw	r21,28(sp)
    d950:	dd000617 	ldw	r20,24(sp)
    d954:	dcc00517 	ldw	r19,20(sp)
    d958:	dc800417 	ldw	r18,16(sp)
    d95c:	dc400317 	ldw	r17,12(sp)
    d960:	dc000217 	ldw	r16,8(sp)
    d964:	dec00c04 	addi	sp,sp,48
    d968:	f800283a 	ret
    d96c:	800b883a 	mov	r5,r16
    d970:	a809883a 	mov	r4,r21
    d974:	00078800 	call	7880 <__swsetup_r>
    d978:	1000eb1e 	bne	r2,zero,dd28 <__sfvwrite_r+0x4a4>
    d97c:	80c0030b 	ldhu	r3,12(r16)
    d980:	a4400017 	ldw	r17,0(r20)
    d984:	1880008c 	andi	r2,r3,2
    d988:	103fd61e 	bne	r2,zero,d8e4 <__alt_data_end+0xf000d8e4>
    d98c:	1880004c 	andi	r2,r3,1
    d990:	10003f1e 	bne	r2,zero,da90 <__sfvwrite_r+0x20c>
    d994:	0039883a 	mov	fp,zero
    d998:	0025883a 	mov	r18,zero
    d99c:	90001a26 	beq	r18,zero,da08 <__sfvwrite_r+0x184>
    d9a0:	1880800c 	andi	r2,r3,512
    d9a4:	84c00217 	ldw	r19,8(r16)
    d9a8:	10002126 	beq	r2,zero,da30 <__sfvwrite_r+0x1ac>
    d9ac:	982f883a 	mov	r23,r19
    d9b0:	94c09336 	bltu	r18,r19,dc00 <__sfvwrite_r+0x37c>
    d9b4:	1881200c 	andi	r2,r3,1152
    d9b8:	10009e1e 	bne	r2,zero,dc34 <__sfvwrite_r+0x3b0>
    d9bc:	81000017 	ldw	r4,0(r16)
    d9c0:	b80d883a 	mov	r6,r23
    d9c4:	e00b883a 	mov	r5,fp
    d9c8:	000ddf40 	call	ddf4 <memmove>
    d9cc:	80c00217 	ldw	r3,8(r16)
    d9d0:	81000017 	ldw	r4,0(r16)
    d9d4:	9005883a 	mov	r2,r18
    d9d8:	1ce7c83a 	sub	r19,r3,r19
    d9dc:	25cf883a 	add	r7,r4,r23
    d9e0:	84c00215 	stw	r19,8(r16)
    d9e4:	81c00015 	stw	r7,0(r16)
    d9e8:	a0c00217 	ldw	r3,8(r20)
    d9ec:	e0b9883a 	add	fp,fp,r2
    d9f0:	90a5c83a 	sub	r18,r18,r2
    d9f4:	18a7c83a 	sub	r19,r3,r2
    d9f8:	a4c00215 	stw	r19,8(r20)
    d9fc:	983fce26 	beq	r19,zero,d938 <__alt_data_end+0xf000d938>
    da00:	80c0030b 	ldhu	r3,12(r16)
    da04:	903fe61e 	bne	r18,zero,d9a0 <__alt_data_end+0xf000d9a0>
    da08:	8f000017 	ldw	fp,0(r17)
    da0c:	8c800117 	ldw	r18,4(r17)
    da10:	8c400204 	addi	r17,r17,8
    da14:	003fe106 	br	d99c <__alt_data_end+0xf000d99c>
    da18:	8cc00017 	ldw	r19,0(r17)
    da1c:	8c800117 	ldw	r18,4(r17)
    da20:	8c400204 	addi	r17,r17,8
    da24:	003fb306 	br	d8f4 <__alt_data_end+0xf000d8f4>
    da28:	0005883a 	mov	r2,zero
    da2c:	f800283a 	ret
    da30:	81000017 	ldw	r4,0(r16)
    da34:	80800417 	ldw	r2,16(r16)
    da38:	11005736 	bltu	r2,r4,db98 <__sfvwrite_r+0x314>
    da3c:	85c00517 	ldw	r23,20(r16)
    da40:	95c05536 	bltu	r18,r23,db98 <__sfvwrite_r+0x314>
    da44:	00a00034 	movhi	r2,32768
    da48:	10bfffc4 	addi	r2,r2,-1
    da4c:	9009883a 	mov	r4,r18
    da50:	1480012e 	bgeu	r2,r18,da58 <__sfvwrite_r+0x1d4>
    da54:	1009883a 	mov	r4,r2
    da58:	b80b883a 	mov	r5,r23
    da5c:	000f3040 	call	f304 <__divsi3>
    da60:	15cf383a 	mul	r7,r2,r23
    da64:	81400717 	ldw	r5,28(r16)
    da68:	80800917 	ldw	r2,36(r16)
    da6c:	e00d883a 	mov	r6,fp
    da70:	a809883a 	mov	r4,r21
    da74:	103ee83a 	callr	r2
    da78:	00bfdb16 	blt	zero,r2,d9e8 <__alt_data_end+0xf000d9e8>
    da7c:	8080030b 	ldhu	r2,12(r16)
    da80:	10801014 	ori	r2,r2,64
    da84:	8080030d 	sth	r2,12(r16)
    da88:	00bfffc4 	movi	r2,-1
    da8c:	003fab06 	br	d93c <__alt_data_end+0xf000d93c>
    da90:	0027883a 	mov	r19,zero
    da94:	0011883a 	mov	r8,zero
    da98:	0039883a 	mov	fp,zero
    da9c:	0025883a 	mov	r18,zero
    daa0:	90001f26 	beq	r18,zero,db20 <__sfvwrite_r+0x29c>
    daa4:	40005a26 	beq	r8,zero,dc10 <__sfvwrite_r+0x38c>
    daa8:	982d883a 	mov	r22,r19
    daac:	94c0012e 	bgeu	r18,r19,dab4 <__sfvwrite_r+0x230>
    dab0:	902d883a 	mov	r22,r18
    dab4:	81000017 	ldw	r4,0(r16)
    dab8:	80800417 	ldw	r2,16(r16)
    dabc:	b02f883a 	mov	r23,r22
    dac0:	81c00517 	ldw	r7,20(r16)
    dac4:	1100032e 	bgeu	r2,r4,dad4 <__sfvwrite_r+0x250>
    dac8:	80c00217 	ldw	r3,8(r16)
    dacc:	38c7883a 	add	r3,r7,r3
    dad0:	1d801816 	blt	r3,r22,db34 <__sfvwrite_r+0x2b0>
    dad4:	b1c03e16 	blt	r22,r7,dbd0 <__sfvwrite_r+0x34c>
    dad8:	80800917 	ldw	r2,36(r16)
    dadc:	81400717 	ldw	r5,28(r16)
    dae0:	e00d883a 	mov	r6,fp
    dae4:	da000115 	stw	r8,4(sp)
    dae8:	a809883a 	mov	r4,r21
    daec:	103ee83a 	callr	r2
    daf0:	102f883a 	mov	r23,r2
    daf4:	da000117 	ldw	r8,4(sp)
    daf8:	00bfe00e 	bge	zero,r2,da7c <__alt_data_end+0xf000da7c>
    dafc:	9de7c83a 	sub	r19,r19,r23
    db00:	98001f26 	beq	r19,zero,db80 <__sfvwrite_r+0x2fc>
    db04:	a0800217 	ldw	r2,8(r20)
    db08:	e5f9883a 	add	fp,fp,r23
    db0c:	95e5c83a 	sub	r18,r18,r23
    db10:	15efc83a 	sub	r23,r2,r23
    db14:	a5c00215 	stw	r23,8(r20)
    db18:	b83f8726 	beq	r23,zero,d938 <__alt_data_end+0xf000d938>
    db1c:	903fe11e 	bne	r18,zero,daa4 <__alt_data_end+0xf000daa4>
    db20:	8f000017 	ldw	fp,0(r17)
    db24:	8c800117 	ldw	r18,4(r17)
    db28:	0011883a 	mov	r8,zero
    db2c:	8c400204 	addi	r17,r17,8
    db30:	003fdb06 	br	daa0 <__alt_data_end+0xf000daa0>
    db34:	180d883a 	mov	r6,r3
    db38:	e00b883a 	mov	r5,fp
    db3c:	da000115 	stw	r8,4(sp)
    db40:	d8c00015 	stw	r3,0(sp)
    db44:	000ddf40 	call	ddf4 <memmove>
    db48:	d8c00017 	ldw	r3,0(sp)
    db4c:	80800017 	ldw	r2,0(r16)
    db50:	800b883a 	mov	r5,r16
    db54:	a809883a 	mov	r4,r21
    db58:	10c5883a 	add	r2,r2,r3
    db5c:	80800015 	stw	r2,0(r16)
    db60:	d8c00015 	stw	r3,0(sp)
    db64:	00094780 	call	9478 <_fflush_r>
    db68:	d8c00017 	ldw	r3,0(sp)
    db6c:	da000117 	ldw	r8,4(sp)
    db70:	103fc21e 	bne	r2,zero,da7c <__alt_data_end+0xf000da7c>
    db74:	182f883a 	mov	r23,r3
    db78:	9de7c83a 	sub	r19,r19,r23
    db7c:	983fe11e 	bne	r19,zero,db04 <__alt_data_end+0xf000db04>
    db80:	800b883a 	mov	r5,r16
    db84:	a809883a 	mov	r4,r21
    db88:	00094780 	call	9478 <_fflush_r>
    db8c:	103fbb1e 	bne	r2,zero,da7c <__alt_data_end+0xf000da7c>
    db90:	0011883a 	mov	r8,zero
    db94:	003fdb06 	br	db04 <__alt_data_end+0xf000db04>
    db98:	94c0012e 	bgeu	r18,r19,dba0 <__sfvwrite_r+0x31c>
    db9c:	9027883a 	mov	r19,r18
    dba0:	980d883a 	mov	r6,r19
    dba4:	e00b883a 	mov	r5,fp
    dba8:	000ddf40 	call	ddf4 <memmove>
    dbac:	80800217 	ldw	r2,8(r16)
    dbb0:	80c00017 	ldw	r3,0(r16)
    dbb4:	14c5c83a 	sub	r2,r2,r19
    dbb8:	1cc7883a 	add	r3,r3,r19
    dbbc:	80800215 	stw	r2,8(r16)
    dbc0:	80c00015 	stw	r3,0(r16)
    dbc4:	10004326 	beq	r2,zero,dcd4 <__sfvwrite_r+0x450>
    dbc8:	9805883a 	mov	r2,r19
    dbcc:	003f8606 	br	d9e8 <__alt_data_end+0xf000d9e8>
    dbd0:	b00d883a 	mov	r6,r22
    dbd4:	e00b883a 	mov	r5,fp
    dbd8:	da000115 	stw	r8,4(sp)
    dbdc:	000ddf40 	call	ddf4 <memmove>
    dbe0:	80800217 	ldw	r2,8(r16)
    dbe4:	80c00017 	ldw	r3,0(r16)
    dbe8:	da000117 	ldw	r8,4(sp)
    dbec:	1585c83a 	sub	r2,r2,r22
    dbf0:	1dad883a 	add	r22,r3,r22
    dbf4:	80800215 	stw	r2,8(r16)
    dbf8:	85800015 	stw	r22,0(r16)
    dbfc:	003fbf06 	br	dafc <__alt_data_end+0xf000dafc>
    dc00:	81000017 	ldw	r4,0(r16)
    dc04:	9027883a 	mov	r19,r18
    dc08:	902f883a 	mov	r23,r18
    dc0c:	003f6c06 	br	d9c0 <__alt_data_end+0xf000d9c0>
    dc10:	900d883a 	mov	r6,r18
    dc14:	01400284 	movi	r5,10
    dc18:	e009883a 	mov	r4,fp
    dc1c:	000a9040 	call	a904 <memchr>
    dc20:	10003e26 	beq	r2,zero,dd1c <__sfvwrite_r+0x498>
    dc24:	10800044 	addi	r2,r2,1
    dc28:	1727c83a 	sub	r19,r2,fp
    dc2c:	02000044 	movi	r8,1
    dc30:	003f9d06 	br	daa8 <__alt_data_end+0xf000daa8>
    dc34:	80800517 	ldw	r2,20(r16)
    dc38:	81400417 	ldw	r5,16(r16)
    dc3c:	81c00017 	ldw	r7,0(r16)
    dc40:	10a7883a 	add	r19,r2,r2
    dc44:	9885883a 	add	r2,r19,r2
    dc48:	1026d7fa 	srli	r19,r2,31
    dc4c:	396dc83a 	sub	r22,r7,r5
    dc50:	b1000044 	addi	r4,r22,1
    dc54:	9885883a 	add	r2,r19,r2
    dc58:	1027d07a 	srai	r19,r2,1
    dc5c:	2485883a 	add	r2,r4,r18
    dc60:	980d883a 	mov	r6,r19
    dc64:	9880022e 	bgeu	r19,r2,dc70 <__sfvwrite_r+0x3ec>
    dc68:	1027883a 	mov	r19,r2
    dc6c:	100d883a 	mov	r6,r2
    dc70:	18c1000c 	andi	r3,r3,1024
    dc74:	18001c26 	beq	r3,zero,dce8 <__sfvwrite_r+0x464>
    dc78:	300b883a 	mov	r5,r6
    dc7c:	a809883a 	mov	r4,r21
    dc80:	000a0f80 	call	a0f8 <_malloc_r>
    dc84:	102f883a 	mov	r23,r2
    dc88:	10002926 	beq	r2,zero,dd30 <__sfvwrite_r+0x4ac>
    dc8c:	81400417 	ldw	r5,16(r16)
    dc90:	b00d883a 	mov	r6,r22
    dc94:	1009883a 	mov	r4,r2
    dc98:	00052d40 	call	52d4 <memcpy>
    dc9c:	8080030b 	ldhu	r2,12(r16)
    dca0:	00fedfc4 	movi	r3,-1153
    dca4:	10c4703a 	and	r2,r2,r3
    dca8:	10802014 	ori	r2,r2,128
    dcac:	8080030d 	sth	r2,12(r16)
    dcb0:	bd89883a 	add	r4,r23,r22
    dcb4:	9d8fc83a 	sub	r7,r19,r22
    dcb8:	85c00415 	stw	r23,16(r16)
    dcbc:	84c00515 	stw	r19,20(r16)
    dcc0:	81000015 	stw	r4,0(r16)
    dcc4:	9027883a 	mov	r19,r18
    dcc8:	81c00215 	stw	r7,8(r16)
    dccc:	902f883a 	mov	r23,r18
    dcd0:	003f3b06 	br	d9c0 <__alt_data_end+0xf000d9c0>
    dcd4:	800b883a 	mov	r5,r16
    dcd8:	a809883a 	mov	r4,r21
    dcdc:	00094780 	call	9478 <_fflush_r>
    dce0:	103fb926 	beq	r2,zero,dbc8 <__alt_data_end+0xf000dbc8>
    dce4:	003f6506 	br	da7c <__alt_data_end+0xf000da7c>
    dce8:	a809883a 	mov	r4,r21
    dcec:	000dfb00 	call	dfb0 <_realloc_r>
    dcf0:	102f883a 	mov	r23,r2
    dcf4:	103fee1e 	bne	r2,zero,dcb0 <__alt_data_end+0xf000dcb0>
    dcf8:	81400417 	ldw	r5,16(r16)
    dcfc:	a809883a 	mov	r4,r21
    dd00:	00099c80 	call	99c8 <_free_r>
    dd04:	8080030b 	ldhu	r2,12(r16)
    dd08:	00ffdfc4 	movi	r3,-129
    dd0c:	1884703a 	and	r2,r3,r2
    dd10:	00c00304 	movi	r3,12
    dd14:	a8c00015 	stw	r3,0(r21)
    dd18:	003f5906 	br	da80 <__alt_data_end+0xf000da80>
    dd1c:	94c00044 	addi	r19,r18,1
    dd20:	02000044 	movi	r8,1
    dd24:	003f6006 	br	daa8 <__alt_data_end+0xf000daa8>
    dd28:	00bfffc4 	movi	r2,-1
    dd2c:	003f0306 	br	d93c <__alt_data_end+0xf000d93c>
    dd30:	00800304 	movi	r2,12
    dd34:	a8800015 	stw	r2,0(r21)
    dd38:	8080030b 	ldhu	r2,12(r16)
    dd3c:	003f5006 	br	da80 <__alt_data_end+0xf000da80>

0000dd40 <_isatty_r>:
    dd40:	defffd04 	addi	sp,sp,-12
    dd44:	dc000015 	stw	r16,0(sp)
    dd48:	04020034 	movhi	r16,2048
    dd4c:	dc400115 	stw	r17,4(sp)
    dd50:	84097604 	addi	r16,r16,9688
    dd54:	2023883a 	mov	r17,r4
    dd58:	2809883a 	mov	r4,r5
    dd5c:	dfc00215 	stw	ra,8(sp)
    dd60:	80000015 	stw	zero,0(r16)
    dd64:	0011d800 	call	11d80 <isatty>
    dd68:	00ffffc4 	movi	r3,-1
    dd6c:	10c00526 	beq	r2,r3,dd84 <_isatty_r+0x44>
    dd70:	dfc00217 	ldw	ra,8(sp)
    dd74:	dc400117 	ldw	r17,4(sp)
    dd78:	dc000017 	ldw	r16,0(sp)
    dd7c:	dec00304 	addi	sp,sp,12
    dd80:	f800283a 	ret
    dd84:	80c00017 	ldw	r3,0(r16)
    dd88:	183ff926 	beq	r3,zero,dd70 <__alt_data_end+0xf000dd70>
    dd8c:	88c00015 	stw	r3,0(r17)
    dd90:	003ff706 	br	dd70 <__alt_data_end+0xf000dd70>

0000dd94 <_lseek_r>:
    dd94:	defffd04 	addi	sp,sp,-12
    dd98:	2805883a 	mov	r2,r5
    dd9c:	dc000015 	stw	r16,0(sp)
    dda0:	04020034 	movhi	r16,2048
    dda4:	dc400115 	stw	r17,4(sp)
    dda8:	300b883a 	mov	r5,r6
    ddac:	84097604 	addi	r16,r16,9688
    ddb0:	2023883a 	mov	r17,r4
    ddb4:	380d883a 	mov	r6,r7
    ddb8:	1009883a 	mov	r4,r2
    ddbc:	dfc00215 	stw	ra,8(sp)
    ddc0:	80000015 	stw	zero,0(r16)
    ddc4:	0011e600 	call	11e60 <lseek>
    ddc8:	00ffffc4 	movi	r3,-1
    ddcc:	10c00526 	beq	r2,r3,dde4 <_lseek_r+0x50>
    ddd0:	dfc00217 	ldw	ra,8(sp)
    ddd4:	dc400117 	ldw	r17,4(sp)
    ddd8:	dc000017 	ldw	r16,0(sp)
    dddc:	dec00304 	addi	sp,sp,12
    dde0:	f800283a 	ret
    dde4:	80c00017 	ldw	r3,0(r16)
    dde8:	183ff926 	beq	r3,zero,ddd0 <__alt_data_end+0xf000ddd0>
    ddec:	88c00015 	stw	r3,0(r17)
    ddf0:	003ff706 	br	ddd0 <__alt_data_end+0xf000ddd0>

0000ddf4 <memmove>:
    ddf4:	2005883a 	mov	r2,r4
    ddf8:	29000b2e 	bgeu	r5,r4,de28 <memmove+0x34>
    ddfc:	298f883a 	add	r7,r5,r6
    de00:	21c0092e 	bgeu	r4,r7,de28 <memmove+0x34>
    de04:	2187883a 	add	r3,r4,r6
    de08:	198bc83a 	sub	r5,r3,r6
    de0c:	30004826 	beq	r6,zero,df30 <memmove+0x13c>
    de10:	39ffffc4 	addi	r7,r7,-1
    de14:	39000003 	ldbu	r4,0(r7)
    de18:	18ffffc4 	addi	r3,r3,-1
    de1c:	19000005 	stb	r4,0(r3)
    de20:	28fffb1e 	bne	r5,r3,de10 <__alt_data_end+0xf000de10>
    de24:	f800283a 	ret
    de28:	00c003c4 	movi	r3,15
    de2c:	1980412e 	bgeu	r3,r6,df34 <memmove+0x140>
    de30:	2886b03a 	or	r3,r5,r2
    de34:	18c000cc 	andi	r3,r3,3
    de38:	1800401e 	bne	r3,zero,df3c <memmove+0x148>
    de3c:	33fffc04 	addi	r15,r6,-16
    de40:	781ed13a 	srli	r15,r15,4
    de44:	28c00104 	addi	r3,r5,4
    de48:	13400104 	addi	r13,r2,4
    de4c:	781c913a 	slli	r14,r15,4
    de50:	2b000204 	addi	r12,r5,8
    de54:	12c00204 	addi	r11,r2,8
    de58:	73800504 	addi	r14,r14,20
    de5c:	2a800304 	addi	r10,r5,12
    de60:	12400304 	addi	r9,r2,12
    de64:	2b9d883a 	add	r14,r5,r14
    de68:	2811883a 	mov	r8,r5
    de6c:	100f883a 	mov	r7,r2
    de70:	41000017 	ldw	r4,0(r8)
    de74:	39c00404 	addi	r7,r7,16
    de78:	18c00404 	addi	r3,r3,16
    de7c:	393ffc15 	stw	r4,-16(r7)
    de80:	193ffc17 	ldw	r4,-16(r3)
    de84:	6b400404 	addi	r13,r13,16
    de88:	5ac00404 	addi	r11,r11,16
    de8c:	693ffc15 	stw	r4,-16(r13)
    de90:	61000017 	ldw	r4,0(r12)
    de94:	4a400404 	addi	r9,r9,16
    de98:	42000404 	addi	r8,r8,16
    de9c:	593ffc15 	stw	r4,-16(r11)
    dea0:	51000017 	ldw	r4,0(r10)
    dea4:	63000404 	addi	r12,r12,16
    dea8:	52800404 	addi	r10,r10,16
    deac:	493ffc15 	stw	r4,-16(r9)
    deb0:	1bbfef1e 	bne	r3,r14,de70 <__alt_data_end+0xf000de70>
    deb4:	79000044 	addi	r4,r15,1
    deb8:	2008913a 	slli	r4,r4,4
    debc:	328003cc 	andi	r10,r6,15
    dec0:	02c000c4 	movi	r11,3
    dec4:	1107883a 	add	r3,r2,r4
    dec8:	290b883a 	add	r5,r5,r4
    decc:	5a801e2e 	bgeu	r11,r10,df48 <memmove+0x154>
    ded0:	1813883a 	mov	r9,r3
    ded4:	2811883a 	mov	r8,r5
    ded8:	500f883a 	mov	r7,r10
    dedc:	41000017 	ldw	r4,0(r8)
    dee0:	4a400104 	addi	r9,r9,4
    dee4:	39ffff04 	addi	r7,r7,-4
    dee8:	493fff15 	stw	r4,-4(r9)
    deec:	42000104 	addi	r8,r8,4
    def0:	59fffa36 	bltu	r11,r7,dedc <__alt_data_end+0xf000dedc>
    def4:	513fff04 	addi	r4,r10,-4
    def8:	2008d0ba 	srli	r4,r4,2
    defc:	318000cc 	andi	r6,r6,3
    df00:	21000044 	addi	r4,r4,1
    df04:	2109883a 	add	r4,r4,r4
    df08:	2109883a 	add	r4,r4,r4
    df0c:	1907883a 	add	r3,r3,r4
    df10:	290b883a 	add	r5,r5,r4
    df14:	30000b26 	beq	r6,zero,df44 <memmove+0x150>
    df18:	198d883a 	add	r6,r3,r6
    df1c:	29c00003 	ldbu	r7,0(r5)
    df20:	18c00044 	addi	r3,r3,1
    df24:	29400044 	addi	r5,r5,1
    df28:	19ffffc5 	stb	r7,-1(r3)
    df2c:	19bffb1e 	bne	r3,r6,df1c <__alt_data_end+0xf000df1c>
    df30:	f800283a 	ret
    df34:	1007883a 	mov	r3,r2
    df38:	003ff606 	br	df14 <__alt_data_end+0xf000df14>
    df3c:	1007883a 	mov	r3,r2
    df40:	003ff506 	br	df18 <__alt_data_end+0xf000df18>
    df44:	f800283a 	ret
    df48:	500d883a 	mov	r6,r10
    df4c:	003ff106 	br	df14 <__alt_data_end+0xf000df14>

0000df50 <_read_r>:
    df50:	defffd04 	addi	sp,sp,-12
    df54:	2805883a 	mov	r2,r5
    df58:	dc000015 	stw	r16,0(sp)
    df5c:	04020034 	movhi	r16,2048
    df60:	dc400115 	stw	r17,4(sp)
    df64:	300b883a 	mov	r5,r6
    df68:	84097604 	addi	r16,r16,9688
    df6c:	2023883a 	mov	r17,r4
    df70:	380d883a 	mov	r6,r7
    df74:	1009883a 	mov	r4,r2
    df78:	dfc00215 	stw	ra,8(sp)
    df7c:	80000015 	stw	zero,0(r16)
    df80:	00120340 	call	12034 <read>
    df84:	00ffffc4 	movi	r3,-1
    df88:	10c00526 	beq	r2,r3,dfa0 <_read_r+0x50>
    df8c:	dfc00217 	ldw	ra,8(sp)
    df90:	dc400117 	ldw	r17,4(sp)
    df94:	dc000017 	ldw	r16,0(sp)
    df98:	dec00304 	addi	sp,sp,12
    df9c:	f800283a 	ret
    dfa0:	80c00017 	ldw	r3,0(r16)
    dfa4:	183ff926 	beq	r3,zero,df8c <__alt_data_end+0xf000df8c>
    dfa8:	88c00015 	stw	r3,0(r17)
    dfac:	003ff706 	br	df8c <__alt_data_end+0xf000df8c>

0000dfb0 <_realloc_r>:
    dfb0:	defff604 	addi	sp,sp,-40
    dfb4:	dc800215 	stw	r18,8(sp)
    dfb8:	dfc00915 	stw	ra,36(sp)
    dfbc:	df000815 	stw	fp,32(sp)
    dfc0:	ddc00715 	stw	r23,28(sp)
    dfc4:	dd800615 	stw	r22,24(sp)
    dfc8:	dd400515 	stw	r21,20(sp)
    dfcc:	dd000415 	stw	r20,16(sp)
    dfd0:	dcc00315 	stw	r19,12(sp)
    dfd4:	dc400115 	stw	r17,4(sp)
    dfd8:	dc000015 	stw	r16,0(sp)
    dfdc:	3025883a 	mov	r18,r6
    dfe0:	2800b726 	beq	r5,zero,e2c0 <_realloc_r+0x310>
    dfe4:	282b883a 	mov	r21,r5
    dfe8:	2029883a 	mov	r20,r4
    dfec:	0011fb00 	call	11fb0 <__malloc_lock>
    dff0:	a8bfff17 	ldw	r2,-4(r21)
    dff4:	043fff04 	movi	r16,-4
    dff8:	90c002c4 	addi	r3,r18,11
    dffc:	01000584 	movi	r4,22
    e000:	acfffe04 	addi	r19,r21,-8
    e004:	1420703a 	and	r16,r2,r16
    e008:	20c0332e 	bgeu	r4,r3,e0d8 <_realloc_r+0x128>
    e00c:	047ffe04 	movi	r17,-8
    e010:	1c62703a 	and	r17,r3,r17
    e014:	8807883a 	mov	r3,r17
    e018:	88005816 	blt	r17,zero,e17c <_realloc_r+0x1cc>
    e01c:	8c805736 	bltu	r17,r18,e17c <_realloc_r+0x1cc>
    e020:	80c0300e 	bge	r16,r3,e0e4 <_realloc_r+0x134>
    e024:	07020034 	movhi	fp,2048
    e028:	e702d204 	addi	fp,fp,2888
    e02c:	e1c00217 	ldw	r7,8(fp)
    e030:	9c09883a 	add	r4,r19,r16
    e034:	22000117 	ldw	r8,4(r4)
    e038:	21c06326 	beq	r4,r7,e1c8 <_realloc_r+0x218>
    e03c:	017fff84 	movi	r5,-2
    e040:	414a703a 	and	r5,r8,r5
    e044:	214b883a 	add	r5,r4,r5
    e048:	29800117 	ldw	r6,4(r5)
    e04c:	3180004c 	andi	r6,r6,1
    e050:	30003f26 	beq	r6,zero,e150 <_realloc_r+0x1a0>
    e054:	1080004c 	andi	r2,r2,1
    e058:	10008326 	beq	r2,zero,e268 <_realloc_r+0x2b8>
    e05c:	900b883a 	mov	r5,r18
    e060:	a009883a 	mov	r4,r20
    e064:	000a0f80 	call	a0f8 <_malloc_r>
    e068:	1025883a 	mov	r18,r2
    e06c:	10011e26 	beq	r2,zero,e4e8 <_realloc_r+0x538>
    e070:	a93fff17 	ldw	r4,-4(r21)
    e074:	10fffe04 	addi	r3,r2,-8
    e078:	00bfff84 	movi	r2,-2
    e07c:	2084703a 	and	r2,r4,r2
    e080:	9885883a 	add	r2,r19,r2
    e084:	1880ee26 	beq	r3,r2,e440 <_realloc_r+0x490>
    e088:	81bfff04 	addi	r6,r16,-4
    e08c:	00800904 	movi	r2,36
    e090:	1180b836 	bltu	r2,r6,e374 <_realloc_r+0x3c4>
    e094:	00c004c4 	movi	r3,19
    e098:	19809636 	bltu	r3,r6,e2f4 <_realloc_r+0x344>
    e09c:	9005883a 	mov	r2,r18
    e0a0:	a807883a 	mov	r3,r21
    e0a4:	19000017 	ldw	r4,0(r3)
    e0a8:	11000015 	stw	r4,0(r2)
    e0ac:	19000117 	ldw	r4,4(r3)
    e0b0:	11000115 	stw	r4,4(r2)
    e0b4:	18c00217 	ldw	r3,8(r3)
    e0b8:	10c00215 	stw	r3,8(r2)
    e0bc:	a80b883a 	mov	r5,r21
    e0c0:	a009883a 	mov	r4,r20
    e0c4:	00099c80 	call	99c8 <_free_r>
    e0c8:	a009883a 	mov	r4,r20
    e0cc:	0011fd40 	call	11fd4 <__malloc_unlock>
    e0d0:	9005883a 	mov	r2,r18
    e0d4:	00001206 	br	e120 <_realloc_r+0x170>
    e0d8:	00c00404 	movi	r3,16
    e0dc:	1823883a 	mov	r17,r3
    e0e0:	003fce06 	br	e01c <__alt_data_end+0xf000e01c>
    e0e4:	a825883a 	mov	r18,r21
    e0e8:	8445c83a 	sub	r2,r16,r17
    e0ec:	00c003c4 	movi	r3,15
    e0f0:	18802636 	bltu	r3,r2,e18c <_realloc_r+0x1dc>
    e0f4:	99800117 	ldw	r6,4(r19)
    e0f8:	9c07883a 	add	r3,r19,r16
    e0fc:	3180004c 	andi	r6,r6,1
    e100:	3420b03a 	or	r16,r6,r16
    e104:	9c000115 	stw	r16,4(r19)
    e108:	18800117 	ldw	r2,4(r3)
    e10c:	10800054 	ori	r2,r2,1
    e110:	18800115 	stw	r2,4(r3)
    e114:	a009883a 	mov	r4,r20
    e118:	0011fd40 	call	11fd4 <__malloc_unlock>
    e11c:	9005883a 	mov	r2,r18
    e120:	dfc00917 	ldw	ra,36(sp)
    e124:	df000817 	ldw	fp,32(sp)
    e128:	ddc00717 	ldw	r23,28(sp)
    e12c:	dd800617 	ldw	r22,24(sp)
    e130:	dd400517 	ldw	r21,20(sp)
    e134:	dd000417 	ldw	r20,16(sp)
    e138:	dcc00317 	ldw	r19,12(sp)
    e13c:	dc800217 	ldw	r18,8(sp)
    e140:	dc400117 	ldw	r17,4(sp)
    e144:	dc000017 	ldw	r16,0(sp)
    e148:	dec00a04 	addi	sp,sp,40
    e14c:	f800283a 	ret
    e150:	017fff04 	movi	r5,-4
    e154:	414a703a 	and	r5,r8,r5
    e158:	814d883a 	add	r6,r16,r5
    e15c:	30c01f16 	blt	r6,r3,e1dc <_realloc_r+0x22c>
    e160:	20800317 	ldw	r2,12(r4)
    e164:	20c00217 	ldw	r3,8(r4)
    e168:	a825883a 	mov	r18,r21
    e16c:	3021883a 	mov	r16,r6
    e170:	18800315 	stw	r2,12(r3)
    e174:	10c00215 	stw	r3,8(r2)
    e178:	003fdb06 	br	e0e8 <__alt_data_end+0xf000e0e8>
    e17c:	00800304 	movi	r2,12
    e180:	a0800015 	stw	r2,0(r20)
    e184:	0005883a 	mov	r2,zero
    e188:	003fe506 	br	e120 <__alt_data_end+0xf000e120>
    e18c:	98c00117 	ldw	r3,4(r19)
    e190:	9c4b883a 	add	r5,r19,r17
    e194:	11000054 	ori	r4,r2,1
    e198:	18c0004c 	andi	r3,r3,1
    e19c:	1c62b03a 	or	r17,r3,r17
    e1a0:	9c400115 	stw	r17,4(r19)
    e1a4:	29000115 	stw	r4,4(r5)
    e1a8:	2885883a 	add	r2,r5,r2
    e1ac:	10c00117 	ldw	r3,4(r2)
    e1b0:	29400204 	addi	r5,r5,8
    e1b4:	a009883a 	mov	r4,r20
    e1b8:	18c00054 	ori	r3,r3,1
    e1bc:	10c00115 	stw	r3,4(r2)
    e1c0:	00099c80 	call	99c8 <_free_r>
    e1c4:	003fd306 	br	e114 <__alt_data_end+0xf000e114>
    e1c8:	017fff04 	movi	r5,-4
    e1cc:	414a703a 	and	r5,r8,r5
    e1d0:	89800404 	addi	r6,r17,16
    e1d4:	8151883a 	add	r8,r16,r5
    e1d8:	4180590e 	bge	r8,r6,e340 <_realloc_r+0x390>
    e1dc:	1080004c 	andi	r2,r2,1
    e1e0:	103f9e1e 	bne	r2,zero,e05c <__alt_data_end+0xf000e05c>
    e1e4:	adbffe17 	ldw	r22,-8(r21)
    e1e8:	00bfff04 	movi	r2,-4
    e1ec:	9dadc83a 	sub	r22,r19,r22
    e1f0:	b1800117 	ldw	r6,4(r22)
    e1f4:	3084703a 	and	r2,r6,r2
    e1f8:	20002026 	beq	r4,zero,e27c <_realloc_r+0x2cc>
    e1fc:	80af883a 	add	r23,r16,r2
    e200:	b96f883a 	add	r23,r23,r5
    e204:	21c05f26 	beq	r4,r7,e384 <_realloc_r+0x3d4>
    e208:	b8c01c16 	blt	r23,r3,e27c <_realloc_r+0x2cc>
    e20c:	20800317 	ldw	r2,12(r4)
    e210:	20c00217 	ldw	r3,8(r4)
    e214:	81bfff04 	addi	r6,r16,-4
    e218:	01000904 	movi	r4,36
    e21c:	18800315 	stw	r2,12(r3)
    e220:	10c00215 	stw	r3,8(r2)
    e224:	b0c00217 	ldw	r3,8(r22)
    e228:	b0800317 	ldw	r2,12(r22)
    e22c:	b4800204 	addi	r18,r22,8
    e230:	18800315 	stw	r2,12(r3)
    e234:	10c00215 	stw	r3,8(r2)
    e238:	21801b36 	bltu	r4,r6,e2a8 <_realloc_r+0x2f8>
    e23c:	008004c4 	movi	r2,19
    e240:	1180352e 	bgeu	r2,r6,e318 <_realloc_r+0x368>
    e244:	a8800017 	ldw	r2,0(r21)
    e248:	b0800215 	stw	r2,8(r22)
    e24c:	a8800117 	ldw	r2,4(r21)
    e250:	b0800315 	stw	r2,12(r22)
    e254:	008006c4 	movi	r2,27
    e258:	11807f36 	bltu	r2,r6,e458 <_realloc_r+0x4a8>
    e25c:	b0800404 	addi	r2,r22,16
    e260:	ad400204 	addi	r21,r21,8
    e264:	00002d06 	br	e31c <_realloc_r+0x36c>
    e268:	adbffe17 	ldw	r22,-8(r21)
    e26c:	00bfff04 	movi	r2,-4
    e270:	9dadc83a 	sub	r22,r19,r22
    e274:	b1000117 	ldw	r4,4(r22)
    e278:	2084703a 	and	r2,r4,r2
    e27c:	b03f7726 	beq	r22,zero,e05c <__alt_data_end+0xf000e05c>
    e280:	80af883a 	add	r23,r16,r2
    e284:	b8ff7516 	blt	r23,r3,e05c <__alt_data_end+0xf000e05c>
    e288:	b0800317 	ldw	r2,12(r22)
    e28c:	b0c00217 	ldw	r3,8(r22)
    e290:	81bfff04 	addi	r6,r16,-4
    e294:	01000904 	movi	r4,36
    e298:	18800315 	stw	r2,12(r3)
    e29c:	10c00215 	stw	r3,8(r2)
    e2a0:	b4800204 	addi	r18,r22,8
    e2a4:	21bfe52e 	bgeu	r4,r6,e23c <__alt_data_end+0xf000e23c>
    e2a8:	a80b883a 	mov	r5,r21
    e2ac:	9009883a 	mov	r4,r18
    e2b0:	000ddf40 	call	ddf4 <memmove>
    e2b4:	b821883a 	mov	r16,r23
    e2b8:	b027883a 	mov	r19,r22
    e2bc:	003f8a06 	br	e0e8 <__alt_data_end+0xf000e0e8>
    e2c0:	300b883a 	mov	r5,r6
    e2c4:	dfc00917 	ldw	ra,36(sp)
    e2c8:	df000817 	ldw	fp,32(sp)
    e2cc:	ddc00717 	ldw	r23,28(sp)
    e2d0:	dd800617 	ldw	r22,24(sp)
    e2d4:	dd400517 	ldw	r21,20(sp)
    e2d8:	dd000417 	ldw	r20,16(sp)
    e2dc:	dcc00317 	ldw	r19,12(sp)
    e2e0:	dc800217 	ldw	r18,8(sp)
    e2e4:	dc400117 	ldw	r17,4(sp)
    e2e8:	dc000017 	ldw	r16,0(sp)
    e2ec:	dec00a04 	addi	sp,sp,40
    e2f0:	000a0f81 	jmpi	a0f8 <_malloc_r>
    e2f4:	a8c00017 	ldw	r3,0(r21)
    e2f8:	90c00015 	stw	r3,0(r18)
    e2fc:	a8c00117 	ldw	r3,4(r21)
    e300:	90c00115 	stw	r3,4(r18)
    e304:	00c006c4 	movi	r3,27
    e308:	19804536 	bltu	r3,r6,e420 <_realloc_r+0x470>
    e30c:	90800204 	addi	r2,r18,8
    e310:	a8c00204 	addi	r3,r21,8
    e314:	003f6306 	br	e0a4 <__alt_data_end+0xf000e0a4>
    e318:	9005883a 	mov	r2,r18
    e31c:	a8c00017 	ldw	r3,0(r21)
    e320:	b821883a 	mov	r16,r23
    e324:	b027883a 	mov	r19,r22
    e328:	10c00015 	stw	r3,0(r2)
    e32c:	a8c00117 	ldw	r3,4(r21)
    e330:	10c00115 	stw	r3,4(r2)
    e334:	a8c00217 	ldw	r3,8(r21)
    e338:	10c00215 	stw	r3,8(r2)
    e33c:	003f6a06 	br	e0e8 <__alt_data_end+0xf000e0e8>
    e340:	9c67883a 	add	r19,r19,r17
    e344:	4445c83a 	sub	r2,r8,r17
    e348:	e4c00215 	stw	r19,8(fp)
    e34c:	10800054 	ori	r2,r2,1
    e350:	98800115 	stw	r2,4(r19)
    e354:	a8bfff17 	ldw	r2,-4(r21)
    e358:	a009883a 	mov	r4,r20
    e35c:	1080004c 	andi	r2,r2,1
    e360:	1462b03a 	or	r17,r2,r17
    e364:	ac7fff15 	stw	r17,-4(r21)
    e368:	0011fd40 	call	11fd4 <__malloc_unlock>
    e36c:	a805883a 	mov	r2,r21
    e370:	003f6b06 	br	e120 <__alt_data_end+0xf000e120>
    e374:	a80b883a 	mov	r5,r21
    e378:	9009883a 	mov	r4,r18
    e37c:	000ddf40 	call	ddf4 <memmove>
    e380:	003f4e06 	br	e0bc <__alt_data_end+0xf000e0bc>
    e384:	89000404 	addi	r4,r17,16
    e388:	b93fbc16 	blt	r23,r4,e27c <__alt_data_end+0xf000e27c>
    e38c:	b0800317 	ldw	r2,12(r22)
    e390:	b0c00217 	ldw	r3,8(r22)
    e394:	81bfff04 	addi	r6,r16,-4
    e398:	01000904 	movi	r4,36
    e39c:	18800315 	stw	r2,12(r3)
    e3a0:	10c00215 	stw	r3,8(r2)
    e3a4:	b4800204 	addi	r18,r22,8
    e3a8:	21804336 	bltu	r4,r6,e4b8 <_realloc_r+0x508>
    e3ac:	008004c4 	movi	r2,19
    e3b0:	11803f2e 	bgeu	r2,r6,e4b0 <_realloc_r+0x500>
    e3b4:	a8800017 	ldw	r2,0(r21)
    e3b8:	b0800215 	stw	r2,8(r22)
    e3bc:	a8800117 	ldw	r2,4(r21)
    e3c0:	b0800315 	stw	r2,12(r22)
    e3c4:	008006c4 	movi	r2,27
    e3c8:	11803f36 	bltu	r2,r6,e4c8 <_realloc_r+0x518>
    e3cc:	b0800404 	addi	r2,r22,16
    e3d0:	ad400204 	addi	r21,r21,8
    e3d4:	a8c00017 	ldw	r3,0(r21)
    e3d8:	10c00015 	stw	r3,0(r2)
    e3dc:	a8c00117 	ldw	r3,4(r21)
    e3e0:	10c00115 	stw	r3,4(r2)
    e3e4:	a8c00217 	ldw	r3,8(r21)
    e3e8:	10c00215 	stw	r3,8(r2)
    e3ec:	b447883a 	add	r3,r22,r17
    e3f0:	bc45c83a 	sub	r2,r23,r17
    e3f4:	e0c00215 	stw	r3,8(fp)
    e3f8:	10800054 	ori	r2,r2,1
    e3fc:	18800115 	stw	r2,4(r3)
    e400:	b0800117 	ldw	r2,4(r22)
    e404:	a009883a 	mov	r4,r20
    e408:	1080004c 	andi	r2,r2,1
    e40c:	1462b03a 	or	r17,r2,r17
    e410:	b4400115 	stw	r17,4(r22)
    e414:	0011fd40 	call	11fd4 <__malloc_unlock>
    e418:	9005883a 	mov	r2,r18
    e41c:	003f4006 	br	e120 <__alt_data_end+0xf000e120>
    e420:	a8c00217 	ldw	r3,8(r21)
    e424:	90c00215 	stw	r3,8(r18)
    e428:	a8c00317 	ldw	r3,12(r21)
    e42c:	90c00315 	stw	r3,12(r18)
    e430:	30801126 	beq	r6,r2,e478 <_realloc_r+0x4c8>
    e434:	90800404 	addi	r2,r18,16
    e438:	a8c00404 	addi	r3,r21,16
    e43c:	003f1906 	br	e0a4 <__alt_data_end+0xf000e0a4>
    e440:	90ffff17 	ldw	r3,-4(r18)
    e444:	00bfff04 	movi	r2,-4
    e448:	a825883a 	mov	r18,r21
    e44c:	1884703a 	and	r2,r3,r2
    e450:	80a1883a 	add	r16,r16,r2
    e454:	003f2406 	br	e0e8 <__alt_data_end+0xf000e0e8>
    e458:	a8800217 	ldw	r2,8(r21)
    e45c:	b0800415 	stw	r2,16(r22)
    e460:	a8800317 	ldw	r2,12(r21)
    e464:	b0800515 	stw	r2,20(r22)
    e468:	31000a26 	beq	r6,r4,e494 <_realloc_r+0x4e4>
    e46c:	b0800604 	addi	r2,r22,24
    e470:	ad400404 	addi	r21,r21,16
    e474:	003fa906 	br	e31c <__alt_data_end+0xf000e31c>
    e478:	a9000417 	ldw	r4,16(r21)
    e47c:	90800604 	addi	r2,r18,24
    e480:	a8c00604 	addi	r3,r21,24
    e484:	91000415 	stw	r4,16(r18)
    e488:	a9000517 	ldw	r4,20(r21)
    e48c:	91000515 	stw	r4,20(r18)
    e490:	003f0406 	br	e0a4 <__alt_data_end+0xf000e0a4>
    e494:	a8c00417 	ldw	r3,16(r21)
    e498:	ad400604 	addi	r21,r21,24
    e49c:	b0800804 	addi	r2,r22,32
    e4a0:	b0c00615 	stw	r3,24(r22)
    e4a4:	a8ffff17 	ldw	r3,-4(r21)
    e4a8:	b0c00715 	stw	r3,28(r22)
    e4ac:	003f9b06 	br	e31c <__alt_data_end+0xf000e31c>
    e4b0:	9005883a 	mov	r2,r18
    e4b4:	003fc706 	br	e3d4 <__alt_data_end+0xf000e3d4>
    e4b8:	a80b883a 	mov	r5,r21
    e4bc:	9009883a 	mov	r4,r18
    e4c0:	000ddf40 	call	ddf4 <memmove>
    e4c4:	003fc906 	br	e3ec <__alt_data_end+0xf000e3ec>
    e4c8:	a8800217 	ldw	r2,8(r21)
    e4cc:	b0800415 	stw	r2,16(r22)
    e4d0:	a8800317 	ldw	r2,12(r21)
    e4d4:	b0800515 	stw	r2,20(r22)
    e4d8:	31000726 	beq	r6,r4,e4f8 <_realloc_r+0x548>
    e4dc:	b0800604 	addi	r2,r22,24
    e4e0:	ad400404 	addi	r21,r21,16
    e4e4:	003fbb06 	br	e3d4 <__alt_data_end+0xf000e3d4>
    e4e8:	a009883a 	mov	r4,r20
    e4ec:	0011fd40 	call	11fd4 <__malloc_unlock>
    e4f0:	0005883a 	mov	r2,zero
    e4f4:	003f0a06 	br	e120 <__alt_data_end+0xf000e120>
    e4f8:	a8c00417 	ldw	r3,16(r21)
    e4fc:	ad400604 	addi	r21,r21,24
    e500:	b0800804 	addi	r2,r22,32
    e504:	b0c00615 	stw	r3,24(r22)
    e508:	a8ffff17 	ldw	r3,-4(r21)
    e50c:	b0c00715 	stw	r3,28(r22)
    e510:	003fb006 	br	e3d4 <__alt_data_end+0xf000e3d4>

0000e514 <__swbuf_r>:
    e514:	defffb04 	addi	sp,sp,-20
    e518:	dcc00315 	stw	r19,12(sp)
    e51c:	dc800215 	stw	r18,8(sp)
    e520:	dc000015 	stw	r16,0(sp)
    e524:	dfc00415 	stw	ra,16(sp)
    e528:	dc400115 	stw	r17,4(sp)
    e52c:	2025883a 	mov	r18,r4
    e530:	2827883a 	mov	r19,r5
    e534:	3021883a 	mov	r16,r6
    e538:	20000226 	beq	r4,zero,e544 <__swbuf_r+0x30>
    e53c:	20800e17 	ldw	r2,56(r4)
    e540:	10004226 	beq	r2,zero,e64c <__swbuf_r+0x138>
    e544:	80800617 	ldw	r2,24(r16)
    e548:	8100030b 	ldhu	r4,12(r16)
    e54c:	80800215 	stw	r2,8(r16)
    e550:	2080020c 	andi	r2,r4,8
    e554:	10003626 	beq	r2,zero,e630 <__swbuf_r+0x11c>
    e558:	80c00417 	ldw	r3,16(r16)
    e55c:	18003426 	beq	r3,zero,e630 <__swbuf_r+0x11c>
    e560:	2088000c 	andi	r2,r4,8192
    e564:	9c403fcc 	andi	r17,r19,255
    e568:	10001a26 	beq	r2,zero,e5d4 <__swbuf_r+0xc0>
    e56c:	80800017 	ldw	r2,0(r16)
    e570:	81000517 	ldw	r4,20(r16)
    e574:	10c7c83a 	sub	r3,r2,r3
    e578:	1900200e 	bge	r3,r4,e5fc <__swbuf_r+0xe8>
    e57c:	18c00044 	addi	r3,r3,1
    e580:	81000217 	ldw	r4,8(r16)
    e584:	11400044 	addi	r5,r2,1
    e588:	81400015 	stw	r5,0(r16)
    e58c:	213fffc4 	addi	r4,r4,-1
    e590:	81000215 	stw	r4,8(r16)
    e594:	14c00005 	stb	r19,0(r2)
    e598:	80800517 	ldw	r2,20(r16)
    e59c:	10c01e26 	beq	r2,r3,e618 <__swbuf_r+0x104>
    e5a0:	8080030b 	ldhu	r2,12(r16)
    e5a4:	1080004c 	andi	r2,r2,1
    e5a8:	10000226 	beq	r2,zero,e5b4 <__swbuf_r+0xa0>
    e5ac:	00800284 	movi	r2,10
    e5b0:	88801926 	beq	r17,r2,e618 <__swbuf_r+0x104>
    e5b4:	8805883a 	mov	r2,r17
    e5b8:	dfc00417 	ldw	ra,16(sp)
    e5bc:	dcc00317 	ldw	r19,12(sp)
    e5c0:	dc800217 	ldw	r18,8(sp)
    e5c4:	dc400117 	ldw	r17,4(sp)
    e5c8:	dc000017 	ldw	r16,0(sp)
    e5cc:	dec00504 	addi	sp,sp,20
    e5d0:	f800283a 	ret
    e5d4:	81401917 	ldw	r5,100(r16)
    e5d8:	00b7ffc4 	movi	r2,-8193
    e5dc:	21080014 	ori	r4,r4,8192
    e5e0:	2884703a 	and	r2,r5,r2
    e5e4:	80801915 	stw	r2,100(r16)
    e5e8:	80800017 	ldw	r2,0(r16)
    e5ec:	8100030d 	sth	r4,12(r16)
    e5f0:	81000517 	ldw	r4,20(r16)
    e5f4:	10c7c83a 	sub	r3,r2,r3
    e5f8:	193fe016 	blt	r3,r4,e57c <__alt_data_end+0xf000e57c>
    e5fc:	800b883a 	mov	r5,r16
    e600:	9009883a 	mov	r4,r18
    e604:	00094780 	call	9478 <_fflush_r>
    e608:	1000071e 	bne	r2,zero,e628 <__swbuf_r+0x114>
    e60c:	80800017 	ldw	r2,0(r16)
    e610:	00c00044 	movi	r3,1
    e614:	003fda06 	br	e580 <__alt_data_end+0xf000e580>
    e618:	800b883a 	mov	r5,r16
    e61c:	9009883a 	mov	r4,r18
    e620:	00094780 	call	9478 <_fflush_r>
    e624:	103fe326 	beq	r2,zero,e5b4 <__alt_data_end+0xf000e5b4>
    e628:	00bfffc4 	movi	r2,-1
    e62c:	003fe206 	br	e5b8 <__alt_data_end+0xf000e5b8>
    e630:	800b883a 	mov	r5,r16
    e634:	9009883a 	mov	r4,r18
    e638:	00078800 	call	7880 <__swsetup_r>
    e63c:	103ffa1e 	bne	r2,zero,e628 <__alt_data_end+0xf000e628>
    e640:	8100030b 	ldhu	r4,12(r16)
    e644:	80c00417 	ldw	r3,16(r16)
    e648:	003fc506 	br	e560 <__alt_data_end+0xf000e560>
    e64c:	00098540 	call	9854 <__sinit>
    e650:	003fbc06 	br	e544 <__alt_data_end+0xf000e544>

0000e654 <__swbuf>:
    e654:	00820034 	movhi	r2,2048
    e658:	10894004 	addi	r2,r2,9472
    e65c:	280d883a 	mov	r6,r5
    e660:	200b883a 	mov	r5,r4
    e664:	11000017 	ldw	r4,0(r2)
    e668:	000e5141 	jmpi	e514 <__swbuf_r>

0000e66c <_wcrtomb_r>:
    e66c:	defff604 	addi	sp,sp,-40
    e670:	00820034 	movhi	r2,2048
    e674:	dc800815 	stw	r18,32(sp)
    e678:	dc400715 	stw	r17,28(sp)
    e67c:	dc000615 	stw	r16,24(sp)
    e680:	10894404 	addi	r2,r2,9488
    e684:	dfc00915 	stw	ra,36(sp)
    e688:	2021883a 	mov	r16,r4
    e68c:	3823883a 	mov	r17,r7
    e690:	14800017 	ldw	r18,0(r2)
    e694:	28001426 	beq	r5,zero,e6e8 <_wcrtomb_r+0x7c>
    e698:	d9400415 	stw	r5,16(sp)
    e69c:	d9800515 	stw	r6,20(sp)
    e6a0:	0009edc0 	call	9edc <__locale_charset>
    e6a4:	d9800517 	ldw	r6,20(sp)
    e6a8:	d9400417 	ldw	r5,16(sp)
    e6ac:	100f883a 	mov	r7,r2
    e6b0:	dc400015 	stw	r17,0(sp)
    e6b4:	8009883a 	mov	r4,r16
    e6b8:	903ee83a 	callr	r18
    e6bc:	00ffffc4 	movi	r3,-1
    e6c0:	10c0031e 	bne	r2,r3,e6d0 <_wcrtomb_r+0x64>
    e6c4:	88000015 	stw	zero,0(r17)
    e6c8:	00c02284 	movi	r3,138
    e6cc:	80c00015 	stw	r3,0(r16)
    e6d0:	dfc00917 	ldw	ra,36(sp)
    e6d4:	dc800817 	ldw	r18,32(sp)
    e6d8:	dc400717 	ldw	r17,28(sp)
    e6dc:	dc000617 	ldw	r16,24(sp)
    e6e0:	dec00a04 	addi	sp,sp,40
    e6e4:	f800283a 	ret
    e6e8:	0009edc0 	call	9edc <__locale_charset>
    e6ec:	100f883a 	mov	r7,r2
    e6f0:	dc400015 	stw	r17,0(sp)
    e6f4:	000d883a 	mov	r6,zero
    e6f8:	d9400104 	addi	r5,sp,4
    e6fc:	8009883a 	mov	r4,r16
    e700:	903ee83a 	callr	r18
    e704:	003fed06 	br	e6bc <__alt_data_end+0xf000e6bc>

0000e708 <wcrtomb>:
    e708:	defff604 	addi	sp,sp,-40
    e70c:	00820034 	movhi	r2,2048
    e710:	dc800615 	stw	r18,24(sp)
    e714:	dc400515 	stw	r17,20(sp)
    e718:	10894004 	addi	r2,r2,9472
    e71c:	dfc00915 	stw	ra,36(sp)
    e720:	dd000815 	stw	r20,32(sp)
    e724:	dcc00715 	stw	r19,28(sp)
    e728:	dc000415 	stw	r16,16(sp)
    e72c:	3025883a 	mov	r18,r6
    e730:	14400017 	ldw	r17,0(r2)
    e734:	20001926 	beq	r4,zero,e79c <wcrtomb+0x94>
    e738:	00820034 	movhi	r2,2048
    e73c:	10894404 	addi	r2,r2,9488
    e740:	15000017 	ldw	r20,0(r2)
    e744:	2021883a 	mov	r16,r4
    e748:	2827883a 	mov	r19,r5
    e74c:	0009edc0 	call	9edc <__locale_charset>
    e750:	100f883a 	mov	r7,r2
    e754:	dc800015 	stw	r18,0(sp)
    e758:	980d883a 	mov	r6,r19
    e75c:	800b883a 	mov	r5,r16
    e760:	8809883a 	mov	r4,r17
    e764:	a03ee83a 	callr	r20
    e768:	00ffffc4 	movi	r3,-1
    e76c:	10c0031e 	bne	r2,r3,e77c <wcrtomb+0x74>
    e770:	90000015 	stw	zero,0(r18)
    e774:	00c02284 	movi	r3,138
    e778:	88c00015 	stw	r3,0(r17)
    e77c:	dfc00917 	ldw	ra,36(sp)
    e780:	dd000817 	ldw	r20,32(sp)
    e784:	dcc00717 	ldw	r19,28(sp)
    e788:	dc800617 	ldw	r18,24(sp)
    e78c:	dc400517 	ldw	r17,20(sp)
    e790:	dc000417 	ldw	r16,16(sp)
    e794:	dec00a04 	addi	sp,sp,40
    e798:	f800283a 	ret
    e79c:	00820034 	movhi	r2,2048
    e7a0:	10894404 	addi	r2,r2,9488
    e7a4:	14000017 	ldw	r16,0(r2)
    e7a8:	0009edc0 	call	9edc <__locale_charset>
    e7ac:	100f883a 	mov	r7,r2
    e7b0:	dc800015 	stw	r18,0(sp)
    e7b4:	000d883a 	mov	r6,zero
    e7b8:	d9400104 	addi	r5,sp,4
    e7bc:	8809883a 	mov	r4,r17
    e7c0:	803ee83a 	callr	r16
    e7c4:	003fe806 	br	e768 <__alt_data_end+0xf000e768>

0000e7c8 <__ascii_wctomb>:
    e7c8:	28000526 	beq	r5,zero,e7e0 <__ascii_wctomb+0x18>
    e7cc:	00803fc4 	movi	r2,255
    e7d0:	11800536 	bltu	r2,r6,e7e8 <__ascii_wctomb+0x20>
    e7d4:	29800005 	stb	r6,0(r5)
    e7d8:	00800044 	movi	r2,1
    e7dc:	f800283a 	ret
    e7e0:	0005883a 	mov	r2,zero
    e7e4:	f800283a 	ret
    e7e8:	00802284 	movi	r2,138
    e7ec:	20800015 	stw	r2,0(r4)
    e7f0:	00bfffc4 	movi	r2,-1
    e7f4:	f800283a 	ret

0000e7f8 <_wctomb_r>:
    e7f8:	00820034 	movhi	r2,2048
    e7fc:	defff904 	addi	sp,sp,-28
    e800:	10894404 	addi	r2,r2,9488
    e804:	dfc00615 	stw	ra,24(sp)
    e808:	dc400515 	stw	r17,20(sp)
    e80c:	dc000415 	stw	r16,16(sp)
    e810:	3823883a 	mov	r17,r7
    e814:	14000017 	ldw	r16,0(r2)
    e818:	d9000115 	stw	r4,4(sp)
    e81c:	d9400215 	stw	r5,8(sp)
    e820:	d9800315 	stw	r6,12(sp)
    e824:	0009edc0 	call	9edc <__locale_charset>
    e828:	d9800317 	ldw	r6,12(sp)
    e82c:	d9400217 	ldw	r5,8(sp)
    e830:	d9000117 	ldw	r4,4(sp)
    e834:	100f883a 	mov	r7,r2
    e838:	dc400015 	stw	r17,0(sp)
    e83c:	803ee83a 	callr	r16
    e840:	dfc00617 	ldw	ra,24(sp)
    e844:	dc400517 	ldw	r17,20(sp)
    e848:	dc000417 	ldw	r16,16(sp)
    e84c:	dec00704 	addi	sp,sp,28
    e850:	f800283a 	ret

0000e854 <__udivdi3>:
    e854:	defff504 	addi	sp,sp,-44
    e858:	dcc00415 	stw	r19,16(sp)
    e85c:	dc000115 	stw	r16,4(sp)
    e860:	dfc00a15 	stw	ra,40(sp)
    e864:	df000915 	stw	fp,36(sp)
    e868:	ddc00815 	stw	r23,32(sp)
    e86c:	dd800715 	stw	r22,28(sp)
    e870:	dd400615 	stw	r21,24(sp)
    e874:	dd000515 	stw	r20,20(sp)
    e878:	dc800315 	stw	r18,12(sp)
    e87c:	dc400215 	stw	r17,8(sp)
    e880:	2027883a 	mov	r19,r4
    e884:	2821883a 	mov	r16,r5
    e888:	3800411e 	bne	r7,zero,e990 <__udivdi3+0x13c>
    e88c:	3023883a 	mov	r17,r6
    e890:	2025883a 	mov	r18,r4
    e894:	2980522e 	bgeu	r5,r6,e9e0 <__udivdi3+0x18c>
    e898:	00bfffd4 	movui	r2,65535
    e89c:	282d883a 	mov	r22,r5
    e8a0:	1180a836 	bltu	r2,r6,eb44 <__udivdi3+0x2f0>
    e8a4:	00803fc4 	movi	r2,255
    e8a8:	1185803a 	cmpltu	r2,r2,r6
    e8ac:	100490fa 	slli	r2,r2,3
    e8b0:	3086d83a 	srl	r3,r6,r2
    e8b4:	01020034 	movhi	r4,2048
    e8b8:	21009104 	addi	r4,r4,580
    e8bc:	20c7883a 	add	r3,r4,r3
    e8c0:	18c00003 	ldbu	r3,0(r3)
    e8c4:	1885883a 	add	r2,r3,r2
    e8c8:	00c00804 	movi	r3,32
    e8cc:	1887c83a 	sub	r3,r3,r2
    e8d0:	18000526 	beq	r3,zero,e8e8 <__udivdi3+0x94>
    e8d4:	80e0983a 	sll	r16,r16,r3
    e8d8:	9884d83a 	srl	r2,r19,r2
    e8dc:	30e2983a 	sll	r17,r6,r3
    e8e0:	98e4983a 	sll	r18,r19,r3
    e8e4:	142cb03a 	or	r22,r2,r16
    e8e8:	882ad43a 	srli	r21,r17,16
    e8ec:	b009883a 	mov	r4,r22
    e8f0:	8d3fffcc 	andi	r20,r17,65535
    e8f4:	a80b883a 	mov	r5,r21
    e8f8:	000f4600 	call	f460 <__umodsi3>
    e8fc:	b009883a 	mov	r4,r22
    e900:	a80b883a 	mov	r5,r21
    e904:	1027883a 	mov	r19,r2
    e908:	000f3fc0 	call	f3fc <__udivsi3>
    e90c:	102d883a 	mov	r22,r2
    e910:	9826943a 	slli	r19,r19,16
    e914:	9004d43a 	srli	r2,r18,16
    e918:	a5a1383a 	mul	r16,r20,r22
    e91c:	14c4b03a 	or	r2,r2,r19
    e920:	1400052e 	bgeu	r2,r16,e938 <__udivdi3+0xe4>
    e924:	1445883a 	add	r2,r2,r17
    e928:	b0ffffc4 	addi	r3,r22,-1
    e92c:	14400136 	bltu	r2,r17,e934 <__udivdi3+0xe0>
    e930:	14012336 	bltu	r2,r16,edc0 <__udivdi3+0x56c>
    e934:	182d883a 	mov	r22,r3
    e938:	1421c83a 	sub	r16,r2,r16
    e93c:	a80b883a 	mov	r5,r21
    e940:	8009883a 	mov	r4,r16
    e944:	000f4600 	call	f460 <__umodsi3>
    e948:	1027883a 	mov	r19,r2
    e94c:	a80b883a 	mov	r5,r21
    e950:	8009883a 	mov	r4,r16
    e954:	000f3fc0 	call	f3fc <__udivsi3>
    e958:	9826943a 	slli	r19,r19,16
    e95c:	a0a9383a 	mul	r20,r20,r2
    e960:	94bfffcc 	andi	r18,r18,65535
    e964:	94e4b03a 	or	r18,r18,r19
    e968:	9500052e 	bgeu	r18,r20,e980 <__udivdi3+0x12c>
    e96c:	8ca5883a 	add	r18,r17,r18
    e970:	10ffffc4 	addi	r3,r2,-1
    e974:	9440f136 	bltu	r18,r17,ed3c <__udivdi3+0x4e8>
    e978:	9500f02e 	bgeu	r18,r20,ed3c <__udivdi3+0x4e8>
    e97c:	10bfff84 	addi	r2,r2,-2
    e980:	b00c943a 	slli	r6,r22,16
    e984:	0007883a 	mov	r3,zero
    e988:	3084b03a 	or	r2,r6,r2
    e98c:	00005906 	br	eaf4 <__udivdi3+0x2a0>
    e990:	29c05636 	bltu	r5,r7,eaec <__udivdi3+0x298>
    e994:	00bfffd4 	movui	r2,65535
    e998:	11c0622e 	bgeu	r2,r7,eb24 <__udivdi3+0x2d0>
    e99c:	00804034 	movhi	r2,256
    e9a0:	10bfffc4 	addi	r2,r2,-1
    e9a4:	11c0ee36 	bltu	r2,r7,ed60 <__udivdi3+0x50c>
    e9a8:	00800404 	movi	r2,16
    e9ac:	3886d83a 	srl	r3,r7,r2
    e9b0:	01020034 	movhi	r4,2048
    e9b4:	21009104 	addi	r4,r4,580
    e9b8:	20c7883a 	add	r3,r4,r3
    e9bc:	18c00003 	ldbu	r3,0(r3)
    e9c0:	05400804 	movi	r21,32
    e9c4:	1885883a 	add	r2,r3,r2
    e9c8:	a8abc83a 	sub	r21,r21,r2
    e9cc:	a800621e 	bne	r21,zero,eb58 <__udivdi3+0x304>
    e9d0:	3c00e936 	bltu	r7,r16,ed78 <__udivdi3+0x524>
    e9d4:	9985403a 	cmpgeu	r2,r19,r6
    e9d8:	0007883a 	mov	r3,zero
    e9dc:	00004506 	br	eaf4 <__udivdi3+0x2a0>
    e9e0:	3000041e 	bne	r6,zero,e9f4 <__udivdi3+0x1a0>
    e9e4:	000b883a 	mov	r5,zero
    e9e8:	01000044 	movi	r4,1
    e9ec:	000f3fc0 	call	f3fc <__udivsi3>
    e9f0:	1023883a 	mov	r17,r2
    e9f4:	00bfffd4 	movui	r2,65535
    e9f8:	14404e2e 	bgeu	r2,r17,eb34 <__udivdi3+0x2e0>
    e9fc:	00804034 	movhi	r2,256
    ea00:	10bfffc4 	addi	r2,r2,-1
    ea04:	1440d836 	bltu	r2,r17,ed68 <__udivdi3+0x514>
    ea08:	00800404 	movi	r2,16
    ea0c:	8886d83a 	srl	r3,r17,r2
    ea10:	01020034 	movhi	r4,2048
    ea14:	21009104 	addi	r4,r4,580
    ea18:	20c7883a 	add	r3,r4,r3
    ea1c:	18c00003 	ldbu	r3,0(r3)
    ea20:	1885883a 	add	r2,r3,r2
    ea24:	00c00804 	movi	r3,32
    ea28:	1887c83a 	sub	r3,r3,r2
    ea2c:	18008f1e 	bne	r3,zero,ec6c <__udivdi3+0x418>
    ea30:	882ad43a 	srli	r21,r17,16
    ea34:	8461c83a 	sub	r16,r16,r17
    ea38:	8d3fffcc 	andi	r20,r17,65535
    ea3c:	00c00044 	movi	r3,1
    ea40:	8009883a 	mov	r4,r16
    ea44:	a80b883a 	mov	r5,r21
    ea48:	d8c00015 	stw	r3,0(sp)
    ea4c:	000f4600 	call	f460 <__umodsi3>
    ea50:	8009883a 	mov	r4,r16
    ea54:	a80b883a 	mov	r5,r21
    ea58:	1027883a 	mov	r19,r2
    ea5c:	000f3fc0 	call	f3fc <__udivsi3>
    ea60:	9826943a 	slli	r19,r19,16
    ea64:	9008d43a 	srli	r4,r18,16
    ea68:	1521383a 	mul	r16,r2,r20
    ea6c:	102d883a 	mov	r22,r2
    ea70:	24c8b03a 	or	r4,r4,r19
    ea74:	d8c00017 	ldw	r3,0(sp)
    ea78:	2400052e 	bgeu	r4,r16,ea90 <__udivdi3+0x23c>
    ea7c:	2449883a 	add	r4,r4,r17
    ea80:	b0bfffc4 	addi	r2,r22,-1
    ea84:	24400136 	bltu	r4,r17,ea8c <__udivdi3+0x238>
    ea88:	2400ca36 	bltu	r4,r16,edb4 <__udivdi3+0x560>
    ea8c:	102d883a 	mov	r22,r2
    ea90:	2421c83a 	sub	r16,r4,r16
    ea94:	a80b883a 	mov	r5,r21
    ea98:	8009883a 	mov	r4,r16
    ea9c:	d8c00015 	stw	r3,0(sp)
    eaa0:	000f4600 	call	f460 <__umodsi3>
    eaa4:	1027883a 	mov	r19,r2
    eaa8:	a80b883a 	mov	r5,r21
    eaac:	8009883a 	mov	r4,r16
    eab0:	000f3fc0 	call	f3fc <__udivsi3>
    eab4:	9826943a 	slli	r19,r19,16
    eab8:	1529383a 	mul	r20,r2,r20
    eabc:	94bfffcc 	andi	r18,r18,65535
    eac0:	94e4b03a 	or	r18,r18,r19
    eac4:	d8c00017 	ldw	r3,0(sp)
    eac8:	9500052e 	bgeu	r18,r20,eae0 <__udivdi3+0x28c>
    eacc:	8ca5883a 	add	r18,r17,r18
    ead0:	113fffc4 	addi	r4,r2,-1
    ead4:	94409736 	bltu	r18,r17,ed34 <__udivdi3+0x4e0>
    ead8:	9500962e 	bgeu	r18,r20,ed34 <__udivdi3+0x4e0>
    eadc:	10bfff84 	addi	r2,r2,-2
    eae0:	b00c943a 	slli	r6,r22,16
    eae4:	3084b03a 	or	r2,r6,r2
    eae8:	00000206 	br	eaf4 <__udivdi3+0x2a0>
    eaec:	0007883a 	mov	r3,zero
    eaf0:	0005883a 	mov	r2,zero
    eaf4:	dfc00a17 	ldw	ra,40(sp)
    eaf8:	df000917 	ldw	fp,36(sp)
    eafc:	ddc00817 	ldw	r23,32(sp)
    eb00:	dd800717 	ldw	r22,28(sp)
    eb04:	dd400617 	ldw	r21,24(sp)
    eb08:	dd000517 	ldw	r20,20(sp)
    eb0c:	dcc00417 	ldw	r19,16(sp)
    eb10:	dc800317 	ldw	r18,12(sp)
    eb14:	dc400217 	ldw	r17,8(sp)
    eb18:	dc000117 	ldw	r16,4(sp)
    eb1c:	dec00b04 	addi	sp,sp,44
    eb20:	f800283a 	ret
    eb24:	00803fc4 	movi	r2,255
    eb28:	11c5803a 	cmpltu	r2,r2,r7
    eb2c:	100490fa 	slli	r2,r2,3
    eb30:	003f9e06 	br	e9ac <__alt_data_end+0xf000e9ac>
    eb34:	00803fc4 	movi	r2,255
    eb38:	1445803a 	cmpltu	r2,r2,r17
    eb3c:	100490fa 	slli	r2,r2,3
    eb40:	003fb206 	br	ea0c <__alt_data_end+0xf000ea0c>
    eb44:	00804034 	movhi	r2,256
    eb48:	10bfffc4 	addi	r2,r2,-1
    eb4c:	11808836 	bltu	r2,r6,ed70 <__udivdi3+0x51c>
    eb50:	00800404 	movi	r2,16
    eb54:	003f5606 	br	e8b0 <__alt_data_end+0xf000e8b0>
    eb58:	30aed83a 	srl	r23,r6,r2
    eb5c:	3d4e983a 	sll	r7,r7,r21
    eb60:	80acd83a 	srl	r22,r16,r2
    eb64:	9884d83a 	srl	r2,r19,r2
    eb68:	3deeb03a 	or	r23,r7,r23
    eb6c:	b824d43a 	srli	r18,r23,16
    eb70:	8560983a 	sll	r16,r16,r21
    eb74:	b009883a 	mov	r4,r22
    eb78:	900b883a 	mov	r5,r18
    eb7c:	3568983a 	sll	r20,r6,r21
    eb80:	1420b03a 	or	r16,r2,r16
    eb84:	000f4600 	call	f460 <__umodsi3>
    eb88:	b009883a 	mov	r4,r22
    eb8c:	900b883a 	mov	r5,r18
    eb90:	1023883a 	mov	r17,r2
    eb94:	000f3fc0 	call	f3fc <__udivsi3>
    eb98:	8808943a 	slli	r4,r17,16
    eb9c:	bf3fffcc 	andi	fp,r23,65535
    eba0:	8006d43a 	srli	r3,r16,16
    eba4:	e0a3383a 	mul	r17,fp,r2
    eba8:	100d883a 	mov	r6,r2
    ebac:	1906b03a 	or	r3,r3,r4
    ebb0:	1c40042e 	bgeu	r3,r17,ebc4 <__udivdi3+0x370>
    ebb4:	1dc7883a 	add	r3,r3,r23
    ebb8:	10bfffc4 	addi	r2,r2,-1
    ebbc:	1dc0752e 	bgeu	r3,r23,ed94 <__udivdi3+0x540>
    ebc0:	100d883a 	mov	r6,r2
    ebc4:	1c63c83a 	sub	r17,r3,r17
    ebc8:	900b883a 	mov	r5,r18
    ebcc:	8809883a 	mov	r4,r17
    ebd0:	d9800015 	stw	r6,0(sp)
    ebd4:	000f4600 	call	f460 <__umodsi3>
    ebd8:	102d883a 	mov	r22,r2
    ebdc:	8809883a 	mov	r4,r17
    ebe0:	900b883a 	mov	r5,r18
    ebe4:	000f3fc0 	call	f3fc <__udivsi3>
    ebe8:	b02c943a 	slli	r22,r22,16
    ebec:	e089383a 	mul	r4,fp,r2
    ebf0:	843fffcc 	andi	r16,r16,65535
    ebf4:	85a0b03a 	or	r16,r16,r22
    ebf8:	d9800017 	ldw	r6,0(sp)
    ebfc:	8100042e 	bgeu	r16,r4,ec10 <__udivdi3+0x3bc>
    ec00:	85e1883a 	add	r16,r16,r23
    ec04:	10ffffc4 	addi	r3,r2,-1
    ec08:	85c05e2e 	bgeu	r16,r23,ed84 <__udivdi3+0x530>
    ec0c:	1805883a 	mov	r2,r3
    ec10:	300c943a 	slli	r6,r6,16
    ec14:	a17fffcc 	andi	r5,r20,65535
    ec18:	a028d43a 	srli	r20,r20,16
    ec1c:	3084b03a 	or	r2,r6,r2
    ec20:	10ffffcc 	andi	r3,r2,65535
    ec24:	100cd43a 	srli	r6,r2,16
    ec28:	194f383a 	mul	r7,r3,r5
    ec2c:	1d07383a 	mul	r3,r3,r20
    ec30:	314b383a 	mul	r5,r6,r5
    ec34:	3810d43a 	srli	r8,r7,16
    ec38:	8121c83a 	sub	r16,r16,r4
    ec3c:	1947883a 	add	r3,r3,r5
    ec40:	40c7883a 	add	r3,r8,r3
    ec44:	350d383a 	mul	r6,r6,r20
    ec48:	1940022e 	bgeu	r3,r5,ec54 <__udivdi3+0x400>
    ec4c:	01000074 	movhi	r4,1
    ec50:	310d883a 	add	r6,r6,r4
    ec54:	1828d43a 	srli	r20,r3,16
    ec58:	a18d883a 	add	r6,r20,r6
    ec5c:	81803e36 	bltu	r16,r6,ed58 <__udivdi3+0x504>
    ec60:	81803826 	beq	r16,r6,ed44 <__udivdi3+0x4f0>
    ec64:	0007883a 	mov	r3,zero
    ec68:	003fa206 	br	eaf4 <__alt_data_end+0xf000eaf4>
    ec6c:	88e2983a 	sll	r17,r17,r3
    ec70:	80a8d83a 	srl	r20,r16,r2
    ec74:	80e0983a 	sll	r16,r16,r3
    ec78:	882ad43a 	srli	r21,r17,16
    ec7c:	9884d83a 	srl	r2,r19,r2
    ec80:	a009883a 	mov	r4,r20
    ec84:	a80b883a 	mov	r5,r21
    ec88:	142eb03a 	or	r23,r2,r16
    ec8c:	98e4983a 	sll	r18,r19,r3
    ec90:	000f4600 	call	f460 <__umodsi3>
    ec94:	a009883a 	mov	r4,r20
    ec98:	a80b883a 	mov	r5,r21
    ec9c:	1021883a 	mov	r16,r2
    eca0:	000f3fc0 	call	f3fc <__udivsi3>
    eca4:	1039883a 	mov	fp,r2
    eca8:	8d3fffcc 	andi	r20,r17,65535
    ecac:	8020943a 	slli	r16,r16,16
    ecb0:	b804d43a 	srli	r2,r23,16
    ecb4:	a72d383a 	mul	r22,r20,fp
    ecb8:	1404b03a 	or	r2,r2,r16
    ecbc:	1580062e 	bgeu	r2,r22,ecd8 <__udivdi3+0x484>
    ecc0:	1445883a 	add	r2,r2,r17
    ecc4:	e0ffffc4 	addi	r3,fp,-1
    ecc8:	14403836 	bltu	r2,r17,edac <__udivdi3+0x558>
    eccc:	1580372e 	bgeu	r2,r22,edac <__udivdi3+0x558>
    ecd0:	e73fff84 	addi	fp,fp,-2
    ecd4:	1445883a 	add	r2,r2,r17
    ecd8:	15adc83a 	sub	r22,r2,r22
    ecdc:	a80b883a 	mov	r5,r21
    ece0:	b009883a 	mov	r4,r22
    ece4:	000f4600 	call	f460 <__umodsi3>
    ece8:	1027883a 	mov	r19,r2
    ecec:	b009883a 	mov	r4,r22
    ecf0:	a80b883a 	mov	r5,r21
    ecf4:	000f3fc0 	call	f3fc <__udivsi3>
    ecf8:	9826943a 	slli	r19,r19,16
    ecfc:	a0a1383a 	mul	r16,r20,r2
    ed00:	b93fffcc 	andi	r4,r23,65535
    ed04:	24c8b03a 	or	r4,r4,r19
    ed08:	2400062e 	bgeu	r4,r16,ed24 <__udivdi3+0x4d0>
    ed0c:	2449883a 	add	r4,r4,r17
    ed10:	10ffffc4 	addi	r3,r2,-1
    ed14:	24402336 	bltu	r4,r17,eda4 <__udivdi3+0x550>
    ed18:	2400222e 	bgeu	r4,r16,eda4 <__udivdi3+0x550>
    ed1c:	10bfff84 	addi	r2,r2,-2
    ed20:	2449883a 	add	r4,r4,r17
    ed24:	e038943a 	slli	fp,fp,16
    ed28:	2421c83a 	sub	r16,r4,r16
    ed2c:	e086b03a 	or	r3,fp,r2
    ed30:	003f4306 	br	ea40 <__alt_data_end+0xf000ea40>
    ed34:	2005883a 	mov	r2,r4
    ed38:	003f6906 	br	eae0 <__alt_data_end+0xf000eae0>
    ed3c:	1805883a 	mov	r2,r3
    ed40:	003f0f06 	br	e980 <__alt_data_end+0xf000e980>
    ed44:	1806943a 	slli	r3,r3,16
    ed48:	9d66983a 	sll	r19,r19,r21
    ed4c:	39ffffcc 	andi	r7,r7,65535
    ed50:	19c7883a 	add	r3,r3,r7
    ed54:	98ffc32e 	bgeu	r19,r3,ec64 <__alt_data_end+0xf000ec64>
    ed58:	10bfffc4 	addi	r2,r2,-1
    ed5c:	003fc106 	br	ec64 <__alt_data_end+0xf000ec64>
    ed60:	00800604 	movi	r2,24
    ed64:	003f1106 	br	e9ac <__alt_data_end+0xf000e9ac>
    ed68:	00800604 	movi	r2,24
    ed6c:	003f2706 	br	ea0c <__alt_data_end+0xf000ea0c>
    ed70:	00800604 	movi	r2,24
    ed74:	003ece06 	br	e8b0 <__alt_data_end+0xf000e8b0>
    ed78:	0007883a 	mov	r3,zero
    ed7c:	00800044 	movi	r2,1
    ed80:	003f5c06 	br	eaf4 <__alt_data_end+0xf000eaf4>
    ed84:	813fa12e 	bgeu	r16,r4,ec0c <__alt_data_end+0xf000ec0c>
    ed88:	10bfff84 	addi	r2,r2,-2
    ed8c:	85e1883a 	add	r16,r16,r23
    ed90:	003f9f06 	br	ec10 <__alt_data_end+0xf000ec10>
    ed94:	1c7f8a2e 	bgeu	r3,r17,ebc0 <__alt_data_end+0xf000ebc0>
    ed98:	31bfff84 	addi	r6,r6,-2
    ed9c:	1dc7883a 	add	r3,r3,r23
    eda0:	003f8806 	br	ebc4 <__alt_data_end+0xf000ebc4>
    eda4:	1805883a 	mov	r2,r3
    eda8:	003fde06 	br	ed24 <__alt_data_end+0xf000ed24>
    edac:	1839883a 	mov	fp,r3
    edb0:	003fc906 	br	ecd8 <__alt_data_end+0xf000ecd8>
    edb4:	b5bfff84 	addi	r22,r22,-2
    edb8:	2449883a 	add	r4,r4,r17
    edbc:	003f3406 	br	ea90 <__alt_data_end+0xf000ea90>
    edc0:	b5bfff84 	addi	r22,r22,-2
    edc4:	1445883a 	add	r2,r2,r17
    edc8:	003edb06 	br	e938 <__alt_data_end+0xf000e938>

0000edcc <__umoddi3>:
    edcc:	defff404 	addi	sp,sp,-48
    edd0:	df000a15 	stw	fp,40(sp)
    edd4:	dc400315 	stw	r17,12(sp)
    edd8:	dc000215 	stw	r16,8(sp)
    eddc:	dfc00b15 	stw	ra,44(sp)
    ede0:	ddc00915 	stw	r23,36(sp)
    ede4:	dd800815 	stw	r22,32(sp)
    ede8:	dd400715 	stw	r21,28(sp)
    edec:	dd000615 	stw	r20,24(sp)
    edf0:	dcc00515 	stw	r19,20(sp)
    edf4:	dc800415 	stw	r18,16(sp)
    edf8:	2021883a 	mov	r16,r4
    edfc:	2823883a 	mov	r17,r5
    ee00:	2839883a 	mov	fp,r5
    ee04:	38003c1e 	bne	r7,zero,eef8 <__umoddi3+0x12c>
    ee08:	3027883a 	mov	r19,r6
    ee0c:	2029883a 	mov	r20,r4
    ee10:	2980512e 	bgeu	r5,r6,ef58 <__umoddi3+0x18c>
    ee14:	00bfffd4 	movui	r2,65535
    ee18:	11809a36 	bltu	r2,r6,f084 <__umoddi3+0x2b8>
    ee1c:	01003fc4 	movi	r4,255
    ee20:	2189803a 	cmpltu	r4,r4,r6
    ee24:	200890fa 	slli	r4,r4,3
    ee28:	3104d83a 	srl	r2,r6,r4
    ee2c:	00c20034 	movhi	r3,2048
    ee30:	18c09104 	addi	r3,r3,580
    ee34:	1885883a 	add	r2,r3,r2
    ee38:	10c00003 	ldbu	r3,0(r2)
    ee3c:	00800804 	movi	r2,32
    ee40:	1909883a 	add	r4,r3,r4
    ee44:	1125c83a 	sub	r18,r2,r4
    ee48:	90000526 	beq	r18,zero,ee60 <__umoddi3+0x94>
    ee4c:	8ca2983a 	sll	r17,r17,r18
    ee50:	8108d83a 	srl	r4,r16,r4
    ee54:	34a6983a 	sll	r19,r6,r18
    ee58:	84a8983a 	sll	r20,r16,r18
    ee5c:	2478b03a 	or	fp,r4,r17
    ee60:	982ed43a 	srli	r23,r19,16
    ee64:	e009883a 	mov	r4,fp
    ee68:	9dbfffcc 	andi	r22,r19,65535
    ee6c:	b80b883a 	mov	r5,r23
    ee70:	000f4600 	call	f460 <__umodsi3>
    ee74:	e009883a 	mov	r4,fp
    ee78:	b80b883a 	mov	r5,r23
    ee7c:	102b883a 	mov	r21,r2
    ee80:	000f3fc0 	call	f3fc <__udivsi3>
    ee84:	a806943a 	slli	r3,r21,16
    ee88:	a008d43a 	srli	r4,r20,16
    ee8c:	b085383a 	mul	r2,r22,r2
    ee90:	20c8b03a 	or	r4,r4,r3
    ee94:	2080032e 	bgeu	r4,r2,eea4 <__umoddi3+0xd8>
    ee98:	24c9883a 	add	r4,r4,r19
    ee9c:	24c00136 	bltu	r4,r19,eea4 <__umoddi3+0xd8>
    eea0:	20811036 	bltu	r4,r2,f2e4 <__umoddi3+0x518>
    eea4:	20abc83a 	sub	r21,r4,r2
    eea8:	b80b883a 	mov	r5,r23
    eeac:	a809883a 	mov	r4,r21
    eeb0:	000f4600 	call	f460 <__umodsi3>
    eeb4:	1023883a 	mov	r17,r2
    eeb8:	b80b883a 	mov	r5,r23
    eebc:	a809883a 	mov	r4,r21
    eec0:	000f3fc0 	call	f3fc <__udivsi3>
    eec4:	8822943a 	slli	r17,r17,16
    eec8:	b085383a 	mul	r2,r22,r2
    eecc:	a0ffffcc 	andi	r3,r20,65535
    eed0:	1c46b03a 	or	r3,r3,r17
    eed4:	1880042e 	bgeu	r3,r2,eee8 <__umoddi3+0x11c>
    eed8:	1cc7883a 	add	r3,r3,r19
    eedc:	1cc00236 	bltu	r3,r19,eee8 <__umoddi3+0x11c>
    eee0:	1880012e 	bgeu	r3,r2,eee8 <__umoddi3+0x11c>
    eee4:	1cc7883a 	add	r3,r3,r19
    eee8:	1885c83a 	sub	r2,r3,r2
    eeec:	1484d83a 	srl	r2,r2,r18
    eef0:	0007883a 	mov	r3,zero
    eef4:	00004f06 	br	f034 <__umoddi3+0x268>
    eef8:	29c04c36 	bltu	r5,r7,f02c <__umoddi3+0x260>
    eefc:	00bfffd4 	movui	r2,65535
    ef00:	11c0582e 	bgeu	r2,r7,f064 <__umoddi3+0x298>
    ef04:	00804034 	movhi	r2,256
    ef08:	10bfffc4 	addi	r2,r2,-1
    ef0c:	11c0e736 	bltu	r2,r7,f2ac <__umoddi3+0x4e0>
    ef10:	01000404 	movi	r4,16
    ef14:	3904d83a 	srl	r2,r7,r4
    ef18:	00c20034 	movhi	r3,2048
    ef1c:	18c09104 	addi	r3,r3,580
    ef20:	1885883a 	add	r2,r3,r2
    ef24:	14c00003 	ldbu	r19,0(r2)
    ef28:	00c00804 	movi	r3,32
    ef2c:	9927883a 	add	r19,r19,r4
    ef30:	1ce9c83a 	sub	r20,r3,r19
    ef34:	a000581e 	bne	r20,zero,f098 <__umoddi3+0x2cc>
    ef38:	3c400136 	bltu	r7,r17,ef40 <__umoddi3+0x174>
    ef3c:	8180eb36 	bltu	r16,r6,f2ec <__umoddi3+0x520>
    ef40:	8185c83a 	sub	r2,r16,r6
    ef44:	89e3c83a 	sub	r17,r17,r7
    ef48:	8089803a 	cmpltu	r4,r16,r2
    ef4c:	8939c83a 	sub	fp,r17,r4
    ef50:	e007883a 	mov	r3,fp
    ef54:	00003706 	br	f034 <__umoddi3+0x268>
    ef58:	3000041e 	bne	r6,zero,ef6c <__umoddi3+0x1a0>
    ef5c:	000b883a 	mov	r5,zero
    ef60:	01000044 	movi	r4,1
    ef64:	000f3fc0 	call	f3fc <__udivsi3>
    ef68:	1027883a 	mov	r19,r2
    ef6c:	00bfffd4 	movui	r2,65535
    ef70:	14c0402e 	bgeu	r2,r19,f074 <__umoddi3+0x2a8>
    ef74:	00804034 	movhi	r2,256
    ef78:	10bfffc4 	addi	r2,r2,-1
    ef7c:	14c0cd36 	bltu	r2,r19,f2b4 <__umoddi3+0x4e8>
    ef80:	00800404 	movi	r2,16
    ef84:	9886d83a 	srl	r3,r19,r2
    ef88:	01020034 	movhi	r4,2048
    ef8c:	21009104 	addi	r4,r4,580
    ef90:	20c7883a 	add	r3,r4,r3
    ef94:	18c00003 	ldbu	r3,0(r3)
    ef98:	1887883a 	add	r3,r3,r2
    ef9c:	00800804 	movi	r2,32
    efa0:	10e5c83a 	sub	r18,r2,r3
    efa4:	9000901e 	bne	r18,zero,f1e8 <__umoddi3+0x41c>
    efa8:	982cd43a 	srli	r22,r19,16
    efac:	8ce3c83a 	sub	r17,r17,r19
    efb0:	9d7fffcc 	andi	r21,r19,65535
    efb4:	b00b883a 	mov	r5,r22
    efb8:	8809883a 	mov	r4,r17
    efbc:	000f4600 	call	f460 <__umodsi3>
    efc0:	8809883a 	mov	r4,r17
    efc4:	b00b883a 	mov	r5,r22
    efc8:	1021883a 	mov	r16,r2
    efcc:	000f3fc0 	call	f3fc <__udivsi3>
    efd0:	8006943a 	slli	r3,r16,16
    efd4:	a008d43a 	srli	r4,r20,16
    efd8:	1545383a 	mul	r2,r2,r21
    efdc:	20c8b03a 	or	r4,r4,r3
    efe0:	2080042e 	bgeu	r4,r2,eff4 <__umoddi3+0x228>
    efe4:	24c9883a 	add	r4,r4,r19
    efe8:	24c00236 	bltu	r4,r19,eff4 <__umoddi3+0x228>
    efec:	2080012e 	bgeu	r4,r2,eff4 <__umoddi3+0x228>
    eff0:	24c9883a 	add	r4,r4,r19
    eff4:	20a1c83a 	sub	r16,r4,r2
    eff8:	b00b883a 	mov	r5,r22
    effc:	8009883a 	mov	r4,r16
    f000:	000f4600 	call	f460 <__umodsi3>
    f004:	1023883a 	mov	r17,r2
    f008:	b00b883a 	mov	r5,r22
    f00c:	8009883a 	mov	r4,r16
    f010:	000f3fc0 	call	f3fc <__udivsi3>
    f014:	8822943a 	slli	r17,r17,16
    f018:	1545383a 	mul	r2,r2,r21
    f01c:	a53fffcc 	andi	r20,r20,65535
    f020:	a446b03a 	or	r3,r20,r17
    f024:	18bfb02e 	bgeu	r3,r2,eee8 <__alt_data_end+0xf000eee8>
    f028:	003fab06 	br	eed8 <__alt_data_end+0xf000eed8>
    f02c:	2005883a 	mov	r2,r4
    f030:	2807883a 	mov	r3,r5
    f034:	dfc00b17 	ldw	ra,44(sp)
    f038:	df000a17 	ldw	fp,40(sp)
    f03c:	ddc00917 	ldw	r23,36(sp)
    f040:	dd800817 	ldw	r22,32(sp)
    f044:	dd400717 	ldw	r21,28(sp)
    f048:	dd000617 	ldw	r20,24(sp)
    f04c:	dcc00517 	ldw	r19,20(sp)
    f050:	dc800417 	ldw	r18,16(sp)
    f054:	dc400317 	ldw	r17,12(sp)
    f058:	dc000217 	ldw	r16,8(sp)
    f05c:	dec00c04 	addi	sp,sp,48
    f060:	f800283a 	ret
    f064:	04c03fc4 	movi	r19,255
    f068:	99c9803a 	cmpltu	r4,r19,r7
    f06c:	200890fa 	slli	r4,r4,3
    f070:	003fa806 	br	ef14 <__alt_data_end+0xf000ef14>
    f074:	00803fc4 	movi	r2,255
    f078:	14c5803a 	cmpltu	r2,r2,r19
    f07c:	100490fa 	slli	r2,r2,3
    f080:	003fc006 	br	ef84 <__alt_data_end+0xf000ef84>
    f084:	00804034 	movhi	r2,256
    f088:	10bfffc4 	addi	r2,r2,-1
    f08c:	11808b36 	bltu	r2,r6,f2bc <__umoddi3+0x4f0>
    f090:	01000404 	movi	r4,16
    f094:	003f6406 	br	ee28 <__alt_data_end+0xf000ee28>
    f098:	34c4d83a 	srl	r2,r6,r19
    f09c:	3d0e983a 	sll	r7,r7,r20
    f0a0:	8cf8d83a 	srl	fp,r17,r19
    f0a4:	8d10983a 	sll	r8,r17,r20
    f0a8:	38aab03a 	or	r21,r7,r2
    f0ac:	a82cd43a 	srli	r22,r21,16
    f0b0:	84e2d83a 	srl	r17,r16,r19
    f0b4:	e009883a 	mov	r4,fp
    f0b8:	b00b883a 	mov	r5,r22
    f0bc:	8a22b03a 	or	r17,r17,r8
    f0c0:	3524983a 	sll	r18,r6,r20
    f0c4:	000f4600 	call	f460 <__umodsi3>
    f0c8:	e009883a 	mov	r4,fp
    f0cc:	b00b883a 	mov	r5,r22
    f0d0:	102f883a 	mov	r23,r2
    f0d4:	000f3fc0 	call	f3fc <__udivsi3>
    f0d8:	100d883a 	mov	r6,r2
    f0dc:	b808943a 	slli	r4,r23,16
    f0e0:	aa3fffcc 	andi	r8,r21,65535
    f0e4:	8804d43a 	srli	r2,r17,16
    f0e8:	41af383a 	mul	r23,r8,r6
    f0ec:	8520983a 	sll	r16,r16,r20
    f0f0:	1104b03a 	or	r2,r2,r4
    f0f4:	15c0042e 	bgeu	r2,r23,f108 <__umoddi3+0x33c>
    f0f8:	1545883a 	add	r2,r2,r21
    f0fc:	30ffffc4 	addi	r3,r6,-1
    f100:	1540742e 	bgeu	r2,r21,f2d4 <__umoddi3+0x508>
    f104:	180d883a 	mov	r6,r3
    f108:	15efc83a 	sub	r23,r2,r23
    f10c:	b00b883a 	mov	r5,r22
    f110:	b809883a 	mov	r4,r23
    f114:	d9800115 	stw	r6,4(sp)
    f118:	da000015 	stw	r8,0(sp)
    f11c:	000f4600 	call	f460 <__umodsi3>
    f120:	b00b883a 	mov	r5,r22
    f124:	b809883a 	mov	r4,r23
    f128:	1039883a 	mov	fp,r2
    f12c:	000f3fc0 	call	f3fc <__udivsi3>
    f130:	da000017 	ldw	r8,0(sp)
    f134:	e038943a 	slli	fp,fp,16
    f138:	100b883a 	mov	r5,r2
    f13c:	4089383a 	mul	r4,r8,r2
    f140:	8a3fffcc 	andi	r8,r17,65535
    f144:	4710b03a 	or	r8,r8,fp
    f148:	d9800117 	ldw	r6,4(sp)
    f14c:	4100042e 	bgeu	r8,r4,f160 <__umoddi3+0x394>
    f150:	4551883a 	add	r8,r8,r21
    f154:	10bfffc4 	addi	r2,r2,-1
    f158:	45405a2e 	bgeu	r8,r21,f2c4 <__umoddi3+0x4f8>
    f15c:	100b883a 	mov	r5,r2
    f160:	300c943a 	slli	r6,r6,16
    f164:	91ffffcc 	andi	r7,r18,65535
    f168:	9004d43a 	srli	r2,r18,16
    f16c:	314cb03a 	or	r6,r6,r5
    f170:	317fffcc 	andi	r5,r6,65535
    f174:	300cd43a 	srli	r6,r6,16
    f178:	29d3383a 	mul	r9,r5,r7
    f17c:	288b383a 	mul	r5,r5,r2
    f180:	31cf383a 	mul	r7,r6,r7
    f184:	4806d43a 	srli	r3,r9,16
    f188:	4111c83a 	sub	r8,r8,r4
    f18c:	29cb883a 	add	r5,r5,r7
    f190:	194b883a 	add	r5,r3,r5
    f194:	3085383a 	mul	r2,r6,r2
    f198:	29c0022e 	bgeu	r5,r7,f1a4 <__umoddi3+0x3d8>
    f19c:	00c00074 	movhi	r3,1
    f1a0:	10c5883a 	add	r2,r2,r3
    f1a4:	2808d43a 	srli	r4,r5,16
    f1a8:	280a943a 	slli	r5,r5,16
    f1ac:	4a7fffcc 	andi	r9,r9,65535
    f1b0:	2085883a 	add	r2,r4,r2
    f1b4:	2a4b883a 	add	r5,r5,r9
    f1b8:	40803636 	bltu	r8,r2,f294 <__umoddi3+0x4c8>
    f1bc:	40804d26 	beq	r8,r2,f2f4 <__umoddi3+0x528>
    f1c0:	4089c83a 	sub	r4,r8,r2
    f1c4:	280f883a 	mov	r7,r5
    f1c8:	81cfc83a 	sub	r7,r16,r7
    f1cc:	81c7803a 	cmpltu	r3,r16,r7
    f1d0:	20c7c83a 	sub	r3,r4,r3
    f1d4:	1cc4983a 	sll	r2,r3,r19
    f1d8:	3d0ed83a 	srl	r7,r7,r20
    f1dc:	1d06d83a 	srl	r3,r3,r20
    f1e0:	11c4b03a 	or	r2,r2,r7
    f1e4:	003f9306 	br	f034 <__alt_data_end+0xf000f034>
    f1e8:	9ca6983a 	sll	r19,r19,r18
    f1ec:	88e8d83a 	srl	r20,r17,r3
    f1f0:	80c4d83a 	srl	r2,r16,r3
    f1f4:	982cd43a 	srli	r22,r19,16
    f1f8:	8ca2983a 	sll	r17,r17,r18
    f1fc:	a009883a 	mov	r4,r20
    f200:	b00b883a 	mov	r5,r22
    f204:	1478b03a 	or	fp,r2,r17
    f208:	000f4600 	call	f460 <__umodsi3>
    f20c:	a009883a 	mov	r4,r20
    f210:	b00b883a 	mov	r5,r22
    f214:	1023883a 	mov	r17,r2
    f218:	000f3fc0 	call	f3fc <__udivsi3>
    f21c:	9d7fffcc 	andi	r21,r19,65535
    f220:	880a943a 	slli	r5,r17,16
    f224:	e008d43a 	srli	r4,fp,16
    f228:	a885383a 	mul	r2,r21,r2
    f22c:	84a8983a 	sll	r20,r16,r18
    f230:	2148b03a 	or	r4,r4,r5
    f234:	2080042e 	bgeu	r4,r2,f248 <__umoddi3+0x47c>
    f238:	24c9883a 	add	r4,r4,r19
    f23c:	24c00236 	bltu	r4,r19,f248 <__umoddi3+0x47c>
    f240:	2080012e 	bgeu	r4,r2,f248 <__umoddi3+0x47c>
    f244:	24c9883a 	add	r4,r4,r19
    f248:	20a3c83a 	sub	r17,r4,r2
    f24c:	b00b883a 	mov	r5,r22
    f250:	8809883a 	mov	r4,r17
    f254:	000f4600 	call	f460 <__umodsi3>
    f258:	102f883a 	mov	r23,r2
    f25c:	8809883a 	mov	r4,r17
    f260:	b00b883a 	mov	r5,r22
    f264:	000f3fc0 	call	f3fc <__udivsi3>
    f268:	b82e943a 	slli	r23,r23,16
    f26c:	a885383a 	mul	r2,r21,r2
    f270:	e13fffcc 	andi	r4,fp,65535
    f274:	25c8b03a 	or	r4,r4,r23
    f278:	2080042e 	bgeu	r4,r2,f28c <__umoddi3+0x4c0>
    f27c:	24c9883a 	add	r4,r4,r19
    f280:	24c00236 	bltu	r4,r19,f28c <__umoddi3+0x4c0>
    f284:	2080012e 	bgeu	r4,r2,f28c <__umoddi3+0x4c0>
    f288:	24c9883a 	add	r4,r4,r19
    f28c:	20a3c83a 	sub	r17,r4,r2
    f290:	003f4806 	br	efb4 <__alt_data_end+0xf000efb4>
    f294:	2c8fc83a 	sub	r7,r5,r18
    f298:	1545c83a 	sub	r2,r2,r21
    f29c:	29cb803a 	cmpltu	r5,r5,r7
    f2a0:	1145c83a 	sub	r2,r2,r5
    f2a4:	4089c83a 	sub	r4,r8,r2
    f2a8:	003fc706 	br	f1c8 <__alt_data_end+0xf000f1c8>
    f2ac:	01000604 	movi	r4,24
    f2b0:	003f1806 	br	ef14 <__alt_data_end+0xf000ef14>
    f2b4:	00800604 	movi	r2,24
    f2b8:	003f3206 	br	ef84 <__alt_data_end+0xf000ef84>
    f2bc:	01000604 	movi	r4,24
    f2c0:	003ed906 	br	ee28 <__alt_data_end+0xf000ee28>
    f2c4:	413fa52e 	bgeu	r8,r4,f15c <__alt_data_end+0xf000f15c>
    f2c8:	297fff84 	addi	r5,r5,-2
    f2cc:	4551883a 	add	r8,r8,r21
    f2d0:	003fa306 	br	f160 <__alt_data_end+0xf000f160>
    f2d4:	15ff8b2e 	bgeu	r2,r23,f104 <__alt_data_end+0xf000f104>
    f2d8:	31bfff84 	addi	r6,r6,-2
    f2dc:	1545883a 	add	r2,r2,r21
    f2e0:	003f8906 	br	f108 <__alt_data_end+0xf000f108>
    f2e4:	24c9883a 	add	r4,r4,r19
    f2e8:	003eee06 	br	eea4 <__alt_data_end+0xf000eea4>
    f2ec:	8005883a 	mov	r2,r16
    f2f0:	003f1706 	br	ef50 <__alt_data_end+0xf000ef50>
    f2f4:	817fe736 	bltu	r16,r5,f294 <__alt_data_end+0xf000f294>
    f2f8:	280f883a 	mov	r7,r5
    f2fc:	0009883a 	mov	r4,zero
    f300:	003fb106 	br	f1c8 <__alt_data_end+0xf000f1c8>

0000f304 <__divsi3>:
    f304:	20001b16 	blt	r4,zero,f374 <__divsi3+0x70>
    f308:	000f883a 	mov	r7,zero
    f30c:	28001616 	blt	r5,zero,f368 <__divsi3+0x64>
    f310:	200d883a 	mov	r6,r4
    f314:	29001a2e 	bgeu	r5,r4,f380 <__divsi3+0x7c>
    f318:	00800804 	movi	r2,32
    f31c:	00c00044 	movi	r3,1
    f320:	00000106 	br	f328 <__divsi3+0x24>
    f324:	10000d26 	beq	r2,zero,f35c <__divsi3+0x58>
    f328:	294b883a 	add	r5,r5,r5
    f32c:	10bfffc4 	addi	r2,r2,-1
    f330:	18c7883a 	add	r3,r3,r3
    f334:	293ffb36 	bltu	r5,r4,f324 <__alt_data_end+0xf000f324>
    f338:	0005883a 	mov	r2,zero
    f33c:	18000726 	beq	r3,zero,f35c <__divsi3+0x58>
    f340:	0005883a 	mov	r2,zero
    f344:	31400236 	bltu	r6,r5,f350 <__divsi3+0x4c>
    f348:	314dc83a 	sub	r6,r6,r5
    f34c:	10c4b03a 	or	r2,r2,r3
    f350:	1806d07a 	srli	r3,r3,1
    f354:	280ad07a 	srli	r5,r5,1
    f358:	183ffa1e 	bne	r3,zero,f344 <__alt_data_end+0xf000f344>
    f35c:	38000126 	beq	r7,zero,f364 <__divsi3+0x60>
    f360:	0085c83a 	sub	r2,zero,r2
    f364:	f800283a 	ret
    f368:	014bc83a 	sub	r5,zero,r5
    f36c:	39c0005c 	xori	r7,r7,1
    f370:	003fe706 	br	f310 <__alt_data_end+0xf000f310>
    f374:	0109c83a 	sub	r4,zero,r4
    f378:	01c00044 	movi	r7,1
    f37c:	003fe306 	br	f30c <__alt_data_end+0xf000f30c>
    f380:	00c00044 	movi	r3,1
    f384:	003fee06 	br	f340 <__alt_data_end+0xf000f340>

0000f388 <__modsi3>:
    f388:	20001716 	blt	r4,zero,f3e8 <__modsi3+0x60>
    f38c:	000f883a 	mov	r7,zero
    f390:	2005883a 	mov	r2,r4
    f394:	28001216 	blt	r5,zero,f3e0 <__modsi3+0x58>
    f398:	2900162e 	bgeu	r5,r4,f3f4 <__modsi3+0x6c>
    f39c:	01800804 	movi	r6,32
    f3a0:	00c00044 	movi	r3,1
    f3a4:	00000106 	br	f3ac <__modsi3+0x24>
    f3a8:	30000a26 	beq	r6,zero,f3d4 <__modsi3+0x4c>
    f3ac:	294b883a 	add	r5,r5,r5
    f3b0:	31bfffc4 	addi	r6,r6,-1
    f3b4:	18c7883a 	add	r3,r3,r3
    f3b8:	293ffb36 	bltu	r5,r4,f3a8 <__alt_data_end+0xf000f3a8>
    f3bc:	18000526 	beq	r3,zero,f3d4 <__modsi3+0x4c>
    f3c0:	1806d07a 	srli	r3,r3,1
    f3c4:	11400136 	bltu	r2,r5,f3cc <__modsi3+0x44>
    f3c8:	1145c83a 	sub	r2,r2,r5
    f3cc:	280ad07a 	srli	r5,r5,1
    f3d0:	183ffb1e 	bne	r3,zero,f3c0 <__alt_data_end+0xf000f3c0>
    f3d4:	38000126 	beq	r7,zero,f3dc <__modsi3+0x54>
    f3d8:	0085c83a 	sub	r2,zero,r2
    f3dc:	f800283a 	ret
    f3e0:	014bc83a 	sub	r5,zero,r5
    f3e4:	003fec06 	br	f398 <__alt_data_end+0xf000f398>
    f3e8:	0109c83a 	sub	r4,zero,r4
    f3ec:	01c00044 	movi	r7,1
    f3f0:	003fe706 	br	f390 <__alt_data_end+0xf000f390>
    f3f4:	00c00044 	movi	r3,1
    f3f8:	003ff106 	br	f3c0 <__alt_data_end+0xf000f3c0>

0000f3fc <__udivsi3>:
    f3fc:	200d883a 	mov	r6,r4
    f400:	2900152e 	bgeu	r5,r4,f458 <__udivsi3+0x5c>
    f404:	28001416 	blt	r5,zero,f458 <__udivsi3+0x5c>
    f408:	00800804 	movi	r2,32
    f40c:	00c00044 	movi	r3,1
    f410:	00000206 	br	f41c <__udivsi3+0x20>
    f414:	10000e26 	beq	r2,zero,f450 <__udivsi3+0x54>
    f418:	28000516 	blt	r5,zero,f430 <__udivsi3+0x34>
    f41c:	294b883a 	add	r5,r5,r5
    f420:	10bfffc4 	addi	r2,r2,-1
    f424:	18c7883a 	add	r3,r3,r3
    f428:	293ffa36 	bltu	r5,r4,f414 <__alt_data_end+0xf000f414>
    f42c:	18000826 	beq	r3,zero,f450 <__udivsi3+0x54>
    f430:	0005883a 	mov	r2,zero
    f434:	31400236 	bltu	r6,r5,f440 <__udivsi3+0x44>
    f438:	314dc83a 	sub	r6,r6,r5
    f43c:	10c4b03a 	or	r2,r2,r3
    f440:	1806d07a 	srli	r3,r3,1
    f444:	280ad07a 	srli	r5,r5,1
    f448:	183ffa1e 	bne	r3,zero,f434 <__alt_data_end+0xf000f434>
    f44c:	f800283a 	ret
    f450:	0005883a 	mov	r2,zero
    f454:	f800283a 	ret
    f458:	00c00044 	movi	r3,1
    f45c:	003ff406 	br	f430 <__alt_data_end+0xf000f430>

0000f460 <__umodsi3>:
    f460:	2005883a 	mov	r2,r4
    f464:	2900122e 	bgeu	r5,r4,f4b0 <__umodsi3+0x50>
    f468:	28001116 	blt	r5,zero,f4b0 <__umodsi3+0x50>
    f46c:	01800804 	movi	r6,32
    f470:	00c00044 	movi	r3,1
    f474:	00000206 	br	f480 <__umodsi3+0x20>
    f478:	30000c26 	beq	r6,zero,f4ac <__umodsi3+0x4c>
    f47c:	28000516 	blt	r5,zero,f494 <__umodsi3+0x34>
    f480:	294b883a 	add	r5,r5,r5
    f484:	31bfffc4 	addi	r6,r6,-1
    f488:	18c7883a 	add	r3,r3,r3
    f48c:	293ffa36 	bltu	r5,r4,f478 <__alt_data_end+0xf000f478>
    f490:	18000626 	beq	r3,zero,f4ac <__umodsi3+0x4c>
    f494:	1806d07a 	srli	r3,r3,1
    f498:	11400136 	bltu	r2,r5,f4a0 <__umodsi3+0x40>
    f49c:	1145c83a 	sub	r2,r2,r5
    f4a0:	280ad07a 	srli	r5,r5,1
    f4a4:	183ffb1e 	bne	r3,zero,f494 <__alt_data_end+0xf000f494>
    f4a8:	f800283a 	ret
    f4ac:	f800283a 	ret
    f4b0:	00c00044 	movi	r3,1
    f4b4:	003ff706 	br	f494 <__alt_data_end+0xf000f494>

0000f4b8 <__adddf3>:
    f4b8:	02c00434 	movhi	r11,16
    f4bc:	5affffc4 	addi	r11,r11,-1
    f4c0:	2806d7fa 	srli	r3,r5,31
    f4c4:	2ad4703a 	and	r10,r5,r11
    f4c8:	3ad2703a 	and	r9,r7,r11
    f4cc:	3804d53a 	srli	r2,r7,20
    f4d0:	3018d77a 	srli	r12,r6,29
    f4d4:	280ad53a 	srli	r5,r5,20
    f4d8:	501490fa 	slli	r10,r10,3
    f4dc:	2010d77a 	srli	r8,r4,29
    f4e0:	481290fa 	slli	r9,r9,3
    f4e4:	380ed7fa 	srli	r7,r7,31
    f4e8:	defffb04 	addi	sp,sp,-20
    f4ec:	dc800215 	stw	r18,8(sp)
    f4f0:	dc400115 	stw	r17,4(sp)
    f4f4:	dc000015 	stw	r16,0(sp)
    f4f8:	dfc00415 	stw	ra,16(sp)
    f4fc:	dcc00315 	stw	r19,12(sp)
    f500:	1c803fcc 	andi	r18,r3,255
    f504:	2c01ffcc 	andi	r16,r5,2047
    f508:	5210b03a 	or	r8,r10,r8
    f50c:	202290fa 	slli	r17,r4,3
    f510:	1081ffcc 	andi	r2,r2,2047
    f514:	4b12b03a 	or	r9,r9,r12
    f518:	300c90fa 	slli	r6,r6,3
    f51c:	91c07526 	beq	r18,r7,f6f4 <__adddf3+0x23c>
    f520:	8087c83a 	sub	r3,r16,r2
    f524:	00c0ab0e 	bge	zero,r3,f7d4 <__adddf3+0x31c>
    f528:	10002a1e 	bne	r2,zero,f5d4 <__adddf3+0x11c>
    f52c:	4984b03a 	or	r2,r9,r6
    f530:	1000961e 	bne	r2,zero,f78c <__adddf3+0x2d4>
    f534:	888001cc 	andi	r2,r17,7
    f538:	10000726 	beq	r2,zero,f558 <__adddf3+0xa0>
    f53c:	888003cc 	andi	r2,r17,15
    f540:	00c00104 	movi	r3,4
    f544:	10c00426 	beq	r2,r3,f558 <__adddf3+0xa0>
    f548:	88c7883a 	add	r3,r17,r3
    f54c:	1c63803a 	cmpltu	r17,r3,r17
    f550:	4451883a 	add	r8,r8,r17
    f554:	1823883a 	mov	r17,r3
    f558:	4080202c 	andhi	r2,r8,128
    f55c:	10005926 	beq	r2,zero,f6c4 <__adddf3+0x20c>
    f560:	84000044 	addi	r16,r16,1
    f564:	0081ffc4 	movi	r2,2047
    f568:	8080ba26 	beq	r16,r2,f854 <__adddf3+0x39c>
    f56c:	00bfe034 	movhi	r2,65408
    f570:	10bfffc4 	addi	r2,r2,-1
    f574:	4090703a 	and	r8,r8,r2
    f578:	4004977a 	slli	r2,r8,29
    f57c:	4010927a 	slli	r8,r8,9
    f580:	8822d0fa 	srli	r17,r17,3
    f584:	8401ffcc 	andi	r16,r16,2047
    f588:	4010d33a 	srli	r8,r8,12
    f58c:	9007883a 	mov	r3,r18
    f590:	1444b03a 	or	r2,r2,r17
    f594:	8401ffcc 	andi	r16,r16,2047
    f598:	8020953a 	slli	r16,r16,20
    f59c:	18c03fcc 	andi	r3,r3,255
    f5a0:	01000434 	movhi	r4,16
    f5a4:	213fffc4 	addi	r4,r4,-1
    f5a8:	180697fa 	slli	r3,r3,31
    f5ac:	4110703a 	and	r8,r8,r4
    f5b0:	4410b03a 	or	r8,r8,r16
    f5b4:	40c6b03a 	or	r3,r8,r3
    f5b8:	dfc00417 	ldw	ra,16(sp)
    f5bc:	dcc00317 	ldw	r19,12(sp)
    f5c0:	dc800217 	ldw	r18,8(sp)
    f5c4:	dc400117 	ldw	r17,4(sp)
    f5c8:	dc000017 	ldw	r16,0(sp)
    f5cc:	dec00504 	addi	sp,sp,20
    f5d0:	f800283a 	ret
    f5d4:	0081ffc4 	movi	r2,2047
    f5d8:	80bfd626 	beq	r16,r2,f534 <__alt_data_end+0xf000f534>
    f5dc:	4a402034 	orhi	r9,r9,128
    f5e0:	00800e04 	movi	r2,56
    f5e4:	10c09f16 	blt	r2,r3,f864 <__adddf3+0x3ac>
    f5e8:	008007c4 	movi	r2,31
    f5ec:	10c0c216 	blt	r2,r3,f8f8 <__adddf3+0x440>
    f5f0:	00800804 	movi	r2,32
    f5f4:	10c5c83a 	sub	r2,r2,r3
    f5f8:	488a983a 	sll	r5,r9,r2
    f5fc:	30c8d83a 	srl	r4,r6,r3
    f600:	3084983a 	sll	r2,r6,r2
    f604:	48c6d83a 	srl	r3,r9,r3
    f608:	290cb03a 	or	r6,r5,r4
    f60c:	1004c03a 	cmpne	r2,r2,zero
    f610:	308cb03a 	or	r6,r6,r2
    f614:	898dc83a 	sub	r6,r17,r6
    f618:	89a3803a 	cmpltu	r17,r17,r6
    f61c:	40d1c83a 	sub	r8,r8,r3
    f620:	4451c83a 	sub	r8,r8,r17
    f624:	3023883a 	mov	r17,r6
    f628:	4080202c 	andhi	r2,r8,128
    f62c:	10002326 	beq	r2,zero,f6bc <__adddf3+0x204>
    f630:	04c02034 	movhi	r19,128
    f634:	9cffffc4 	addi	r19,r19,-1
    f638:	44e6703a 	and	r19,r8,r19
    f63c:	98007626 	beq	r19,zero,f818 <__adddf3+0x360>
    f640:	9809883a 	mov	r4,r19
    f644:	0011abc0 	call	11abc <__clzsi2>
    f648:	10fffe04 	addi	r3,r2,-8
    f64c:	010007c4 	movi	r4,31
    f650:	20c07716 	blt	r4,r3,f830 <__adddf3+0x378>
    f654:	00800804 	movi	r2,32
    f658:	10c5c83a 	sub	r2,r2,r3
    f65c:	8884d83a 	srl	r2,r17,r2
    f660:	98d0983a 	sll	r8,r19,r3
    f664:	88e2983a 	sll	r17,r17,r3
    f668:	1204b03a 	or	r2,r2,r8
    f66c:	1c007416 	blt	r3,r16,f840 <__adddf3+0x388>
    f670:	1c21c83a 	sub	r16,r3,r16
    f674:	82000044 	addi	r8,r16,1
    f678:	00c007c4 	movi	r3,31
    f67c:	1a009116 	blt	r3,r8,f8c4 <__adddf3+0x40c>
    f680:	00c00804 	movi	r3,32
    f684:	1a07c83a 	sub	r3,r3,r8
    f688:	8a08d83a 	srl	r4,r17,r8
    f68c:	88e2983a 	sll	r17,r17,r3
    f690:	10c6983a 	sll	r3,r2,r3
    f694:	1210d83a 	srl	r8,r2,r8
    f698:	8804c03a 	cmpne	r2,r17,zero
    f69c:	1906b03a 	or	r3,r3,r4
    f6a0:	18a2b03a 	or	r17,r3,r2
    f6a4:	0021883a 	mov	r16,zero
    f6a8:	003fa206 	br	f534 <__alt_data_end+0xf000f534>
    f6ac:	1890b03a 	or	r8,r3,r2
    f6b0:	40017d26 	beq	r8,zero,fca8 <__adddf3+0x7f0>
    f6b4:	1011883a 	mov	r8,r2
    f6b8:	1823883a 	mov	r17,r3
    f6bc:	888001cc 	andi	r2,r17,7
    f6c0:	103f9e1e 	bne	r2,zero,f53c <__alt_data_end+0xf000f53c>
    f6c4:	4004977a 	slli	r2,r8,29
    f6c8:	8822d0fa 	srli	r17,r17,3
    f6cc:	4010d0fa 	srli	r8,r8,3
    f6d0:	9007883a 	mov	r3,r18
    f6d4:	1444b03a 	or	r2,r2,r17
    f6d8:	0101ffc4 	movi	r4,2047
    f6dc:	81002426 	beq	r16,r4,f770 <__adddf3+0x2b8>
    f6e0:	8120703a 	and	r16,r16,r4
    f6e4:	01000434 	movhi	r4,16
    f6e8:	213fffc4 	addi	r4,r4,-1
    f6ec:	4110703a 	and	r8,r8,r4
    f6f0:	003fa806 	br	f594 <__alt_data_end+0xf000f594>
    f6f4:	8089c83a 	sub	r4,r16,r2
    f6f8:	01005e0e 	bge	zero,r4,f874 <__adddf3+0x3bc>
    f6fc:	10002b26 	beq	r2,zero,f7ac <__adddf3+0x2f4>
    f700:	0081ffc4 	movi	r2,2047
    f704:	80bf8b26 	beq	r16,r2,f534 <__alt_data_end+0xf000f534>
    f708:	4a402034 	orhi	r9,r9,128
    f70c:	00800e04 	movi	r2,56
    f710:	1100a40e 	bge	r2,r4,f9a4 <__adddf3+0x4ec>
    f714:	498cb03a 	or	r6,r9,r6
    f718:	300ac03a 	cmpne	r5,r6,zero
    f71c:	0013883a 	mov	r9,zero
    f720:	2c4b883a 	add	r5,r5,r17
    f724:	2c63803a 	cmpltu	r17,r5,r17
    f728:	4a11883a 	add	r8,r9,r8
    f72c:	8a11883a 	add	r8,r17,r8
    f730:	2823883a 	mov	r17,r5
    f734:	4080202c 	andhi	r2,r8,128
    f738:	103fe026 	beq	r2,zero,f6bc <__alt_data_end+0xf000f6bc>
    f73c:	84000044 	addi	r16,r16,1
    f740:	0081ffc4 	movi	r2,2047
    f744:	8080d226 	beq	r16,r2,fa90 <__adddf3+0x5d8>
    f748:	00bfe034 	movhi	r2,65408
    f74c:	10bfffc4 	addi	r2,r2,-1
    f750:	4090703a 	and	r8,r8,r2
    f754:	880ad07a 	srli	r5,r17,1
    f758:	400897fa 	slli	r4,r8,31
    f75c:	88c0004c 	andi	r3,r17,1
    f760:	28e2b03a 	or	r17,r5,r3
    f764:	4010d07a 	srli	r8,r8,1
    f768:	2462b03a 	or	r17,r4,r17
    f76c:	003f7106 	br	f534 <__alt_data_end+0xf000f534>
    f770:	4088b03a 	or	r4,r8,r2
    f774:	20014526 	beq	r4,zero,fc8c <__adddf3+0x7d4>
    f778:	01000434 	movhi	r4,16
    f77c:	42000234 	orhi	r8,r8,8
    f780:	213fffc4 	addi	r4,r4,-1
    f784:	4110703a 	and	r8,r8,r4
    f788:	003f8206 	br	f594 <__alt_data_end+0xf000f594>
    f78c:	18ffffc4 	addi	r3,r3,-1
    f790:	1800491e 	bne	r3,zero,f8b8 <__adddf3+0x400>
    f794:	898bc83a 	sub	r5,r17,r6
    f798:	8963803a 	cmpltu	r17,r17,r5
    f79c:	4251c83a 	sub	r8,r8,r9
    f7a0:	4451c83a 	sub	r8,r8,r17
    f7a4:	2823883a 	mov	r17,r5
    f7a8:	003f9f06 	br	f628 <__alt_data_end+0xf000f628>
    f7ac:	4984b03a 	or	r2,r9,r6
    f7b0:	103f6026 	beq	r2,zero,f534 <__alt_data_end+0xf000f534>
    f7b4:	213fffc4 	addi	r4,r4,-1
    f7b8:	2000931e 	bne	r4,zero,fa08 <__adddf3+0x550>
    f7bc:	898d883a 	add	r6,r17,r6
    f7c0:	3463803a 	cmpltu	r17,r6,r17
    f7c4:	4251883a 	add	r8,r8,r9
    f7c8:	8a11883a 	add	r8,r17,r8
    f7cc:	3023883a 	mov	r17,r6
    f7d0:	003fd806 	br	f734 <__alt_data_end+0xf000f734>
    f7d4:	1800541e 	bne	r3,zero,f928 <__adddf3+0x470>
    f7d8:	80800044 	addi	r2,r16,1
    f7dc:	1081ffcc 	andi	r2,r2,2047
    f7e0:	00c00044 	movi	r3,1
    f7e4:	1880a00e 	bge	r3,r2,fa68 <__adddf3+0x5b0>
    f7e8:	8989c83a 	sub	r4,r17,r6
    f7ec:	8905803a 	cmpltu	r2,r17,r4
    f7f0:	4267c83a 	sub	r19,r8,r9
    f7f4:	98a7c83a 	sub	r19,r19,r2
    f7f8:	9880202c 	andhi	r2,r19,128
    f7fc:	10006326 	beq	r2,zero,f98c <__adddf3+0x4d4>
    f800:	3463c83a 	sub	r17,r6,r17
    f804:	4a07c83a 	sub	r3,r9,r8
    f808:	344d803a 	cmpltu	r6,r6,r17
    f80c:	19a7c83a 	sub	r19,r3,r6
    f810:	3825883a 	mov	r18,r7
    f814:	983f8a1e 	bne	r19,zero,f640 <__alt_data_end+0xf000f640>
    f818:	8809883a 	mov	r4,r17
    f81c:	0011abc0 	call	11abc <__clzsi2>
    f820:	10800804 	addi	r2,r2,32
    f824:	10fffe04 	addi	r3,r2,-8
    f828:	010007c4 	movi	r4,31
    f82c:	20ff890e 	bge	r4,r3,f654 <__alt_data_end+0xf000f654>
    f830:	10bff604 	addi	r2,r2,-40
    f834:	8884983a 	sll	r2,r17,r2
    f838:	0023883a 	mov	r17,zero
    f83c:	1c3f8c0e 	bge	r3,r16,f670 <__alt_data_end+0xf000f670>
    f840:	023fe034 	movhi	r8,65408
    f844:	423fffc4 	addi	r8,r8,-1
    f848:	80e1c83a 	sub	r16,r16,r3
    f84c:	1210703a 	and	r8,r2,r8
    f850:	003f3806 	br	f534 <__alt_data_end+0xf000f534>
    f854:	9007883a 	mov	r3,r18
    f858:	0011883a 	mov	r8,zero
    f85c:	0005883a 	mov	r2,zero
    f860:	003f4c06 	br	f594 <__alt_data_end+0xf000f594>
    f864:	498cb03a 	or	r6,r9,r6
    f868:	300cc03a 	cmpne	r6,r6,zero
    f86c:	0007883a 	mov	r3,zero
    f870:	003f6806 	br	f614 <__alt_data_end+0xf000f614>
    f874:	20009c1e 	bne	r4,zero,fae8 <__adddf3+0x630>
    f878:	80800044 	addi	r2,r16,1
    f87c:	1141ffcc 	andi	r5,r2,2047
    f880:	01000044 	movi	r4,1
    f884:	2140670e 	bge	r4,r5,fa24 <__adddf3+0x56c>
    f888:	0101ffc4 	movi	r4,2047
    f88c:	11007f26 	beq	r2,r4,fa8c <__adddf3+0x5d4>
    f890:	898d883a 	add	r6,r17,r6
    f894:	4247883a 	add	r3,r8,r9
    f898:	3451803a 	cmpltu	r8,r6,r17
    f89c:	40d1883a 	add	r8,r8,r3
    f8a0:	402297fa 	slli	r17,r8,31
    f8a4:	300cd07a 	srli	r6,r6,1
    f8a8:	4010d07a 	srli	r8,r8,1
    f8ac:	1021883a 	mov	r16,r2
    f8b0:	89a2b03a 	or	r17,r17,r6
    f8b4:	003f1f06 	br	f534 <__alt_data_end+0xf000f534>
    f8b8:	0081ffc4 	movi	r2,2047
    f8bc:	80bf481e 	bne	r16,r2,f5e0 <__alt_data_end+0xf000f5e0>
    f8c0:	003f1c06 	br	f534 <__alt_data_end+0xf000f534>
    f8c4:	843ff844 	addi	r16,r16,-31
    f8c8:	01000804 	movi	r4,32
    f8cc:	1406d83a 	srl	r3,r2,r16
    f8d0:	41005026 	beq	r8,r4,fa14 <__adddf3+0x55c>
    f8d4:	01001004 	movi	r4,64
    f8d8:	2211c83a 	sub	r8,r4,r8
    f8dc:	1204983a 	sll	r2,r2,r8
    f8e0:	88a2b03a 	or	r17,r17,r2
    f8e4:	8822c03a 	cmpne	r17,r17,zero
    f8e8:	1c62b03a 	or	r17,r3,r17
    f8ec:	0011883a 	mov	r8,zero
    f8f0:	0021883a 	mov	r16,zero
    f8f4:	003f7106 	br	f6bc <__alt_data_end+0xf000f6bc>
    f8f8:	193ff804 	addi	r4,r3,-32
    f8fc:	00800804 	movi	r2,32
    f900:	4908d83a 	srl	r4,r9,r4
    f904:	18804526 	beq	r3,r2,fa1c <__adddf3+0x564>
    f908:	00801004 	movi	r2,64
    f90c:	10c5c83a 	sub	r2,r2,r3
    f910:	4886983a 	sll	r3,r9,r2
    f914:	198cb03a 	or	r6,r3,r6
    f918:	300cc03a 	cmpne	r6,r6,zero
    f91c:	218cb03a 	or	r6,r4,r6
    f920:	0007883a 	mov	r3,zero
    f924:	003f3b06 	br	f614 <__alt_data_end+0xf000f614>
    f928:	80002a26 	beq	r16,zero,f9d4 <__adddf3+0x51c>
    f92c:	0101ffc4 	movi	r4,2047
    f930:	11006826 	beq	r2,r4,fad4 <__adddf3+0x61c>
    f934:	00c7c83a 	sub	r3,zero,r3
    f938:	42002034 	orhi	r8,r8,128
    f93c:	01000e04 	movi	r4,56
    f940:	20c07c16 	blt	r4,r3,fb34 <__adddf3+0x67c>
    f944:	010007c4 	movi	r4,31
    f948:	20c0da16 	blt	r4,r3,fcb4 <__adddf3+0x7fc>
    f94c:	01000804 	movi	r4,32
    f950:	20c9c83a 	sub	r4,r4,r3
    f954:	4114983a 	sll	r10,r8,r4
    f958:	88cad83a 	srl	r5,r17,r3
    f95c:	8908983a 	sll	r4,r17,r4
    f960:	40c6d83a 	srl	r3,r8,r3
    f964:	5162b03a 	or	r17,r10,r5
    f968:	2008c03a 	cmpne	r4,r4,zero
    f96c:	8922b03a 	or	r17,r17,r4
    f970:	3463c83a 	sub	r17,r6,r17
    f974:	48c7c83a 	sub	r3,r9,r3
    f978:	344d803a 	cmpltu	r6,r6,r17
    f97c:	1991c83a 	sub	r8,r3,r6
    f980:	1021883a 	mov	r16,r2
    f984:	3825883a 	mov	r18,r7
    f988:	003f2706 	br	f628 <__alt_data_end+0xf000f628>
    f98c:	24d0b03a 	or	r8,r4,r19
    f990:	40001b1e 	bne	r8,zero,fa00 <__adddf3+0x548>
    f994:	0005883a 	mov	r2,zero
    f998:	0007883a 	mov	r3,zero
    f99c:	0021883a 	mov	r16,zero
    f9a0:	003f4d06 	br	f6d8 <__alt_data_end+0xf000f6d8>
    f9a4:	008007c4 	movi	r2,31
    f9a8:	11003c16 	blt	r2,r4,fa9c <__adddf3+0x5e4>
    f9ac:	00800804 	movi	r2,32
    f9b0:	1105c83a 	sub	r2,r2,r4
    f9b4:	488e983a 	sll	r7,r9,r2
    f9b8:	310ad83a 	srl	r5,r6,r4
    f9bc:	3084983a 	sll	r2,r6,r2
    f9c0:	4912d83a 	srl	r9,r9,r4
    f9c4:	394ab03a 	or	r5,r7,r5
    f9c8:	1004c03a 	cmpne	r2,r2,zero
    f9cc:	288ab03a 	or	r5,r5,r2
    f9d0:	003f5306 	br	f720 <__alt_data_end+0xf000f720>
    f9d4:	4448b03a 	or	r4,r8,r17
    f9d8:	20003e26 	beq	r4,zero,fad4 <__adddf3+0x61c>
    f9dc:	00c6303a 	nor	r3,zero,r3
    f9e0:	18003a1e 	bne	r3,zero,facc <__adddf3+0x614>
    f9e4:	3463c83a 	sub	r17,r6,r17
    f9e8:	4a07c83a 	sub	r3,r9,r8
    f9ec:	344d803a 	cmpltu	r6,r6,r17
    f9f0:	1991c83a 	sub	r8,r3,r6
    f9f4:	1021883a 	mov	r16,r2
    f9f8:	3825883a 	mov	r18,r7
    f9fc:	003f0a06 	br	f628 <__alt_data_end+0xf000f628>
    fa00:	2023883a 	mov	r17,r4
    fa04:	003f0d06 	br	f63c <__alt_data_end+0xf000f63c>
    fa08:	0081ffc4 	movi	r2,2047
    fa0c:	80bf3f1e 	bne	r16,r2,f70c <__alt_data_end+0xf000f70c>
    fa10:	003ec806 	br	f534 <__alt_data_end+0xf000f534>
    fa14:	0005883a 	mov	r2,zero
    fa18:	003fb106 	br	f8e0 <__alt_data_end+0xf000f8e0>
    fa1c:	0007883a 	mov	r3,zero
    fa20:	003fbc06 	br	f914 <__alt_data_end+0xf000f914>
    fa24:	4444b03a 	or	r2,r8,r17
    fa28:	8000871e 	bne	r16,zero,fc48 <__adddf3+0x790>
    fa2c:	1000ba26 	beq	r2,zero,fd18 <__adddf3+0x860>
    fa30:	4984b03a 	or	r2,r9,r6
    fa34:	103ebf26 	beq	r2,zero,f534 <__alt_data_end+0xf000f534>
    fa38:	8985883a 	add	r2,r17,r6
    fa3c:	4247883a 	add	r3,r8,r9
    fa40:	1451803a 	cmpltu	r8,r2,r17
    fa44:	40d1883a 	add	r8,r8,r3
    fa48:	40c0202c 	andhi	r3,r8,128
    fa4c:	1023883a 	mov	r17,r2
    fa50:	183f1a26 	beq	r3,zero,f6bc <__alt_data_end+0xf000f6bc>
    fa54:	00bfe034 	movhi	r2,65408
    fa58:	10bfffc4 	addi	r2,r2,-1
    fa5c:	2021883a 	mov	r16,r4
    fa60:	4090703a 	and	r8,r8,r2
    fa64:	003eb306 	br	f534 <__alt_data_end+0xf000f534>
    fa68:	4444b03a 	or	r2,r8,r17
    fa6c:	8000291e 	bne	r16,zero,fb14 <__adddf3+0x65c>
    fa70:	10004b1e 	bne	r2,zero,fba0 <__adddf3+0x6e8>
    fa74:	4990b03a 	or	r8,r9,r6
    fa78:	40008b26 	beq	r8,zero,fca8 <__adddf3+0x7f0>
    fa7c:	4811883a 	mov	r8,r9
    fa80:	3023883a 	mov	r17,r6
    fa84:	3825883a 	mov	r18,r7
    fa88:	003eaa06 	br	f534 <__alt_data_end+0xf000f534>
    fa8c:	1021883a 	mov	r16,r2
    fa90:	0011883a 	mov	r8,zero
    fa94:	0005883a 	mov	r2,zero
    fa98:	003f0f06 	br	f6d8 <__alt_data_end+0xf000f6d8>
    fa9c:	217ff804 	addi	r5,r4,-32
    faa0:	00800804 	movi	r2,32
    faa4:	494ad83a 	srl	r5,r9,r5
    faa8:	20807d26 	beq	r4,r2,fca0 <__adddf3+0x7e8>
    faac:	00801004 	movi	r2,64
    fab0:	1109c83a 	sub	r4,r2,r4
    fab4:	4912983a 	sll	r9,r9,r4
    fab8:	498cb03a 	or	r6,r9,r6
    fabc:	300cc03a 	cmpne	r6,r6,zero
    fac0:	298ab03a 	or	r5,r5,r6
    fac4:	0013883a 	mov	r9,zero
    fac8:	003f1506 	br	f720 <__alt_data_end+0xf000f720>
    facc:	0101ffc4 	movi	r4,2047
    fad0:	113f9a1e 	bne	r2,r4,f93c <__alt_data_end+0xf000f93c>
    fad4:	4811883a 	mov	r8,r9
    fad8:	3023883a 	mov	r17,r6
    fadc:	1021883a 	mov	r16,r2
    fae0:	3825883a 	mov	r18,r7
    fae4:	003e9306 	br	f534 <__alt_data_end+0xf000f534>
    fae8:	8000161e 	bne	r16,zero,fb44 <__adddf3+0x68c>
    faec:	444ab03a 	or	r5,r8,r17
    faf0:	28005126 	beq	r5,zero,fc38 <__adddf3+0x780>
    faf4:	0108303a 	nor	r4,zero,r4
    faf8:	20004d1e 	bne	r4,zero,fc30 <__adddf3+0x778>
    fafc:	89a3883a 	add	r17,r17,r6
    fb00:	4253883a 	add	r9,r8,r9
    fb04:	898d803a 	cmpltu	r6,r17,r6
    fb08:	3251883a 	add	r8,r6,r9
    fb0c:	1021883a 	mov	r16,r2
    fb10:	003f0806 	br	f734 <__alt_data_end+0xf000f734>
    fb14:	1000301e 	bne	r2,zero,fbd8 <__adddf3+0x720>
    fb18:	4984b03a 	or	r2,r9,r6
    fb1c:	10007126 	beq	r2,zero,fce4 <__adddf3+0x82c>
    fb20:	4811883a 	mov	r8,r9
    fb24:	3023883a 	mov	r17,r6
    fb28:	3825883a 	mov	r18,r7
    fb2c:	0401ffc4 	movi	r16,2047
    fb30:	003e8006 	br	f534 <__alt_data_end+0xf000f534>
    fb34:	4462b03a 	or	r17,r8,r17
    fb38:	8822c03a 	cmpne	r17,r17,zero
    fb3c:	0007883a 	mov	r3,zero
    fb40:	003f8b06 	br	f970 <__alt_data_end+0xf000f970>
    fb44:	0141ffc4 	movi	r5,2047
    fb48:	11403b26 	beq	r2,r5,fc38 <__adddf3+0x780>
    fb4c:	0109c83a 	sub	r4,zero,r4
    fb50:	42002034 	orhi	r8,r8,128
    fb54:	01400e04 	movi	r5,56
    fb58:	29006716 	blt	r5,r4,fcf8 <__adddf3+0x840>
    fb5c:	014007c4 	movi	r5,31
    fb60:	29007016 	blt	r5,r4,fd24 <__adddf3+0x86c>
    fb64:	01400804 	movi	r5,32
    fb68:	290bc83a 	sub	r5,r5,r4
    fb6c:	4154983a 	sll	r10,r8,r5
    fb70:	890ed83a 	srl	r7,r17,r4
    fb74:	894a983a 	sll	r5,r17,r5
    fb78:	4108d83a 	srl	r4,r8,r4
    fb7c:	51e2b03a 	or	r17,r10,r7
    fb80:	280ac03a 	cmpne	r5,r5,zero
    fb84:	8962b03a 	or	r17,r17,r5
    fb88:	89a3883a 	add	r17,r17,r6
    fb8c:	2253883a 	add	r9,r4,r9
    fb90:	898d803a 	cmpltu	r6,r17,r6
    fb94:	3251883a 	add	r8,r6,r9
    fb98:	1021883a 	mov	r16,r2
    fb9c:	003ee506 	br	f734 <__alt_data_end+0xf000f734>
    fba0:	4984b03a 	or	r2,r9,r6
    fba4:	103e6326 	beq	r2,zero,f534 <__alt_data_end+0xf000f534>
    fba8:	8987c83a 	sub	r3,r17,r6
    fbac:	88c9803a 	cmpltu	r4,r17,r3
    fbb0:	4245c83a 	sub	r2,r8,r9
    fbb4:	1105c83a 	sub	r2,r2,r4
    fbb8:	1100202c 	andhi	r4,r2,128
    fbbc:	203ebb26 	beq	r4,zero,f6ac <__alt_data_end+0xf000f6ac>
    fbc0:	3463c83a 	sub	r17,r6,r17
    fbc4:	4a07c83a 	sub	r3,r9,r8
    fbc8:	344d803a 	cmpltu	r6,r6,r17
    fbcc:	1991c83a 	sub	r8,r3,r6
    fbd0:	3825883a 	mov	r18,r7
    fbd4:	003e5706 	br	f534 <__alt_data_end+0xf000f534>
    fbd8:	4984b03a 	or	r2,r9,r6
    fbdc:	10002e26 	beq	r2,zero,fc98 <__adddf3+0x7e0>
    fbe0:	4004d0fa 	srli	r2,r8,3
    fbe4:	8822d0fa 	srli	r17,r17,3
    fbe8:	4010977a 	slli	r8,r8,29
    fbec:	10c0022c 	andhi	r3,r2,8
    fbf0:	4462b03a 	or	r17,r8,r17
    fbf4:	18000826 	beq	r3,zero,fc18 <__adddf3+0x760>
    fbf8:	4808d0fa 	srli	r4,r9,3
    fbfc:	20c0022c 	andhi	r3,r4,8
    fc00:	1800051e 	bne	r3,zero,fc18 <__adddf3+0x760>
    fc04:	300cd0fa 	srli	r6,r6,3
    fc08:	4806977a 	slli	r3,r9,29
    fc0c:	2005883a 	mov	r2,r4
    fc10:	3825883a 	mov	r18,r7
    fc14:	19a2b03a 	or	r17,r3,r6
    fc18:	8810d77a 	srli	r8,r17,29
    fc1c:	100490fa 	slli	r2,r2,3
    fc20:	882290fa 	slli	r17,r17,3
    fc24:	0401ffc4 	movi	r16,2047
    fc28:	4090b03a 	or	r8,r8,r2
    fc2c:	003e4106 	br	f534 <__alt_data_end+0xf000f534>
    fc30:	0141ffc4 	movi	r5,2047
    fc34:	117fc71e 	bne	r2,r5,fb54 <__alt_data_end+0xf000fb54>
    fc38:	4811883a 	mov	r8,r9
    fc3c:	3023883a 	mov	r17,r6
    fc40:	1021883a 	mov	r16,r2
    fc44:	003e3b06 	br	f534 <__alt_data_end+0xf000f534>
    fc48:	10002f26 	beq	r2,zero,fd08 <__adddf3+0x850>
    fc4c:	4984b03a 	or	r2,r9,r6
    fc50:	10001126 	beq	r2,zero,fc98 <__adddf3+0x7e0>
    fc54:	4004d0fa 	srli	r2,r8,3
    fc58:	8822d0fa 	srli	r17,r17,3
    fc5c:	4010977a 	slli	r8,r8,29
    fc60:	10c0022c 	andhi	r3,r2,8
    fc64:	4462b03a 	or	r17,r8,r17
    fc68:	183feb26 	beq	r3,zero,fc18 <__alt_data_end+0xf000fc18>
    fc6c:	4808d0fa 	srli	r4,r9,3
    fc70:	20c0022c 	andhi	r3,r4,8
    fc74:	183fe81e 	bne	r3,zero,fc18 <__alt_data_end+0xf000fc18>
    fc78:	300cd0fa 	srli	r6,r6,3
    fc7c:	4806977a 	slli	r3,r9,29
    fc80:	2005883a 	mov	r2,r4
    fc84:	19a2b03a 	or	r17,r3,r6
    fc88:	003fe306 	br	fc18 <__alt_data_end+0xf000fc18>
    fc8c:	0011883a 	mov	r8,zero
    fc90:	0005883a 	mov	r2,zero
    fc94:	003e3f06 	br	f594 <__alt_data_end+0xf000f594>
    fc98:	0401ffc4 	movi	r16,2047
    fc9c:	003e2506 	br	f534 <__alt_data_end+0xf000f534>
    fca0:	0013883a 	mov	r9,zero
    fca4:	003f8406 	br	fab8 <__alt_data_end+0xf000fab8>
    fca8:	0005883a 	mov	r2,zero
    fcac:	0007883a 	mov	r3,zero
    fcb0:	003e8906 	br	f6d8 <__alt_data_end+0xf000f6d8>
    fcb4:	197ff804 	addi	r5,r3,-32
    fcb8:	01000804 	movi	r4,32
    fcbc:	414ad83a 	srl	r5,r8,r5
    fcc0:	19002426 	beq	r3,r4,fd54 <__adddf3+0x89c>
    fcc4:	01001004 	movi	r4,64
    fcc8:	20c7c83a 	sub	r3,r4,r3
    fccc:	40c6983a 	sll	r3,r8,r3
    fcd0:	1c46b03a 	or	r3,r3,r17
    fcd4:	1806c03a 	cmpne	r3,r3,zero
    fcd8:	28e2b03a 	or	r17,r5,r3
    fcdc:	0007883a 	mov	r3,zero
    fce0:	003f2306 	br	f970 <__alt_data_end+0xf000f970>
    fce4:	0007883a 	mov	r3,zero
    fce8:	5811883a 	mov	r8,r11
    fcec:	00bfffc4 	movi	r2,-1
    fcf0:	0401ffc4 	movi	r16,2047
    fcf4:	003e7806 	br	f6d8 <__alt_data_end+0xf000f6d8>
    fcf8:	4462b03a 	or	r17,r8,r17
    fcfc:	8822c03a 	cmpne	r17,r17,zero
    fd00:	0009883a 	mov	r4,zero
    fd04:	003fa006 	br	fb88 <__alt_data_end+0xf000fb88>
    fd08:	4811883a 	mov	r8,r9
    fd0c:	3023883a 	mov	r17,r6
    fd10:	0401ffc4 	movi	r16,2047
    fd14:	003e0706 	br	f534 <__alt_data_end+0xf000f534>
    fd18:	4811883a 	mov	r8,r9
    fd1c:	3023883a 	mov	r17,r6
    fd20:	003e0406 	br	f534 <__alt_data_end+0xf000f534>
    fd24:	21fff804 	addi	r7,r4,-32
    fd28:	01400804 	movi	r5,32
    fd2c:	41ced83a 	srl	r7,r8,r7
    fd30:	21400a26 	beq	r4,r5,fd5c <__adddf3+0x8a4>
    fd34:	01401004 	movi	r5,64
    fd38:	2909c83a 	sub	r4,r5,r4
    fd3c:	4108983a 	sll	r4,r8,r4
    fd40:	2448b03a 	or	r4,r4,r17
    fd44:	2008c03a 	cmpne	r4,r4,zero
    fd48:	3922b03a 	or	r17,r7,r4
    fd4c:	0009883a 	mov	r4,zero
    fd50:	003f8d06 	br	fb88 <__alt_data_end+0xf000fb88>
    fd54:	0007883a 	mov	r3,zero
    fd58:	003fdd06 	br	fcd0 <__alt_data_end+0xf000fcd0>
    fd5c:	0009883a 	mov	r4,zero
    fd60:	003ff706 	br	fd40 <__alt_data_end+0xf000fd40>

0000fd64 <__divdf3>:
    fd64:	defff204 	addi	sp,sp,-56
    fd68:	dd400915 	stw	r21,36(sp)
    fd6c:	282ad53a 	srli	r21,r5,20
    fd70:	dd000815 	stw	r20,32(sp)
    fd74:	2828d7fa 	srli	r20,r5,31
    fd78:	dc000415 	stw	r16,16(sp)
    fd7c:	04000434 	movhi	r16,16
    fd80:	df000c15 	stw	fp,48(sp)
    fd84:	843fffc4 	addi	r16,r16,-1
    fd88:	dfc00d15 	stw	ra,52(sp)
    fd8c:	ddc00b15 	stw	r23,44(sp)
    fd90:	dd800a15 	stw	r22,40(sp)
    fd94:	dcc00715 	stw	r19,28(sp)
    fd98:	dc800615 	stw	r18,24(sp)
    fd9c:	dc400515 	stw	r17,20(sp)
    fda0:	ad41ffcc 	andi	r21,r21,2047
    fda4:	2c20703a 	and	r16,r5,r16
    fda8:	a7003fcc 	andi	fp,r20,255
    fdac:	a8006126 	beq	r21,zero,ff34 <__divdf3+0x1d0>
    fdb0:	0081ffc4 	movi	r2,2047
    fdb4:	2025883a 	mov	r18,r4
    fdb8:	a8803726 	beq	r21,r2,fe98 <__divdf3+0x134>
    fdbc:	80800434 	orhi	r2,r16,16
    fdc0:	100490fa 	slli	r2,r2,3
    fdc4:	2020d77a 	srli	r16,r4,29
    fdc8:	202490fa 	slli	r18,r4,3
    fdcc:	ad7f0044 	addi	r21,r21,-1023
    fdd0:	80a0b03a 	or	r16,r16,r2
    fdd4:	0027883a 	mov	r19,zero
    fdd8:	0013883a 	mov	r9,zero
    fddc:	3804d53a 	srli	r2,r7,20
    fde0:	382cd7fa 	srli	r22,r7,31
    fde4:	04400434 	movhi	r17,16
    fde8:	8c7fffc4 	addi	r17,r17,-1
    fdec:	1081ffcc 	andi	r2,r2,2047
    fdf0:	3011883a 	mov	r8,r6
    fdf4:	3c62703a 	and	r17,r7,r17
    fdf8:	b5c03fcc 	andi	r23,r22,255
    fdfc:	10006c26 	beq	r2,zero,ffb0 <__divdf3+0x24c>
    fe00:	00c1ffc4 	movi	r3,2047
    fe04:	10c06426 	beq	r2,r3,ff98 <__divdf3+0x234>
    fe08:	88c00434 	orhi	r3,r17,16
    fe0c:	180690fa 	slli	r3,r3,3
    fe10:	3022d77a 	srli	r17,r6,29
    fe14:	301090fa 	slli	r8,r6,3
    fe18:	10bf0044 	addi	r2,r2,-1023
    fe1c:	88e2b03a 	or	r17,r17,r3
    fe20:	000f883a 	mov	r7,zero
    fe24:	a58cf03a 	xor	r6,r20,r22
    fe28:	3cc8b03a 	or	r4,r7,r19
    fe2c:	a8abc83a 	sub	r21,r21,r2
    fe30:	008003c4 	movi	r2,15
    fe34:	3007883a 	mov	r3,r6
    fe38:	34c03fcc 	andi	r19,r6,255
    fe3c:	11009036 	bltu	r2,r4,10080 <__divdf3+0x31c>
    fe40:	200890ba 	slli	r4,r4,2
    fe44:	00800074 	movhi	r2,1
    fe48:	10bf9604 	addi	r2,r2,-424
    fe4c:	2089883a 	add	r4,r4,r2
    fe50:	20800017 	ldw	r2,0(r4)
    fe54:	1000683a 	jmp	r2
    fe58:	00010080 	call	1008 <pvPortMalloc+0x38>
    fe5c:	0000fed0 	cmplti	zero,zero,1019
    fe60:	00010070 	cmpltui	zero,zero,1025
    fe64:	0000fec4 	movi	zero,1019
    fe68:	00010070 	cmpltui	zero,zero,1025
    fe6c:	00010044 	movi	zero,1025
    fe70:	00010070 	cmpltui	zero,zero,1025
    fe74:	0000fec4 	movi	zero,1019
    fe78:	0000fed0 	cmplti	zero,zero,1019
    fe7c:	0000fed0 	cmplti	zero,zero,1019
    fe80:	00010044 	movi	zero,1025
    fe84:	0000fec4 	movi	zero,1019
    fe88:	0000feb4 	movhi	zero,1018
    fe8c:	0000feb4 	movhi	zero,1018
    fe90:	0000feb4 	movhi	zero,1018
    fe94:	00010364 	muli	zero,zero,1037
    fe98:	2404b03a 	or	r2,r4,r16
    fe9c:	1000661e 	bne	r2,zero,10038 <__divdf3+0x2d4>
    fea0:	04c00204 	movi	r19,8
    fea4:	0021883a 	mov	r16,zero
    fea8:	0025883a 	mov	r18,zero
    feac:	02400084 	movi	r9,2
    feb0:	003fca06 	br	fddc <__alt_data_end+0xf000fddc>
    feb4:	8023883a 	mov	r17,r16
    feb8:	9011883a 	mov	r8,r18
    febc:	e02f883a 	mov	r23,fp
    fec0:	480f883a 	mov	r7,r9
    fec4:	00800084 	movi	r2,2
    fec8:	3881311e 	bne	r7,r2,10390 <__divdf3+0x62c>
    fecc:	b827883a 	mov	r19,r23
    fed0:	98c0004c 	andi	r3,r19,1
    fed4:	0081ffc4 	movi	r2,2047
    fed8:	000b883a 	mov	r5,zero
    fedc:	0025883a 	mov	r18,zero
    fee0:	1004953a 	slli	r2,r2,20
    fee4:	18c03fcc 	andi	r3,r3,255
    fee8:	04400434 	movhi	r17,16
    feec:	8c7fffc4 	addi	r17,r17,-1
    fef0:	180697fa 	slli	r3,r3,31
    fef4:	2c4a703a 	and	r5,r5,r17
    fef8:	288ab03a 	or	r5,r5,r2
    fefc:	28c6b03a 	or	r3,r5,r3
    ff00:	9005883a 	mov	r2,r18
    ff04:	dfc00d17 	ldw	ra,52(sp)
    ff08:	df000c17 	ldw	fp,48(sp)
    ff0c:	ddc00b17 	ldw	r23,44(sp)
    ff10:	dd800a17 	ldw	r22,40(sp)
    ff14:	dd400917 	ldw	r21,36(sp)
    ff18:	dd000817 	ldw	r20,32(sp)
    ff1c:	dcc00717 	ldw	r19,28(sp)
    ff20:	dc800617 	ldw	r18,24(sp)
    ff24:	dc400517 	ldw	r17,20(sp)
    ff28:	dc000417 	ldw	r16,16(sp)
    ff2c:	dec00e04 	addi	sp,sp,56
    ff30:	f800283a 	ret
    ff34:	2404b03a 	or	r2,r4,r16
    ff38:	2027883a 	mov	r19,r4
    ff3c:	10003926 	beq	r2,zero,10024 <__divdf3+0x2c0>
    ff40:	80012e26 	beq	r16,zero,103fc <__divdf3+0x698>
    ff44:	8009883a 	mov	r4,r16
    ff48:	d9800315 	stw	r6,12(sp)
    ff4c:	d9c00215 	stw	r7,8(sp)
    ff50:	0011abc0 	call	11abc <__clzsi2>
    ff54:	d9800317 	ldw	r6,12(sp)
    ff58:	d9c00217 	ldw	r7,8(sp)
    ff5c:	113ffd44 	addi	r4,r2,-11
    ff60:	00c00704 	movi	r3,28
    ff64:	19012116 	blt	r3,r4,103ec <__divdf3+0x688>
    ff68:	00c00744 	movi	r3,29
    ff6c:	147ffe04 	addi	r17,r2,-8
    ff70:	1907c83a 	sub	r3,r3,r4
    ff74:	8460983a 	sll	r16,r16,r17
    ff78:	98c6d83a 	srl	r3,r19,r3
    ff7c:	9c64983a 	sll	r18,r19,r17
    ff80:	1c20b03a 	or	r16,r3,r16
    ff84:	1080fcc4 	addi	r2,r2,1011
    ff88:	00abc83a 	sub	r21,zero,r2
    ff8c:	0027883a 	mov	r19,zero
    ff90:	0013883a 	mov	r9,zero
    ff94:	003f9106 	br	fddc <__alt_data_end+0xf000fddc>
    ff98:	3446b03a 	or	r3,r6,r17
    ff9c:	18001f1e 	bne	r3,zero,1001c <__divdf3+0x2b8>
    ffa0:	0023883a 	mov	r17,zero
    ffa4:	0011883a 	mov	r8,zero
    ffa8:	01c00084 	movi	r7,2
    ffac:	003f9d06 	br	fe24 <__alt_data_end+0xf000fe24>
    ffb0:	3446b03a 	or	r3,r6,r17
    ffb4:	18001526 	beq	r3,zero,1000c <__divdf3+0x2a8>
    ffb8:	88011b26 	beq	r17,zero,10428 <__divdf3+0x6c4>
    ffbc:	8809883a 	mov	r4,r17
    ffc0:	d9800315 	stw	r6,12(sp)
    ffc4:	da400115 	stw	r9,4(sp)
    ffc8:	0011abc0 	call	11abc <__clzsi2>
    ffcc:	d9800317 	ldw	r6,12(sp)
    ffd0:	da400117 	ldw	r9,4(sp)
    ffd4:	113ffd44 	addi	r4,r2,-11
    ffd8:	00c00704 	movi	r3,28
    ffdc:	19010e16 	blt	r3,r4,10418 <__divdf3+0x6b4>
    ffe0:	00c00744 	movi	r3,29
    ffe4:	123ffe04 	addi	r8,r2,-8
    ffe8:	1907c83a 	sub	r3,r3,r4
    ffec:	8a22983a 	sll	r17,r17,r8
    fff0:	30c6d83a 	srl	r3,r6,r3
    fff4:	3210983a 	sll	r8,r6,r8
    fff8:	1c62b03a 	or	r17,r3,r17
    fffc:	1080fcc4 	addi	r2,r2,1011
   10000:	0085c83a 	sub	r2,zero,r2
   10004:	000f883a 	mov	r7,zero
   10008:	003f8606 	br	fe24 <__alt_data_end+0xf000fe24>
   1000c:	0023883a 	mov	r17,zero
   10010:	0011883a 	mov	r8,zero
   10014:	01c00044 	movi	r7,1
   10018:	003f8206 	br	fe24 <__alt_data_end+0xf000fe24>
   1001c:	01c000c4 	movi	r7,3
   10020:	003f8006 	br	fe24 <__alt_data_end+0xf000fe24>
   10024:	04c00104 	movi	r19,4
   10028:	0021883a 	mov	r16,zero
   1002c:	0025883a 	mov	r18,zero
   10030:	02400044 	movi	r9,1
   10034:	003f6906 	br	fddc <__alt_data_end+0xf000fddc>
   10038:	04c00304 	movi	r19,12
   1003c:	024000c4 	movi	r9,3
   10040:	003f6606 	br	fddc <__alt_data_end+0xf000fddc>
   10044:	01400434 	movhi	r5,16
   10048:	0007883a 	mov	r3,zero
   1004c:	297fffc4 	addi	r5,r5,-1
   10050:	04bfffc4 	movi	r18,-1
   10054:	0081ffc4 	movi	r2,2047
   10058:	003fa106 	br	fee0 <__alt_data_end+0xf000fee0>
   1005c:	00c00044 	movi	r3,1
   10060:	1887c83a 	sub	r3,r3,r2
   10064:	01000e04 	movi	r4,56
   10068:	20c1210e 	bge	r4,r3,104f0 <__divdf3+0x78c>
   1006c:	98c0004c 	andi	r3,r19,1
   10070:	0005883a 	mov	r2,zero
   10074:	000b883a 	mov	r5,zero
   10078:	0025883a 	mov	r18,zero
   1007c:	003f9806 	br	fee0 <__alt_data_end+0xf000fee0>
   10080:	8c00fd36 	bltu	r17,r16,10478 <__divdf3+0x714>
   10084:	8440fb26 	beq	r16,r17,10474 <__divdf3+0x710>
   10088:	8007883a 	mov	r3,r16
   1008c:	ad7fffc4 	addi	r21,r21,-1
   10090:	0021883a 	mov	r16,zero
   10094:	4004d63a 	srli	r2,r8,24
   10098:	8822923a 	slli	r17,r17,8
   1009c:	1809883a 	mov	r4,r3
   100a0:	402c923a 	slli	r22,r8,8
   100a4:	88b8b03a 	or	fp,r17,r2
   100a8:	e028d43a 	srli	r20,fp,16
   100ac:	d8c00015 	stw	r3,0(sp)
   100b0:	e5ffffcc 	andi	r23,fp,65535
   100b4:	a00b883a 	mov	r5,r20
   100b8:	000f3fc0 	call	f3fc <__udivsi3>
   100bc:	d8c00017 	ldw	r3,0(sp)
   100c0:	a00b883a 	mov	r5,r20
   100c4:	d8800315 	stw	r2,12(sp)
   100c8:	1809883a 	mov	r4,r3
   100cc:	000f4600 	call	f460 <__umodsi3>
   100d0:	d9800317 	ldw	r6,12(sp)
   100d4:	1006943a 	slli	r3,r2,16
   100d8:	9004d43a 	srli	r2,r18,16
   100dc:	b9a3383a 	mul	r17,r23,r6
   100e0:	10c4b03a 	or	r2,r2,r3
   100e4:	1440062e 	bgeu	r2,r17,10100 <__divdf3+0x39c>
   100e8:	1705883a 	add	r2,r2,fp
   100ec:	30ffffc4 	addi	r3,r6,-1
   100f0:	1700ee36 	bltu	r2,fp,104ac <__divdf3+0x748>
   100f4:	1440ed2e 	bgeu	r2,r17,104ac <__divdf3+0x748>
   100f8:	31bfff84 	addi	r6,r6,-2
   100fc:	1705883a 	add	r2,r2,fp
   10100:	1463c83a 	sub	r17,r2,r17
   10104:	a00b883a 	mov	r5,r20
   10108:	8809883a 	mov	r4,r17
   1010c:	d9800315 	stw	r6,12(sp)
   10110:	000f3fc0 	call	f3fc <__udivsi3>
   10114:	a00b883a 	mov	r5,r20
   10118:	8809883a 	mov	r4,r17
   1011c:	d8800215 	stw	r2,8(sp)
   10120:	000f4600 	call	f460 <__umodsi3>
   10124:	d9c00217 	ldw	r7,8(sp)
   10128:	1004943a 	slli	r2,r2,16
   1012c:	94bfffcc 	andi	r18,r18,65535
   10130:	b9d1383a 	mul	r8,r23,r7
   10134:	90a4b03a 	or	r18,r18,r2
   10138:	d9800317 	ldw	r6,12(sp)
   1013c:	9200062e 	bgeu	r18,r8,10158 <__divdf3+0x3f4>
   10140:	9725883a 	add	r18,r18,fp
   10144:	38bfffc4 	addi	r2,r7,-1
   10148:	9700d636 	bltu	r18,fp,104a4 <__divdf3+0x740>
   1014c:	9200d52e 	bgeu	r18,r8,104a4 <__divdf3+0x740>
   10150:	39ffff84 	addi	r7,r7,-2
   10154:	9725883a 	add	r18,r18,fp
   10158:	3004943a 	slli	r2,r6,16
   1015c:	b012d43a 	srli	r9,r22,16
   10160:	b1bfffcc 	andi	r6,r22,65535
   10164:	11e2b03a 	or	r17,r2,r7
   10168:	8806d43a 	srli	r3,r17,16
   1016c:	893fffcc 	andi	r4,r17,65535
   10170:	218b383a 	mul	r5,r4,r6
   10174:	30c5383a 	mul	r2,r6,r3
   10178:	2249383a 	mul	r4,r4,r9
   1017c:	280ed43a 	srli	r7,r5,16
   10180:	9225c83a 	sub	r18,r18,r8
   10184:	2089883a 	add	r4,r4,r2
   10188:	3909883a 	add	r4,r7,r4
   1018c:	1a47383a 	mul	r3,r3,r9
   10190:	2080022e 	bgeu	r4,r2,1019c <__divdf3+0x438>
   10194:	00800074 	movhi	r2,1
   10198:	1887883a 	add	r3,r3,r2
   1019c:	2004d43a 	srli	r2,r4,16
   101a0:	2008943a 	slli	r4,r4,16
   101a4:	297fffcc 	andi	r5,r5,65535
   101a8:	10c7883a 	add	r3,r2,r3
   101ac:	2149883a 	add	r4,r4,r5
   101b0:	90c0a536 	bltu	r18,r3,10448 <__divdf3+0x6e4>
   101b4:	90c0bf26 	beq	r18,r3,104b4 <__divdf3+0x750>
   101b8:	90c7c83a 	sub	r3,r18,r3
   101bc:	810fc83a 	sub	r7,r16,r4
   101c0:	81e5803a 	cmpltu	r18,r16,r7
   101c4:	1ca5c83a 	sub	r18,r3,r18
   101c8:	e480c126 	beq	fp,r18,104d0 <__divdf3+0x76c>
   101cc:	a00b883a 	mov	r5,r20
   101d0:	9009883a 	mov	r4,r18
   101d4:	d9800315 	stw	r6,12(sp)
   101d8:	d9c00215 	stw	r7,8(sp)
   101dc:	da400115 	stw	r9,4(sp)
   101e0:	000f3fc0 	call	f3fc <__udivsi3>
   101e4:	a00b883a 	mov	r5,r20
   101e8:	9009883a 	mov	r4,r18
   101ec:	d8800015 	stw	r2,0(sp)
   101f0:	000f4600 	call	f460 <__umodsi3>
   101f4:	d9c00217 	ldw	r7,8(sp)
   101f8:	da000017 	ldw	r8,0(sp)
   101fc:	1006943a 	slli	r3,r2,16
   10200:	3804d43a 	srli	r2,r7,16
   10204:	ba21383a 	mul	r16,r23,r8
   10208:	d9800317 	ldw	r6,12(sp)
   1020c:	10c4b03a 	or	r2,r2,r3
   10210:	da400117 	ldw	r9,4(sp)
   10214:	1400062e 	bgeu	r2,r16,10230 <__divdf3+0x4cc>
   10218:	1705883a 	add	r2,r2,fp
   1021c:	40ffffc4 	addi	r3,r8,-1
   10220:	1700ad36 	bltu	r2,fp,104d8 <__divdf3+0x774>
   10224:	1400ac2e 	bgeu	r2,r16,104d8 <__divdf3+0x774>
   10228:	423fff84 	addi	r8,r8,-2
   1022c:	1705883a 	add	r2,r2,fp
   10230:	1421c83a 	sub	r16,r2,r16
   10234:	a00b883a 	mov	r5,r20
   10238:	8009883a 	mov	r4,r16
   1023c:	d9800315 	stw	r6,12(sp)
   10240:	d9c00215 	stw	r7,8(sp)
   10244:	da000015 	stw	r8,0(sp)
   10248:	da400115 	stw	r9,4(sp)
   1024c:	000f3fc0 	call	f3fc <__udivsi3>
   10250:	8009883a 	mov	r4,r16
   10254:	a00b883a 	mov	r5,r20
   10258:	1025883a 	mov	r18,r2
   1025c:	000f4600 	call	f460 <__umodsi3>
   10260:	d9c00217 	ldw	r7,8(sp)
   10264:	1004943a 	slli	r2,r2,16
   10268:	bcaf383a 	mul	r23,r23,r18
   1026c:	393fffcc 	andi	r4,r7,65535
   10270:	2088b03a 	or	r4,r4,r2
   10274:	d9800317 	ldw	r6,12(sp)
   10278:	da000017 	ldw	r8,0(sp)
   1027c:	da400117 	ldw	r9,4(sp)
   10280:	25c0062e 	bgeu	r4,r23,1029c <__divdf3+0x538>
   10284:	2709883a 	add	r4,r4,fp
   10288:	90bfffc4 	addi	r2,r18,-1
   1028c:	27009436 	bltu	r4,fp,104e0 <__divdf3+0x77c>
   10290:	25c0932e 	bgeu	r4,r23,104e0 <__divdf3+0x77c>
   10294:	94bfff84 	addi	r18,r18,-2
   10298:	2709883a 	add	r4,r4,fp
   1029c:	4004943a 	slli	r2,r8,16
   102a0:	25efc83a 	sub	r23,r4,r23
   102a4:	1490b03a 	or	r8,r2,r18
   102a8:	4008d43a 	srli	r4,r8,16
   102ac:	40ffffcc 	andi	r3,r8,65535
   102b0:	30c5383a 	mul	r2,r6,r3
   102b4:	1a47383a 	mul	r3,r3,r9
   102b8:	310d383a 	mul	r6,r6,r4
   102bc:	100ad43a 	srli	r5,r2,16
   102c0:	4913383a 	mul	r9,r9,r4
   102c4:	1987883a 	add	r3,r3,r6
   102c8:	28c7883a 	add	r3,r5,r3
   102cc:	1980022e 	bgeu	r3,r6,102d8 <__divdf3+0x574>
   102d0:	01000074 	movhi	r4,1
   102d4:	4913883a 	add	r9,r9,r4
   102d8:	1808d43a 	srli	r4,r3,16
   102dc:	1806943a 	slli	r3,r3,16
   102e0:	10bfffcc 	andi	r2,r2,65535
   102e4:	2253883a 	add	r9,r4,r9
   102e8:	1887883a 	add	r3,r3,r2
   102ec:	ba403836 	bltu	r23,r9,103d0 <__divdf3+0x66c>
   102f0:	ba403626 	beq	r23,r9,103cc <__divdf3+0x668>
   102f4:	42000054 	ori	r8,r8,1
   102f8:	a880ffc4 	addi	r2,r21,1023
   102fc:	00bf570e 	bge	zero,r2,1005c <__alt_data_end+0xf001005c>
   10300:	40c001cc 	andi	r3,r8,7
   10304:	18000726 	beq	r3,zero,10324 <__divdf3+0x5c0>
   10308:	40c003cc 	andi	r3,r8,15
   1030c:	01000104 	movi	r4,4
   10310:	19000426 	beq	r3,r4,10324 <__divdf3+0x5c0>
   10314:	4107883a 	add	r3,r8,r4
   10318:	1a11803a 	cmpltu	r8,r3,r8
   1031c:	8a23883a 	add	r17,r17,r8
   10320:	1811883a 	mov	r8,r3
   10324:	88c0402c 	andhi	r3,r17,256
   10328:	18000426 	beq	r3,zero,1033c <__divdf3+0x5d8>
   1032c:	00ffc034 	movhi	r3,65280
   10330:	18ffffc4 	addi	r3,r3,-1
   10334:	a8810004 	addi	r2,r21,1024
   10338:	88e2703a 	and	r17,r17,r3
   1033c:	00c1ff84 	movi	r3,2046
   10340:	18bee316 	blt	r3,r2,fed0 <__alt_data_end+0xf000fed0>
   10344:	8824977a 	slli	r18,r17,29
   10348:	4010d0fa 	srli	r8,r8,3
   1034c:	8822927a 	slli	r17,r17,9
   10350:	1081ffcc 	andi	r2,r2,2047
   10354:	9224b03a 	or	r18,r18,r8
   10358:	880ad33a 	srli	r5,r17,12
   1035c:	98c0004c 	andi	r3,r19,1
   10360:	003edf06 	br	fee0 <__alt_data_end+0xf000fee0>
   10364:	8080022c 	andhi	r2,r16,8
   10368:	10001226 	beq	r2,zero,103b4 <__divdf3+0x650>
   1036c:	8880022c 	andhi	r2,r17,8
   10370:	1000101e 	bne	r2,zero,103b4 <__divdf3+0x650>
   10374:	00800434 	movhi	r2,16
   10378:	89400234 	orhi	r5,r17,8
   1037c:	10bfffc4 	addi	r2,r2,-1
   10380:	b007883a 	mov	r3,r22
   10384:	288a703a 	and	r5,r5,r2
   10388:	4025883a 	mov	r18,r8
   1038c:	003f3106 	br	10054 <__alt_data_end+0xf0010054>
   10390:	008000c4 	movi	r2,3
   10394:	3880a626 	beq	r7,r2,10630 <__divdf3+0x8cc>
   10398:	00800044 	movi	r2,1
   1039c:	3880521e 	bne	r7,r2,104e8 <__divdf3+0x784>
   103a0:	b807883a 	mov	r3,r23
   103a4:	0005883a 	mov	r2,zero
   103a8:	000b883a 	mov	r5,zero
   103ac:	0025883a 	mov	r18,zero
   103b0:	003ecb06 	br	fee0 <__alt_data_end+0xf000fee0>
   103b4:	00800434 	movhi	r2,16
   103b8:	81400234 	orhi	r5,r16,8
   103bc:	10bfffc4 	addi	r2,r2,-1
   103c0:	a007883a 	mov	r3,r20
   103c4:	288a703a 	and	r5,r5,r2
   103c8:	003f2206 	br	10054 <__alt_data_end+0xf0010054>
   103cc:	183fca26 	beq	r3,zero,102f8 <__alt_data_end+0xf00102f8>
   103d0:	e5ef883a 	add	r23,fp,r23
   103d4:	40bfffc4 	addi	r2,r8,-1
   103d8:	bf00392e 	bgeu	r23,fp,104c0 <__divdf3+0x75c>
   103dc:	1011883a 	mov	r8,r2
   103e0:	ba7fc41e 	bne	r23,r9,102f4 <__alt_data_end+0xf00102f4>
   103e4:	b0ffc31e 	bne	r22,r3,102f4 <__alt_data_end+0xf00102f4>
   103e8:	003fc306 	br	102f8 <__alt_data_end+0xf00102f8>
   103ec:	143ff604 	addi	r16,r2,-40
   103f0:	9c20983a 	sll	r16,r19,r16
   103f4:	0025883a 	mov	r18,zero
   103f8:	003ee206 	br	ff84 <__alt_data_end+0xf000ff84>
   103fc:	d9800315 	stw	r6,12(sp)
   10400:	d9c00215 	stw	r7,8(sp)
   10404:	0011abc0 	call	11abc <__clzsi2>
   10408:	10800804 	addi	r2,r2,32
   1040c:	d9c00217 	ldw	r7,8(sp)
   10410:	d9800317 	ldw	r6,12(sp)
   10414:	003ed106 	br	ff5c <__alt_data_end+0xf000ff5c>
   10418:	147ff604 	addi	r17,r2,-40
   1041c:	3462983a 	sll	r17,r6,r17
   10420:	0011883a 	mov	r8,zero
   10424:	003ef506 	br	fffc <__alt_data_end+0xf000fffc>
   10428:	3009883a 	mov	r4,r6
   1042c:	d9800315 	stw	r6,12(sp)
   10430:	da400115 	stw	r9,4(sp)
   10434:	0011abc0 	call	11abc <__clzsi2>
   10438:	10800804 	addi	r2,r2,32
   1043c:	da400117 	ldw	r9,4(sp)
   10440:	d9800317 	ldw	r6,12(sp)
   10444:	003ee306 	br	ffd4 <__alt_data_end+0xf000ffd4>
   10448:	85a1883a 	add	r16,r16,r22
   1044c:	8585803a 	cmpltu	r2,r16,r22
   10450:	1705883a 	add	r2,r2,fp
   10454:	14a5883a 	add	r18,r2,r18
   10458:	88bfffc4 	addi	r2,r17,-1
   1045c:	e4800c2e 	bgeu	fp,r18,10490 <__divdf3+0x72c>
   10460:	90c03e36 	bltu	r18,r3,1055c <__divdf3+0x7f8>
   10464:	1c806926 	beq	r3,r18,1060c <__divdf3+0x8a8>
   10468:	90c7c83a 	sub	r3,r18,r3
   1046c:	1023883a 	mov	r17,r2
   10470:	003f5206 	br	101bc <__alt_data_end+0xf00101bc>
   10474:	923f0436 	bltu	r18,r8,10088 <__alt_data_end+0xf0010088>
   10478:	800897fa 	slli	r4,r16,31
   1047c:	9004d07a 	srli	r2,r18,1
   10480:	8006d07a 	srli	r3,r16,1
   10484:	902097fa 	slli	r16,r18,31
   10488:	20a4b03a 	or	r18,r4,r2
   1048c:	003f0106 	br	10094 <__alt_data_end+0xf0010094>
   10490:	e4bff51e 	bne	fp,r18,10468 <__alt_data_end+0xf0010468>
   10494:	85bff22e 	bgeu	r16,r22,10460 <__alt_data_end+0xf0010460>
   10498:	e0c7c83a 	sub	r3,fp,r3
   1049c:	1023883a 	mov	r17,r2
   104a0:	003f4606 	br	101bc <__alt_data_end+0xf00101bc>
   104a4:	100f883a 	mov	r7,r2
   104a8:	003f2b06 	br	10158 <__alt_data_end+0xf0010158>
   104ac:	180d883a 	mov	r6,r3
   104b0:	003f1306 	br	10100 <__alt_data_end+0xf0010100>
   104b4:	813fe436 	bltu	r16,r4,10448 <__alt_data_end+0xf0010448>
   104b8:	0007883a 	mov	r3,zero
   104bc:	003f3f06 	br	101bc <__alt_data_end+0xf00101bc>
   104c0:	ba402c36 	bltu	r23,r9,10574 <__divdf3+0x810>
   104c4:	4dc05426 	beq	r9,r23,10618 <__divdf3+0x8b4>
   104c8:	1011883a 	mov	r8,r2
   104cc:	003f8906 	br	102f4 <__alt_data_end+0xf00102f4>
   104d0:	023fffc4 	movi	r8,-1
   104d4:	003f8806 	br	102f8 <__alt_data_end+0xf00102f8>
   104d8:	1811883a 	mov	r8,r3
   104dc:	003f5406 	br	10230 <__alt_data_end+0xf0010230>
   104e0:	1025883a 	mov	r18,r2
   104e4:	003f6d06 	br	1029c <__alt_data_end+0xf001029c>
   104e8:	b827883a 	mov	r19,r23
   104ec:	003f8206 	br	102f8 <__alt_data_end+0xf00102f8>
   104f0:	010007c4 	movi	r4,31
   104f4:	20c02616 	blt	r4,r3,10590 <__divdf3+0x82c>
   104f8:	00800804 	movi	r2,32
   104fc:	10c5c83a 	sub	r2,r2,r3
   10500:	888a983a 	sll	r5,r17,r2
   10504:	40c8d83a 	srl	r4,r8,r3
   10508:	4084983a 	sll	r2,r8,r2
   1050c:	88e2d83a 	srl	r17,r17,r3
   10510:	2906b03a 	or	r3,r5,r4
   10514:	1004c03a 	cmpne	r2,r2,zero
   10518:	1886b03a 	or	r3,r3,r2
   1051c:	188001cc 	andi	r2,r3,7
   10520:	10000726 	beq	r2,zero,10540 <__divdf3+0x7dc>
   10524:	188003cc 	andi	r2,r3,15
   10528:	01000104 	movi	r4,4
   1052c:	11000426 	beq	r2,r4,10540 <__divdf3+0x7dc>
   10530:	1805883a 	mov	r2,r3
   10534:	10c00104 	addi	r3,r2,4
   10538:	1885803a 	cmpltu	r2,r3,r2
   1053c:	88a3883a 	add	r17,r17,r2
   10540:	8880202c 	andhi	r2,r17,128
   10544:	10002726 	beq	r2,zero,105e4 <__divdf3+0x880>
   10548:	98c0004c 	andi	r3,r19,1
   1054c:	00800044 	movi	r2,1
   10550:	000b883a 	mov	r5,zero
   10554:	0025883a 	mov	r18,zero
   10558:	003e6106 	br	fee0 <__alt_data_end+0xf000fee0>
   1055c:	85a1883a 	add	r16,r16,r22
   10560:	8585803a 	cmpltu	r2,r16,r22
   10564:	1705883a 	add	r2,r2,fp
   10568:	14a5883a 	add	r18,r2,r18
   1056c:	8c7fff84 	addi	r17,r17,-2
   10570:	003f1106 	br	101b8 <__alt_data_end+0xf00101b8>
   10574:	b589883a 	add	r4,r22,r22
   10578:	25ad803a 	cmpltu	r22,r4,r22
   1057c:	b739883a 	add	fp,r22,fp
   10580:	40bfff84 	addi	r2,r8,-2
   10584:	bf2f883a 	add	r23,r23,fp
   10588:	202d883a 	mov	r22,r4
   1058c:	003f9306 	br	103dc <__alt_data_end+0xf00103dc>
   10590:	013ff844 	movi	r4,-31
   10594:	2085c83a 	sub	r2,r4,r2
   10598:	8888d83a 	srl	r4,r17,r2
   1059c:	00800804 	movi	r2,32
   105a0:	18802126 	beq	r3,r2,10628 <__divdf3+0x8c4>
   105a4:	00801004 	movi	r2,64
   105a8:	10c5c83a 	sub	r2,r2,r3
   105ac:	8884983a 	sll	r2,r17,r2
   105b0:	1204b03a 	or	r2,r2,r8
   105b4:	1004c03a 	cmpne	r2,r2,zero
   105b8:	2084b03a 	or	r2,r4,r2
   105bc:	144001cc 	andi	r17,r2,7
   105c0:	88000d1e 	bne	r17,zero,105f8 <__divdf3+0x894>
   105c4:	000b883a 	mov	r5,zero
   105c8:	1024d0fa 	srli	r18,r2,3
   105cc:	98c0004c 	andi	r3,r19,1
   105d0:	0005883a 	mov	r2,zero
   105d4:	9464b03a 	or	r18,r18,r17
   105d8:	003e4106 	br	fee0 <__alt_data_end+0xf000fee0>
   105dc:	1007883a 	mov	r3,r2
   105e0:	0023883a 	mov	r17,zero
   105e4:	880a927a 	slli	r5,r17,9
   105e8:	1805883a 	mov	r2,r3
   105ec:	8822977a 	slli	r17,r17,29
   105f0:	280ad33a 	srli	r5,r5,12
   105f4:	003ff406 	br	105c8 <__alt_data_end+0xf00105c8>
   105f8:	10c003cc 	andi	r3,r2,15
   105fc:	01000104 	movi	r4,4
   10600:	193ff626 	beq	r3,r4,105dc <__alt_data_end+0xf00105dc>
   10604:	0023883a 	mov	r17,zero
   10608:	003fca06 	br	10534 <__alt_data_end+0xf0010534>
   1060c:	813fd336 	bltu	r16,r4,1055c <__alt_data_end+0xf001055c>
   10610:	1023883a 	mov	r17,r2
   10614:	003fa806 	br	104b8 <__alt_data_end+0xf00104b8>
   10618:	b0ffd636 	bltu	r22,r3,10574 <__alt_data_end+0xf0010574>
   1061c:	1011883a 	mov	r8,r2
   10620:	b0ff341e 	bne	r22,r3,102f4 <__alt_data_end+0xf00102f4>
   10624:	003f3406 	br	102f8 <__alt_data_end+0xf00102f8>
   10628:	0005883a 	mov	r2,zero
   1062c:	003fe006 	br	105b0 <__alt_data_end+0xf00105b0>
   10630:	00800434 	movhi	r2,16
   10634:	89400234 	orhi	r5,r17,8
   10638:	10bfffc4 	addi	r2,r2,-1
   1063c:	b807883a 	mov	r3,r23
   10640:	288a703a 	and	r5,r5,r2
   10644:	4025883a 	mov	r18,r8
   10648:	003e8206 	br	10054 <__alt_data_end+0xf0010054>

0001064c <__eqdf2>:
   1064c:	2804d53a 	srli	r2,r5,20
   10650:	3806d53a 	srli	r3,r7,20
   10654:	02000434 	movhi	r8,16
   10658:	423fffc4 	addi	r8,r8,-1
   1065c:	1081ffcc 	andi	r2,r2,2047
   10660:	0281ffc4 	movi	r10,2047
   10664:	2a12703a 	and	r9,r5,r8
   10668:	18c1ffcc 	andi	r3,r3,2047
   1066c:	3a10703a 	and	r8,r7,r8
   10670:	280ad7fa 	srli	r5,r5,31
   10674:	380ed7fa 	srli	r7,r7,31
   10678:	12801026 	beq	r2,r10,106bc <__eqdf2+0x70>
   1067c:	0281ffc4 	movi	r10,2047
   10680:	1a800a26 	beq	r3,r10,106ac <__eqdf2+0x60>
   10684:	10c00226 	beq	r2,r3,10690 <__eqdf2+0x44>
   10688:	00800044 	movi	r2,1
   1068c:	f800283a 	ret
   10690:	4a3ffd1e 	bne	r9,r8,10688 <__alt_data_end+0xf0010688>
   10694:	21bffc1e 	bne	r4,r6,10688 <__alt_data_end+0xf0010688>
   10698:	29c00c26 	beq	r5,r7,106cc <__eqdf2+0x80>
   1069c:	103ffa1e 	bne	r2,zero,10688 <__alt_data_end+0xf0010688>
   106a0:	2244b03a 	or	r2,r4,r9
   106a4:	1004c03a 	cmpne	r2,r2,zero
   106a8:	f800283a 	ret
   106ac:	3214b03a 	or	r10,r6,r8
   106b0:	503ff426 	beq	r10,zero,10684 <__alt_data_end+0xf0010684>
   106b4:	00800044 	movi	r2,1
   106b8:	f800283a 	ret
   106bc:	2254b03a 	or	r10,r4,r9
   106c0:	503fee26 	beq	r10,zero,1067c <__alt_data_end+0xf001067c>
   106c4:	00800044 	movi	r2,1
   106c8:	f800283a 	ret
   106cc:	0005883a 	mov	r2,zero
   106d0:	f800283a 	ret

000106d4 <__gedf2>:
   106d4:	2804d53a 	srli	r2,r5,20
   106d8:	3806d53a 	srli	r3,r7,20
   106dc:	02000434 	movhi	r8,16
   106e0:	423fffc4 	addi	r8,r8,-1
   106e4:	1081ffcc 	andi	r2,r2,2047
   106e8:	0241ffc4 	movi	r9,2047
   106ec:	2a14703a 	and	r10,r5,r8
   106f0:	18c1ffcc 	andi	r3,r3,2047
   106f4:	3a10703a 	and	r8,r7,r8
   106f8:	280ad7fa 	srli	r5,r5,31
   106fc:	380ed7fa 	srli	r7,r7,31
   10700:	12401d26 	beq	r2,r9,10778 <__gedf2+0xa4>
   10704:	0241ffc4 	movi	r9,2047
   10708:	1a401226 	beq	r3,r9,10754 <__gedf2+0x80>
   1070c:	1000081e 	bne	r2,zero,10730 <__gedf2+0x5c>
   10710:	2296b03a 	or	r11,r4,r10
   10714:	5813003a 	cmpeq	r9,r11,zero
   10718:	1800091e 	bne	r3,zero,10740 <__gedf2+0x6c>
   1071c:	3218b03a 	or	r12,r6,r8
   10720:	6000071e 	bne	r12,zero,10740 <__gedf2+0x6c>
   10724:	0005883a 	mov	r2,zero
   10728:	5800101e 	bne	r11,zero,1076c <__gedf2+0x98>
   1072c:	f800283a 	ret
   10730:	18000c1e 	bne	r3,zero,10764 <__gedf2+0x90>
   10734:	3212b03a 	or	r9,r6,r8
   10738:	48000c26 	beq	r9,zero,1076c <__gedf2+0x98>
   1073c:	0013883a 	mov	r9,zero
   10740:	39c03fcc 	andi	r7,r7,255
   10744:	48000826 	beq	r9,zero,10768 <__gedf2+0x94>
   10748:	38000926 	beq	r7,zero,10770 <__gedf2+0x9c>
   1074c:	00800044 	movi	r2,1
   10750:	f800283a 	ret
   10754:	3212b03a 	or	r9,r6,r8
   10758:	483fec26 	beq	r9,zero,1070c <__alt_data_end+0xf001070c>
   1075c:	00bfff84 	movi	r2,-2
   10760:	f800283a 	ret
   10764:	39c03fcc 	andi	r7,r7,255
   10768:	29c00626 	beq	r5,r7,10784 <__gedf2+0xb0>
   1076c:	283ff726 	beq	r5,zero,1074c <__alt_data_end+0xf001074c>
   10770:	00bfffc4 	movi	r2,-1
   10774:	f800283a 	ret
   10778:	2292b03a 	or	r9,r4,r10
   1077c:	483fe126 	beq	r9,zero,10704 <__alt_data_end+0xf0010704>
   10780:	003ff606 	br	1075c <__alt_data_end+0xf001075c>
   10784:	18bff916 	blt	r3,r2,1076c <__alt_data_end+0xf001076c>
   10788:	10c00316 	blt	r2,r3,10798 <__gedf2+0xc4>
   1078c:	42bff736 	bltu	r8,r10,1076c <__alt_data_end+0xf001076c>
   10790:	52000326 	beq	r10,r8,107a0 <__gedf2+0xcc>
   10794:	5200042e 	bgeu	r10,r8,107a8 <__gedf2+0xd4>
   10798:	283fec1e 	bne	r5,zero,1074c <__alt_data_end+0xf001074c>
   1079c:	003ff406 	br	10770 <__alt_data_end+0xf0010770>
   107a0:	313ff236 	bltu	r6,r4,1076c <__alt_data_end+0xf001076c>
   107a4:	21bffc36 	bltu	r4,r6,10798 <__alt_data_end+0xf0010798>
   107a8:	0005883a 	mov	r2,zero
   107ac:	f800283a 	ret

000107b0 <__ledf2>:
   107b0:	2804d53a 	srli	r2,r5,20
   107b4:	3810d53a 	srli	r8,r7,20
   107b8:	00c00434 	movhi	r3,16
   107bc:	18ffffc4 	addi	r3,r3,-1
   107c0:	1081ffcc 	andi	r2,r2,2047
   107c4:	0241ffc4 	movi	r9,2047
   107c8:	28d4703a 	and	r10,r5,r3
   107cc:	4201ffcc 	andi	r8,r8,2047
   107d0:	38c6703a 	and	r3,r7,r3
   107d4:	280ad7fa 	srli	r5,r5,31
   107d8:	380ed7fa 	srli	r7,r7,31
   107dc:	12401f26 	beq	r2,r9,1085c <__ledf2+0xac>
   107e0:	0241ffc4 	movi	r9,2047
   107e4:	42401426 	beq	r8,r9,10838 <__ledf2+0x88>
   107e8:	1000091e 	bne	r2,zero,10810 <__ledf2+0x60>
   107ec:	2296b03a 	or	r11,r4,r10
   107f0:	5813003a 	cmpeq	r9,r11,zero
   107f4:	29403fcc 	andi	r5,r5,255
   107f8:	40000a1e 	bne	r8,zero,10824 <__ledf2+0x74>
   107fc:	30d8b03a 	or	r12,r6,r3
   10800:	6000081e 	bne	r12,zero,10824 <__ledf2+0x74>
   10804:	0005883a 	mov	r2,zero
   10808:	5800111e 	bne	r11,zero,10850 <__ledf2+0xa0>
   1080c:	f800283a 	ret
   10810:	29403fcc 	andi	r5,r5,255
   10814:	40000c1e 	bne	r8,zero,10848 <__ledf2+0x98>
   10818:	30d2b03a 	or	r9,r6,r3
   1081c:	48000c26 	beq	r9,zero,10850 <__ledf2+0xa0>
   10820:	0013883a 	mov	r9,zero
   10824:	39c03fcc 	andi	r7,r7,255
   10828:	48000826 	beq	r9,zero,1084c <__ledf2+0x9c>
   1082c:	38001126 	beq	r7,zero,10874 <__ledf2+0xc4>
   10830:	00800044 	movi	r2,1
   10834:	f800283a 	ret
   10838:	30d2b03a 	or	r9,r6,r3
   1083c:	483fea26 	beq	r9,zero,107e8 <__alt_data_end+0xf00107e8>
   10840:	00800084 	movi	r2,2
   10844:	f800283a 	ret
   10848:	39c03fcc 	andi	r7,r7,255
   1084c:	39400726 	beq	r7,r5,1086c <__ledf2+0xbc>
   10850:	2800081e 	bne	r5,zero,10874 <__ledf2+0xc4>
   10854:	00800044 	movi	r2,1
   10858:	f800283a 	ret
   1085c:	2292b03a 	or	r9,r4,r10
   10860:	483fdf26 	beq	r9,zero,107e0 <__alt_data_end+0xf00107e0>
   10864:	00800084 	movi	r2,2
   10868:	f800283a 	ret
   1086c:	4080030e 	bge	r8,r2,1087c <__ledf2+0xcc>
   10870:	383fef26 	beq	r7,zero,10830 <__alt_data_end+0xf0010830>
   10874:	00bfffc4 	movi	r2,-1
   10878:	f800283a 	ret
   1087c:	123feb16 	blt	r2,r8,1082c <__alt_data_end+0xf001082c>
   10880:	1abff336 	bltu	r3,r10,10850 <__alt_data_end+0xf0010850>
   10884:	50c00326 	beq	r10,r3,10894 <__ledf2+0xe4>
   10888:	50c0042e 	bgeu	r10,r3,1089c <__ledf2+0xec>
   1088c:	283fe81e 	bne	r5,zero,10830 <__alt_data_end+0xf0010830>
   10890:	003ff806 	br	10874 <__alt_data_end+0xf0010874>
   10894:	313fee36 	bltu	r6,r4,10850 <__alt_data_end+0xf0010850>
   10898:	21bffc36 	bltu	r4,r6,1088c <__alt_data_end+0xf001088c>
   1089c:	0005883a 	mov	r2,zero
   108a0:	f800283a 	ret

000108a4 <__muldf3>:
   108a4:	defff304 	addi	sp,sp,-52
   108a8:	2804d53a 	srli	r2,r5,20
   108ac:	dd800915 	stw	r22,36(sp)
   108b0:	282cd7fa 	srli	r22,r5,31
   108b4:	dc000315 	stw	r16,12(sp)
   108b8:	04000434 	movhi	r16,16
   108bc:	dd400815 	stw	r21,32(sp)
   108c0:	dc800515 	stw	r18,20(sp)
   108c4:	843fffc4 	addi	r16,r16,-1
   108c8:	dfc00c15 	stw	ra,48(sp)
   108cc:	df000b15 	stw	fp,44(sp)
   108d0:	ddc00a15 	stw	r23,40(sp)
   108d4:	dd000715 	stw	r20,28(sp)
   108d8:	dcc00615 	stw	r19,24(sp)
   108dc:	dc400415 	stw	r17,16(sp)
   108e0:	1481ffcc 	andi	r18,r2,2047
   108e4:	2c20703a 	and	r16,r5,r16
   108e8:	b02b883a 	mov	r21,r22
   108ec:	b2403fcc 	andi	r9,r22,255
   108f0:	90006026 	beq	r18,zero,10a74 <__muldf3+0x1d0>
   108f4:	0081ffc4 	movi	r2,2047
   108f8:	2029883a 	mov	r20,r4
   108fc:	90803626 	beq	r18,r2,109d8 <__muldf3+0x134>
   10900:	80800434 	orhi	r2,r16,16
   10904:	100490fa 	slli	r2,r2,3
   10908:	2020d77a 	srli	r16,r4,29
   1090c:	202890fa 	slli	r20,r4,3
   10910:	94bf0044 	addi	r18,r18,-1023
   10914:	80a0b03a 	or	r16,r16,r2
   10918:	0027883a 	mov	r19,zero
   1091c:	0039883a 	mov	fp,zero
   10920:	3804d53a 	srli	r2,r7,20
   10924:	382ed7fa 	srli	r23,r7,31
   10928:	04400434 	movhi	r17,16
   1092c:	8c7fffc4 	addi	r17,r17,-1
   10930:	1081ffcc 	andi	r2,r2,2047
   10934:	3011883a 	mov	r8,r6
   10938:	3c62703a 	and	r17,r7,r17
   1093c:	ba803fcc 	andi	r10,r23,255
   10940:	10006d26 	beq	r2,zero,10af8 <__muldf3+0x254>
   10944:	00c1ffc4 	movi	r3,2047
   10948:	10c06526 	beq	r2,r3,10ae0 <__muldf3+0x23c>
   1094c:	88c00434 	orhi	r3,r17,16
   10950:	180690fa 	slli	r3,r3,3
   10954:	3022d77a 	srli	r17,r6,29
   10958:	301090fa 	slli	r8,r6,3
   1095c:	10bf0044 	addi	r2,r2,-1023
   10960:	88e2b03a 	or	r17,r17,r3
   10964:	000b883a 	mov	r5,zero
   10968:	9085883a 	add	r2,r18,r2
   1096c:	2cc8b03a 	or	r4,r5,r19
   10970:	00c003c4 	movi	r3,15
   10974:	bdacf03a 	xor	r22,r23,r22
   10978:	12c00044 	addi	r11,r2,1
   1097c:	19009936 	bltu	r3,r4,10be4 <__muldf3+0x340>
   10980:	200890ba 	slli	r4,r4,2
   10984:	00c00074 	movhi	r3,1
   10988:	18c26604 	addi	r3,r3,2456
   1098c:	20c9883a 	add	r4,r4,r3
   10990:	20c00017 	ldw	r3,0(r4)
   10994:	1800683a 	jmp	r3
   10998:	00010be4 	muli	zero,zero,1071
   1099c:	000109f8 	rdprs	zero,zero,1063
   109a0:	000109f8 	rdprs	zero,zero,1063
   109a4:	000109f4 	movhi	zero,1063
   109a8:	00010bc0 	call	10bc <pvPortMalloc+0xec>
   109ac:	00010bc0 	call	10bc <pvPortMalloc+0xec>
   109b0:	00010ba8 	cmpgeui	zero,zero,1070
   109b4:	000109f4 	movhi	zero,1063
   109b8:	00010bc0 	call	10bc <pvPortMalloc+0xec>
   109bc:	00010ba8 	cmpgeui	zero,zero,1070
   109c0:	00010bc0 	call	10bc <pvPortMalloc+0xec>
   109c4:	000109f4 	movhi	zero,1063
   109c8:	00010bd0 	cmplti	zero,zero,1071
   109cc:	00010bd0 	cmplti	zero,zero,1071
   109d0:	00010bd0 	cmplti	zero,zero,1071
   109d4:	00010dec 	andhi	zero,zero,1079
   109d8:	2404b03a 	or	r2,r4,r16
   109dc:	10006f1e 	bne	r2,zero,10b9c <__muldf3+0x2f8>
   109e0:	04c00204 	movi	r19,8
   109e4:	0021883a 	mov	r16,zero
   109e8:	0029883a 	mov	r20,zero
   109ec:	07000084 	movi	fp,2
   109f0:	003fcb06 	br	10920 <__alt_data_end+0xf0010920>
   109f4:	502d883a 	mov	r22,r10
   109f8:	00800084 	movi	r2,2
   109fc:	28805726 	beq	r5,r2,10b5c <__muldf3+0x2b8>
   10a00:	008000c4 	movi	r2,3
   10a04:	28816626 	beq	r5,r2,10fa0 <__muldf3+0x6fc>
   10a08:	00800044 	movi	r2,1
   10a0c:	2881411e 	bne	r5,r2,10f14 <__muldf3+0x670>
   10a10:	b02b883a 	mov	r21,r22
   10a14:	0005883a 	mov	r2,zero
   10a18:	000b883a 	mov	r5,zero
   10a1c:	0029883a 	mov	r20,zero
   10a20:	1004953a 	slli	r2,r2,20
   10a24:	a8c03fcc 	andi	r3,r21,255
   10a28:	04400434 	movhi	r17,16
   10a2c:	8c7fffc4 	addi	r17,r17,-1
   10a30:	180697fa 	slli	r3,r3,31
   10a34:	2c4a703a 	and	r5,r5,r17
   10a38:	288ab03a 	or	r5,r5,r2
   10a3c:	28c6b03a 	or	r3,r5,r3
   10a40:	a005883a 	mov	r2,r20
   10a44:	dfc00c17 	ldw	ra,48(sp)
   10a48:	df000b17 	ldw	fp,44(sp)
   10a4c:	ddc00a17 	ldw	r23,40(sp)
   10a50:	dd800917 	ldw	r22,36(sp)
   10a54:	dd400817 	ldw	r21,32(sp)
   10a58:	dd000717 	ldw	r20,28(sp)
   10a5c:	dcc00617 	ldw	r19,24(sp)
   10a60:	dc800517 	ldw	r18,20(sp)
   10a64:	dc400417 	ldw	r17,16(sp)
   10a68:	dc000317 	ldw	r16,12(sp)
   10a6c:	dec00d04 	addi	sp,sp,52
   10a70:	f800283a 	ret
   10a74:	2404b03a 	or	r2,r4,r16
   10a78:	2027883a 	mov	r19,r4
   10a7c:	10004226 	beq	r2,zero,10b88 <__muldf3+0x2e4>
   10a80:	8000fc26 	beq	r16,zero,10e74 <__muldf3+0x5d0>
   10a84:	8009883a 	mov	r4,r16
   10a88:	d9800215 	stw	r6,8(sp)
   10a8c:	d9c00015 	stw	r7,0(sp)
   10a90:	da400115 	stw	r9,4(sp)
   10a94:	0011abc0 	call	11abc <__clzsi2>
   10a98:	d9800217 	ldw	r6,8(sp)
   10a9c:	d9c00017 	ldw	r7,0(sp)
   10aa0:	da400117 	ldw	r9,4(sp)
   10aa4:	113ffd44 	addi	r4,r2,-11
   10aa8:	00c00704 	movi	r3,28
   10aac:	1900ed16 	blt	r3,r4,10e64 <__muldf3+0x5c0>
   10ab0:	00c00744 	movi	r3,29
   10ab4:	147ffe04 	addi	r17,r2,-8
   10ab8:	1907c83a 	sub	r3,r3,r4
   10abc:	8460983a 	sll	r16,r16,r17
   10ac0:	98c6d83a 	srl	r3,r19,r3
   10ac4:	9c68983a 	sll	r20,r19,r17
   10ac8:	1c20b03a 	or	r16,r3,r16
   10acc:	1080fcc4 	addi	r2,r2,1011
   10ad0:	00a5c83a 	sub	r18,zero,r2
   10ad4:	0027883a 	mov	r19,zero
   10ad8:	0039883a 	mov	fp,zero
   10adc:	003f9006 	br	10920 <__alt_data_end+0xf0010920>
   10ae0:	3446b03a 	or	r3,r6,r17
   10ae4:	1800261e 	bne	r3,zero,10b80 <__muldf3+0x2dc>
   10ae8:	0023883a 	mov	r17,zero
   10aec:	0011883a 	mov	r8,zero
   10af0:	01400084 	movi	r5,2
   10af4:	003f9c06 	br	10968 <__alt_data_end+0xf0010968>
   10af8:	3446b03a 	or	r3,r6,r17
   10afc:	18001c26 	beq	r3,zero,10b70 <__muldf3+0x2cc>
   10b00:	8800ce26 	beq	r17,zero,10e3c <__muldf3+0x598>
   10b04:	8809883a 	mov	r4,r17
   10b08:	d9800215 	stw	r6,8(sp)
   10b0c:	da400115 	stw	r9,4(sp)
   10b10:	da800015 	stw	r10,0(sp)
   10b14:	0011abc0 	call	11abc <__clzsi2>
   10b18:	d9800217 	ldw	r6,8(sp)
   10b1c:	da400117 	ldw	r9,4(sp)
   10b20:	da800017 	ldw	r10,0(sp)
   10b24:	113ffd44 	addi	r4,r2,-11
   10b28:	00c00704 	movi	r3,28
   10b2c:	1900bf16 	blt	r3,r4,10e2c <__muldf3+0x588>
   10b30:	00c00744 	movi	r3,29
   10b34:	123ffe04 	addi	r8,r2,-8
   10b38:	1907c83a 	sub	r3,r3,r4
   10b3c:	8a22983a 	sll	r17,r17,r8
   10b40:	30c6d83a 	srl	r3,r6,r3
   10b44:	3210983a 	sll	r8,r6,r8
   10b48:	1c62b03a 	or	r17,r3,r17
   10b4c:	1080fcc4 	addi	r2,r2,1011
   10b50:	0085c83a 	sub	r2,zero,r2
   10b54:	000b883a 	mov	r5,zero
   10b58:	003f8306 	br	10968 <__alt_data_end+0xf0010968>
   10b5c:	b02b883a 	mov	r21,r22
   10b60:	0081ffc4 	movi	r2,2047
   10b64:	000b883a 	mov	r5,zero
   10b68:	0029883a 	mov	r20,zero
   10b6c:	003fac06 	br	10a20 <__alt_data_end+0xf0010a20>
   10b70:	0023883a 	mov	r17,zero
   10b74:	0011883a 	mov	r8,zero
   10b78:	01400044 	movi	r5,1
   10b7c:	003f7a06 	br	10968 <__alt_data_end+0xf0010968>
   10b80:	014000c4 	movi	r5,3
   10b84:	003f7806 	br	10968 <__alt_data_end+0xf0010968>
   10b88:	04c00104 	movi	r19,4
   10b8c:	0021883a 	mov	r16,zero
   10b90:	0029883a 	mov	r20,zero
   10b94:	07000044 	movi	fp,1
   10b98:	003f6106 	br	10920 <__alt_data_end+0xf0010920>
   10b9c:	04c00304 	movi	r19,12
   10ba0:	070000c4 	movi	fp,3
   10ba4:	003f5e06 	br	10920 <__alt_data_end+0xf0010920>
   10ba8:	01400434 	movhi	r5,16
   10bac:	002b883a 	mov	r21,zero
   10bb0:	297fffc4 	addi	r5,r5,-1
   10bb4:	053fffc4 	movi	r20,-1
   10bb8:	0081ffc4 	movi	r2,2047
   10bbc:	003f9806 	br	10a20 <__alt_data_end+0xf0010a20>
   10bc0:	8023883a 	mov	r17,r16
   10bc4:	a011883a 	mov	r8,r20
   10bc8:	e00b883a 	mov	r5,fp
   10bcc:	003f8a06 	br	109f8 <__alt_data_end+0xf00109f8>
   10bd0:	8023883a 	mov	r17,r16
   10bd4:	a011883a 	mov	r8,r20
   10bd8:	482d883a 	mov	r22,r9
   10bdc:	e00b883a 	mov	r5,fp
   10be0:	003f8506 	br	109f8 <__alt_data_end+0xf00109f8>
   10be4:	a00ad43a 	srli	r5,r20,16
   10be8:	401ad43a 	srli	r13,r8,16
   10bec:	a53fffcc 	andi	r20,r20,65535
   10bf0:	423fffcc 	andi	r8,r8,65535
   10bf4:	4519383a 	mul	r12,r8,r20
   10bf8:	4147383a 	mul	r3,r8,r5
   10bfc:	6d09383a 	mul	r4,r13,r20
   10c00:	600cd43a 	srli	r6,r12,16
   10c04:	2b5d383a 	mul	r14,r5,r13
   10c08:	20c9883a 	add	r4,r4,r3
   10c0c:	310d883a 	add	r6,r6,r4
   10c10:	30c0022e 	bgeu	r6,r3,10c1c <__muldf3+0x378>
   10c14:	00c00074 	movhi	r3,1
   10c18:	70dd883a 	add	r14,r14,r3
   10c1c:	8826d43a 	srli	r19,r17,16
   10c20:	8bffffcc 	andi	r15,r17,65535
   10c24:	7d23383a 	mul	r17,r15,r20
   10c28:	7949383a 	mul	r4,r15,r5
   10c2c:	9d29383a 	mul	r20,r19,r20
   10c30:	8814d43a 	srli	r10,r17,16
   10c34:	3012943a 	slli	r9,r6,16
   10c38:	a129883a 	add	r20,r20,r4
   10c3c:	633fffcc 	andi	r12,r12,65535
   10c40:	5515883a 	add	r10,r10,r20
   10c44:	3006d43a 	srli	r3,r6,16
   10c48:	4b13883a 	add	r9,r9,r12
   10c4c:	2ccb383a 	mul	r5,r5,r19
   10c50:	5100022e 	bgeu	r10,r4,10c5c <__muldf3+0x3b8>
   10c54:	01000074 	movhi	r4,1
   10c58:	290b883a 	add	r5,r5,r4
   10c5c:	802ad43a 	srli	r21,r16,16
   10c60:	843fffcc 	andi	r16,r16,65535
   10c64:	440d383a 	mul	r6,r8,r16
   10c68:	4565383a 	mul	r18,r8,r21
   10c6c:	8349383a 	mul	r4,r16,r13
   10c70:	500e943a 	slli	r7,r10,16
   10c74:	3010d43a 	srli	r8,r6,16
   10c78:	5028d43a 	srli	r20,r10,16
   10c7c:	2489883a 	add	r4,r4,r18
   10c80:	8abfffcc 	andi	r10,r17,65535
   10c84:	3a95883a 	add	r10,r7,r10
   10c88:	4119883a 	add	r12,r8,r4
   10c8c:	a169883a 	add	r20,r20,r5
   10c90:	1a87883a 	add	r3,r3,r10
   10c94:	6d5b383a 	mul	r13,r13,r21
   10c98:	6480022e 	bgeu	r12,r18,10ca4 <__muldf3+0x400>
   10c9c:	01000074 	movhi	r4,1
   10ca0:	691b883a 	add	r13,r13,r4
   10ca4:	7c25383a 	mul	r18,r15,r16
   10ca8:	7d4b383a 	mul	r5,r15,r21
   10cac:	84cf383a 	mul	r7,r16,r19
   10cb0:	901ed43a 	srli	r15,r18,16
   10cb4:	6008d43a 	srli	r4,r12,16
   10cb8:	6010943a 	slli	r8,r12,16
   10cbc:	394f883a 	add	r7,r7,r5
   10cc0:	333fffcc 	andi	r12,r6,65535
   10cc4:	79df883a 	add	r15,r15,r7
   10cc8:	235b883a 	add	r13,r4,r13
   10ccc:	9d63383a 	mul	r17,r19,r21
   10cd0:	4309883a 	add	r4,r8,r12
   10cd4:	7940022e 	bgeu	r15,r5,10ce0 <__muldf3+0x43c>
   10cd8:	01400074 	movhi	r5,1
   10cdc:	8963883a 	add	r17,r17,r5
   10ce0:	780a943a 	slli	r5,r15,16
   10ce4:	91bfffcc 	andi	r6,r18,65535
   10ce8:	70c7883a 	add	r3,r14,r3
   10cec:	298d883a 	add	r6,r5,r6
   10cf0:	1a8f803a 	cmpltu	r7,r3,r10
   10cf4:	350b883a 	add	r5,r6,r20
   10cf8:	20c7883a 	add	r3,r4,r3
   10cfc:	3955883a 	add	r10,r7,r5
   10d00:	1909803a 	cmpltu	r4,r3,r4
   10d04:	6a91883a 	add	r8,r13,r10
   10d08:	780cd43a 	srli	r6,r15,16
   10d0c:	2219883a 	add	r12,r4,r8
   10d10:	2d0b803a 	cmpltu	r5,r5,r20
   10d14:	51cf803a 	cmpltu	r7,r10,r7
   10d18:	29ceb03a 	or	r7,r5,r7
   10d1c:	4351803a 	cmpltu	r8,r8,r13
   10d20:	610b803a 	cmpltu	r5,r12,r4
   10d24:	4148b03a 	or	r4,r8,r5
   10d28:	398f883a 	add	r7,r7,r6
   10d2c:	3909883a 	add	r4,r7,r4
   10d30:	1810927a 	slli	r8,r3,9
   10d34:	2449883a 	add	r4,r4,r17
   10d38:	2008927a 	slli	r4,r4,9
   10d3c:	6022d5fa 	srli	r17,r12,23
   10d40:	1806d5fa 	srli	r3,r3,23
   10d44:	4252b03a 	or	r9,r8,r9
   10d48:	600a927a 	slli	r5,r12,9
   10d4c:	4810c03a 	cmpne	r8,r9,zero
   10d50:	2462b03a 	or	r17,r4,r17
   10d54:	40c6b03a 	or	r3,r8,r3
   10d58:	8900402c 	andhi	r4,r17,256
   10d5c:	1950b03a 	or	r8,r3,r5
   10d60:	20000726 	beq	r4,zero,10d80 <__muldf3+0x4dc>
   10d64:	4006d07a 	srli	r3,r8,1
   10d68:	880497fa 	slli	r2,r17,31
   10d6c:	4200004c 	andi	r8,r8,1
   10d70:	8822d07a 	srli	r17,r17,1
   10d74:	1a10b03a 	or	r8,r3,r8
   10d78:	1210b03a 	or	r8,r2,r8
   10d7c:	5805883a 	mov	r2,r11
   10d80:	1140ffc4 	addi	r5,r2,1023
   10d84:	0140440e 	bge	zero,r5,10e98 <__muldf3+0x5f4>
   10d88:	40c001cc 	andi	r3,r8,7
   10d8c:	18000726 	beq	r3,zero,10dac <__muldf3+0x508>
   10d90:	40c003cc 	andi	r3,r8,15
   10d94:	01000104 	movi	r4,4
   10d98:	19000426 	beq	r3,r4,10dac <__muldf3+0x508>
   10d9c:	4107883a 	add	r3,r8,r4
   10da0:	1a11803a 	cmpltu	r8,r3,r8
   10da4:	8a23883a 	add	r17,r17,r8
   10da8:	1811883a 	mov	r8,r3
   10dac:	88c0402c 	andhi	r3,r17,256
   10db0:	18000426 	beq	r3,zero,10dc4 <__muldf3+0x520>
   10db4:	11410004 	addi	r5,r2,1024
   10db8:	00bfc034 	movhi	r2,65280
   10dbc:	10bfffc4 	addi	r2,r2,-1
   10dc0:	88a2703a 	and	r17,r17,r2
   10dc4:	0081ff84 	movi	r2,2046
   10dc8:	117f6416 	blt	r2,r5,10b5c <__alt_data_end+0xf0010b5c>
   10dcc:	8828977a 	slli	r20,r17,29
   10dd0:	4010d0fa 	srli	r8,r8,3
   10dd4:	8822927a 	slli	r17,r17,9
   10dd8:	2881ffcc 	andi	r2,r5,2047
   10ddc:	a228b03a 	or	r20,r20,r8
   10de0:	880ad33a 	srli	r5,r17,12
   10de4:	b02b883a 	mov	r21,r22
   10de8:	003f0d06 	br	10a20 <__alt_data_end+0xf0010a20>
   10dec:	8080022c 	andhi	r2,r16,8
   10df0:	10000926 	beq	r2,zero,10e18 <__muldf3+0x574>
   10df4:	8880022c 	andhi	r2,r17,8
   10df8:	1000071e 	bne	r2,zero,10e18 <__muldf3+0x574>
   10dfc:	00800434 	movhi	r2,16
   10e00:	89400234 	orhi	r5,r17,8
   10e04:	10bfffc4 	addi	r2,r2,-1
   10e08:	b82b883a 	mov	r21,r23
   10e0c:	288a703a 	and	r5,r5,r2
   10e10:	4029883a 	mov	r20,r8
   10e14:	003f6806 	br	10bb8 <__alt_data_end+0xf0010bb8>
   10e18:	00800434 	movhi	r2,16
   10e1c:	81400234 	orhi	r5,r16,8
   10e20:	10bfffc4 	addi	r2,r2,-1
   10e24:	288a703a 	and	r5,r5,r2
   10e28:	003f6306 	br	10bb8 <__alt_data_end+0xf0010bb8>
   10e2c:	147ff604 	addi	r17,r2,-40
   10e30:	3462983a 	sll	r17,r6,r17
   10e34:	0011883a 	mov	r8,zero
   10e38:	003f4406 	br	10b4c <__alt_data_end+0xf0010b4c>
   10e3c:	3009883a 	mov	r4,r6
   10e40:	d9800215 	stw	r6,8(sp)
   10e44:	da400115 	stw	r9,4(sp)
   10e48:	da800015 	stw	r10,0(sp)
   10e4c:	0011abc0 	call	11abc <__clzsi2>
   10e50:	10800804 	addi	r2,r2,32
   10e54:	da800017 	ldw	r10,0(sp)
   10e58:	da400117 	ldw	r9,4(sp)
   10e5c:	d9800217 	ldw	r6,8(sp)
   10e60:	003f3006 	br	10b24 <__alt_data_end+0xf0010b24>
   10e64:	143ff604 	addi	r16,r2,-40
   10e68:	9c20983a 	sll	r16,r19,r16
   10e6c:	0029883a 	mov	r20,zero
   10e70:	003f1606 	br	10acc <__alt_data_end+0xf0010acc>
   10e74:	d9800215 	stw	r6,8(sp)
   10e78:	d9c00015 	stw	r7,0(sp)
   10e7c:	da400115 	stw	r9,4(sp)
   10e80:	0011abc0 	call	11abc <__clzsi2>
   10e84:	10800804 	addi	r2,r2,32
   10e88:	da400117 	ldw	r9,4(sp)
   10e8c:	d9c00017 	ldw	r7,0(sp)
   10e90:	d9800217 	ldw	r6,8(sp)
   10e94:	003f0306 	br	10aa4 <__alt_data_end+0xf0010aa4>
   10e98:	00c00044 	movi	r3,1
   10e9c:	1947c83a 	sub	r3,r3,r5
   10ea0:	00800e04 	movi	r2,56
   10ea4:	10feda16 	blt	r2,r3,10a10 <__alt_data_end+0xf0010a10>
   10ea8:	008007c4 	movi	r2,31
   10eac:	10c01b16 	blt	r2,r3,10f1c <__muldf3+0x678>
   10eb0:	00800804 	movi	r2,32
   10eb4:	10c5c83a 	sub	r2,r2,r3
   10eb8:	888a983a 	sll	r5,r17,r2
   10ebc:	40c8d83a 	srl	r4,r8,r3
   10ec0:	4084983a 	sll	r2,r8,r2
   10ec4:	88e2d83a 	srl	r17,r17,r3
   10ec8:	2906b03a 	or	r3,r5,r4
   10ecc:	1004c03a 	cmpne	r2,r2,zero
   10ed0:	1886b03a 	or	r3,r3,r2
   10ed4:	188001cc 	andi	r2,r3,7
   10ed8:	10000726 	beq	r2,zero,10ef8 <__muldf3+0x654>
   10edc:	188003cc 	andi	r2,r3,15
   10ee0:	01000104 	movi	r4,4
   10ee4:	11000426 	beq	r2,r4,10ef8 <__muldf3+0x654>
   10ee8:	1805883a 	mov	r2,r3
   10eec:	10c00104 	addi	r3,r2,4
   10ef0:	1885803a 	cmpltu	r2,r3,r2
   10ef4:	88a3883a 	add	r17,r17,r2
   10ef8:	8880202c 	andhi	r2,r17,128
   10efc:	10001c26 	beq	r2,zero,10f70 <__muldf3+0x6cc>
   10f00:	b02b883a 	mov	r21,r22
   10f04:	00800044 	movi	r2,1
   10f08:	000b883a 	mov	r5,zero
   10f0c:	0029883a 	mov	r20,zero
   10f10:	003ec306 	br	10a20 <__alt_data_end+0xf0010a20>
   10f14:	5805883a 	mov	r2,r11
   10f18:	003f9906 	br	10d80 <__alt_data_end+0xf0010d80>
   10f1c:	00bff844 	movi	r2,-31
   10f20:	1145c83a 	sub	r2,r2,r5
   10f24:	8888d83a 	srl	r4,r17,r2
   10f28:	00800804 	movi	r2,32
   10f2c:	18801a26 	beq	r3,r2,10f98 <__muldf3+0x6f4>
   10f30:	00801004 	movi	r2,64
   10f34:	10c5c83a 	sub	r2,r2,r3
   10f38:	8884983a 	sll	r2,r17,r2
   10f3c:	1204b03a 	or	r2,r2,r8
   10f40:	1004c03a 	cmpne	r2,r2,zero
   10f44:	2084b03a 	or	r2,r4,r2
   10f48:	144001cc 	andi	r17,r2,7
   10f4c:	88000d1e 	bne	r17,zero,10f84 <__muldf3+0x6e0>
   10f50:	000b883a 	mov	r5,zero
   10f54:	1028d0fa 	srli	r20,r2,3
   10f58:	b02b883a 	mov	r21,r22
   10f5c:	0005883a 	mov	r2,zero
   10f60:	a468b03a 	or	r20,r20,r17
   10f64:	003eae06 	br	10a20 <__alt_data_end+0xf0010a20>
   10f68:	1007883a 	mov	r3,r2
   10f6c:	0023883a 	mov	r17,zero
   10f70:	880a927a 	slli	r5,r17,9
   10f74:	1805883a 	mov	r2,r3
   10f78:	8822977a 	slli	r17,r17,29
   10f7c:	280ad33a 	srli	r5,r5,12
   10f80:	003ff406 	br	10f54 <__alt_data_end+0xf0010f54>
   10f84:	10c003cc 	andi	r3,r2,15
   10f88:	01000104 	movi	r4,4
   10f8c:	193ff626 	beq	r3,r4,10f68 <__alt_data_end+0xf0010f68>
   10f90:	0023883a 	mov	r17,zero
   10f94:	003fd506 	br	10eec <__alt_data_end+0xf0010eec>
   10f98:	0005883a 	mov	r2,zero
   10f9c:	003fe706 	br	10f3c <__alt_data_end+0xf0010f3c>
   10fa0:	00800434 	movhi	r2,16
   10fa4:	89400234 	orhi	r5,r17,8
   10fa8:	10bfffc4 	addi	r2,r2,-1
   10fac:	b02b883a 	mov	r21,r22
   10fb0:	288a703a 	and	r5,r5,r2
   10fb4:	4029883a 	mov	r20,r8
   10fb8:	003eff06 	br	10bb8 <__alt_data_end+0xf0010bb8>

00010fbc <__subdf3>:
   10fbc:	02000434 	movhi	r8,16
   10fc0:	423fffc4 	addi	r8,r8,-1
   10fc4:	defffb04 	addi	sp,sp,-20
   10fc8:	2a14703a 	and	r10,r5,r8
   10fcc:	3812d53a 	srli	r9,r7,20
   10fd0:	3a10703a 	and	r8,r7,r8
   10fd4:	2006d77a 	srli	r3,r4,29
   10fd8:	3004d77a 	srli	r2,r6,29
   10fdc:	dc000015 	stw	r16,0(sp)
   10fe0:	501490fa 	slli	r10,r10,3
   10fe4:	2820d53a 	srli	r16,r5,20
   10fe8:	401090fa 	slli	r8,r8,3
   10fec:	dc800215 	stw	r18,8(sp)
   10ff0:	dc400115 	stw	r17,4(sp)
   10ff4:	dfc00415 	stw	ra,16(sp)
   10ff8:	202290fa 	slli	r17,r4,3
   10ffc:	dcc00315 	stw	r19,12(sp)
   11000:	4a41ffcc 	andi	r9,r9,2047
   11004:	0101ffc4 	movi	r4,2047
   11008:	2824d7fa 	srli	r18,r5,31
   1100c:	8401ffcc 	andi	r16,r16,2047
   11010:	50c6b03a 	or	r3,r10,r3
   11014:	380ed7fa 	srli	r7,r7,31
   11018:	408ab03a 	or	r5,r8,r2
   1101c:	300c90fa 	slli	r6,r6,3
   11020:	49009626 	beq	r9,r4,1127c <__subdf3+0x2c0>
   11024:	39c0005c 	xori	r7,r7,1
   11028:	8245c83a 	sub	r2,r16,r9
   1102c:	3c807426 	beq	r7,r18,11200 <__subdf3+0x244>
   11030:	0080af0e 	bge	zero,r2,112f0 <__subdf3+0x334>
   11034:	48002a1e 	bne	r9,zero,110e0 <__subdf3+0x124>
   11038:	2988b03a 	or	r4,r5,r6
   1103c:	20009a1e 	bne	r4,zero,112a8 <__subdf3+0x2ec>
   11040:	888001cc 	andi	r2,r17,7
   11044:	10000726 	beq	r2,zero,11064 <__subdf3+0xa8>
   11048:	888003cc 	andi	r2,r17,15
   1104c:	01000104 	movi	r4,4
   11050:	11000426 	beq	r2,r4,11064 <__subdf3+0xa8>
   11054:	890b883a 	add	r5,r17,r4
   11058:	2c63803a 	cmpltu	r17,r5,r17
   1105c:	1c47883a 	add	r3,r3,r17
   11060:	2823883a 	mov	r17,r5
   11064:	1880202c 	andhi	r2,r3,128
   11068:	10005926 	beq	r2,zero,111d0 <__subdf3+0x214>
   1106c:	84000044 	addi	r16,r16,1
   11070:	0081ffc4 	movi	r2,2047
   11074:	8080be26 	beq	r16,r2,11370 <__subdf3+0x3b4>
   11078:	017fe034 	movhi	r5,65408
   1107c:	297fffc4 	addi	r5,r5,-1
   11080:	1946703a 	and	r3,r3,r5
   11084:	1804977a 	slli	r2,r3,29
   11088:	1806927a 	slli	r3,r3,9
   1108c:	8822d0fa 	srli	r17,r17,3
   11090:	8401ffcc 	andi	r16,r16,2047
   11094:	180ad33a 	srli	r5,r3,12
   11098:	9100004c 	andi	r4,r18,1
   1109c:	1444b03a 	or	r2,r2,r17
   110a0:	80c1ffcc 	andi	r3,r16,2047
   110a4:	1820953a 	slli	r16,r3,20
   110a8:	20c03fcc 	andi	r3,r4,255
   110ac:	180897fa 	slli	r4,r3,31
   110b0:	00c00434 	movhi	r3,16
   110b4:	18ffffc4 	addi	r3,r3,-1
   110b8:	28c6703a 	and	r3,r5,r3
   110bc:	1c06b03a 	or	r3,r3,r16
   110c0:	1906b03a 	or	r3,r3,r4
   110c4:	dfc00417 	ldw	ra,16(sp)
   110c8:	dcc00317 	ldw	r19,12(sp)
   110cc:	dc800217 	ldw	r18,8(sp)
   110d0:	dc400117 	ldw	r17,4(sp)
   110d4:	dc000017 	ldw	r16,0(sp)
   110d8:	dec00504 	addi	sp,sp,20
   110dc:	f800283a 	ret
   110e0:	0101ffc4 	movi	r4,2047
   110e4:	813fd626 	beq	r16,r4,11040 <__alt_data_end+0xf0011040>
   110e8:	29402034 	orhi	r5,r5,128
   110ec:	01000e04 	movi	r4,56
   110f0:	2080a316 	blt	r4,r2,11380 <__subdf3+0x3c4>
   110f4:	010007c4 	movi	r4,31
   110f8:	2080c616 	blt	r4,r2,11414 <__subdf3+0x458>
   110fc:	01000804 	movi	r4,32
   11100:	2089c83a 	sub	r4,r4,r2
   11104:	2910983a 	sll	r8,r5,r4
   11108:	308ed83a 	srl	r7,r6,r2
   1110c:	3108983a 	sll	r4,r6,r4
   11110:	2884d83a 	srl	r2,r5,r2
   11114:	41ccb03a 	or	r6,r8,r7
   11118:	2008c03a 	cmpne	r4,r4,zero
   1111c:	310cb03a 	or	r6,r6,r4
   11120:	898dc83a 	sub	r6,r17,r6
   11124:	89a3803a 	cmpltu	r17,r17,r6
   11128:	1887c83a 	sub	r3,r3,r2
   1112c:	1c47c83a 	sub	r3,r3,r17
   11130:	3023883a 	mov	r17,r6
   11134:	1880202c 	andhi	r2,r3,128
   11138:	10002326 	beq	r2,zero,111c8 <__subdf3+0x20c>
   1113c:	04c02034 	movhi	r19,128
   11140:	9cffffc4 	addi	r19,r19,-1
   11144:	1ce6703a 	and	r19,r3,r19
   11148:	98007a26 	beq	r19,zero,11334 <__subdf3+0x378>
   1114c:	9809883a 	mov	r4,r19
   11150:	0011abc0 	call	11abc <__clzsi2>
   11154:	113ffe04 	addi	r4,r2,-8
   11158:	00c007c4 	movi	r3,31
   1115c:	19007b16 	blt	r3,r4,1134c <__subdf3+0x390>
   11160:	00800804 	movi	r2,32
   11164:	1105c83a 	sub	r2,r2,r4
   11168:	8884d83a 	srl	r2,r17,r2
   1116c:	9906983a 	sll	r3,r19,r4
   11170:	8922983a 	sll	r17,r17,r4
   11174:	10c4b03a 	or	r2,r2,r3
   11178:	24007816 	blt	r4,r16,1135c <__subdf3+0x3a0>
   1117c:	2421c83a 	sub	r16,r4,r16
   11180:	80c00044 	addi	r3,r16,1
   11184:	010007c4 	movi	r4,31
   11188:	20c09516 	blt	r4,r3,113e0 <__subdf3+0x424>
   1118c:	01400804 	movi	r5,32
   11190:	28cbc83a 	sub	r5,r5,r3
   11194:	88c8d83a 	srl	r4,r17,r3
   11198:	8962983a 	sll	r17,r17,r5
   1119c:	114a983a 	sll	r5,r2,r5
   111a0:	10c6d83a 	srl	r3,r2,r3
   111a4:	8804c03a 	cmpne	r2,r17,zero
   111a8:	290ab03a 	or	r5,r5,r4
   111ac:	28a2b03a 	or	r17,r5,r2
   111b0:	0021883a 	mov	r16,zero
   111b4:	003fa206 	br	11040 <__alt_data_end+0xf0011040>
   111b8:	2090b03a 	or	r8,r4,r2
   111bc:	40018e26 	beq	r8,zero,117f8 <__subdf3+0x83c>
   111c0:	1007883a 	mov	r3,r2
   111c4:	2023883a 	mov	r17,r4
   111c8:	888001cc 	andi	r2,r17,7
   111cc:	103f9e1e 	bne	r2,zero,11048 <__alt_data_end+0xf0011048>
   111d0:	1804977a 	slli	r2,r3,29
   111d4:	8822d0fa 	srli	r17,r17,3
   111d8:	1810d0fa 	srli	r8,r3,3
   111dc:	9100004c 	andi	r4,r18,1
   111e0:	1444b03a 	or	r2,r2,r17
   111e4:	00c1ffc4 	movi	r3,2047
   111e8:	80c02826 	beq	r16,r3,1128c <__subdf3+0x2d0>
   111ec:	01400434 	movhi	r5,16
   111f0:	297fffc4 	addi	r5,r5,-1
   111f4:	80e0703a 	and	r16,r16,r3
   111f8:	414a703a 	and	r5,r8,r5
   111fc:	003fa806 	br	110a0 <__alt_data_end+0xf00110a0>
   11200:	0080630e 	bge	zero,r2,11390 <__subdf3+0x3d4>
   11204:	48003026 	beq	r9,zero,112c8 <__subdf3+0x30c>
   11208:	0101ffc4 	movi	r4,2047
   1120c:	813f8c26 	beq	r16,r4,11040 <__alt_data_end+0xf0011040>
   11210:	29402034 	orhi	r5,r5,128
   11214:	01000e04 	movi	r4,56
   11218:	2080a90e 	bge	r4,r2,114c0 <__subdf3+0x504>
   1121c:	298cb03a 	or	r6,r5,r6
   11220:	3012c03a 	cmpne	r9,r6,zero
   11224:	0005883a 	mov	r2,zero
   11228:	4c53883a 	add	r9,r9,r17
   1122c:	4c63803a 	cmpltu	r17,r9,r17
   11230:	10c7883a 	add	r3,r2,r3
   11234:	88c7883a 	add	r3,r17,r3
   11238:	4823883a 	mov	r17,r9
   1123c:	1880202c 	andhi	r2,r3,128
   11240:	1000d026 	beq	r2,zero,11584 <__subdf3+0x5c8>
   11244:	84000044 	addi	r16,r16,1
   11248:	0081ffc4 	movi	r2,2047
   1124c:	8080fe26 	beq	r16,r2,11648 <__subdf3+0x68c>
   11250:	00bfe034 	movhi	r2,65408
   11254:	10bfffc4 	addi	r2,r2,-1
   11258:	1886703a 	and	r3,r3,r2
   1125c:	880ad07a 	srli	r5,r17,1
   11260:	180497fa 	slli	r2,r3,31
   11264:	8900004c 	andi	r4,r17,1
   11268:	2922b03a 	or	r17,r5,r4
   1126c:	1806d07a 	srli	r3,r3,1
   11270:	1462b03a 	or	r17,r2,r17
   11274:	3825883a 	mov	r18,r7
   11278:	003f7106 	br	11040 <__alt_data_end+0xf0011040>
   1127c:	2984b03a 	or	r2,r5,r6
   11280:	103f6826 	beq	r2,zero,11024 <__alt_data_end+0xf0011024>
   11284:	39c03fcc 	andi	r7,r7,255
   11288:	003f6706 	br	11028 <__alt_data_end+0xf0011028>
   1128c:	4086b03a 	or	r3,r8,r2
   11290:	18015226 	beq	r3,zero,117dc <__subdf3+0x820>
   11294:	00c00434 	movhi	r3,16
   11298:	41400234 	orhi	r5,r8,8
   1129c:	18ffffc4 	addi	r3,r3,-1
   112a0:	28ca703a 	and	r5,r5,r3
   112a4:	003f7e06 	br	110a0 <__alt_data_end+0xf00110a0>
   112a8:	10bfffc4 	addi	r2,r2,-1
   112ac:	1000491e 	bne	r2,zero,113d4 <__subdf3+0x418>
   112b0:	898fc83a 	sub	r7,r17,r6
   112b4:	89e3803a 	cmpltu	r17,r17,r7
   112b8:	1947c83a 	sub	r3,r3,r5
   112bc:	1c47c83a 	sub	r3,r3,r17
   112c0:	3823883a 	mov	r17,r7
   112c4:	003f9b06 	br	11134 <__alt_data_end+0xf0011134>
   112c8:	2988b03a 	or	r4,r5,r6
   112cc:	203f5c26 	beq	r4,zero,11040 <__alt_data_end+0xf0011040>
   112d0:	10bfffc4 	addi	r2,r2,-1
   112d4:	1000931e 	bne	r2,zero,11524 <__subdf3+0x568>
   112d8:	898d883a 	add	r6,r17,r6
   112dc:	3463803a 	cmpltu	r17,r6,r17
   112e0:	1947883a 	add	r3,r3,r5
   112e4:	88c7883a 	add	r3,r17,r3
   112e8:	3023883a 	mov	r17,r6
   112ec:	003fd306 	br	1123c <__alt_data_end+0xf001123c>
   112f0:	1000541e 	bne	r2,zero,11444 <__subdf3+0x488>
   112f4:	80800044 	addi	r2,r16,1
   112f8:	1081ffcc 	andi	r2,r2,2047
   112fc:	01000044 	movi	r4,1
   11300:	2080a20e 	bge	r4,r2,1158c <__subdf3+0x5d0>
   11304:	8989c83a 	sub	r4,r17,r6
   11308:	8905803a 	cmpltu	r2,r17,r4
   1130c:	1967c83a 	sub	r19,r3,r5
   11310:	98a7c83a 	sub	r19,r19,r2
   11314:	9880202c 	andhi	r2,r19,128
   11318:	10006326 	beq	r2,zero,114a8 <__subdf3+0x4ec>
   1131c:	3463c83a 	sub	r17,r6,r17
   11320:	28c7c83a 	sub	r3,r5,r3
   11324:	344d803a 	cmpltu	r6,r6,r17
   11328:	19a7c83a 	sub	r19,r3,r6
   1132c:	3825883a 	mov	r18,r7
   11330:	983f861e 	bne	r19,zero,1114c <__alt_data_end+0xf001114c>
   11334:	8809883a 	mov	r4,r17
   11338:	0011abc0 	call	11abc <__clzsi2>
   1133c:	10800804 	addi	r2,r2,32
   11340:	113ffe04 	addi	r4,r2,-8
   11344:	00c007c4 	movi	r3,31
   11348:	193f850e 	bge	r3,r4,11160 <__alt_data_end+0xf0011160>
   1134c:	10bff604 	addi	r2,r2,-40
   11350:	8884983a 	sll	r2,r17,r2
   11354:	0023883a 	mov	r17,zero
   11358:	243f880e 	bge	r4,r16,1117c <__alt_data_end+0xf001117c>
   1135c:	00ffe034 	movhi	r3,65408
   11360:	18ffffc4 	addi	r3,r3,-1
   11364:	8121c83a 	sub	r16,r16,r4
   11368:	10c6703a 	and	r3,r2,r3
   1136c:	003f3406 	br	11040 <__alt_data_end+0xf0011040>
   11370:	9100004c 	andi	r4,r18,1
   11374:	000b883a 	mov	r5,zero
   11378:	0005883a 	mov	r2,zero
   1137c:	003f4806 	br	110a0 <__alt_data_end+0xf00110a0>
   11380:	298cb03a 	or	r6,r5,r6
   11384:	300cc03a 	cmpne	r6,r6,zero
   11388:	0005883a 	mov	r2,zero
   1138c:	003f6406 	br	11120 <__alt_data_end+0xf0011120>
   11390:	10009a1e 	bne	r2,zero,115fc <__subdf3+0x640>
   11394:	82400044 	addi	r9,r16,1
   11398:	4881ffcc 	andi	r2,r9,2047
   1139c:	02800044 	movi	r10,1
   113a0:	5080670e 	bge	r10,r2,11540 <__subdf3+0x584>
   113a4:	0081ffc4 	movi	r2,2047
   113a8:	4880af26 	beq	r9,r2,11668 <__subdf3+0x6ac>
   113ac:	898d883a 	add	r6,r17,r6
   113b0:	1945883a 	add	r2,r3,r5
   113b4:	3447803a 	cmpltu	r3,r6,r17
   113b8:	1887883a 	add	r3,r3,r2
   113bc:	182297fa 	slli	r17,r3,31
   113c0:	300cd07a 	srli	r6,r6,1
   113c4:	1806d07a 	srli	r3,r3,1
   113c8:	4821883a 	mov	r16,r9
   113cc:	89a2b03a 	or	r17,r17,r6
   113d0:	003f1b06 	br	11040 <__alt_data_end+0xf0011040>
   113d4:	0101ffc4 	movi	r4,2047
   113d8:	813f441e 	bne	r16,r4,110ec <__alt_data_end+0xf00110ec>
   113dc:	003f1806 	br	11040 <__alt_data_end+0xf0011040>
   113e0:	843ff844 	addi	r16,r16,-31
   113e4:	01400804 	movi	r5,32
   113e8:	1408d83a 	srl	r4,r2,r16
   113ec:	19405026 	beq	r3,r5,11530 <__subdf3+0x574>
   113f0:	01401004 	movi	r5,64
   113f4:	28c7c83a 	sub	r3,r5,r3
   113f8:	10c4983a 	sll	r2,r2,r3
   113fc:	88a2b03a 	or	r17,r17,r2
   11400:	8822c03a 	cmpne	r17,r17,zero
   11404:	2462b03a 	or	r17,r4,r17
   11408:	0007883a 	mov	r3,zero
   1140c:	0021883a 	mov	r16,zero
   11410:	003f6d06 	br	111c8 <__alt_data_end+0xf00111c8>
   11414:	11fff804 	addi	r7,r2,-32
   11418:	01000804 	movi	r4,32
   1141c:	29ced83a 	srl	r7,r5,r7
   11420:	11004526 	beq	r2,r4,11538 <__subdf3+0x57c>
   11424:	01001004 	movi	r4,64
   11428:	2089c83a 	sub	r4,r4,r2
   1142c:	2904983a 	sll	r2,r5,r4
   11430:	118cb03a 	or	r6,r2,r6
   11434:	300cc03a 	cmpne	r6,r6,zero
   11438:	398cb03a 	or	r6,r7,r6
   1143c:	0005883a 	mov	r2,zero
   11440:	003f3706 	br	11120 <__alt_data_end+0xf0011120>
   11444:	80002a26 	beq	r16,zero,114f0 <__subdf3+0x534>
   11448:	0101ffc4 	movi	r4,2047
   1144c:	49006626 	beq	r9,r4,115e8 <__subdf3+0x62c>
   11450:	0085c83a 	sub	r2,zero,r2
   11454:	18c02034 	orhi	r3,r3,128
   11458:	01000e04 	movi	r4,56
   1145c:	20807e16 	blt	r4,r2,11658 <__subdf3+0x69c>
   11460:	010007c4 	movi	r4,31
   11464:	2080e716 	blt	r4,r2,11804 <__subdf3+0x848>
   11468:	01000804 	movi	r4,32
   1146c:	2089c83a 	sub	r4,r4,r2
   11470:	1914983a 	sll	r10,r3,r4
   11474:	8890d83a 	srl	r8,r17,r2
   11478:	8908983a 	sll	r4,r17,r4
   1147c:	1884d83a 	srl	r2,r3,r2
   11480:	5222b03a 	or	r17,r10,r8
   11484:	2006c03a 	cmpne	r3,r4,zero
   11488:	88e2b03a 	or	r17,r17,r3
   1148c:	3463c83a 	sub	r17,r6,r17
   11490:	2885c83a 	sub	r2,r5,r2
   11494:	344d803a 	cmpltu	r6,r6,r17
   11498:	1187c83a 	sub	r3,r2,r6
   1149c:	4821883a 	mov	r16,r9
   114a0:	3825883a 	mov	r18,r7
   114a4:	003f2306 	br	11134 <__alt_data_end+0xf0011134>
   114a8:	24d0b03a 	or	r8,r4,r19
   114ac:	40001b1e 	bne	r8,zero,1151c <__subdf3+0x560>
   114b0:	0005883a 	mov	r2,zero
   114b4:	0009883a 	mov	r4,zero
   114b8:	0021883a 	mov	r16,zero
   114bc:	003f4906 	br	111e4 <__alt_data_end+0xf00111e4>
   114c0:	010007c4 	movi	r4,31
   114c4:	20803a16 	blt	r4,r2,115b0 <__subdf3+0x5f4>
   114c8:	01000804 	movi	r4,32
   114cc:	2089c83a 	sub	r4,r4,r2
   114d0:	2912983a 	sll	r9,r5,r4
   114d4:	3090d83a 	srl	r8,r6,r2
   114d8:	3108983a 	sll	r4,r6,r4
   114dc:	2884d83a 	srl	r2,r5,r2
   114e0:	4a12b03a 	or	r9,r9,r8
   114e4:	2008c03a 	cmpne	r4,r4,zero
   114e8:	4912b03a 	or	r9,r9,r4
   114ec:	003f4e06 	br	11228 <__alt_data_end+0xf0011228>
   114f0:	1c48b03a 	or	r4,r3,r17
   114f4:	20003c26 	beq	r4,zero,115e8 <__subdf3+0x62c>
   114f8:	0084303a 	nor	r2,zero,r2
   114fc:	1000381e 	bne	r2,zero,115e0 <__subdf3+0x624>
   11500:	3463c83a 	sub	r17,r6,r17
   11504:	28c5c83a 	sub	r2,r5,r3
   11508:	344d803a 	cmpltu	r6,r6,r17
   1150c:	1187c83a 	sub	r3,r2,r6
   11510:	4821883a 	mov	r16,r9
   11514:	3825883a 	mov	r18,r7
   11518:	003f0606 	br	11134 <__alt_data_end+0xf0011134>
   1151c:	2023883a 	mov	r17,r4
   11520:	003f0906 	br	11148 <__alt_data_end+0xf0011148>
   11524:	0101ffc4 	movi	r4,2047
   11528:	813f3a1e 	bne	r16,r4,11214 <__alt_data_end+0xf0011214>
   1152c:	003ec406 	br	11040 <__alt_data_end+0xf0011040>
   11530:	0005883a 	mov	r2,zero
   11534:	003fb106 	br	113fc <__alt_data_end+0xf00113fc>
   11538:	0005883a 	mov	r2,zero
   1153c:	003fbc06 	br	11430 <__alt_data_end+0xf0011430>
   11540:	1c44b03a 	or	r2,r3,r17
   11544:	80008e1e 	bne	r16,zero,11780 <__subdf3+0x7c4>
   11548:	1000c826 	beq	r2,zero,1186c <__subdf3+0x8b0>
   1154c:	2984b03a 	or	r2,r5,r6
   11550:	103ebb26 	beq	r2,zero,11040 <__alt_data_end+0xf0011040>
   11554:	8989883a 	add	r4,r17,r6
   11558:	1945883a 	add	r2,r3,r5
   1155c:	2447803a 	cmpltu	r3,r4,r17
   11560:	1887883a 	add	r3,r3,r2
   11564:	1880202c 	andhi	r2,r3,128
   11568:	2023883a 	mov	r17,r4
   1156c:	103f1626 	beq	r2,zero,111c8 <__alt_data_end+0xf00111c8>
   11570:	00bfe034 	movhi	r2,65408
   11574:	10bfffc4 	addi	r2,r2,-1
   11578:	5021883a 	mov	r16,r10
   1157c:	1886703a 	and	r3,r3,r2
   11580:	003eaf06 	br	11040 <__alt_data_end+0xf0011040>
   11584:	3825883a 	mov	r18,r7
   11588:	003f0f06 	br	111c8 <__alt_data_end+0xf00111c8>
   1158c:	1c44b03a 	or	r2,r3,r17
   11590:	8000251e 	bne	r16,zero,11628 <__subdf3+0x66c>
   11594:	1000661e 	bne	r2,zero,11730 <__subdf3+0x774>
   11598:	2990b03a 	or	r8,r5,r6
   1159c:	40009626 	beq	r8,zero,117f8 <__subdf3+0x83c>
   115a0:	2807883a 	mov	r3,r5
   115a4:	3023883a 	mov	r17,r6
   115a8:	3825883a 	mov	r18,r7
   115ac:	003ea406 	br	11040 <__alt_data_end+0xf0011040>
   115b0:	127ff804 	addi	r9,r2,-32
   115b4:	01000804 	movi	r4,32
   115b8:	2a52d83a 	srl	r9,r5,r9
   115bc:	11008c26 	beq	r2,r4,117f0 <__subdf3+0x834>
   115c0:	01001004 	movi	r4,64
   115c4:	2085c83a 	sub	r2,r4,r2
   115c8:	2884983a 	sll	r2,r5,r2
   115cc:	118cb03a 	or	r6,r2,r6
   115d0:	300cc03a 	cmpne	r6,r6,zero
   115d4:	4992b03a 	or	r9,r9,r6
   115d8:	0005883a 	mov	r2,zero
   115dc:	003f1206 	br	11228 <__alt_data_end+0xf0011228>
   115e0:	0101ffc4 	movi	r4,2047
   115e4:	493f9c1e 	bne	r9,r4,11458 <__alt_data_end+0xf0011458>
   115e8:	2807883a 	mov	r3,r5
   115ec:	3023883a 	mov	r17,r6
   115f0:	4821883a 	mov	r16,r9
   115f4:	3825883a 	mov	r18,r7
   115f8:	003e9106 	br	11040 <__alt_data_end+0xf0011040>
   115fc:	80001f1e 	bne	r16,zero,1167c <__subdf3+0x6c0>
   11600:	1c48b03a 	or	r4,r3,r17
   11604:	20005a26 	beq	r4,zero,11770 <__subdf3+0x7b4>
   11608:	0084303a 	nor	r2,zero,r2
   1160c:	1000561e 	bne	r2,zero,11768 <__subdf3+0x7ac>
   11610:	89a3883a 	add	r17,r17,r6
   11614:	1945883a 	add	r2,r3,r5
   11618:	898d803a 	cmpltu	r6,r17,r6
   1161c:	3087883a 	add	r3,r6,r2
   11620:	4821883a 	mov	r16,r9
   11624:	003f0506 	br	1123c <__alt_data_end+0xf001123c>
   11628:	10002b1e 	bne	r2,zero,116d8 <__subdf3+0x71c>
   1162c:	2984b03a 	or	r2,r5,r6
   11630:	10008026 	beq	r2,zero,11834 <__subdf3+0x878>
   11634:	2807883a 	mov	r3,r5
   11638:	3023883a 	mov	r17,r6
   1163c:	3825883a 	mov	r18,r7
   11640:	0401ffc4 	movi	r16,2047
   11644:	003e7e06 	br	11040 <__alt_data_end+0xf0011040>
   11648:	3809883a 	mov	r4,r7
   1164c:	0011883a 	mov	r8,zero
   11650:	0005883a 	mov	r2,zero
   11654:	003ee306 	br	111e4 <__alt_data_end+0xf00111e4>
   11658:	1c62b03a 	or	r17,r3,r17
   1165c:	8822c03a 	cmpne	r17,r17,zero
   11660:	0005883a 	mov	r2,zero
   11664:	003f8906 	br	1148c <__alt_data_end+0xf001148c>
   11668:	3809883a 	mov	r4,r7
   1166c:	4821883a 	mov	r16,r9
   11670:	0011883a 	mov	r8,zero
   11674:	0005883a 	mov	r2,zero
   11678:	003eda06 	br	111e4 <__alt_data_end+0xf00111e4>
   1167c:	0101ffc4 	movi	r4,2047
   11680:	49003b26 	beq	r9,r4,11770 <__subdf3+0x7b4>
   11684:	0085c83a 	sub	r2,zero,r2
   11688:	18c02034 	orhi	r3,r3,128
   1168c:	01000e04 	movi	r4,56
   11690:	20806e16 	blt	r4,r2,1184c <__subdf3+0x890>
   11694:	010007c4 	movi	r4,31
   11698:	20807716 	blt	r4,r2,11878 <__subdf3+0x8bc>
   1169c:	01000804 	movi	r4,32
   116a0:	2089c83a 	sub	r4,r4,r2
   116a4:	1914983a 	sll	r10,r3,r4
   116a8:	8890d83a 	srl	r8,r17,r2
   116ac:	8908983a 	sll	r4,r17,r4
   116b0:	1884d83a 	srl	r2,r3,r2
   116b4:	5222b03a 	or	r17,r10,r8
   116b8:	2006c03a 	cmpne	r3,r4,zero
   116bc:	88e2b03a 	or	r17,r17,r3
   116c0:	89a3883a 	add	r17,r17,r6
   116c4:	1145883a 	add	r2,r2,r5
   116c8:	898d803a 	cmpltu	r6,r17,r6
   116cc:	3087883a 	add	r3,r6,r2
   116d0:	4821883a 	mov	r16,r9
   116d4:	003ed906 	br	1123c <__alt_data_end+0xf001123c>
   116d8:	2984b03a 	or	r2,r5,r6
   116dc:	10004226 	beq	r2,zero,117e8 <__subdf3+0x82c>
   116e0:	1808d0fa 	srli	r4,r3,3
   116e4:	8822d0fa 	srli	r17,r17,3
   116e8:	1806977a 	slli	r3,r3,29
   116ec:	2080022c 	andhi	r2,r4,8
   116f0:	1c62b03a 	or	r17,r3,r17
   116f4:	10000826 	beq	r2,zero,11718 <__subdf3+0x75c>
   116f8:	2812d0fa 	srli	r9,r5,3
   116fc:	4880022c 	andhi	r2,r9,8
   11700:	1000051e 	bne	r2,zero,11718 <__subdf3+0x75c>
   11704:	300cd0fa 	srli	r6,r6,3
   11708:	2804977a 	slli	r2,r5,29
   1170c:	4809883a 	mov	r4,r9
   11710:	3825883a 	mov	r18,r7
   11714:	11a2b03a 	or	r17,r2,r6
   11718:	8806d77a 	srli	r3,r17,29
   1171c:	200890fa 	slli	r4,r4,3
   11720:	882290fa 	slli	r17,r17,3
   11724:	0401ffc4 	movi	r16,2047
   11728:	1906b03a 	or	r3,r3,r4
   1172c:	003e4406 	br	11040 <__alt_data_end+0xf0011040>
   11730:	2984b03a 	or	r2,r5,r6
   11734:	103e4226 	beq	r2,zero,11040 <__alt_data_end+0xf0011040>
   11738:	8989c83a 	sub	r4,r17,r6
   1173c:	8911803a 	cmpltu	r8,r17,r4
   11740:	1945c83a 	sub	r2,r3,r5
   11744:	1205c83a 	sub	r2,r2,r8
   11748:	1200202c 	andhi	r8,r2,128
   1174c:	403e9a26 	beq	r8,zero,111b8 <__alt_data_end+0xf00111b8>
   11750:	3463c83a 	sub	r17,r6,r17
   11754:	28c5c83a 	sub	r2,r5,r3
   11758:	344d803a 	cmpltu	r6,r6,r17
   1175c:	1187c83a 	sub	r3,r2,r6
   11760:	3825883a 	mov	r18,r7
   11764:	003e3606 	br	11040 <__alt_data_end+0xf0011040>
   11768:	0101ffc4 	movi	r4,2047
   1176c:	493fc71e 	bne	r9,r4,1168c <__alt_data_end+0xf001168c>
   11770:	2807883a 	mov	r3,r5
   11774:	3023883a 	mov	r17,r6
   11778:	4821883a 	mov	r16,r9
   1177c:	003e3006 	br	11040 <__alt_data_end+0xf0011040>
   11780:	10003626 	beq	r2,zero,1185c <__subdf3+0x8a0>
   11784:	2984b03a 	or	r2,r5,r6
   11788:	10001726 	beq	r2,zero,117e8 <__subdf3+0x82c>
   1178c:	1808d0fa 	srli	r4,r3,3
   11790:	8822d0fa 	srli	r17,r17,3
   11794:	1806977a 	slli	r3,r3,29
   11798:	2080022c 	andhi	r2,r4,8
   1179c:	1c62b03a 	or	r17,r3,r17
   117a0:	10000726 	beq	r2,zero,117c0 <__subdf3+0x804>
   117a4:	2812d0fa 	srli	r9,r5,3
   117a8:	4880022c 	andhi	r2,r9,8
   117ac:	1000041e 	bne	r2,zero,117c0 <__subdf3+0x804>
   117b0:	300cd0fa 	srli	r6,r6,3
   117b4:	2804977a 	slli	r2,r5,29
   117b8:	4809883a 	mov	r4,r9
   117bc:	11a2b03a 	or	r17,r2,r6
   117c0:	8806d77a 	srli	r3,r17,29
   117c4:	200890fa 	slli	r4,r4,3
   117c8:	882290fa 	slli	r17,r17,3
   117cc:	3825883a 	mov	r18,r7
   117d0:	1906b03a 	or	r3,r3,r4
   117d4:	0401ffc4 	movi	r16,2047
   117d8:	003e1906 	br	11040 <__alt_data_end+0xf0011040>
   117dc:	000b883a 	mov	r5,zero
   117e0:	0005883a 	mov	r2,zero
   117e4:	003e2e06 	br	110a0 <__alt_data_end+0xf00110a0>
   117e8:	0401ffc4 	movi	r16,2047
   117ec:	003e1406 	br	11040 <__alt_data_end+0xf0011040>
   117f0:	0005883a 	mov	r2,zero
   117f4:	003f7506 	br	115cc <__alt_data_end+0xf00115cc>
   117f8:	0005883a 	mov	r2,zero
   117fc:	0009883a 	mov	r4,zero
   11800:	003e7806 	br	111e4 <__alt_data_end+0xf00111e4>
   11804:	123ff804 	addi	r8,r2,-32
   11808:	01000804 	movi	r4,32
   1180c:	1a10d83a 	srl	r8,r3,r8
   11810:	11002526 	beq	r2,r4,118a8 <__subdf3+0x8ec>
   11814:	01001004 	movi	r4,64
   11818:	2085c83a 	sub	r2,r4,r2
   1181c:	1884983a 	sll	r2,r3,r2
   11820:	1444b03a 	or	r2,r2,r17
   11824:	1004c03a 	cmpne	r2,r2,zero
   11828:	40a2b03a 	or	r17,r8,r2
   1182c:	0005883a 	mov	r2,zero
   11830:	003f1606 	br	1148c <__alt_data_end+0xf001148c>
   11834:	02000434 	movhi	r8,16
   11838:	0009883a 	mov	r4,zero
   1183c:	423fffc4 	addi	r8,r8,-1
   11840:	00bfffc4 	movi	r2,-1
   11844:	0401ffc4 	movi	r16,2047
   11848:	003e6606 	br	111e4 <__alt_data_end+0xf00111e4>
   1184c:	1c62b03a 	or	r17,r3,r17
   11850:	8822c03a 	cmpne	r17,r17,zero
   11854:	0005883a 	mov	r2,zero
   11858:	003f9906 	br	116c0 <__alt_data_end+0xf00116c0>
   1185c:	2807883a 	mov	r3,r5
   11860:	3023883a 	mov	r17,r6
   11864:	0401ffc4 	movi	r16,2047
   11868:	003df506 	br	11040 <__alt_data_end+0xf0011040>
   1186c:	2807883a 	mov	r3,r5
   11870:	3023883a 	mov	r17,r6
   11874:	003df206 	br	11040 <__alt_data_end+0xf0011040>
   11878:	123ff804 	addi	r8,r2,-32
   1187c:	01000804 	movi	r4,32
   11880:	1a10d83a 	srl	r8,r3,r8
   11884:	11000a26 	beq	r2,r4,118b0 <__subdf3+0x8f4>
   11888:	01001004 	movi	r4,64
   1188c:	2085c83a 	sub	r2,r4,r2
   11890:	1884983a 	sll	r2,r3,r2
   11894:	1444b03a 	or	r2,r2,r17
   11898:	1004c03a 	cmpne	r2,r2,zero
   1189c:	40a2b03a 	or	r17,r8,r2
   118a0:	0005883a 	mov	r2,zero
   118a4:	003f8606 	br	116c0 <__alt_data_end+0xf00116c0>
   118a8:	0005883a 	mov	r2,zero
   118ac:	003fdc06 	br	11820 <__alt_data_end+0xf0011820>
   118b0:	0005883a 	mov	r2,zero
   118b4:	003ff706 	br	11894 <__alt_data_end+0xf0011894>

000118b8 <__fixdfsi>:
   118b8:	280cd53a 	srli	r6,r5,20
   118bc:	00c00434 	movhi	r3,16
   118c0:	18ffffc4 	addi	r3,r3,-1
   118c4:	3181ffcc 	andi	r6,r6,2047
   118c8:	01c0ff84 	movi	r7,1022
   118cc:	28c6703a 	and	r3,r5,r3
   118d0:	280ad7fa 	srli	r5,r5,31
   118d4:	3980120e 	bge	r7,r6,11920 <__fixdfsi+0x68>
   118d8:	00810744 	movi	r2,1053
   118dc:	11800c16 	blt	r2,r6,11910 <__fixdfsi+0x58>
   118e0:	00810cc4 	movi	r2,1075
   118e4:	1185c83a 	sub	r2,r2,r6
   118e8:	01c007c4 	movi	r7,31
   118ec:	18c00434 	orhi	r3,r3,16
   118f0:	38800d16 	blt	r7,r2,11928 <__fixdfsi+0x70>
   118f4:	31befb44 	addi	r6,r6,-1043
   118f8:	2084d83a 	srl	r2,r4,r2
   118fc:	1986983a 	sll	r3,r3,r6
   11900:	1884b03a 	or	r2,r3,r2
   11904:	28000726 	beq	r5,zero,11924 <__fixdfsi+0x6c>
   11908:	0085c83a 	sub	r2,zero,r2
   1190c:	f800283a 	ret
   11910:	00a00034 	movhi	r2,32768
   11914:	10bfffc4 	addi	r2,r2,-1
   11918:	2885883a 	add	r2,r5,r2
   1191c:	f800283a 	ret
   11920:	0005883a 	mov	r2,zero
   11924:	f800283a 	ret
   11928:	008104c4 	movi	r2,1043
   1192c:	1185c83a 	sub	r2,r2,r6
   11930:	1884d83a 	srl	r2,r3,r2
   11934:	003ff306 	br	11904 <__alt_data_end+0xf0011904>

00011938 <__floatsidf>:
   11938:	defffd04 	addi	sp,sp,-12
   1193c:	dfc00215 	stw	ra,8(sp)
   11940:	dc400115 	stw	r17,4(sp)
   11944:	dc000015 	stw	r16,0(sp)
   11948:	20002b26 	beq	r4,zero,119f8 <__floatsidf+0xc0>
   1194c:	2023883a 	mov	r17,r4
   11950:	2020d7fa 	srli	r16,r4,31
   11954:	20002d16 	blt	r4,zero,11a0c <__floatsidf+0xd4>
   11958:	8809883a 	mov	r4,r17
   1195c:	0011abc0 	call	11abc <__clzsi2>
   11960:	01410784 	movi	r5,1054
   11964:	288bc83a 	sub	r5,r5,r2
   11968:	01010cc4 	movi	r4,1075
   1196c:	2149c83a 	sub	r4,r4,r5
   11970:	00c007c4 	movi	r3,31
   11974:	1900160e 	bge	r3,r4,119d0 <__floatsidf+0x98>
   11978:	00c104c4 	movi	r3,1043
   1197c:	1947c83a 	sub	r3,r3,r5
   11980:	88c6983a 	sll	r3,r17,r3
   11984:	00800434 	movhi	r2,16
   11988:	10bfffc4 	addi	r2,r2,-1
   1198c:	1886703a 	and	r3,r3,r2
   11990:	2941ffcc 	andi	r5,r5,2047
   11994:	800d883a 	mov	r6,r16
   11998:	0005883a 	mov	r2,zero
   1199c:	280a953a 	slli	r5,r5,20
   119a0:	31803fcc 	andi	r6,r6,255
   119a4:	01000434 	movhi	r4,16
   119a8:	300c97fa 	slli	r6,r6,31
   119ac:	213fffc4 	addi	r4,r4,-1
   119b0:	1906703a 	and	r3,r3,r4
   119b4:	1946b03a 	or	r3,r3,r5
   119b8:	1986b03a 	or	r3,r3,r6
   119bc:	dfc00217 	ldw	ra,8(sp)
   119c0:	dc400117 	ldw	r17,4(sp)
   119c4:	dc000017 	ldw	r16,0(sp)
   119c8:	dec00304 	addi	sp,sp,12
   119cc:	f800283a 	ret
   119d0:	00c002c4 	movi	r3,11
   119d4:	1887c83a 	sub	r3,r3,r2
   119d8:	88c6d83a 	srl	r3,r17,r3
   119dc:	8904983a 	sll	r2,r17,r4
   119e0:	01000434 	movhi	r4,16
   119e4:	213fffc4 	addi	r4,r4,-1
   119e8:	2941ffcc 	andi	r5,r5,2047
   119ec:	1906703a 	and	r3,r3,r4
   119f0:	800d883a 	mov	r6,r16
   119f4:	003fe906 	br	1199c <__alt_data_end+0xf001199c>
   119f8:	000d883a 	mov	r6,zero
   119fc:	000b883a 	mov	r5,zero
   11a00:	0007883a 	mov	r3,zero
   11a04:	0005883a 	mov	r2,zero
   11a08:	003fe406 	br	1199c <__alt_data_end+0xf001199c>
   11a0c:	0123c83a 	sub	r17,zero,r4
   11a10:	003fd106 	br	11958 <__alt_data_end+0xf0011958>

00011a14 <__floatunsidf>:
   11a14:	defffe04 	addi	sp,sp,-8
   11a18:	dc000015 	stw	r16,0(sp)
   11a1c:	dfc00115 	stw	ra,4(sp)
   11a20:	2021883a 	mov	r16,r4
   11a24:	20002226 	beq	r4,zero,11ab0 <__floatunsidf+0x9c>
   11a28:	0011abc0 	call	11abc <__clzsi2>
   11a2c:	01010784 	movi	r4,1054
   11a30:	2089c83a 	sub	r4,r4,r2
   11a34:	01810cc4 	movi	r6,1075
   11a38:	310dc83a 	sub	r6,r6,r4
   11a3c:	00c007c4 	movi	r3,31
   11a40:	1980120e 	bge	r3,r6,11a8c <__floatunsidf+0x78>
   11a44:	00c104c4 	movi	r3,1043
   11a48:	1907c83a 	sub	r3,r3,r4
   11a4c:	80ca983a 	sll	r5,r16,r3
   11a50:	00800434 	movhi	r2,16
   11a54:	10bfffc4 	addi	r2,r2,-1
   11a58:	2101ffcc 	andi	r4,r4,2047
   11a5c:	0021883a 	mov	r16,zero
   11a60:	288a703a 	and	r5,r5,r2
   11a64:	2008953a 	slli	r4,r4,20
   11a68:	00c00434 	movhi	r3,16
   11a6c:	18ffffc4 	addi	r3,r3,-1
   11a70:	28c6703a 	and	r3,r5,r3
   11a74:	8005883a 	mov	r2,r16
   11a78:	1906b03a 	or	r3,r3,r4
   11a7c:	dfc00117 	ldw	ra,4(sp)
   11a80:	dc000017 	ldw	r16,0(sp)
   11a84:	dec00204 	addi	sp,sp,8
   11a88:	f800283a 	ret
   11a8c:	00c002c4 	movi	r3,11
   11a90:	188bc83a 	sub	r5,r3,r2
   11a94:	814ad83a 	srl	r5,r16,r5
   11a98:	00c00434 	movhi	r3,16
   11a9c:	18ffffc4 	addi	r3,r3,-1
   11aa0:	81a0983a 	sll	r16,r16,r6
   11aa4:	2101ffcc 	andi	r4,r4,2047
   11aa8:	28ca703a 	and	r5,r5,r3
   11aac:	003fed06 	br	11a64 <__alt_data_end+0xf0011a64>
   11ab0:	0009883a 	mov	r4,zero
   11ab4:	000b883a 	mov	r5,zero
   11ab8:	003fea06 	br	11a64 <__alt_data_end+0xf0011a64>

00011abc <__clzsi2>:
   11abc:	00bfffd4 	movui	r2,65535
   11ac0:	11000536 	bltu	r2,r4,11ad8 <__clzsi2+0x1c>
   11ac4:	00803fc4 	movi	r2,255
   11ac8:	11000f36 	bltu	r2,r4,11b08 <__clzsi2+0x4c>
   11acc:	00800804 	movi	r2,32
   11ad0:	0007883a 	mov	r3,zero
   11ad4:	00000506 	br	11aec <__clzsi2+0x30>
   11ad8:	00804034 	movhi	r2,256
   11adc:	10bfffc4 	addi	r2,r2,-1
   11ae0:	11000c2e 	bgeu	r2,r4,11b14 <__clzsi2+0x58>
   11ae4:	00800204 	movi	r2,8
   11ae8:	00c00604 	movi	r3,24
   11aec:	20c8d83a 	srl	r4,r4,r3
   11af0:	00c20034 	movhi	r3,2048
   11af4:	18c09104 	addi	r3,r3,580
   11af8:	1909883a 	add	r4,r3,r4
   11afc:	20c00003 	ldbu	r3,0(r4)
   11b00:	10c5c83a 	sub	r2,r2,r3
   11b04:	f800283a 	ret
   11b08:	00800604 	movi	r2,24
   11b0c:	00c00204 	movi	r3,8
   11b10:	003ff606 	br	11aec <__alt_data_end+0xf0011aec>
   11b14:	00800404 	movi	r2,16
   11b18:	1007883a 	mov	r3,r2
   11b1c:	003ff306 	br	11aec <__alt_data_end+0xf0011aec>

00011b20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11b20:	defffe04 	addi	sp,sp,-8
   11b24:	dfc00115 	stw	ra,4(sp)
   11b28:	df000015 	stw	fp,0(sp)
   11b2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11b30:	d0a00f17 	ldw	r2,-32708(gp)
   11b34:	10000326 	beq	r2,zero,11b44 <alt_get_errno+0x24>
   11b38:	d0a00f17 	ldw	r2,-32708(gp)
   11b3c:	103ee83a 	callr	r2
   11b40:	00000106 	br	11b48 <alt_get_errno+0x28>
   11b44:	d0a03b04 	addi	r2,gp,-32532
}
   11b48:	e037883a 	mov	sp,fp
   11b4c:	dfc00117 	ldw	ra,4(sp)
   11b50:	df000017 	ldw	fp,0(sp)
   11b54:	dec00204 	addi	sp,sp,8
   11b58:	f800283a 	ret

00011b5c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   11b5c:	defffb04 	addi	sp,sp,-20
   11b60:	dfc00415 	stw	ra,16(sp)
   11b64:	df000315 	stw	fp,12(sp)
   11b68:	df000304 	addi	fp,sp,12
   11b6c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   11b70:	e0bfff17 	ldw	r2,-4(fp)
   11b74:	10000616 	blt	r2,zero,11b90 <close+0x34>
   11b78:	e0bfff17 	ldw	r2,-4(fp)
   11b7c:	10c00324 	muli	r3,r2,12
   11b80:	00820034 	movhi	r2,2048
   11b84:	1083de04 	addi	r2,r2,3960
   11b88:	1885883a 	add	r2,r3,r2
   11b8c:	00000106 	br	11b94 <close+0x38>
   11b90:	0005883a 	mov	r2,zero
   11b94:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   11b98:	e0bffd17 	ldw	r2,-12(fp)
   11b9c:	10001926 	beq	r2,zero,11c04 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   11ba0:	e0bffd17 	ldw	r2,-12(fp)
   11ba4:	10800017 	ldw	r2,0(r2)
   11ba8:	10800417 	ldw	r2,16(r2)
   11bac:	10000626 	beq	r2,zero,11bc8 <close+0x6c>
   11bb0:	e0bffd17 	ldw	r2,-12(fp)
   11bb4:	10800017 	ldw	r2,0(r2)
   11bb8:	10800417 	ldw	r2,16(r2)
   11bbc:	e13ffd17 	ldw	r4,-12(fp)
   11bc0:	103ee83a 	callr	r2
   11bc4:	00000106 	br	11bcc <close+0x70>
   11bc8:	0005883a 	mov	r2,zero
   11bcc:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   11bd0:	e13fff17 	ldw	r4,-4(fp)
   11bd4:	00121300 	call	12130 <alt_release_fd>
    if (rval < 0)
   11bd8:	e0bffe17 	ldw	r2,-8(fp)
   11bdc:	1000070e 	bge	r2,zero,11bfc <close+0xa0>
    {
      ALT_ERRNO = -rval;
   11be0:	0011b200 	call	11b20 <alt_get_errno>
   11be4:	1007883a 	mov	r3,r2
   11be8:	e0bffe17 	ldw	r2,-8(fp)
   11bec:	0085c83a 	sub	r2,zero,r2
   11bf0:	18800015 	stw	r2,0(r3)
      return -1;
   11bf4:	00bfffc4 	movi	r2,-1
   11bf8:	00000706 	br	11c18 <close+0xbc>
    }
    return 0;
   11bfc:	0005883a 	mov	r2,zero
   11c00:	00000506 	br	11c18 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11c04:	0011b200 	call	11b20 <alt_get_errno>
   11c08:	1007883a 	mov	r3,r2
   11c0c:	00801444 	movi	r2,81
   11c10:	18800015 	stw	r2,0(r3)
    return -1;
   11c14:	00bfffc4 	movi	r2,-1
  }
}
   11c18:	e037883a 	mov	sp,fp
   11c1c:	dfc00117 	ldw	ra,4(sp)
   11c20:	df000017 	ldw	fp,0(sp)
   11c24:	dec00204 	addi	sp,sp,8
   11c28:	f800283a 	ret

00011c2c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   11c2c:	defffc04 	addi	sp,sp,-16
   11c30:	df000315 	stw	fp,12(sp)
   11c34:	df000304 	addi	fp,sp,12
   11c38:	e13ffd15 	stw	r4,-12(fp)
   11c3c:	e17ffe15 	stw	r5,-8(fp)
   11c40:	e1bfff15 	stw	r6,-4(fp)
  return len;
   11c44:	e0bfff17 	ldw	r2,-4(fp)
}
   11c48:	e037883a 	mov	sp,fp
   11c4c:	df000017 	ldw	fp,0(sp)
   11c50:	dec00104 	addi	sp,sp,4
   11c54:	f800283a 	ret

00011c58 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11c58:	defffe04 	addi	sp,sp,-8
   11c5c:	dfc00115 	stw	ra,4(sp)
   11c60:	df000015 	stw	fp,0(sp)
   11c64:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11c68:	d0a00f17 	ldw	r2,-32708(gp)
   11c6c:	10000326 	beq	r2,zero,11c7c <alt_get_errno+0x24>
   11c70:	d0a00f17 	ldw	r2,-32708(gp)
   11c74:	103ee83a 	callr	r2
   11c78:	00000106 	br	11c80 <alt_get_errno+0x28>
   11c7c:	d0a03b04 	addi	r2,gp,-32532
}
   11c80:	e037883a 	mov	sp,fp
   11c84:	dfc00117 	ldw	ra,4(sp)
   11c88:	df000017 	ldw	fp,0(sp)
   11c8c:	dec00204 	addi	sp,sp,8
   11c90:	f800283a 	ret

00011c94 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   11c94:	defffb04 	addi	sp,sp,-20
   11c98:	dfc00415 	stw	ra,16(sp)
   11c9c:	df000315 	stw	fp,12(sp)
   11ca0:	df000304 	addi	fp,sp,12
   11ca4:	e13ffe15 	stw	r4,-8(fp)
   11ca8:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   11cac:	e0bffe17 	ldw	r2,-8(fp)
   11cb0:	10000616 	blt	r2,zero,11ccc <fstat+0x38>
   11cb4:	e0bffe17 	ldw	r2,-8(fp)
   11cb8:	10c00324 	muli	r3,r2,12
   11cbc:	00820034 	movhi	r2,2048
   11cc0:	1083de04 	addi	r2,r2,3960
   11cc4:	1885883a 	add	r2,r3,r2
   11cc8:	00000106 	br	11cd0 <fstat+0x3c>
   11ccc:	0005883a 	mov	r2,zero
   11cd0:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   11cd4:	e0bffd17 	ldw	r2,-12(fp)
   11cd8:	10001026 	beq	r2,zero,11d1c <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   11cdc:	e0bffd17 	ldw	r2,-12(fp)
   11ce0:	10800017 	ldw	r2,0(r2)
   11ce4:	10800817 	ldw	r2,32(r2)
   11ce8:	10000726 	beq	r2,zero,11d08 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   11cec:	e0bffd17 	ldw	r2,-12(fp)
   11cf0:	10800017 	ldw	r2,0(r2)
   11cf4:	10800817 	ldw	r2,32(r2)
   11cf8:	e17fff17 	ldw	r5,-4(fp)
   11cfc:	e13ffd17 	ldw	r4,-12(fp)
   11d00:	103ee83a 	callr	r2
   11d04:	00000a06 	br	11d30 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   11d08:	e0bfff17 	ldw	r2,-4(fp)
   11d0c:	00c80004 	movi	r3,8192
   11d10:	10c00115 	stw	r3,4(r2)
      return 0;
   11d14:	0005883a 	mov	r2,zero
   11d18:	00000506 	br	11d30 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11d1c:	0011c580 	call	11c58 <alt_get_errno>
   11d20:	1007883a 	mov	r3,r2
   11d24:	00801444 	movi	r2,81
   11d28:	18800015 	stw	r2,0(r3)
    return -1;
   11d2c:	00bfffc4 	movi	r2,-1
  }
}
   11d30:	e037883a 	mov	sp,fp
   11d34:	dfc00117 	ldw	ra,4(sp)
   11d38:	df000017 	ldw	fp,0(sp)
   11d3c:	dec00204 	addi	sp,sp,8
   11d40:	f800283a 	ret

00011d44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11d44:	defffe04 	addi	sp,sp,-8
   11d48:	dfc00115 	stw	ra,4(sp)
   11d4c:	df000015 	stw	fp,0(sp)
   11d50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11d54:	d0a00f17 	ldw	r2,-32708(gp)
   11d58:	10000326 	beq	r2,zero,11d68 <alt_get_errno+0x24>
   11d5c:	d0a00f17 	ldw	r2,-32708(gp)
   11d60:	103ee83a 	callr	r2
   11d64:	00000106 	br	11d6c <alt_get_errno+0x28>
   11d68:	d0a03b04 	addi	r2,gp,-32532
}
   11d6c:	e037883a 	mov	sp,fp
   11d70:	dfc00117 	ldw	ra,4(sp)
   11d74:	df000017 	ldw	fp,0(sp)
   11d78:	dec00204 	addi	sp,sp,8
   11d7c:	f800283a 	ret

00011d80 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   11d80:	deffed04 	addi	sp,sp,-76
   11d84:	dfc01215 	stw	ra,72(sp)
   11d88:	df001115 	stw	fp,68(sp)
   11d8c:	df001104 	addi	fp,sp,68
   11d90:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   11d94:	e0bfff17 	ldw	r2,-4(fp)
   11d98:	10000616 	blt	r2,zero,11db4 <isatty+0x34>
   11d9c:	e0bfff17 	ldw	r2,-4(fp)
   11da0:	10c00324 	muli	r3,r2,12
   11da4:	00820034 	movhi	r2,2048
   11da8:	1083de04 	addi	r2,r2,3960
   11dac:	1885883a 	add	r2,r3,r2
   11db0:	00000106 	br	11db8 <isatty+0x38>
   11db4:	0005883a 	mov	r2,zero
   11db8:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   11dbc:	e0bfef17 	ldw	r2,-68(fp)
   11dc0:	10000e26 	beq	r2,zero,11dfc <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   11dc4:	e0bfef17 	ldw	r2,-68(fp)
   11dc8:	10800017 	ldw	r2,0(r2)
   11dcc:	10800817 	ldw	r2,32(r2)
   11dd0:	1000021e 	bne	r2,zero,11ddc <isatty+0x5c>
    {
      return 1;
   11dd4:	00800044 	movi	r2,1
   11dd8:	00000d06 	br	11e10 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   11ddc:	e0bff004 	addi	r2,fp,-64
   11de0:	100b883a 	mov	r5,r2
   11de4:	e13fff17 	ldw	r4,-4(fp)
   11de8:	0011c940 	call	11c94 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   11dec:	e0bff117 	ldw	r2,-60(fp)
   11df0:	10880020 	cmpeqi	r2,r2,8192
   11df4:	10803fcc 	andi	r2,r2,255
   11df8:	00000506 	br	11e10 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   11dfc:	0011d440 	call	11d44 <alt_get_errno>
   11e00:	1007883a 	mov	r3,r2
   11e04:	00801444 	movi	r2,81
   11e08:	18800015 	stw	r2,0(r3)
    return 0;
   11e0c:	0005883a 	mov	r2,zero
  }
}
   11e10:	e037883a 	mov	sp,fp
   11e14:	dfc00117 	ldw	ra,4(sp)
   11e18:	df000017 	ldw	fp,0(sp)
   11e1c:	dec00204 	addi	sp,sp,8
   11e20:	f800283a 	ret

00011e24 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11e24:	defffe04 	addi	sp,sp,-8
   11e28:	dfc00115 	stw	ra,4(sp)
   11e2c:	df000015 	stw	fp,0(sp)
   11e30:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   11e34:	d0a00f17 	ldw	r2,-32708(gp)
   11e38:	10000326 	beq	r2,zero,11e48 <alt_get_errno+0x24>
   11e3c:	d0a00f17 	ldw	r2,-32708(gp)
   11e40:	103ee83a 	callr	r2
   11e44:	00000106 	br	11e4c <alt_get_errno+0x28>
   11e48:	d0a03b04 	addi	r2,gp,-32532
}
   11e4c:	e037883a 	mov	sp,fp
   11e50:	dfc00117 	ldw	ra,4(sp)
   11e54:	df000017 	ldw	fp,0(sp)
   11e58:	dec00204 	addi	sp,sp,8
   11e5c:	f800283a 	ret

00011e60 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   11e60:	defff904 	addi	sp,sp,-28
   11e64:	dfc00615 	stw	ra,24(sp)
   11e68:	df000515 	stw	fp,20(sp)
   11e6c:	df000504 	addi	fp,sp,20
   11e70:	e13ffd15 	stw	r4,-12(fp)
   11e74:	e17ffe15 	stw	r5,-8(fp)
   11e78:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   11e7c:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   11e80:	e0bffd17 	ldw	r2,-12(fp)
   11e84:	10000616 	blt	r2,zero,11ea0 <lseek+0x40>
   11e88:	e0bffd17 	ldw	r2,-12(fp)
   11e8c:	10c00324 	muli	r3,r2,12
   11e90:	00820034 	movhi	r2,2048
   11e94:	1083de04 	addi	r2,r2,3960
   11e98:	1885883a 	add	r2,r3,r2
   11e9c:	00000106 	br	11ea4 <lseek+0x44>
   11ea0:	0005883a 	mov	r2,zero
   11ea4:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   11ea8:	e0bffc17 	ldw	r2,-16(fp)
   11eac:	10001026 	beq	r2,zero,11ef0 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   11eb0:	e0bffc17 	ldw	r2,-16(fp)
   11eb4:	10800017 	ldw	r2,0(r2)
   11eb8:	10800717 	ldw	r2,28(r2)
   11ebc:	10000926 	beq	r2,zero,11ee4 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   11ec0:	e0bffc17 	ldw	r2,-16(fp)
   11ec4:	10800017 	ldw	r2,0(r2)
   11ec8:	10800717 	ldw	r2,28(r2)
   11ecc:	e1bfff17 	ldw	r6,-4(fp)
   11ed0:	e17ffe17 	ldw	r5,-8(fp)
   11ed4:	e13ffc17 	ldw	r4,-16(fp)
   11ed8:	103ee83a 	callr	r2
   11edc:	e0bffb15 	stw	r2,-20(fp)
   11ee0:	00000506 	br	11ef8 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   11ee4:	00bfde84 	movi	r2,-134
   11ee8:	e0bffb15 	stw	r2,-20(fp)
   11eec:	00000206 	br	11ef8 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   11ef0:	00bfebc4 	movi	r2,-81
   11ef4:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   11ef8:	e0bffb17 	ldw	r2,-20(fp)
   11efc:	1000070e 	bge	r2,zero,11f1c <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   11f00:	0011e240 	call	11e24 <alt_get_errno>
   11f04:	1007883a 	mov	r3,r2
   11f08:	e0bffb17 	ldw	r2,-20(fp)
   11f0c:	0085c83a 	sub	r2,zero,r2
   11f10:	18800015 	stw	r2,0(r3)
    rc = -1;
   11f14:	00bfffc4 	movi	r2,-1
   11f18:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   11f1c:	e0bffb17 	ldw	r2,-20(fp)
}
   11f20:	e037883a 	mov	sp,fp
   11f24:	dfc00117 	ldw	ra,4(sp)
   11f28:	df000017 	ldw	fp,0(sp)
   11f2c:	dec00204 	addi	sp,sp,8
   11f30:	f800283a 	ret

00011f34 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   11f34:	defffd04 	addi	sp,sp,-12
   11f38:	dfc00215 	stw	ra,8(sp)
   11f3c:	df000115 	stw	fp,4(sp)
   11f40:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   11f44:	0009883a 	mov	r4,zero
   11f48:	00123ac0 	call	123ac <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   11f4c:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   11f50:	00123e40 	call	123e4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   11f54:	01820034 	movhi	r6,2048
   11f58:	3180d404 	addi	r6,r6,848
   11f5c:	01420034 	movhi	r5,2048
   11f60:	2940d404 	addi	r5,r5,848
   11f64:	01020034 	movhi	r4,2048
   11f68:	2100d404 	addi	r4,r4,848
   11f6c:	00175f80 	call	175f8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   11f70:	00173280 	call	17328 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   11f74:	01000074 	movhi	r4,1
   11f78:	211ce204 	addi	r4,r4,29576
   11f7c:	00186500 	call	18650 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   11f80:	d0a03d17 	ldw	r2,-32524(gp)
   11f84:	d0e03e17 	ldw	r3,-32520(gp)
   11f88:	d1203f17 	ldw	r4,-32516(gp)
   11f8c:	200d883a 	mov	r6,r4
   11f90:	180b883a 	mov	r5,r3
   11f94:	1009883a 	mov	r4,r2
   11f98:	000519c0 	call	519c <main>
   11f9c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   11fa0:	01000044 	movi	r4,1
   11fa4:	0011b5c0 	call	11b5c <close>
  exit (result);
   11fa8:	e13fff17 	ldw	r4,-4(fp)
   11fac:	00186640 	call	18664 <exit>

00011fb0 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   11fb0:	defffe04 	addi	sp,sp,-8
   11fb4:	df000115 	stw	fp,4(sp)
   11fb8:	df000104 	addi	fp,sp,4
   11fbc:	e13fff15 	stw	r4,-4(fp)
}
   11fc0:	0001883a 	nop
   11fc4:	e037883a 	mov	sp,fp
   11fc8:	df000017 	ldw	fp,0(sp)
   11fcc:	dec00104 	addi	sp,sp,4
   11fd0:	f800283a 	ret

00011fd4 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   11fd4:	defffe04 	addi	sp,sp,-8
   11fd8:	df000115 	stw	fp,4(sp)
   11fdc:	df000104 	addi	fp,sp,4
   11fe0:	e13fff15 	stw	r4,-4(fp)
}
   11fe4:	0001883a 	nop
   11fe8:	e037883a 	mov	sp,fp
   11fec:	df000017 	ldw	fp,0(sp)
   11ff0:	dec00104 	addi	sp,sp,4
   11ff4:	f800283a 	ret

00011ff8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   11ff8:	defffe04 	addi	sp,sp,-8
   11ffc:	dfc00115 	stw	ra,4(sp)
   12000:	df000015 	stw	fp,0(sp)
   12004:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12008:	d0a00f17 	ldw	r2,-32708(gp)
   1200c:	10000326 	beq	r2,zero,1201c <alt_get_errno+0x24>
   12010:	d0a00f17 	ldw	r2,-32708(gp)
   12014:	103ee83a 	callr	r2
   12018:	00000106 	br	12020 <alt_get_errno+0x28>
   1201c:	d0a03b04 	addi	r2,gp,-32532
}
   12020:	e037883a 	mov	sp,fp
   12024:	dfc00117 	ldw	ra,4(sp)
   12028:	df000017 	ldw	fp,0(sp)
   1202c:	dec00204 	addi	sp,sp,8
   12030:	f800283a 	ret

00012034 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   12034:	defff904 	addi	sp,sp,-28
   12038:	dfc00615 	stw	ra,24(sp)
   1203c:	df000515 	stw	fp,20(sp)
   12040:	df000504 	addi	fp,sp,20
   12044:	e13ffd15 	stw	r4,-12(fp)
   12048:	e17ffe15 	stw	r5,-8(fp)
   1204c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12050:	e0bffd17 	ldw	r2,-12(fp)
   12054:	10000616 	blt	r2,zero,12070 <read+0x3c>
   12058:	e0bffd17 	ldw	r2,-12(fp)
   1205c:	10c00324 	muli	r3,r2,12
   12060:	00820034 	movhi	r2,2048
   12064:	1083de04 	addi	r2,r2,3960
   12068:	1885883a 	add	r2,r3,r2
   1206c:	00000106 	br	12074 <read+0x40>
   12070:	0005883a 	mov	r2,zero
   12074:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   12078:	e0bffb17 	ldw	r2,-20(fp)
   1207c:	10002226 	beq	r2,zero,12108 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   12080:	e0bffb17 	ldw	r2,-20(fp)
   12084:	10800217 	ldw	r2,8(r2)
   12088:	108000cc 	andi	r2,r2,3
   1208c:	10800060 	cmpeqi	r2,r2,1
   12090:	1000181e 	bne	r2,zero,120f4 <read+0xc0>
        (fd->dev->read))
   12094:	e0bffb17 	ldw	r2,-20(fp)
   12098:	10800017 	ldw	r2,0(r2)
   1209c:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   120a0:	10001426 	beq	r2,zero,120f4 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   120a4:	e0bffb17 	ldw	r2,-20(fp)
   120a8:	10800017 	ldw	r2,0(r2)
   120ac:	10800517 	ldw	r2,20(r2)
   120b0:	e0ffff17 	ldw	r3,-4(fp)
   120b4:	180d883a 	mov	r6,r3
   120b8:	e17ffe17 	ldw	r5,-8(fp)
   120bc:	e13ffb17 	ldw	r4,-20(fp)
   120c0:	103ee83a 	callr	r2
   120c4:	e0bffc15 	stw	r2,-16(fp)
   120c8:	e0bffc17 	ldw	r2,-16(fp)
   120cc:	1000070e 	bge	r2,zero,120ec <read+0xb8>
        {
          ALT_ERRNO = -rval;
   120d0:	0011ff80 	call	11ff8 <alt_get_errno>
   120d4:	1007883a 	mov	r3,r2
   120d8:	e0bffc17 	ldw	r2,-16(fp)
   120dc:	0085c83a 	sub	r2,zero,r2
   120e0:	18800015 	stw	r2,0(r3)
          return -1;
   120e4:	00bfffc4 	movi	r2,-1
   120e8:	00000c06 	br	1211c <read+0xe8>
        }
        return rval;
   120ec:	e0bffc17 	ldw	r2,-16(fp)
   120f0:	00000a06 	br	1211c <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   120f4:	0011ff80 	call	11ff8 <alt_get_errno>
   120f8:	1007883a 	mov	r3,r2
   120fc:	00800344 	movi	r2,13
   12100:	18800015 	stw	r2,0(r3)
   12104:	00000406 	br	12118 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   12108:	0011ff80 	call	11ff8 <alt_get_errno>
   1210c:	1007883a 	mov	r3,r2
   12110:	00801444 	movi	r2,81
   12114:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12118:	00bfffc4 	movi	r2,-1
}
   1211c:	e037883a 	mov	sp,fp
   12120:	dfc00117 	ldw	ra,4(sp)
   12124:	df000017 	ldw	fp,0(sp)
   12128:	dec00204 	addi	sp,sp,8
   1212c:	f800283a 	ret

00012130 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   12130:	defffe04 	addi	sp,sp,-8
   12134:	df000115 	stw	fp,4(sp)
   12138:	df000104 	addi	fp,sp,4
   1213c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   12140:	e0bfff17 	ldw	r2,-4(fp)
   12144:	108000d0 	cmplti	r2,r2,3
   12148:	10000d1e 	bne	r2,zero,12180 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   1214c:	00820034 	movhi	r2,2048
   12150:	1083de04 	addi	r2,r2,3960
   12154:	e0ffff17 	ldw	r3,-4(fp)
   12158:	18c00324 	muli	r3,r3,12
   1215c:	10c5883a 	add	r2,r2,r3
   12160:	10800204 	addi	r2,r2,8
   12164:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   12168:	00820034 	movhi	r2,2048
   1216c:	1083de04 	addi	r2,r2,3960
   12170:	e0ffff17 	ldw	r3,-4(fp)
   12174:	18c00324 	muli	r3,r3,12
   12178:	10c5883a 	add	r2,r2,r3
   1217c:	10000015 	stw	zero,0(r2)
  }
}
   12180:	0001883a 	nop
   12184:	e037883a 	mov	sp,fp
   12188:	df000017 	ldw	fp,0(sp)
   1218c:	dec00104 	addi	sp,sp,4
   12190:	f800283a 	ret

00012194 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   12194:	defff904 	addi	sp,sp,-28
   12198:	df000615 	stw	fp,24(sp)
   1219c:	df000604 	addi	fp,sp,24
   121a0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   121a4:	0005303a 	rdctl	r2,status
   121a8:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   121ac:	e0fffe17 	ldw	r3,-8(fp)
   121b0:	00bfff84 	movi	r2,-2
   121b4:	1884703a 	and	r2,r3,r2
   121b8:	1001703a 	wrctl	status,r2
  
  return context;
   121bc:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   121c0:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   121c4:	d0a01117 	ldw	r2,-32700(gp)
   121c8:	10c000c4 	addi	r3,r2,3
   121cc:	00bfff04 	movi	r2,-4
   121d0:	1884703a 	and	r2,r3,r2
   121d4:	d0a01115 	stw	r2,-32700(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   121d8:	d0e01117 	ldw	r3,-32700(gp)
   121dc:	e0bfff17 	ldw	r2,-4(fp)
   121e0:	1887883a 	add	r3,r3,r2
   121e4:	00840034 	movhi	r2,4096
   121e8:	10800004 	addi	r2,r2,0
   121ec:	10c0062e 	bgeu	r2,r3,12208 <sbrk+0x74>
   121f0:	e0bffb17 	ldw	r2,-20(fp)
   121f4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   121f8:	e0bffa17 	ldw	r2,-24(fp)
   121fc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   12200:	00bfffc4 	movi	r2,-1
   12204:	00000b06 	br	12234 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   12208:	d0a01117 	ldw	r2,-32700(gp)
   1220c:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   12210:	d0e01117 	ldw	r3,-32700(gp)
   12214:	e0bfff17 	ldw	r2,-4(fp)
   12218:	1885883a 	add	r2,r3,r2
   1221c:	d0a01115 	stw	r2,-32700(gp)
   12220:	e0bffb17 	ldw	r2,-20(fp)
   12224:	e0bffc15 	stw	r2,-16(fp)
   12228:	e0bffc17 	ldw	r2,-16(fp)
   1222c:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   12230:	e0bffd17 	ldw	r2,-12(fp)
} 
   12234:	e037883a 	mov	sp,fp
   12238:	df000017 	ldw	fp,0(sp)
   1223c:	dec00104 	addi	sp,sp,4
   12240:	f800283a 	ret

00012244 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12244:	defffe04 	addi	sp,sp,-8
   12248:	dfc00115 	stw	ra,4(sp)
   1224c:	df000015 	stw	fp,0(sp)
   12250:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12254:	d0a00f17 	ldw	r2,-32708(gp)
   12258:	10000326 	beq	r2,zero,12268 <alt_get_errno+0x24>
   1225c:	d0a00f17 	ldw	r2,-32708(gp)
   12260:	103ee83a 	callr	r2
   12264:	00000106 	br	1226c <alt_get_errno+0x28>
   12268:	d0a03b04 	addi	r2,gp,-32532
}
   1226c:	e037883a 	mov	sp,fp
   12270:	dfc00117 	ldw	ra,4(sp)
   12274:	df000017 	ldw	fp,0(sp)
   12278:	dec00204 	addi	sp,sp,8
   1227c:	f800283a 	ret

00012280 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   12280:	defff904 	addi	sp,sp,-28
   12284:	dfc00615 	stw	ra,24(sp)
   12288:	df000515 	stw	fp,20(sp)
   1228c:	df000504 	addi	fp,sp,20
   12290:	e13ffd15 	stw	r4,-12(fp)
   12294:	e17ffe15 	stw	r5,-8(fp)
   12298:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   1229c:	e0bffd17 	ldw	r2,-12(fp)
   122a0:	10000616 	blt	r2,zero,122bc <write+0x3c>
   122a4:	e0bffd17 	ldw	r2,-12(fp)
   122a8:	10c00324 	muli	r3,r2,12
   122ac:	00820034 	movhi	r2,2048
   122b0:	1083de04 	addi	r2,r2,3960
   122b4:	1885883a 	add	r2,r3,r2
   122b8:	00000106 	br	122c0 <write+0x40>
   122bc:	0005883a 	mov	r2,zero
   122c0:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   122c4:	e0bffb17 	ldw	r2,-20(fp)
   122c8:	10002126 	beq	r2,zero,12350 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   122cc:	e0bffb17 	ldw	r2,-20(fp)
   122d0:	10800217 	ldw	r2,8(r2)
   122d4:	108000cc 	andi	r2,r2,3
   122d8:	10001826 	beq	r2,zero,1233c <write+0xbc>
   122dc:	e0bffb17 	ldw	r2,-20(fp)
   122e0:	10800017 	ldw	r2,0(r2)
   122e4:	10800617 	ldw	r2,24(r2)
   122e8:	10001426 	beq	r2,zero,1233c <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   122ec:	e0bffb17 	ldw	r2,-20(fp)
   122f0:	10800017 	ldw	r2,0(r2)
   122f4:	10800617 	ldw	r2,24(r2)
   122f8:	e0ffff17 	ldw	r3,-4(fp)
   122fc:	180d883a 	mov	r6,r3
   12300:	e17ffe17 	ldw	r5,-8(fp)
   12304:	e13ffb17 	ldw	r4,-20(fp)
   12308:	103ee83a 	callr	r2
   1230c:	e0bffc15 	stw	r2,-16(fp)
   12310:	e0bffc17 	ldw	r2,-16(fp)
   12314:	1000070e 	bge	r2,zero,12334 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   12318:	00122440 	call	12244 <alt_get_errno>
   1231c:	1007883a 	mov	r3,r2
   12320:	e0bffc17 	ldw	r2,-16(fp)
   12324:	0085c83a 	sub	r2,zero,r2
   12328:	18800015 	stw	r2,0(r3)
        return -1;
   1232c:	00bfffc4 	movi	r2,-1
   12330:	00000c06 	br	12364 <write+0xe4>
      }
      return rval;
   12334:	e0bffc17 	ldw	r2,-16(fp)
   12338:	00000a06 	br	12364 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   1233c:	00122440 	call	12244 <alt_get_errno>
   12340:	1007883a 	mov	r3,r2
   12344:	00800344 	movi	r2,13
   12348:	18800015 	stw	r2,0(r3)
   1234c:	00000406 	br	12360 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   12350:	00122440 	call	12244 <alt_get_errno>
   12354:	1007883a 	mov	r3,r2
   12358:	00801444 	movi	r2,81
   1235c:	18800015 	stw	r2,0(r3)
  }
  return -1;
   12360:	00bfffc4 	movi	r2,-1
}
   12364:	e037883a 	mov	sp,fp
   12368:	dfc00117 	ldw	ra,4(sp)
   1236c:	df000017 	ldw	fp,0(sp)
   12370:	dec00204 	addi	sp,sp,8
   12374:	f800283a 	ret

00012378 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   12378:	defffd04 	addi	sp,sp,-12
   1237c:	dfc00215 	stw	ra,8(sp)
   12380:	df000115 	stw	fp,4(sp)
   12384:	df000104 	addi	fp,sp,4
   12388:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   1238c:	d1600c04 	addi	r5,gp,-32720
   12390:	e13fff17 	ldw	r4,-4(fp)
   12394:	00172840 	call	17284 <alt_dev_llist_insert>
}
   12398:	e037883a 	mov	sp,fp
   1239c:	dfc00117 	ldw	ra,4(sp)
   123a0:	df000017 	ldw	fp,0(sp)
   123a4:	dec00204 	addi	sp,sp,8
   123a8:	f800283a 	ret

000123ac <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   123ac:	defffd04 	addi	sp,sp,-12
   123b0:	dfc00215 	stw	ra,8(sp)
   123b4:	df000115 	stw	fp,4(sp)
   123b8:	df000104 	addi	fp,sp,4
   123bc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   123c0:	0017a9c0 	call	17a9c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   123c4:	00800044 	movi	r2,1
   123c8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   123cc:	0001883a 	nop
   123d0:	e037883a 	mov	sp,fp
   123d4:	dfc00117 	ldw	ra,4(sp)
   123d8:	df000017 	ldw	fp,0(sp)
   123dc:	dec00204 	addi	sp,sp,8
   123e0:	f800283a 	ret

000123e4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   123e4:	defffd04 	addi	sp,sp,-12
   123e8:	dfc00215 	stw	ra,8(sp)
   123ec:	df000115 	stw	fp,4(sp)
   123f0:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   123f4:	01c0fa04 	movi	r7,1000
   123f8:	000d883a 	mov	r6,zero
   123fc:	000b883a 	mov	r5,zero
   12400:	01000134 	movhi	r4,4
   12404:	210c1004 	addi	r4,r4,12352
   12408:	0015dcc0 	call	15dcc <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   1240c:	01020034 	movhi	r4,2048
   12410:	21043e04 	addi	r4,r4,4344
   12414:	001276c0 	call	1276c <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   12418:	01800144 	movi	r6,5
   1241c:	000b883a 	mov	r5,zero
   12420:	01020034 	movhi	r4,2048
   12424:	21047f04 	addi	r4,r4,4604
   12428:	001457c0 	call	1457c <altera_avalon_jtag_uart_init>
   1242c:	01020034 	movhi	r4,2048
   12430:	21047504 	addi	r4,r4,4564
   12434:	00123780 	call	12378 <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   12438:	01020034 	movhi	r4,2048
   1243c:	21089704 	addi	r4,r4,8796
   12440:	0015bc00 	call	15bc0 <altera_avalon_lcd_16207_init>
   12444:	01020034 	movhi	r4,2048
   12448:	21088d04 	addi	r4,r4,8756
   1244c:	00123780 	call	12378 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   12450:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   12454:	018000c4 	movi	r6,3
   12458:	000b883a 	mov	r5,zero
   1245c:	01020034 	movhi	r4,2048
   12460:	2108df04 	addi	r4,r4,9084
   12464:	0015f500 	call	15f50 <altera_avalon_uart_init>
   12468:	01020034 	movhi	r4,2048
   1246c:	2108d504 	addi	r4,r4,9044
   12470:	00123780 	call	12378 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   12474:	01020034 	movhi	r4,2048
   12478:	21090604 	addi	r4,r4,9240
   1247c:	001683c0 	call	1683c <alt_up_ps2_init>
   12480:	01020034 	movhi	r4,2048
   12484:	21090604 	addi	r4,r4,9240
   12488:	00123780 	call	12378 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   1248c:	00820034 	movhi	r2,2048
   12490:	10891404 	addi	r2,r2,9296
   12494:	10800a17 	ldw	r2,40(r2)
   12498:	10800104 	addi	r2,r2,4
   1249c:	10800017 	ldw	r2,0(r2)
   124a0:	10ffffcc 	andi	r3,r2,65535
   124a4:	00820034 	movhi	r2,2048
   124a8:	10891404 	addi	r2,r2,9296
   124ac:	10c00c15 	stw	r3,48(r2)
   124b0:	00820034 	movhi	r2,2048
   124b4:	10891404 	addi	r2,r2,9296
   124b8:	10800a17 	ldw	r2,40(r2)
   124bc:	10800104 	addi	r2,r2,4
   124c0:	10800017 	ldw	r2,0(r2)
   124c4:	1006d43a 	srli	r3,r2,16
   124c8:	00820034 	movhi	r2,2048
   124cc:	10891404 	addi	r2,r2,9296
   124d0:	10c00d15 	stw	r3,52(r2)
   124d4:	00820034 	movhi	r2,2048
   124d8:	10891404 	addi	r2,r2,9296
   124dc:	10800c17 	ldw	r2,48(r2)
   124e0:	10801068 	cmpgeui	r2,r2,65
   124e4:	1000081e 	bne	r2,zero,12508 <alt_sys_init+0x124>
   124e8:	00820034 	movhi	r2,2048
   124ec:	10891404 	addi	r2,r2,9296
   124f0:	00c00fc4 	movi	r3,63
   124f4:	10c00f15 	stw	r3,60(r2)
   124f8:	00820034 	movhi	r2,2048
   124fc:	10891404 	addi	r2,r2,9296
   12500:	00c00184 	movi	r3,6
   12504:	10c01015 	stw	r3,64(r2)
   12508:	00820034 	movhi	r2,2048
   1250c:	10891404 	addi	r2,r2,9296
   12510:	10800d17 	ldw	r2,52(r2)
   12514:	10800868 	cmpgeui	r2,r2,33
   12518:	1000041e 	bne	r2,zero,1252c <alt_sys_init+0x148>
   1251c:	00820034 	movhi	r2,2048
   12520:	10891404 	addi	r2,r2,9296
   12524:	00c007c4 	movi	r3,31
   12528:	10c01115 	stw	r3,68(r2)
   1252c:	01020034 	movhi	r4,2048
   12530:	21091404 	addi	r4,r4,9296
   12534:	0016dc40 	call	16dc4 <alt_up_char_buffer_init>
   12538:	01020034 	movhi	r4,2048
   1253c:	21091404 	addi	r4,r4,9296
   12540:	00123780 	call	12378 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   12544:	00820034 	movhi	r2,2048
   12548:	10892604 	addi	r2,r2,9368
   1254c:	10800a17 	ldw	r2,40(r2)
   12550:	10800017 	ldw	r2,0(r2)
   12554:	1007883a 	mov	r3,r2
   12558:	00820034 	movhi	r2,2048
   1255c:	10892604 	addi	r2,r2,9368
   12560:	10c00b15 	stw	r3,44(r2)
   12564:	00820034 	movhi	r2,2048
   12568:	10892604 	addi	r2,r2,9368
   1256c:	10800a17 	ldw	r2,40(r2)
   12570:	10800104 	addi	r2,r2,4
   12574:	10800017 	ldw	r2,0(r2)
   12578:	1007883a 	mov	r3,r2
   1257c:	00820034 	movhi	r2,2048
   12580:	10892604 	addi	r2,r2,9368
   12584:	10c00c15 	stw	r3,48(r2)
   12588:	00820034 	movhi	r2,2048
   1258c:	10892604 	addi	r2,r2,9368
   12590:	10800a17 	ldw	r2,40(r2)
   12594:	10800204 	addi	r2,r2,8
   12598:	10800017 	ldw	r2,0(r2)
   1259c:	10ffffcc 	andi	r3,r2,65535
   125a0:	00820034 	movhi	r2,2048
   125a4:	10892604 	addi	r2,r2,9368
   125a8:	10c00f15 	stw	r3,60(r2)
   125ac:	00820034 	movhi	r2,2048
   125b0:	10892604 	addi	r2,r2,9368
   125b4:	10800a17 	ldw	r2,40(r2)
   125b8:	10800204 	addi	r2,r2,8
   125bc:	10800017 	ldw	r2,0(r2)
   125c0:	1006d43a 	srli	r3,r2,16
   125c4:	00820034 	movhi	r2,2048
   125c8:	10892604 	addi	r2,r2,9368
   125cc:	10c01015 	stw	r3,64(r2)
   125d0:	00820034 	movhi	r2,2048
   125d4:	10892604 	addi	r2,r2,9368
   125d8:	10800a17 	ldw	r2,40(r2)
   125dc:	10800304 	addi	r2,r2,12
   125e0:	10800017 	ldw	r2,0(r2)
   125e4:	1005d07a 	srai	r2,r2,1
   125e8:	10c0004c 	andi	r3,r2,1
   125ec:	00820034 	movhi	r2,2048
   125f0:	10892604 	addi	r2,r2,9368
   125f4:	10c00d15 	stw	r3,52(r2)
   125f8:	00820034 	movhi	r2,2048
   125fc:	10892604 	addi	r2,r2,9368
   12600:	10800a17 	ldw	r2,40(r2)
   12604:	10800304 	addi	r2,r2,12
   12608:	10800017 	ldw	r2,0(r2)
   1260c:	1005d13a 	srai	r2,r2,4
   12610:	10c003cc 	andi	r3,r2,15
   12614:	00820034 	movhi	r2,2048
   12618:	10892604 	addi	r2,r2,9368
   1261c:	10c00e15 	stw	r3,56(r2)
   12620:	00820034 	movhi	r2,2048
   12624:	10892604 	addi	r2,r2,9368
   12628:	10800a17 	ldw	r2,40(r2)
   1262c:	10800304 	addi	r2,r2,12
   12630:	10800017 	ldw	r2,0(r2)
   12634:	1005d43a 	srai	r2,r2,16
   12638:	e0bfff05 	stb	r2,-4(fp)
   1263c:	00820034 	movhi	r2,2048
   12640:	10892604 	addi	r2,r2,9368
   12644:	10800a17 	ldw	r2,40(r2)
   12648:	10800304 	addi	r2,r2,12
   1264c:	10800017 	ldw	r2,0(r2)
   12650:	1004d63a 	srli	r2,r2,24
   12654:	e0bfff45 	stb	r2,-3(fp)
   12658:	00820034 	movhi	r2,2048
   1265c:	10892604 	addi	r2,r2,9368
   12660:	10800e17 	ldw	r2,56(r2)
   12664:	10800058 	cmpnei	r2,r2,1
   12668:	1000041e 	bne	r2,zero,1267c <alt_sys_init+0x298>
   1266c:	00820034 	movhi	r2,2048
   12670:	10892604 	addi	r2,r2,9368
   12674:	10001115 	stw	zero,68(r2)
   12678:	00000e06 	br	126b4 <alt_sys_init+0x2d0>
   1267c:	00820034 	movhi	r2,2048
   12680:	10892604 	addi	r2,r2,9368
   12684:	10800e17 	ldw	r2,56(r2)
   12688:	10800098 	cmpnei	r2,r2,2
   1268c:	1000051e 	bne	r2,zero,126a4 <alt_sys_init+0x2c0>
   12690:	00820034 	movhi	r2,2048
   12694:	10892604 	addi	r2,r2,9368
   12698:	00c00044 	movi	r3,1
   1269c:	10c01115 	stw	r3,68(r2)
   126a0:	00000406 	br	126b4 <alt_sys_init+0x2d0>
   126a4:	00820034 	movhi	r2,2048
   126a8:	10892604 	addi	r2,r2,9368
   126ac:	00c00084 	movi	r3,2
   126b0:	10c01115 	stw	r3,68(r2)
   126b4:	e0bfff03 	ldbu	r2,-4(fp)
   126b8:	00c00804 	movi	r3,32
   126bc:	1885c83a 	sub	r2,r3,r2
   126c0:	00ffffc4 	movi	r3,-1
   126c4:	1886d83a 	srl	r3,r3,r2
   126c8:	00820034 	movhi	r2,2048
   126cc:	10892604 	addi	r2,r2,9368
   126d0:	10c01215 	stw	r3,72(r2)
   126d4:	e0ffff03 	ldbu	r3,-4(fp)
   126d8:	00820034 	movhi	r2,2048
   126dc:	10892604 	addi	r2,r2,9368
   126e0:	10801117 	ldw	r2,68(r2)
   126e4:	1887883a 	add	r3,r3,r2
   126e8:	00820034 	movhi	r2,2048
   126ec:	10892604 	addi	r2,r2,9368
   126f0:	10c01315 	stw	r3,76(r2)
   126f4:	e0bfff43 	ldbu	r2,-3(fp)
   126f8:	00c00804 	movi	r3,32
   126fc:	1885c83a 	sub	r2,r3,r2
   12700:	00ffffc4 	movi	r3,-1
   12704:	1886d83a 	srl	r3,r3,r2
   12708:	00820034 	movhi	r2,2048
   1270c:	10892604 	addi	r2,r2,9368
   12710:	10c01415 	stw	r3,80(r2)
   12714:	01020034 	movhi	r4,2048
   12718:	21092604 	addi	r4,r4,9368
   1271c:	00123780 	call	12378 <alt_dev_reg>
}
   12720:	0001883a 	nop
   12724:	e037883a 	mov	sp,fp
   12728:	dfc00117 	ldw	ra,4(sp)
   1272c:	df000017 	ldw	fp,0(sp)
   12730:	dec00204 	addi	sp,sp,8
   12734:	f800283a 	ret

00012738 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   12738:	defffd04 	addi	sp,sp,-12
   1273c:	dfc00215 	stw	ra,8(sp)
   12740:	df000115 	stw	fp,4(sp)
   12744:	df000104 	addi	fp,sp,4
   12748:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   1274c:	d1601304 	addi	r5,gp,-32692
   12750:	e13fff17 	ldw	r4,-4(fp)
   12754:	00172840 	call	17284 <alt_dev_llist_insert>
}
   12758:	e037883a 	mov	sp,fp
   1275c:	dfc00117 	ldw	ra,4(sp)
   12760:	df000017 	ldw	fp,0(sp)
   12764:	dec00204 	addi	sp,sp,8
   12768:	f800283a 	ret

0001276c <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   1276c:	defffc04 	addi	sp,sp,-16
   12770:	dfc00315 	stw	ra,12(sp)
   12774:	df000215 	stw	fp,8(sp)
   12778:	df000204 	addi	fp,sp,8
   1277c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   12780:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   12784:	e13fff17 	ldw	r4,-4(fp)
   12788:	0013bd00 	call	13bd0 <alt_read_cfi_width>
   1278c:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   12790:	e0bffe17 	ldw	r2,-8(fp)
   12794:	1000031e 	bne	r2,zero,127a4 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   12798:	e13fff17 	ldw	r4,-4(fp)
   1279c:	00133280 	call	13328 <alt_set_flash_width_func>
   127a0:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   127a4:	e0bffe17 	ldw	r2,-8(fp)
   127a8:	1000031e 	bne	r2,zero,127b8 <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   127ac:	e13fff17 	ldw	r4,-4(fp)
   127b0:	00136080 	call	13608 <alt_read_cfi_table>
   127b4:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   127b8:	e0bffe17 	ldw	r2,-8(fp)
   127bc:	1000031e 	bne	r2,zero,127cc <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   127c0:	e13fff17 	ldw	r4,-4(fp)
   127c4:	00134ec0 	call	134ec <alt_set_flash_algorithm_func>
   127c8:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   127cc:	e0bffe17 	ldw	r2,-8(fp)
   127d0:	1000041e 	bne	r2,zero,127e4 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   127d4:	e0bfff17 	ldw	r2,-4(fp)
   127d8:	1009883a 	mov	r4,r2
   127dc:	00127380 	call	12738 <alt_flash_device_register>
   127e0:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   127e4:	e0bffe17 	ldw	r2,-8(fp)
}
   127e8:	e037883a 	mov	sp,fp
   127ec:	dfc00117 	ldw	ra,4(sp)
   127f0:	df000017 	ldw	fp,0(sp)
   127f4:	dec00204 	addi	sp,sp,8
   127f8:	f800283a 	ret

000127fc <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   127fc:	defff104 	addi	sp,sp,-60
   12800:	dfc00e15 	stw	ra,56(sp)
   12804:	df000d15 	stw	fp,52(sp)
   12808:	df000d04 	addi	fp,sp,52
   1280c:	e13ffc15 	stw	r4,-16(fp)
   12810:	e17ffd15 	stw	r5,-12(fp)
   12814:	e1bffe15 	stw	r6,-8(fp)
   12818:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   1281c:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   12820:	e0bfff17 	ldw	r2,-4(fp)
   12824:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   12828:	e0bffd17 	ldw	r2,-12(fp)
   1282c:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   12830:	e0bffc17 	ldw	r2,-16(fp)
   12834:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   12838:	e03ff515 	stw	zero,-44(fp)
   1283c:	00008706 	br	12a5c <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   12840:	e0fffa17 	ldw	r3,-24(fp)
   12844:	e0bff517 	ldw	r2,-44(fp)
   12848:	1004913a 	slli	r2,r2,4
   1284c:	1885883a 	add	r2,r3,r2
   12850:	10800d04 	addi	r2,r2,52
   12854:	10800017 	ldw	r2,0(r2)
   12858:	e0fffd17 	ldw	r3,-12(fp)
   1285c:	18807c16 	blt	r3,r2,12a50 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   12860:	e0fffa17 	ldw	r3,-24(fp)
   12864:	e0bff517 	ldw	r2,-44(fp)
   12868:	1004913a 	slli	r2,r2,4
   1286c:	1885883a 	add	r2,r3,r2
   12870:	10800d04 	addi	r2,r2,52
   12874:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   12878:	e13ffa17 	ldw	r4,-24(fp)
   1287c:	e0bff517 	ldw	r2,-44(fp)
   12880:	1004913a 	slli	r2,r2,4
   12884:	2085883a 	add	r2,r4,r2
   12888:	10800e04 	addi	r2,r2,56
   1288c:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   12890:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   12894:	e0fffd17 	ldw	r3,-12(fp)
   12898:	18806d0e 	bge	r3,r2,12a50 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   1289c:	e0fffa17 	ldw	r3,-24(fp)
   128a0:	e0bff517 	ldw	r2,-44(fp)
   128a4:	1004913a 	slli	r2,r2,4
   128a8:	1885883a 	add	r2,r3,r2
   128ac:	10800d04 	addi	r2,r2,52
   128b0:	10800017 	ldw	r2,0(r2)
   128b4:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   128b8:	e03ff615 	stw	zero,-40(fp)
   128bc:	00005c06 	br	12a30 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   128c0:	e0fffd17 	ldw	r3,-12(fp)
   128c4:	e0bff717 	ldw	r2,-36(fp)
   128c8:	18804d16 	blt	r3,r2,12a00 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   128cc:	e0fffa17 	ldw	r3,-24(fp)
   128d0:	e0bff517 	ldw	r2,-44(fp)
   128d4:	10800104 	addi	r2,r2,4
   128d8:	1004913a 	slli	r2,r2,4
   128dc:	1885883a 	add	r2,r3,r2
   128e0:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   128e4:	e0bff717 	ldw	r2,-36(fp)
   128e8:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   128ec:	e0fffd17 	ldw	r3,-12(fp)
   128f0:	1880430e 	bge	r3,r2,12a00 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   128f4:	e0fffa17 	ldw	r3,-24(fp)
   128f8:	e0bff517 	ldw	r2,-44(fp)
   128fc:	10800104 	addi	r2,r2,4
   12900:	1004913a 	slli	r2,r2,4
   12904:	1885883a 	add	r2,r3,r2
   12908:	10c00017 	ldw	r3,0(r2)
   1290c:	e0bff717 	ldw	r2,-36(fp)
   12910:	1887883a 	add	r3,r3,r2
   12914:	e0bffd17 	ldw	r2,-12(fp)
   12918:	1885c83a 	sub	r2,r3,r2
   1291c:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   12920:	e0fffb17 	ldw	r3,-20(fp)
   12924:	e0bfff17 	ldw	r2,-4(fp)
   12928:	1880010e 	bge	r3,r2,12930 <alt_flash_cfi_write+0x134>
   1292c:	1805883a 	mov	r2,r3
   12930:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   12934:	e0bffa17 	ldw	r2,-24(fp)
   12938:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   1293c:	e0bffd17 	ldw	r2,-12(fp)
   12940:	1885883a 	add	r2,r3,r2
   12944:	e0fffb17 	ldw	r3,-20(fp)
   12948:	180d883a 	mov	r6,r3
   1294c:	100b883a 	mov	r5,r2
   12950:	e13ffe17 	ldw	r4,-8(fp)
   12954:	00052580 	call	5258 <memcmp>
   12958:	10001326 	beq	r2,zero,129a8 <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   1295c:	e0bffa17 	ldw	r2,-24(fp)
   12960:	10800817 	ldw	r2,32(r2)
   12964:	e0fffa17 	ldw	r3,-24(fp)
   12968:	e17ff717 	ldw	r5,-36(fp)
   1296c:	1809883a 	mov	r4,r3
   12970:	103ee83a 	callr	r2
   12974:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   12978:	e0bff417 	ldw	r2,-48(fp)
   1297c:	10000a1e 	bne	r2,zero,129a8 <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   12980:	e0bffa17 	ldw	r2,-24(fp)
   12984:	10800917 	ldw	r2,36(r2)
   12988:	e13ffa17 	ldw	r4,-24(fp)
   1298c:	e0fffb17 	ldw	r3,-20(fp)
   12990:	d8c00015 	stw	r3,0(sp)
   12994:	e1fffe17 	ldw	r7,-8(fp)
   12998:	e1bffd17 	ldw	r6,-12(fp)
   1299c:	e17ff717 	ldw	r5,-36(fp)
   129a0:	103ee83a 	callr	r2
   129a4:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   129a8:	e0ffff17 	ldw	r3,-4(fp)
   129ac:	e0bffb17 	ldw	r2,-20(fp)
   129b0:	18802e26 	beq	r3,r2,12a6c <alt_flash_cfi_write+0x270>
   129b4:	e0bff417 	ldw	r2,-48(fp)
   129b8:	10002c1e 	bne	r2,zero,12a6c <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   129bc:	e0ffff17 	ldw	r3,-4(fp)
   129c0:	e0bffb17 	ldw	r2,-20(fp)
   129c4:	1885c83a 	sub	r2,r3,r2
   129c8:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   129cc:	e0fffa17 	ldw	r3,-24(fp)
   129d0:	e0bff517 	ldw	r2,-44(fp)
   129d4:	10800104 	addi	r2,r2,4
   129d8:	1004913a 	slli	r2,r2,4
   129dc:	1885883a 	add	r2,r3,r2
   129e0:	10c00017 	ldw	r3,0(r2)
   129e4:	e0bff717 	ldw	r2,-36(fp)
   129e8:	1885883a 	add	r2,r3,r2
   129ec:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   129f0:	e0bffb17 	ldw	r2,-20(fp)
   129f4:	e0fffe17 	ldw	r3,-8(fp)
   129f8:	1885883a 	add	r2,r3,r2
   129fc:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   12a00:	e0fffa17 	ldw	r3,-24(fp)
   12a04:	e0bff517 	ldw	r2,-44(fp)
   12a08:	10800104 	addi	r2,r2,4
   12a0c:	1004913a 	slli	r2,r2,4
   12a10:	1885883a 	add	r2,r3,r2
   12a14:	10800017 	ldw	r2,0(r2)
   12a18:	e0fff717 	ldw	r3,-36(fp)
   12a1c:	1885883a 	add	r2,r3,r2
   12a20:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   12a24:	e0bff617 	ldw	r2,-40(fp)
   12a28:	10800044 	addi	r2,r2,1
   12a2c:	e0bff615 	stw	r2,-40(fp)
   12a30:	e0fffa17 	ldw	r3,-24(fp)
   12a34:	e0bff517 	ldw	r2,-44(fp)
   12a38:	1004913a 	slli	r2,r2,4
   12a3c:	1885883a 	add	r2,r3,r2
   12a40:	10800f04 	addi	r2,r2,60
   12a44:	10800017 	ldw	r2,0(r2)
   12a48:	e0fff617 	ldw	r3,-40(fp)
   12a4c:	18bf9c16 	blt	r3,r2,128c0 <__alt_data_end+0xf00128c0>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   12a50:	e0bff517 	ldw	r2,-44(fp)
   12a54:	10800044 	addi	r2,r2,1
   12a58:	e0bff515 	stw	r2,-44(fp)
   12a5c:	e0bffa17 	ldw	r2,-24(fp)
   12a60:	10800c17 	ldw	r2,48(r2)
   12a64:	e0fff517 	ldw	r3,-44(fp)
   12a68:	18bf7516 	blt	r3,r2,12840 <__alt_data_end+0xf0012840>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   12a6c:	e0bffa17 	ldw	r2,-24(fp)
   12a70:	10c00a17 	ldw	r3,40(r2)
   12a74:	e0bff917 	ldw	r2,-28(fp)
   12a78:	1885883a 	add	r2,r3,r2
   12a7c:	e0fff817 	ldw	r3,-32(fp)
   12a80:	180b883a 	mov	r5,r3
   12a84:	1009883a 	mov	r4,r2
   12a88:	00171d00 	call	171d0 <alt_dcache_flush>
  return ret_code;
   12a8c:	e0bff417 	ldw	r2,-48(fp)
}
   12a90:	e037883a 	mov	sp,fp
   12a94:	dfc00117 	ldw	ra,4(sp)
   12a98:	df000017 	ldw	fp,0(sp)
   12a9c:	dec00204 	addi	sp,sp,8
   12aa0:	f800283a 	ret

00012aa4 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   12aa4:	defffa04 	addi	sp,sp,-24
   12aa8:	df000515 	stw	fp,20(sp)
   12aac:	df000504 	addi	fp,sp,20
   12ab0:	e13ffd15 	stw	r4,-12(fp)
   12ab4:	e17ffe15 	stw	r5,-8(fp)
   12ab8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   12abc:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   12ac0:	e0bffd17 	ldw	r2,-12(fp)
   12ac4:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   12ac8:	e0bffc17 	ldw	r2,-16(fp)
   12acc:	10c00c17 	ldw	r3,48(r2)
   12ad0:	e0bfff17 	ldw	r2,-4(fp)
   12ad4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   12ad8:	e0bffc17 	ldw	r2,-16(fp)
   12adc:	10800c17 	ldw	r2,48(r2)
   12ae0:	1000031e 	bne	r2,zero,12af0 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   12ae4:	00bffec4 	movi	r2,-5
   12ae8:	e0bffb15 	stw	r2,-20(fp)
   12aec:	00000b06 	br	12b1c <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   12af0:	e0bffc17 	ldw	r2,-16(fp)
   12af4:	10800c17 	ldw	r2,48(r2)
   12af8:	10800250 	cmplti	r2,r2,9
   12afc:	1000031e 	bne	r2,zero,12b0c <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   12b00:	00bffd04 	movi	r2,-12
   12b04:	e0bffb15 	stw	r2,-20(fp)
   12b08:	00000406 	br	12b1c <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   12b0c:	e0bffc17 	ldw	r2,-16(fp)
   12b10:	10c00d04 	addi	r3,r2,52
   12b14:	e0bffe17 	ldw	r2,-8(fp)
   12b18:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   12b1c:	e0bffb17 	ldw	r2,-20(fp)
}
   12b20:	e037883a 	mov	sp,fp
   12b24:	df000017 	ldw	fp,0(sp)
   12b28:	dec00104 	addi	sp,sp,4
   12b2c:	f800283a 	ret

00012b30 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   12b30:	defff904 	addi	sp,sp,-28
   12b34:	dfc00615 	stw	ra,24(sp)
   12b38:	df000515 	stw	fp,20(sp)
   12b3c:	df000504 	addi	fp,sp,20
   12b40:	e13ffc15 	stw	r4,-16(fp)
   12b44:	e17ffd15 	stw	r5,-12(fp)
   12b48:	e1bffe15 	stw	r6,-8(fp)
   12b4c:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   12b50:	e0bffc17 	ldw	r2,-16(fp)
   12b54:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   12b58:	e0bffb17 	ldw	r2,-20(fp)
   12b5c:	10c00a17 	ldw	r3,40(r2)
   12b60:	e0bffd17 	ldw	r2,-12(fp)
   12b64:	1885883a 	add	r2,r3,r2
   12b68:	e0ffff17 	ldw	r3,-4(fp)
   12b6c:	180d883a 	mov	r6,r3
   12b70:	100b883a 	mov	r5,r2
   12b74:	e13ffe17 	ldw	r4,-8(fp)
   12b78:	00052d40 	call	52d4 <memcpy>
  return 0;
   12b7c:	0005883a 	mov	r2,zero
}
   12b80:	e037883a 	mov	sp,fp
   12b84:	dfc00117 	ldw	ra,4(sp)
   12b88:	df000017 	ldw	fp,0(sp)
   12b8c:	dec00204 	addi	sp,sp,8
   12b90:	f800283a 	ret

00012b94 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   12b94:	defffa04 	addi	sp,sp,-24
   12b98:	df000515 	stw	fp,20(sp)
   12b9c:	df000504 	addi	fp,sp,20
   12ba0:	e13ffd15 	stw	r4,-12(fp)
   12ba4:	e17ffe15 	stw	r5,-8(fp)
   12ba8:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   12bac:	e0bffd17 	ldw	r2,-12(fp)
   12bb0:	10802f17 	ldw	r2,188(r2)
   12bb4:	10800058 	cmpnei	r2,r2,1
   12bb8:	1000091e 	bne	r2,zero,12be0 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   12bbc:	e0bffd17 	ldw	r2,-12(fp)
   12bc0:	10c00a17 	ldw	r3,40(r2)
   12bc4:	e0bffe17 	ldw	r2,-8(fp)
   12bc8:	1885883a 	add	r2,r3,r2
   12bcc:	e0ffff17 	ldw	r3,-4(fp)
   12bd0:	18c00003 	ldbu	r3,0(r3)
   12bd4:	18c03fcc 	andi	r3,r3,255
   12bd8:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   12bdc:	00003f06 	br	12cdc <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   12be0:	e0bffd17 	ldw	r2,-12(fp)
   12be4:	10802f17 	ldw	r2,188(r2)
   12be8:	10800098 	cmpnei	r2,r2,2
   12bec:	1000141e 	bne	r2,zero,12c40 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   12bf0:	e0bfff17 	ldw	r2,-4(fp)
   12bf4:	10800003 	ldbu	r2,0(r2)
   12bf8:	10803fcc 	andi	r2,r2,255
   12bfc:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   12c00:	e0bfff17 	ldw	r2,-4(fp)
   12c04:	10800044 	addi	r2,r2,1
   12c08:	10800003 	ldbu	r2,0(r2)
   12c0c:	10803fcc 	andi	r2,r2,255
   12c10:	1004923a 	slli	r2,r2,8
   12c14:	1007883a 	mov	r3,r2
   12c18:	e0bffb0b 	ldhu	r2,-20(fp)
   12c1c:	1884b03a 	or	r2,r3,r2
   12c20:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   12c24:	e0bffd17 	ldw	r2,-12(fp)
   12c28:	10c00a17 	ldw	r3,40(r2)
   12c2c:	e0bffe17 	ldw	r2,-8(fp)
   12c30:	1885883a 	add	r2,r3,r2
   12c34:	e0fffb0b 	ldhu	r3,-20(fp)
   12c38:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   12c3c:	00002706 	br	12cdc <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   12c40:	e0bffd17 	ldw	r2,-12(fp)
   12c44:	10802f17 	ldw	r2,188(r2)
   12c48:	10800118 	cmpnei	r2,r2,4
   12c4c:	1000231e 	bne	r2,zero,12cdc <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   12c50:	e0bfff17 	ldw	r2,-4(fp)
   12c54:	10800003 	ldbu	r2,0(r2)
   12c58:	10803fcc 	andi	r2,r2,255
   12c5c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   12c60:	e0bfff17 	ldw	r2,-4(fp)
   12c64:	10800044 	addi	r2,r2,1
   12c68:	10800003 	ldbu	r2,0(r2)
   12c6c:	10803fcc 	andi	r2,r2,255
   12c70:	1004923a 	slli	r2,r2,8
   12c74:	e0fffc17 	ldw	r3,-16(fp)
   12c78:	1884b03a 	or	r2,r3,r2
   12c7c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   12c80:	e0bfff17 	ldw	r2,-4(fp)
   12c84:	10800084 	addi	r2,r2,2
   12c88:	10800003 	ldbu	r2,0(r2)
   12c8c:	10803fcc 	andi	r2,r2,255
   12c90:	1004943a 	slli	r2,r2,16
   12c94:	e0fffc17 	ldw	r3,-16(fp)
   12c98:	1884b03a 	or	r2,r3,r2
   12c9c:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   12ca0:	e0bfff17 	ldw	r2,-4(fp)
   12ca4:	108000c4 	addi	r2,r2,3
   12ca8:	10800003 	ldbu	r2,0(r2)
   12cac:	10803fcc 	andi	r2,r2,255
   12cb0:	1004963a 	slli	r2,r2,24
   12cb4:	e0fffc17 	ldw	r3,-16(fp)
   12cb8:	1884b03a 	or	r2,r3,r2
   12cbc:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   12cc0:	e0bffd17 	ldw	r2,-12(fp)
   12cc4:	10c00a17 	ldw	r3,40(r2)
   12cc8:	e0bffe17 	ldw	r2,-8(fp)
   12ccc:	1885883a 	add	r2,r3,r2
   12cd0:	e0fffc17 	ldw	r3,-16(fp)
   12cd4:	10c00035 	stwio	r3,0(r2)
  }

  return;
   12cd8:	0001883a 	nop
   12cdc:	0001883a 	nop
}
   12ce0:	e037883a 	mov	sp,fp
   12ce4:	df000017 	ldw	fp,0(sp)
   12ce8:	dec00104 	addi	sp,sp,4
   12cec:	f800283a 	ret

00012cf0 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   12cf0:	defff304 	addi	sp,sp,-52
   12cf4:	dfc00c15 	stw	ra,48(sp)
   12cf8:	df000b15 	stw	fp,44(sp)
   12cfc:	df000b04 	addi	fp,sp,44
   12d00:	e13ffc15 	stw	r4,-16(fp)
   12d04:	e17ffd15 	stw	r5,-12(fp)
   12d08:	e1bffe15 	stw	r6,-8(fp)
   12d0c:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   12d10:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   12d14:	e0bffc17 	ldw	r2,-16(fp)
   12d18:	10c00a17 	ldw	r3,40(r2)
   12d1c:	e0bffd17 	ldw	r2,-12(fp)
   12d20:	1885883a 	add	r2,r3,r2
   12d24:	1007883a 	mov	r3,r2
                      flash->mode_width);
   12d28:	e0bffc17 	ldw	r2,-16(fp)
   12d2c:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   12d30:	1889283a 	div	r4,r3,r2
   12d34:	2085383a 	mul	r2,r4,r2
   12d38:	1885c83a 	sub	r2,r3,r2
   12d3c:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   12d40:	e0bff817 	ldw	r2,-32(fp)
   12d44:	10003b26 	beq	r2,zero,12e34 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   12d48:	e0bffc17 	ldw	r2,-16(fp)
   12d4c:	10c02f17 	ldw	r3,188(r2)
   12d50:	e0bff817 	ldw	r2,-32(fp)
   12d54:	1885c83a 	sub	r2,r3,r2
   12d58:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   12d5c:	e03ff615 	stw	zero,-40(fp)
   12d60:	00001206 	br	12dac <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   12d64:	e0bffc17 	ldw	r2,-16(fp)
   12d68:	10800a17 	ldw	r2,40(r2)
   12d6c:	e13ffd17 	ldw	r4,-12(fp)
   12d70:	e0fff817 	ldw	r3,-32(fp)
   12d74:	20c9c83a 	sub	r4,r4,r3
   12d78:	e0fff617 	ldw	r3,-40(fp)
   12d7c:	20c7883a 	add	r3,r4,r3
   12d80:	10c5883a 	add	r2,r2,r3
   12d84:	10800023 	ldbuio	r2,0(r2)
   12d88:	10803fcc 	andi	r2,r2,255
   12d8c:	1009883a 	mov	r4,r2
   12d90:	e0fffb04 	addi	r3,fp,-20
   12d94:	e0bff617 	ldw	r2,-40(fp)
   12d98:	1885883a 	add	r2,r3,r2
   12d9c:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   12da0:	e0bff617 	ldw	r2,-40(fp)
   12da4:	10800044 	addi	r2,r2,1
   12da8:	e0bff615 	stw	r2,-40(fp)
   12dac:	e0fff617 	ldw	r3,-40(fp)
   12db0:	e0bff817 	ldw	r2,-32(fp)
   12db4:	18bfeb16 	blt	r3,r2,12d64 <__alt_data_end+0xf0012d64>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   12db8:	e03ff615 	stw	zero,-40(fp)
   12dbc:	00000d06 	br	12df4 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   12dc0:	e0fff817 	ldw	r3,-32(fp)
   12dc4:	e0bff617 	ldw	r2,-40(fp)
   12dc8:	1885883a 	add	r2,r3,r2
   12dcc:	e0fff617 	ldw	r3,-40(fp)
   12dd0:	e13ffe17 	ldw	r4,-8(fp)
   12dd4:	20c7883a 	add	r3,r4,r3
   12dd8:	18c00003 	ldbu	r3,0(r3)
   12ddc:	e13ffb04 	addi	r4,fp,-20
   12de0:	2085883a 	add	r2,r4,r2
   12de4:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   12de8:	e0bff617 	ldw	r2,-40(fp)
   12dec:	10800044 	addi	r2,r2,1
   12df0:	e0bff615 	stw	r2,-40(fp)
   12df4:	e0fff617 	ldw	r3,-40(fp)
   12df8:	e0bff917 	ldw	r2,-28(fp)
   12dfc:	18bff016 	blt	r3,r2,12dc0 <__alt_data_end+0xf0012dc0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   12e00:	e0fffd17 	ldw	r3,-12(fp)
   12e04:	e0bff817 	ldw	r2,-32(fp)
   12e08:	1887c83a 	sub	r3,r3,r2
   12e0c:	e13ffb04 	addi	r4,fp,-20
   12e10:	e0800217 	ldw	r2,8(fp)
   12e14:	200d883a 	mov	r6,r4
   12e18:	180b883a 	mov	r5,r3
   12e1c:	e13ffc17 	ldw	r4,-16(fp)
   12e20:	103ee83a 	callr	r2
   12e24:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   12e28:	e0bff917 	ldw	r2,-28(fp)
   12e2c:	e0bff615 	stw	r2,-40(fp)
   12e30:	00000106 	br	12e38 <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   12e34:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   12e38:	e0fffd17 	ldw	r3,-12(fp)
   12e3c:	e0bfff17 	ldw	r2,-4(fp)
   12e40:	1885883a 	add	r2,r3,r2
   12e44:	e0fffc17 	ldw	r3,-16(fp)
   12e48:	18c02f17 	ldw	r3,188(r3)
   12e4c:	10c9283a 	div	r4,r2,r3
   12e50:	20c7383a 	mul	r3,r4,r3
   12e54:	10c5c83a 	sub	r2,r2,r3
   12e58:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   12e5c:	00001106 	br	12ea4 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   12e60:	e0fffd17 	ldw	r3,-12(fp)
   12e64:	e0bff617 	ldw	r2,-40(fp)
   12e68:	1889883a 	add	r4,r3,r2
   12e6c:	e0bff617 	ldw	r2,-40(fp)
   12e70:	e0fffe17 	ldw	r3,-8(fp)
   12e74:	1887883a 	add	r3,r3,r2
   12e78:	e0800217 	ldw	r2,8(fp)
   12e7c:	180d883a 	mov	r6,r3
   12e80:	200b883a 	mov	r5,r4
   12e84:	e13ffc17 	ldw	r4,-16(fp)
   12e88:	103ee83a 	callr	r2
   12e8c:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   12e90:	e0bffc17 	ldw	r2,-16(fp)
   12e94:	10802f17 	ldw	r2,188(r2)
   12e98:	e0fff617 	ldw	r3,-40(fp)
   12e9c:	1885883a 	add	r2,r3,r2
   12ea0:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   12ea4:	e0bff517 	ldw	r2,-44(fp)
   12ea8:	1000051e 	bne	r2,zero,12ec0 <alt_flash_program_block+0x1d0>
   12eac:	e0ffff17 	ldw	r3,-4(fp)
   12eb0:	e0bffa17 	ldw	r2,-24(fp)
   12eb4:	1885c83a 	sub	r2,r3,r2
   12eb8:	e0fff617 	ldw	r3,-40(fp)
   12ebc:	18bfe816 	blt	r3,r2,12e60 <__alt_data_end+0xf0012e60>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   12ec0:	e0bffa17 	ldw	r2,-24(fp)
   12ec4:	10003c26 	beq	r2,zero,12fb8 <alt_flash_program_block+0x2c8>
   12ec8:	e0bff517 	ldw	r2,-44(fp)
   12ecc:	10003a1e 	bne	r2,zero,12fb8 <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   12ed0:	e0bffc17 	ldw	r2,-16(fp)
   12ed4:	10c02f17 	ldw	r3,188(r2)
   12ed8:	e0bffa17 	ldw	r2,-24(fp)
   12edc:	1885c83a 	sub	r2,r3,r2
   12ee0:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   12ee4:	e03ff715 	stw	zero,-36(fp)
   12ee8:	00000d06 	br	12f20 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   12eec:	e0fff617 	ldw	r3,-40(fp)
   12ef0:	e0bff717 	ldw	r2,-36(fp)
   12ef4:	1885883a 	add	r2,r3,r2
   12ef8:	e0fffe17 	ldw	r3,-8(fp)
   12efc:	1885883a 	add	r2,r3,r2
   12f00:	10c00003 	ldbu	r3,0(r2)
   12f04:	e13ffb04 	addi	r4,fp,-20
   12f08:	e0bff717 	ldw	r2,-36(fp)
   12f0c:	2085883a 	add	r2,r4,r2
   12f10:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   12f14:	e0bff717 	ldw	r2,-36(fp)
   12f18:	10800044 	addi	r2,r2,1
   12f1c:	e0bff715 	stw	r2,-36(fp)
   12f20:	e0fff717 	ldw	r3,-36(fp)
   12f24:	e0bffa17 	ldw	r2,-24(fp)
   12f28:	18bff016 	blt	r3,r2,12eec <__alt_data_end+0xf0012eec>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   12f2c:	e03ff715 	stw	zero,-36(fp)
   12f30:	00001406 	br	12f84 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   12f34:	e0fffa17 	ldw	r3,-24(fp)
   12f38:	e0bff717 	ldw	r2,-36(fp)
   12f3c:	1885883a 	add	r2,r3,r2
   12f40:	e0fffc17 	ldw	r3,-16(fp)
   12f44:	18c00a17 	ldw	r3,40(r3)
   12f48:	e17ffd17 	ldw	r5,-12(fp)
   12f4c:	e13fff17 	ldw	r4,-4(fp)
   12f50:	290b883a 	add	r5,r5,r4
   12f54:	e13ff717 	ldw	r4,-36(fp)
   12f58:	2909883a 	add	r4,r5,r4
   12f5c:	1907883a 	add	r3,r3,r4
   12f60:	18c00023 	ldbuio	r3,0(r3)
   12f64:	18c03fcc 	andi	r3,r3,255
   12f68:	1809883a 	mov	r4,r3
   12f6c:	e0fffb04 	addi	r3,fp,-20
   12f70:	1885883a 	add	r2,r3,r2
   12f74:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   12f78:	e0bff717 	ldw	r2,-36(fp)
   12f7c:	10800044 	addi	r2,r2,1
   12f80:	e0bff715 	stw	r2,-36(fp)
   12f84:	e0fff717 	ldw	r3,-36(fp)
   12f88:	e0bff817 	ldw	r2,-32(fp)
   12f8c:	18bfe916 	blt	r3,r2,12f34 <__alt_data_end+0xf0012f34>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   12f90:	e0fffd17 	ldw	r3,-12(fp)
   12f94:	e0bff617 	ldw	r2,-40(fp)
   12f98:	1887883a 	add	r3,r3,r2
   12f9c:	e13ffb04 	addi	r4,fp,-20
   12fa0:	e0800217 	ldw	r2,8(fp)
   12fa4:	200d883a 	mov	r6,r4
   12fa8:	180b883a 	mov	r5,r3
   12fac:	e13ffc17 	ldw	r4,-16(fp)
   12fb0:	103ee83a 	callr	r2
   12fb4:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   12fb8:	e0bff517 	ldw	r2,-44(fp)
}
   12fbc:	e037883a 	mov	sp,fp
   12fc0:	dfc00117 	ldw	ra,4(sp)
   12fc4:	df000017 	ldw	fp,0(sp)
   12fc8:	dec00204 	addi	sp,sp,8
   12fcc:	f800283a 	ret

00012fd0 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   12fd0:	defffd04 	addi	sp,sp,-12
   12fd4:	df000215 	stw	fp,8(sp)
   12fd8:	df000204 	addi	fp,sp,8
   12fdc:	e13ffe15 	stw	r4,-8(fp)
   12fe0:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   12fe4:	e0bffe17 	ldw	r2,-8(fp)
   12fe8:	10c00a17 	ldw	r3,40(r2)
   12fec:	e0bfff17 	ldw	r2,-4(fp)
   12ff0:	1885883a 	add	r2,r3,r2
   12ff4:	10800023 	ldbuio	r2,0(r2)
   12ff8:	10803fcc 	andi	r2,r2,255
}
   12ffc:	e037883a 	mov	sp,fp
   13000:	df000017 	ldw	fp,0(sp)
   13004:	dec00104 	addi	sp,sp,4
   13008:	f800283a 	ret

0001300c <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   1300c:	defffd04 	addi	sp,sp,-12
   13010:	df000215 	stw	fp,8(sp)
   13014:	df000204 	addi	fp,sp,8
   13018:	e13ffe15 	stw	r4,-8(fp)
   1301c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   13020:	e0bffe17 	ldw	r2,-8(fp)
   13024:	10c00a17 	ldw	r3,40(r2)
   13028:	e0bfff17 	ldw	r2,-4(fp)
   1302c:	1085883a 	add	r2,r2,r2
   13030:	1885883a 	add	r2,r3,r2
   13034:	1080002b 	ldhuio	r2,0(r2)
   13038:	10bfffcc 	andi	r2,r2,65535
}
   1303c:	e037883a 	mov	sp,fp
   13040:	df000017 	ldw	fp,0(sp)
   13044:	dec00104 	addi	sp,sp,4
   13048:	f800283a 	ret

0001304c <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   1304c:	defffd04 	addi	sp,sp,-12
   13050:	df000215 	stw	fp,8(sp)
   13054:	df000204 	addi	fp,sp,8
   13058:	e13ffe15 	stw	r4,-8(fp)
   1305c:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   13060:	e0bffe17 	ldw	r2,-8(fp)
   13064:	10c00a17 	ldw	r3,40(r2)
   13068:	e0bfff17 	ldw	r2,-4(fp)
   1306c:	1085883a 	add	r2,r2,r2
   13070:	1085883a 	add	r2,r2,r2
   13074:	1885883a 	add	r2,r3,r2
   13078:	10800037 	ldwio	r2,0(r2)
}
   1307c:	e037883a 	mov	sp,fp
   13080:	df000017 	ldw	fp,0(sp)
   13084:	dec00104 	addi	sp,sp,4
   13088:	f800283a 	ret

0001308c <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1308c:	defffc04 	addi	sp,sp,-16
   13090:	df000315 	stw	fp,12(sp)
   13094:	df000304 	addi	fp,sp,12
   13098:	e13ffd15 	stw	r4,-12(fp)
   1309c:	e17ffe15 	stw	r5,-8(fp)
   130a0:	3005883a 	mov	r2,r6
   130a4:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   130a8:	e0bffe17 	ldw	r2,-8(fp)
   130ac:	e0fffd17 	ldw	r3,-12(fp)
   130b0:	1885883a 	add	r2,r3,r2
   130b4:	e0ffff03 	ldbu	r3,-4(fp)
   130b8:	10c00025 	stbio	r3,0(r2)
  return;
   130bc:	0001883a 	nop
}
   130c0:	e037883a 	mov	sp,fp
   130c4:	df000017 	ldw	fp,0(sp)
   130c8:	dec00104 	addi	sp,sp,4
   130cc:	f800283a 	ret

000130d0 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   130d0:	defffc04 	addi	sp,sp,-16
   130d4:	df000315 	stw	fp,12(sp)
   130d8:	df000304 	addi	fp,sp,12
   130dc:	e13ffd15 	stw	r4,-12(fp)
   130e0:	e17ffe15 	stw	r5,-8(fp)
   130e4:	3005883a 	mov	r2,r6
   130e8:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   130ec:	e0bffe17 	ldw	r2,-8(fp)
   130f0:	1080004c 	andi	r2,r2,1
   130f4:	10000826 	beq	r2,zero,13118 <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   130f8:	e0bffe17 	ldw	r2,-8(fp)
   130fc:	1085883a 	add	r2,r2,r2
   13100:	1007883a 	mov	r3,r2
   13104:	e0bffd17 	ldw	r2,-12(fp)
   13108:	10c5883a 	add	r2,r2,r3
   1310c:	e0ffff03 	ldbu	r3,-4(fp)
   13110:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   13114:	00000806 	br	13138 <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   13118:	e0bffe17 	ldw	r2,-8(fp)
   1311c:	1085883a 	add	r2,r2,r2
   13120:	10800044 	addi	r2,r2,1
   13124:	e0fffd17 	ldw	r3,-12(fp)
   13128:	1885883a 	add	r2,r3,r2
   1312c:	e0ffff03 	ldbu	r3,-4(fp)
   13130:	10c00025 	stbio	r3,0(r2)
  }
  return;
   13134:	0001883a 	nop
}
   13138:	e037883a 	mov	sp,fp
   1313c:	df000017 	ldw	fp,0(sp)
   13140:	dec00104 	addi	sp,sp,4
   13144:	f800283a 	ret

00013148 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13148:	defffc04 	addi	sp,sp,-16
   1314c:	df000315 	stw	fp,12(sp)
   13150:	df000304 	addi	fp,sp,12
   13154:	e13ffd15 	stw	r4,-12(fp)
   13158:	e17ffe15 	stw	r5,-8(fp)
   1315c:	3005883a 	mov	r2,r6
   13160:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   13164:	e0bffe17 	ldw	r2,-8(fp)
   13168:	1085883a 	add	r2,r2,r2
   1316c:	1085883a 	add	r2,r2,r2
   13170:	1007883a 	mov	r3,r2
   13174:	e0bffd17 	ldw	r2,-12(fp)
   13178:	10c5883a 	add	r2,r2,r3
   1317c:	e0ffff03 	ldbu	r3,-4(fp)
   13180:	10c00025 	stbio	r3,0(r2)
  return;
   13184:	0001883a 	nop
}
   13188:	e037883a 	mov	sp,fp
   1318c:	df000017 	ldw	fp,0(sp)
   13190:	dec00104 	addi	sp,sp,4
   13194:	f800283a 	ret

00013198 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13198:	defffc04 	addi	sp,sp,-16
   1319c:	df000315 	stw	fp,12(sp)
   131a0:	df000304 	addi	fp,sp,12
   131a4:	e13ffd15 	stw	r4,-12(fp)
   131a8:	e17ffe15 	stw	r5,-8(fp)
   131ac:	3005883a 	mov	r2,r6
   131b0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   131b4:	e0bffe17 	ldw	r2,-8(fp)
   131b8:	1085883a 	add	r2,r2,r2
   131bc:	1007883a 	mov	r3,r2
   131c0:	e0bffd17 	ldw	r2,-12(fp)
   131c4:	10c5883a 	add	r2,r2,r3
   131c8:	e0ffff03 	ldbu	r3,-4(fp)
   131cc:	10c0002d 	sthio	r3,0(r2)
  return;
   131d0:	0001883a 	nop
}
   131d4:	e037883a 	mov	sp,fp
   131d8:	df000017 	ldw	fp,0(sp)
   131dc:	dec00104 	addi	sp,sp,4
   131e0:	f800283a 	ret

000131e4 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   131e4:	defffc04 	addi	sp,sp,-16
   131e8:	df000315 	stw	fp,12(sp)
   131ec:	df000304 	addi	fp,sp,12
   131f0:	e13ffd15 	stw	r4,-12(fp)
   131f4:	e17ffe15 	stw	r5,-8(fp)
   131f8:	3005883a 	mov	r2,r6
   131fc:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   13200:	e0bffe17 	ldw	r2,-8(fp)
   13204:	1085883a 	add	r2,r2,r2
   13208:	1085883a 	add	r2,r2,r2
   1320c:	1007883a 	mov	r3,r2
   13210:	e0bffd17 	ldw	r2,-12(fp)
   13214:	10c5883a 	add	r2,r2,r3
   13218:	e0ffff03 	ldbu	r3,-4(fp)
   1321c:	10c0002d 	sthio	r3,0(r2)
  return;
   13220:	0001883a 	nop
}
   13224:	e037883a 	mov	sp,fp
   13228:	df000017 	ldw	fp,0(sp)
   1322c:	dec00104 	addi	sp,sp,4
   13230:	f800283a 	ret

00013234 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   13234:	defffc04 	addi	sp,sp,-16
   13238:	df000315 	stw	fp,12(sp)
   1323c:	df000304 	addi	fp,sp,12
   13240:	e13ffd15 	stw	r4,-12(fp)
   13244:	e17ffe15 	stw	r5,-8(fp)
   13248:	3005883a 	mov	r2,r6
   1324c:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   13250:	e0bffe17 	ldw	r2,-8(fp)
   13254:	1085883a 	add	r2,r2,r2
   13258:	1085883a 	add	r2,r2,r2
   1325c:	1007883a 	mov	r3,r2
   13260:	e0bffd17 	ldw	r2,-12(fp)
   13264:	10c5883a 	add	r2,r2,r3
   13268:	e0ffff03 	ldbu	r3,-4(fp)
   1326c:	10c00035 	stwio	r3,0(r2)
  return;
   13270:	0001883a 	nop
}
   13274:	e037883a 	mov	sp,fp
   13278:	df000017 	ldw	fp,0(sp)
   1327c:	dec00104 	addi	sp,sp,4
   13280:	f800283a 	ret

00013284 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   13284:	defffd04 	addi	sp,sp,-12
   13288:	df000215 	stw	fp,8(sp)
   1328c:	df000204 	addi	fp,sp,8
   13290:	e13ffe15 	stw	r4,-8(fp)
   13294:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   13298:	e0bfff17 	ldw	r2,-4(fp)
   1329c:	10c03fcc 	andi	r3,r2,255
   132a0:	e0bffe17 	ldw	r2,-8(fp)
   132a4:	10c00025 	stbio	r3,0(r2)
  return;
   132a8:	0001883a 	nop
}
   132ac:	e037883a 	mov	sp,fp
   132b0:	df000017 	ldw	fp,0(sp)
   132b4:	dec00104 	addi	sp,sp,4
   132b8:	f800283a 	ret

000132bc <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   132bc:	defffd04 	addi	sp,sp,-12
   132c0:	df000215 	stw	fp,8(sp)
   132c4:	df000204 	addi	fp,sp,8
   132c8:	e13ffe15 	stw	r4,-8(fp)
   132cc:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   132d0:	e0bfff17 	ldw	r2,-4(fp)
   132d4:	10ffffcc 	andi	r3,r2,65535
   132d8:	e0bffe17 	ldw	r2,-8(fp)
   132dc:	10c0002d 	sthio	r3,0(r2)
  return;
   132e0:	0001883a 	nop
}
   132e4:	e037883a 	mov	sp,fp
   132e8:	df000017 	ldw	fp,0(sp)
   132ec:	dec00104 	addi	sp,sp,4
   132f0:	f800283a 	ret

000132f4 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   132f4:	defffd04 	addi	sp,sp,-12
   132f8:	df000215 	stw	fp,8(sp)
   132fc:	df000204 	addi	fp,sp,8
   13300:	e13ffe15 	stw	r4,-8(fp)
   13304:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   13308:	e0ffff17 	ldw	r3,-4(fp)
   1330c:	e0bffe17 	ldw	r2,-8(fp)
   13310:	10c00035 	stwio	r3,0(r2)
  return;
   13314:	0001883a 	nop
}
   13318:	e037883a 	mov	sp,fp
   1331c:	df000017 	ldw	fp,0(sp)
   13320:	dec00104 	addi	sp,sp,4
   13324:	f800283a 	ret

00013328 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   13328:	defffd04 	addi	sp,sp,-12
   1332c:	df000215 	stw	fp,8(sp)
   13330:	df000204 	addi	fp,sp,8
   13334:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13338:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   1333c:	e0bfff17 	ldw	r2,-4(fp)
   13340:	10802f17 	ldw	r2,188(r2)
   13344:	10c000a0 	cmpeqi	r3,r2,2
   13348:	1800231e 	bne	r3,zero,133d8 <alt_set_flash_width_func+0xb0>
   1334c:	10c00120 	cmpeqi	r3,r2,4
   13350:	1800371e 	bne	r3,zero,13430 <alt_set_flash_width_func+0x108>
   13354:	10800060 	cmpeqi	r2,r2,1
   13358:	10003e26 	beq	r2,zero,13454 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   1335c:	e0ffff17 	ldw	r3,-4(fp)
   13360:	00800074 	movhi	r2,1
   13364:	108ca104 	addi	r2,r2,12932
   13368:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   1336c:	e0bfff17 	ldw	r2,-4(fp)
   13370:	10803017 	ldw	r2,192(r2)
   13374:	10800058 	cmpnei	r2,r2,1
   13378:	1000051e 	bne	r2,zero,13390 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   1337c:	e0ffff17 	ldw	r3,-4(fp)
   13380:	00800074 	movhi	r2,1
   13384:	108c2304 	addi	r2,r2,12428
   13388:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   1338c:	00003406 	br	13460 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   13390:	e0bfff17 	ldw	r2,-4(fp)
   13394:	10803017 	ldw	r2,192(r2)
   13398:	10800098 	cmpnei	r2,r2,2
   1339c:	1000051e 	bne	r2,zero,133b4 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   133a0:	e0ffff17 	ldw	r3,-4(fp)
   133a4:	00800074 	movhi	r2,1
   133a8:	108c3404 	addi	r2,r2,12496
   133ac:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   133b0:	00002b06 	br	13460 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   133b4:	e0bfff17 	ldw	r2,-4(fp)
   133b8:	10803017 	ldw	r2,192(r2)
   133bc:	10800118 	cmpnei	r2,r2,4
   133c0:	1000271e 	bne	r2,zero,13460 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   133c4:	e0ffff17 	ldw	r3,-4(fp)
   133c8:	00800074 	movhi	r2,1
   133cc:	108c5204 	addi	r2,r2,12616
   133d0:	18803415 	stw	r2,208(r3)
      }
      break;
   133d4:	00002206 	br	13460 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   133d8:	e0ffff17 	ldw	r3,-4(fp)
   133dc:	00800074 	movhi	r2,1
   133e0:	108caf04 	addi	r2,r2,12988
   133e4:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   133e8:	e0bfff17 	ldw	r2,-4(fp)
   133ec:	10803017 	ldw	r2,192(r2)
   133f0:	10800098 	cmpnei	r2,r2,2
   133f4:	1000051e 	bne	r2,zero,1340c <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   133f8:	e0ffff17 	ldw	r3,-4(fp)
   133fc:	00800074 	movhi	r2,1
   13400:	108c6604 	addi	r2,r2,12696
   13404:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13408:	00001706 	br	13468 <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   1340c:	e0bfff17 	ldw	r2,-4(fp)
   13410:	10803017 	ldw	r2,192(r2)
   13414:	10800118 	cmpnei	r2,r2,4
   13418:	1000131e 	bne	r2,zero,13468 <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   1341c:	e0ffff17 	ldw	r3,-4(fp)
   13420:	00800074 	movhi	r2,1
   13424:	108c7904 	addi	r2,r2,12772
   13428:	18803415 	stw	r2,208(r3)
      }

      break;
   1342c:	00000e06 	br	13468 <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   13430:	e0ffff17 	ldw	r3,-4(fp)
   13434:	00800074 	movhi	r2,1
   13438:	108cbd04 	addi	r2,r2,13044
   1343c:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   13440:	e0ffff17 	ldw	r3,-4(fp)
   13444:	00800074 	movhi	r2,1
   13448:	108c8d04 	addi	r2,r2,12852
   1344c:	18803415 	stw	r2,208(r3)
      break;
   13450:	00000606 	br	1346c <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   13454:	00bffcc4 	movi	r2,-13
   13458:	e0bffe15 	stw	r2,-8(fp)
   1345c:	00000306 	br	1346c <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   13460:	0001883a 	nop
   13464:	00000106 	br	1346c <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   13468:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   1346c:	e0bffe17 	ldw	r2,-8(fp)
   13470:	1000191e 	bne	r2,zero,134d8 <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   13474:	e0bfff17 	ldw	r2,-4(fp)
   13478:	10803017 	ldw	r2,192(r2)
   1347c:	10c000a0 	cmpeqi	r3,r2,2
   13480:	1800091e 	bne	r3,zero,134a8 <alt_set_flash_width_func+0x180>
   13484:	10c00120 	cmpeqi	r3,r2,4
   13488:	18000c1e 	bne	r3,zero,134bc <alt_set_flash_width_func+0x194>
   1348c:	10800060 	cmpeqi	r2,r2,1
   13490:	10000f26 	beq	r2,zero,134d0 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   13494:	e0ffff17 	ldw	r3,-4(fp)
   13498:	00800074 	movhi	r2,1
   1349c:	108bf404 	addi	r2,r2,12240
   134a0:	18803515 	stw	r2,212(r3)
        break;
   134a4:	00000c06 	br	134d8 <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   134a8:	e0ffff17 	ldw	r3,-4(fp)
   134ac:	00800074 	movhi	r2,1
   134b0:	108c0304 	addi	r2,r2,12300
   134b4:	18803515 	stw	r2,212(r3)
        break;
   134b8:	00000706 	br	134d8 <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   134bc:	e0ffff17 	ldw	r3,-4(fp)
   134c0:	00800074 	movhi	r2,1
   134c4:	108c1304 	addi	r2,r2,12364
   134c8:	18803515 	stw	r2,212(r3)
        break;
   134cc:	00000206 	br	134d8 <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   134d0:	00bffcc4 	movi	r2,-13
   134d4:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   134d8:	e0bffe17 	ldw	r2,-8(fp)
}
   134dc:	e037883a 	mov	sp,fp
   134e0:	df000017 	ldw	fp,0(sp)
   134e4:	dec00104 	addi	sp,sp,4
   134e8:	f800283a 	ret

000134ec <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   134ec:	defffd04 	addi	sp,sp,-12
   134f0:	df000215 	stw	fp,8(sp)
   134f4:	df000204 	addi	fp,sp,8
   134f8:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   134fc:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   13500:	e0bfff17 	ldw	r2,-4(fp)
   13504:	10802e17 	ldw	r2,184(r2)
   13508:	10c000a0 	cmpeqi	r3,r2,2
   1350c:	1800051e 	bne	r3,zero,13524 <alt_set_flash_algorithm_func+0x38>
   13510:	10c000e0 	cmpeqi	r3,r2,3
   13514:	18000c1e 	bne	r3,zero,13548 <alt_set_flash_algorithm_func+0x5c>
   13518:	10800060 	cmpeqi	r2,r2,1
   1351c:	10000a1e 	bne	r2,zero,13548 <alt_set_flash_algorithm_func+0x5c>
   13520:	00001206 	br	1356c <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   13524:	e0ffff17 	ldw	r3,-4(fp)
   13528:	00800074 	movhi	r2,1
   1352c:	109eca04 	addi	r2,r2,31528
   13530:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   13534:	e0ffff17 	ldw	r3,-4(fp)
   13538:	00800074 	movhi	r2,1
   1353c:	109eb004 	addi	r2,r2,31424
   13540:	18800915 	stw	r2,36(r3)
      break;
   13544:	00000b06 	br	13574 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   13548:	e0ffff17 	ldw	r3,-4(fp)
   1354c:	00800074 	movhi	r2,1
   13550:	109fe804 	addi	r2,r2,32672
   13554:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   13558:	e0ffff17 	ldw	r3,-4(fp)
   1355c:	00800074 	movhi	r2,1
   13560:	109fc804 	addi	r2,r2,32544
   13564:	18800915 	stw	r2,36(r3)
      break;
   13568:	00000206 	br	13574 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   1356c:	00bffec4 	movi	r2,-5
   13570:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   13574:	e0bffe17 	ldw	r2,-8(fp)
}
   13578:	e037883a 	mov	sp,fp
   1357c:	df000017 	ldw	fp,0(sp)
   13580:	dec00104 	addi	sp,sp,4
   13584:	f800283a 	ret

00013588 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   13588:	defffb04 	addi	sp,sp,-20
   1358c:	dfc00415 	stw	ra,16(sp)
   13590:	df000315 	stw	fp,12(sp)
   13594:	df000304 	addi	fp,sp,12
   13598:	e13ffe15 	stw	r4,-8(fp)
   1359c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   135a0:	e0bffe17 	ldw	r2,-8(fp)
   135a4:	10803517 	ldw	r2,212(r2)
   135a8:	e17fff17 	ldw	r5,-4(fp)
   135ac:	e13ffe17 	ldw	r4,-8(fp)
   135b0:	103ee83a 	callr	r2
   135b4:	10803fcc 	andi	r2,r2,255
   135b8:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   135bc:	e0bffe17 	ldw	r2,-8(fp)
   135c0:	10803517 	ldw	r2,212(r2)
   135c4:	e0ffff17 	ldw	r3,-4(fp)
   135c8:	18c00044 	addi	r3,r3,1
   135cc:	180b883a 	mov	r5,r3
   135d0:	e13ffe17 	ldw	r4,-8(fp)
   135d4:	103ee83a 	callr	r2
   135d8:	10803fcc 	andi	r2,r2,255
   135dc:	1004923a 	slli	r2,r2,8
   135e0:	1007883a 	mov	r3,r2
   135e4:	e0bffd0b 	ldhu	r2,-12(fp)
   135e8:	1884b03a 	or	r2,r3,r2
   135ec:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   135f0:	e0bffd0b 	ldhu	r2,-12(fp)
}
   135f4:	e037883a 	mov	sp,fp
   135f8:	dfc00117 	ldw	ra,4(sp)
   135fc:	df000017 	ldw	fp,0(sp)
   13600:	dec00204 	addi	sp,sp,8
   13604:	f800283a 	ret

00013608 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   13608:	defff304 	addi	sp,sp,-52
   1360c:	dfc00c15 	stw	ra,48(sp)
   13610:	df000b15 	stw	fp,44(sp)
   13614:	df000b04 	addi	fp,sp,44
   13618:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   1361c:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   13620:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   13624:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   13628:	e13fff17 	ldw	r4,-4(fp)
   1362c:	00143400 	call	14340 <alt_check_primary_table>
   13630:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   13634:	e0bff717 	ldw	r2,-36(fp)
   13638:	10015f1e 	bne	r2,zero,13bb8 <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   1363c:	e0bfff17 	ldw	r2,-4(fp)
   13640:	10803517 	ldw	r2,212(r2)
   13644:	014004c4 	movi	r5,19
   13648:	e13fff17 	ldw	r4,-4(fp)
   1364c:	103ee83a 	callr	r2
   13650:	10c03fcc 	andi	r3,r2,255
   13654:	e0bfff17 	ldw	r2,-4(fp)
   13658:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   1365c:	e0bfff17 	ldw	r2,-4(fp)
   13660:	10803517 	ldw	r2,212(r2)
   13664:	014007c4 	movi	r5,31
   13668:	e13fff17 	ldw	r4,-4(fp)
   1366c:	103ee83a 	callr	r2
   13670:	10803fcc 	andi	r2,r2,255
   13674:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   13678:	e0bfff17 	ldw	r2,-4(fp)
   1367c:	10803517 	ldw	r2,212(r2)
   13680:	014008c4 	movi	r5,35
   13684:	e13fff17 	ldw	r4,-4(fp)
   13688:	103ee83a 	callr	r2
   1368c:	10803fcc 	andi	r2,r2,255
   13690:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   13694:	e0bffa17 	ldw	r2,-24(fp)
   13698:	10000226 	beq	r2,zero,136a4 <alt_read_cfi_table+0x9c>
   1369c:	e0bffb17 	ldw	r2,-20(fp)
   136a0:	1000041e 	bne	r2,zero,136b4 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   136a4:	e0bfff17 	ldw	r2,-4(fp)
   136a8:	00c0fa04 	movi	r3,1000
   136ac:	10c03115 	stw	r3,196(r2)
   136b0:	00000706 	br	136d0 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   136b4:	00c00044 	movi	r3,1
   136b8:	e0bffa17 	ldw	r2,-24(fp)
   136bc:	1886983a 	sll	r3,r3,r2
   136c0:	e0bffb17 	ldw	r2,-20(fp)
   136c4:	1886983a 	sll	r3,r3,r2
   136c8:	e0bfff17 	ldw	r2,-4(fp)
   136cc:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   136d0:	e0bfff17 	ldw	r2,-4(fp)
   136d4:	10803517 	ldw	r2,212(r2)
   136d8:	01400844 	movi	r5,33
   136dc:	e13fff17 	ldw	r4,-4(fp)
   136e0:	103ee83a 	callr	r2
   136e4:	10803fcc 	andi	r2,r2,255
   136e8:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   136ec:	e0bfff17 	ldw	r2,-4(fp)
   136f0:	10803517 	ldw	r2,212(r2)
   136f4:	01400944 	movi	r5,37
   136f8:	e13fff17 	ldw	r4,-4(fp)
   136fc:	103ee83a 	callr	r2
   13700:	10803fcc 	andi	r2,r2,255
   13704:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   13708:	e0bffa17 	ldw	r2,-24(fp)
   1370c:	10000226 	beq	r2,zero,13718 <alt_read_cfi_table+0x110>
   13710:	e0bffb17 	ldw	r2,-20(fp)
   13714:	1000051e 	bne	r2,zero,1372c <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   13718:	e0ffff17 	ldw	r3,-4(fp)
   1371c:	00804c74 	movhi	r2,305
   13720:	108b4004 	addi	r2,r2,11520
   13724:	18803215 	stw	r2,200(r3)
   13728:	00000806 	br	1374c <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   1372c:	00c00044 	movi	r3,1
   13730:	e0bffa17 	ldw	r2,-24(fp)
   13734:	1886983a 	sll	r3,r3,r2
   13738:	e0bffb17 	ldw	r2,-20(fp)
   1373c:	1884983a 	sll	r2,r3,r2
   13740:	10c0fa24 	muli	r3,r2,1000
   13744:	e0bfff17 	ldw	r2,-4(fp)
   13748:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   1374c:	e0bfff17 	ldw	r2,-4(fp)
   13750:	10803517 	ldw	r2,212(r2)
   13754:	014009c4 	movi	r5,39
   13758:	e13fff17 	ldw	r4,-4(fp)
   1375c:	103ee83a 	callr	r2
   13760:	10803fcc 	andi	r2,r2,255
   13764:	00c00044 	movi	r3,1
   13768:	1884983a 	sll	r2,r3,r2
   1376c:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   13770:	e0bfff17 	ldw	r2,-4(fp)
   13774:	10803517 	ldw	r2,212(r2)
   13778:	01400b04 	movi	r5,44
   1377c:	e13fff17 	ldw	r4,-4(fp)
   13780:	103ee83a 	callr	r2
   13784:	10c03fcc 	andi	r3,r2,255
   13788:	e0bfff17 	ldw	r2,-4(fp)
   1378c:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   13790:	e0bfff17 	ldw	r2,-4(fp)
   13794:	10800c17 	ldw	r2,48(r2)
   13798:	10800250 	cmplti	r2,r2,9
   1379c:	1000031e 	bne	r2,zero,137ac <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   137a0:	00bffd04 	movi	r2,-12
   137a4:	e0bff715 	stw	r2,-36(fp)
   137a8:	00006006 	br	1392c <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   137ac:	e03ff515 	stw	zero,-44(fp)
   137b0:	00005506 	br	13908 <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   137b4:	e0bff517 	ldw	r2,-44(fp)
   137b8:	1085883a 	add	r2,r2,r2
   137bc:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   137c0:	10800b44 	addi	r2,r2,45
   137c4:	100b883a 	mov	r5,r2
   137c8:	e13fff17 	ldw	r4,-4(fp)
   137cc:	00135880 	call	13588 <alt_read_16bit_query_entry>
   137d0:	10ffffcc 	andi	r3,r2,65535
   137d4:	e13fff17 	ldw	r4,-4(fp)
   137d8:	e0bff517 	ldw	r2,-44(fp)
   137dc:	1004913a 	slli	r2,r2,4
   137e0:	2085883a 	add	r2,r4,r2
   137e4:	10800f04 	addi	r2,r2,60
   137e8:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   137ec:	e0ffff17 	ldw	r3,-4(fp)
   137f0:	e0bff517 	ldw	r2,-44(fp)
   137f4:	1004913a 	slli	r2,r2,4
   137f8:	1885883a 	add	r2,r3,r2
   137fc:	10800f04 	addi	r2,r2,60
   13800:	10800017 	ldw	r2,0(r2)
   13804:	10c00044 	addi	r3,r2,1
   13808:	e13fff17 	ldw	r4,-4(fp)
   1380c:	e0bff517 	ldw	r2,-44(fp)
   13810:	1004913a 	slli	r2,r2,4
   13814:	2085883a 	add	r2,r4,r2
   13818:	10800f04 	addi	r2,r2,60
   1381c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   13820:	e0bff517 	ldw	r2,-44(fp)
   13824:	1085883a 	add	r2,r2,r2
   13828:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   1382c:	10800bc4 	addi	r2,r2,47
   13830:	100b883a 	mov	r5,r2
   13834:	e13fff17 	ldw	r4,-4(fp)
   13838:	00135880 	call	13588 <alt_read_16bit_query_entry>
   1383c:	10ffffcc 	andi	r3,r2,65535
   13840:	e13fff17 	ldw	r4,-4(fp)
   13844:	e0bff517 	ldw	r2,-44(fp)
   13848:	10800104 	addi	r2,r2,4
   1384c:	1004913a 	slli	r2,r2,4
   13850:	2085883a 	add	r2,r4,r2
   13854:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   13858:	e0ffff17 	ldw	r3,-4(fp)
   1385c:	e0bff517 	ldw	r2,-44(fp)
   13860:	10800104 	addi	r2,r2,4
   13864:	1004913a 	slli	r2,r2,4
   13868:	1885883a 	add	r2,r3,r2
   1386c:	10800017 	ldw	r2,0(r2)
   13870:	1006923a 	slli	r3,r2,8
   13874:	e13fff17 	ldw	r4,-4(fp)
   13878:	e0bff517 	ldw	r2,-44(fp)
   1387c:	10800104 	addi	r2,r2,4
   13880:	1004913a 	slli	r2,r2,4
   13884:	2085883a 	add	r2,r4,r2
   13888:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   1388c:	e0ffff17 	ldw	r3,-4(fp)
   13890:	e0bff517 	ldw	r2,-44(fp)
   13894:	1004913a 	slli	r2,r2,4
   13898:	1885883a 	add	r2,r3,r2
   1389c:	10800f04 	addi	r2,r2,60
   138a0:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   138a4:	e13fff17 	ldw	r4,-4(fp)
   138a8:	e0bff517 	ldw	r2,-44(fp)
   138ac:	10800104 	addi	r2,r2,4
   138b0:	1004913a 	slli	r2,r2,4
   138b4:	2085883a 	add	r2,r4,r2
   138b8:	10800017 	ldw	r2,0(r2)
   138bc:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   138c0:	e13fff17 	ldw	r4,-4(fp)
   138c4:	e0bff517 	ldw	r2,-44(fp)
   138c8:	1004913a 	slli	r2,r2,4
   138cc:	2085883a 	add	r2,r4,r2
   138d0:	10800e04 	addi	r2,r2,56
   138d4:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   138d8:	e0ffff17 	ldw	r3,-4(fp)
   138dc:	e0bff517 	ldw	r2,-44(fp)
   138e0:	1004913a 	slli	r2,r2,4
   138e4:	1885883a 	add	r2,r3,r2
   138e8:	10800e04 	addi	r2,r2,56
   138ec:	10800017 	ldw	r2,0(r2)
   138f0:	e0fff817 	ldw	r3,-32(fp)
   138f4:	1885883a 	add	r2,r3,r2
   138f8:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   138fc:	e0bff517 	ldw	r2,-44(fp)
   13900:	10800044 	addi	r2,r2,1
   13904:	e0bff515 	stw	r2,-44(fp)
   13908:	e0bfff17 	ldw	r2,-4(fp)
   1390c:	10800c17 	ldw	r2,48(r2)
   13910:	e0fff517 	ldw	r3,-44(fp)
   13914:	18bfa716 	blt	r3,r2,137b4 <__alt_data_end+0xf00137b4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   13918:	e0fff817 	ldw	r3,-32(fp)
   1391c:	e0bffc17 	ldw	r2,-16(fp)
   13920:	18800226 	beq	r3,r2,1392c <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   13924:	00bffb44 	movi	r2,-19
   13928:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   1392c:	e0bfff17 	ldw	r2,-4(fp)
   13930:	10803517 	ldw	r2,212(r2)
   13934:	e0ffff17 	ldw	r3,-4(fp)
   13938:	18c03317 	ldw	r3,204(r3)
   1393c:	18c003c4 	addi	r3,r3,15
   13940:	180b883a 	mov	r5,r3
   13944:	e13fff17 	ldw	r4,-4(fp)
   13948:	103ee83a 	callr	r2
   1394c:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   13950:	e0bfff17 	ldw	r2,-4(fp)
   13954:	10802e17 	ldw	r2,184(r2)
   13958:	10800098 	cmpnei	r2,r2,2
   1395c:	1000601e 	bne	r2,zero,13ae0 <alt_read_cfi_table+0x4d8>
   13960:	e0bffd03 	ldbu	r2,-12(fp)
   13964:	108000d8 	cmpnei	r2,r2,3
   13968:	10005d1e 	bne	r2,zero,13ae0 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   1396c:	e0bfff17 	ldw	r2,-4(fp)
   13970:	10800c17 	ldw	r2,48(r2)
   13974:	10bfffc4 	addi	r2,r2,-1
   13978:	e0bff515 	stw	r2,-44(fp)
   1397c:	e03ff615 	stw	zero,-40(fp)
   13980:	00005406 	br	13ad4 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   13984:	e0ffff17 	ldw	r3,-4(fp)
   13988:	e0bff517 	ldw	r2,-44(fp)
   1398c:	1004913a 	slli	r2,r2,4
   13990:	1885883a 	add	r2,r3,r2
   13994:	10800e04 	addi	r2,r2,56
   13998:	10800017 	ldw	r2,0(r2)
   1399c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   139a0:	e0ffff17 	ldw	r3,-4(fp)
   139a4:	e0bff617 	ldw	r2,-40(fp)
   139a8:	1004913a 	slli	r2,r2,4
   139ac:	1885883a 	add	r2,r3,r2
   139b0:	10800e04 	addi	r2,r2,56
   139b4:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   139b8:	e13fff17 	ldw	r4,-4(fp)
   139bc:	e0bff517 	ldw	r2,-44(fp)
   139c0:	1004913a 	slli	r2,r2,4
   139c4:	2085883a 	add	r2,r4,r2
   139c8:	10800e04 	addi	r2,r2,56
   139cc:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   139d0:	e0ffff17 	ldw	r3,-4(fp)
   139d4:	e0bff617 	ldw	r2,-40(fp)
   139d8:	1004913a 	slli	r2,r2,4
   139dc:	1885883a 	add	r2,r3,r2
   139e0:	10800e04 	addi	r2,r2,56
   139e4:	e0fffe17 	ldw	r3,-8(fp)
   139e8:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   139ec:	e0ffff17 	ldw	r3,-4(fp)
   139f0:	e0bff517 	ldw	r2,-44(fp)
   139f4:	10800104 	addi	r2,r2,4
   139f8:	1004913a 	slli	r2,r2,4
   139fc:	1885883a 	add	r2,r3,r2
   13a00:	10800017 	ldw	r2,0(r2)
   13a04:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   13a08:	e0ffff17 	ldw	r3,-4(fp)
   13a0c:	e0bff617 	ldw	r2,-40(fp)
   13a10:	10800104 	addi	r2,r2,4
   13a14:	1004913a 	slli	r2,r2,4
   13a18:	1885883a 	add	r2,r3,r2
   13a1c:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   13a20:	e13fff17 	ldw	r4,-4(fp)
   13a24:	e0bff517 	ldw	r2,-44(fp)
   13a28:	10800104 	addi	r2,r2,4
   13a2c:	1004913a 	slli	r2,r2,4
   13a30:	2085883a 	add	r2,r4,r2
   13a34:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   13a38:	e0ffff17 	ldw	r3,-4(fp)
   13a3c:	e0bff617 	ldw	r2,-40(fp)
   13a40:	10800104 	addi	r2,r2,4
   13a44:	1004913a 	slli	r2,r2,4
   13a48:	1885883a 	add	r2,r3,r2
   13a4c:	e0fffe17 	ldw	r3,-8(fp)
   13a50:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   13a54:	e0ffff17 	ldw	r3,-4(fp)
   13a58:	e0bff517 	ldw	r2,-44(fp)
   13a5c:	1004913a 	slli	r2,r2,4
   13a60:	1885883a 	add	r2,r3,r2
   13a64:	10800f04 	addi	r2,r2,60
   13a68:	10800017 	ldw	r2,0(r2)
   13a6c:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   13a70:	e0ffff17 	ldw	r3,-4(fp)
   13a74:	e0bff617 	ldw	r2,-40(fp)
   13a78:	1004913a 	slli	r2,r2,4
   13a7c:	1885883a 	add	r2,r3,r2
   13a80:	10800f04 	addi	r2,r2,60
   13a84:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   13a88:	e13fff17 	ldw	r4,-4(fp)
   13a8c:	e0bff517 	ldw	r2,-44(fp)
   13a90:	1004913a 	slli	r2,r2,4
   13a94:	2085883a 	add	r2,r4,r2
   13a98:	10800f04 	addi	r2,r2,60
   13a9c:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   13aa0:	e0ffff17 	ldw	r3,-4(fp)
   13aa4:	e0bff617 	ldw	r2,-40(fp)
   13aa8:	1004913a 	slli	r2,r2,4
   13aac:	1885883a 	add	r2,r3,r2
   13ab0:	10800f04 	addi	r2,r2,60
   13ab4:	e0fffe17 	ldw	r3,-8(fp)
   13ab8:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   13abc:	e0bff517 	ldw	r2,-44(fp)
   13ac0:	10bfffc4 	addi	r2,r2,-1
   13ac4:	e0bff515 	stw	r2,-44(fp)
   13ac8:	e0bff617 	ldw	r2,-40(fp)
   13acc:	10800044 	addi	r2,r2,1
   13ad0:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   13ad4:	e0bff617 	ldw	r2,-40(fp)
   13ad8:	e0fff517 	ldw	r3,-44(fp)
   13adc:	18bfa90e 	bge	r3,r2,13984 <__alt_data_end+0xf0013984>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   13ae0:	e03ff515 	stw	zero,-44(fp)
   13ae4:	00001306 	br	13b34 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   13ae8:	e0ffff17 	ldw	r3,-4(fp)
   13aec:	e0bff517 	ldw	r2,-44(fp)
   13af0:	1004913a 	slli	r2,r2,4
   13af4:	1885883a 	add	r2,r3,r2
   13af8:	10800d04 	addi	r2,r2,52
   13afc:	e0fff917 	ldw	r3,-28(fp)
   13b00:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   13b04:	e0ffff17 	ldw	r3,-4(fp)
   13b08:	e0bff517 	ldw	r2,-44(fp)
   13b0c:	1004913a 	slli	r2,r2,4
   13b10:	1885883a 	add	r2,r3,r2
   13b14:	10800e04 	addi	r2,r2,56
   13b18:	10800017 	ldw	r2,0(r2)
   13b1c:	e0fff917 	ldw	r3,-28(fp)
   13b20:	1885883a 	add	r2,r3,r2
   13b24:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   13b28:	e0bff517 	ldw	r2,-44(fp)
   13b2c:	10800044 	addi	r2,r2,1
   13b30:	e0bff515 	stw	r2,-44(fp)
   13b34:	e0bfff17 	ldw	r2,-4(fp)
   13b38:	10800c17 	ldw	r2,48(r2)
   13b3c:	e0fff517 	ldw	r3,-44(fp)
   13b40:	18bfe916 	blt	r3,r2,13ae8 <__alt_data_end+0xf0013ae8>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   13b44:	e0bfff17 	ldw	r2,-4(fp)
   13b48:	10802e17 	ldw	r2,184(r2)
   13b4c:	10c000a0 	cmpeqi	r3,r2,2
   13b50:	1800051e 	bne	r3,zero,13b68 <alt_read_cfi_table+0x560>
   13b54:	10c000e0 	cmpeqi	r3,r2,3
   13b58:	18000c1e 	bne	r3,zero,13b8c <alt_read_cfi_table+0x584>
   13b5c:	10800060 	cmpeqi	r2,r2,1
   13b60:	10000a1e 	bne	r2,zero,13b8c <alt_read_cfi_table+0x584>
   13b64:	00001206 	br	13bb0 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   13b68:	e0bfff17 	ldw	r2,-4(fp)
   13b6c:	10803417 	ldw	r2,208(r2)
   13b70:	e0ffff17 	ldw	r3,-4(fp)
   13b74:	18c00a17 	ldw	r3,40(r3)
   13b78:	01803c04 	movi	r6,240
   13b7c:	01401544 	movi	r5,85
   13b80:	1809883a 	mov	r4,r3
   13b84:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   13b88:	00000b06 	br	13bb8 <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   13b8c:	e0bfff17 	ldw	r2,-4(fp)
   13b90:	10803417 	ldw	r2,208(r2)
   13b94:	e0ffff17 	ldw	r3,-4(fp)
   13b98:	18c00a17 	ldw	r3,40(r3)
   13b9c:	01803fc4 	movi	r6,255
   13ba0:	01401544 	movi	r5,85
   13ba4:	1809883a 	mov	r4,r3
   13ba8:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   13bac:	00000206 	br	13bb8 <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   13bb0:	00bffec4 	movi	r2,-5
   13bb4:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   13bb8:	e0bff717 	ldw	r2,-36(fp)
}
   13bbc:	e037883a 	mov	sp,fp
   13bc0:	dfc00117 	ldw	ra,4(sp)
   13bc4:	df000017 	ldw	fp,0(sp)
   13bc8:	dec00204 	addi	sp,sp,8
   13bcc:	f800283a 	ret

00013bd0 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   13bd0:	defff704 	addi	sp,sp,-36
   13bd4:	dfc00815 	stw	ra,32(sp)
   13bd8:	df000715 	stw	fp,28(sp)
   13bdc:	df000704 	addi	fp,sp,28
   13be0:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   13be4:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13be8:	e0bfff17 	ldw	r2,-4(fp)
   13bec:	10800a17 	ldw	r2,40(r2)
   13bf0:	01802604 	movi	r6,152
   13bf4:	01401544 	movi	r5,85
   13bf8:	1009883a 	mov	r4,r2
   13bfc:	001308c0 	call	1308c <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   13c00:	e03ff915 	stw	zero,-28(fp)
   13c04:	00000f06 	br	13c44 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   13c08:	e0bfff17 	ldw	r2,-4(fp)
   13c0c:	10800a17 	ldw	r2,40(r2)
   13c10:	e0fff917 	ldw	r3,-28(fp)
   13c14:	18c00404 	addi	r3,r3,16
   13c18:	10c5883a 	add	r2,r2,r3
   13c1c:	10800023 	ldbuio	r2,0(r2)
   13c20:	10803fcc 	andi	r2,r2,255
   13c24:	1009883a 	mov	r4,r2
   13c28:	e0fffb84 	addi	r3,fp,-18
   13c2c:	e0bff917 	ldw	r2,-28(fp)
   13c30:	1885883a 	add	r2,r3,r2
   13c34:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   13c38:	e0bff917 	ldw	r2,-28(fp)
   13c3c:	10800044 	addi	r2,r2,1
   13c40:	e0bff915 	stw	r2,-28(fp)
   13c44:	e0bff917 	ldw	r2,-28(fp)
   13c48:	108000d0 	cmplti	r2,r2,3
   13c4c:	103fee1e 	bne	r2,zero,13c08 <__alt_data_end+0xf0013c08>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   13c50:	e0bffb83 	ldbu	r2,-18(fp)
   13c54:	10803fcc 	andi	r2,r2,255
   13c58:	10801458 	cmpnei	r2,r2,81
   13c5c:	10001d1e 	bne	r2,zero,13cd4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   13c60:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   13c64:	10803fcc 	andi	r2,r2,255
   13c68:	10801498 	cmpnei	r2,r2,82
   13c6c:	1000191e 	bne	r2,zero,13cd4 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   13c70:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   13c74:	10803fcc 	andi	r2,r2,255
   13c78:	10801658 	cmpnei	r2,r2,89
   13c7c:	1000151e 	bne	r2,zero,13cd4 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   13c80:	e0bfff17 	ldw	r2,-4(fp)
   13c84:	00c00044 	movi	r3,1
   13c88:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   13c8c:	e0bfff17 	ldw	r2,-4(fp)
   13c90:	00c00044 	movi	r3,1
   13c94:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   13c98:	e0bfff17 	ldw	r2,-4(fp)
   13c9c:	10800a17 	ldw	r2,40(r2)
   13ca0:	10800a04 	addi	r2,r2,40
   13ca4:	1080002b 	ldhuio	r2,0(r2)
   13ca8:	10bfffcc 	andi	r2,r2,65535
   13cac:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   13cb0:	e0bffb0b 	ldhu	r2,-20(fp)
   13cb4:	10800044 	addi	r2,r2,1
   13cb8:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   13cbc:	e0bffb0b 	ldhu	r2,-20(fp)
   13cc0:	1080004c 	andi	r2,r2,1
   13cc4:	1001981e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   13cc8:	00bffb44 	movi	r2,-19
   13ccc:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   13cd0:	00019506 	br	14328 <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13cd4:	e0bfff17 	ldw	r2,-4(fp)
   13cd8:	10800a17 	ldw	r2,40(r2)
   13cdc:	01802604 	movi	r6,152
   13ce0:	01401544 	movi	r5,85
   13ce4:	1009883a 	mov	r4,r2
   13ce8:	00130d00 	call	130d0 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   13cec:	e03ff915 	stw	zero,-28(fp)
   13cf0:	00000f06 	br	13d30 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   13cf4:	e0bfff17 	ldw	r2,-4(fp)
   13cf8:	10800a17 	ldw	r2,40(r2)
   13cfc:	e0fff917 	ldw	r3,-28(fp)
   13d00:	18c00804 	addi	r3,r3,32
   13d04:	10c5883a 	add	r2,r2,r3
   13d08:	10800023 	ldbuio	r2,0(r2)
   13d0c:	10803fcc 	andi	r2,r2,255
   13d10:	1009883a 	mov	r4,r2
   13d14:	e0fffb84 	addi	r3,fp,-18
   13d18:	e0bff917 	ldw	r2,-28(fp)
   13d1c:	1885883a 	add	r2,r3,r2
   13d20:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   13d24:	e0bff917 	ldw	r2,-28(fp)
   13d28:	10800044 	addi	r2,r2,1
   13d2c:	e0bff915 	stw	r2,-28(fp)
   13d30:	e0bff917 	ldw	r2,-28(fp)
   13d34:	10800190 	cmplti	r2,r2,6
   13d38:	103fee1e 	bne	r2,zero,13cf4 <__alt_data_end+0xf0013cf4>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   13d3c:	e0bffb83 	ldbu	r2,-18(fp)
   13d40:	10803fcc 	andi	r2,r2,255
   13d44:	10801458 	cmpnei	r2,r2,81
   13d48:	1000291e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   13d4c:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   13d50:	10803fcc 	andi	r2,r2,255
   13d54:	10801458 	cmpnei	r2,r2,81
   13d58:	1000251e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   13d5c:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   13d60:	10803fcc 	andi	r2,r2,255
   13d64:	10801498 	cmpnei	r2,r2,82
   13d68:	1000211e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   13d6c:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   13d70:	10803fcc 	andi	r2,r2,255
   13d74:	10801498 	cmpnei	r2,r2,82
   13d78:	10001d1e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   13d7c:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   13d80:	10803fcc 	andi	r2,r2,255
   13d84:	10801658 	cmpnei	r2,r2,89
   13d88:	1000191e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   13d8c:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   13d90:	10803fcc 	andi	r2,r2,255
   13d94:	10801658 	cmpnei	r2,r2,89
   13d98:	1000151e 	bne	r2,zero,13df0 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   13d9c:	e0bfff17 	ldw	r2,-4(fp)
   13da0:	00c00044 	movi	r3,1
   13da4:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   13da8:	e0bfff17 	ldw	r2,-4(fp)
   13dac:	00c00084 	movi	r3,2
   13db0:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   13db4:	e0bfff17 	ldw	r2,-4(fp)
   13db8:	10800a17 	ldw	r2,40(r2)
   13dbc:	10801404 	addi	r2,r2,80
   13dc0:	1080002b 	ldhuio	r2,0(r2)
   13dc4:	10bfffcc 	andi	r2,r2,65535
   13dc8:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   13dcc:	e0bffb0b 	ldhu	r2,-20(fp)
   13dd0:	10800044 	addi	r2,r2,1
   13dd4:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   13dd8:	e0bffb0b 	ldhu	r2,-20(fp)
   13ddc:	1080004c 	andi	r2,r2,1
   13de0:	1001511e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   13de4:	00bffb44 	movi	r2,-19
   13de8:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   13dec:	00014e06 	br	14328 <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13df0:	e0bfff17 	ldw	r2,-4(fp)
   13df4:	10800a17 	ldw	r2,40(r2)
   13df8:	01802604 	movi	r6,152
   13dfc:	01401544 	movi	r5,85
   13e00:	1009883a 	mov	r4,r2
   13e04:	00131980 	call	13198 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   13e08:	e03ff915 	stw	zero,-28(fp)
   13e0c:	00000f06 	br	13e4c <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   13e10:	e0bfff17 	ldw	r2,-4(fp)
   13e14:	10800a17 	ldw	r2,40(r2)
   13e18:	e0fff917 	ldw	r3,-28(fp)
   13e1c:	18c00804 	addi	r3,r3,32
   13e20:	10c5883a 	add	r2,r2,r3
   13e24:	10800023 	ldbuio	r2,0(r2)
   13e28:	10803fcc 	andi	r2,r2,255
   13e2c:	1009883a 	mov	r4,r2
   13e30:	e0fffb84 	addi	r3,fp,-18
   13e34:	e0bff917 	ldw	r2,-28(fp)
   13e38:	1885883a 	add	r2,r3,r2
   13e3c:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   13e40:	e0bff917 	ldw	r2,-28(fp)
   13e44:	10800044 	addi	r2,r2,1
   13e48:	e0bff915 	stw	r2,-28(fp)
   13e4c:	e0bff917 	ldw	r2,-28(fp)
   13e50:	10800190 	cmplti	r2,r2,6
   13e54:	103fee1e 	bne	r2,zero,13e10 <__alt_data_end+0xf0013e10>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   13e58:	e0bffb83 	ldbu	r2,-18(fp)
   13e5c:	10803fcc 	andi	r2,r2,255
   13e60:	10801458 	cmpnei	r2,r2,81
   13e64:	1000261e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   13e68:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   13e6c:	10803fcc 	andi	r2,r2,255
   13e70:	1000231e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   13e74:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   13e78:	10803fcc 	andi	r2,r2,255
   13e7c:	10801498 	cmpnei	r2,r2,82
   13e80:	10001f1e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   13e84:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   13e88:	10803fcc 	andi	r2,r2,255
   13e8c:	10001c1e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   13e90:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   13e94:	10803fcc 	andi	r2,r2,255
   13e98:	10801658 	cmpnei	r2,r2,89
   13e9c:	1000181e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   13ea0:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   13ea4:	10803fcc 	andi	r2,r2,255
   13ea8:	1000151e 	bne	r2,zero,13f00 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   13eac:	e0bfff17 	ldw	r2,-4(fp)
   13eb0:	00c00084 	movi	r3,2
   13eb4:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   13eb8:	e0bfff17 	ldw	r2,-4(fp)
   13ebc:	00c00084 	movi	r3,2
   13ec0:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   13ec4:	e0bfff17 	ldw	r2,-4(fp)
   13ec8:	10800a17 	ldw	r2,40(r2)
   13ecc:	10801404 	addi	r2,r2,80
   13ed0:	1080002b 	ldhuio	r2,0(r2)
   13ed4:	10bfffcc 	andi	r2,r2,65535
   13ed8:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   13edc:	e0bffb0b 	ldhu	r2,-20(fp)
   13ee0:	10800044 	addi	r2,r2,1
   13ee4:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   13ee8:	e0bffb0b 	ldhu	r2,-20(fp)
   13eec:	1080008c 	andi	r2,r2,2
   13ef0:	10010d1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   13ef4:	00bffb44 	movi	r2,-19
   13ef8:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   13efc:	00010a06 	br	14328 <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   13f00:	e0bfff17 	ldw	r2,-4(fp)
   13f04:	10800a17 	ldw	r2,40(r2)
   13f08:	01802604 	movi	r6,152
   13f0c:	01401544 	movi	r5,85
   13f10:	1009883a 	mov	r4,r2
   13f14:	00132340 	call	13234 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   13f18:	e03ff915 	stw	zero,-28(fp)
   13f1c:	00000f06 	br	13f5c <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   13f20:	e0bfff17 	ldw	r2,-4(fp)
   13f24:	10800a17 	ldw	r2,40(r2)
   13f28:	e0fff917 	ldw	r3,-28(fp)
   13f2c:	18c01004 	addi	r3,r3,64
   13f30:	10c5883a 	add	r2,r2,r3
   13f34:	10800023 	ldbuio	r2,0(r2)
   13f38:	10803fcc 	andi	r2,r2,255
   13f3c:	1009883a 	mov	r4,r2
   13f40:	e0fffb84 	addi	r3,fp,-18
   13f44:	e0bff917 	ldw	r2,-28(fp)
   13f48:	1885883a 	add	r2,r3,r2
   13f4c:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   13f50:	e0bff917 	ldw	r2,-28(fp)
   13f54:	10800044 	addi	r2,r2,1
   13f58:	e0bff915 	stw	r2,-28(fp)
   13f5c:	e0bff917 	ldw	r2,-28(fp)
   13f60:	10800310 	cmplti	r2,r2,12
   13f64:	103fee1e 	bne	r2,zero,13f20 <__alt_data_end+0xf0013f20>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   13f68:	e0bffb83 	ldbu	r2,-18(fp)
   13f6c:	10803fcc 	andi	r2,r2,255
   13f70:	10801458 	cmpnei	r2,r2,81
   13f74:	1000371e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   13f78:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   13f7c:	10803fcc 	andi	r2,r2,255
   13f80:	1000341e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   13f84:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   13f88:	10803fcc 	andi	r2,r2,255
   13f8c:	1000311e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   13f90:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   13f94:	10803fcc 	andi	r2,r2,255
   13f98:	10002e1e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   13f9c:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   13fa0:	10803fcc 	andi	r2,r2,255
   13fa4:	10801498 	cmpnei	r2,r2,82
   13fa8:	10002a1e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   13fac:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   13fb0:	10803fcc 	andi	r2,r2,255
   13fb4:	1000271e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   13fb8:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   13fbc:	10803fcc 	andi	r2,r2,255
   13fc0:	1000241e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   13fc4:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   13fc8:	10803fcc 	andi	r2,r2,255
   13fcc:	1000211e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   13fd0:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   13fd4:	10803fcc 	andi	r2,r2,255
   13fd8:	10801658 	cmpnei	r2,r2,89
   13fdc:	10001d1e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   13fe0:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   13fe4:	10803fcc 	andi	r2,r2,255
   13fe8:	10001a1e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   13fec:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   13ff0:	10803fcc 	andi	r2,r2,255
   13ff4:	1000171e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   13ff8:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   13ffc:	10803fcc 	andi	r2,r2,255
   14000:	1000141e 	bne	r2,zero,14054 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   14004:	e0bfff17 	ldw	r2,-4(fp)
   14008:	00c00104 	movi	r3,4
   1400c:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   14010:	e0bfff17 	ldw	r2,-4(fp)
   14014:	00c00104 	movi	r3,4
   14018:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1401c:	e0bfff17 	ldw	r2,-4(fp)
   14020:	10800a17 	ldw	r2,40(r2)
   14024:	10802804 	addi	r2,r2,160
   14028:	10800037 	ldwio	r2,0(r2)
   1402c:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   14030:	e0bffb0b 	ldhu	r2,-20(fp)
   14034:	10800044 	addi	r2,r2,1
   14038:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   1403c:	e0bffb0b 	ldhu	r2,-20(fp)
   14040:	1080010c 	andi	r2,r2,4
   14044:	1000b81e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   14048:	00bffb44 	movi	r2,-19
   1404c:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   14050:	0000b506 	br	14328 <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14054:	e0bfff17 	ldw	r2,-4(fp)
   14058:	10800a17 	ldw	r2,40(r2)
   1405c:	01802604 	movi	r6,152
   14060:	01401544 	movi	r5,85
   14064:	1009883a 	mov	r4,r2
   14068:	00131e40 	call	131e4 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   1406c:	e03ff915 	stw	zero,-28(fp)
   14070:	00000f06 	br	140b0 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   14074:	e0bfff17 	ldw	r2,-4(fp)
   14078:	10800a17 	ldw	r2,40(r2)
   1407c:	e0fff917 	ldw	r3,-28(fp)
   14080:	18c01004 	addi	r3,r3,64
   14084:	10c5883a 	add	r2,r2,r3
   14088:	10800023 	ldbuio	r2,0(r2)
   1408c:	10803fcc 	andi	r2,r2,255
   14090:	1009883a 	mov	r4,r2
   14094:	e0fffb84 	addi	r3,fp,-18
   14098:	e0bff917 	ldw	r2,-28(fp)
   1409c:	1885883a 	add	r2,r3,r2
   140a0:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   140a4:	e0bff917 	ldw	r2,-28(fp)
   140a8:	10800044 	addi	r2,r2,1
   140ac:	e0bff915 	stw	r2,-28(fp)
   140b0:	e0bff917 	ldw	r2,-28(fp)
   140b4:	10800310 	cmplti	r2,r2,12
   140b8:	103fee1e 	bne	r2,zero,14074 <__alt_data_end+0xf0014074>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   140bc:	e0bffb83 	ldbu	r2,-18(fp)
   140c0:	10803fcc 	andi	r2,r2,255
   140c4:	10801458 	cmpnei	r2,r2,81
   140c8:	10003a1e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   140cc:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   140d0:	10803fcc 	andi	r2,r2,255
   140d4:	1000371e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   140d8:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   140dc:	10803fcc 	andi	r2,r2,255
   140e0:	10801458 	cmpnei	r2,r2,81
   140e4:	1000331e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   140e8:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   140ec:	10803fcc 	andi	r2,r2,255
   140f0:	1000301e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   140f4:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   140f8:	10803fcc 	andi	r2,r2,255
   140fc:	10801498 	cmpnei	r2,r2,82
   14100:	10002c1e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14104:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   14108:	10803fcc 	andi	r2,r2,255
   1410c:	1000291e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14110:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   14114:	10803fcc 	andi	r2,r2,255
   14118:	10801498 	cmpnei	r2,r2,82
   1411c:	1000251e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14120:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   14124:	10803fcc 	andi	r2,r2,255
   14128:	1000221e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   1412c:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   14130:	10803fcc 	andi	r2,r2,255
   14134:	10801658 	cmpnei	r2,r2,89
   14138:	10001e1e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1413c:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   14140:	10803fcc 	andi	r2,r2,255
   14144:	10001b1e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   14148:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   1414c:	10803fcc 	andi	r2,r2,255
   14150:	10801658 	cmpnei	r2,r2,89
   14154:	1000171e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   14158:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1415c:	10803fcc 	andi	r2,r2,255
   14160:	1000141e 	bne	r2,zero,141b4 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   14164:	e0bfff17 	ldw	r2,-4(fp)
   14168:	00c00084 	movi	r3,2
   1416c:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   14170:	e0bfff17 	ldw	r2,-4(fp)
   14174:	00c00104 	movi	r3,4
   14178:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   1417c:	e0bfff17 	ldw	r2,-4(fp)
   14180:	10800a17 	ldw	r2,40(r2)
   14184:	10802804 	addi	r2,r2,160
   14188:	10800037 	ldwio	r2,0(r2)
   1418c:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   14190:	e0bffb0b 	ldhu	r2,-20(fp)
   14194:	10800044 	addi	r2,r2,1
   14198:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   1419c:	e0bffb0b 	ldhu	r2,-20(fp)
   141a0:	1080010c 	andi	r2,r2,4
   141a4:	1000601e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   141a8:	00bffb44 	movi	r2,-19
   141ac:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   141b0:	00005d06 	br	14328 <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   141b4:	e0bfff17 	ldw	r2,-4(fp)
   141b8:	10800a17 	ldw	r2,40(r2)
   141bc:	01802604 	movi	r6,152
   141c0:	01401544 	movi	r5,85
   141c4:	1009883a 	mov	r4,r2
   141c8:	00131480 	call	13148 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   141cc:	e03ff915 	stw	zero,-28(fp)
   141d0:	00000f06 	br	14210 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   141d4:	e0bfff17 	ldw	r2,-4(fp)
   141d8:	10800a17 	ldw	r2,40(r2)
   141dc:	e0fff917 	ldw	r3,-28(fp)
   141e0:	18c01004 	addi	r3,r3,64
   141e4:	10c5883a 	add	r2,r2,r3
   141e8:	10800023 	ldbuio	r2,0(r2)
   141ec:	10803fcc 	andi	r2,r2,255
   141f0:	1009883a 	mov	r4,r2
   141f4:	e0fffb84 	addi	r3,fp,-18
   141f8:	e0bff917 	ldw	r2,-28(fp)
   141fc:	1885883a 	add	r2,r3,r2
   14200:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   14204:	e0bff917 	ldw	r2,-28(fp)
   14208:	10800044 	addi	r2,r2,1
   1420c:	e0bff915 	stw	r2,-28(fp)
   14210:	e0bff917 	ldw	r2,-28(fp)
   14214:	10800310 	cmplti	r2,r2,12
   14218:	103fee1e 	bne	r2,zero,141d4 <__alt_data_end+0xf00141d4>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   1421c:	e0bffb83 	ldbu	r2,-18(fp)
   14220:	10803fcc 	andi	r2,r2,255
   14224:	10801458 	cmpnei	r2,r2,81
   14228:	10003f1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   1422c:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   14230:	10803fcc 	andi	r2,r2,255
   14234:	10801458 	cmpnei	r2,r2,81
   14238:	10003b1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   1423c:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   14240:	10803fcc 	andi	r2,r2,255
   14244:	10801458 	cmpnei	r2,r2,81
   14248:	1000371e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   1424c:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   14250:	10803fcc 	andi	r2,r2,255
   14254:	10801458 	cmpnei	r2,r2,81
   14258:	1000331e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   1425c:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   14260:	10803fcc 	andi	r2,r2,255
   14264:	10801498 	cmpnei	r2,r2,82
   14268:	10002f1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   1426c:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   14270:	10803fcc 	andi	r2,r2,255
   14274:	10801498 	cmpnei	r2,r2,82
   14278:	10002b1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   1427c:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   14280:	10803fcc 	andi	r2,r2,255
   14284:	10801498 	cmpnei	r2,r2,82
   14288:	1000271e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   1428c:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   14290:	10803fcc 	andi	r2,r2,255
   14294:	10801498 	cmpnei	r2,r2,82
   14298:	1000231e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   1429c:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   142a0:	10803fcc 	andi	r2,r2,255
   142a4:	10801658 	cmpnei	r2,r2,89
   142a8:	10001f1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   142ac:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   142b0:	10803fcc 	andi	r2,r2,255
   142b4:	10801658 	cmpnei	r2,r2,89
   142b8:	10001b1e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   142bc:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   142c0:	10803fcc 	andi	r2,r2,255
   142c4:	10801658 	cmpnei	r2,r2,89
   142c8:	1000171e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   142cc:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   142d0:	10803fcc 	andi	r2,r2,255
   142d4:	10801658 	cmpnei	r2,r2,89
   142d8:	1000131e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   142dc:	e0bfff17 	ldw	r2,-4(fp)
   142e0:	00c00044 	movi	r3,1
   142e4:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   142e8:	e0bfff17 	ldw	r2,-4(fp)
   142ec:	00c00104 	movi	r3,4
   142f0:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   142f4:	e0bfff17 	ldw	r2,-4(fp)
   142f8:	10800a17 	ldw	r2,40(r2)
   142fc:	10802804 	addi	r2,r2,160
   14300:	10800037 	ldwio	r2,0(r2)
   14304:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   14308:	e0bffb0b 	ldhu	r2,-20(fp)
   1430c:	10800044 	addi	r2,r2,1
   14310:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   14314:	e0bffb0b 	ldhu	r2,-20(fp)
   14318:	1080010c 	andi	r2,r2,4
   1431c:	1000021e 	bne	r2,zero,14328 <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   14320:	00bffb44 	movi	r2,-19
   14324:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   14328:	e0bffa17 	ldw	r2,-24(fp)
}
   1432c:	e037883a 	mov	sp,fp
   14330:	dfc00117 	ldw	ra,4(sp)
   14334:	df000017 	ldw	fp,0(sp)
   14338:	dec00204 	addi	sp,sp,8
   1433c:	f800283a 	ret

00014340 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   14340:	defffa04 	addi	sp,sp,-24
   14344:	dfc00515 	stw	ra,20(sp)
   14348:	df000415 	stw	fp,16(sp)
   1434c:	df000404 	addi	fp,sp,16
   14350:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   14354:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   14358:	01400544 	movi	r5,21
   1435c:	e13fff17 	ldw	r4,-4(fp)
   14360:	00135880 	call	13588 <alt_read_16bit_query_entry>
   14364:	10ffffcc 	andi	r3,r2,65535
   14368:	e0bfff17 	ldw	r2,-4(fp)
   1436c:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   14370:	e03ffc15 	stw	zero,-16(fp)
   14374:	00001106 	br	143bc <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   14378:	e0bfff17 	ldw	r2,-4(fp)
   1437c:	10803517 	ldw	r2,212(r2)
   14380:	e0ffff17 	ldw	r3,-4(fp)
   14384:	19003317 	ldw	r4,204(r3)
   14388:	e0fffc17 	ldw	r3,-16(fp)
   1438c:	20c7883a 	add	r3,r4,r3
   14390:	180b883a 	mov	r5,r3
   14394:	e13fff17 	ldw	r4,-4(fp)
   14398:	103ee83a 	callr	r2
   1439c:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   143a0:	e0fffe04 	addi	r3,fp,-8
   143a4:	e0bffc17 	ldw	r2,-16(fp)
   143a8:	1885883a 	add	r2,r3,r2
   143ac:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   143b0:	e0bffc17 	ldw	r2,-16(fp)
   143b4:	10800044 	addi	r2,r2,1
   143b8:	e0bffc15 	stw	r2,-16(fp)
   143bc:	e0bffc17 	ldw	r2,-16(fp)
   143c0:	108000d0 	cmplti	r2,r2,3
   143c4:	103fec1e 	bne	r2,zero,14378 <__alt_data_end+0xf0014378>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   143c8:	e0bffe03 	ldbu	r2,-8(fp)
   143cc:	10803fcc 	andi	r2,r2,255
   143d0:	10801418 	cmpnei	r2,r2,80
   143d4:	1000081e 	bne	r2,zero,143f8 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   143d8:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   143dc:	10803fcc 	andi	r2,r2,255
   143e0:	10801498 	cmpnei	r2,r2,82
   143e4:	1000041e 	bne	r2,zero,143f8 <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   143e8:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   143ec:	10803fcc 	andi	r2,r2,255
   143f0:	10801260 	cmpeqi	r2,r2,73
   143f4:	1000021e 	bne	r2,zero,14400 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   143f8:	00bffb44 	movi	r2,-19
   143fc:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   14400:	e0bffd17 	ldw	r2,-12(fp)
}
   14404:	e037883a 	mov	sp,fp
   14408:	dfc00117 	ldw	ra,4(sp)
   1440c:	df000017 	ldw	fp,0(sp)
   14410:	dec00204 	addi	sp,sp,8
   14414:	f800283a 	ret

00014418 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   14418:	defffa04 	addi	sp,sp,-24
   1441c:	dfc00515 	stw	ra,20(sp)
   14420:	df000415 	stw	fp,16(sp)
   14424:	df000404 	addi	fp,sp,16
   14428:	e13ffd15 	stw	r4,-12(fp)
   1442c:	e17ffe15 	stw	r5,-8(fp)
   14430:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14434:	e0bffd17 	ldw	r2,-12(fp)
   14438:	10800017 	ldw	r2,0(r2)
   1443c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   14440:	e0bffc17 	ldw	r2,-16(fp)
   14444:	10c00a04 	addi	r3,r2,40
   14448:	e0bffd17 	ldw	r2,-12(fp)
   1444c:	10800217 	ldw	r2,8(r2)
   14450:	100f883a 	mov	r7,r2
   14454:	e1bfff17 	ldw	r6,-4(fp)
   14458:	e17ffe17 	ldw	r5,-8(fp)
   1445c:	1809883a 	mov	r4,r3
   14460:	0014a380 	call	14a38 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   14464:	e037883a 	mov	sp,fp
   14468:	dfc00117 	ldw	ra,4(sp)
   1446c:	df000017 	ldw	fp,0(sp)
   14470:	dec00204 	addi	sp,sp,8
   14474:	f800283a 	ret

00014478 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   14478:	defffa04 	addi	sp,sp,-24
   1447c:	dfc00515 	stw	ra,20(sp)
   14480:	df000415 	stw	fp,16(sp)
   14484:	df000404 	addi	fp,sp,16
   14488:	e13ffd15 	stw	r4,-12(fp)
   1448c:	e17ffe15 	stw	r5,-8(fp)
   14490:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   14494:	e0bffd17 	ldw	r2,-12(fp)
   14498:	10800017 	ldw	r2,0(r2)
   1449c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   144a0:	e0bffc17 	ldw	r2,-16(fp)
   144a4:	10c00a04 	addi	r3,r2,40
   144a8:	e0bffd17 	ldw	r2,-12(fp)
   144ac:	10800217 	ldw	r2,8(r2)
   144b0:	100f883a 	mov	r7,r2
   144b4:	e1bfff17 	ldw	r6,-4(fp)
   144b8:	e17ffe17 	ldw	r5,-8(fp)
   144bc:	1809883a 	mov	r4,r3
   144c0:	0014c540 	call	14c54 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   144c4:	e037883a 	mov	sp,fp
   144c8:	dfc00117 	ldw	ra,4(sp)
   144cc:	df000017 	ldw	fp,0(sp)
   144d0:	dec00204 	addi	sp,sp,8
   144d4:	f800283a 	ret

000144d8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   144d8:	defffc04 	addi	sp,sp,-16
   144dc:	dfc00315 	stw	ra,12(sp)
   144e0:	df000215 	stw	fp,8(sp)
   144e4:	df000204 	addi	fp,sp,8
   144e8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   144ec:	e0bfff17 	ldw	r2,-4(fp)
   144f0:	10800017 	ldw	r2,0(r2)
   144f4:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   144f8:	e0bffe17 	ldw	r2,-8(fp)
   144fc:	10c00a04 	addi	r3,r2,40
   14500:	e0bfff17 	ldw	r2,-4(fp)
   14504:	10800217 	ldw	r2,8(r2)
   14508:	100b883a 	mov	r5,r2
   1450c:	1809883a 	mov	r4,r3
   14510:	00148e00 	call	148e0 <altera_avalon_jtag_uart_close>
}
   14514:	e037883a 	mov	sp,fp
   14518:	dfc00117 	ldw	ra,4(sp)
   1451c:	df000017 	ldw	fp,0(sp)
   14520:	dec00204 	addi	sp,sp,8
   14524:	f800283a 	ret

00014528 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   14528:	defffa04 	addi	sp,sp,-24
   1452c:	dfc00515 	stw	ra,20(sp)
   14530:	df000415 	stw	fp,16(sp)
   14534:	df000404 	addi	fp,sp,16
   14538:	e13ffd15 	stw	r4,-12(fp)
   1453c:	e17ffe15 	stw	r5,-8(fp)
   14540:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   14544:	e0bffd17 	ldw	r2,-12(fp)
   14548:	10800017 	ldw	r2,0(r2)
   1454c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   14550:	e0bffc17 	ldw	r2,-16(fp)
   14554:	10800a04 	addi	r2,r2,40
   14558:	e1bfff17 	ldw	r6,-4(fp)
   1455c:	e17ffe17 	ldw	r5,-8(fp)
   14560:	1009883a 	mov	r4,r2
   14564:	00149480 	call	14948 <altera_avalon_jtag_uart_ioctl>
}
   14568:	e037883a 	mov	sp,fp
   1456c:	dfc00117 	ldw	ra,4(sp)
   14570:	df000017 	ldw	fp,0(sp)
   14574:	dec00204 	addi	sp,sp,8
   14578:	f800283a 	ret

0001457c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   1457c:	defffb04 	addi	sp,sp,-20
   14580:	dfc00415 	stw	ra,16(sp)
   14584:	df000315 	stw	fp,12(sp)
   14588:	df000304 	addi	fp,sp,12
   1458c:	e13ffd15 	stw	r4,-12(fp)
   14590:	e17ffe15 	stw	r5,-8(fp)
   14594:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   14598:	e0bffd17 	ldw	r2,-12(fp)
   1459c:	00c00044 	movi	r3,1
   145a0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   145a4:	e0bffd17 	ldw	r2,-12(fp)
   145a8:	10800017 	ldw	r2,0(r2)
   145ac:	10800104 	addi	r2,r2,4
   145b0:	1007883a 	mov	r3,r2
   145b4:	e0bffd17 	ldw	r2,-12(fp)
   145b8:	10800817 	ldw	r2,32(r2)
   145bc:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   145c0:	e0bfff17 	ldw	r2,-4(fp)
   145c4:	01800074 	movhi	r6,1
   145c8:	31918c04 	addi	r6,r6,17968
   145cc:	e17ffd17 	ldw	r5,-12(fp)
   145d0:	1009883a 	mov	r4,r2
   145d4:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   145d8:	e0bffd17 	ldw	r2,-12(fp)
   145dc:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   145e0:	e0bffd17 	ldw	r2,-12(fp)
   145e4:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   145e8:	d0e04017 	ldw	r3,-32512(gp)
   145ec:	e1fffd17 	ldw	r7,-12(fp)
   145f0:	01800074 	movhi	r6,1
   145f4:	31921004 	addi	r6,r6,18496
   145f8:	180b883a 	mov	r5,r3
   145fc:	1009883a 	mov	r4,r2
   14600:	00170a40 	call	170a4 <alt_alarm_start>
   14604:	1000040e 	bge	r2,zero,14618 <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   14608:	e0fffd17 	ldw	r3,-12(fp)
   1460c:	00a00034 	movhi	r2,32768
   14610:	10bfffc4 	addi	r2,r2,-1
   14614:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   14618:	0001883a 	nop
   1461c:	e037883a 	mov	sp,fp
   14620:	dfc00117 	ldw	ra,4(sp)
   14624:	df000017 	ldw	fp,0(sp)
   14628:	dec00204 	addi	sp,sp,8
   1462c:	f800283a 	ret

00014630 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   14630:	defff704 	addi	sp,sp,-36
   14634:	df000815 	stw	fp,32(sp)
   14638:	df000804 	addi	fp,sp,32
   1463c:	e13ffe15 	stw	r4,-8(fp)
   14640:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   14644:	e0bffe17 	ldw	r2,-8(fp)
   14648:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   1464c:	e0bffa17 	ldw	r2,-24(fp)
   14650:	10800017 	ldw	r2,0(r2)
   14654:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14658:	e0bffb17 	ldw	r2,-20(fp)
   1465c:	10800104 	addi	r2,r2,4
   14660:	10800037 	ldwio	r2,0(r2)
   14664:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   14668:	e0bffc17 	ldw	r2,-16(fp)
   1466c:	1080c00c 	andi	r2,r2,768
   14670:	10006d26 	beq	r2,zero,14828 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   14674:	e0bffc17 	ldw	r2,-16(fp)
   14678:	1080400c 	andi	r2,r2,256
   1467c:	10003526 	beq	r2,zero,14754 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   14680:	00800074 	movhi	r2,1
   14684:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14688:	e0bffa17 	ldw	r2,-24(fp)
   1468c:	10800a17 	ldw	r2,40(r2)
   14690:	10800044 	addi	r2,r2,1
   14694:	1081ffcc 	andi	r2,r2,2047
   14698:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   1469c:	e0bffa17 	ldw	r2,-24(fp)
   146a0:	10c00b17 	ldw	r3,44(r2)
   146a4:	e0bffd17 	ldw	r2,-12(fp)
   146a8:	18801526 	beq	r3,r2,14700 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   146ac:	e0bffb17 	ldw	r2,-20(fp)
   146b0:	10800037 	ldwio	r2,0(r2)
   146b4:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   146b8:	e0bff817 	ldw	r2,-32(fp)
   146bc:	10a0000c 	andi	r2,r2,32768
   146c0:	10001126 	beq	r2,zero,14708 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   146c4:	e0bffa17 	ldw	r2,-24(fp)
   146c8:	10800a17 	ldw	r2,40(r2)
   146cc:	e0fff817 	ldw	r3,-32(fp)
   146d0:	1809883a 	mov	r4,r3
   146d4:	e0fffa17 	ldw	r3,-24(fp)
   146d8:	1885883a 	add	r2,r3,r2
   146dc:	10800e04 	addi	r2,r2,56
   146e0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   146e4:	e0bffa17 	ldw	r2,-24(fp)
   146e8:	10800a17 	ldw	r2,40(r2)
   146ec:	10800044 	addi	r2,r2,1
   146f0:	10c1ffcc 	andi	r3,r2,2047
   146f4:	e0bffa17 	ldw	r2,-24(fp)
   146f8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   146fc:	003fe206 	br	14688 <__alt_data_end+0xf0014688>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   14700:	0001883a 	nop
   14704:	00000106 	br	1470c <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   14708:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   1470c:	e0bff817 	ldw	r2,-32(fp)
   14710:	10bfffec 	andhi	r2,r2,65535
   14714:	10000f26 	beq	r2,zero,14754 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   14718:	e0bffa17 	ldw	r2,-24(fp)
   1471c:	10c00817 	ldw	r3,32(r2)
   14720:	00bfff84 	movi	r2,-2
   14724:	1886703a 	and	r3,r3,r2
   14728:	e0bffa17 	ldw	r2,-24(fp)
   1472c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   14730:	e0bffb17 	ldw	r2,-20(fp)
   14734:	10800104 	addi	r2,r2,4
   14738:	1007883a 	mov	r3,r2
   1473c:	e0bffa17 	ldw	r2,-24(fp)
   14740:	10800817 	ldw	r2,32(r2)
   14744:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14748:	e0bffb17 	ldw	r2,-20(fp)
   1474c:	10800104 	addi	r2,r2,4
   14750:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   14754:	e0bffc17 	ldw	r2,-16(fp)
   14758:	1080800c 	andi	r2,r2,512
   1475c:	103fbe26 	beq	r2,zero,14658 <__alt_data_end+0xf0014658>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   14760:	e0bffc17 	ldw	r2,-16(fp)
   14764:	1004d43a 	srli	r2,r2,16
   14768:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   1476c:	00001406 	br	147c0 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   14770:	e0bffb17 	ldw	r2,-20(fp)
   14774:	e0fffa17 	ldw	r3,-24(fp)
   14778:	18c00d17 	ldw	r3,52(r3)
   1477c:	e13ffa17 	ldw	r4,-24(fp)
   14780:	20c7883a 	add	r3,r4,r3
   14784:	18c20e04 	addi	r3,r3,2104
   14788:	18c00003 	ldbu	r3,0(r3)
   1478c:	18c03fcc 	andi	r3,r3,255
   14790:	18c0201c 	xori	r3,r3,128
   14794:	18ffe004 	addi	r3,r3,-128
   14798:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1479c:	e0bffa17 	ldw	r2,-24(fp)
   147a0:	10800d17 	ldw	r2,52(r2)
   147a4:	10800044 	addi	r2,r2,1
   147a8:	10c1ffcc 	andi	r3,r2,2047
   147ac:	e0bffa17 	ldw	r2,-24(fp)
   147b0:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   147b4:	e0bff917 	ldw	r2,-28(fp)
   147b8:	10bfffc4 	addi	r2,r2,-1
   147bc:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   147c0:	e0bff917 	ldw	r2,-28(fp)
   147c4:	10000526 	beq	r2,zero,147dc <altera_avalon_jtag_uart_irq+0x1ac>
   147c8:	e0bffa17 	ldw	r2,-24(fp)
   147cc:	10c00d17 	ldw	r3,52(r2)
   147d0:	e0bffa17 	ldw	r2,-24(fp)
   147d4:	10800c17 	ldw	r2,48(r2)
   147d8:	18bfe51e 	bne	r3,r2,14770 <__alt_data_end+0xf0014770>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   147dc:	e0bff917 	ldw	r2,-28(fp)
   147e0:	103f9d26 	beq	r2,zero,14658 <__alt_data_end+0xf0014658>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   147e4:	e0bffa17 	ldw	r2,-24(fp)
   147e8:	10c00817 	ldw	r3,32(r2)
   147ec:	00bfff44 	movi	r2,-3
   147f0:	1886703a 	and	r3,r3,r2
   147f4:	e0bffa17 	ldw	r2,-24(fp)
   147f8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   147fc:	e0bffa17 	ldw	r2,-24(fp)
   14800:	10800017 	ldw	r2,0(r2)
   14804:	10800104 	addi	r2,r2,4
   14808:	1007883a 	mov	r3,r2
   1480c:	e0bffa17 	ldw	r2,-24(fp)
   14810:	10800817 	ldw	r2,32(r2)
   14814:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   14818:	e0bffb17 	ldw	r2,-20(fp)
   1481c:	10800104 	addi	r2,r2,4
   14820:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   14824:	003f8c06 	br	14658 <__alt_data_end+0xf0014658>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   14828:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   1482c:	0001883a 	nop
   14830:	e037883a 	mov	sp,fp
   14834:	df000017 	ldw	fp,0(sp)
   14838:	dec00104 	addi	sp,sp,4
   1483c:	f800283a 	ret

00014840 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   14840:	defff804 	addi	sp,sp,-32
   14844:	df000715 	stw	fp,28(sp)
   14848:	df000704 	addi	fp,sp,28
   1484c:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   14850:	e0bffb17 	ldw	r2,-20(fp)
   14854:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   14858:	e0bff917 	ldw	r2,-28(fp)
   1485c:	10800017 	ldw	r2,0(r2)
   14860:	10800104 	addi	r2,r2,4
   14864:	10800037 	ldwio	r2,0(r2)
   14868:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   1486c:	e0bffa17 	ldw	r2,-24(fp)
   14870:	1081000c 	andi	r2,r2,1024
   14874:	10000b26 	beq	r2,zero,148a4 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   14878:	e0bff917 	ldw	r2,-28(fp)
   1487c:	10800017 	ldw	r2,0(r2)
   14880:	10800104 	addi	r2,r2,4
   14884:	1007883a 	mov	r3,r2
   14888:	e0bff917 	ldw	r2,-28(fp)
   1488c:	10800817 	ldw	r2,32(r2)
   14890:	10810014 	ori	r2,r2,1024
   14894:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   14898:	e0bff917 	ldw	r2,-28(fp)
   1489c:	10000915 	stw	zero,36(r2)
   148a0:	00000a06 	br	148cc <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   148a4:	e0bff917 	ldw	r2,-28(fp)
   148a8:	10c00917 	ldw	r3,36(r2)
   148ac:	00a00034 	movhi	r2,32768
   148b0:	10bfff04 	addi	r2,r2,-4
   148b4:	10c00536 	bltu	r2,r3,148cc <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   148b8:	e0bff917 	ldw	r2,-28(fp)
   148bc:	10800917 	ldw	r2,36(r2)
   148c0:	10c00044 	addi	r3,r2,1
   148c4:	e0bff917 	ldw	r2,-28(fp)
   148c8:	10c00915 	stw	r3,36(r2)
   148cc:	d0a04017 	ldw	r2,-32512(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   148d0:	e037883a 	mov	sp,fp
   148d4:	df000017 	ldw	fp,0(sp)
   148d8:	dec00104 	addi	sp,sp,4
   148dc:	f800283a 	ret

000148e0 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   148e0:	defffd04 	addi	sp,sp,-12
   148e4:	df000215 	stw	fp,8(sp)
   148e8:	df000204 	addi	fp,sp,8
   148ec:	e13ffe15 	stw	r4,-8(fp)
   148f0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   148f4:	00000506 	br	1490c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   148f8:	e0bfff17 	ldw	r2,-4(fp)
   148fc:	1090000c 	andi	r2,r2,16384
   14900:	10000226 	beq	r2,zero,1490c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   14904:	00bffd44 	movi	r2,-11
   14908:	00000b06 	br	14938 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   1490c:	e0bffe17 	ldw	r2,-8(fp)
   14910:	10c00d17 	ldw	r3,52(r2)
   14914:	e0bffe17 	ldw	r2,-8(fp)
   14918:	10800c17 	ldw	r2,48(r2)
   1491c:	18800526 	beq	r3,r2,14934 <altera_avalon_jtag_uart_close+0x54>
   14920:	e0bffe17 	ldw	r2,-8(fp)
   14924:	10c00917 	ldw	r3,36(r2)
   14928:	e0bffe17 	ldw	r2,-8(fp)
   1492c:	10800117 	ldw	r2,4(r2)
   14930:	18bff136 	bltu	r3,r2,148f8 <__alt_data_end+0xf00148f8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   14934:	0005883a 	mov	r2,zero
}
   14938:	e037883a 	mov	sp,fp
   1493c:	df000017 	ldw	fp,0(sp)
   14940:	dec00104 	addi	sp,sp,4
   14944:	f800283a 	ret

00014948 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   14948:	defffa04 	addi	sp,sp,-24
   1494c:	df000515 	stw	fp,20(sp)
   14950:	df000504 	addi	fp,sp,20
   14954:	e13ffd15 	stw	r4,-12(fp)
   14958:	e17ffe15 	stw	r5,-8(fp)
   1495c:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   14960:	00bff9c4 	movi	r2,-25
   14964:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   14968:	e0bffe17 	ldw	r2,-8(fp)
   1496c:	10da8060 	cmpeqi	r3,r2,27137
   14970:	1800031e 	bne	r3,zero,14980 <altera_avalon_jtag_uart_ioctl+0x38>
   14974:	109a80a0 	cmpeqi	r2,r2,27138
   14978:	1000181e 	bne	r2,zero,149dc <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   1497c:	00002906 	br	14a24 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   14980:	e0bffd17 	ldw	r2,-12(fp)
   14984:	10c00117 	ldw	r3,4(r2)
   14988:	00a00034 	movhi	r2,32768
   1498c:	10bfffc4 	addi	r2,r2,-1
   14990:	18802126 	beq	r3,r2,14a18 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   14994:	e0bfff17 	ldw	r2,-4(fp)
   14998:	10800017 	ldw	r2,0(r2)
   1499c:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   149a0:	e0bffc17 	ldw	r2,-16(fp)
   149a4:	10800090 	cmplti	r2,r2,2
   149a8:	1000061e 	bne	r2,zero,149c4 <altera_avalon_jtag_uart_ioctl+0x7c>
   149ac:	e0fffc17 	ldw	r3,-16(fp)
   149b0:	00a00034 	movhi	r2,32768
   149b4:	10bfffc4 	addi	r2,r2,-1
   149b8:	18800226 	beq	r3,r2,149c4 <altera_avalon_jtag_uart_ioctl+0x7c>
   149bc:	e0bffc17 	ldw	r2,-16(fp)
   149c0:	00000206 	br	149cc <altera_avalon_jtag_uart_ioctl+0x84>
   149c4:	00a00034 	movhi	r2,32768
   149c8:	10bfff84 	addi	r2,r2,-2
   149cc:	e0fffd17 	ldw	r3,-12(fp)
   149d0:	18800115 	stw	r2,4(r3)
      rc = 0;
   149d4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   149d8:	00000f06 	br	14a18 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   149dc:	e0bffd17 	ldw	r2,-12(fp)
   149e0:	10c00117 	ldw	r3,4(r2)
   149e4:	00a00034 	movhi	r2,32768
   149e8:	10bfffc4 	addi	r2,r2,-1
   149ec:	18800c26 	beq	r3,r2,14a20 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   149f0:	e0bffd17 	ldw	r2,-12(fp)
   149f4:	10c00917 	ldw	r3,36(r2)
   149f8:	e0bffd17 	ldw	r2,-12(fp)
   149fc:	10800117 	ldw	r2,4(r2)
   14a00:	1885803a 	cmpltu	r2,r3,r2
   14a04:	10c03fcc 	andi	r3,r2,255
   14a08:	e0bfff17 	ldw	r2,-4(fp)
   14a0c:	10c00015 	stw	r3,0(r2)
      rc = 0;
   14a10:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   14a14:	00000206 	br	14a20 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   14a18:	0001883a 	nop
   14a1c:	00000106 	br	14a24 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   14a20:	0001883a 	nop

  default:
    break;
  }

  return rc;
   14a24:	e0bffb17 	ldw	r2,-20(fp)
}
   14a28:	e037883a 	mov	sp,fp
   14a2c:	df000017 	ldw	fp,0(sp)
   14a30:	dec00104 	addi	sp,sp,4
   14a34:	f800283a 	ret

00014a38 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   14a38:	defff304 	addi	sp,sp,-52
   14a3c:	dfc00c15 	stw	ra,48(sp)
   14a40:	df000b15 	stw	fp,44(sp)
   14a44:	df000b04 	addi	fp,sp,44
   14a48:	e13ffc15 	stw	r4,-16(fp)
   14a4c:	e17ffd15 	stw	r5,-12(fp)
   14a50:	e1bffe15 	stw	r6,-8(fp)
   14a54:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   14a58:	e0bffd17 	ldw	r2,-12(fp)
   14a5c:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   14a60:	00004706 	br	14b80 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   14a64:	e0bffc17 	ldw	r2,-16(fp)
   14a68:	10800a17 	ldw	r2,40(r2)
   14a6c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   14a70:	e0bffc17 	ldw	r2,-16(fp)
   14a74:	10800b17 	ldw	r2,44(r2)
   14a78:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   14a7c:	e0fff717 	ldw	r3,-36(fp)
   14a80:	e0bff817 	ldw	r2,-32(fp)
   14a84:	18800536 	bltu	r3,r2,14a9c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   14a88:	e0fff717 	ldw	r3,-36(fp)
   14a8c:	e0bff817 	ldw	r2,-32(fp)
   14a90:	1885c83a 	sub	r2,r3,r2
   14a94:	e0bff615 	stw	r2,-40(fp)
   14a98:	00000406 	br	14aac <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   14a9c:	00c20004 	movi	r3,2048
   14aa0:	e0bff817 	ldw	r2,-32(fp)
   14aa4:	1885c83a 	sub	r2,r3,r2
   14aa8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   14aac:	e0bff617 	ldw	r2,-40(fp)
   14ab0:	10001e26 	beq	r2,zero,14b2c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   14ab4:	e0fffe17 	ldw	r3,-8(fp)
   14ab8:	e0bff617 	ldw	r2,-40(fp)
   14abc:	1880022e 	bgeu	r3,r2,14ac8 <altera_avalon_jtag_uart_read+0x90>
        n = space;
   14ac0:	e0bffe17 	ldw	r2,-8(fp)
   14ac4:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   14ac8:	e0bffc17 	ldw	r2,-16(fp)
   14acc:	10c00e04 	addi	r3,r2,56
   14ad0:	e0bff817 	ldw	r2,-32(fp)
   14ad4:	1885883a 	add	r2,r3,r2
   14ad8:	e1bff617 	ldw	r6,-40(fp)
   14adc:	100b883a 	mov	r5,r2
   14ae0:	e13ff517 	ldw	r4,-44(fp)
   14ae4:	00052d40 	call	52d4 <memcpy>
      ptr   += n;
   14ae8:	e0fff517 	ldw	r3,-44(fp)
   14aec:	e0bff617 	ldw	r2,-40(fp)
   14af0:	1885883a 	add	r2,r3,r2
   14af4:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   14af8:	e0fffe17 	ldw	r3,-8(fp)
   14afc:	e0bff617 	ldw	r2,-40(fp)
   14b00:	1885c83a 	sub	r2,r3,r2
   14b04:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14b08:	e0fff817 	ldw	r3,-32(fp)
   14b0c:	e0bff617 	ldw	r2,-40(fp)
   14b10:	1885883a 	add	r2,r3,r2
   14b14:	10c1ffcc 	andi	r3,r2,2047
   14b18:	e0bffc17 	ldw	r2,-16(fp)
   14b1c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   14b20:	e0bffe17 	ldw	r2,-8(fp)
   14b24:	00bfcf16 	blt	zero,r2,14a64 <__alt_data_end+0xf0014a64>
   14b28:	00000106 	br	14b30 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   14b2c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   14b30:	e0fff517 	ldw	r3,-44(fp)
   14b34:	e0bffd17 	ldw	r2,-12(fp)
   14b38:	1880141e 	bne	r3,r2,14b8c <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   14b3c:	e0bfff17 	ldw	r2,-4(fp)
   14b40:	1090000c 	andi	r2,r2,16384
   14b44:	1000131e 	bne	r2,zero,14b94 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   14b48:	0001883a 	nop
   14b4c:	e0bffc17 	ldw	r2,-16(fp)
   14b50:	10c00a17 	ldw	r3,40(r2)
   14b54:	e0bff717 	ldw	r2,-36(fp)
   14b58:	1880051e 	bne	r3,r2,14b70 <altera_avalon_jtag_uart_read+0x138>
   14b5c:	e0bffc17 	ldw	r2,-16(fp)
   14b60:	10c00917 	ldw	r3,36(r2)
   14b64:	e0bffc17 	ldw	r2,-16(fp)
   14b68:	10800117 	ldw	r2,4(r2)
   14b6c:	18bff736 	bltu	r3,r2,14b4c <__alt_data_end+0xf0014b4c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   14b70:	e0bffc17 	ldw	r2,-16(fp)
   14b74:	10c00a17 	ldw	r3,40(r2)
   14b78:	e0bff717 	ldw	r2,-36(fp)
   14b7c:	18800726 	beq	r3,r2,14b9c <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   14b80:	e0bffe17 	ldw	r2,-8(fp)
   14b84:	00bfb716 	blt	zero,r2,14a64 <__alt_data_end+0xf0014a64>
   14b88:	00000506 	br	14ba0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   14b8c:	0001883a 	nop
   14b90:	00000306 	br	14ba0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   14b94:	0001883a 	nop
   14b98:	00000106 	br	14ba0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   14b9c:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   14ba0:	e0fff517 	ldw	r3,-44(fp)
   14ba4:	e0bffd17 	ldw	r2,-12(fp)
   14ba8:	18801826 	beq	r3,r2,14c0c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14bac:	0005303a 	rdctl	r2,status
   14bb0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14bb4:	e0fffb17 	ldw	r3,-20(fp)
   14bb8:	00bfff84 	movi	r2,-2
   14bbc:	1884703a 	and	r2,r3,r2
   14bc0:	1001703a 	wrctl	status,r2
  
  return context;
   14bc4:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   14bc8:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   14bcc:	e0bffc17 	ldw	r2,-16(fp)
   14bd0:	10800817 	ldw	r2,32(r2)
   14bd4:	10c00054 	ori	r3,r2,1
   14bd8:	e0bffc17 	ldw	r2,-16(fp)
   14bdc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   14be0:	e0bffc17 	ldw	r2,-16(fp)
   14be4:	10800017 	ldw	r2,0(r2)
   14be8:	10800104 	addi	r2,r2,4
   14bec:	1007883a 	mov	r3,r2
   14bf0:	e0bffc17 	ldw	r2,-16(fp)
   14bf4:	10800817 	ldw	r2,32(r2)
   14bf8:	18800035 	stwio	r2,0(r3)
   14bfc:	e0bffa17 	ldw	r2,-24(fp)
   14c00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14c04:	e0bff917 	ldw	r2,-28(fp)
   14c08:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   14c0c:	e0fff517 	ldw	r3,-44(fp)
   14c10:	e0bffd17 	ldw	r2,-12(fp)
   14c14:	18800426 	beq	r3,r2,14c28 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   14c18:	e0fff517 	ldw	r3,-44(fp)
   14c1c:	e0bffd17 	ldw	r2,-12(fp)
   14c20:	1885c83a 	sub	r2,r3,r2
   14c24:	00000606 	br	14c40 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   14c28:	e0bfff17 	ldw	r2,-4(fp)
   14c2c:	1090000c 	andi	r2,r2,16384
   14c30:	10000226 	beq	r2,zero,14c3c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   14c34:	00bffd44 	movi	r2,-11
   14c38:	00000106 	br	14c40 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   14c3c:	00bffec4 	movi	r2,-5
}
   14c40:	e037883a 	mov	sp,fp
   14c44:	dfc00117 	ldw	ra,4(sp)
   14c48:	df000017 	ldw	fp,0(sp)
   14c4c:	dec00204 	addi	sp,sp,8
   14c50:	f800283a 	ret

00014c54 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   14c54:	defff304 	addi	sp,sp,-52
   14c58:	dfc00c15 	stw	ra,48(sp)
   14c5c:	df000b15 	stw	fp,44(sp)
   14c60:	df000b04 	addi	fp,sp,44
   14c64:	e13ffc15 	stw	r4,-16(fp)
   14c68:	e17ffd15 	stw	r5,-12(fp)
   14c6c:	e1bffe15 	stw	r6,-8(fp)
   14c70:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   14c74:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   14c78:	e0bffd17 	ldw	r2,-12(fp)
   14c7c:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   14c80:	00003706 	br	14d60 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   14c84:	e0bffc17 	ldw	r2,-16(fp)
   14c88:	10800c17 	ldw	r2,48(r2)
   14c8c:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   14c90:	e0bffc17 	ldw	r2,-16(fp)
   14c94:	10800d17 	ldw	r2,52(r2)
   14c98:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   14c9c:	e0fff917 	ldw	r3,-28(fp)
   14ca0:	e0bff517 	ldw	r2,-44(fp)
   14ca4:	1880062e 	bgeu	r3,r2,14cc0 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   14ca8:	e0fff517 	ldw	r3,-44(fp)
   14cac:	e0bff917 	ldw	r2,-28(fp)
   14cb0:	1885c83a 	sub	r2,r3,r2
   14cb4:	10bfffc4 	addi	r2,r2,-1
   14cb8:	e0bff615 	stw	r2,-40(fp)
   14cbc:	00000b06 	br	14cec <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   14cc0:	e0bff517 	ldw	r2,-44(fp)
   14cc4:	10000526 	beq	r2,zero,14cdc <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   14cc8:	00c20004 	movi	r3,2048
   14ccc:	e0bff917 	ldw	r2,-28(fp)
   14cd0:	1885c83a 	sub	r2,r3,r2
   14cd4:	e0bff615 	stw	r2,-40(fp)
   14cd8:	00000406 	br	14cec <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   14cdc:	00c1ffc4 	movi	r3,2047
   14ce0:	e0bff917 	ldw	r2,-28(fp)
   14ce4:	1885c83a 	sub	r2,r3,r2
   14ce8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   14cec:	e0bff617 	ldw	r2,-40(fp)
   14cf0:	10001e26 	beq	r2,zero,14d6c <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   14cf4:	e0fffe17 	ldw	r3,-8(fp)
   14cf8:	e0bff617 	ldw	r2,-40(fp)
   14cfc:	1880022e 	bgeu	r3,r2,14d08 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   14d00:	e0bffe17 	ldw	r2,-8(fp)
   14d04:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   14d08:	e0bffc17 	ldw	r2,-16(fp)
   14d0c:	10c20e04 	addi	r3,r2,2104
   14d10:	e0bff917 	ldw	r2,-28(fp)
   14d14:	1885883a 	add	r2,r3,r2
   14d18:	e1bff617 	ldw	r6,-40(fp)
   14d1c:	e17ffd17 	ldw	r5,-12(fp)
   14d20:	1009883a 	mov	r4,r2
   14d24:	00052d40 	call	52d4 <memcpy>
      ptr   += n;
   14d28:	e0fffd17 	ldw	r3,-12(fp)
   14d2c:	e0bff617 	ldw	r2,-40(fp)
   14d30:	1885883a 	add	r2,r3,r2
   14d34:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   14d38:	e0fffe17 	ldw	r3,-8(fp)
   14d3c:	e0bff617 	ldw	r2,-40(fp)
   14d40:	1885c83a 	sub	r2,r3,r2
   14d44:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   14d48:	e0fff917 	ldw	r3,-28(fp)
   14d4c:	e0bff617 	ldw	r2,-40(fp)
   14d50:	1885883a 	add	r2,r3,r2
   14d54:	10c1ffcc 	andi	r3,r2,2047
   14d58:	e0bffc17 	ldw	r2,-16(fp)
   14d5c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   14d60:	e0bffe17 	ldw	r2,-8(fp)
   14d64:	00bfc716 	blt	zero,r2,14c84 <__alt_data_end+0xf0014c84>
   14d68:	00000106 	br	14d70 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   14d6c:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   14d70:	0005303a 	rdctl	r2,status
   14d74:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   14d78:	e0fffb17 	ldw	r3,-20(fp)
   14d7c:	00bfff84 	movi	r2,-2
   14d80:	1884703a 	and	r2,r3,r2
   14d84:	1001703a 	wrctl	status,r2
  
  return context;
   14d88:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   14d8c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   14d90:	e0bffc17 	ldw	r2,-16(fp)
   14d94:	10800817 	ldw	r2,32(r2)
   14d98:	10c00094 	ori	r3,r2,2
   14d9c:	e0bffc17 	ldw	r2,-16(fp)
   14da0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   14da4:	e0bffc17 	ldw	r2,-16(fp)
   14da8:	10800017 	ldw	r2,0(r2)
   14dac:	10800104 	addi	r2,r2,4
   14db0:	1007883a 	mov	r3,r2
   14db4:	e0bffc17 	ldw	r2,-16(fp)
   14db8:	10800817 	ldw	r2,32(r2)
   14dbc:	18800035 	stwio	r2,0(r3)
   14dc0:	e0bffa17 	ldw	r2,-24(fp)
   14dc4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   14dc8:	e0bff817 	ldw	r2,-32(fp)
   14dcc:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   14dd0:	e0bffe17 	ldw	r2,-8(fp)
   14dd4:	0080100e 	bge	zero,r2,14e18 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   14dd8:	e0bfff17 	ldw	r2,-4(fp)
   14ddc:	1090000c 	andi	r2,r2,16384
   14de0:	1000101e 	bne	r2,zero,14e24 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   14de4:	0001883a 	nop
   14de8:	e0bffc17 	ldw	r2,-16(fp)
   14dec:	10c00d17 	ldw	r3,52(r2)
   14df0:	e0bff517 	ldw	r2,-44(fp)
   14df4:	1880051e 	bne	r3,r2,14e0c <altera_avalon_jtag_uart_write+0x1b8>
   14df8:	e0bffc17 	ldw	r2,-16(fp)
   14dfc:	10c00917 	ldw	r3,36(r2)
   14e00:	e0bffc17 	ldw	r2,-16(fp)
   14e04:	10800117 	ldw	r2,4(r2)
   14e08:	18bff736 	bltu	r3,r2,14de8 <__alt_data_end+0xf0014de8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   14e0c:	e0bffc17 	ldw	r2,-16(fp)
   14e10:	10800917 	ldw	r2,36(r2)
   14e14:	1000051e 	bne	r2,zero,14e2c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   14e18:	e0bffe17 	ldw	r2,-8(fp)
   14e1c:	00bfd016 	blt	zero,r2,14d60 <__alt_data_end+0xf0014d60>
   14e20:	00000306 	br	14e30 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   14e24:	0001883a 	nop
   14e28:	00000106 	br	14e30 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   14e2c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   14e30:	e0fffd17 	ldw	r3,-12(fp)
   14e34:	e0bff717 	ldw	r2,-36(fp)
   14e38:	18800426 	beq	r3,r2,14e4c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   14e3c:	e0fffd17 	ldw	r3,-12(fp)
   14e40:	e0bff717 	ldw	r2,-36(fp)
   14e44:	1885c83a 	sub	r2,r3,r2
   14e48:	00000606 	br	14e64 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   14e4c:	e0bfff17 	ldw	r2,-4(fp)
   14e50:	1090000c 	andi	r2,r2,16384
   14e54:	10000226 	beq	r2,zero,14e60 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   14e58:	00bffd44 	movi	r2,-11
   14e5c:	00000106 	br	14e64 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   14e60:	00bffec4 	movi	r2,-5
}
   14e64:	e037883a 	mov	sp,fp
   14e68:	dfc00117 	ldw	ra,4(sp)
   14e6c:	df000017 	ldw	fp,0(sp)
   14e70:	dec00204 	addi	sp,sp,8
   14e74:	f800283a 	ret

00014e78 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   14e78:	defffa04 	addi	sp,sp,-24
   14e7c:	dfc00515 	stw	ra,20(sp)
   14e80:	df000415 	stw	fp,16(sp)
   14e84:	df000404 	addi	fp,sp,16
   14e88:	e13ffe15 	stw	r4,-8(fp)
   14e8c:	2805883a 	mov	r2,r5
   14e90:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   14e94:	e0bffe17 	ldw	r2,-8(fp)
   14e98:	10800017 	ldw	r2,0(r2)
   14e9c:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   14ea0:	008003f4 	movhi	r2,15
   14ea4:	10909004 	addi	r2,r2,16960
   14ea8:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   14eac:	e0bffe17 	ldw	r2,-8(fp)
   14eb0:	10800803 	ldbu	r2,32(r2)
   14eb4:	10803fcc 	andi	r2,r2,255
   14eb8:	1080201c 	xori	r2,r2,128
   14ebc:	10bfe004 	addi	r2,r2,-128
   14ec0:	1000151e 	bne	r2,zero,14f18 <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   14ec4:	00000906 	br	14eec <lcd_write_command+0x74>
    if (--i == 0)
   14ec8:	e0bffc17 	ldw	r2,-16(fp)
   14ecc:	10bfffc4 	addi	r2,r2,-1
   14ed0:	e0bffc15 	stw	r2,-16(fp)
   14ed4:	e0bffc17 	ldw	r2,-16(fp)
   14ed8:	1000041e 	bne	r2,zero,14eec <lcd_write_command+0x74>
    {
      sp->broken = 1;
   14edc:	e0bffe17 	ldw	r2,-8(fp)
   14ee0:	00c00044 	movi	r3,1
   14ee4:	10c00805 	stb	r3,32(r2)
      return;
   14ee8:	00000c06 	br	14f1c <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   14eec:	e0bffd17 	ldw	r2,-12(fp)
   14ef0:	10800104 	addi	r2,r2,4
   14ef4:	10800037 	ldwio	r2,0(r2)
   14ef8:	1080200c 	andi	r2,r2,128
   14efc:	103ff21e 	bne	r2,zero,14ec8 <__alt_data_end+0xf0014ec8>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   14f00:	01001904 	movi	r4,100
   14f04:	0017a6c0 	call	17a6c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   14f08:	e0bffd17 	ldw	r2,-12(fp)
   14f0c:	e0ffff03 	ldbu	r3,-4(fp)
   14f10:	10c00035 	stwio	r3,0(r2)
   14f14:	00000106 	br	14f1c <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   14f18:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   14f1c:	e037883a 	mov	sp,fp
   14f20:	dfc00117 	ldw	ra,4(sp)
   14f24:	df000017 	ldw	fp,0(sp)
   14f28:	dec00204 	addi	sp,sp,8
   14f2c:	f800283a 	ret

00014f30 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   14f30:	defffa04 	addi	sp,sp,-24
   14f34:	dfc00515 	stw	ra,20(sp)
   14f38:	df000415 	stw	fp,16(sp)
   14f3c:	df000404 	addi	fp,sp,16
   14f40:	e13ffe15 	stw	r4,-8(fp)
   14f44:	2805883a 	mov	r2,r5
   14f48:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   14f4c:	e0bffe17 	ldw	r2,-8(fp)
   14f50:	10800017 	ldw	r2,0(r2)
   14f54:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   14f58:	008003f4 	movhi	r2,15
   14f5c:	10909004 	addi	r2,r2,16960
   14f60:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   14f64:	e0bffe17 	ldw	r2,-8(fp)
   14f68:	10800803 	ldbu	r2,32(r2)
   14f6c:	10803fcc 	andi	r2,r2,255
   14f70:	1080201c 	xori	r2,r2,128
   14f74:	10bfe004 	addi	r2,r2,-128
   14f78:	10001d1e 	bne	r2,zero,14ff0 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   14f7c:	00000906 	br	14fa4 <lcd_write_data+0x74>
    if (--i == 0)
   14f80:	e0bffc17 	ldw	r2,-16(fp)
   14f84:	10bfffc4 	addi	r2,r2,-1
   14f88:	e0bffc15 	stw	r2,-16(fp)
   14f8c:	e0bffc17 	ldw	r2,-16(fp)
   14f90:	1000041e 	bne	r2,zero,14fa4 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   14f94:	e0bffe17 	ldw	r2,-8(fp)
   14f98:	00c00044 	movi	r3,1
   14f9c:	10c00805 	stb	r3,32(r2)
      return;
   14fa0:	00001406 	br	14ff4 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   14fa4:	e0bffd17 	ldw	r2,-12(fp)
   14fa8:	10800104 	addi	r2,r2,4
   14fac:	10800037 	ldwio	r2,0(r2)
   14fb0:	1080200c 	andi	r2,r2,128
   14fb4:	103ff21e 	bne	r2,zero,14f80 <__alt_data_end+0xf0014f80>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   14fb8:	01001904 	movi	r4,100
   14fbc:	0017a6c0 	call	17a6c <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   14fc0:	e0bffd17 	ldw	r2,-12(fp)
   14fc4:	10800204 	addi	r2,r2,8
   14fc8:	1007883a 	mov	r3,r2
   14fcc:	e0bfff03 	ldbu	r2,-4(fp)
   14fd0:	18800035 	stwio	r2,0(r3)

  sp->address++;
   14fd4:	e0bffe17 	ldw	r2,-8(fp)
   14fd8:	108008c3 	ldbu	r2,35(r2)
   14fdc:	10800044 	addi	r2,r2,1
   14fe0:	1007883a 	mov	r3,r2
   14fe4:	e0bffe17 	ldw	r2,-8(fp)
   14fe8:	10c008c5 	stb	r3,35(r2)
   14fec:	00000106 	br	14ff4 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   14ff0:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   14ff4:	e037883a 	mov	sp,fp
   14ff8:	dfc00117 	ldw	ra,4(sp)
   14ffc:	df000017 	ldw	fp,0(sp)
   15000:	dec00204 	addi	sp,sp,8
   15004:	f800283a 	ret

00015008 <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   15008:	defffc04 	addi	sp,sp,-16
   1500c:	dfc00315 	stw	ra,12(sp)
   15010:	df000215 	stw	fp,8(sp)
   15014:	df000204 	addi	fp,sp,8
   15018:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   1501c:	01400044 	movi	r5,1
   15020:	e13fff17 	ldw	r4,-4(fp)
   15024:	0014e780 	call	14e78 <lcd_write_command>

  sp->x = 0;
   15028:	e0bfff17 	ldw	r2,-4(fp)
   1502c:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   15030:	e0bfff17 	ldw	r2,-4(fp)
   15034:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   15038:	e0bfff17 	ldw	r2,-4(fp)
   1503c:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15040:	e03ffe15 	stw	zero,-8(fp)
   15044:	00001b06 	br	150b4 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   15048:	e0bffe17 	ldw	r2,-8(fp)
   1504c:	108018e4 	muli	r2,r2,99
   15050:	10801004 	addi	r2,r2,64
   15054:	e0ffff17 	ldw	r3,-4(fp)
   15058:	1885883a 	add	r2,r3,r2
   1505c:	01801444 	movi	r6,81
   15060:	01400804 	movi	r5,32
   15064:	1009883a 	mov	r4,r2
   15068:	000541c0 	call	541c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   1506c:	e0bffe17 	ldw	r2,-8(fp)
   15070:	108018e4 	muli	r2,r2,99
   15074:	10800c04 	addi	r2,r2,48
   15078:	e0ffff17 	ldw	r3,-4(fp)
   1507c:	1885883a 	add	r2,r3,r2
   15080:	01800404 	movi	r6,16
   15084:	01400804 	movi	r5,32
   15088:	1009883a 	mov	r4,r2
   1508c:	000541c0 	call	541c <memset>
    sp->line[y].width = 0;
   15090:	e0ffff17 	ldw	r3,-4(fp)
   15094:	e0bffe17 	ldw	r2,-8(fp)
   15098:	108018e4 	muli	r2,r2,99
   1509c:	1885883a 	add	r2,r3,r2
   150a0:	10802444 	addi	r2,r2,145
   150a4:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   150a8:	e0bffe17 	ldw	r2,-8(fp)
   150ac:	10800044 	addi	r2,r2,1
   150b0:	e0bffe15 	stw	r2,-8(fp)
   150b4:	e0bffe17 	ldw	r2,-8(fp)
   150b8:	10800090 	cmplti	r2,r2,2
   150bc:	103fe21e 	bne	r2,zero,15048 <__alt_data_end+0xf0015048>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   150c0:	0001883a 	nop
   150c4:	e037883a 	mov	sp,fp
   150c8:	dfc00117 	ldw	ra,4(sp)
   150cc:	df000017 	ldw	fp,0(sp)
   150d0:	dec00204 	addi	sp,sp,8
   150d4:	f800283a 	ret

000150d8 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   150d8:	defff704 	addi	sp,sp,-36
   150dc:	dfc00815 	stw	ra,32(sp)
   150e0:	df000715 	stw	fp,28(sp)
   150e4:	df000704 	addi	fp,sp,28
   150e8:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   150ec:	e0bfff17 	ldw	r2,-4(fp)
   150f0:	10800943 	ldbu	r2,37(r2)
   150f4:	10803fcc 	andi	r2,r2,255
   150f8:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   150fc:	e03ff915 	stw	zero,-28(fp)
   15100:	00006806 	br	152a4 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   15104:	e0ffff17 	ldw	r3,-4(fp)
   15108:	e0bff917 	ldw	r2,-28(fp)
   1510c:	108018e4 	muli	r2,r2,99
   15110:	1885883a 	add	r2,r3,r2
   15114:	10802444 	addi	r2,r2,145
   15118:	10800003 	ldbu	r2,0(r2)
   1511c:	10803fcc 	andi	r2,r2,255
   15120:	1080201c 	xori	r2,r2,128
   15124:	10bfe004 	addi	r2,r2,-128
   15128:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   1512c:	e0ffff17 	ldw	r3,-4(fp)
   15130:	e0bff917 	ldw	r2,-28(fp)
   15134:	108018e4 	muli	r2,r2,99
   15138:	1885883a 	add	r2,r3,r2
   1513c:	10802484 	addi	r2,r2,146
   15140:	10800003 	ldbu	r2,0(r2)
   15144:	10c03fcc 	andi	r3,r2,255
   15148:	e0bffc17 	ldw	r2,-16(fp)
   1514c:	1885383a 	mul	r2,r3,r2
   15150:	1005d23a 	srai	r2,r2,8
   15154:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   15158:	e0fffb17 	ldw	r3,-20(fp)
   1515c:	e0bffd17 	ldw	r2,-12(fp)
   15160:	18800116 	blt	r3,r2,15168 <lcd_repaint_screen+0x90>
      offset = 0;
   15164:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   15168:	e03ffa15 	stw	zero,-24(fp)
   1516c:	00004706 	br	1528c <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   15170:	e0fffa17 	ldw	r3,-24(fp)
   15174:	e0bffb17 	ldw	r2,-20(fp)
   15178:	1885883a 	add	r2,r3,r2
   1517c:	e0fffd17 	ldw	r3,-12(fp)
   15180:	10c9283a 	div	r4,r2,r3
   15184:	e0fffd17 	ldw	r3,-12(fp)
   15188:	20c7383a 	mul	r3,r4,r3
   1518c:	10c5c83a 	sub	r2,r2,r3
   15190:	e13fff17 	ldw	r4,-4(fp)
   15194:	e0fff917 	ldw	r3,-28(fp)
   15198:	18c018e4 	muli	r3,r3,99
   1519c:	20c7883a 	add	r3,r4,r3
   151a0:	1885883a 	add	r2,r3,r2
   151a4:	10801004 	addi	r2,r2,64
   151a8:	10800003 	ldbu	r2,0(r2)
   151ac:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   151b0:	e0ffff17 	ldw	r3,-4(fp)
   151b4:	e0bff917 	ldw	r2,-28(fp)
   151b8:	108018e4 	muli	r2,r2,99
   151bc:	1887883a 	add	r3,r3,r2
   151c0:	e0bffa17 	ldw	r2,-24(fp)
   151c4:	1885883a 	add	r2,r3,r2
   151c8:	10800c04 	addi	r2,r2,48
   151cc:	10800003 	ldbu	r2,0(r2)
   151d0:	10c03fcc 	andi	r3,r2,255
   151d4:	18c0201c 	xori	r3,r3,128
   151d8:	18ffe004 	addi	r3,r3,-128
   151dc:	e0bffe07 	ldb	r2,-8(fp)
   151e0:	18802726 	beq	r3,r2,15280 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   151e4:	e0fff917 	ldw	r3,-28(fp)
   151e8:	d0a01204 	addi	r2,gp,-32696
   151ec:	1885883a 	add	r2,r3,r2
   151f0:	10800003 	ldbu	r2,0(r2)
   151f4:	1007883a 	mov	r3,r2
   151f8:	e0bffa17 	ldw	r2,-24(fp)
   151fc:	1885883a 	add	r2,r3,r2
   15200:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   15204:	e0fffe43 	ldbu	r3,-7(fp)
   15208:	e0bfff17 	ldw	r2,-4(fp)
   1520c:	108008c3 	ldbu	r2,35(r2)
   15210:	10803fcc 	andi	r2,r2,255
   15214:	1080201c 	xori	r2,r2,128
   15218:	10bfe004 	addi	r2,r2,-128
   1521c:	18800a26 	beq	r3,r2,15248 <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   15220:	e0fffe43 	ldbu	r3,-7(fp)
   15224:	00bfe004 	movi	r2,-128
   15228:	1884b03a 	or	r2,r3,r2
   1522c:	10803fcc 	andi	r2,r2,255
   15230:	100b883a 	mov	r5,r2
   15234:	e13fff17 	ldw	r4,-4(fp)
   15238:	0014e780 	call	14e78 <lcd_write_command>
          sp->address = address;
   1523c:	e0fffe43 	ldbu	r3,-7(fp)
   15240:	e0bfff17 	ldw	r2,-4(fp)
   15244:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   15248:	e0bffe03 	ldbu	r2,-8(fp)
   1524c:	10803fcc 	andi	r2,r2,255
   15250:	100b883a 	mov	r5,r2
   15254:	e13fff17 	ldw	r4,-4(fp)
   15258:	0014f300 	call	14f30 <lcd_write_data>
        sp->line[y].visible[x] = c;
   1525c:	e0ffff17 	ldw	r3,-4(fp)
   15260:	e0bff917 	ldw	r2,-28(fp)
   15264:	108018e4 	muli	r2,r2,99
   15268:	1887883a 	add	r3,r3,r2
   1526c:	e0bffa17 	ldw	r2,-24(fp)
   15270:	1885883a 	add	r2,r3,r2
   15274:	10800c04 	addi	r2,r2,48
   15278:	e0fffe03 	ldbu	r3,-8(fp)
   1527c:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   15280:	e0bffa17 	ldw	r2,-24(fp)
   15284:	10800044 	addi	r2,r2,1
   15288:	e0bffa15 	stw	r2,-24(fp)
   1528c:	e0bffa17 	ldw	r2,-24(fp)
   15290:	10800410 	cmplti	r2,r2,16
   15294:	103fb61e 	bne	r2,zero,15170 <__alt_data_end+0xf0015170>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15298:	e0bff917 	ldw	r2,-28(fp)
   1529c:	10800044 	addi	r2,r2,1
   152a0:	e0bff915 	stw	r2,-28(fp)
   152a4:	e0bff917 	ldw	r2,-28(fp)
   152a8:	10800090 	cmplti	r2,r2,2
   152ac:	103f951e 	bne	r2,zero,15104 <__alt_data_end+0xf0015104>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   152b0:	0001883a 	nop
   152b4:	e037883a 	mov	sp,fp
   152b8:	dfc00117 	ldw	ra,4(sp)
   152bc:	df000017 	ldw	fp,0(sp)
   152c0:	dec00204 	addi	sp,sp,8
   152c4:	f800283a 	ret

000152c8 <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   152c8:	defffc04 	addi	sp,sp,-16
   152cc:	dfc00315 	stw	ra,12(sp)
   152d0:	df000215 	stw	fp,8(sp)
   152d4:	df000204 	addi	fp,sp,8
   152d8:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   152dc:	e03ffe15 	stw	zero,-8(fp)
   152e0:	00001d06 	br	15358 <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   152e4:	e0bffe17 	ldw	r2,-8(fp)
   152e8:	00800f16 	blt	zero,r2,15328 <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   152ec:	e0bffe17 	ldw	r2,-8(fp)
   152f0:	108018e4 	muli	r2,r2,99
   152f4:	10801004 	addi	r2,r2,64
   152f8:	e0ffff17 	ldw	r3,-4(fp)
   152fc:	1889883a 	add	r4,r3,r2
   15300:	e0bffe17 	ldw	r2,-8(fp)
   15304:	10800044 	addi	r2,r2,1
   15308:	108018e4 	muli	r2,r2,99
   1530c:	10801004 	addi	r2,r2,64
   15310:	e0ffff17 	ldw	r3,-4(fp)
   15314:	1885883a 	add	r2,r3,r2
   15318:	01801404 	movi	r6,80
   1531c:	100b883a 	mov	r5,r2
   15320:	00052d40 	call	52d4 <memcpy>
   15324:	00000906 	br	1534c <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   15328:	e0bffe17 	ldw	r2,-8(fp)
   1532c:	108018e4 	muli	r2,r2,99
   15330:	10801004 	addi	r2,r2,64
   15334:	e0ffff17 	ldw	r3,-4(fp)
   15338:	1885883a 	add	r2,r3,r2
   1533c:	01801404 	movi	r6,80
   15340:	01400804 	movi	r5,32
   15344:	1009883a 	mov	r4,r2
   15348:	000541c0 	call	541c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1534c:	e0bffe17 	ldw	r2,-8(fp)
   15350:	10800044 	addi	r2,r2,1
   15354:	e0bffe15 	stw	r2,-8(fp)
   15358:	e0bffe17 	ldw	r2,-8(fp)
   1535c:	10800090 	cmplti	r2,r2,2
   15360:	103fe01e 	bne	r2,zero,152e4 <__alt_data_end+0xf00152e4>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   15364:	e0bfff17 	ldw	r2,-4(fp)
   15368:	10800883 	ldbu	r2,34(r2)
   1536c:	10bfffc4 	addi	r2,r2,-1
   15370:	1007883a 	mov	r3,r2
   15374:	e0bfff17 	ldw	r2,-4(fp)
   15378:	10c00885 	stb	r3,34(r2)
}
   1537c:	0001883a 	nop
   15380:	e037883a 	mov	sp,fp
   15384:	dfc00117 	ldw	ra,4(sp)
   15388:	df000017 	ldw	fp,0(sp)
   1538c:	dec00204 	addi	sp,sp,8
   15390:	f800283a 	ret

00015394 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   15394:	defff904 	addi	sp,sp,-28
   15398:	dfc00615 	stw	ra,24(sp)
   1539c:	df000515 	stw	fp,20(sp)
   153a0:	df000504 	addi	fp,sp,20
   153a4:	e13ffe15 	stw	r4,-8(fp)
   153a8:	2805883a 	mov	r2,r5
   153ac:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   153b0:	e03ffb15 	stw	zero,-20(fp)
   153b4:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   153b8:	e0bffe17 	ldw	r2,-8(fp)
   153bc:	10800a03 	ldbu	r2,40(r2)
   153c0:	10803fcc 	andi	r2,r2,255
   153c4:	1080201c 	xori	r2,r2,128
   153c8:	10bfe004 	addi	r2,r2,-128
   153cc:	108016d8 	cmpnei	r2,r2,91
   153d0:	1000411e 	bne	r2,zero,154d8 <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   153d4:	e0bffe17 	ldw	r2,-8(fp)
   153d8:	10800a04 	addi	r2,r2,40
   153dc:	10800044 	addi	r2,r2,1
   153e0:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   153e4:	00000c06 	br	15418 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   153e8:	e0bffb17 	ldw	r2,-20(fp)
   153ec:	10c002a4 	muli	r3,r2,10
   153f0:	e0bffd17 	ldw	r2,-12(fp)
   153f4:	11000044 	addi	r4,r2,1
   153f8:	e13ffd15 	stw	r4,-12(fp)
   153fc:	10800003 	ldbu	r2,0(r2)
   15400:	10803fcc 	andi	r2,r2,255
   15404:	1080201c 	xori	r2,r2,128
   15408:	10bfe004 	addi	r2,r2,-128
   1540c:	10bff404 	addi	r2,r2,-48
   15410:	1885883a 	add	r2,r3,r2
   15414:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   15418:	d0e01717 	ldw	r3,-32676(gp)
   1541c:	e0bffd17 	ldw	r2,-12(fp)
   15420:	10800003 	ldbu	r2,0(r2)
   15424:	10803fcc 	andi	r2,r2,255
   15428:	1080201c 	xori	r2,r2,128
   1542c:	10bfe004 	addi	r2,r2,-128
   15430:	10800044 	addi	r2,r2,1
   15434:	1885883a 	add	r2,r3,r2
   15438:	10800003 	ldbu	r2,0(r2)
   1543c:	10803fcc 	andi	r2,r2,255
   15440:	1080010c 	andi	r2,r2,4
   15444:	103fe81e 	bne	r2,zero,153e8 <__alt_data_end+0xf00153e8>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   15448:	e0bffd17 	ldw	r2,-12(fp)
   1544c:	10800003 	ldbu	r2,0(r2)
   15450:	10803fcc 	andi	r2,r2,255
   15454:	1080201c 	xori	r2,r2,128
   15458:	10bfe004 	addi	r2,r2,-128
   1545c:	10800ed8 	cmpnei	r2,r2,59
   15460:	10001f1e 	bne	r2,zero,154e0 <lcd_handle_escape+0x14c>
    {
      ptr++;
   15464:	e0bffd17 	ldw	r2,-12(fp)
   15468:	10800044 	addi	r2,r2,1
   1546c:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   15470:	00000c06 	br	154a4 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   15474:	e0bffc17 	ldw	r2,-16(fp)
   15478:	10c002a4 	muli	r3,r2,10
   1547c:	e0bffd17 	ldw	r2,-12(fp)
   15480:	11000044 	addi	r4,r2,1
   15484:	e13ffd15 	stw	r4,-12(fp)
   15488:	10800003 	ldbu	r2,0(r2)
   1548c:	10803fcc 	andi	r2,r2,255
   15490:	1080201c 	xori	r2,r2,128
   15494:	10bfe004 	addi	r2,r2,-128
   15498:	10bff404 	addi	r2,r2,-48
   1549c:	1885883a 	add	r2,r3,r2
   154a0:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   154a4:	d0e01717 	ldw	r3,-32676(gp)
   154a8:	e0bffd17 	ldw	r2,-12(fp)
   154ac:	10800003 	ldbu	r2,0(r2)
   154b0:	10803fcc 	andi	r2,r2,255
   154b4:	1080201c 	xori	r2,r2,128
   154b8:	10bfe004 	addi	r2,r2,-128
   154bc:	10800044 	addi	r2,r2,1
   154c0:	1885883a 	add	r2,r3,r2
   154c4:	10800003 	ldbu	r2,0(r2)
   154c8:	10803fcc 	andi	r2,r2,255
   154cc:	1080010c 	andi	r2,r2,4
   154d0:	103fe81e 	bne	r2,zero,15474 <__alt_data_end+0xf0015474>
   154d4:	00000206 	br	154e0 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   154d8:	00bfffc4 	movi	r2,-1
   154dc:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   154e0:	e0bfff07 	ldb	r2,-4(fp)
   154e4:	10c012a0 	cmpeqi	r3,r2,74
   154e8:	1800291e 	bne	r3,zero,15590 <lcd_handle_escape+0x1fc>
   154ec:	10c012c8 	cmpgei	r3,r2,75
   154f0:	1800031e 	bne	r3,zero,15500 <lcd_handle_escape+0x16c>
   154f4:	10801220 	cmpeqi	r2,r2,72
   154f8:	1000061e 	bne	r2,zero,15514 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   154fc:	00004a06 	br	15628 <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   15500:	10c012e0 	cmpeqi	r3,r2,75
   15504:	1800281e 	bne	r3,zero,155a8 <lcd_handle_escape+0x214>
   15508:	108019a0 	cmpeqi	r2,r2,102
   1550c:	1000011e 	bne	r2,zero,15514 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   15510:	00004506 	br	15628 <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   15514:	e0bffc17 	ldw	r2,-16(fp)
   15518:	0080050e 	bge	zero,r2,15530 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   1551c:	e0bffc17 	ldw	r2,-16(fp)
   15520:	10bfffc4 	addi	r2,r2,-1
   15524:	1007883a 	mov	r3,r2
   15528:	e0bffe17 	ldw	r2,-8(fp)
   1552c:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   15530:	e0bffb17 	ldw	r2,-20(fp)
   15534:	0080370e 	bge	zero,r2,15614 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   15538:	e0bffb17 	ldw	r2,-20(fp)
   1553c:	10bfffc4 	addi	r2,r2,-1
   15540:	1007883a 	mov	r3,r2
   15544:	e0bffe17 	ldw	r2,-8(fp)
   15548:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   1554c:	e0bffe17 	ldw	r2,-8(fp)
   15550:	10800883 	ldbu	r2,34(r2)
   15554:	10803fcc 	andi	r2,r2,255
   15558:	10800170 	cmpltui	r2,r2,5
   1555c:	1000061e 	bne	r2,zero,15578 <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   15560:	e0bffe17 	ldw	r2,-8(fp)
   15564:	00c00104 	movi	r3,4
   15568:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   1556c:	00000206 	br	15578 <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   15570:	e13ffe17 	ldw	r4,-8(fp)
   15574:	00152c80 	call	152c8 <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   15578:	e0bffe17 	ldw	r2,-8(fp)
   1557c:	10800883 	ldbu	r2,34(r2)
   15580:	10803fcc 	andi	r2,r2,255
   15584:	108000e8 	cmpgeui	r2,r2,3
   15588:	103ff91e 	bne	r2,zero,15570 <__alt_data_end+0xf0015570>
        lcd_scroll_up(sp);
    }
    break;
   1558c:	00002106 	br	15614 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   15590:	e0bffb17 	ldw	r2,-20(fp)
   15594:	10800098 	cmpnei	r2,r2,2
   15598:	1000201e 	bne	r2,zero,1561c <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   1559c:	e13ffe17 	ldw	r4,-8(fp)
   155a0:	00150080 	call	15008 <lcd_clear_screen>
    break;
   155a4:	00001d06 	br	1561c <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   155a8:	e0bffb17 	ldw	r2,-20(fp)
   155ac:	00801d16 	blt	zero,r2,15624 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   155b0:	e0bffe17 	ldw	r2,-8(fp)
   155b4:	10800843 	ldbu	r2,33(r2)
   155b8:	10803fcc 	andi	r2,r2,255
   155bc:	10801428 	cmpgeui	r2,r2,80
   155c0:	1000181e 	bne	r2,zero,15624 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   155c4:	e0bffe17 	ldw	r2,-8(fp)
   155c8:	10800883 	ldbu	r2,34(r2)
   155cc:	10803fcc 	andi	r2,r2,255
   155d0:	108018e4 	muli	r2,r2,99
   155d4:	10801004 	addi	r2,r2,64
   155d8:	e0fffe17 	ldw	r3,-8(fp)
   155dc:	1887883a 	add	r3,r3,r2
   155e0:	e0bffe17 	ldw	r2,-8(fp)
   155e4:	10800843 	ldbu	r2,33(r2)
   155e8:	10803fcc 	andi	r2,r2,255
   155ec:	1889883a 	add	r4,r3,r2
   155f0:	e0bffe17 	ldw	r2,-8(fp)
   155f4:	10800843 	ldbu	r2,33(r2)
   155f8:	10803fcc 	andi	r2,r2,255
   155fc:	00c01404 	movi	r3,80
   15600:	1885c83a 	sub	r2,r3,r2
   15604:	100d883a 	mov	r6,r2
   15608:	01400804 	movi	r5,32
   1560c:	000541c0 	call	541c <memset>
    }
    break;
   15610:	00000406 	br	15624 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   15614:	0001883a 	nop
   15618:	00000306 	br	15628 <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   1561c:	0001883a 	nop
   15620:	00000106 	br	15628 <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   15624:	0001883a 	nop
  }
}
   15628:	0001883a 	nop
   1562c:	e037883a 	mov	sp,fp
   15630:	dfc00117 	ldw	ra,4(sp)
   15634:	df000017 	ldw	fp,0(sp)
   15638:	dec00204 	addi	sp,sp,8
   1563c:	f800283a 	ret

00015640 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   15640:	defff304 	addi	sp,sp,-52
   15644:	dfc00c15 	stw	ra,48(sp)
   15648:	df000b15 	stw	fp,44(sp)
   1564c:	df000b04 	addi	fp,sp,44
   15650:	e13ffc15 	stw	r4,-16(fp)
   15654:	e17ffd15 	stw	r5,-12(fp)
   15658:	e1bffe15 	stw	r6,-8(fp)
   1565c:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   15660:	e0bffe17 	ldw	r2,-8(fp)
   15664:	e0fffd17 	ldw	r3,-12(fp)
   15668:	1885883a 	add	r2,r3,r2
   1566c:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   15670:	e0bffc17 	ldw	r2,-16(fp)
   15674:	00c00044 	movi	r3,1
   15678:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   1567c:	00009906 	br	158e4 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   15680:	e0bffd17 	ldw	r2,-12(fp)
   15684:	10800003 	ldbu	r2,0(r2)
   15688:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   1568c:	e0bffc17 	ldw	r2,-16(fp)
   15690:	10800903 	ldbu	r2,36(r2)
   15694:	10803fcc 	andi	r2,r2,255
   15698:	1080201c 	xori	r2,r2,128
   1569c:	10bfe004 	addi	r2,r2,-128
   156a0:	10003716 	blt	r2,zero,15780 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   156a4:	e0bffc17 	ldw	r2,-16(fp)
   156a8:	10800903 	ldbu	r2,36(r2)
   156ac:	10803fcc 	andi	r2,r2,255
   156b0:	1080201c 	xori	r2,r2,128
   156b4:	10bfe004 	addi	r2,r2,-128
   156b8:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   156bc:	e0bffa17 	ldw	r2,-24(fp)
   156c0:	1000031e 	bne	r2,zero,156d0 <altera_avalon_lcd_16207_write+0x90>
   156c4:	e0bff907 	ldb	r2,-28(fp)
   156c8:	108016d8 	cmpnei	r2,r2,91
   156cc:	10000d1e 	bne	r2,zero,15704 <altera_avalon_lcd_16207_write+0xc4>
   156d0:	e0bffa17 	ldw	r2,-24(fp)
   156d4:	10001826 	beq	r2,zero,15738 <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   156d8:	d0e01717 	ldw	r3,-32676(gp)
   156dc:	e0bff907 	ldb	r2,-28(fp)
   156e0:	10800044 	addi	r2,r2,1
   156e4:	1885883a 	add	r2,r3,r2
   156e8:	10800003 	ldbu	r2,0(r2)
   156ec:	10803fcc 	andi	r2,r2,255
   156f0:	1080010c 	andi	r2,r2,4
   156f4:	1000101e 	bne	r2,zero,15738 <altera_avalon_lcd_16207_write+0xf8>
   156f8:	e0bff907 	ldb	r2,-28(fp)
   156fc:	10800ee0 	cmpeqi	r2,r2,59
   15700:	10000d1e 	bne	r2,zero,15738 <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   15704:	e0fffc17 	ldw	r3,-16(fp)
   15708:	e0bffa17 	ldw	r2,-24(fp)
   1570c:	1885883a 	add	r2,r3,r2
   15710:	10800a04 	addi	r2,r2,40
   15714:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   15718:	e0bff907 	ldb	r2,-28(fp)
   1571c:	100b883a 	mov	r5,r2
   15720:	e13ffc17 	ldw	r4,-16(fp)
   15724:	00153940 	call	15394 <lcd_handle_escape>

        sp->esccount = -1;
   15728:	e0bffc17 	ldw	r2,-16(fp)
   1572c:	00ffffc4 	movi	r3,-1
   15730:	10c00905 	stb	r3,36(r2)
   15734:	00006806 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   15738:	e0bffc17 	ldw	r2,-16(fp)
   1573c:	10800903 	ldbu	r2,36(r2)
   15740:	10803fcc 	andi	r2,r2,255
   15744:	108001e8 	cmpgeui	r2,r2,7
   15748:	1000631e 	bne	r2,zero,158d8 <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   1574c:	e0fffc17 	ldw	r3,-16(fp)
   15750:	e0bffa17 	ldw	r2,-24(fp)
   15754:	1885883a 	add	r2,r3,r2
   15758:	10800a04 	addi	r2,r2,40
   1575c:	e0fff903 	ldbu	r3,-28(fp)
   15760:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   15764:	e0bffc17 	ldw	r2,-16(fp)
   15768:	10800903 	ldbu	r2,36(r2)
   1576c:	10800044 	addi	r2,r2,1
   15770:	1007883a 	mov	r3,r2
   15774:	e0bffc17 	ldw	r2,-16(fp)
   15778:	10c00905 	stb	r3,36(r2)
   1577c:	00005606 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   15780:	e0bff907 	ldb	r2,-28(fp)
   15784:	108006d8 	cmpnei	r2,r2,27
   15788:	1000031e 	bne	r2,zero,15798 <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   1578c:	e0bffc17 	ldw	r2,-16(fp)
   15790:	10000905 	stb	zero,36(r2)
   15794:	00005006 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   15798:	e0bff907 	ldb	r2,-28(fp)
   1579c:	10800358 	cmpnei	r2,r2,13
   157a0:	1000031e 	bne	r2,zero,157b0 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   157a4:	e0bffc17 	ldw	r2,-16(fp)
   157a8:	10000845 	stb	zero,33(r2)
   157ac:	00004a06 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   157b0:	e0bff907 	ldb	r2,-28(fp)
   157b4:	10800298 	cmpnei	r2,r2,10
   157b8:	1000101e 	bne	r2,zero,157fc <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   157bc:	e0bffc17 	ldw	r2,-16(fp)
   157c0:	10000845 	stb	zero,33(r2)
      sp->y++;
   157c4:	e0bffc17 	ldw	r2,-16(fp)
   157c8:	10800883 	ldbu	r2,34(r2)
   157cc:	10800044 	addi	r2,r2,1
   157d0:	1007883a 	mov	r3,r2
   157d4:	e0bffc17 	ldw	r2,-16(fp)
   157d8:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   157dc:	e0bffc17 	ldw	r2,-16(fp)
   157e0:	10800883 	ldbu	r2,34(r2)
   157e4:	10803fcc 	andi	r2,r2,255
   157e8:	108000f0 	cmpltui	r2,r2,3
   157ec:	10003a1e 	bne	r2,zero,158d8 <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   157f0:	e13ffc17 	ldw	r4,-16(fp)
   157f4:	00152c80 	call	152c8 <lcd_scroll_up>
   157f8:	00003706 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   157fc:	e0bff907 	ldb	r2,-28(fp)
   15800:	10800218 	cmpnei	r2,r2,8
   15804:	10000b1e 	bne	r2,zero,15834 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   15808:	e0bffc17 	ldw	r2,-16(fp)
   1580c:	10800843 	ldbu	r2,33(r2)
   15810:	10803fcc 	andi	r2,r2,255
   15814:	10003026 	beq	r2,zero,158d8 <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   15818:	e0bffc17 	ldw	r2,-16(fp)
   1581c:	10800843 	ldbu	r2,33(r2)
   15820:	10bfffc4 	addi	r2,r2,-1
   15824:	1007883a 	mov	r3,r2
   15828:	e0bffc17 	ldw	r2,-16(fp)
   1582c:	10c00845 	stb	r3,33(r2)
   15830:	00002906 	br	158d8 <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   15834:	d0e01717 	ldw	r3,-32676(gp)
   15838:	e0bff907 	ldb	r2,-28(fp)
   1583c:	10800044 	addi	r2,r2,1
   15840:	1885883a 	add	r2,r3,r2
   15844:	10800003 	ldbu	r2,0(r2)
   15848:	10803fcc 	andi	r2,r2,255
   1584c:	1080201c 	xori	r2,r2,128
   15850:	10bfe004 	addi	r2,r2,-128
   15854:	108025cc 	andi	r2,r2,151
   15858:	10001f26 	beq	r2,zero,158d8 <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   1585c:	e0bffc17 	ldw	r2,-16(fp)
   15860:	10800883 	ldbu	r2,34(r2)
   15864:	10803fcc 	andi	r2,r2,255
   15868:	108000b0 	cmpltui	r2,r2,2
   1586c:	1000021e 	bne	r2,zero,15878 <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   15870:	e13ffc17 	ldw	r4,-16(fp)
   15874:	00152c80 	call	152c8 <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   15878:	e0bffc17 	ldw	r2,-16(fp)
   1587c:	10800843 	ldbu	r2,33(r2)
   15880:	10803fcc 	andi	r2,r2,255
   15884:	10801428 	cmpgeui	r2,r2,80
   15888:	10000d1e 	bne	r2,zero,158c0 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   1588c:	e0bffc17 	ldw	r2,-16(fp)
   15890:	10800883 	ldbu	r2,34(r2)
   15894:	10c03fcc 	andi	r3,r2,255
   15898:	e0bffc17 	ldw	r2,-16(fp)
   1589c:	10800843 	ldbu	r2,33(r2)
   158a0:	10803fcc 	andi	r2,r2,255
   158a4:	e13ffc17 	ldw	r4,-16(fp)
   158a8:	18c018e4 	muli	r3,r3,99
   158ac:	20c7883a 	add	r3,r4,r3
   158b0:	1885883a 	add	r2,r3,r2
   158b4:	10801004 	addi	r2,r2,64
   158b8:	e0fff903 	ldbu	r3,-28(fp)
   158bc:	10c00005 	stb	r3,0(r2)

      sp->x++;
   158c0:	e0bffc17 	ldw	r2,-16(fp)
   158c4:	10800843 	ldbu	r2,33(r2)
   158c8:	10800044 	addi	r2,r2,1
   158cc:	1007883a 	mov	r3,r2
   158d0:	e0bffc17 	ldw	r2,-16(fp)
   158d4:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   158d8:	e0bffd17 	ldw	r2,-12(fp)
   158dc:	10800044 	addi	r2,r2,1
   158e0:	e0bffd15 	stw	r2,-12(fp)
   158e4:	e0fffd17 	ldw	r3,-12(fp)
   158e8:	e0bff817 	ldw	r2,-32(fp)
   158ec:	18bf6436 	bltu	r3,r2,15680 <__alt_data_end+0xf0015680>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   158f0:	00800404 	movi	r2,16
   158f4:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   158f8:	e03ff515 	stw	zero,-44(fp)
   158fc:	00003706 	br	159dc <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   15900:	00801404 	movi	r2,80
   15904:	e0bff715 	stw	r2,-36(fp)
   15908:	00001106 	br	15950 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   1590c:	e0bff717 	ldw	r2,-36(fp)
   15910:	10bfffc4 	addi	r2,r2,-1
   15914:	e13ffc17 	ldw	r4,-16(fp)
   15918:	e0fff517 	ldw	r3,-44(fp)
   1591c:	18c018e4 	muli	r3,r3,99
   15920:	20c7883a 	add	r3,r4,r3
   15924:	1885883a 	add	r2,r3,r2
   15928:	10801004 	addi	r2,r2,64
   1592c:	10800003 	ldbu	r2,0(r2)
   15930:	10803fcc 	andi	r2,r2,255
   15934:	1080201c 	xori	r2,r2,128
   15938:	10bfe004 	addi	r2,r2,-128
   1593c:	10800820 	cmpeqi	r2,r2,32
   15940:	10000626 	beq	r2,zero,1595c <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   15944:	e0bff717 	ldw	r2,-36(fp)
   15948:	10bfffc4 	addi	r2,r2,-1
   1594c:	e0bff715 	stw	r2,-36(fp)
   15950:	e0bff717 	ldw	r2,-36(fp)
   15954:	00bfed16 	blt	zero,r2,1590c <__alt_data_end+0xf001590c>
   15958:	00000106 	br	15960 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   1595c:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   15960:	e0bff717 	ldw	r2,-36(fp)
   15964:	10800448 	cmpgei	r2,r2,17
   15968:	1000031e 	bne	r2,zero,15978 <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   1596c:	00800404 	movi	r2,16
   15970:	e0bff715 	stw	r2,-36(fp)
   15974:	00000306 	br	15984 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   15978:	e0bff717 	ldw	r2,-36(fp)
   1597c:	10800044 	addi	r2,r2,1
   15980:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   15984:	e0bff717 	ldw	r2,-36(fp)
   15988:	1009883a 	mov	r4,r2
   1598c:	e0fffc17 	ldw	r3,-16(fp)
   15990:	e0bff517 	ldw	r2,-44(fp)
   15994:	108018e4 	muli	r2,r2,99
   15998:	1885883a 	add	r2,r3,r2
   1599c:	10802444 	addi	r2,r2,145
   159a0:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   159a4:	e0fff617 	ldw	r3,-40(fp)
   159a8:	e0bff717 	ldw	r2,-36(fp)
   159ac:	1880020e 	bge	r3,r2,159b8 <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   159b0:	e0bff717 	ldw	r2,-36(fp)
   159b4:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   159b8:	e0fffc17 	ldw	r3,-16(fp)
   159bc:	e0bff517 	ldw	r2,-44(fp)
   159c0:	108018e4 	muli	r2,r2,99
   159c4:	1885883a 	add	r2,r3,r2
   159c8:	10802484 	addi	r2,r2,146
   159cc:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   159d0:	e0bff517 	ldw	r2,-44(fp)
   159d4:	10800044 	addi	r2,r2,1
   159d8:	e0bff515 	stw	r2,-44(fp)
   159dc:	e0bff517 	ldw	r2,-44(fp)
   159e0:	10800090 	cmplti	r2,r2,2
   159e4:	103fc61e 	bne	r2,zero,15900 <__alt_data_end+0xf0015900>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   159e8:	e0bff617 	ldw	r2,-40(fp)
   159ec:	10800448 	cmpgei	r2,r2,17
   159f0:	1000031e 	bne	r2,zero,15a00 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   159f4:	e0bffc17 	ldw	r2,-16(fp)
   159f8:	10000985 	stb	zero,38(r2)
   159fc:	00002d06 	br	15ab4 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   15a00:	e0bff617 	ldw	r2,-40(fp)
   15a04:	1085883a 	add	r2,r2,r2
   15a08:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   15a0c:	e0bff617 	ldw	r2,-40(fp)
   15a10:	1007883a 	mov	r3,r2
   15a14:	e0bffc17 	ldw	r2,-16(fp)
   15a18:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15a1c:	e03ff515 	stw	zero,-44(fp)
   15a20:	00002106 	br	15aa8 <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   15a24:	e0fffc17 	ldw	r3,-16(fp)
   15a28:	e0bff517 	ldw	r2,-44(fp)
   15a2c:	108018e4 	muli	r2,r2,99
   15a30:	1885883a 	add	r2,r3,r2
   15a34:	10802444 	addi	r2,r2,145
   15a38:	10800003 	ldbu	r2,0(r2)
   15a3c:	10803fcc 	andi	r2,r2,255
   15a40:	1080201c 	xori	r2,r2,128
   15a44:	10bfe004 	addi	r2,r2,-128
   15a48:	10800450 	cmplti	r2,r2,17
   15a4c:	1000131e 	bne	r2,zero,15a9c <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   15a50:	e0fffc17 	ldw	r3,-16(fp)
   15a54:	e0bff517 	ldw	r2,-44(fp)
   15a58:	108018e4 	muli	r2,r2,99
   15a5c:	1885883a 	add	r2,r3,r2
   15a60:	10802444 	addi	r2,r2,145
   15a64:	10800003 	ldbu	r2,0(r2)
   15a68:	10803fcc 	andi	r2,r2,255
   15a6c:	1080201c 	xori	r2,r2,128
   15a70:	10bfe004 	addi	r2,r2,-128
   15a74:	1006923a 	slli	r3,r2,8
   15a78:	e0bff617 	ldw	r2,-40(fp)
   15a7c:	1885283a 	div	r2,r3,r2
   15a80:	1009883a 	mov	r4,r2
   15a84:	e0fffc17 	ldw	r3,-16(fp)
   15a88:	e0bff517 	ldw	r2,-44(fp)
   15a8c:	108018e4 	muli	r2,r2,99
   15a90:	1885883a 	add	r2,r3,r2
   15a94:	10802484 	addi	r2,r2,146
   15a98:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   15a9c:	e0bff517 	ldw	r2,-44(fp)
   15aa0:	10800044 	addi	r2,r2,1
   15aa4:	e0bff515 	stw	r2,-44(fp)
   15aa8:	e0bff517 	ldw	r2,-44(fp)
   15aac:	10800090 	cmplti	r2,r2,2
   15ab0:	103fdc1e 	bne	r2,zero,15a24 <__alt_data_end+0xf0015a24>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   15ab4:	e0bffc17 	ldw	r2,-16(fp)
   15ab8:	10800943 	ldbu	r2,37(r2)
   15abc:	10803fcc 	andi	r2,r2,255
   15ac0:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   15ac4:	e13ffc17 	ldw	r4,-16(fp)
   15ac8:	00150d80 	call	150d8 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   15acc:	e0bffc17 	ldw	r2,-16(fp)
   15ad0:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   15ad4:	e0bffc17 	ldw	r2,-16(fp)
   15ad8:	10800943 	ldbu	r2,37(r2)
   15adc:	10c03fcc 	andi	r3,r2,255
   15ae0:	e0bffb17 	ldw	r2,-20(fp)
   15ae4:	18800426 	beq	r3,r2,15af8 <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   15ae8:	e0bffc17 	ldw	r2,-16(fp)
   15aec:	00c00044 	movi	r3,1
   15af0:	10c009c5 	stb	r3,39(r2)
  }
   15af4:	003fef06 	br	15ab4 <__alt_data_end+0xf0015ab4>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   15af8:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   15afc:	e0bffe17 	ldw	r2,-8(fp)
}
   15b00:	e037883a 	mov	sp,fp
   15b04:	dfc00117 	ldw	ra,4(sp)
   15b08:	df000017 	ldw	fp,0(sp)
   15b0c:	dec00204 	addi	sp,sp,8
   15b10:	f800283a 	ret

00015b14 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   15b14:	defffc04 	addi	sp,sp,-16
   15b18:	dfc00315 	stw	ra,12(sp)
   15b1c:	df000215 	stw	fp,8(sp)
   15b20:	df000204 	addi	fp,sp,8
   15b24:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   15b28:	e0bfff17 	ldw	r2,-4(fp)
   15b2c:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   15b30:	e0bffe17 	ldw	r2,-8(fp)
   15b34:	10800943 	ldbu	r2,37(r2)
   15b38:	10803fcc 	andi	r2,r2,255
   15b3c:	10c00044 	addi	r3,r2,1
   15b40:	e0bffe17 	ldw	r2,-8(fp)
   15b44:	10800983 	ldbu	r2,38(r2)
   15b48:	10803fcc 	andi	r2,r2,255
   15b4c:	18800316 	blt	r3,r2,15b5c <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   15b50:	e0bffe17 	ldw	r2,-8(fp)
   15b54:	10000945 	stb	zero,37(r2)
   15b58:	00000606 	br	15b74 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   15b5c:	e0bffe17 	ldw	r2,-8(fp)
   15b60:	10800943 	ldbu	r2,37(r2)
   15b64:	10800044 	addi	r2,r2,1
   15b68:	1007883a 	mov	r3,r2
   15b6c:	e0bffe17 	ldw	r2,-8(fp)
   15b70:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   15b74:	e0bffe17 	ldw	r2,-8(fp)
   15b78:	10800983 	ldbu	r2,38(r2)
   15b7c:	10803fcc 	andi	r2,r2,255
   15b80:	10000826 	beq	r2,zero,15ba4 <alt_lcd_16207_timeout+0x90>
   15b84:	e0bffe17 	ldw	r2,-8(fp)
   15b88:	108009c3 	ldbu	r2,39(r2)
   15b8c:	10803fcc 	andi	r2,r2,255
   15b90:	1080201c 	xori	r2,r2,128
   15b94:	10bfe004 	addi	r2,r2,-128
   15b98:	1000021e 	bne	r2,zero,15ba4 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   15b9c:	e13ffe17 	ldw	r4,-8(fp)
   15ba0:	00150d80 	call	150d8 <lcd_repaint_screen>

  return sp->period;
   15ba4:	e0bffe17 	ldw	r2,-8(fp)
   15ba8:	10800717 	ldw	r2,28(r2)
}
   15bac:	e037883a 	mov	sp,fp
   15bb0:	dfc00117 	ldw	ra,4(sp)
   15bb4:	df000017 	ldw	fp,0(sp)
   15bb8:	dec00204 	addi	sp,sp,8
   15bbc:	f800283a 	ret

00015bc0 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   15bc0:	defffc04 	addi	sp,sp,-16
   15bc4:	dfc00315 	stw	ra,12(sp)
   15bc8:	df000215 	stw	fp,8(sp)
   15bcc:	df000204 	addi	fp,sp,8
   15bd0:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   15bd4:	e0bfff17 	ldw	r2,-4(fp)
   15bd8:	10800017 	ldw	r2,0(r2)
   15bdc:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   15be0:	e0bfff17 	ldw	r2,-4(fp)
   15be4:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   15be8:	010ea604 	movi	r4,15000
   15bec:	0017a6c0 	call	17a6c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15bf0:	e0bffe17 	ldw	r2,-8(fp)
   15bf4:	00c00c04 	movi	r3,48
   15bf8:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   15bfc:	01040104 	movi	r4,4100
   15c00:	0017a6c0 	call	17a6c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15c04:	e0bffe17 	ldw	r2,-8(fp)
   15c08:	00c00c04 	movi	r3,48
   15c0c:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   15c10:	0100fa04 	movi	r4,1000
   15c14:	0017a6c0 	call	17a6c <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   15c18:	e0bffe17 	ldw	r2,-8(fp)
   15c1c:	00c00c04 	movi	r3,48
   15c20:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   15c24:	01400e04 	movi	r5,56
   15c28:	e13fff17 	ldw	r4,-4(fp)
   15c2c:	0014e780 	call	14e78 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   15c30:	01400204 	movi	r5,8
   15c34:	e13fff17 	ldw	r4,-4(fp)
   15c38:	0014e780 	call	14e78 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   15c3c:	e13fff17 	ldw	r4,-4(fp)
   15c40:	00150080 	call	15008 <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   15c44:	01400184 	movi	r5,6
   15c48:	e13fff17 	ldw	r4,-4(fp)
   15c4c:	0014e780 	call	14e78 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   15c50:	01400304 	movi	r5,12
   15c54:	e13fff17 	ldw	r4,-4(fp)
   15c58:	0014e780 	call	14e78 <lcd_write_command>

  sp->esccount = -1;
   15c5c:	e0bfff17 	ldw	r2,-4(fp)
   15c60:	00ffffc4 	movi	r3,-1
   15c64:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   15c68:	e0bfff17 	ldw	r2,-4(fp)
   15c6c:	10800a04 	addi	r2,r2,40
   15c70:	01800204 	movi	r6,8
   15c74:	000b883a 	mov	r5,zero
   15c78:	1009883a 	mov	r4,r2
   15c7c:	000541c0 	call	541c <memset>

  sp->scrollpos = 0;
   15c80:	e0bfff17 	ldw	r2,-4(fp)
   15c84:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   15c88:	e0bfff17 	ldw	r2,-4(fp)
   15c8c:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   15c90:	e0bfff17 	ldw	r2,-4(fp)
   15c94:	100009c5 	stb	zero,39(r2)
   15c98:	d0e04017 	ldw	r3,-32512(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   15c9c:	00800284 	movi	r2,10
   15ca0:	1885203a 	divu	r2,r3,r2
   15ca4:	1007883a 	mov	r3,r2
   15ca8:	e0bfff17 	ldw	r2,-4(fp)
   15cac:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   15cb0:	e0bfff17 	ldw	r2,-4(fp)
   15cb4:	10c00104 	addi	r3,r2,4
   15cb8:	e0bfff17 	ldw	r2,-4(fp)
   15cbc:	10800717 	ldw	r2,28(r2)
   15cc0:	e1ffff17 	ldw	r7,-4(fp)
   15cc4:	01800074 	movhi	r6,1
   15cc8:	3196c504 	addi	r6,r6,23316
   15ccc:	100b883a 	mov	r5,r2
   15cd0:	1809883a 	mov	r4,r3
   15cd4:	00170a40 	call	170a4 <alt_alarm_start>
}
   15cd8:	0001883a 	nop
   15cdc:	e037883a 	mov	sp,fp
   15ce0:	dfc00117 	ldw	ra,4(sp)
   15ce4:	df000017 	ldw	fp,0(sp)
   15ce8:	dec00204 	addi	sp,sp,8
   15cec:	f800283a 	ret

00015cf0 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15cf0:	defffa04 	addi	sp,sp,-24
   15cf4:	dfc00515 	stw	ra,20(sp)
   15cf8:	df000415 	stw	fp,16(sp)
   15cfc:	df000404 	addi	fp,sp,16
   15d00:	e13ffd15 	stw	r4,-12(fp)
   15d04:	e17ffe15 	stw	r5,-8(fp)
   15d08:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   15d0c:	e0bffd17 	ldw	r2,-12(fp)
   15d10:	10800017 	ldw	r2,0(r2)
   15d14:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   15d18:	e0bffc17 	ldw	r2,-16(fp)
   15d1c:	10c00a04 	addi	r3,r2,40
   15d20:	e0bffd17 	ldw	r2,-12(fp)
   15d24:	10800217 	ldw	r2,8(r2)
   15d28:	100f883a 	mov	r7,r2
   15d2c:	e1bfff17 	ldw	r6,-4(fp)
   15d30:	e17ffe17 	ldw	r5,-8(fp)
   15d34:	1809883a 	mov	r4,r3
   15d38:	00156400 	call	15640 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   15d3c:	e037883a 	mov	sp,fp
   15d40:	dfc00117 	ldw	ra,4(sp)
   15d44:	df000017 	ldw	fp,0(sp)
   15d48:	dec00204 	addi	sp,sp,8
   15d4c:	f800283a 	ret

00015d50 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   15d50:	defff904 	addi	sp,sp,-28
   15d54:	dfc00615 	stw	ra,24(sp)
   15d58:	df000515 	stw	fp,20(sp)
   15d5c:	df000504 	addi	fp,sp,20
   15d60:	e13ffe15 	stw	r4,-8(fp)
   15d64:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   15d68:	0007883a 	mov	r3,zero
   15d6c:	e0bffe17 	ldw	r2,-8(fp)
   15d70:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   15d74:	e0bffe17 	ldw	r2,-8(fp)
   15d78:	10800104 	addi	r2,r2,4
   15d7c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15d80:	0005303a 	rdctl	r2,status
   15d84:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15d88:	e0fffc17 	ldw	r3,-16(fp)
   15d8c:	00bfff84 	movi	r2,-2
   15d90:	1884703a 	and	r2,r3,r2
   15d94:	1001703a 	wrctl	status,r2
  
  return context;
   15d98:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   15d9c:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   15da0:	00179640 	call	17964 <alt_tick>
   15da4:	e0bffb17 	ldw	r2,-20(fp)
   15da8:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15dac:	e0bffd17 	ldw	r2,-12(fp)
   15db0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   15db4:	0001883a 	nop
   15db8:	e037883a 	mov	sp,fp
   15dbc:	dfc00117 	ldw	ra,4(sp)
   15dc0:	df000017 	ldw	fp,0(sp)
   15dc4:	dec00204 	addi	sp,sp,8
   15dc8:	f800283a 	ret

00015dcc <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   15dcc:	defff904 	addi	sp,sp,-28
   15dd0:	dfc00615 	stw	ra,24(sp)
   15dd4:	df000515 	stw	fp,20(sp)
   15dd8:	df000504 	addi	fp,sp,20
   15ddc:	e13ffc15 	stw	r4,-16(fp)
   15de0:	e17ffd15 	stw	r5,-12(fp)
   15de4:	e1bffe15 	stw	r6,-8(fp)
   15de8:	e1ffff15 	stw	r7,-4(fp)
   15dec:	e0bfff17 	ldw	r2,-4(fp)
   15df0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   15df4:	d0a04017 	ldw	r2,-32512(gp)
   15df8:	1000021e 	bne	r2,zero,15e04 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   15dfc:	e0bffb17 	ldw	r2,-20(fp)
   15e00:	d0a04015 	stw	r2,-32512(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   15e04:	e0bffc17 	ldw	r2,-16(fp)
   15e08:	10800104 	addi	r2,r2,4
   15e0c:	00c001c4 	movi	r3,7
   15e10:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   15e14:	01800074 	movhi	r6,1
   15e18:	31975404 	addi	r6,r6,23888
   15e1c:	e17ffc17 	ldw	r5,-16(fp)
   15e20:	e13ffe17 	ldw	r4,-8(fp)
   15e24:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   15e28:	0001883a 	nop
   15e2c:	e037883a 	mov	sp,fp
   15e30:	dfc00117 	ldw	ra,4(sp)
   15e34:	df000017 	ldw	fp,0(sp)
   15e38:	dec00204 	addi	sp,sp,8
   15e3c:	f800283a 	ret

00015e40 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   15e40:	defffa04 	addi	sp,sp,-24
   15e44:	dfc00515 	stw	ra,20(sp)
   15e48:	df000415 	stw	fp,16(sp)
   15e4c:	df000404 	addi	fp,sp,16
   15e50:	e13ffd15 	stw	r4,-12(fp)
   15e54:	e17ffe15 	stw	r5,-8(fp)
   15e58:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   15e5c:	e0bffd17 	ldw	r2,-12(fp)
   15e60:	10800017 	ldw	r2,0(r2)
   15e64:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   15e68:	e0bffc17 	ldw	r2,-16(fp)
   15e6c:	10c00a04 	addi	r3,r2,40
   15e70:	e0bffd17 	ldw	r2,-12(fp)
   15e74:	10800217 	ldw	r2,8(r2)
   15e78:	100f883a 	mov	r7,r2
   15e7c:	e1bfff17 	ldw	r6,-4(fp)
   15e80:	e17ffe17 	ldw	r5,-8(fp)
   15e84:	1809883a 	mov	r4,r3
   15e88:	00163500 	call	16350 <altera_avalon_uart_read>
      fd->fd_flags);
}
   15e8c:	e037883a 	mov	sp,fp
   15e90:	dfc00117 	ldw	ra,4(sp)
   15e94:	df000017 	ldw	fp,0(sp)
   15e98:	dec00204 	addi	sp,sp,8
   15e9c:	f800283a 	ret

00015ea0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   15ea0:	defffa04 	addi	sp,sp,-24
   15ea4:	dfc00515 	stw	ra,20(sp)
   15ea8:	df000415 	stw	fp,16(sp)
   15eac:	df000404 	addi	fp,sp,16
   15eb0:	e13ffd15 	stw	r4,-12(fp)
   15eb4:	e17ffe15 	stw	r5,-8(fp)
   15eb8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   15ebc:	e0bffd17 	ldw	r2,-12(fp)
   15ec0:	10800017 	ldw	r2,0(r2)
   15ec4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   15ec8:	e0bffc17 	ldw	r2,-16(fp)
   15ecc:	10c00a04 	addi	r3,r2,40
   15ed0:	e0bffd17 	ldw	r2,-12(fp)
   15ed4:	10800217 	ldw	r2,8(r2)
   15ed8:	100f883a 	mov	r7,r2
   15edc:	e1bfff17 	ldw	r6,-4(fp)
   15ee0:	e17ffe17 	ldw	r5,-8(fp)
   15ee4:	1809883a 	mov	r4,r3
   15ee8:	00165680 	call	16568 <altera_avalon_uart_write>
      fd->fd_flags);
}
   15eec:	e037883a 	mov	sp,fp
   15ef0:	dfc00117 	ldw	ra,4(sp)
   15ef4:	df000017 	ldw	fp,0(sp)
   15ef8:	dec00204 	addi	sp,sp,8
   15efc:	f800283a 	ret

00015f00 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   15f00:	defffc04 	addi	sp,sp,-16
   15f04:	dfc00315 	stw	ra,12(sp)
   15f08:	df000215 	stw	fp,8(sp)
   15f0c:	df000204 	addi	fp,sp,8
   15f10:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   15f14:	e0bfff17 	ldw	r2,-4(fp)
   15f18:	10800017 	ldw	r2,0(r2)
   15f1c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   15f20:	e0bffe17 	ldw	r2,-8(fp)
   15f24:	10c00a04 	addi	r3,r2,40
   15f28:	e0bfff17 	ldw	r2,-4(fp)
   15f2c:	10800217 	ldw	r2,8(r2)
   15f30:	100b883a 	mov	r5,r2
   15f34:	1809883a 	mov	r4,r3
   15f38:	00162c00 	call	162c0 <altera_avalon_uart_close>
}
   15f3c:	e037883a 	mov	sp,fp
   15f40:	dfc00117 	ldw	ra,4(sp)
   15f44:	df000017 	ldw	fp,0(sp)
   15f48:	dec00204 	addi	sp,sp,8
   15f4c:	f800283a 	ret

00015f50 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   15f50:	defff904 	addi	sp,sp,-28
   15f54:	dfc00615 	stw	ra,24(sp)
   15f58:	df000515 	stw	fp,20(sp)
   15f5c:	df000504 	addi	fp,sp,20
   15f60:	e13ffd15 	stw	r4,-12(fp)
   15f64:	e17ffe15 	stw	r5,-8(fp)
   15f68:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   15f6c:	e0bffd17 	ldw	r2,-12(fp)
   15f70:	10800017 	ldw	r2,0(r2)
   15f74:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   15f78:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   15f7c:	1000041e 	bne	r2,zero,15f90 <altera_avalon_uart_init+0x40>
   15f80:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   15f84:	1000021e 	bne	r2,zero,15f90 <altera_avalon_uart_init+0x40>
   15f88:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   15f8c:	10000226 	beq	r2,zero,15f98 <altera_avalon_uart_init+0x48>
   15f90:	00800044 	movi	r2,1
   15f94:	00000106 	br	15f9c <altera_avalon_uart_init+0x4c>
   15f98:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   15f9c:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   15fa0:	e0bffc17 	ldw	r2,-16(fp)
   15fa4:	10000d1e 	bne	r2,zero,15fdc <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   15fa8:	e0bffd17 	ldw	r2,-12(fp)
   15fac:	00c32004 	movi	r3,3200
   15fb0:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   15fb4:	e0bffb17 	ldw	r2,-20(fp)
   15fb8:	10800304 	addi	r2,r2,12
   15fbc:	e0fffd17 	ldw	r3,-12(fp)
   15fc0:	18c00117 	ldw	r3,4(r3)
   15fc4:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   15fc8:	01800074 	movhi	r6,1
   15fcc:	3197fd04 	addi	r6,r6,24564
   15fd0:	e17ffd17 	ldw	r5,-12(fp)
   15fd4:	e13fff17 	ldw	r4,-4(fp)
   15fd8:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   15fdc:	0001883a 	nop
   15fe0:	e037883a 	mov	sp,fp
   15fe4:	dfc00117 	ldw	ra,4(sp)
   15fe8:	df000017 	ldw	fp,0(sp)
   15fec:	dec00204 	addi	sp,sp,8
   15ff0:	f800283a 	ret

00015ff4 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   15ff4:	defff904 	addi	sp,sp,-28
   15ff8:	dfc00615 	stw	ra,24(sp)
   15ffc:	df000515 	stw	fp,20(sp)
   16000:	df000504 	addi	fp,sp,20
   16004:	e13ffe15 	stw	r4,-8(fp)
   16008:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   1600c:	e0bffe17 	ldw	r2,-8(fp)
   16010:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   16014:	e0bffb17 	ldw	r2,-20(fp)
   16018:	10800017 	ldw	r2,0(r2)
   1601c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   16020:	e0bffc17 	ldw	r2,-16(fp)
   16024:	10800204 	addi	r2,r2,8
   16028:	10800037 	ldwio	r2,0(r2)
   1602c:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   16030:	e0bffc17 	ldw	r2,-16(fp)
   16034:	10800204 	addi	r2,r2,8
   16038:	0007883a 	mov	r3,zero
   1603c:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   16040:	e0bffc17 	ldw	r2,-16(fp)
   16044:	10800204 	addi	r2,r2,8
   16048:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   1604c:	e0bffd17 	ldw	r2,-12(fp)
   16050:	1080200c 	andi	r2,r2,128
   16054:	10000326 	beq	r2,zero,16064 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   16058:	e17ffd17 	ldw	r5,-12(fp)
   1605c:	e13ffb17 	ldw	r4,-20(fp)
   16060:	00160940 	call	16094 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   16064:	e0bffd17 	ldw	r2,-12(fp)
   16068:	1081100c 	andi	r2,r2,1088
   1606c:	10000326 	beq	r2,zero,1607c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   16070:	e17ffd17 	ldw	r5,-12(fp)
   16074:	e13ffb17 	ldw	r4,-20(fp)
   16078:	00161780 	call	16178 <altera_avalon_uart_txirq>
  }
  

}
   1607c:	0001883a 	nop
   16080:	e037883a 	mov	sp,fp
   16084:	dfc00117 	ldw	ra,4(sp)
   16088:	df000017 	ldw	fp,0(sp)
   1608c:	dec00204 	addi	sp,sp,8
   16090:	f800283a 	ret

00016094 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16094:	defffc04 	addi	sp,sp,-16
   16098:	df000315 	stw	fp,12(sp)
   1609c:	df000304 	addi	fp,sp,12
   160a0:	e13ffe15 	stw	r4,-8(fp)
   160a4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   160a8:	e0bfff17 	ldw	r2,-4(fp)
   160ac:	108000cc 	andi	r2,r2,3
   160b0:	10002c1e 	bne	r2,zero,16164 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   160b4:	e0bffe17 	ldw	r2,-8(fp)
   160b8:	10800317 	ldw	r2,12(r2)
   160bc:	e0bffe17 	ldw	r2,-8(fp)
   160c0:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   160c4:	e0bffe17 	ldw	r2,-8(fp)
   160c8:	10800317 	ldw	r2,12(r2)
   160cc:	10800044 	addi	r2,r2,1
   160d0:	10800fcc 	andi	r2,r2,63
   160d4:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   160d8:	e0bffe17 	ldw	r2,-8(fp)
   160dc:	10800317 	ldw	r2,12(r2)
   160e0:	e0fffe17 	ldw	r3,-8(fp)
   160e4:	18c00017 	ldw	r3,0(r3)
   160e8:	18c00037 	ldwio	r3,0(r3)
   160ec:	1809883a 	mov	r4,r3
   160f0:	e0fffe17 	ldw	r3,-8(fp)
   160f4:	1885883a 	add	r2,r3,r2
   160f8:	10800704 	addi	r2,r2,28
   160fc:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   16100:	e0bffe17 	ldw	r2,-8(fp)
   16104:	e0fffd17 	ldw	r3,-12(fp)
   16108:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   1610c:	e0bffe17 	ldw	r2,-8(fp)
   16110:	10800317 	ldw	r2,12(r2)
   16114:	10800044 	addi	r2,r2,1
   16118:	10800fcc 	andi	r2,r2,63
   1611c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   16120:	e0bffe17 	ldw	r2,-8(fp)
   16124:	10c00217 	ldw	r3,8(r2)
   16128:	e0bffd17 	ldw	r2,-12(fp)
   1612c:	18800e1e 	bne	r3,r2,16168 <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   16130:	e0bffe17 	ldw	r2,-8(fp)
   16134:	10c00117 	ldw	r3,4(r2)
   16138:	00bfdfc4 	movi	r2,-129
   1613c:	1886703a 	and	r3,r3,r2
   16140:	e0bffe17 	ldw	r2,-8(fp)
   16144:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   16148:	e0bffe17 	ldw	r2,-8(fp)
   1614c:	10800017 	ldw	r2,0(r2)
   16150:	10800304 	addi	r2,r2,12
   16154:	e0fffe17 	ldw	r3,-8(fp)
   16158:	18c00117 	ldw	r3,4(r3)
   1615c:	10c00035 	stwio	r3,0(r2)
   16160:	00000106 	br	16168 <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   16164:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   16168:	e037883a 	mov	sp,fp
   1616c:	df000017 	ldw	fp,0(sp)
   16170:	dec00104 	addi	sp,sp,4
   16174:	f800283a 	ret

00016178 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   16178:	defffb04 	addi	sp,sp,-20
   1617c:	df000415 	stw	fp,16(sp)
   16180:	df000404 	addi	fp,sp,16
   16184:	e13ffc15 	stw	r4,-16(fp)
   16188:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   1618c:	e0bffc17 	ldw	r2,-16(fp)
   16190:	10c00417 	ldw	r3,16(r2)
   16194:	e0bffc17 	ldw	r2,-16(fp)
   16198:	10800517 	ldw	r2,20(r2)
   1619c:	18803226 	beq	r3,r2,16268 <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   161a0:	e0bffc17 	ldw	r2,-16(fp)
   161a4:	10800617 	ldw	r2,24(r2)
   161a8:	1080008c 	andi	r2,r2,2
   161ac:	10000326 	beq	r2,zero,161bc <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   161b0:	e0bffd17 	ldw	r2,-12(fp)
   161b4:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   161b8:	10001d26 	beq	r2,zero,16230 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   161bc:	e0bffc17 	ldw	r2,-16(fp)
   161c0:	10800417 	ldw	r2,16(r2)
   161c4:	e0bffc17 	ldw	r2,-16(fp)
   161c8:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   161cc:	e0bffc17 	ldw	r2,-16(fp)
   161d0:	10800017 	ldw	r2,0(r2)
   161d4:	10800104 	addi	r2,r2,4
   161d8:	e0fffc17 	ldw	r3,-16(fp)
   161dc:	18c00417 	ldw	r3,16(r3)
   161e0:	e13ffc17 	ldw	r4,-16(fp)
   161e4:	20c7883a 	add	r3,r4,r3
   161e8:	18c01704 	addi	r3,r3,92
   161ec:	18c00003 	ldbu	r3,0(r3)
   161f0:	18c03fcc 	andi	r3,r3,255
   161f4:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   161f8:	e0bffc17 	ldw	r2,-16(fp)
   161fc:	10800417 	ldw	r2,16(r2)
   16200:	10800044 	addi	r2,r2,1
   16204:	e0fffc17 	ldw	r3,-16(fp)
   16208:	18800415 	stw	r2,16(r3)
   1620c:	10c00fcc 	andi	r3,r2,63
   16210:	e0bffc17 	ldw	r2,-16(fp)
   16214:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16218:	e0bffc17 	ldw	r2,-16(fp)
   1621c:	10800117 	ldw	r2,4(r2)
   16220:	10c01014 	ori	r3,r2,64
   16224:	e0bffc17 	ldw	r2,-16(fp)
   16228:	10c00115 	stw	r3,4(r2)
   1622c:	00000e06 	br	16268 <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   16230:	e0bffc17 	ldw	r2,-16(fp)
   16234:	10800017 	ldw	r2,0(r2)
   16238:	10800204 	addi	r2,r2,8
   1623c:	10800037 	ldwio	r2,0(r2)
   16240:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   16244:	e0bffd17 	ldw	r2,-12(fp)
   16248:	1082000c 	andi	r2,r2,2048
   1624c:	1000061e 	bne	r2,zero,16268 <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   16250:	e0bffc17 	ldw	r2,-16(fp)
   16254:	10c00117 	ldw	r3,4(r2)
   16258:	00bfefc4 	movi	r2,-65
   1625c:	1886703a 	and	r3,r3,r2
   16260:	e0bffc17 	ldw	r2,-16(fp)
   16264:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   16268:	e0bffc17 	ldw	r2,-16(fp)
   1626c:	10c00417 	ldw	r3,16(r2)
   16270:	e0bffc17 	ldw	r2,-16(fp)
   16274:	10800517 	ldw	r2,20(r2)
   16278:	1880061e 	bne	r3,r2,16294 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1627c:	e0bffc17 	ldw	r2,-16(fp)
   16280:	10c00117 	ldw	r3,4(r2)
   16284:	00beefc4 	movi	r2,-1089
   16288:	1886703a 	and	r3,r3,r2
   1628c:	e0bffc17 	ldw	r2,-16(fp)
   16290:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16294:	e0bffc17 	ldw	r2,-16(fp)
   16298:	10800017 	ldw	r2,0(r2)
   1629c:	10800304 	addi	r2,r2,12
   162a0:	e0fffc17 	ldw	r3,-16(fp)
   162a4:	18c00117 	ldw	r3,4(r3)
   162a8:	10c00035 	stwio	r3,0(r2)
}
   162ac:	0001883a 	nop
   162b0:	e037883a 	mov	sp,fp
   162b4:	df000017 	ldw	fp,0(sp)
   162b8:	dec00104 	addi	sp,sp,4
   162bc:	f800283a 	ret

000162c0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   162c0:	defffd04 	addi	sp,sp,-12
   162c4:	df000215 	stw	fp,8(sp)
   162c8:	df000204 	addi	fp,sp,8
   162cc:	e13ffe15 	stw	r4,-8(fp)
   162d0:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   162d4:	00000506 	br	162ec <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   162d8:	e0bfff17 	ldw	r2,-4(fp)
   162dc:	1090000c 	andi	r2,r2,16384
   162e0:	10000226 	beq	r2,zero,162ec <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   162e4:	00bffd44 	movi	r2,-11
   162e8:	00000606 	br	16304 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   162ec:	e0bffe17 	ldw	r2,-8(fp)
   162f0:	10c00417 	ldw	r3,16(r2)
   162f4:	e0bffe17 	ldw	r2,-8(fp)
   162f8:	10800517 	ldw	r2,20(r2)
   162fc:	18bff61e 	bne	r3,r2,162d8 <__alt_data_end+0xf00162d8>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   16300:	0005883a 	mov	r2,zero
}
   16304:	e037883a 	mov	sp,fp
   16308:	df000017 	ldw	fp,0(sp)
   1630c:	dec00104 	addi	sp,sp,4
   16310:	f800283a 	ret

00016314 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   16314:	defffe04 	addi	sp,sp,-8
   16318:	dfc00115 	stw	ra,4(sp)
   1631c:	df000015 	stw	fp,0(sp)
   16320:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   16324:	d0a00f17 	ldw	r2,-32708(gp)
   16328:	10000326 	beq	r2,zero,16338 <alt_get_errno+0x24>
   1632c:	d0a00f17 	ldw	r2,-32708(gp)
   16330:	103ee83a 	callr	r2
   16334:	00000106 	br	1633c <alt_get_errno+0x28>
   16338:	d0a03b04 	addi	r2,gp,-32532
}
   1633c:	e037883a 	mov	sp,fp
   16340:	dfc00117 	ldw	ra,4(sp)
   16344:	df000017 	ldw	fp,0(sp)
   16348:	dec00204 	addi	sp,sp,8
   1634c:	f800283a 	ret

00016350 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   16350:	defff204 	addi	sp,sp,-56
   16354:	dfc00d15 	stw	ra,52(sp)
   16358:	df000c15 	stw	fp,48(sp)
   1635c:	df000c04 	addi	fp,sp,48
   16360:	e13ffc15 	stw	r4,-16(fp)
   16364:	e17ffd15 	stw	r5,-12(fp)
   16368:	e1bffe15 	stw	r6,-8(fp)
   1636c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   16370:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   16374:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   16378:	e0bfff17 	ldw	r2,-4(fp)
   1637c:	1090000c 	andi	r2,r2,16384
   16380:	1005003a 	cmpeq	r2,r2,zero
   16384:	10803fcc 	andi	r2,r2,255
   16388:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   1638c:	00001306 	br	163dc <altera_avalon_uart_read+0x8c>
    {
      count++;
   16390:	e0bff517 	ldw	r2,-44(fp)
   16394:	10800044 	addi	r2,r2,1
   16398:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   1639c:	e0bffd17 	ldw	r2,-12(fp)
   163a0:	10c00044 	addi	r3,r2,1
   163a4:	e0fffd15 	stw	r3,-12(fp)
   163a8:	e0fffc17 	ldw	r3,-16(fp)
   163ac:	18c00217 	ldw	r3,8(r3)
   163b0:	e13ffc17 	ldw	r4,-16(fp)
   163b4:	20c7883a 	add	r3,r4,r3
   163b8:	18c00704 	addi	r3,r3,28
   163bc:	18c00003 	ldbu	r3,0(r3)
   163c0:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   163c4:	e0bffc17 	ldw	r2,-16(fp)
   163c8:	10800217 	ldw	r2,8(r2)
   163cc:	10800044 	addi	r2,r2,1
   163d0:	10c00fcc 	andi	r3,r2,63
   163d4:	e0bffc17 	ldw	r2,-16(fp)
   163d8:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   163dc:	e0fff517 	ldw	r3,-44(fp)
   163e0:	e0bffe17 	ldw	r2,-8(fp)
   163e4:	1880050e 	bge	r3,r2,163fc <altera_avalon_uart_read+0xac>
   163e8:	e0bffc17 	ldw	r2,-16(fp)
   163ec:	10c00217 	ldw	r3,8(r2)
   163f0:	e0bffc17 	ldw	r2,-16(fp)
   163f4:	10800317 	ldw	r2,12(r2)
   163f8:	18bfe51e 	bne	r3,r2,16390 <__alt_data_end+0xf0016390>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   163fc:	e0bff517 	ldw	r2,-44(fp)
   16400:	1000251e 	bne	r2,zero,16498 <altera_avalon_uart_read+0x148>
   16404:	e0bffc17 	ldw	r2,-16(fp)
   16408:	10c00217 	ldw	r3,8(r2)
   1640c:	e0bffc17 	ldw	r2,-16(fp)
   16410:	10800317 	ldw	r2,12(r2)
   16414:	1880201e 	bne	r3,r2,16498 <altera_avalon_uart_read+0x148>
    {
      if (!block)
   16418:	e0bff617 	ldw	r2,-40(fp)
   1641c:	1000071e 	bne	r2,zero,1643c <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   16420:	00163140 	call	16314 <alt_get_errno>
   16424:	1007883a 	mov	r3,r2
   16428:	008002c4 	movi	r2,11
   1642c:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   16430:	00800044 	movi	r2,1
   16434:	e0bff405 	stb	r2,-48(fp)
        break;
   16438:	00001b06 	br	164a8 <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1643c:	0005303a 	rdctl	r2,status
   16440:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16444:	e0fff917 	ldw	r3,-28(fp)
   16448:	00bfff84 	movi	r2,-2
   1644c:	1884703a 	and	r2,r3,r2
   16450:	1001703a 	wrctl	status,r2
  
  return context;
   16454:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   16458:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1645c:	e0bffc17 	ldw	r2,-16(fp)
   16460:	10800117 	ldw	r2,4(r2)
   16464:	10c02014 	ori	r3,r2,128
   16468:	e0bffc17 	ldw	r2,-16(fp)
   1646c:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16470:	e0bffc17 	ldw	r2,-16(fp)
   16474:	10800017 	ldw	r2,0(r2)
   16478:	10800304 	addi	r2,r2,12
   1647c:	e0fffc17 	ldw	r3,-16(fp)
   16480:	18c00117 	ldw	r3,4(r3)
   16484:	10c00035 	stwio	r3,0(r2)
   16488:	e0bff817 	ldw	r2,-32(fp)
   1648c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16490:	e0bffa17 	ldw	r2,-24(fp)
   16494:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   16498:	e0bff517 	ldw	r2,-44(fp)
   1649c:	1000021e 	bne	r2,zero,164a8 <altera_avalon_uart_read+0x158>
   164a0:	e0bffe17 	ldw	r2,-8(fp)
   164a4:	103fcd1e 	bne	r2,zero,163dc <__alt_data_end+0xf00163dc>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   164a8:	0005303a 	rdctl	r2,status
   164ac:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   164b0:	e0fffb17 	ldw	r3,-20(fp)
   164b4:	00bfff84 	movi	r2,-2
   164b8:	1884703a 	and	r2,r3,r2
   164bc:	1001703a 	wrctl	status,r2
  
  return context;
   164c0:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   164c4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   164c8:	e0bffc17 	ldw	r2,-16(fp)
   164cc:	10800117 	ldw	r2,4(r2)
   164d0:	10c02014 	ori	r3,r2,128
   164d4:	e0bffc17 	ldw	r2,-16(fp)
   164d8:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   164dc:	e0bffc17 	ldw	r2,-16(fp)
   164e0:	10800017 	ldw	r2,0(r2)
   164e4:	10800304 	addi	r2,r2,12
   164e8:	e0fffc17 	ldw	r3,-16(fp)
   164ec:	18c00117 	ldw	r3,4(r3)
   164f0:	10c00035 	stwio	r3,0(r2)
   164f4:	e0bff817 	ldw	r2,-32(fp)
   164f8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   164fc:	e0bff717 	ldw	r2,-36(fp)
   16500:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   16504:	e0bff403 	ldbu	r2,-48(fp)
   16508:	10000226 	beq	r2,zero,16514 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   1650c:	00bffd44 	movi	r2,-11
   16510:	00000106 	br	16518 <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   16514:	e0bff517 	ldw	r2,-44(fp)
  }
}
   16518:	e037883a 	mov	sp,fp
   1651c:	dfc00117 	ldw	ra,4(sp)
   16520:	df000017 	ldw	fp,0(sp)
   16524:	dec00204 	addi	sp,sp,8
   16528:	f800283a 	ret

0001652c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1652c:	defffe04 	addi	sp,sp,-8
   16530:	dfc00115 	stw	ra,4(sp)
   16534:	df000015 	stw	fp,0(sp)
   16538:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1653c:	d0a00f17 	ldw	r2,-32708(gp)
   16540:	10000326 	beq	r2,zero,16550 <alt_get_errno+0x24>
   16544:	d0a00f17 	ldw	r2,-32708(gp)
   16548:	103ee83a 	callr	r2
   1654c:	00000106 	br	16554 <alt_get_errno+0x28>
   16550:	d0a03b04 	addi	r2,gp,-32532
}
   16554:	e037883a 	mov	sp,fp
   16558:	dfc00117 	ldw	ra,4(sp)
   1655c:	df000017 	ldw	fp,0(sp)
   16560:	dec00204 	addi	sp,sp,8
   16564:	f800283a 	ret

00016568 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   16568:	defff204 	addi	sp,sp,-56
   1656c:	dfc00d15 	stw	ra,52(sp)
   16570:	df000c15 	stw	fp,48(sp)
   16574:	df000c04 	addi	fp,sp,48
   16578:	e13ffc15 	stw	r4,-16(fp)
   1657c:	e17ffd15 	stw	r5,-12(fp)
   16580:	e1bffe15 	stw	r6,-8(fp)
   16584:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   16588:	e0bffe17 	ldw	r2,-8(fp)
   1658c:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   16590:	e0bfff17 	ldw	r2,-4(fp)
   16594:	1090000c 	andi	r2,r2,16384
   16598:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   1659c:	00003c06 	br	16690 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   165a0:	e0bffc17 	ldw	r2,-16(fp)
   165a4:	10800517 	ldw	r2,20(r2)
   165a8:	10800044 	addi	r2,r2,1
   165ac:	10800fcc 	andi	r2,r2,63
   165b0:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   165b4:	e0bffc17 	ldw	r2,-16(fp)
   165b8:	10c00417 	ldw	r3,16(r2)
   165bc:	e0bff717 	ldw	r2,-36(fp)
   165c0:	1880221e 	bne	r3,r2,1664c <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   165c4:	e0bff517 	ldw	r2,-44(fp)
   165c8:	10000526 	beq	r2,zero,165e0 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   165cc:	001652c0 	call	1652c <alt_get_errno>
   165d0:	1007883a 	mov	r3,r2
   165d4:	008002c4 	movi	r2,11
   165d8:	18800015 	stw	r2,0(r3)
        break;
   165dc:	00002e06 	br	16698 <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   165e0:	0005303a 	rdctl	r2,status
   165e4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   165e8:	e0fff917 	ldw	r3,-28(fp)
   165ec:	00bfff84 	movi	r2,-2
   165f0:	1884703a 	and	r2,r3,r2
   165f4:	1001703a 	wrctl	status,r2
  
  return context;
   165f8:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   165fc:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   16600:	e0bffc17 	ldw	r2,-16(fp)
   16604:	10800117 	ldw	r2,4(r2)
   16608:	10c11014 	ori	r3,r2,1088
   1660c:	e0bffc17 	ldw	r2,-16(fp)
   16610:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   16614:	e0bffc17 	ldw	r2,-16(fp)
   16618:	10800017 	ldw	r2,0(r2)
   1661c:	10800304 	addi	r2,r2,12
   16620:	e0fffc17 	ldw	r3,-16(fp)
   16624:	18c00117 	ldw	r3,4(r3)
   16628:	10c00035 	stwio	r3,0(r2)
   1662c:	e0bff817 	ldw	r2,-32(fp)
   16630:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16634:	e0bff617 	ldw	r2,-40(fp)
   16638:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   1663c:	e0bffc17 	ldw	r2,-16(fp)
   16640:	10c00417 	ldw	r3,16(r2)
   16644:	e0bff717 	ldw	r2,-36(fp)
   16648:	18bffc26 	beq	r3,r2,1663c <__alt_data_end+0xf001663c>
      }
    }

    count--;
   1664c:	e0bff417 	ldw	r2,-48(fp)
   16650:	10bfffc4 	addi	r2,r2,-1
   16654:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   16658:	e0bffc17 	ldw	r2,-16(fp)
   1665c:	10c00517 	ldw	r3,20(r2)
   16660:	e0bffd17 	ldw	r2,-12(fp)
   16664:	11000044 	addi	r4,r2,1
   16668:	e13ffd15 	stw	r4,-12(fp)
   1666c:	10800003 	ldbu	r2,0(r2)
   16670:	1009883a 	mov	r4,r2
   16674:	e0bffc17 	ldw	r2,-16(fp)
   16678:	10c5883a 	add	r2,r2,r3
   1667c:	10801704 	addi	r2,r2,92
   16680:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   16684:	e0bffc17 	ldw	r2,-16(fp)
   16688:	e0fff717 	ldw	r3,-36(fp)
   1668c:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   16690:	e0bff417 	ldw	r2,-48(fp)
   16694:	103fc21e 	bne	r2,zero,165a0 <__alt_data_end+0xf00165a0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16698:	0005303a 	rdctl	r2,status
   1669c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   166a0:	e0fffb17 	ldw	r3,-20(fp)
   166a4:	00bfff84 	movi	r2,-2
   166a8:	1884703a 	and	r2,r3,r2
   166ac:	1001703a 	wrctl	status,r2
  
  return context;
   166b0:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   166b4:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   166b8:	e0bffc17 	ldw	r2,-16(fp)
   166bc:	10800117 	ldw	r2,4(r2)
   166c0:	10c11014 	ori	r3,r2,1088
   166c4:	e0bffc17 	ldw	r2,-16(fp)
   166c8:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   166cc:	e0bffc17 	ldw	r2,-16(fp)
   166d0:	10800017 	ldw	r2,0(r2)
   166d4:	10800304 	addi	r2,r2,12
   166d8:	e0fffc17 	ldw	r3,-16(fp)
   166dc:	18c00117 	ldw	r3,4(r3)
   166e0:	10c00035 	stwio	r3,0(r2)
   166e4:	e0bff817 	ldw	r2,-32(fp)
   166e8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   166ec:	e0bffa17 	ldw	r2,-24(fp)
   166f0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   166f4:	e0fffe17 	ldw	r3,-8(fp)
   166f8:	e0bff417 	ldw	r2,-48(fp)
   166fc:	1885c83a 	sub	r2,r3,r2
}
   16700:	e037883a 	mov	sp,fp
   16704:	dfc00117 	ldw	ra,4(sp)
   16708:	df000017 	ldw	fp,0(sp)
   1670c:	dec00204 	addi	sp,sp,8
   16710:	f800283a 	ret

00016714 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   16714:	defffd04 	addi	sp,sp,-12
   16718:	df000215 	stw	fp,8(sp)
   1671c:	df000204 	addi	fp,sp,8
   16720:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   16724:	e0bfff17 	ldw	r2,-4(fp)
   16728:	1080400c 	andi	r2,r2,256
   1672c:	1004d23a 	srli	r2,r2,8
   16730:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   16734:	e0bffe03 	ldbu	r2,-8(fp)
}
   16738:	e037883a 	mov	sp,fp
   1673c:	df000017 	ldw	fp,0(sp)
   16740:	dec00104 	addi	sp,sp,4
   16744:	f800283a 	ret

00016748 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   16748:	defffd04 	addi	sp,sp,-12
   1674c:	df000215 	stw	fp,8(sp)
   16750:	df000204 	addi	fp,sp,8
   16754:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   16758:	e0bfff17 	ldw	r2,-4(fp)
   1675c:	1080004c 	andi	r2,r2,1
   16760:	e0bffe05 	stb	r2,-8(fp)
	return re;
   16764:	e0bffe03 	ldbu	r2,-8(fp)
}
   16768:	e037883a 	mov	sp,fp
   1676c:	df000017 	ldw	fp,0(sp)
   16770:	dec00104 	addi	sp,sp,4
   16774:	f800283a 	ret

00016778 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   16778:	defffd04 	addi	sp,sp,-12
   1677c:	df000215 	stw	fp,8(sp)
   16780:	df000204 	addi	fp,sp,8
   16784:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   16788:	e0bfff17 	ldw	r2,-4(fp)
   1678c:	1081000c 	andi	r2,r2,1024
   16790:	1004d2ba 	srli	r2,r2,10
   16794:	e0bffe05 	stb	r2,-8(fp)
	return re;
   16798:	e0bffe03 	ldbu	r2,-8(fp)
}
   1679c:	e037883a 	mov	sp,fp
   167a0:	df000017 	ldw	fp,0(sp)
   167a4:	dec00104 	addi	sp,sp,4
   167a8:	f800283a 	ret

000167ac <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   167ac:	defffd04 	addi	sp,sp,-12
   167b0:	df000215 	stw	fp,8(sp)
   167b4:	df000204 	addi	fp,sp,8
   167b8:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   167bc:	e0bfff17 	ldw	r2,-4(fp)
   167c0:	1004d43a 	srli	r2,r2,16
   167c4:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   167c8:	e0bffe0b 	ldhu	r2,-8(fp)
}
   167cc:	e037883a 	mov	sp,fp
   167d0:	df000017 	ldw	fp,0(sp)
   167d4:	dec00104 	addi	sp,sp,4
   167d8:	f800283a 	ret

000167dc <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   167dc:	defffd04 	addi	sp,sp,-12
   167e0:	df000215 	stw	fp,8(sp)
   167e4:	df000204 	addi	fp,sp,8
   167e8:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   167ec:	e0bfff17 	ldw	r2,-4(fp)
   167f0:	10a0000c 	andi	r2,r2,32768
   167f4:	1004d3fa 	srli	r2,r2,15
   167f8:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   167fc:	e0bffe03 	ldbu	r2,-8(fp)
}
   16800:	e037883a 	mov	sp,fp
   16804:	df000017 	ldw	fp,0(sp)
   16808:	dec00104 	addi	sp,sp,4
   1680c:	f800283a 	ret

00016810 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   16810:	defffd04 	addi	sp,sp,-12
   16814:	df000215 	stw	fp,8(sp)
   16818:	df000204 	addi	fp,sp,8
   1681c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   16820:	e0bfff17 	ldw	r2,-4(fp)
   16824:	e0bffe05 	stb	r2,-8(fp)
	return data;
   16828:	e0bffe03 	ldbu	r2,-8(fp)
}
   1682c:	e037883a 	mov	sp,fp
   16830:	df000017 	ldw	fp,0(sp)
   16834:	dec00104 	addi	sp,sp,4
   16838:	f800283a 	ret

0001683c <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   1683c:	defffb04 	addi	sp,sp,-20
   16840:	dfc00415 	stw	ra,16(sp)
   16844:	df000315 	stw	fp,12(sp)
   16848:	df000304 	addi	fp,sp,12
   1684c:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   16850:	01403fc4 	movi	r5,255
   16854:	e13fff17 	ldw	r4,-4(fp)
   16858:	0016a9c0 	call	16a9c <alt_up_ps2_write_data_byte_with_ack>
   1685c:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   16860:	e0bffd17 	ldw	r2,-12(fp)
   16864:	1000211e 	bne	r2,zero,168ec <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   16868:	e0bffe04 	addi	r2,fp,-8
   1686c:	100b883a 	mov	r5,r2
   16870:	e13fff17 	ldw	r4,-4(fp)
   16874:	0016b000 	call	16b00 <alt_up_ps2_read_data_byte_timeout>
   16878:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   1687c:	e0bffd17 	ldw	r2,-12(fp)
   16880:	10001a1e 	bne	r2,zero,168ec <alt_up_ps2_init+0xb0>
   16884:	e0bffe03 	ldbu	r2,-8(fp)
   16888:	10803fcc 	andi	r2,r2,255
   1688c:	10802a98 	cmpnei	r2,r2,170
   16890:	1000161e 	bne	r2,zero,168ec <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   16894:	e0bffe04 	addi	r2,fp,-8
   16898:	100b883a 	mov	r5,r2
   1689c:	e13fff17 	ldw	r4,-4(fp)
   168a0:	0016b000 	call	16b00 <alt_up_ps2_read_data_byte_timeout>
   168a4:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   168a8:	e0bffd17 	ldw	r2,-12(fp)
   168ac:	10bfe318 	cmpnei	r2,r2,-116
   168b0:	1000041e 	bne	r2,zero,168c4 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   168b4:	e0bfff17 	ldw	r2,-4(fp)
   168b8:	00c00044 	movi	r3,1
   168bc:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   168c0:	00000a06 	br	168ec <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   168c4:	e0bffd17 	ldw	r2,-12(fp)
   168c8:	1000081e 	bne	r2,zero,168ec <alt_up_ps2_init+0xb0>
   168cc:	e0bffe03 	ldbu	r2,-8(fp)
   168d0:	10803fcc 	andi	r2,r2,255
   168d4:	1000051e 	bne	r2,zero,168ec <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   168d8:	e0bfff17 	ldw	r2,-4(fp)
   168dc:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   168e0:	01403d04 	movi	r5,244
   168e4:	e13fff17 	ldw	r4,-4(fp)
   168e8:	00169c00 	call	169c0 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   168ec:	0001883a 	nop
   168f0:	e037883a 	mov	sp,fp
   168f4:	dfc00117 	ldw	ra,4(sp)
   168f8:	df000017 	ldw	fp,0(sp)
   168fc:	dec00204 	addi	sp,sp,8
   16900:	f800283a 	ret

00016904 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   16904:	defffd04 	addi	sp,sp,-12
   16908:	df000215 	stw	fp,8(sp)
   1690c:	df000204 	addi	fp,sp,8
   16910:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   16914:	e0bfff17 	ldw	r2,-4(fp)
   16918:	10800a17 	ldw	r2,40(r2)
   1691c:	10800104 	addi	r2,r2,4
   16920:	10800037 	ldwio	r2,0(r2)
   16924:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   16928:	e0bffe17 	ldw	r2,-8(fp)
   1692c:	10800054 	ori	r2,r2,1
   16930:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   16934:	e0bfff17 	ldw	r2,-4(fp)
   16938:	10800a17 	ldw	r2,40(r2)
   1693c:	10800104 	addi	r2,r2,4
   16940:	1007883a 	mov	r3,r2
   16944:	e0bffe17 	ldw	r2,-8(fp)
   16948:	18800035 	stwio	r2,0(r3)
}
   1694c:	0001883a 	nop
   16950:	e037883a 	mov	sp,fp
   16954:	df000017 	ldw	fp,0(sp)
   16958:	dec00104 	addi	sp,sp,4
   1695c:	f800283a 	ret

00016960 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   16960:	defffd04 	addi	sp,sp,-12
   16964:	df000215 	stw	fp,8(sp)
   16968:	df000204 	addi	fp,sp,8
   1696c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   16970:	e0bfff17 	ldw	r2,-4(fp)
   16974:	10800a17 	ldw	r2,40(r2)
   16978:	10800104 	addi	r2,r2,4
   1697c:	10800037 	ldwio	r2,0(r2)
   16980:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   16984:	e0fffe17 	ldw	r3,-8(fp)
   16988:	00bfff84 	movi	r2,-2
   1698c:	1884703a 	and	r2,r3,r2
   16990:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   16994:	e0bfff17 	ldw	r2,-4(fp)
   16998:	10800a17 	ldw	r2,40(r2)
   1699c:	10800104 	addi	r2,r2,4
   169a0:	1007883a 	mov	r3,r2
   169a4:	e0bffe17 	ldw	r2,-8(fp)
   169a8:	18800035 	stwio	r2,0(r3)
}
   169ac:	0001883a 	nop
   169b0:	e037883a 	mov	sp,fp
   169b4:	df000017 	ldw	fp,0(sp)
   169b8:	dec00104 	addi	sp,sp,4
   169bc:	f800283a 	ret

000169c0 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   169c0:	defffb04 	addi	sp,sp,-20
   169c4:	dfc00415 	stw	ra,16(sp)
   169c8:	df000315 	stw	fp,12(sp)
   169cc:	df000304 	addi	fp,sp,12
   169d0:	e13ffe15 	stw	r4,-8(fp)
   169d4:	2805883a 	mov	r2,r5
   169d8:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   169dc:	e0bffe17 	ldw	r2,-8(fp)
   169e0:	10800a17 	ldw	r2,40(r2)
   169e4:	1007883a 	mov	r3,r2
   169e8:	e0bfff03 	ldbu	r2,-4(fp)
   169ec:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   169f0:	e0bffe17 	ldw	r2,-8(fp)
   169f4:	10800a17 	ldw	r2,40(r2)
   169f8:	10800104 	addi	r2,r2,4
   169fc:	10800037 	ldwio	r2,0(r2)
   16a00:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   16a04:	e13ffd17 	ldw	r4,-12(fp)
   16a08:	00167780 	call	16778 <read_CE_bit>
   16a0c:	10803fcc 	andi	r2,r2,255
   16a10:	10000226 	beq	r2,zero,16a1c <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   16a14:	00bffec4 	movi	r2,-5
   16a18:	00000106 	br	16a20 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   16a1c:	0005883a 	mov	r2,zero
}
   16a20:	e037883a 	mov	sp,fp
   16a24:	dfc00117 	ldw	ra,4(sp)
   16a28:	df000017 	ldw	fp,0(sp)
   16a2c:	dec00204 	addi	sp,sp,8
   16a30:	f800283a 	ret

00016a34 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   16a34:	defffc04 	addi	sp,sp,-16
   16a38:	dfc00315 	stw	ra,12(sp)
   16a3c:	df000215 	stw	fp,8(sp)
   16a40:	df000204 	addi	fp,sp,8
   16a44:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   16a48:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   16a4c:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   16a50:	e0bffe44 	addi	r2,fp,-7
   16a54:	100b883a 	mov	r5,r2
   16a58:	e13fff17 	ldw	r4,-4(fp)
   16a5c:	0016b000 	call	16b00 <alt_up_ps2_read_data_byte_timeout>
   16a60:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   16a64:	e0bffe03 	ldbu	r2,-8(fp)
   16a68:	1000061e 	bne	r2,zero,16a84 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   16a6c:	e0bffe43 	ldbu	r2,-7(fp)
   16a70:	10803fcc 	andi	r2,r2,255
   16a74:	10803e98 	cmpnei	r2,r2,250
   16a78:	103ff51e 	bne	r2,zero,16a50 <__alt_data_end+0xf0016a50>
				return 0;
   16a7c:	0005883a 	mov	r2,zero
   16a80:	00000106 	br	16a88 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   16a84:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   16a88:	e037883a 	mov	sp,fp
   16a8c:	dfc00117 	ldw	ra,4(sp)
   16a90:	df000017 	ldw	fp,0(sp)
   16a94:	dec00204 	addi	sp,sp,8
   16a98:	f800283a 	ret

00016a9c <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   16a9c:	defffa04 	addi	sp,sp,-24
   16aa0:	dfc00515 	stw	ra,20(sp)
   16aa4:	df000415 	stw	fp,16(sp)
   16aa8:	df000404 	addi	fp,sp,16
   16aac:	e13ffe15 	stw	r4,-8(fp)
   16ab0:	2805883a 	mov	r2,r5
   16ab4:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   16ab8:	e0bfff03 	ldbu	r2,-4(fp)
   16abc:	100b883a 	mov	r5,r2
   16ac0:	e13ffe17 	ldw	r4,-8(fp)
   16ac4:	00169c00 	call	169c0 <alt_up_ps2_write_data_byte>
   16ac8:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   16acc:	e0bffc17 	ldw	r2,-16(fp)
   16ad0:	10000226 	beq	r2,zero,16adc <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   16ad4:	e0bffc17 	ldw	r2,-16(fp)
   16ad8:	00000406 	br	16aec <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   16adc:	e13ffe17 	ldw	r4,-8(fp)
   16ae0:	0016a340 	call	16a34 <alt_up_ps2_wait_for_ack>
   16ae4:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   16ae8:	e0bffd17 	ldw	r2,-12(fp)
}
   16aec:	e037883a 	mov	sp,fp
   16af0:	dfc00117 	ldw	ra,4(sp)
   16af4:	df000017 	ldw	fp,0(sp)
   16af8:	dec00204 	addi	sp,sp,8
   16afc:	f800283a 	ret

00016b00 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   16b00:	defffa04 	addi	sp,sp,-24
   16b04:	dfc00515 	stw	ra,20(sp)
   16b08:	df000415 	stw	fp,16(sp)
   16b0c:	df000404 	addi	fp,sp,16
   16b10:	e13ffe15 	stw	r4,-8(fp)
   16b14:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   16b18:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   16b1c:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   16b20:	e0bffc17 	ldw	r2,-16(fp)
   16b24:	10800044 	addi	r2,r2,1
   16b28:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16b2c:	e0bffe17 	ldw	r2,-8(fp)
   16b30:	10800a17 	ldw	r2,40(r2)
   16b34:	10800037 	ldwio	r2,0(r2)
   16b38:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   16b3c:	e13ffd17 	ldw	r4,-12(fp)
   16b40:	00167dc0 	call	167dc <read_data_valid>
   16b44:	10803fcc 	andi	r2,r2,255
   16b48:	10000726 	beq	r2,zero,16b68 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   16b4c:	e13ffd17 	ldw	r4,-12(fp)
   16b50:	00168100 	call	16810 <read_data_byte>
   16b54:	1007883a 	mov	r3,r2
   16b58:	e0bfff17 	ldw	r2,-4(fp)
   16b5c:	10c00005 	stb	r3,0(r2)
			return 0;
   16b60:	0005883a 	mov	r2,zero
   16b64:	00000806 	br	16b88 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   16b68:	e0bffe17 	ldw	r2,-8(fp)
   16b6c:	10800c17 	ldw	r2,48(r2)
   16b70:	103feb26 	beq	r2,zero,16b20 <__alt_data_end+0xf0016b20>
   16b74:	e0bffe17 	ldw	r2,-8(fp)
   16b78:	10c00c17 	ldw	r3,48(r2)
   16b7c:	e0bffc17 	ldw	r2,-16(fp)
   16b80:	18bfe72e 	bgeu	r3,r2,16b20 <__alt_data_end+0xf0016b20>
		{
			return -ETIMEDOUT;
   16b84:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   16b88:	e037883a 	mov	sp,fp
   16b8c:	dfc00117 	ldw	ra,4(sp)
   16b90:	df000017 	ldw	fp,0(sp)
   16b94:	dec00204 	addi	sp,sp,8
   16b98:	f800283a 	ret

00016b9c <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   16b9c:	defffb04 	addi	sp,sp,-20
   16ba0:	dfc00415 	stw	ra,16(sp)
   16ba4:	df000315 	stw	fp,12(sp)
   16ba8:	df000304 	addi	fp,sp,12
   16bac:	e13ffe15 	stw	r4,-8(fp)
   16bb0:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   16bb4:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16bb8:	e0bffe17 	ldw	r2,-8(fp)
   16bbc:	10800a17 	ldw	r2,40(r2)
   16bc0:	10800037 	ldwio	r2,0(r2)
   16bc4:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   16bc8:	e13ffd17 	ldw	r4,-12(fp)
   16bcc:	00167dc0 	call	167dc <read_data_valid>
   16bd0:	10803fcc 	andi	r2,r2,255
   16bd4:	10000726 	beq	r2,zero,16bf4 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   16bd8:	e13ffd17 	ldw	r4,-12(fp)
   16bdc:	00168100 	call	16810 <read_data_byte>
   16be0:	1007883a 	mov	r3,r2
   16be4:	e0bfff17 	ldw	r2,-4(fp)
   16be8:	10c00005 	stb	r3,0(r2)
		return 0;
   16bec:	0005883a 	mov	r2,zero
   16bf0:	00000106 	br	16bf8 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   16bf4:	00bfffc4 	movi	r2,-1
}
   16bf8:	e037883a 	mov	sp,fp
   16bfc:	dfc00117 	ldw	ra,4(sp)
   16c00:	df000017 	ldw	fp,0(sp)
   16c04:	dec00204 	addi	sp,sp,8
   16c08:	f800283a 	ret

00016c0c <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   16c0c:	defffb04 	addi	sp,sp,-20
   16c10:	dfc00415 	stw	ra,16(sp)
   16c14:	df000315 	stw	fp,12(sp)
   16c18:	df000304 	addi	fp,sp,12
   16c1c:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   16c20:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   16c24:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   16c28:	e0bfff17 	ldw	r2,-4(fp)
   16c2c:	10800a17 	ldw	r2,40(r2)
   16c30:	10800037 	ldwio	r2,0(r2)
   16c34:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   16c38:	e13ffe17 	ldw	r4,-8(fp)
   16c3c:	00167ac0 	call	167ac <read_num_bytes_available>
   16c40:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   16c44:	e0bffd0b 	ldhu	r2,-12(fp)
   16c48:	103ff71e 	bne	r2,zero,16c28 <__alt_data_end+0xf0016c28>
}
   16c4c:	0001883a 	nop
   16c50:	e037883a 	mov	sp,fp
   16c54:	dfc00117 	ldw	ra,4(sp)
   16c58:	df000017 	ldw	fp,0(sp)
   16c5c:	dec00204 	addi	sp,sp,8
   16c60:	f800283a 	ret

00016c64 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   16c64:	defff804 	addi	sp,sp,-32
   16c68:	dfc00715 	stw	ra,28(sp)
   16c6c:	df000615 	stw	fp,24(sp)
   16c70:	df000604 	addi	fp,sp,24
   16c74:	e13ffd15 	stw	r4,-12(fp)
   16c78:	e17ffe15 	stw	r5,-8(fp)
   16c7c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   16c80:	e0bffd17 	ldw	r2,-12(fp)
   16c84:	10800017 	ldw	r2,0(r2)
   16c88:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   16c8c:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   16c90:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   16c94:	e0fffc17 	ldw	r3,-16(fp)
   16c98:	e0bfff17 	ldw	r2,-4(fp)
   16c9c:	18bffd16 	blt	r3,r2,16c94 <__alt_data_end+0xf0016c94>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   16ca0:	e0bffe17 	ldw	r2,-8(fp)
   16ca4:	10c00044 	addi	r3,r2,1
   16ca8:	e0fffe15 	stw	r3,-8(fp)
   16cac:	100b883a 	mov	r5,r2
   16cb0:	e13ffa17 	ldw	r4,-24(fp)
   16cb4:	0016b000 	call	16b00 <alt_up_ps2_read_data_byte_timeout>
   16cb8:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   16cbc:	e0bffb17 	ldw	r2,-20(fp)
   16cc0:	10000226 	beq	r2,zero,16ccc <alt_up_ps2_read_fd+0x68>
			return count;
   16cc4:	e0bffc17 	ldw	r2,-16(fp)
   16cc8:	00000406 	br	16cdc <alt_up_ps2_read_fd+0x78>
		count++;
   16ccc:	e0bffc17 	ldw	r2,-16(fp)
   16cd0:	10800044 	addi	r2,r2,1
   16cd4:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   16cd8:	e0bffc17 	ldw	r2,-16(fp)
}
   16cdc:	e037883a 	mov	sp,fp
   16ce0:	dfc00117 	ldw	ra,4(sp)
   16ce4:	df000017 	ldw	fp,0(sp)
   16ce8:	dec00204 	addi	sp,sp,8
   16cec:	f800283a 	ret

00016cf0 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   16cf0:	defff804 	addi	sp,sp,-32
   16cf4:	dfc00715 	stw	ra,28(sp)
   16cf8:	df000615 	stw	fp,24(sp)
   16cfc:	df000604 	addi	fp,sp,24
   16d00:	e13ffd15 	stw	r4,-12(fp)
   16d04:	e17ffe15 	stw	r5,-8(fp)
   16d08:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   16d0c:	e0bffd17 	ldw	r2,-12(fp)
   16d10:	10800017 	ldw	r2,0(r2)
   16d14:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   16d18:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   16d1c:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   16d20:	00001006 	br	16d64 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   16d24:	e0bffe17 	ldw	r2,-8(fp)
   16d28:	10c00044 	addi	r3,r2,1
   16d2c:	e0fffe15 	stw	r3,-8(fp)
   16d30:	10800003 	ldbu	r2,0(r2)
   16d34:	10803fcc 	andi	r2,r2,255
   16d38:	100b883a 	mov	r5,r2
   16d3c:	e13ffb17 	ldw	r4,-20(fp)
   16d40:	00169c00 	call	169c0 <alt_up_ps2_write_data_byte>
   16d44:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   16d48:	e0bffc17 	ldw	r2,-16(fp)
   16d4c:	10000226 	beq	r2,zero,16d58 <alt_up_ps2_write_fd+0x68>
			return count;
   16d50:	e0bffa17 	ldw	r2,-24(fp)
   16d54:	00000706 	br	16d74 <alt_up_ps2_write_fd+0x84>
		count++;
   16d58:	e0bffa17 	ldw	r2,-24(fp)
   16d5c:	10800044 	addi	r2,r2,1
   16d60:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   16d64:	e0fffa17 	ldw	r3,-24(fp)
   16d68:	e0bfff17 	ldw	r2,-4(fp)
   16d6c:	18bfed16 	blt	r3,r2,16d24 <__alt_data_end+0xf0016d24>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   16d70:	e0bffa17 	ldw	r2,-24(fp)
}
   16d74:	e037883a 	mov	sp,fp
   16d78:	dfc00117 	ldw	ra,4(sp)
   16d7c:	df000017 	ldw	fp,0(sp)
   16d80:	dec00204 	addi	sp,sp,8
   16d84:	f800283a 	ret

00016d88 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   16d88:	defffc04 	addi	sp,sp,-16
   16d8c:	dfc00315 	stw	ra,12(sp)
   16d90:	df000215 	stw	fp,8(sp)
   16d94:	df000204 	addi	fp,sp,8
   16d98:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   16d9c:	d1600c04 	addi	r5,gp,-32720
   16da0:	e13fff17 	ldw	r4,-4(fp)
   16da4:	00173e80 	call	173e8 <alt_find_dev>
   16da8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   16dac:	e0bffe17 	ldw	r2,-8(fp)
}
   16db0:	e037883a 	mov	sp,fp
   16db4:	dfc00117 	ldw	ra,4(sp)
   16db8:	df000017 	ldw	fp,0(sp)
   16dbc:	dec00204 	addi	sp,sp,8
   16dc0:	f800283a 	ret

00016dc4 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   16dc4:	defffc04 	addi	sp,sp,-16
   16dc8:	dfc00315 	stw	ra,12(sp)
   16dcc:	df000215 	stw	fp,8(sp)
   16dd0:	df000204 	addi	fp,sp,8
   16dd4:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   16dd8:	e0bfff17 	ldw	r2,-4(fp)
   16ddc:	10800217 	ldw	r2,8(r2)
   16de0:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   16de4:	00000b06 	br	16e14 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   16de8:	01420034 	movhi	r5,2048
   16dec:	29410404 	addi	r5,r5,1040
   16df0:	e13ffe17 	ldw	r4,-8(fp)
   16df4:	000bbe80 	call	bbe8 <strcmp>
   16df8:	1000031e 	bne	r2,zero,16e08 <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   16dfc:	e0bffe17 	ldw	r2,-8(fp)
   16e00:	10000005 	stb	zero,0(r2)
			break;
   16e04:	00000906 	br	16e2c <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   16e08:	e0bffe17 	ldw	r2,-8(fp)
   16e0c:	10800044 	addi	r2,r2,1
   16e10:	e0bffe15 	stw	r2,-8(fp)
   16e14:	e0bffe17 	ldw	r2,-8(fp)
   16e18:	10800003 	ldbu	r2,0(r2)
   16e1c:	10803fcc 	andi	r2,r2,255
   16e20:	1080201c 	xori	r2,r2,128
   16e24:	10bfe004 	addi	r2,r2,-128
   16e28:	103fef1e 	bne	r2,zero,16de8 <__alt_data_end+0xf0016de8>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   16e2c:	0001883a 	nop
}
   16e30:	e037883a 	mov	sp,fp
   16e34:	dfc00117 	ldw	ra,4(sp)
   16e38:	df000017 	ldw	fp,0(sp)
   16e3c:	dec00204 	addi	sp,sp,8
   16e40:	f800283a 	ret

00016e44 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   16e44:	defffc04 	addi	sp,sp,-16
   16e48:	dfc00315 	stw	ra,12(sp)
   16e4c:	df000215 	stw	fp,8(sp)
   16e50:	df000204 	addi	fp,sp,8
   16e54:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   16e58:	d1600c04 	addi	r5,gp,-32720
   16e5c:	e13fff17 	ldw	r4,-4(fp)
   16e60:	00173e80 	call	173e8 <alt_find_dev>
   16e64:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   16e68:	e0bffe17 	ldw	r2,-8(fp)
}
   16e6c:	e037883a 	mov	sp,fp
   16e70:	dfc00117 	ldw	ra,4(sp)
   16e74:	df000017 	ldw	fp,0(sp)
   16e78:	dec00204 	addi	sp,sp,8
   16e7c:	f800283a 	ret

00016e80 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   16e80:	defffa04 	addi	sp,sp,-24
   16e84:	df000515 	stw	fp,20(sp)
   16e88:	df000504 	addi	fp,sp,20
   16e8c:	e13ffc15 	stw	r4,-16(fp)
   16e90:	2805883a 	mov	r2,r5
   16e94:	e1bffe15 	stw	r6,-8(fp)
   16e98:	e1ffff15 	stw	r7,-4(fp)
   16e9c:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   16ea0:	e0bffc17 	ldw	r2,-16(fp)
   16ea4:	10800c17 	ldw	r2,48(r2)
   16ea8:	e0fffe17 	ldw	r3,-8(fp)
   16eac:	1880042e 	bgeu	r3,r2,16ec0 <alt_up_char_buffer_draw+0x40>
   16eb0:	e0bffc17 	ldw	r2,-16(fp)
   16eb4:	10800d17 	ldw	r2,52(r2)
   16eb8:	e0ffff17 	ldw	r3,-4(fp)
   16ebc:	18800236 	bltu	r3,r2,16ec8 <alt_up_char_buffer_draw+0x48>
		return -1;
   16ec0:	00bfffc4 	movi	r2,-1
   16ec4:	00001d06 	br	16f3c <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   16ec8:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   16ecc:	e0bffc17 	ldw	r2,-16(fp)
   16ed0:	10c00f17 	ldw	r3,60(r2)
   16ed4:	e0bffe17 	ldw	r2,-8(fp)
   16ed8:	1886703a 	and	r3,r3,r2
   16edc:	e0bffc17 	ldw	r2,-16(fp)
   16ee0:	10800e17 	ldw	r2,56(r2)
   16ee4:	1884983a 	sll	r2,r3,r2
   16ee8:	e0fffb17 	ldw	r3,-20(fp)
   16eec:	1884b03a 	or	r2,r3,r2
   16ef0:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   16ef4:	e0bffc17 	ldw	r2,-16(fp)
   16ef8:	10c01117 	ldw	r3,68(r2)
   16efc:	e0bfff17 	ldw	r2,-4(fp)
   16f00:	1886703a 	and	r3,r3,r2
   16f04:	e0bffc17 	ldw	r2,-16(fp)
   16f08:	10801017 	ldw	r2,64(r2)
   16f0c:	1884983a 	sll	r2,r3,r2
   16f10:	e0fffb17 	ldw	r3,-20(fp)
   16f14:	1884b03a 	or	r2,r3,r2
   16f18:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   16f1c:	e0bffc17 	ldw	r2,-16(fp)
   16f20:	10c00b17 	ldw	r3,44(r2)
   16f24:	e0bffb17 	ldw	r2,-20(fp)
   16f28:	1885883a 	add	r2,r3,r2
   16f2c:	1007883a 	mov	r3,r2
   16f30:	e0bffd03 	ldbu	r2,-12(fp)
   16f34:	18800025 	stbio	r2,0(r3)

	return 0;
   16f38:	0005883a 	mov	r2,zero
}
   16f3c:	e037883a 	mov	sp,fp
   16f40:	df000017 	ldw	fp,0(sp)
   16f44:	dec00104 	addi	sp,sp,4
   16f48:	f800283a 	ret

00016f4c <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   16f4c:	defffa04 	addi	sp,sp,-24
   16f50:	df000515 	stw	fp,20(sp)
   16f54:	df000504 	addi	fp,sp,20
   16f58:	e13ffc15 	stw	r4,-16(fp)
   16f5c:	e17ffd15 	stw	r5,-12(fp)
   16f60:	e1bffe15 	stw	r6,-8(fp)
   16f64:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   16f68:	e0bffc17 	ldw	r2,-16(fp)
   16f6c:	10800c17 	ldw	r2,48(r2)
   16f70:	e0fffe17 	ldw	r3,-8(fp)
   16f74:	1880042e 	bgeu	r3,r2,16f88 <alt_up_char_buffer_string+0x3c>
   16f78:	e0bffc17 	ldw	r2,-16(fp)
   16f7c:	10800d17 	ldw	r2,52(r2)
   16f80:	e0ffff17 	ldw	r3,-4(fp)
   16f84:	18800236 	bltu	r3,r2,16f90 <alt_up_char_buffer_string+0x44>
		return -1;
   16f88:	00bfffc4 	movi	r2,-1
   16f8c:	00002a06 	br	17038 <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   16f90:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   16f94:	e0bffc17 	ldw	r2,-16(fp)
   16f98:	10801017 	ldw	r2,64(r2)
   16f9c:	e0ffff17 	ldw	r3,-4(fp)
   16fa0:	1886983a 	sll	r3,r3,r2
   16fa4:	e0bffe17 	ldw	r2,-8(fp)
   16fa8:	1885883a 	add	r2,r3,r2
   16fac:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   16fb0:	00001a06 	br	1701c <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   16fb4:	e0bffc17 	ldw	r2,-16(fp)
   16fb8:	10c00b17 	ldw	r3,44(r2)
   16fbc:	e0bffb17 	ldw	r2,-20(fp)
   16fc0:	1885883a 	add	r2,r3,r2
   16fc4:	1007883a 	mov	r3,r2
   16fc8:	e0bffd17 	ldw	r2,-12(fp)
   16fcc:	10800003 	ldbu	r2,0(r2)
   16fd0:	10803fcc 	andi	r2,r2,255
   16fd4:	1080201c 	xori	r2,r2,128
   16fd8:	10bfe004 	addi	r2,r2,-128
   16fdc:	18800025 	stbio	r2,0(r3)
		++ptr;
   16fe0:	e0bffd17 	ldw	r2,-12(fp)
   16fe4:	10800044 	addi	r2,r2,1
   16fe8:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   16fec:	e0bffe17 	ldw	r2,-8(fp)
   16ff0:	10800044 	addi	r2,r2,1
   16ff4:	e0bffe15 	stw	r2,-8(fp)
   16ff8:	e0bffc17 	ldw	r2,-16(fp)
   16ffc:	10800c17 	ldw	r2,48(r2)
   17000:	e0fffe17 	ldw	r3,-8(fp)
   17004:	18800236 	bltu	r3,r2,17010 <alt_up_char_buffer_string+0xc4>
			return -1;
   17008:	00bfffc4 	movi	r2,-1
   1700c:	00000a06 	br	17038 <alt_up_char_buffer_string+0xec>
		++offset;
   17010:	e0bffb17 	ldw	r2,-20(fp)
   17014:	10800044 	addi	r2,r2,1
   17018:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   1701c:	e0bffd17 	ldw	r2,-12(fp)
   17020:	10800003 	ldbu	r2,0(r2)
   17024:	10803fcc 	andi	r2,r2,255
   17028:	1080201c 	xori	r2,r2,128
   1702c:	10bfe004 	addi	r2,r2,-128
   17030:	103fe01e 	bne	r2,zero,16fb4 <__alt_data_end+0xf0016fb4>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   17034:	0005883a 	mov	r2,zero
}
   17038:	e037883a 	mov	sp,fp
   1703c:	df000017 	ldw	fp,0(sp)
   17040:	dec00104 	addi	sp,sp,4
   17044:	f800283a 	ret

00017048 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   17048:	defffe04 	addi	sp,sp,-8
   1704c:	df000115 	stw	fp,4(sp)
   17050:	df000104 	addi	fp,sp,4
   17054:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   17058:	e0bfff17 	ldw	r2,-4(fp)
   1705c:	10800a17 	ldw	r2,40(r2)
   17060:	10800084 	addi	r2,r2,2
   17064:	1007883a 	mov	r3,r2
   17068:	00800044 	movi	r2,1
   1706c:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   17070:	0001883a 	nop
   17074:	e0bfff17 	ldw	r2,-4(fp)
   17078:	10800a17 	ldw	r2,40(r2)
   1707c:	10800084 	addi	r2,r2,2
   17080:	10800023 	ldbuio	r2,0(r2)
   17084:	10803fcc 	andi	r2,r2,255
   17088:	1080004c 	andi	r2,r2,1
   1708c:	103ff91e 	bne	r2,zero,17074 <__alt_data_end+0xf0017074>
	return 0;
   17090:	0005883a 	mov	r2,zero
}
   17094:	e037883a 	mov	sp,fp
   17098:	df000017 	ldw	fp,0(sp)
   1709c:	dec00104 	addi	sp,sp,4
   170a0:	f800283a 	ret

000170a4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   170a4:	defff504 	addi	sp,sp,-44
   170a8:	df000a15 	stw	fp,40(sp)
   170ac:	df000a04 	addi	fp,sp,40
   170b0:	e13ffc15 	stw	r4,-16(fp)
   170b4:	e17ffd15 	stw	r5,-12(fp)
   170b8:	e1bffe15 	stw	r6,-8(fp)
   170bc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   170c0:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   170c4:	d0a04017 	ldw	r2,-32512(gp)
  
  if (alt_ticks_per_second ())
   170c8:	10003c26 	beq	r2,zero,171bc <alt_alarm_start+0x118>
  {
    if (alarm)
   170cc:	e0bffc17 	ldw	r2,-16(fp)
   170d0:	10003826 	beq	r2,zero,171b4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   170d4:	e0bffc17 	ldw	r2,-16(fp)
   170d8:	e0fffe17 	ldw	r3,-8(fp)
   170dc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   170e0:	e0bffc17 	ldw	r2,-16(fp)
   170e4:	e0ffff17 	ldw	r3,-4(fp)
   170e8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   170ec:	0005303a 	rdctl	r2,status
   170f0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   170f4:	e0fff917 	ldw	r3,-28(fp)
   170f8:	00bfff84 	movi	r2,-2
   170fc:	1884703a 	and	r2,r3,r2
   17100:	1001703a 	wrctl	status,r2
  
  return context;
   17104:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   17108:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   1710c:	d0a04117 	ldw	r2,-32508(gp)
      
      current_nticks = alt_nticks();
   17110:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   17114:	e0fffd17 	ldw	r3,-12(fp)
   17118:	e0bff617 	ldw	r2,-40(fp)
   1711c:	1885883a 	add	r2,r3,r2
   17120:	10c00044 	addi	r3,r2,1
   17124:	e0bffc17 	ldw	r2,-16(fp)
   17128:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   1712c:	e0bffc17 	ldw	r2,-16(fp)
   17130:	10c00217 	ldw	r3,8(r2)
   17134:	e0bff617 	ldw	r2,-40(fp)
   17138:	1880042e 	bgeu	r3,r2,1714c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   1713c:	e0bffc17 	ldw	r2,-16(fp)
   17140:	00c00044 	movi	r3,1
   17144:	10c00405 	stb	r3,16(r2)
   17148:	00000206 	br	17154 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   1714c:	e0bffc17 	ldw	r2,-16(fp)
   17150:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   17154:	e0bffc17 	ldw	r2,-16(fp)
   17158:	d0e01504 	addi	r3,gp,-32684
   1715c:	e0fffa15 	stw	r3,-24(fp)
   17160:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   17164:	e0bffb17 	ldw	r2,-20(fp)
   17168:	e0fffa17 	ldw	r3,-24(fp)
   1716c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   17170:	e0bffa17 	ldw	r2,-24(fp)
   17174:	10c00017 	ldw	r3,0(r2)
   17178:	e0bffb17 	ldw	r2,-20(fp)
   1717c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   17180:	e0bffa17 	ldw	r2,-24(fp)
   17184:	10800017 	ldw	r2,0(r2)
   17188:	e0fffb17 	ldw	r3,-20(fp)
   1718c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   17190:	e0bffa17 	ldw	r2,-24(fp)
   17194:	e0fffb17 	ldw	r3,-20(fp)
   17198:	10c00015 	stw	r3,0(r2)
   1719c:	e0bff817 	ldw	r2,-32(fp)
   171a0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   171a4:	e0bff717 	ldw	r2,-36(fp)
   171a8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   171ac:	0005883a 	mov	r2,zero
   171b0:	00000306 	br	171c0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   171b4:	00bffa84 	movi	r2,-22
   171b8:	00000106 	br	171c0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   171bc:	00bfde84 	movi	r2,-134
  }
}
   171c0:	e037883a 	mov	sp,fp
   171c4:	df000017 	ldw	fp,0(sp)
   171c8:	dec00104 	addi	sp,sp,4
   171cc:	f800283a 	ret

000171d0 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   171d0:	defffb04 	addi	sp,sp,-20
   171d4:	df000415 	stw	fp,16(sp)
   171d8:	df000404 	addi	fp,sp,16
   171dc:	e13ffe15 	stw	r4,-8(fp)
   171e0:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   171e4:	e0fffe17 	ldw	r3,-8(fp)
   171e8:	e0bfff17 	ldw	r2,-4(fp)
   171ec:	1885883a 	add	r2,r3,r2
   171f0:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   171f4:	e0bffe17 	ldw	r2,-8(fp)
   171f8:	e0bffc15 	stw	r2,-16(fp)
   171fc:	00000506 	br	17214 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   17200:	e0bffc17 	ldw	r2,-16(fp)
   17204:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   17208:	e0bffc17 	ldw	r2,-16(fp)
   1720c:	10800804 	addi	r2,r2,32
   17210:	e0bffc15 	stw	r2,-16(fp)
   17214:	e0fffc17 	ldw	r3,-16(fp)
   17218:	e0bffd17 	ldw	r2,-12(fp)
   1721c:	18bff836 	bltu	r3,r2,17200 <__alt_data_end+0xf0017200>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   17220:	e0bffe17 	ldw	r2,-8(fp)
   17224:	108007cc 	andi	r2,r2,31
   17228:	10000226 	beq	r2,zero,17234 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   1722c:	e0bffc17 	ldw	r2,-16(fp)
   17230:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   17234:	0001883a 	nop
   17238:	e037883a 	mov	sp,fp
   1723c:	df000017 	ldw	fp,0(sp)
   17240:	dec00104 	addi	sp,sp,4
   17244:	f800283a 	ret

00017248 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17248:	defffe04 	addi	sp,sp,-8
   1724c:	dfc00115 	stw	ra,4(sp)
   17250:	df000015 	stw	fp,0(sp)
   17254:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17258:	d0a00f17 	ldw	r2,-32708(gp)
   1725c:	10000326 	beq	r2,zero,1726c <alt_get_errno+0x24>
   17260:	d0a00f17 	ldw	r2,-32708(gp)
   17264:	103ee83a 	callr	r2
   17268:	00000106 	br	17270 <alt_get_errno+0x28>
   1726c:	d0a03b04 	addi	r2,gp,-32532
}
   17270:	e037883a 	mov	sp,fp
   17274:	dfc00117 	ldw	ra,4(sp)
   17278:	df000017 	ldw	fp,0(sp)
   1727c:	dec00204 	addi	sp,sp,8
   17280:	f800283a 	ret

00017284 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   17284:	defffa04 	addi	sp,sp,-24
   17288:	dfc00515 	stw	ra,20(sp)
   1728c:	df000415 	stw	fp,16(sp)
   17290:	df000404 	addi	fp,sp,16
   17294:	e13ffe15 	stw	r4,-8(fp)
   17298:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   1729c:	e0bffe17 	ldw	r2,-8(fp)
   172a0:	10000326 	beq	r2,zero,172b0 <alt_dev_llist_insert+0x2c>
   172a4:	e0bffe17 	ldw	r2,-8(fp)
   172a8:	10800217 	ldw	r2,8(r2)
   172ac:	1000061e 	bne	r2,zero,172c8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   172b0:	00172480 	call	17248 <alt_get_errno>
   172b4:	1007883a 	mov	r3,r2
   172b8:	00800584 	movi	r2,22
   172bc:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   172c0:	00bffa84 	movi	r2,-22
   172c4:	00001306 	br	17314 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   172c8:	e0bffe17 	ldw	r2,-8(fp)
   172cc:	e0ffff17 	ldw	r3,-4(fp)
   172d0:	e0fffc15 	stw	r3,-16(fp)
   172d4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   172d8:	e0bffd17 	ldw	r2,-12(fp)
   172dc:	e0fffc17 	ldw	r3,-16(fp)
   172e0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   172e4:	e0bffc17 	ldw	r2,-16(fp)
   172e8:	10c00017 	ldw	r3,0(r2)
   172ec:	e0bffd17 	ldw	r2,-12(fp)
   172f0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   172f4:	e0bffc17 	ldw	r2,-16(fp)
   172f8:	10800017 	ldw	r2,0(r2)
   172fc:	e0fffd17 	ldw	r3,-12(fp)
   17300:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   17304:	e0bffc17 	ldw	r2,-16(fp)
   17308:	e0fffd17 	ldw	r3,-12(fp)
   1730c:	10c00015 	stw	r3,0(r2)

  return 0;  
   17310:	0005883a 	mov	r2,zero
}
   17314:	e037883a 	mov	sp,fp
   17318:	dfc00117 	ldw	ra,4(sp)
   1731c:	df000017 	ldw	fp,0(sp)
   17320:	dec00204 	addi	sp,sp,8
   17324:	f800283a 	ret

00017328 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   17328:	defffd04 	addi	sp,sp,-12
   1732c:	dfc00215 	stw	ra,8(sp)
   17330:	df000115 	stw	fp,4(sp)
   17334:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   17338:	008000b4 	movhi	r2,2
   1733c:	10a25904 	addi	r2,r2,-30364
   17340:	e0bfff15 	stw	r2,-4(fp)
   17344:	00000606 	br	17360 <_do_ctors+0x38>
        (*ctor) (); 
   17348:	e0bfff17 	ldw	r2,-4(fp)
   1734c:	10800017 	ldw	r2,0(r2)
   17350:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   17354:	e0bfff17 	ldw	r2,-4(fp)
   17358:	10bfff04 	addi	r2,r2,-4
   1735c:	e0bfff15 	stw	r2,-4(fp)
   17360:	e0ffff17 	ldw	r3,-4(fp)
   17364:	008000b4 	movhi	r2,2
   17368:	10a25a04 	addi	r2,r2,-30360
   1736c:	18bff62e 	bgeu	r3,r2,17348 <__alt_data_end+0xf0017348>
        (*ctor) (); 
}
   17370:	0001883a 	nop
   17374:	e037883a 	mov	sp,fp
   17378:	dfc00117 	ldw	ra,4(sp)
   1737c:	df000017 	ldw	fp,0(sp)
   17380:	dec00204 	addi	sp,sp,8
   17384:	f800283a 	ret

00017388 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   17388:	defffd04 	addi	sp,sp,-12
   1738c:	dfc00215 	stw	ra,8(sp)
   17390:	df000115 	stw	fp,4(sp)
   17394:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   17398:	008000b4 	movhi	r2,2
   1739c:	10a25904 	addi	r2,r2,-30364
   173a0:	e0bfff15 	stw	r2,-4(fp)
   173a4:	00000606 	br	173c0 <_do_dtors+0x38>
        (*dtor) (); 
   173a8:	e0bfff17 	ldw	r2,-4(fp)
   173ac:	10800017 	ldw	r2,0(r2)
   173b0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   173b4:	e0bfff17 	ldw	r2,-4(fp)
   173b8:	10bfff04 	addi	r2,r2,-4
   173bc:	e0bfff15 	stw	r2,-4(fp)
   173c0:	e0ffff17 	ldw	r3,-4(fp)
   173c4:	008000b4 	movhi	r2,2
   173c8:	10a25a04 	addi	r2,r2,-30360
   173cc:	18bff62e 	bgeu	r3,r2,173a8 <__alt_data_end+0xf00173a8>
        (*dtor) (); 
}
   173d0:	0001883a 	nop
   173d4:	e037883a 	mov	sp,fp
   173d8:	dfc00117 	ldw	ra,4(sp)
   173dc:	df000017 	ldw	fp,0(sp)
   173e0:	dec00204 	addi	sp,sp,8
   173e4:	f800283a 	ret

000173e8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   173e8:	defffa04 	addi	sp,sp,-24
   173ec:	dfc00515 	stw	ra,20(sp)
   173f0:	df000415 	stw	fp,16(sp)
   173f4:	df000404 	addi	fp,sp,16
   173f8:	e13ffe15 	stw	r4,-8(fp)
   173fc:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   17400:	e0bfff17 	ldw	r2,-4(fp)
   17404:	10800017 	ldw	r2,0(r2)
   17408:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   1740c:	e13ffe17 	ldw	r4,-8(fp)
   17410:	000bcc40 	call	bcc4 <strlen>
   17414:	10800044 	addi	r2,r2,1
   17418:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   1741c:	00000d06 	br	17454 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   17420:	e0bffc17 	ldw	r2,-16(fp)
   17424:	10800217 	ldw	r2,8(r2)
   17428:	e0fffd17 	ldw	r3,-12(fp)
   1742c:	180d883a 	mov	r6,r3
   17430:	e17ffe17 	ldw	r5,-8(fp)
   17434:	1009883a 	mov	r4,r2
   17438:	00052580 	call	5258 <memcmp>
   1743c:	1000021e 	bne	r2,zero,17448 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   17440:	e0bffc17 	ldw	r2,-16(fp)
   17444:	00000706 	br	17464 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   17448:	e0bffc17 	ldw	r2,-16(fp)
   1744c:	10800017 	ldw	r2,0(r2)
   17450:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   17454:	e0fffc17 	ldw	r3,-16(fp)
   17458:	e0bfff17 	ldw	r2,-4(fp)
   1745c:	18bff01e 	bne	r3,r2,17420 <__alt_data_end+0xf0017420>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   17460:	0005883a 	mov	r2,zero
}
   17464:	e037883a 	mov	sp,fp
   17468:	dfc00117 	ldw	ra,4(sp)
   1746c:	df000017 	ldw	fp,0(sp)
   17470:	dec00204 	addi	sp,sp,8
   17474:	f800283a 	ret

00017478 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   17478:	defffc04 	addi	sp,sp,-16
   1747c:	dfc00315 	stw	ra,12(sp)
   17480:	df000215 	stw	fp,8(sp)
   17484:	df000204 	addi	fp,sp,8
   17488:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   1748c:	d1601304 	addi	r5,gp,-32692
   17490:	e13fff17 	ldw	r4,-4(fp)
   17494:	00173e80 	call	173e8 <alt_find_dev>
   17498:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   1749c:	e0bffe17 	ldw	r2,-8(fp)
   174a0:	10000926 	beq	r2,zero,174c8 <alt_flash_open_dev+0x50>
   174a4:	e0bffe17 	ldw	r2,-8(fp)
   174a8:	10800317 	ldw	r2,12(r2)
   174ac:	10000626 	beq	r2,zero,174c8 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   174b0:	e0bffe17 	ldw	r2,-8(fp)
   174b4:	10800317 	ldw	r2,12(r2)
   174b8:	e17fff17 	ldw	r5,-4(fp)
   174bc:	e13ffe17 	ldw	r4,-8(fp)
   174c0:	103ee83a 	callr	r2
   174c4:	00000106 	br	174cc <alt_flash_open_dev+0x54>
  }

  return dev;
   174c8:	e0bffe17 	ldw	r2,-8(fp)
}
   174cc:	e037883a 	mov	sp,fp
   174d0:	dfc00117 	ldw	ra,4(sp)
   174d4:	df000017 	ldw	fp,0(sp)
   174d8:	dec00204 	addi	sp,sp,8
   174dc:	f800283a 	ret

000174e0 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   174e0:	defffd04 	addi	sp,sp,-12
   174e4:	dfc00215 	stw	ra,8(sp)
   174e8:	df000115 	stw	fp,4(sp)
   174ec:	df000104 	addi	fp,sp,4
   174f0:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   174f4:	e0bfff17 	ldw	r2,-4(fp)
   174f8:	10000826 	beq	r2,zero,1751c <alt_flash_close_dev+0x3c>
   174fc:	e0bfff17 	ldw	r2,-4(fp)
   17500:	10800417 	ldw	r2,16(r2)
   17504:	10000526 	beq	r2,zero,1751c <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   17508:	e0bfff17 	ldw	r2,-4(fp)
   1750c:	10800417 	ldw	r2,16(r2)
   17510:	e13fff17 	ldw	r4,-4(fp)
   17514:	103ee83a 	callr	r2
  }
  return;
   17518:	0001883a 	nop
   1751c:	0001883a 	nop
}
   17520:	e037883a 	mov	sp,fp
   17524:	dfc00117 	ldw	ra,4(sp)
   17528:	df000017 	ldw	fp,0(sp)
   1752c:	dec00204 	addi	sp,sp,8
   17530:	f800283a 	ret

00017534 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   17534:	defff904 	addi	sp,sp,-28
   17538:	dfc00615 	stw	ra,24(sp)
   1753c:	df000515 	stw	fp,20(sp)
   17540:	df000504 	addi	fp,sp,20
   17544:	e13ffc15 	stw	r4,-16(fp)
   17548:	e17ffd15 	stw	r5,-12(fp)
   1754c:	e1bffe15 	stw	r6,-8(fp)
   17550:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   17554:	e1bfff17 	ldw	r6,-4(fp)
   17558:	e17ffe17 	ldw	r5,-8(fp)
   1755c:	e13ffd17 	ldw	r4,-12(fp)
   17560:	00177740 	call	17774 <open>
   17564:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   17568:	e0bffb17 	ldw	r2,-20(fp)
   1756c:	10001c16 	blt	r2,zero,175e0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   17570:	00820034 	movhi	r2,2048
   17574:	1083de04 	addi	r2,r2,3960
   17578:	e0fffb17 	ldw	r3,-20(fp)
   1757c:	18c00324 	muli	r3,r3,12
   17580:	10c5883a 	add	r2,r2,r3
   17584:	10c00017 	ldw	r3,0(r2)
   17588:	e0bffc17 	ldw	r2,-16(fp)
   1758c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   17590:	00820034 	movhi	r2,2048
   17594:	1083de04 	addi	r2,r2,3960
   17598:	e0fffb17 	ldw	r3,-20(fp)
   1759c:	18c00324 	muli	r3,r3,12
   175a0:	10c5883a 	add	r2,r2,r3
   175a4:	10800104 	addi	r2,r2,4
   175a8:	10c00017 	ldw	r3,0(r2)
   175ac:	e0bffc17 	ldw	r2,-16(fp)
   175b0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   175b4:	00820034 	movhi	r2,2048
   175b8:	1083de04 	addi	r2,r2,3960
   175bc:	e0fffb17 	ldw	r3,-20(fp)
   175c0:	18c00324 	muli	r3,r3,12
   175c4:	10c5883a 	add	r2,r2,r3
   175c8:	10800204 	addi	r2,r2,8
   175cc:	10c00017 	ldw	r3,0(r2)
   175d0:	e0bffc17 	ldw	r2,-16(fp)
   175d4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   175d8:	e13ffb17 	ldw	r4,-20(fp)
   175dc:	00121300 	call	12130 <alt_release_fd>
  }
} 
   175e0:	0001883a 	nop
   175e4:	e037883a 	mov	sp,fp
   175e8:	dfc00117 	ldw	ra,4(sp)
   175ec:	df000017 	ldw	fp,0(sp)
   175f0:	dec00204 	addi	sp,sp,8
   175f4:	f800283a 	ret

000175f8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   175f8:	defffb04 	addi	sp,sp,-20
   175fc:	dfc00415 	stw	ra,16(sp)
   17600:	df000315 	stw	fp,12(sp)
   17604:	df000304 	addi	fp,sp,12
   17608:	e13ffd15 	stw	r4,-12(fp)
   1760c:	e17ffe15 	stw	r5,-8(fp)
   17610:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   17614:	01c07fc4 	movi	r7,511
   17618:	01800044 	movi	r6,1
   1761c:	e17ffd17 	ldw	r5,-12(fp)
   17620:	01020034 	movhi	r4,2048
   17624:	2103e104 	addi	r4,r4,3972
   17628:	00175340 	call	17534 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   1762c:	01c07fc4 	movi	r7,511
   17630:	000d883a 	mov	r6,zero
   17634:	e17ffe17 	ldw	r5,-8(fp)
   17638:	01020034 	movhi	r4,2048
   1763c:	2103de04 	addi	r4,r4,3960
   17640:	00175340 	call	17534 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   17644:	01c07fc4 	movi	r7,511
   17648:	01800044 	movi	r6,1
   1764c:	e17fff17 	ldw	r5,-4(fp)
   17650:	01020034 	movhi	r4,2048
   17654:	2103e404 	addi	r4,r4,3984
   17658:	00175340 	call	17534 <alt_open_fd>
}  
   1765c:	0001883a 	nop
   17660:	e037883a 	mov	sp,fp
   17664:	dfc00117 	ldw	ra,4(sp)
   17668:	df000017 	ldw	fp,0(sp)
   1766c:	dec00204 	addi	sp,sp,8
   17670:	f800283a 	ret

00017674 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17674:	defffe04 	addi	sp,sp,-8
   17678:	dfc00115 	stw	ra,4(sp)
   1767c:	df000015 	stw	fp,0(sp)
   17680:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17684:	d0a00f17 	ldw	r2,-32708(gp)
   17688:	10000326 	beq	r2,zero,17698 <alt_get_errno+0x24>
   1768c:	d0a00f17 	ldw	r2,-32708(gp)
   17690:	103ee83a 	callr	r2
   17694:	00000106 	br	1769c <alt_get_errno+0x28>
   17698:	d0a03b04 	addi	r2,gp,-32532
}
   1769c:	e037883a 	mov	sp,fp
   176a0:	dfc00117 	ldw	ra,4(sp)
   176a4:	df000017 	ldw	fp,0(sp)
   176a8:	dec00204 	addi	sp,sp,8
   176ac:	f800283a 	ret

000176b0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   176b0:	defffd04 	addi	sp,sp,-12
   176b4:	df000215 	stw	fp,8(sp)
   176b8:	df000204 	addi	fp,sp,8
   176bc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   176c0:	e0bfff17 	ldw	r2,-4(fp)
   176c4:	10800217 	ldw	r2,8(r2)
   176c8:	10d00034 	orhi	r3,r2,16384
   176cc:	e0bfff17 	ldw	r2,-4(fp)
   176d0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   176d4:	e03ffe15 	stw	zero,-8(fp)
   176d8:	00001d06 	br	17750 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   176dc:	00820034 	movhi	r2,2048
   176e0:	1083de04 	addi	r2,r2,3960
   176e4:	e0fffe17 	ldw	r3,-8(fp)
   176e8:	18c00324 	muli	r3,r3,12
   176ec:	10c5883a 	add	r2,r2,r3
   176f0:	10c00017 	ldw	r3,0(r2)
   176f4:	e0bfff17 	ldw	r2,-4(fp)
   176f8:	10800017 	ldw	r2,0(r2)
   176fc:	1880111e 	bne	r3,r2,17744 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   17700:	00820034 	movhi	r2,2048
   17704:	1083de04 	addi	r2,r2,3960
   17708:	e0fffe17 	ldw	r3,-8(fp)
   1770c:	18c00324 	muli	r3,r3,12
   17710:	10c5883a 	add	r2,r2,r3
   17714:	10800204 	addi	r2,r2,8
   17718:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   1771c:	1000090e 	bge	r2,zero,17744 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   17720:	e0bffe17 	ldw	r2,-8(fp)
   17724:	10c00324 	muli	r3,r2,12
   17728:	00820034 	movhi	r2,2048
   1772c:	1083de04 	addi	r2,r2,3960
   17730:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   17734:	e0bfff17 	ldw	r2,-4(fp)
   17738:	18800226 	beq	r3,r2,17744 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   1773c:	00bffcc4 	movi	r2,-13
   17740:	00000806 	br	17764 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   17744:	e0bffe17 	ldw	r2,-8(fp)
   17748:	10800044 	addi	r2,r2,1
   1774c:	e0bffe15 	stw	r2,-8(fp)
   17750:	d0a00e17 	ldw	r2,-32712(gp)
   17754:	1007883a 	mov	r3,r2
   17758:	e0bffe17 	ldw	r2,-8(fp)
   1775c:	18bfdf2e 	bgeu	r3,r2,176dc <__alt_data_end+0xf00176dc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   17760:	0005883a 	mov	r2,zero
}
   17764:	e037883a 	mov	sp,fp
   17768:	df000017 	ldw	fp,0(sp)
   1776c:	dec00104 	addi	sp,sp,4
   17770:	f800283a 	ret

00017774 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   17774:	defff604 	addi	sp,sp,-40
   17778:	dfc00915 	stw	ra,36(sp)
   1777c:	df000815 	stw	fp,32(sp)
   17780:	df000804 	addi	fp,sp,32
   17784:	e13ffd15 	stw	r4,-12(fp)
   17788:	e17ffe15 	stw	r5,-8(fp)
   1778c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   17790:	00bfffc4 	movi	r2,-1
   17794:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   17798:	00bffb44 	movi	r2,-19
   1779c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   177a0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   177a4:	d1600c04 	addi	r5,gp,-32720
   177a8:	e13ffd17 	ldw	r4,-12(fp)
   177ac:	00173e80 	call	173e8 <alt_find_dev>
   177b0:	e0bff815 	stw	r2,-32(fp)
   177b4:	e0bff817 	ldw	r2,-32(fp)
   177b8:	1000051e 	bne	r2,zero,177d0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   177bc:	e13ffd17 	ldw	r4,-12(fp)
   177c0:	00184a40 	call	184a4 <alt_find_file>
   177c4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   177c8:	00800044 	movi	r2,1
   177cc:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   177d0:	e0bff817 	ldw	r2,-32(fp)
   177d4:	10002926 	beq	r2,zero,1787c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   177d8:	e13ff817 	ldw	r4,-32(fp)
   177dc:	00185ac0 	call	185ac <alt_get_fd>
   177e0:	e0bff915 	stw	r2,-28(fp)
   177e4:	e0bff917 	ldw	r2,-28(fp)
   177e8:	1000030e 	bge	r2,zero,177f8 <open+0x84>
    {
      status = index;
   177ec:	e0bff917 	ldw	r2,-28(fp)
   177f0:	e0bffa15 	stw	r2,-24(fp)
   177f4:	00002306 	br	17884 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   177f8:	e0bff917 	ldw	r2,-28(fp)
   177fc:	10c00324 	muli	r3,r2,12
   17800:	00820034 	movhi	r2,2048
   17804:	1083de04 	addi	r2,r2,3960
   17808:	1885883a 	add	r2,r3,r2
   1780c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   17810:	e0fffe17 	ldw	r3,-8(fp)
   17814:	00900034 	movhi	r2,16384
   17818:	10bfffc4 	addi	r2,r2,-1
   1781c:	1886703a 	and	r3,r3,r2
   17820:	e0bffc17 	ldw	r2,-16(fp)
   17824:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   17828:	e0bffb17 	ldw	r2,-20(fp)
   1782c:	1000051e 	bne	r2,zero,17844 <open+0xd0>
   17830:	e13ffc17 	ldw	r4,-16(fp)
   17834:	00176b00 	call	176b0 <alt_file_locked>
   17838:	e0bffa15 	stw	r2,-24(fp)
   1783c:	e0bffa17 	ldw	r2,-24(fp)
   17840:	10001016 	blt	r2,zero,17884 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   17844:	e0bff817 	ldw	r2,-32(fp)
   17848:	10800317 	ldw	r2,12(r2)
   1784c:	10000826 	beq	r2,zero,17870 <open+0xfc>
   17850:	e0bff817 	ldw	r2,-32(fp)
   17854:	10800317 	ldw	r2,12(r2)
   17858:	e1ffff17 	ldw	r7,-4(fp)
   1785c:	e1bffe17 	ldw	r6,-8(fp)
   17860:	e17ffd17 	ldw	r5,-12(fp)
   17864:	e13ffc17 	ldw	r4,-16(fp)
   17868:	103ee83a 	callr	r2
   1786c:	00000106 	br	17874 <open+0x100>
   17870:	0005883a 	mov	r2,zero
   17874:	e0bffa15 	stw	r2,-24(fp)
   17878:	00000206 	br	17884 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   1787c:	00bffb44 	movi	r2,-19
   17880:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   17884:	e0bffa17 	ldw	r2,-24(fp)
   17888:	1000090e 	bge	r2,zero,178b0 <open+0x13c>
  {
    alt_release_fd (index);  
   1788c:	e13ff917 	ldw	r4,-28(fp)
   17890:	00121300 	call	12130 <alt_release_fd>
    ALT_ERRNO = -status;
   17894:	00176740 	call	17674 <alt_get_errno>
   17898:	1007883a 	mov	r3,r2
   1789c:	e0bffa17 	ldw	r2,-24(fp)
   178a0:	0085c83a 	sub	r2,zero,r2
   178a4:	18800015 	stw	r2,0(r3)
    return -1;
   178a8:	00bfffc4 	movi	r2,-1
   178ac:	00000106 	br	178b4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   178b0:	e0bff917 	ldw	r2,-28(fp)
}
   178b4:	e037883a 	mov	sp,fp
   178b8:	dfc00117 	ldw	ra,4(sp)
   178bc:	df000017 	ldw	fp,0(sp)
   178c0:	dec00204 	addi	sp,sp,8
   178c4:	f800283a 	ret

000178c8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   178c8:	defffa04 	addi	sp,sp,-24
   178cc:	df000515 	stw	fp,20(sp)
   178d0:	df000504 	addi	fp,sp,20
   178d4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   178d8:	0005303a 	rdctl	r2,status
   178dc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   178e0:	e0fffc17 	ldw	r3,-16(fp)
   178e4:	00bfff84 	movi	r2,-2
   178e8:	1884703a 	and	r2,r3,r2
   178ec:	1001703a 	wrctl	status,r2
  
  return context;
   178f0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   178f4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   178f8:	e0bfff17 	ldw	r2,-4(fp)
   178fc:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   17900:	e0bffd17 	ldw	r2,-12(fp)
   17904:	10800017 	ldw	r2,0(r2)
   17908:	e0fffd17 	ldw	r3,-12(fp)
   1790c:	18c00117 	ldw	r3,4(r3)
   17910:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   17914:	e0bffd17 	ldw	r2,-12(fp)
   17918:	10800117 	ldw	r2,4(r2)
   1791c:	e0fffd17 	ldw	r3,-12(fp)
   17920:	18c00017 	ldw	r3,0(r3)
   17924:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   17928:	e0bffd17 	ldw	r2,-12(fp)
   1792c:	e0fffd17 	ldw	r3,-12(fp)
   17930:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   17934:	e0bffd17 	ldw	r2,-12(fp)
   17938:	e0fffd17 	ldw	r3,-12(fp)
   1793c:	10c00015 	stw	r3,0(r2)
   17940:	e0bffb17 	ldw	r2,-20(fp)
   17944:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17948:	e0bffe17 	ldw	r2,-8(fp)
   1794c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   17950:	0001883a 	nop
   17954:	e037883a 	mov	sp,fp
   17958:	df000017 	ldw	fp,0(sp)
   1795c:	dec00104 	addi	sp,sp,4
   17960:	f800283a 	ret

00017964 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   17964:	defffb04 	addi	sp,sp,-20
   17968:	dfc00415 	stw	ra,16(sp)
   1796c:	df000315 	stw	fp,12(sp)
   17970:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   17974:	d0a01517 	ldw	r2,-32684(gp)
   17978:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1797c:	d0a04117 	ldw	r2,-32508(gp)
   17980:	10800044 	addi	r2,r2,1
   17984:	d0a04115 	stw	r2,-32508(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   17988:	00002e06 	br	17a44 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   1798c:	e0bffd17 	ldw	r2,-12(fp)
   17990:	10800017 	ldw	r2,0(r2)
   17994:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   17998:	e0bffd17 	ldw	r2,-12(fp)
   1799c:	10800403 	ldbu	r2,16(r2)
   179a0:	10803fcc 	andi	r2,r2,255
   179a4:	10000426 	beq	r2,zero,179b8 <alt_tick+0x54>
   179a8:	d0a04117 	ldw	r2,-32508(gp)
   179ac:	1000021e 	bne	r2,zero,179b8 <alt_tick+0x54>
    {
      alarm->rollover = 0;
   179b0:	e0bffd17 	ldw	r2,-12(fp)
   179b4:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   179b8:	e0bffd17 	ldw	r2,-12(fp)
   179bc:	10800217 	ldw	r2,8(r2)
   179c0:	d0e04117 	ldw	r3,-32508(gp)
   179c4:	18801d36 	bltu	r3,r2,17a3c <alt_tick+0xd8>
   179c8:	e0bffd17 	ldw	r2,-12(fp)
   179cc:	10800403 	ldbu	r2,16(r2)
   179d0:	10803fcc 	andi	r2,r2,255
   179d4:	1000191e 	bne	r2,zero,17a3c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   179d8:	e0bffd17 	ldw	r2,-12(fp)
   179dc:	10800317 	ldw	r2,12(r2)
   179e0:	e0fffd17 	ldw	r3,-12(fp)
   179e4:	18c00517 	ldw	r3,20(r3)
   179e8:	1809883a 	mov	r4,r3
   179ec:	103ee83a 	callr	r2
   179f0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   179f4:	e0bfff17 	ldw	r2,-4(fp)
   179f8:	1000031e 	bne	r2,zero,17a08 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   179fc:	e13ffd17 	ldw	r4,-12(fp)
   17a00:	00178c80 	call	178c8 <alt_alarm_stop>
   17a04:	00000d06 	br	17a3c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   17a08:	e0bffd17 	ldw	r2,-12(fp)
   17a0c:	10c00217 	ldw	r3,8(r2)
   17a10:	e0bfff17 	ldw	r2,-4(fp)
   17a14:	1887883a 	add	r3,r3,r2
   17a18:	e0bffd17 	ldw	r2,-12(fp)
   17a1c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   17a20:	e0bffd17 	ldw	r2,-12(fp)
   17a24:	10c00217 	ldw	r3,8(r2)
   17a28:	d0a04117 	ldw	r2,-32508(gp)
   17a2c:	1880032e 	bgeu	r3,r2,17a3c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   17a30:	e0bffd17 	ldw	r2,-12(fp)
   17a34:	00c00044 	movi	r3,1
   17a38:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   17a3c:	e0bffe17 	ldw	r2,-8(fp)
   17a40:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   17a44:	e0fffd17 	ldw	r3,-12(fp)
   17a48:	d0a01504 	addi	r2,gp,-32684
   17a4c:	18bfcf1e 	bne	r3,r2,1798c <__alt_data_end+0xf001798c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   17a50:	0001883a 	nop
}
   17a54:	0001883a 	nop
   17a58:	e037883a 	mov	sp,fp
   17a5c:	dfc00117 	ldw	ra,4(sp)
   17a60:	df000017 	ldw	fp,0(sp)
   17a64:	dec00204 	addi	sp,sp,8
   17a68:	f800283a 	ret

00017a6c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   17a6c:	defffd04 	addi	sp,sp,-12
   17a70:	dfc00215 	stw	ra,8(sp)
   17a74:	df000115 	stw	fp,4(sp)
   17a78:	df000104 	addi	fp,sp,4
   17a7c:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   17a80:	e13fff17 	ldw	r4,-4(fp)
   17a84:	001837c0 	call	1837c <alt_busy_sleep>
}
   17a88:	e037883a 	mov	sp,fp
   17a8c:	dfc00117 	ldw	ra,4(sp)
   17a90:	df000017 	ldw	fp,0(sp)
   17a94:	dec00204 	addi	sp,sp,8
   17a98:	f800283a 	ret

00017a9c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   17a9c:	deffff04 	addi	sp,sp,-4
   17aa0:	df000015 	stw	fp,0(sp)
   17aa4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   17aa8:	000170fa 	wrctl	ienable,zero
}
   17aac:	0001883a 	nop
   17ab0:	e037883a 	mov	sp,fp
   17ab4:	df000017 	ldw	fp,0(sp)
   17ab8:	dec00104 	addi	sp,sp,4
   17abc:	f800283a 	ret

00017ac0 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   17ac0:	defff704 	addi	sp,sp,-36
   17ac4:	dfc00815 	stw	ra,32(sp)
   17ac8:	df000715 	stw	fp,28(sp)
   17acc:	df000704 	addi	fp,sp,28
   17ad0:	e13ffc15 	stw	r4,-16(fp)
   17ad4:	e17ffd15 	stw	r5,-12(fp)
   17ad8:	e1bffe15 	stw	r6,-8(fp)
   17adc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   17ae0:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17ae4:	e0bffc17 	ldw	r2,-16(fp)
   17ae8:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   17aec:	00800074 	movhi	r2,1
   17af0:	109f9504 	addi	r2,r2,32340
   17af4:	d8800015 	stw	r2,0(sp)
   17af8:	e1c00217 	ldw	r7,8(fp)
   17afc:	e1bfff17 	ldw	r6,-4(fp)
   17b00:	e17ffe17 	ldw	r5,-8(fp)
   17b04:	e13ffb17 	ldw	r4,-20(fp)
   17b08:	0012cf00 	call	12cf0 <alt_flash_program_block>
   17b0c:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   17b10:	e0bffa17 	ldw	r2,-24(fp)
}
   17b14:	e037883a 	mov	sp,fp
   17b18:	dfc00117 	ldw	ra,4(sp)
   17b1c:	df000017 	ldw	fp,0(sp)
   17b20:	dec00204 	addi	sp,sp,8
   17b24:	f800283a 	ret

00017b28 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   17b28:	defff804 	addi	sp,sp,-32
   17b2c:	dfc00715 	stw	ra,28(sp)
   17b30:	df000615 	stw	fp,24(sp)
   17b34:	df000604 	addi	fp,sp,24
   17b38:	e13ffe15 	stw	r4,-8(fp)
   17b3c:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   17b40:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17b44:	e0bffe17 	ldw	r2,-8(fp)
   17b48:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   17b4c:	e0bffc17 	ldw	r2,-16(fp)
   17b50:	10803417 	ldw	r2,208(r2)
   17b54:	e0fffc17 	ldw	r3,-16(fp)
   17b58:	18c00a17 	ldw	r3,40(r3)
   17b5c:	01802a84 	movi	r6,170
   17b60:	01415544 	movi	r5,1365
   17b64:	1809883a 	mov	r4,r3
   17b68:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   17b6c:	e0bffc17 	ldw	r2,-16(fp)
   17b70:	10803417 	ldw	r2,208(r2)
   17b74:	e0fffc17 	ldw	r3,-16(fp)
   17b78:	18c00a17 	ldw	r3,40(r3)
   17b7c:	01801544 	movi	r6,85
   17b80:	0140aa84 	movi	r5,682
   17b84:	1809883a 	mov	r4,r3
   17b88:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   17b8c:	e0bffc17 	ldw	r2,-16(fp)
   17b90:	10803417 	ldw	r2,208(r2)
   17b94:	e0fffc17 	ldw	r3,-16(fp)
   17b98:	18c00a17 	ldw	r3,40(r3)
   17b9c:	01802004 	movi	r6,128
   17ba0:	01415544 	movi	r5,1365
   17ba4:	1809883a 	mov	r4,r3
   17ba8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   17bac:	e0bffc17 	ldw	r2,-16(fp)
   17bb0:	10803417 	ldw	r2,208(r2)
   17bb4:	e0fffc17 	ldw	r3,-16(fp)
   17bb8:	18c00a17 	ldw	r3,40(r3)
   17bbc:	01802a84 	movi	r6,170
   17bc0:	01415544 	movi	r5,1365
   17bc4:	1809883a 	mov	r4,r3
   17bc8:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   17bcc:	e0bffc17 	ldw	r2,-16(fp)
   17bd0:	10803417 	ldw	r2,208(r2)
   17bd4:	e0fffc17 	ldw	r3,-16(fp)
   17bd8:	18c00a17 	ldw	r3,40(r3)
   17bdc:	01801544 	movi	r6,85
   17be0:	0140aa84 	movi	r5,682
   17be4:	1809883a 	mov	r4,r3
   17be8:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   17bec:	e0bffc17 	ldw	r2,-16(fp)
   17bf0:	10803617 	ldw	r2,216(r2)
   17bf4:	e0fffc17 	ldw	r3,-16(fp)
   17bf8:	19000a17 	ldw	r4,40(r3)
   17bfc:	e0ffff17 	ldw	r3,-4(fp)
   17c00:	20c7883a 	add	r3,r4,r3
   17c04:	01400c04 	movi	r5,48
   17c08:	1809883a 	mov	r4,r3
   17c0c:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   17c10:	0109c404 	movi	r4,10000
   17c14:	0017a6c0 	call	17a6c <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   17c18:	00800c84 	movi	r2,50
   17c1c:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17c20:	e0bffc17 	ldw	r2,-16(fp)
   17c24:	10c00a17 	ldw	r3,40(r2)
   17c28:	e0bfff17 	ldw	r2,-4(fp)
   17c2c:	1885883a 	add	r2,r3,r2
   17c30:	10800023 	ldbuio	r2,0(r2)
   17c34:	10803fcc 	andi	r2,r2,255
   17c38:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   17c3c:	0100fa04 	movi	r4,1000
   17c40:	0017a6c0 	call	17a6c <usleep>
    timeout--;
   17c44:	e0bffb17 	ldw	r2,-20(fp)
   17c48:	10bfffc4 	addi	r2,r2,-1
   17c4c:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   17c50:	e0bffd03 	ldbu	r2,-12(fp)
   17c54:	10803fcc 	andi	r2,r2,255
   17c58:	1080020c 	andi	r2,r2,8
   17c5c:	1000021e 	bne	r2,zero,17c68 <alt_erase_block_amd+0x140>
   17c60:	e0bffb17 	ldw	r2,-20(fp)
   17c64:	00bfee16 	blt	zero,r2,17c20 <__alt_data_end+0xf0017c20>


  timeout = flash->erase_timeout;
   17c68:	e0bffc17 	ldw	r2,-16(fp)
   17c6c:	10803217 	ldw	r2,200(r2)
   17c70:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   17c74:	00001506 	br	17ccc <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17c78:	e0bffc17 	ldw	r2,-16(fp)
   17c7c:	10c00a17 	ldw	r3,40(r2)
   17c80:	e0bfff17 	ldw	r2,-4(fp)
   17c84:	1885883a 	add	r2,r3,r2
   17c88:	10800023 	ldbuio	r2,0(r2)
   17c8c:	10803fcc 	andi	r2,r2,255
   17c90:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   17c94:	e0bffd03 	ldbu	r2,-12(fp)
   17c98:	10803fcc 	andi	r2,r2,255
   17c9c:	1080201c 	xori	r2,r2,128
   17ca0:	10bfe004 	addi	r2,r2,-128
   17ca4:	10000b16 	blt	r2,zero,17cd4 <alt_erase_block_amd+0x1ac>
   17ca8:	e0bffd03 	ldbu	r2,-12(fp)
   17cac:	10803fcc 	andi	r2,r2,255
   17cb0:	1080080c 	andi	r2,r2,32
   17cb4:	1000071e 	bne	r2,zero,17cd4 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   17cb8:	0100fa04 	movi	r4,1000
   17cbc:	0017a6c0 	call	17a6c <usleep>
    timeout -= 1000;
   17cc0:	e0bffb17 	ldw	r2,-20(fp)
   17cc4:	10bf0604 	addi	r2,r2,-1000
   17cc8:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   17ccc:	e0bffb17 	ldw	r2,-20(fp)
   17cd0:	00bfe916 	blt	zero,r2,17c78 <__alt_data_end+0xf0017c78>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   17cd4:	e0bffb17 	ldw	r2,-20(fp)
   17cd8:	00800316 	blt	zero,r2,17ce8 <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   17cdc:	00bfe304 	movi	r2,-116
   17ce0:	e0bffa15 	stw	r2,-24(fp)
   17ce4:	00000e06 	br	17d20 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   17ce8:	e0bffc17 	ldw	r2,-16(fp)
   17cec:	10c00a17 	ldw	r3,40(r2)
   17cf0:	e0bfff17 	ldw	r2,-4(fp)
   17cf4:	1885883a 	add	r2,r3,r2
   17cf8:	10800023 	ldbuio	r2,0(r2)
   17cfc:	10803fcc 	andi	r2,r2,255
   17d00:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   17d04:	e0bffd03 	ldbu	r2,-12(fp)
   17d08:	10803fcc 	andi	r2,r2,255
   17d0c:	1080201c 	xori	r2,r2,128
   17d10:	10bfe004 	addi	r2,r2,-128
   17d14:	10000216 	blt	r2,zero,17d20 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   17d18:	00bffec4 	movi	r2,-5
   17d1c:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   17d20:	e0bffa17 	ldw	r2,-24(fp)
}
   17d24:	e037883a 	mov	sp,fp
   17d28:	dfc00117 	ldw	ra,4(sp)
   17d2c:	df000017 	ldw	fp,0(sp)
   17d30:	dec00204 	addi	sp,sp,8
   17d34:	f800283a 	ret

00017d38 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   17d38:	defff804 	addi	sp,sp,-32
   17d3c:	dfc00715 	stw	ra,28(sp)
   17d40:	df000615 	stw	fp,24(sp)
   17d44:	df000604 	addi	fp,sp,24
   17d48:	e13ffd15 	stw	r4,-12(fp)
   17d4c:	e17ffe15 	stw	r5,-8(fp)
   17d50:	3005883a 	mov	r2,r6
   17d54:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   17d58:	e0bffd17 	ldw	r2,-12(fp)
   17d5c:	10803117 	ldw	r2,196(r2)
   17d60:	10801924 	muli	r2,r2,100
   17d64:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   17d68:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   17d6c:	e0bffd17 	ldw	r2,-12(fp)
   17d70:	10c00a17 	ldw	r3,40(r2)
   17d74:	e0bffe17 	ldw	r2,-8(fp)
   17d78:	1885883a 	add	r2,r3,r2
   17d7c:	10800023 	ldbuio	r2,0(r2)
   17d80:	10803fcc 	andi	r2,r2,255
   17d84:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   17d88:	00001606 	br	17de4 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   17d8c:	e0bffc03 	ldbu	r2,-16(fp)
   17d90:	10c03fcc 	andi	r3,r2,255
   17d94:	e0bfff03 	ldbu	r2,-4(fp)
   17d98:	1884f03a 	xor	r2,r3,r2
   17d9c:	1080200c 	andi	r2,r2,128
   17da0:	10001226 	beq	r2,zero,17dec <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   17da4:	e0bffc03 	ldbu	r2,-16(fp)
   17da8:	10803fcc 	andi	r2,r2,255
   17dac:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   17db0:	10000e1e 	bne	r2,zero,17dec <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   17db4:	01000044 	movi	r4,1
   17db8:	0017a6c0 	call	17a6c <usleep>
    timeout--;
   17dbc:	e0bffa17 	ldw	r2,-24(fp)
   17dc0:	10bfffc4 	addi	r2,r2,-1
   17dc4:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   17dc8:	e0bffd17 	ldw	r2,-12(fp)
   17dcc:	10c00a17 	ldw	r3,40(r2)
   17dd0:	e0bffe17 	ldw	r2,-8(fp)
   17dd4:	1885883a 	add	r2,r3,r2
   17dd8:	10800023 	ldbuio	r2,0(r2)
   17ddc:	10803fcc 	andi	r2,r2,255
   17de0:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   17de4:	e0bffa17 	ldw	r2,-24(fp)
   17de8:	00bfe816 	blt	zero,r2,17d8c <__alt_data_end+0xf0017d8c>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   17dec:	e0bffa17 	ldw	r2,-24(fp)
   17df0:	1000031e 	bne	r2,zero,17e00 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   17df4:	00bfe304 	movi	r2,-116
   17df8:	e0bffb15 	stw	r2,-20(fp)
   17dfc:	00000f06 	br	17e3c <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   17e00:	e0bffd17 	ldw	r2,-12(fp)
   17e04:	10c00a17 	ldw	r3,40(r2)
   17e08:	e0bffe17 	ldw	r2,-8(fp)
   17e0c:	1885883a 	add	r2,r3,r2
   17e10:	10800023 	ldbuio	r2,0(r2)
   17e14:	10803fcc 	andi	r2,r2,255
   17e18:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   17e1c:	e0bffc03 	ldbu	r2,-16(fp)
   17e20:	10c03fcc 	andi	r3,r2,255
   17e24:	e0bfff03 	ldbu	r2,-4(fp)
   17e28:	1884f03a 	xor	r2,r3,r2
   17e2c:	1080200c 	andi	r2,r2,128
   17e30:	10000226 	beq	r2,zero,17e3c <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   17e34:	00bffec4 	movi	r2,-5
   17e38:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   17e3c:	e0bffb17 	ldw	r2,-20(fp)
}
   17e40:	e037883a 	mov	sp,fp
   17e44:	dfc00117 	ldw	ra,4(sp)
   17e48:	df000017 	ldw	fp,0(sp)
   17e4c:	dec00204 	addi	sp,sp,8
   17e50:	f800283a 	ret

00017e54 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   17e54:	defff904 	addi	sp,sp,-28
   17e58:	dfc00615 	stw	ra,24(sp)
   17e5c:	df000515 	stw	fp,20(sp)
   17e60:	df000504 	addi	fp,sp,20
   17e64:	e13ffd15 	stw	r4,-12(fp)
   17e68:	e17ffe15 	stw	r5,-8(fp)
   17e6c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   17e70:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   17e74:	e0bffd17 	ldw	r2,-12(fp)
   17e78:	10803417 	ldw	r2,208(r2)
   17e7c:	e0fffd17 	ldw	r3,-12(fp)
   17e80:	18c00a17 	ldw	r3,40(r3)
   17e84:	01802a84 	movi	r6,170
   17e88:	01415544 	movi	r5,1365
   17e8c:	1809883a 	mov	r4,r3
   17e90:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   17e94:	e0bffd17 	ldw	r2,-12(fp)
   17e98:	10803417 	ldw	r2,208(r2)
   17e9c:	e0fffd17 	ldw	r3,-12(fp)
   17ea0:	18c00a17 	ldw	r3,40(r3)
   17ea4:	01801544 	movi	r6,85
   17ea8:	0140aa84 	movi	r5,682
   17eac:	1809883a 	mov	r4,r3
   17eb0:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   17eb4:	e0bffd17 	ldw	r2,-12(fp)
   17eb8:	10803417 	ldw	r2,208(r2)
   17ebc:	e0fffd17 	ldw	r3,-12(fp)
   17ec0:	18c00a17 	ldw	r3,40(r3)
   17ec4:	01802804 	movi	r6,160
   17ec8:	01415544 	movi	r5,1365
   17ecc:	1809883a 	mov	r4,r3
   17ed0:	103ee83a 	callr	r2
  
  value = *src_addr;
   17ed4:	e0bfff17 	ldw	r2,-4(fp)
   17ed8:	10800003 	ldbu	r2,0(r2)
   17edc:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   17ee0:	e1bfff17 	ldw	r6,-4(fp)
   17ee4:	e17ffe17 	ldw	r5,-8(fp)
   17ee8:	e13ffd17 	ldw	r4,-12(fp)
   17eec:	0012b940 	call	12b94 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   17ef0:	e0bffc03 	ldbu	r2,-16(fp)
   17ef4:	100d883a 	mov	r6,r2
   17ef8:	e17ffe17 	ldw	r5,-8(fp)
   17efc:	e13ffd17 	ldw	r4,-12(fp)
   17f00:	0017d380 	call	17d38 <alt_wait_for_command_to_complete_amd>
   17f04:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   17f08:	e0bffb17 	ldw	r2,-20(fp)
  
}
   17f0c:	e037883a 	mov	sp,fp
   17f10:	dfc00117 	ldw	ra,4(sp)
   17f14:	df000017 	ldw	fp,0(sp)
   17f18:	dec00204 	addi	sp,sp,8
   17f1c:	f800283a 	ret

00017f20 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   17f20:	defff704 	addi	sp,sp,-36
   17f24:	dfc00815 	stw	ra,32(sp)
   17f28:	df000715 	stw	fp,28(sp)
   17f2c:	df000704 	addi	fp,sp,28
   17f30:	e13ffc15 	stw	r4,-16(fp)
   17f34:	e17ffd15 	stw	r5,-12(fp)
   17f38:	e1bffe15 	stw	r6,-8(fp)
   17f3c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   17f40:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17f44:	e0bffc17 	ldw	r2,-16(fp)
   17f48:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   17f4c:	e17ffd17 	ldw	r5,-12(fp)
   17f50:	e13ffb17 	ldw	r4,-20(fp)
   17f54:	001812c0 	call	1812c <alt_unlock_block_intel>
   17f58:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   17f5c:	e0bffa17 	ldw	r2,-24(fp)
   17f60:	1000091e 	bne	r2,zero,17f88 <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   17f64:	008000b4 	movhi	r2,2
   17f68:	10a0aa04 	addi	r2,r2,-32088
   17f6c:	d8800015 	stw	r2,0(sp)
   17f70:	e1c00217 	ldw	r7,8(fp)
   17f74:	e1bfff17 	ldw	r6,-4(fp)
   17f78:	e17ffe17 	ldw	r5,-8(fp)
   17f7c:	e13ffb17 	ldw	r4,-20(fp)
   17f80:	0012cf00 	call	12cf0 <alt_flash_program_block>
   17f84:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   17f88:	e0bffa17 	ldw	r2,-24(fp)
}
   17f8c:	e037883a 	mov	sp,fp
   17f90:	dfc00117 	ldw	ra,4(sp)
   17f94:	df000017 	ldw	fp,0(sp)
   17f98:	dec00204 	addi	sp,sp,8
   17f9c:	f800283a 	ret

00017fa0 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   17fa0:	defff804 	addi	sp,sp,-32
   17fa4:	dfc00715 	stw	ra,28(sp)
   17fa8:	df000615 	stw	fp,24(sp)
   17fac:	df000604 	addi	fp,sp,24
   17fb0:	e13ffe15 	stw	r4,-8(fp)
   17fb4:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   17fb8:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   17fbc:	e0bffe17 	ldw	r2,-8(fp)
   17fc0:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   17fc4:	e0bffc17 	ldw	r2,-16(fp)
   17fc8:	10803217 	ldw	r2,200(r2)
   17fcc:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   17fd0:	e17fff17 	ldw	r5,-4(fp)
   17fd4:	e13ffc17 	ldw	r4,-16(fp)
   17fd8:	001812c0 	call	1812c <alt_unlock_block_intel>
   17fdc:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   17fe0:	e0bffa17 	ldw	r2,-24(fp)
   17fe4:	10004b1e 	bne	r2,zero,18114 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   17fe8:	e0bffc17 	ldw	r2,-16(fp)
   17fec:	10803617 	ldw	r2,216(r2)
   17ff0:	e0fffc17 	ldw	r3,-16(fp)
   17ff4:	19000a17 	ldw	r4,40(r3)
   17ff8:	e0ffff17 	ldw	r3,-4(fp)
   17ffc:	20c7883a 	add	r3,r4,r3
   18000:	01401404 	movi	r5,80
   18004:	1809883a 	mov	r4,r3
   18008:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   1800c:	e0bffc17 	ldw	r2,-16(fp)
   18010:	10803617 	ldw	r2,216(r2)
   18014:	e0fffc17 	ldw	r3,-16(fp)
   18018:	19000a17 	ldw	r4,40(r3)
   1801c:	e0ffff17 	ldw	r3,-4(fp)
   18020:	20c7883a 	add	r3,r4,r3
   18024:	01400804 	movi	r5,32
   18028:	1809883a 	mov	r4,r3
   1802c:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   18030:	e0bffc17 	ldw	r2,-16(fp)
   18034:	10803617 	ldw	r2,216(r2)
   18038:	e0fffc17 	ldw	r3,-16(fp)
   1803c:	19000a17 	ldw	r4,40(r3)
   18040:	e0ffff17 	ldw	r3,-4(fp)
   18044:	20c7883a 	add	r3,r4,r3
   18048:	01403404 	movi	r5,208
   1804c:	1809883a 	mov	r4,r3
   18050:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   18054:	e0bffc17 	ldw	r2,-16(fp)
   18058:	10c00a17 	ldw	r3,40(r2)
   1805c:	e0bfff17 	ldw	r2,-4(fp)
   18060:	1885883a 	add	r2,r3,r2
   18064:	10800023 	ldbuio	r2,0(r2)
   18068:	10803fcc 	andi	r2,r2,255
   1806c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   18070:	e0bffd03 	ldbu	r2,-12(fp)
   18074:	10803fcc 	andi	r2,r2,255
   18078:	1080201c 	xori	r2,r2,128
   1807c:	10bfe004 	addi	r2,r2,-128
   18080:	10000816 	blt	r2,zero,180a4 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   18084:	0100fa04 	movi	r4,1000
   18088:	0017a6c0 	call	17a6c <usleep>
      timeout -= 1000;
   1808c:	e0bffb17 	ldw	r2,-20(fp)
   18090:	10bf0604 	addi	r2,r2,-1000
   18094:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   18098:	e0bffb17 	ldw	r2,-20(fp)
   1809c:	00bfed16 	blt	zero,r2,18054 <__alt_data_end+0xf0018054>
   180a0:	00000106 	br	180a8 <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   180a4:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   180a8:	e0bffb17 	ldw	r2,-20(fp)
   180ac:	00800316 	blt	zero,r2,180bc <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   180b0:	00bfe304 	movi	r2,-116
   180b4:	e0bffa15 	stw	r2,-24(fp)
   180b8:	00000d06 	br	180f0 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   180bc:	e0bffd03 	ldbu	r2,-12(fp)
   180c0:	10803fcc 	andi	r2,r2,255
   180c4:	10801fcc 	andi	r2,r2,127
   180c8:	10000926 	beq	r2,zero,180f0 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   180cc:	00bffec4 	movi	r2,-5
   180d0:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   180d4:	e0bffc17 	ldw	r2,-16(fp)
   180d8:	10c00a17 	ldw	r3,40(r2)
   180dc:	e0bfff17 	ldw	r2,-4(fp)
   180e0:	1885883a 	add	r2,r3,r2
   180e4:	10800023 	ldbuio	r2,0(r2)
   180e8:	10803fcc 	andi	r2,r2,255
   180ec:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   180f0:	e0bffc17 	ldw	r2,-16(fp)
   180f4:	10803617 	ldw	r2,216(r2)
   180f8:	e0fffc17 	ldw	r3,-16(fp)
   180fc:	19000a17 	ldw	r4,40(r3)
   18100:	e0ffff17 	ldw	r3,-4(fp)
   18104:	20c7883a 	add	r3,r4,r3
   18108:	01403fc4 	movi	r5,255
   1810c:	1809883a 	mov	r4,r3
   18110:	103ee83a 	callr	r2
  }
  
  return ret_code;
   18114:	e0bffa17 	ldw	r2,-24(fp)
}
   18118:	e037883a 	mov	sp,fp
   1811c:	dfc00117 	ldw	ra,4(sp)
   18120:	df000017 	ldw	fp,0(sp)
   18124:	dec00204 	addi	sp,sp,8
   18128:	f800283a 	ret

0001812c <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   1812c:	defff904 	addi	sp,sp,-28
   18130:	dfc00615 	stw	ra,24(sp)
   18134:	df000515 	stw	fp,20(sp)
   18138:	df000504 	addi	fp,sp,20
   1813c:	e13ffe15 	stw	r4,-8(fp)
   18140:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   18144:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   18148:	e0bffe17 	ldw	r2,-8(fp)
   1814c:	10803117 	ldw	r2,196(r2)
   18150:	10801924 	muli	r2,r2,100
   18154:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   18158:	e0bffe17 	ldw	r2,-8(fp)
   1815c:	10803617 	ldw	r2,216(r2)
   18160:	e0fffe17 	ldw	r3,-8(fp)
   18164:	19000a17 	ldw	r4,40(r3)
   18168:	e0ffff17 	ldw	r3,-4(fp)
   1816c:	20c7883a 	add	r3,r4,r3
   18170:	01402404 	movi	r5,144
   18174:	1809883a 	mov	r4,r3
   18178:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   1817c:	e0bffe17 	ldw	r2,-8(fp)
   18180:	10c00a17 	ldw	r3,40(r2)
   18184:	e0bfff17 	ldw	r2,-4(fp)
   18188:	10800104 	addi	r2,r2,4
   1818c:	1885883a 	add	r2,r3,r2
   18190:	10800023 	ldbuio	r2,0(r2)
   18194:	10803fcc 	andi	r2,r2,255
   18198:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   1819c:	e0bffd03 	ldbu	r2,-12(fp)
   181a0:	1080004c 	andi	r2,r2,1
   181a4:	10003126 	beq	r2,zero,1826c <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   181a8:	e0bffe17 	ldw	r2,-8(fp)
   181ac:	10803617 	ldw	r2,216(r2)
   181b0:	e0fffe17 	ldw	r3,-8(fp)
   181b4:	19000a17 	ldw	r4,40(r3)
   181b8:	e0ffff17 	ldw	r3,-4(fp)
   181bc:	20c7883a 	add	r3,r4,r3
   181c0:	01401804 	movi	r5,96
   181c4:	1809883a 	mov	r4,r3
   181c8:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   181cc:	e0bffe17 	ldw	r2,-8(fp)
   181d0:	10803617 	ldw	r2,216(r2)
   181d4:	e0fffe17 	ldw	r3,-8(fp)
   181d8:	19000a17 	ldw	r4,40(r3)
   181dc:	e0ffff17 	ldw	r3,-4(fp)
   181e0:	20c7883a 	add	r3,r4,r3
   181e4:	01403404 	movi	r5,208
   181e8:	1809883a 	mov	r4,r3
   181ec:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   181f0:	e0bffe17 	ldw	r2,-8(fp)
   181f4:	10c00a17 	ldw	r3,40(r2)
   181f8:	e0bfff17 	ldw	r2,-4(fp)
   181fc:	1885883a 	add	r2,r3,r2
   18200:	10800023 	ldbuio	r2,0(r2)
   18204:	10803fcc 	andi	r2,r2,255
   18208:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   1820c:	e0bffd43 	ldbu	r2,-11(fp)
   18210:	10803fcc 	andi	r2,r2,255
   18214:	1080201c 	xori	r2,r2,128
   18218:	10bfe004 	addi	r2,r2,-128
   1821c:	10000816 	blt	r2,zero,18240 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   18220:	e0bffc17 	ldw	r2,-16(fp)
   18224:	10bfffc4 	addi	r2,r2,-1
   18228:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   1822c:	01000044 	movi	r4,1
   18230:	0017a6c0 	call	17a6c <usleep>
    }while(timeout > 0);
   18234:	e0bffc17 	ldw	r2,-16(fp)
   18238:	00bfed16 	blt	zero,r2,181f0 <__alt_data_end+0xf00181f0>
   1823c:	00000106 	br	18244 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   18240:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   18244:	e0bffc17 	ldw	r2,-16(fp)
   18248:	1000031e 	bne	r2,zero,18258 <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   1824c:	00bfe304 	movi	r2,-116
   18250:	e0bffb15 	stw	r2,-20(fp)
   18254:	00000506 	br	1826c <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   18258:	e0bffd43 	ldbu	r2,-11(fp)
   1825c:	10801fcc 	andi	r2,r2,127
   18260:	10000226 	beq	r2,zero,1826c <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   18264:	00bffec4 	movi	r2,-5
   18268:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   1826c:	e0bffe17 	ldw	r2,-8(fp)
   18270:	10803617 	ldw	r2,216(r2)
   18274:	e0fffe17 	ldw	r3,-8(fp)
   18278:	19000a17 	ldw	r4,40(r3)
   1827c:	e0ffff17 	ldw	r3,-4(fp)
   18280:	20c7883a 	add	r3,r4,r3
   18284:	01403fc4 	movi	r5,255
   18288:	1809883a 	mov	r4,r3
   1828c:	103ee83a 	callr	r2

  return ret_code;
   18290:	e0bffb17 	ldw	r2,-20(fp)
}
   18294:	e037883a 	mov	sp,fp
   18298:	dfc00117 	ldw	ra,4(sp)
   1829c:	df000017 	ldw	fp,0(sp)
   182a0:	dec00204 	addi	sp,sp,8
   182a4:	f800283a 	ret

000182a8 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   182a8:	defff904 	addi	sp,sp,-28
   182ac:	dfc00615 	stw	ra,24(sp)
   182b0:	df000515 	stw	fp,20(sp)
   182b4:	df000504 	addi	fp,sp,20
   182b8:	e13ffd15 	stw	r4,-12(fp)
   182bc:	e17ffe15 	stw	r5,-8(fp)
   182c0:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   182c4:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   182c8:	e0bffd17 	ldw	r2,-12(fp)
   182cc:	10803617 	ldw	r2,216(r2)
   182d0:	e0fffd17 	ldw	r3,-12(fp)
   182d4:	19000a17 	ldw	r4,40(r3)
   182d8:	e0fffe17 	ldw	r3,-8(fp)
   182dc:	20c7883a 	add	r3,r4,r3
   182e0:	01401004 	movi	r5,64
   182e4:	1809883a 	mov	r4,r3
   182e8:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   182ec:	e1bfff17 	ldw	r6,-4(fp)
   182f0:	e17ffe17 	ldw	r5,-8(fp)
   182f4:	e13ffd17 	ldw	r4,-12(fp)
   182f8:	0012b940 	call	12b94 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   182fc:	e0bffd17 	ldw	r2,-12(fp)
   18300:	10c00a17 	ldw	r3,40(r2)
   18304:	e0bffe17 	ldw	r2,-8(fp)
   18308:	1885883a 	add	r2,r3,r2
   1830c:	10800023 	ldbuio	r2,0(r2)
   18310:	10803fcc 	andi	r2,r2,255
   18314:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   18318:	e0bffc03 	ldbu	r2,-16(fp)
   1831c:	10803fcc 	andi	r2,r2,255
   18320:	1080201c 	xori	r2,r2,128
   18324:	10bfe004 	addi	r2,r2,-128
   18328:	103ff40e 	bge	r2,zero,182fc <__alt_data_end+0xf00182fc>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   1832c:	e0bffc03 	ldbu	r2,-16(fp)
   18330:	10801fcc 	andi	r2,r2,127
   18334:	10000226 	beq	r2,zero,18340 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   18338:	00bffec4 	movi	r2,-5
   1833c:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   18340:	e0bffd17 	ldw	r2,-12(fp)
   18344:	10803617 	ldw	r2,216(r2)
   18348:	e0fffd17 	ldw	r3,-12(fp)
   1834c:	19000a17 	ldw	r4,40(r3)
   18350:	e0fffe17 	ldw	r3,-8(fp)
   18354:	20c7883a 	add	r3,r4,r3
   18358:	01403fc4 	movi	r5,255
   1835c:	1809883a 	mov	r4,r3
   18360:	103ee83a 	callr	r2
  
  return ret_code;
   18364:	e0bffb17 	ldw	r2,-20(fp)
}
   18368:	e037883a 	mov	sp,fp
   1836c:	dfc00117 	ldw	ra,4(sp)
   18370:	df000017 	ldw	fp,0(sp)
   18374:	dec00204 	addi	sp,sp,8
   18378:	f800283a 	ret

0001837c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   1837c:	defffb04 	addi	sp,sp,-20
   18380:	df000415 	stw	fp,16(sp)
   18384:	df000404 	addi	fp,sp,16
   18388:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   1838c:	008000c4 	movi	r2,3
   18390:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   18394:	e0fffd17 	ldw	r3,-12(fp)
   18398:	008003f4 	movhi	r2,15
   1839c:	10909004 	addi	r2,r2,16960
   183a0:	1887383a 	mul	r3,r3,r2
   183a4:	00817db4 	movhi	r2,1526
   183a8:	10b84004 	addi	r2,r2,-7936
   183ac:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   183b0:	00a00034 	movhi	r2,32768
   183b4:	10bfffc4 	addi	r2,r2,-1
   183b8:	10c5203a 	divu	r2,r2,r3
   183bc:	e0ffff17 	ldw	r3,-4(fp)
   183c0:	1885203a 	divu	r2,r3,r2
   183c4:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   183c8:	e0bffe17 	ldw	r2,-8(fp)
   183cc:	10002526 	beq	r2,zero,18464 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   183d0:	e03ffc15 	stw	zero,-16(fp)
   183d4:	00001406 	br	18428 <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   183d8:	00a00034 	movhi	r2,32768
   183dc:	10bfffc4 	addi	r2,r2,-1
   183e0:	10bfffc4 	addi	r2,r2,-1
   183e4:	103ffe1e 	bne	r2,zero,183e0 <__alt_data_end+0xf00183e0>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   183e8:	e0fffd17 	ldw	r3,-12(fp)
   183ec:	008003f4 	movhi	r2,15
   183f0:	10909004 	addi	r2,r2,16960
   183f4:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   183f8:	00817db4 	movhi	r2,1526
   183fc:	10b84004 	addi	r2,r2,-7936
   18400:	10c7203a 	divu	r3,r2,r3
   18404:	00a00034 	movhi	r2,32768
   18408:	10bfffc4 	addi	r2,r2,-1
   1840c:	10c5203a 	divu	r2,r2,r3
   18410:	e0ffff17 	ldw	r3,-4(fp)
   18414:	1885c83a 	sub	r2,r3,r2
   18418:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   1841c:	e0bffc17 	ldw	r2,-16(fp)
   18420:	10800044 	addi	r2,r2,1
   18424:	e0bffc15 	stw	r2,-16(fp)
   18428:	e0fffc17 	ldw	r3,-16(fp)
   1842c:	e0bffe17 	ldw	r2,-8(fp)
   18430:	18bfe916 	blt	r3,r2,183d8 <__alt_data_end+0xf00183d8>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   18434:	e0fffd17 	ldw	r3,-12(fp)
   18438:	008003f4 	movhi	r2,15
   1843c:	10909004 	addi	r2,r2,16960
   18440:	1887383a 	mul	r3,r3,r2
   18444:	00817db4 	movhi	r2,1526
   18448:	10b84004 	addi	r2,r2,-7936
   1844c:	10c7203a 	divu	r3,r2,r3
   18450:	e0bfff17 	ldw	r2,-4(fp)
   18454:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   18458:	10bfffc4 	addi	r2,r2,-1
   1845c:	103ffe1e 	bne	r2,zero,18458 <__alt_data_end+0xf0018458>
   18460:	00000b06 	br	18490 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   18464:	e0fffd17 	ldw	r3,-12(fp)
   18468:	008003f4 	movhi	r2,15
   1846c:	10909004 	addi	r2,r2,16960
   18470:	1887383a 	mul	r3,r3,r2
   18474:	00817db4 	movhi	r2,1526
   18478:	10b84004 	addi	r2,r2,-7936
   1847c:	10c7203a 	divu	r3,r2,r3
   18480:	e0bfff17 	ldw	r2,-4(fp)
   18484:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   18488:	10bfffc4 	addi	r2,r2,-1
   1848c:	00bffe16 	blt	zero,r2,18488 <__alt_data_end+0xf0018488>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   18490:	0005883a 	mov	r2,zero
}
   18494:	e037883a 	mov	sp,fp
   18498:	df000017 	ldw	fp,0(sp)
   1849c:	dec00104 	addi	sp,sp,4
   184a0:	f800283a 	ret

000184a4 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   184a4:	defffb04 	addi	sp,sp,-20
   184a8:	dfc00415 	stw	ra,16(sp)
   184ac:	df000315 	stw	fp,12(sp)
   184b0:	df000304 	addi	fp,sp,12
   184b4:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   184b8:	d0a00a17 	ldw	r2,-32728(gp)
   184bc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   184c0:	00003106 	br	18588 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   184c4:	e0bffd17 	ldw	r2,-12(fp)
   184c8:	10800217 	ldw	r2,8(r2)
   184cc:	1009883a 	mov	r4,r2
   184d0:	000bcc40 	call	bcc4 <strlen>
   184d4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   184d8:	e0bffd17 	ldw	r2,-12(fp)
   184dc:	10c00217 	ldw	r3,8(r2)
   184e0:	e0bffe17 	ldw	r2,-8(fp)
   184e4:	10bfffc4 	addi	r2,r2,-1
   184e8:	1885883a 	add	r2,r3,r2
   184ec:	10800003 	ldbu	r2,0(r2)
   184f0:	10803fcc 	andi	r2,r2,255
   184f4:	1080201c 	xori	r2,r2,128
   184f8:	10bfe004 	addi	r2,r2,-128
   184fc:	10800bd8 	cmpnei	r2,r2,47
   18500:	1000031e 	bne	r2,zero,18510 <alt_find_file+0x6c>
    {
      len -= 1;
   18504:	e0bffe17 	ldw	r2,-8(fp)
   18508:	10bfffc4 	addi	r2,r2,-1
   1850c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   18510:	e0bffe17 	ldw	r2,-8(fp)
   18514:	e0ffff17 	ldw	r3,-4(fp)
   18518:	1885883a 	add	r2,r3,r2
   1851c:	10800003 	ldbu	r2,0(r2)
   18520:	10803fcc 	andi	r2,r2,255
   18524:	1080201c 	xori	r2,r2,128
   18528:	10bfe004 	addi	r2,r2,-128
   1852c:	10800be0 	cmpeqi	r2,r2,47
   18530:	1000081e 	bne	r2,zero,18554 <alt_find_file+0xb0>
   18534:	e0bffe17 	ldw	r2,-8(fp)
   18538:	e0ffff17 	ldw	r3,-4(fp)
   1853c:	1885883a 	add	r2,r3,r2
   18540:	10800003 	ldbu	r2,0(r2)
   18544:	10803fcc 	andi	r2,r2,255
   18548:	1080201c 	xori	r2,r2,128
   1854c:	10bfe004 	addi	r2,r2,-128
   18550:	10000a1e 	bne	r2,zero,1857c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   18554:	e0bffd17 	ldw	r2,-12(fp)
   18558:	10800217 	ldw	r2,8(r2)
   1855c:	e0fffe17 	ldw	r3,-8(fp)
   18560:	180d883a 	mov	r6,r3
   18564:	e17fff17 	ldw	r5,-4(fp)
   18568:	1009883a 	mov	r4,r2
   1856c:	00052580 	call	5258 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   18570:	1000021e 	bne	r2,zero,1857c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   18574:	e0bffd17 	ldw	r2,-12(fp)
   18578:	00000706 	br	18598 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   1857c:	e0bffd17 	ldw	r2,-12(fp)
   18580:	10800017 	ldw	r2,0(r2)
   18584:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   18588:	e0fffd17 	ldw	r3,-12(fp)
   1858c:	d0a00a04 	addi	r2,gp,-32728
   18590:	18bfcc1e 	bne	r3,r2,184c4 <__alt_data_end+0xf00184c4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   18594:	0005883a 	mov	r2,zero
}
   18598:	e037883a 	mov	sp,fp
   1859c:	dfc00117 	ldw	ra,4(sp)
   185a0:	df000017 	ldw	fp,0(sp)
   185a4:	dec00204 	addi	sp,sp,8
   185a8:	f800283a 	ret

000185ac <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   185ac:	defffc04 	addi	sp,sp,-16
   185b0:	df000315 	stw	fp,12(sp)
   185b4:	df000304 	addi	fp,sp,12
   185b8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   185bc:	00bffa04 	movi	r2,-24
   185c0:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   185c4:	e03ffd15 	stw	zero,-12(fp)
   185c8:	00001906 	br	18630 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   185cc:	00820034 	movhi	r2,2048
   185d0:	1083de04 	addi	r2,r2,3960
   185d4:	e0fffd17 	ldw	r3,-12(fp)
   185d8:	18c00324 	muli	r3,r3,12
   185dc:	10c5883a 	add	r2,r2,r3
   185e0:	10800017 	ldw	r2,0(r2)
   185e4:	10000f1e 	bne	r2,zero,18624 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   185e8:	00820034 	movhi	r2,2048
   185ec:	1083de04 	addi	r2,r2,3960
   185f0:	e0fffd17 	ldw	r3,-12(fp)
   185f4:	18c00324 	muli	r3,r3,12
   185f8:	10c5883a 	add	r2,r2,r3
   185fc:	e0ffff17 	ldw	r3,-4(fp)
   18600:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   18604:	d0e00e17 	ldw	r3,-32712(gp)
   18608:	e0bffd17 	ldw	r2,-12(fp)
   1860c:	1880020e 	bge	r3,r2,18618 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   18610:	e0bffd17 	ldw	r2,-12(fp)
   18614:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
   18618:	e0bffd17 	ldw	r2,-12(fp)
   1861c:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   18620:	00000606 	br	1863c <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   18624:	e0bffd17 	ldw	r2,-12(fp)
   18628:	10800044 	addi	r2,r2,1
   1862c:	e0bffd15 	stw	r2,-12(fp)
   18630:	e0bffd17 	ldw	r2,-12(fp)
   18634:	10800810 	cmplti	r2,r2,32
   18638:	103fe41e 	bne	r2,zero,185cc <__alt_data_end+0xf00185cc>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   1863c:	e0bffe17 	ldw	r2,-8(fp)
}
   18640:	e037883a 	mov	sp,fp
   18644:	df000017 	ldw	fp,0(sp)
   18648:	dec00104 	addi	sp,sp,4
   1864c:	f800283a 	ret

00018650 <atexit>:
   18650:	200b883a 	mov	r5,r4
   18654:	000f883a 	mov	r7,zero
   18658:	000d883a 	mov	r6,zero
   1865c:	0009883a 	mov	r4,zero
   18660:	001869c1 	jmpi	1869c <__register_exitproc>

00018664 <exit>:
   18664:	defffe04 	addi	sp,sp,-8
   18668:	000b883a 	mov	r5,zero
   1866c:	dc000015 	stw	r16,0(sp)
   18670:	dfc00115 	stw	ra,4(sp)
   18674:	2021883a 	mov	r16,r4
   18678:	00187b40 	call	187b4 <__call_exitprocs>
   1867c:	00820034 	movhi	r2,2048
   18680:	10893f04 	addi	r2,r2,9468
   18684:	11000017 	ldw	r4,0(r2)
   18688:	20800f17 	ldw	r2,60(r4)
   1868c:	10000126 	beq	r2,zero,18694 <exit+0x30>
   18690:	103ee83a 	callr	r2
   18694:	8009883a 	mov	r4,r16
   18698:	00189340 	call	18934 <_exit>

0001869c <__register_exitproc>:
   1869c:	defffa04 	addi	sp,sp,-24
   186a0:	dc000315 	stw	r16,12(sp)
   186a4:	04020034 	movhi	r16,2048
   186a8:	84093f04 	addi	r16,r16,9468
   186ac:	80c00017 	ldw	r3,0(r16)
   186b0:	dc400415 	stw	r17,16(sp)
   186b4:	dfc00515 	stw	ra,20(sp)
   186b8:	18805217 	ldw	r2,328(r3)
   186bc:	2023883a 	mov	r17,r4
   186c0:	10003726 	beq	r2,zero,187a0 <__register_exitproc+0x104>
   186c4:	10c00117 	ldw	r3,4(r2)
   186c8:	010007c4 	movi	r4,31
   186cc:	20c00e16 	blt	r4,r3,18708 <__register_exitproc+0x6c>
   186d0:	1a000044 	addi	r8,r3,1
   186d4:	8800221e 	bne	r17,zero,18760 <__register_exitproc+0xc4>
   186d8:	18c00084 	addi	r3,r3,2
   186dc:	18c7883a 	add	r3,r3,r3
   186e0:	18c7883a 	add	r3,r3,r3
   186e4:	12000115 	stw	r8,4(r2)
   186e8:	10c7883a 	add	r3,r2,r3
   186ec:	19400015 	stw	r5,0(r3)
   186f0:	0005883a 	mov	r2,zero
   186f4:	dfc00517 	ldw	ra,20(sp)
   186f8:	dc400417 	ldw	r17,16(sp)
   186fc:	dc000317 	ldw	r16,12(sp)
   18700:	dec00604 	addi	sp,sp,24
   18704:	f800283a 	ret
   18708:	00800034 	movhi	r2,0
   1870c:	10800004 	addi	r2,r2,0
   18710:	10002626 	beq	r2,zero,187ac <__register_exitproc+0x110>
   18714:	01006404 	movi	r4,400
   18718:	d9400015 	stw	r5,0(sp)
   1871c:	d9800115 	stw	r6,4(sp)
   18720:	d9c00215 	stw	r7,8(sp)
   18724:	00000000 	call	0 <__alt_mem_onchip_memory>
   18728:	d9400017 	ldw	r5,0(sp)
   1872c:	d9800117 	ldw	r6,4(sp)
   18730:	d9c00217 	ldw	r7,8(sp)
   18734:	10001d26 	beq	r2,zero,187ac <__register_exitproc+0x110>
   18738:	81000017 	ldw	r4,0(r16)
   1873c:	10000115 	stw	zero,4(r2)
   18740:	02000044 	movi	r8,1
   18744:	22405217 	ldw	r9,328(r4)
   18748:	0007883a 	mov	r3,zero
   1874c:	12400015 	stw	r9,0(r2)
   18750:	20805215 	stw	r2,328(r4)
   18754:	10006215 	stw	zero,392(r2)
   18758:	10006315 	stw	zero,396(r2)
   1875c:	883fde26 	beq	r17,zero,186d8 <__alt_data_end+0xf00186d8>
   18760:	18c9883a 	add	r4,r3,r3
   18764:	2109883a 	add	r4,r4,r4
   18768:	1109883a 	add	r4,r2,r4
   1876c:	21802215 	stw	r6,136(r4)
   18770:	01800044 	movi	r6,1
   18774:	12406217 	ldw	r9,392(r2)
   18778:	30cc983a 	sll	r6,r6,r3
   1877c:	4992b03a 	or	r9,r9,r6
   18780:	12406215 	stw	r9,392(r2)
   18784:	21c04215 	stw	r7,264(r4)
   18788:	01000084 	movi	r4,2
   1878c:	893fd21e 	bne	r17,r4,186d8 <__alt_data_end+0xf00186d8>
   18790:	11006317 	ldw	r4,396(r2)
   18794:	218cb03a 	or	r6,r4,r6
   18798:	11806315 	stw	r6,396(r2)
   1879c:	003fce06 	br	186d8 <__alt_data_end+0xf00186d8>
   187a0:	18805304 	addi	r2,r3,332
   187a4:	18805215 	stw	r2,328(r3)
   187a8:	003fc606 	br	186c4 <__alt_data_end+0xf00186c4>
   187ac:	00bfffc4 	movi	r2,-1
   187b0:	003fd006 	br	186f4 <__alt_data_end+0xf00186f4>

000187b4 <__call_exitprocs>:
   187b4:	defff504 	addi	sp,sp,-44
   187b8:	df000915 	stw	fp,36(sp)
   187bc:	dd400615 	stw	r21,24(sp)
   187c0:	dc800315 	stw	r18,12(sp)
   187c4:	dfc00a15 	stw	ra,40(sp)
   187c8:	ddc00815 	stw	r23,32(sp)
   187cc:	dd800715 	stw	r22,28(sp)
   187d0:	dd000515 	stw	r20,20(sp)
   187d4:	dcc00415 	stw	r19,16(sp)
   187d8:	dc400215 	stw	r17,8(sp)
   187dc:	dc000115 	stw	r16,4(sp)
   187e0:	d9000015 	stw	r4,0(sp)
   187e4:	2839883a 	mov	fp,r5
   187e8:	04800044 	movi	r18,1
   187ec:	057fffc4 	movi	r21,-1
   187f0:	00820034 	movhi	r2,2048
   187f4:	10893f04 	addi	r2,r2,9468
   187f8:	12000017 	ldw	r8,0(r2)
   187fc:	45005217 	ldw	r20,328(r8)
   18800:	44c05204 	addi	r19,r8,328
   18804:	a0001c26 	beq	r20,zero,18878 <__call_exitprocs+0xc4>
   18808:	a0800117 	ldw	r2,4(r20)
   1880c:	15ffffc4 	addi	r23,r2,-1
   18810:	b8000d16 	blt	r23,zero,18848 <__call_exitprocs+0x94>
   18814:	14000044 	addi	r16,r2,1
   18818:	8421883a 	add	r16,r16,r16
   1881c:	8421883a 	add	r16,r16,r16
   18820:	84402004 	addi	r17,r16,128
   18824:	a463883a 	add	r17,r20,r17
   18828:	a421883a 	add	r16,r20,r16
   1882c:	e0001e26 	beq	fp,zero,188a8 <__call_exitprocs+0xf4>
   18830:	80804017 	ldw	r2,256(r16)
   18834:	e0801c26 	beq	fp,r2,188a8 <__call_exitprocs+0xf4>
   18838:	bdffffc4 	addi	r23,r23,-1
   1883c:	843fff04 	addi	r16,r16,-4
   18840:	8c7fff04 	addi	r17,r17,-4
   18844:	bd7ff91e 	bne	r23,r21,1882c <__alt_data_end+0xf001882c>
   18848:	00800034 	movhi	r2,0
   1884c:	10800004 	addi	r2,r2,0
   18850:	10000926 	beq	r2,zero,18878 <__call_exitprocs+0xc4>
   18854:	a0800117 	ldw	r2,4(r20)
   18858:	1000301e 	bne	r2,zero,1891c <__call_exitprocs+0x168>
   1885c:	a0800017 	ldw	r2,0(r20)
   18860:	10003226 	beq	r2,zero,1892c <__call_exitprocs+0x178>
   18864:	a009883a 	mov	r4,r20
   18868:	98800015 	stw	r2,0(r19)
   1886c:	00000000 	call	0 <__alt_mem_onchip_memory>
   18870:	9d000017 	ldw	r20,0(r19)
   18874:	a03fe41e 	bne	r20,zero,18808 <__alt_data_end+0xf0018808>
   18878:	dfc00a17 	ldw	ra,40(sp)
   1887c:	df000917 	ldw	fp,36(sp)
   18880:	ddc00817 	ldw	r23,32(sp)
   18884:	dd800717 	ldw	r22,28(sp)
   18888:	dd400617 	ldw	r21,24(sp)
   1888c:	dd000517 	ldw	r20,20(sp)
   18890:	dcc00417 	ldw	r19,16(sp)
   18894:	dc800317 	ldw	r18,12(sp)
   18898:	dc400217 	ldw	r17,8(sp)
   1889c:	dc000117 	ldw	r16,4(sp)
   188a0:	dec00b04 	addi	sp,sp,44
   188a4:	f800283a 	ret
   188a8:	a0800117 	ldw	r2,4(r20)
   188ac:	80c00017 	ldw	r3,0(r16)
   188b0:	10bfffc4 	addi	r2,r2,-1
   188b4:	15c01426 	beq	r2,r23,18908 <__call_exitprocs+0x154>
   188b8:	80000015 	stw	zero,0(r16)
   188bc:	183fde26 	beq	r3,zero,18838 <__alt_data_end+0xf0018838>
   188c0:	95c8983a 	sll	r4,r18,r23
   188c4:	a0806217 	ldw	r2,392(r20)
   188c8:	a5800117 	ldw	r22,4(r20)
   188cc:	2084703a 	and	r2,r4,r2
   188d0:	10000b26 	beq	r2,zero,18900 <__call_exitprocs+0x14c>
   188d4:	a0806317 	ldw	r2,396(r20)
   188d8:	2088703a 	and	r4,r4,r2
   188dc:	20000c1e 	bne	r4,zero,18910 <__call_exitprocs+0x15c>
   188e0:	89400017 	ldw	r5,0(r17)
   188e4:	d9000017 	ldw	r4,0(sp)
   188e8:	183ee83a 	callr	r3
   188ec:	a0800117 	ldw	r2,4(r20)
   188f0:	15bfbf1e 	bne	r2,r22,187f0 <__alt_data_end+0xf00187f0>
   188f4:	98800017 	ldw	r2,0(r19)
   188f8:	153fcf26 	beq	r2,r20,18838 <__alt_data_end+0xf0018838>
   188fc:	003fbc06 	br	187f0 <__alt_data_end+0xf00187f0>
   18900:	183ee83a 	callr	r3
   18904:	003ff906 	br	188ec <__alt_data_end+0xf00188ec>
   18908:	a5c00115 	stw	r23,4(r20)
   1890c:	003feb06 	br	188bc <__alt_data_end+0xf00188bc>
   18910:	89000017 	ldw	r4,0(r17)
   18914:	183ee83a 	callr	r3
   18918:	003ff406 	br	188ec <__alt_data_end+0xf00188ec>
   1891c:	a0800017 	ldw	r2,0(r20)
   18920:	a027883a 	mov	r19,r20
   18924:	1029883a 	mov	r20,r2
   18928:	003fb606 	br	18804 <__alt_data_end+0xf0018804>
   1892c:	0005883a 	mov	r2,zero
   18930:	003ffb06 	br	18920 <__alt_data_end+0xf0018920>

00018934 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   18934:	defffd04 	addi	sp,sp,-12
   18938:	df000215 	stw	fp,8(sp)
   1893c:	df000204 	addi	fp,sp,8
   18940:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   18944:	0001883a 	nop
   18948:	e0bfff17 	ldw	r2,-4(fp)
   1894c:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   18950:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   18954:	10000226 	beq	r2,zero,18960 <_exit+0x2c>
    ALT_SIM_FAIL();
   18958:	002af070 	cmpltui	zero,zero,43969
   1895c:	00000106 	br	18964 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   18960:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   18964:	003fff06 	br	18964 <__alt_data_end+0xf0018964>
