
---------- Begin Simulation Statistics ----------
final_tick                                 1871435020                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247712                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653812                       # Number of bytes of host memory used
host_op_rate                                   442307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    32.72                       # Real time elapsed on the host
host_tick_rate                               57202010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8104173                       # Number of instructions simulated
sim_ops                                      14470629                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001871                       # Number of seconds simulated
sim_ticks                                  1871435020                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1486351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1779145                       # number of cc regfile writes
system.cpu.committedInsts                     8104173                       # Number of Instructions Simulated
system.cpu.committedOps                      14470629                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.507522                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.507522                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  13370854                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 11863807                       # number of floating regfile writes
system.cpu.idleCycles                           41783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  990                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   297490                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.524171                       # Inst execution rate
system.cpu.iew.exec_refs                      2771352                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     133173                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   30000                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2625554                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                83                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               133597                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14487741                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2638179                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2583                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14495072                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1939                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1852                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    911                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4096                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          663                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            327                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10334917                       # num instructions consuming a value
system.cpu.iew.wb_count                      14480215                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.675012                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6976191                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.520558                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14480630                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8127909                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2152435                       # number of integer regfile writes
system.cpu.ipc                               1.970358                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.970358                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1014      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2546694     17.57%     17.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     17.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     17.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4720919     32.56%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  157      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.00%     50.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              262366      1.81%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097152     14.47%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               1      0.00%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097152     14.47%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2727      0.02%     80.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1646      0.01%     80.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2636161     18.18%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         131600      0.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14497661                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                12318401                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            24330176                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     11995443                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           12002459                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      307427                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021205                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     210      0.07%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 81885     26.64%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%     26.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     26.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     26.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 33344     10.85%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             75503     24.56%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           113917     37.05%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     29      0.01%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    18      0.01%     99.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2503      0.81%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2485673                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9044407                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2484772                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2502389                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14487739                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14497661                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               578                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4071262                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.560975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.761523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              503764     12.37%     12.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1090161     26.78%     39.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301230      7.40%     46.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              197313      4.85%     51.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              293683      7.21%     58.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              263392      6.47%     65.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              556890     13.68%     78.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              538563     13.23%     91.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              326266      8.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4071262                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.524800                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                27                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2625554                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              133597                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3367364                       # number of misc regfile reads
system.cpu.numCycles                          4113045                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5818                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        96936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1452                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  299128                       # Number of BP lookups
system.cpu.branchPred.condPredicted            297951                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               959                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               264276                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  263524                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.715449                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     282                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              278                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           16990                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               890                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4068681                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.556590                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.286549                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1317744     32.39%     32.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          411737     10.12%     42.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          250547      6.16%     48.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           35636      0.88%     49.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          282304      6.94%     56.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          562416     13.82%     70.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           61173      1.50%     71.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           34436      0.85%     72.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1112688     27.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4068681                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              8104173                       # Number of instructions committed
system.cpu.commit.opsCommitted               14470629                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2755586                       # Number of memory references committed
system.cpu.commit.loads                       2622923                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     296838                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   11994221                       # Number of committed floating point instructions.
system.cpu.commit.integer                     5196288                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   144                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          536      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      2538951     17.55%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     17.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      4718727     32.61%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     50.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       262359      1.81%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     51.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      2097152     14.49%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      2097152     14.49%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1437      0.01%     80.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1133      0.01%     80.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2621486     18.12%     99.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       131530      0.91%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     14470629                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1112688                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2586768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2586768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2586768                       # number of overall hits
system.cpu.dcache.overall_hits::total         2586768                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       301245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         301245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       301245                       # number of overall misses
system.cpu.dcache.overall_misses::total        301245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4794043344                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4794043344                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4794043344                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4794043344                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2888013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2888013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2888013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2888013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.104309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.104309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.104309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.104309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15914.100961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15914.100961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15914.100961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15914.100961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43721                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1890                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.132804                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37057                       # number of writebacks
system.cpu.dcache.writebacks::total             37057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       252503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       252503                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       252503                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       252503                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48742                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48742                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    818877604                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    818877604                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    818877604                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818877604                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016877                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016877                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016877                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016877                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16800.246276                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16800.246276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16800.246276                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16800.246276                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2458550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2458550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       296799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        296799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4731635545                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4731635545                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2755349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2755349                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.107717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.107717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15942.221992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15942.221992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       252502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       252502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    760524310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    760524310                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17168.754317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17168.754317                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       128218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         128218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62407799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62407799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       132664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       132664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033513                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14036.841880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14036.841880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     58353294                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     58353294                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033506                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13127.850169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13127.850169                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.701733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2635510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48742                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.070617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.701733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.951857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.951857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          46256950                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         46256950                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1594036                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                405863                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2058333                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 12119                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    911                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               263658                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   218                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               14496782                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1122                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2755623                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      133175                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           128                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1101840                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        8119186                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      299128                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             263824                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2967201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2240                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           908                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1085002                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   331                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4071262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.561740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.887642                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1995389     49.01%     49.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   265036      6.51%     55.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      890      0.02%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    33679      0.83%     56.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     1135      0.03%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      816      0.02%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    33505      0.82%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     3224      0.08%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1737588     42.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4071262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072727                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.974009                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1084402                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1084402                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1084402                       # number of overall hits
system.cpu.icache.overall_hits::total         1084402                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          600                       # number of overall misses
system.cpu.icache.overall_misses::total           600                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45187870                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45187870                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45187870                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45187870                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1085002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1085002                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1085002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1085002                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000553                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000553                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000553                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000553                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75313.116667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75313.116667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75313.116667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75313.116667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36766275                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36766275                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36766275                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36766275                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80627.796053                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80627.796053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80627.796053                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80627.796053                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1084402                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1084402                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45187870                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45187870                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1085002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1085002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000553                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75313.116667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75313.116667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36766275                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36766275                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80627.796053                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80627.796053                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           392.857433                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1084858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               456                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2379.074561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   392.857433                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.383650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.383650                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2170460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2170460                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1085160                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           201                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         203                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    2631                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  10                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    934                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   1871435020                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    911                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1600346                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   53508                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             35                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2063638                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                352824                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               14494640                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25100                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 175586                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 323307                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7011                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            15810095                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    26337400                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  8115994                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  13371192                       # Number of floating rename lookups
system.cpu.rename.committedMaps              15785244                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    24837                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       4                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     68140                       # count of insts added to the skid buffer
system.cpu.rob.reads                         17443456                       # The number of ROB reads
system.cpu.rob.writes                        28977847                       # The number of ROB writes
system.cpu.thread_0.numInsts                  8104173                       # Number of Instructions committed
system.cpu.thread_0.numOps                   14470629                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44426                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data               44426                       # number of overall hits
system.l2.overall_hits::total                   44428                       # number of overall hits
system.l2.demand_misses::.cpu.inst                454                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4316                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4770                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               454                       # number of overall misses
system.l2.overall_misses::.cpu.data              4316                       # number of overall misses
system.l2.overall_misses::total                  4770                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36119720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    324531025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        360650745                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36119720                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    324531025                       # number of overall miss cycles
system.l2.overall_miss_latency::total       360650745                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              456                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49198                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             456                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49198                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.088548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096955                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.088548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096955                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79558.854626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75192.545181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75608.122642                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79558.854626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75192.545181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75608.122642                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  14                       # number of writebacks
system.l2.writebacks::total                        14                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4770                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4770                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31889885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    284280025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    316169910                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31889885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    284280025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    316169910                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.088548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.096955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.088548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096955                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70242.037445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65866.548888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        66283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70242.037445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65866.548888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        66283                       # average overall mshr miss latency
system.l2.replacements                           1472                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37057                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1028                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1028                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              4338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4338                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 107                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8202285                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8202285                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.024072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.024072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76656.869159                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76656.869159                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7204925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7204925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.024072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67335.747664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67335.747664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              454                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36119720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36119720                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79558.854626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79558.854626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31889885                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31889885                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995614                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70242.037445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70242.037445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         40088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40088                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    316328740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    316328740                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.095018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75155.319553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75155.319553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    277075100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    277075100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65829.199335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65829.199335                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2357.048718                       # Cycle average of tags in use
system.l2.tags.total_refs                       95908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.976672                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.124848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       105.755292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2236.168578                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.068242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1861                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101593                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1555777                       # Number of tag accesses
system.l2.tags.data_accesses                  1555777                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000574620                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4770                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         14                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4770                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       14                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   14                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  305280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    163.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1871353120                       # Total gap between requests
system.mem_ctrls.avgGap                     391169.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       276096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15526053.370530599728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147531705.375482380390                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4316                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           14                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13520915                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    109774925                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29781.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25434.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       276224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        305280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4316                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4770                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           14                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            14                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15526053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147600102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        163126155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15526053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15526053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       478777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          478777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       478777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15526053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147600102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       163604932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4768                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                33895840                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          123295840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7109.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25859.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4116                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   471.589425                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   314.568339                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   353.312945                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          121     18.82%     18.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          105     16.33%     35.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           33      5.13%     40.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           99     15.40%     55.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           90     14.00%     69.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           22      3.42%     73.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           17      2.64%     75.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      5.91%     81.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          118     18.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                305152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              163.057759                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1643235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       22783740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 147513600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    413472300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    370444320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     958977375                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   512.428893                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    958666635                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     62400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    850368385                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1535100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          796950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       11259780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 147513600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    156690150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    586681920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     904477500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.306922                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1523637190                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     62400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    285397830                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1034                       # Transaction distribution
system.membus.trans_dist::ReadExReq               107                       # Transaction distribution
system.membus.trans_dist::ReadExResp              107                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        10588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        10588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10588                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       306176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       306176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  306176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4770                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4770    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4770                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             8969805                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25149325                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             44753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        37071                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           456                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44297                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       145202                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                146134                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5491136                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5521600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1472                       # Total snoops (count)
system.tol2bus.snoopTraffic                       896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            50670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028656                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.166839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  49218     97.13%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1452      2.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              50670                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1871435020                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           77845950                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            622440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66532830                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
