

================================================================
== Vivado HLS Report for 'FFT'
================================================================
* Date:           Mon Jan  4 10:50:08 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv2.9
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.674 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      439|      439| 4.390 us | 4.390 us |  439|  439|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mult_window_fu_2214  |mult_window  |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
        |grp_FFT0_fu_2234         |FFT0         |       51|       51| 0.510 us | 0.510 us |   51|   51|   none  |
        |grp_bitreverse_fu_2290   |bitreverse   |       16|       16| 0.160 us | 0.160 us |   16|   16|   none  |
        +-------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       42|       42|        12|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       19|     52|    5707|   9635|    0|
|Memory           |       23|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   2764|    -|
|Register         |        0|      -|     405|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       42|     52|    6112|  12493|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       15|     23|       5|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |grp_FFT0_fu_2234          |FFT0                  |        4|     12|  1917|  2761|    0|
    |FFT_AXILiteS_s_axi_U      |FFT_AXILiteS_s_axi    |       10|      0|   450|   406|    0|
    |FFT_fadd_32ns_32ndEe_U45  |FFT_fadd_32ns_32ndEe  |        0|      2|   205|   390|    0|
    |FFT_fmul_32ns_32neOg_U46  |FFT_fmul_32ns_32neOg  |        0|      3|   143|   321|    0|
    |FFT_fmul_32ns_32neOg_U47  |FFT_fmul_32ns_32neOg  |        0|      3|   143|   321|    0|
    |grp_bitreverse_fu_2290    |bitreverse            |        0|      0|    17|   769|    0|
    |grp_mult_window_fu_2214   |mult_window           |        5|     32|  2832|  4667|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       19|     52|  5707|  9635|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_OUT0_M_real_U    |FFT_data_OUT0_M_rg8j  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT0_M_imag_U    |FFT_data_OUT0_M_rg8j  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_real_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT1_M_imag_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_real_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT2_M_imag_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_real_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT3_M_imag_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_real_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUT4_M_imag_U    |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUTfft_M_real_U  |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |data_OUTfft_M_imag_U  |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |xout_mag_U            |FFT_data_OUT1_M_ribs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |prod_IN_M_real_U      |FFT_prod_IN_M_real    |        2|  0|   0|    0|    32|   32|     1|         1024|
    |prod_IN_M_imag_U      |FFT_prod_IN_M_real    |        2|  0|   0|    0|    32|   32|     1|         1024|
    |xin_M_real_U          |FFT_xin_M_real        |        2|  0|   0|    0|    32|   32|     1|         1024|
    |xin_M_imag_U          |FFT_xin_M_real        |        2|  0|   0|    0|    32|   32|     1|         1024|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |       23|  0|   0|    0|   544|  544|    17|        17408|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_2320_p2             |     +    |      0|  0|  15|           6|           1|
    |icmp_ln99_fu_2314_p2     |   icmp   |      0|  0|  11|           6|           7|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  30|          15|          11|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  361|         82|    1|         82|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11            |    9|          2|    1|          2|
    |data_IN_M_imag_address0             |  149|         33|    5|        165|
    |data_IN_M_real_address0             |  149|         33|    5|        165|
    |data_OUT0_M_imag_address0           |   15|          3|    5|         15|
    |data_OUT0_M_imag_ce0                |   15|          3|    1|          3|
    |data_OUT0_M_imag_ce1                |    9|          2|    1|          2|
    |data_OUT0_M_imag_we0                |    9|          2|    1|          2|
    |data_OUT0_M_imag_we1                |    9|          2|    1|          2|
    |data_OUT0_M_real_address0           |   15|          3|    5|         15|
    |data_OUT0_M_real_ce0                |   15|          3|    1|          3|
    |data_OUT0_M_real_ce1                |    9|          2|    1|          2|
    |data_OUT0_M_real_we0                |    9|          2|    1|          2|
    |data_OUT0_M_real_we1                |    9|          2|    1|          2|
    |data_OUT1_M_imag_address0           |   15|          3|    5|         15|
    |data_OUT1_M_imag_ce0                |   15|          3|    1|          3|
    |data_OUT1_M_imag_we0                |    9|          2|    1|          2|
    |data_OUT1_M_real_address0           |   15|          3|    5|         15|
    |data_OUT1_M_real_ce0                |   15|          3|    1|          3|
    |data_OUT1_M_real_we0                |    9|          2|    1|          2|
    |data_OUT2_M_imag_address0           |   15|          3|    5|         15|
    |data_OUT2_M_imag_ce0                |   15|          3|    1|          3|
    |data_OUT2_M_imag_we0                |    9|          2|    1|          2|
    |data_OUT2_M_real_address0           |   15|          3|    5|         15|
    |data_OUT2_M_real_ce0                |   15|          3|    1|          3|
    |data_OUT2_M_real_we0                |    9|          2|    1|          2|
    |data_OUT3_M_imag_address0           |   15|          3|    5|         15|
    |data_OUT3_M_imag_ce0                |   15|          3|    1|          3|
    |data_OUT3_M_imag_we0                |    9|          2|    1|          2|
    |data_OUT3_M_real_address0           |   15|          3|    5|         15|
    |data_OUT3_M_real_ce0                |   15|          3|    1|          3|
    |data_OUT3_M_real_we0                |    9|          2|    1|          2|
    |data_OUT4_M_imag_address0           |   15|          3|    5|         15|
    |data_OUT4_M_imag_ce0                |   15|          3|    1|          3|
    |data_OUT4_M_imag_we0                |    9|          2|    1|          2|
    |data_OUT4_M_real_address0           |   15|          3|    5|         15|
    |data_OUT4_M_real_ce0                |   15|          3|    1|          3|
    |data_OUT4_M_real_we0                |    9|          2|    1|          2|
    |data_OUT_M_imag_address0            |  149|         33|    5|        165|
    |data_OUT_M_real_address0            |  149|         33|    5|        165|
    |data_OUTfft_M_imag_address0         |  157|         35|    5|        175|
    |data_OUTfft_M_imag_ce0              |   15|          3|    1|          3|
    |data_OUTfft_M_imag_we0              |    9|          2|    1|          2|
    |data_OUTfft_M_real_address0         |  157|         35|    5|        175|
    |data_OUTfft_M_real_ce0              |   15|          3|    1|          3|
    |data_OUTfft_M_real_we0              |    9|          2|    1|          2|
    |grp_FFT0_fu_2234_FFT_stage          |   33|          6|    6|         36|
    |grp_FFT0_fu_2234_data_IN_M_imag_q0  |   33|          6|   32|        192|
    |grp_FFT0_fu_2234_data_IN_M_real_q0  |   33|          6|   32|        192|
    |grp_FFT0_fu_2234_index_shift        |   33|          6|    4|         24|
    |grp_FFT0_fu_2234_pass_check         |   33|          6|    6|         36|
    |grp_FFT0_fu_2234_pass_shift         |   33|          6|    4|         24|
    |i_0_i_reg_2203                      |    9|          2|    6|         12|
    |mag_OUT_address0                    |  149|         33|    5|        165|
    |prod_IN_M_imag_address0             |   15|          3|    5|         15|
    |prod_IN_M_imag_address1             |   15|          3|    5|         15|
    |prod_IN_M_imag_ce0                  |   15|          3|    1|          3|
    |prod_IN_M_imag_ce1                  |   15|          3|    1|          3|
    |prod_IN_M_imag_we0                  |    9|          2|    1|          2|
    |prod_IN_M_imag_we1                  |    9|          2|    1|          2|
    |prod_IN_M_real_address0             |   15|          3|    5|         15|
    |prod_IN_M_real_address1             |   15|          3|    5|         15|
    |prod_IN_M_real_ce0                  |   15|          3|    1|          3|
    |prod_IN_M_real_ce1                  |   15|          3|    1|          3|
    |prod_IN_M_real_we0                  |    9|          2|    1|          2|
    |prod_IN_M_real_we1                  |    9|          2|    1|          2|
    |xin_M_imag_address0                 |  153|         34|    5|        170|
    |xin_M_imag_ce0                      |   15|          3|    1|          3|
    |xin_M_real_address0                 |  153|         34|    5|        170|
    |xin_M_real_ce0                      |   15|          3|    1|          3|
    |xout_mag_address0                   |  153|         34|    5|        170|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 2764|        597|  251|       2591|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  81|   0|   81|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |data_OUTfft_M_imag_1_reg_2687         |  32|   0|   32|          0|
    |data_OUTfft_M_real_1_reg_2681         |  32|   0|   32|          0|
    |grp_FFT0_fu_2234_ap_start_reg         |   1|   0|    1|          0|
    |grp_bitreverse_fu_2290_ap_start_reg   |   1|   0|    1|          0|
    |grp_mult_window_fu_2214_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_2203                        |   6|   0|    6|          0|
    |icmp_ln99_reg_2657                    |   1|   0|    1|          0|
    |tmp_3_i_reg_2703                      |  32|   0|   32|          0|
    |tmp_i_24_reg_2698                     |  32|   0|   32|          0|
    |tmp_i_reg_2693                        |  32|   0|   32|          0|
    |win_mode_read_reg_2652                |   8|   0|    8|          0|
    |zext_ln102_reg_2666                   |   6|   0|   64|         58|
    |icmp_ln99_reg_2657                    |  64|  32|    1|          0|
    |zext_ln102_reg_2666                   |  64|  32|   64|         58|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 405|  64|  400|        116|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      FFT     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      FFT     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      FFT     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

