Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Nov 28 11:54:45 2022
| Host         : DESKTOP-ONE956D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file NCO_V4_timing_summary_routed.rpt -pb NCO_V4_timing_summary_routed.pb -rpx NCO_V4_timing_summary_routed.rpx -warn_on_violation
| Design       : NCO_V4
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (120)
5. checking no_input_delay (33)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (120)
--------------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  148          inf        0.000                      0                  148           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COS_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.966ns  (logic 3.099ns (51.948%)  route 2.867ns (48.052%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE                         0.000     0.000 r  COS_reg[4]/C
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[4]/Q
                         net (fo=1, routed)           2.867     3.323    COS_WAVE_OBUF[4]
    N17                  OBUF (Prop_obuf_I_O)         2.643     5.966 r  COS_WAVE_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.966    COS_WAVE[4]
    N17                                                               r  COS_WAVE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.963ns  (logic 3.057ns (51.268%)  route 2.906ns (48.732%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDCE                         0.000     0.000 r  COS_reg[1]/C
    SLICE_X36Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[1]/Q
                         net (fo=1, routed)           2.906     3.362    COS_WAVE_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.601     5.963 r  COS_WAVE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.963    COS_WAVE[1]
    P16                                                               r  COS_WAVE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 3.091ns (51.986%)  route 2.855ns (48.014%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE                         0.000     0.000 r  COS_reg[3]/C
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[3]/Q
                         net (fo=1, routed)           2.855     3.311    COS_WAVE_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         2.635     5.946 r  COS_WAVE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.946    COS_WAVE[3]
    P18                                                               r  COS_WAVE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.926ns  (logic 3.075ns (51.897%)  route 2.850ns (48.103%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE                         0.000     0.000 r  COS_reg[5]/C
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[5]/Q
                         net (fo=1, routed)           2.850     3.306    COS_WAVE_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.619     5.926 r  COS_WAVE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.926    COS_WAVE[5]
    W19                                                               r  COS_WAVE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 3.055ns (51.552%)  route 2.871ns (48.448%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE                         0.000     0.000 r  COS_reg[2]/C
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[2]/Q
                         net (fo=1, routed)           2.871     3.327    COS_WAVE_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.599     5.925 r  COS_WAVE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.925    COS_WAVE[2]
    P15                                                               r  COS_WAVE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SINE_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SINE_WAVE[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.878ns  (logic 3.207ns (54.559%)  route 2.671ns (45.441%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  SINE_reg[13]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SINE_reg[13]/Q
                         net (fo=1, routed)           2.671     3.090    SINE_WAVE_OBUF[13]
    G20                  OBUF (Prop_obuf_I_O)         2.788     5.878 r  SINE_WAVE_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.878    SINE_WAVE[13]
    G20                                                               r  SINE_WAVE[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.804ns  (logic 3.142ns (54.128%)  route 2.662ns (45.872%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE                         0.000     0.000 r  COS_reg[8]/C
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  COS_reg[8]/Q
                         net (fo=1, routed)           2.662     3.180    COS_WAVE_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         2.624     5.804 r  COS_WAVE_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.804    COS_WAVE[8]
    V17                                                               r  COS_WAVE[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.765ns  (logic 3.076ns (53.354%)  route 2.689ns (46.646%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDCE                         0.000     0.000 r  COS_reg[7]/C
    SLICE_X36Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[7]/Q
                         net (fo=1, routed)           2.689     3.145    COS_WAVE_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         2.620     5.765 r  COS_WAVE_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.765    COS_WAVE[7]
    V18                                                               r  COS_WAVE[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SINE_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SINE_WAVE[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 3.108ns (54.282%)  route 2.618ns (45.718%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE                         0.000     0.000 r  SINE_reg[9]/C
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SINE_reg[9]/Q
                         net (fo=1, routed)           2.618     3.074    SINE_WAVE_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         2.652     5.725 r  SINE_WAVE_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.725    SINE_WAVE[9]
    J14                                                               r  SINE_WAVE[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COS_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_WAVE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.712ns  (logic 3.069ns (53.723%)  route 2.643ns (46.277%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDCE                         0.000     0.000 r  COS_reg[0]/C
    SLICE_X41Y33         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  COS_reg[0]/Q
                         net (fo=1, routed)           2.643     3.099    COS_WAVE_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.613     5.712 r  COS_WAVE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.712    COS_WAVE[0]
    T19                                                               r  COS_WAVE[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACCUMULATOR_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COS_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.943%)  route 0.159ns (46.057%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[29]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[29]/Q
                         net (fo=29, routed)          0.159     0.300    sel[5]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.345 r  COS[11]_i_1/O
                         net (fo=1, routed)           0.000     0.345    COS[11]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  COS_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SINE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.829%)  route 0.180ns (49.171%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[30]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[30]/Q
                         net (fo=29, routed)          0.180     0.321    sel[6]
    SLICE_X40Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.366 r  SINE[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_0_out[2]
    SLICE_X40Y35         FDCE                                         r  SINE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SINE_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.186ns (46.205%)  route 0.217ns (53.795%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[29]/C
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[29]/Q
                         net (fo=29, routed)          0.217     0.358    sel[5]
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.403 r  SINE[11]_i_1/O
                         net (fo=1, routed)           0.000     0.403    p_0_out[11]
    SLICE_X40Y36         FDCE                                         r  SINE_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[11]/C
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[11]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[11]
    SLICE_X43Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[8]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[8]_i_2_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[8]_i_1_n_4
    SLICE_X43Y29         FDCE                                         r  ACCUMULATOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[15]/C
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[15]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[15]
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[12]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[12]_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[12]_i_1_n_4
    SLICE_X43Y30         FDCE                                         r  ACCUMULATOR_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[19]/C
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[19]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[19]
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[16]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[16]_i_2_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[16]_i_1_n_4
    SLICE_X43Y31         FDCE                                         r  ACCUMULATOR_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[23]/C
    SLICE_X43Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[23]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[23]
    SLICE_X43Y32         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[20]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[20]_i_2_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[20]_i_1_n_4
    SLICE_X43Y32         FDCE                                         r  ACCUMULATOR_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[3]/C
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[3]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[0]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[0]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[0]_i_1_n_4
    SLICE_X43Y27         FDCE                                         r  ACCUMULATOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[7]/C
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[7]/Q
                         net (fo=1, routed)           0.158     0.299    ACCUMULATOR_reg_n_0_[7]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  ACCUMULATOR[4]_i_2/O
                         net (fo=1, routed)           0.000     0.344    ACCUMULATOR[4]_i_2_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.407 r  ACCUMULATOR_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.407    ACCUMULATOR_reg[4]_i_1_n_4
    SLICE_X43Y28         FDCE                                         r  ACCUMULATOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACCUMULATOR_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACCUMULATOR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE                         0.000     0.000 r  ACCUMULATOR_reg[0]/C
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ACCUMULATOR_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    ACCUMULATOR_reg_n_0_[0]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  ACCUMULATOR[0]_i_5/O
                         net (fo=1, routed)           0.000     0.342    ACCUMULATOR[0]_i_5_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.412 r  ACCUMULATOR_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    ACCUMULATOR_reg[0]_i_1_n_7
    SLICE_X43Y27         FDCE                                         r  ACCUMULATOR_reg[0]/D
  -------------------------------------------------------------------    -------------------





