

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Oct  1 23:47:47 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       82|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        0|     -|       64|        6|    0|
|Multiplexer          |        -|     -|        -|      141|    -|
|Register             |        -|     -|      151|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      215|      249|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |shift_reg_U  |shift_reg  |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |           |        0|  64|   6|    0|    11|   32|     1|          352|
    +-------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_210_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln65_fu_194_p2   |         +|   0|  0|  12|           5|           2|
    |add_ln70_fu_174_p2   |         +|   0|  0|  12|           4|           2|
    |ap_condition_101     |       and|   0|  0|   2|           1|           1|
    |ap_condition_247     |       and|   0|  0|   2|           1|           1|
    |ap_condition_251     |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_fu_168_p2  |      icmp|   0|  0|   9|           5|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  82|          51|          43|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |acc_fu_62                                  |   9|          2|   32|         64|
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_idxprom6_pre_phi_phi_fu_123_p4  |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter1_data_1_reg_130        |   9|          2|   32|         64|
    |i_fu_66                                    |   9|          2|    5|         10|
    |shift_reg_address0                         |  20|          4|    4|         16|
    |shift_reg_d0                               |  14|          3|   32|         96|
    |x_ap_vld_in_sig                            |   9|          2|    1|          2|
    |x_ap_vld_preg                              |   9|          2|    1|          2|
    |x_blk_n                                    |   9|          2|    1|          2|
    |x_in_sig                                   |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 141|         30|  146|        335|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_62                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_data_1_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_data_1_reg_130  |  32|   0|   32|          0|
    |empty_7_reg_251                      |   4|   0|    4|          0|
    |i_1_reg_241                          |   5|   0|    5|          0|
    |i_fu_66                              |   5|   0|    5|          0|
    |icmp_ln66_reg_256                    |   1|   0|    1|          0|
    |tmp_reg_247                          |   1|   0|    1|          0|
    |x_ap_vld_preg                        |   1|   0|    1|          0|
    |x_preg                               |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 151|   0|  151|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y           |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld    |  out|    1|      ap_vld|             y|       pointer|
|c_address0  |  out|    4|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_q0        |   in|   32|   ap_memory|             c|         array|
|x           |   in|   32|      ap_vld|             x|        scalar|
|x_ap_vld    |   in|    1|      ap_vld|             x|        scalar|
+------------+-----+-----+------------+--------------+--------------+

