

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_135_2'
================================================================
* Date:           Sun Nov 20 09:08:37 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      322|      322|  3.220 us|  3.220 us|  322|  322|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_135_2  |      320|      320|         5|          5|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     158|     165|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      86|    -|
|Register         |        -|     -|      75|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     233|     276|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U37  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U38   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |mux_21_16_1_1_U39                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    |mux_21_16_1_1_U40                   |mux_21_16_1_1                   |        0|   0|   0|    9|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|   4| 158|  165|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln135_fu_183_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln135_fu_177_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          14|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  31|          6|    1|          6|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7   |   9|          2|    7|         14|
    |j_fu_76                |   9|          2|    7|         14|
    |reg_file_2_0_address0  |  14|          3|   11|         33|
    |reg_file_2_1_address0  |  14|          3|   11|         33|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  86|         18|   38|        102|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln135_reg_257          |   7|   0|    7|          0|
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |j_fu_76                    |   7|   0|    7|          0|
    |reg_file_2_0_addr_reg_262  |  11|   0|   11|          0|
    |reg_file_2_1_addr_reg_267  |  11|   0|   11|          0|
    |trunc_ln139_reg_272        |   1|   0|    1|          0|
    |val1_reg_298               |  16|   0|   16|          0|
    |val2_reg_293               |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  75|   0|   75|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_135_2|  return value|
|i                      |   in|    6|     ap_none|                                  i|        scalar|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_we0       |  out|    1|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_d0        |  out|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                       reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_we0       |  out|    1|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_d0        |  out|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                       reg_file_2_1|         array|
|reg_file_0_0_load      |   in|   16|     ap_none|                  reg_file_0_0_load|        scalar|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                       reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                       reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                       reg_file_3_1|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

