# UVM testbench for a APB slave memory

### Project : APB Slave Verification
### Overview
This DUT implements an APB3 (Advanced Peripheral Bus) slave device with built-in memory storage and configurable response delays for realistic bus timing simulation.

### Features

- **Memory Storage**: 256 x 32-bit internal memory array
APB Protocol 
- **Technologies**: SystemVerilog, UVM, APB3
- **Status**: âœ… Complete with runnable testbench
- **ðŸ”— Live Demo**: [EDAPlayground - APB Slave](https://www.edaplayground.com/x/7_)

### Testbench Components
- Test Sequence (apb_test_sequence.sv)
- Coverage Model (apb_coverage.sv)
- Assertion (assertion.sv)

<img src="APB.png" alt="A floating image" style="float: right; margin-left: 15px;">