// Seed: 1305758572
module module_0;
  assign id_1 = 1'b0;
  assign id_1 = 1;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(1), .id_3(id_3), .id_4(id_3), .id_5(1), .id_6(id_4)
  ); id_5(
      1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    input wire id_3,
    output tri1 id_4
);
  assign id_4 = ~1;
  module_0();
endmodule
