# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do blocoControle_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {blocoControle_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:52 on Dec 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." blocoControle_6_1200mv_85c_slow.vo 
# -- Compiling module blocoControle
# -- Compiling module hard_block
# 
# Top level modules:
# 	blocoControle
# End time: 16:43:52 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Arthur/Desktop/blocoControle/simulation/modelsim/blocoControle.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:01 on Dec 02,2020
# vcom -reportprogress 300 -work work C:/Users/Arthur/Desktop/blocoControle/simulation/modelsim/blocoControle.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Blackjack_vhd_tst
# -- Compiling architecture Blackjack_arch of Blackjack_vhd_tst
# End time: 16:44:01 on Dec 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.blackjack_vhd_tst
# vsim -gui -l msim_transcript work.blackjack_vhd_tst 
# Start time: 16:44:07 on Dec 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.blackjack_vhd_tst(blackjack_arch)
# ** Warning: (vsim-3473) Component instance "i1 : blocoOperativo" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /blackjack_vhd_tst File: C:/Users/Arthur/Desktop/blocoControle/simulation/modelsim/blocoControle.vht
add wave -position insertpoint sim:/blackjack_vhd_tst/*
run
# End time: 16:49:21 on Dec 02,2020, Elapsed time: 0:05:14
# Errors: 0, Warnings: 1
