[
  {
    "EventCode": "0xc4",
    "UMask": "0x00",
    "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x7e",
    "EventName": "BR_INST_RETIRED.JCC",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.COND",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfe",
    "EventName": "BR_INST_RETIRED.TAKEN_JCC",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.COND_TAKEN",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf9",
    "EventName": "BR_INST_RETIRED.CALL",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.NEAR_CALL",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfd",
    "EventName": "BR_INST_RETIRED.REL_CALL",
    "BriefDescription": "Counts the number of near relative CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfb",
    "EventName": "BR_INST_RETIRED.IND_CALL",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT_CALL",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf7",
    "EventName": "BR_INST_RETIRED.RETURN",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.NEAR_RETURN",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xeb",
    "EventName": "BR_INST_RETIRED.NON_RETURN_IND",
    "BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xbf",
    "EventName": "BR_INST_RETIRED.FAR_BRANCH",
    "BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far call and return, and interrupt call and return.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x00",
    "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x7e",
    "EventName": "BR_MISP_RETIRED.JCC",
    "BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.COND",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfe",
    "EventName": "BR_MISP_RETIRED.TAKEN_JCC",
    "BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.COND_TAKEN",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfb",
    "EventName": "BR_MISP_RETIRED.IND_CALL",
    "BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.INDIRECT_CALL",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xf7",
    "EventName": "BR_MISP_RETIRED.RETURN",
    "BriefDescription": "Counts the number of mispredicted near RET branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xeb",
    "EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
    "BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.INDIRECT",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x00",
    "EventName": "UOPS_RETIRED.ALL",
    "BriefDescription": "Counts the total number of uops retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x01",
    "EventName": "UOPS_RETIRED.MS",
    "BriefDescription": "Counts the number of uops that are from complex flows issued by the micro-sequencer (MS).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x02",
    "EventName": "UOPS_RETIRED.X87",
    "BriefDescription": "Counts the number of x87 uops retired, includes those in MS flows.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x08",
    "EventName": "UOPS_RETIRED.FPDIV",
    "BriefDescription": "Counts the number of floating point divide uops retired (x87 and SSE, including x87 sqrt).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x10",
    "EventName": "UOPS_RETIRED.IDIV",
    "BriefDescription": "Counts the number of integer divide uops retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x01",
    "EventName": "MACHINE_CLEARS.SMC",
    "BriefDescription": "Counts the number of machine clears due to program modifying data (self modifying code) within 1K of a recently fetched code page.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x02",
    "EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
    "BriefDescription": "Counts the number of machine clears due to memory ordering caused by a snoop from an external agent. Does not count internally generated machine clears such as those due to memory disambiguation.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x04",
    "EventName": "MACHINE_CLEARS.FP_ASSIST",
    "BriefDescription": "Counts the number of floating point operations retired that required microcode assist.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x08",
    "EventName": "MACHINE_CLEARS.DISAMBIGUATION",
    "BriefDescription": "Counts the number of machine clears due to memory ordering in which an internal load passes an older store within the same CPU.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x20",
    "EventName": "MACHINE_CLEARS.PAGE_FAULT",
    "BriefDescription": "Counts the number of machine clears due to a page fault.  Counts both I-Side and D-Side (Loads/Stores) page faults.  A page fault occurs when either the page is not present, or an access violation occurs.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x00",
    "EventName": "INST_RETIRED.ANY_P",
    "BriefDescription": "Counts the total number of instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x75",
    "UMask": "0x02",
    "EventName": "SERIALIZATION.NON_C01_MS_SCB",
    "BriefDescription": "Counts the number of issue slots not consumed by the backend due to a micro-sequencer (MS) scoreboard, which stalls the front-end from issuing from the UROM until a specified older uop retires.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.ANY",
    "BriefDescription": "Counts the total number of instructions retired. (Fixed event)",
    "Counter": "Fixed counter 0",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.CORE_P",
    "BriefDescription": "Counts the number of unhalted core clock cycles.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x01",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC_P",
    "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.CORE",
    "BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)",
    "Counter": "Fixed counter 1",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x03",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC",
    "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed event)",
    "Counter": "Fixed counter 2",
    "PEBScounters": "34",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x4f",
    "EventName": "LONGEST_LAT_CACHE.REFERENCE",
    "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x41",
    "EventName": "LONGEST_LAT_CACHE.MISS",
    "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x02",
    "EventName": "ICACHE.MISSES",
    "BriefDescription": "Counts the number of instruction cache misses.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x03",
    "EventName": "ICACHE.ACCESSES",
    "BriefDescription": "Counts the number of requests to the instruction cache for one or more bytes of a cache line.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xe6",
    "UMask": "0x01",
    "EventName": "BACLEARS.ANY",
    "BriefDescription": "Counts the total number of BACLEARS due to all branch types including conditional and unconditional jumps, returns, and indirect branches.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x81",
    "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
    "BriefDescription": "Counts the number of load uops retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x82",
    "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
    "BriefDescription": "Counts the number of store uops retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x41",
    "EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
    "BriefDescription": "Counts the number of retired split load uops.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x02",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in the L2 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x04",
    "EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd1",
    "UMask": "0x80",
    "EventName": "MEM_LOAD_UOPS_RETIRED.DRAM_HIT",
    "BriefDescription": "Counts the number of load uops retired that hit in DRAM.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x01",
    "EventName": "LD_BLOCKS.DATA_UNKNOWN",
    "BriefDescription": "Counts the number of retired loads that are blocked because its address exactly matches an older store whose data is not ready.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x04",
    "EventName": "LD_BLOCKS.4K_ALIAS",
    "BriefDescription": "This event is deprecated. Refer to new event LD_BLOCKS.ADDRESS_ALIAS",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x80",
    "EventName": "ITLB_MISSES.PDE_CACHE_MISS",
    "BriefDescription": "Counts the number of page walks due to an instruction fetch that miss the PDE (Page Directory Entry) cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x00",
    "EventName": "TOPDOWN_FE_BOUND.ALL",
    "BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to frontend stalls.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x01",
    "EventName": "TOPDOWN_FE_BOUND.CISC",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to the microcode sequencer (MS).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x02",
    "EventName": "TOPDOWN_FE_BOUND.BRANCH_DETECT",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BACLEARS.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x04",
    "EventName": "TOPDOWN_FE_BOUND.PREDECODE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to wrong predecodes.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x08",
    "EventName": "TOPDOWN_FE_BOUND.DECODE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to decode stalls.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x10",
    "EventName": "TOPDOWN_FE_BOUND.ITLB",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to ITLB misses.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x20",
    "EventName": "TOPDOWN_FE_BOUND.ICACHE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x40",
    "EventName": "TOPDOWN_FE_BOUND.BRANCH_RESTEER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to BTCLEARS.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x80",
    "EventName": "TOPDOWN_FE_BOUND.OTHER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to other common frontend stalls not categorized.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc2",
    "UMask": "0x00",
    "EventName": "TOPDOWN_RETIRING.ALL",
    "BriefDescription": "Counts the total number of consumed retirement slots.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x00",
    "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
    "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x01",
    "EventName": "TOPDOWN_BAD_SPECULATION.NUKE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to a machine clear (nuke).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BAD_SPECULATION.FASTNUKE",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to fast nukes such as memory ordering and memory disambiguation machine clears.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x04",
    "EventName": "TOPDOWN_BAD_SPECULATION.MISPREDICT",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to branch mispredicts.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x00",
    "EventName": "TOPDOWN_BE_BOUND.ALL",
    "BriefDescription": "Counts the total number of issue slots every cycle that were not consumed by the backend due to backend stalls.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x01",
    "EventName": "TOPDOWN_BE_BOUND.ALLOC_RESTRICTIONS",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to certain allocation restrictions.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x02",
    "EventName": "TOPDOWN_BE_BOUND.MEM_SCHEDULER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to memory reservation stalls in which a scheduler is not able to accept uops.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x08",
    "EventName": "TOPDOWN_BE_BOUND.NON_MEM_SCHEDULER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to IEC or FPC RAT stalls, which can be due to FIQ or IEC reservation stalls in which the integer, floating point or SIMD scheduler is not able to accept uops.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x10",
    "EventName": "TOPDOWN_BE_BOUND.SERIALIZATION",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to scoreboards from the instruction queue (IQ), jump execution unit (JEU), or microcode sequencer (MS).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x20",
    "EventName": "TOPDOWN_BE_BOUND.REGISTER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the physical register file unable to accept an entry (marble stalls).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x40",
    "EventName": "TOPDOWN_BE_BOUND.REORDER_BUFFER",
    "BriefDescription": "Counts the number of issue slots every cycle that were not consumed by the backend due to the reorder buffer being full (ROB stalls).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x06",
    "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
    "BriefDescription": "Counts the number of stores uops retired. Counts with or without PEBS enabled.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x80",
    "EventName": "MACHINE_CLEARS.MRN_NUKE",
    "BriefDescription": "Counts the number of machines clears due to memory renaming.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x01",
    "EventName": "ITLB_MISSES.MISS_CAUSED_WALK",
    "BriefDescription": "Counts the number of page walks initiated by a instruction fetch that missed the first and second level TLBs.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x04",
    "UMask": "0x02",
    "EventName": "MEM_SCHEDULER_BLOCK.LD_BUF",
    "BriefDescription": "Counts the number of cycles that uops are blocked due to a load buffer full condition.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x04",
    "UMask": "0x01",
    "EventName": "MEM_SCHEDULER_BLOCK.ST_BUF",
    "BriefDescription": "Counts the number of cycles that uops are blocked due to a store buffer full condition.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x04",
    "UMask": "0x04",
    "EventName": "MEM_SCHEDULER_BLOCK.RSV",
    "BriefDescription": "Counts the number of cycles that uops are blocked due to an RSV full condition.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x20",
    "EventName": "MEM_BOUND_STALLS.IFETCH_DRAM_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x08",
    "EventName": "MEM_BOUND_STALLS.IFETCH_L2_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x10",
    "EventName": "MEM_BOUND_STALLS.IFETCH_LLC_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x04",
    "EventName": "MEM_BOUND_STALLS.LOAD_DRAM_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x01",
    "EventName": "MEM_BOUND_STALLS.LOAD_L2_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x02",
    "EventName": "MEM_BOUND_STALLS.LOAD_LLC_HIT",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x05",
    "UMask": "0x90",
    "EventName": "LD_HEAD.DTLB_MISS_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a DTLB miss.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x05",
    "UMask": "0xc0",
    "EventName": "LD_HEAD.OTHER_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to other block cases.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x05",
    "UMask": "0xa0",
    "EventName": "LD_HEAD.PGWALK_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a pagewalk.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x05",
    "UMask": "0x84",
    "EventName": "LD_HEAD.ST_ADDR_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer and retirement are both stalled due to a store address match.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.THREAD_P",
    "BriefDescription": "Counts the number of unhalted core clock cycles.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.THREAD",
    "BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)",
    "Counter": "Fixed counter 1",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 4 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x4",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 128 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x80",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 64 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x40",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 32 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x20",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 16 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x10",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 8 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 512 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x200",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
    "BriefDescription": "Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 256 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.",
    "Counter": "0,1",
    "PEBScounters": "0,1",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x100",
    "CollectPEBSRecord": "2",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "1",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x08",
    "UMask": "0x0e",
    "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page size.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x49",
    "UMask": "0x0e",
    "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to store DTLB misses to any page size.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x0e",
    "EventName": "ITLB_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x72",
    "EventName": "TOPDOWN_FE_BOUND.FRONTEND_LATENCY",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to a latency related stalls including BACLEARs, BTCLEARs, ITLB misses, and ICache misses.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x8d",
    "EventName": "TOPDOWN_FE_BOUND.FRONTEND_BANDWIDTH",
    "BriefDescription": "Counts the number of issue slots every cycle that were not delivered by the frontend due to frontend bandwidth restrictions due to decode, predecode, cisc, and other limitations.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x03",
    "EventName": "TOPDOWN_BAD_SPECULATION.MACHINE_CLEARS",
    "BriefDescription": "Counts the total number of issue slots that were not consumed by the backend because allocation is stalled due to a machine clear (nuke) of any kind including memory ordering and memory disambiguation.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x07",
    "EventName": "MEM_BOUND_STALLS.LOAD",
    "BriefDescription": "Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x04",
    "UMask": "0x07",
    "EventName": "MEM_SCHEDULER_BLOCK.ALL",
    "BriefDescription": "Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc3",
    "UMask": "0x6f",
    "EventName": "MACHINE_CLEARS.SLOW",
    "BriefDescription": "Counts the number of machine clears that flush the pipeline and restart the machine with the use of microcode due to SMC, MEMORY_ORDERING, FP_ASSISTS, PAGE_FAULT, DISAMBIGUATION, and FPC_VIRTUAL_TRAP.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "20003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x05",
    "UMask": "0xff",
    "EventName": "LD_HEAD.ANY_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to any number of reasons, including an L1 miss, WCB full, pagewalk, store address block or store data block, on a load that retires.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0x34",
    "UMask": "0x38",
    "EventName": "MEM_BOUND_STALLS.IFETCH",
    "BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x7e",
    "EventName": "BR_INST_RETIRED.COND",
    "BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructions retired, includes both taken and not taken branches.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfe",
    "EventName": "BR_INST_RETIRED.COND_TAKEN",
    "BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xeb",
    "EventName": "BR_INST_RETIRED.INDIRECT",
    "BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf9",
    "EventName": "BR_INST_RETIRED.NEAR_CALL",
    "BriefDescription": "Counts the number of near CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xf7",
    "EventName": "BR_INST_RETIRED.NEAR_RETURN",
    "BriefDescription": "Counts the number of near RET branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x7e",
    "EventName": "BR_MISP_RETIRED.COND",
    "BriefDescription": "Counts the number of mispredicted JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfb",
    "EventName": "BR_MISP_RETIRED.INDIRECT_CALL",
    "BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xeb",
    "EventName": "BR_MISP_RETIRED.INDIRECT",
    "BriefDescription": "Counts the number of mispredicted near indirect JMP and near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0xfe",
    "EventName": "BR_MISP_RETIRED.COND_TAKEN",
    "BriefDescription": "Counts the number of mispredicted taken JCC (Jump on Conditional Code) branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x03",
    "UMask": "0x04",
    "EventName": "LD_BLOCKS.ADDRESS_ALIAS",
    "BriefDescription": "Counts the number of retired loads that are blocked because it initially appears to be store forward blocked, but subsequently is shown not to be blocked based on 4K alias check.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0x05",
    "UMask": "0xf4",
    "EventName": "LD_HEAD.L1_BOUND_AT_RET",
    "BriefDescription": "Counts the number of cycles that the head (oldest load) of the load buffer is stalled due to a core bound stall including a store address match, a DTLB miss or a page walk that detains the load from retiring.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "1"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0xfb",
    "EventName": "BR_INST_RETIRED.INDIRECT_CALL",
    "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0,1,2,3,4,5",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "Counts demand data reads that have any type of response.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
    "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F84400001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that have any type of response.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_MISS",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F84400002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.COREWB_M.ANY_RESPONSE",
    "BriefDescription": "Counts modified writebacks from L1 cache and L2 cache that have any type of response.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10008",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.STREAMING_WR.ANY_RESPONSE",
    "BriefDescription": "Counts streaming stores that have any type of response.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10800",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD",
    "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x4003C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD",
    "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x8003C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10003C0002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_HIT",
    "BriefDescription": "Counts demand data reads that were supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F803C0001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_HIT",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F803C0002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
    "BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F84400001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
    "BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3F84400002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0",
    "Speculative": "0"
  }
]