{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:41:51 2019 " "Info: Processing started: Mon Feb 25 11:41:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rs232_ku -c rs232_ku " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rs232_ku -c rs232_ku" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_ku.v(113) " "Warning (10268): Verilog HDL information at rs232_ku.v(113): always construct contains both blocking and non-blocking assignments" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs232_ku.v(156) " "Warning (10268): Verilog HDL information at rs232_ku.v(156): always construct contains both blocking and non-blocking assignments" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_ku.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rs232_ku.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_ku " "Info: Found entity 1: rs232_ku" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 197 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen BaudTickGen:inst " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"BaudTickGen:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 88 248 344 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_ku rs232_ku:inst1 " "Info: Elaborating entity \"rs232_ku\" for hierarchy \"rs232_ku:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 136 656 808 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter rs232_ku.v(14) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(14): object \"counter\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "code rs232_ku.v(16) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(16): object \"code\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "voltage rs232_ku.v(17) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(17): object \"voltage\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "power rs232_ku.v(18) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(18): object \"power\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k rs232_ku.v(24) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(24): object \"k\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j rs232_ku.v(25) " "Warning (10036): Verilog HDL or VHDL warning at rs232_ku.v(25): object \"j\" assigned a value but never read" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rs232_ku.v(55) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(55): truncated value with size 32 to match size of target (3)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 rs232_ku.v(121) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(121): truncated value with size 194 to match size of target (8)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rs232_ku.v(125) " "Warning (10230): Verilog HDL assignment warning at rs232_ku.v(125): truncated value with size 32 to match size of target (10)" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen rs232_ku:inst1\|BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"rs232_ku:inst1\|BaudTickGen:tickgen\"" {  } { { "rs232_ku.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Info: Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "208 " "Info: Implemented 208 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:42:03 2019 " "Info: Processing ended: Mon Feb 25 11:42:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
