digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_0@pointer" {
"1000205" [label="(Call,em_push(ctxt))"];
"1000189" [label="(Call,em_push(ctxt))"];
"1000165" [label="(Call,assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000149" [label="(Call,__load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000126" [label="(Call,ops->get_segment(ctxt, &old_cs, &old_desc, NULL, VCPU_SREG_CS))"];
"1000119" [label="(Call,ctxt->ops->cpl(ctxt))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000117" [label="(Call,cpl = ctxt->ops->cpl(ctxt))"];
"1000203" [label="(Call,rc = em_push(ctxt))"];
"1000208" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000212" [label="(Return,return rc;)"];
"1000222" [label="(Return,return rc;)"];
"1000215" [label="(Call,ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS))"];
"1000206" [label="(Identifier,ctxt)"];
"1000223" [label="(Identifier,rc)"];
"1000204" [label="(Identifier,rc)"];
"1000208" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000153" [label="(Identifier,cpl)"];
"1000126" [label="(Call,ops->get_segment(ctxt, &old_cs, &old_desc, NULL, VCPU_SREG_CS))"];
"1000151" [label="(Identifier,sel)"];
"1000211" [label="(ControlStructure,goto fail;)"];
"1000187" [label="(Call,rc = em_push(ctxt))"];
"1000216" [label="(Identifier,ctxt)"];
"1000147" [label="(Call,rc = __load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000172" [label="(Call,new_desc.l)"];
"1000222" [label="(Return,return rc;)"];
"1000132" [label="(Identifier,NULL)"];
"1000130" [label="(Call,&old_desc)"];
"1000103" [label="(Block,)"];
"1000218" [label="(Call,&old_desc)"];
"1000221" [label="(Identifier,VCPU_SREG_CS)"];
"1000122" [label="(Identifier,old_eip)"];
"1000220" [label="(Literal,0)"];
"1000215" [label="(Call,ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS))"];
"1000176" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000118" [label="(Identifier,cpl)"];
"1000205" [label="(Call,em_push(ctxt))"];
"1000150" [label="(Identifier,ctxt)"];
"1000190" [label="(Identifier,ctxt)"];
"1000209" [label="(Identifier,rc)"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000212" [label="(Return,return rc;)"];
"1000133" [label="(Identifier,VCPU_SREG_CS)"];
"1000136" [label="(Identifier,sel)"];
"1000210" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000149" [label="(Call,__load_segment_descriptor(ctxt, sel, VCPU_SREG_CS, cpl, false,\n\t\t\t\t       &new_desc))"];
"1000119" [label="(Call,ctxt->ops->cpl(ctxt))"];
"1000120" [label="(Identifier,ctxt)"];
"1000117" [label="(Call,cpl = ctxt->ops->cpl(ctxt))"];
"1000163" [label="(Call,rc = assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000127" [label="(Identifier,ctxt)"];
"1000224" [label="(MethodReturn,static int)"];
"1000155" [label="(Call,&new_desc)"];
"1000154" [label="(Identifier,false)"];
"1000213" [label="(Identifier,rc)"];
"1000203" [label="(Call,rc = em_push(ctxt))"];
"1000166" [label="(Identifier,ctxt)"];
"1000152" [label="(Identifier,VCPU_SREG_CS)"];
"1000217" [label="(Identifier,old_cs)"];
"1000165" [label="(Call,assign_eip_far(ctxt, ctxt->src.val, new_desc.l))"];
"1000189" [label="(Call,em_push(ctxt))"];
"1000128" [label="(Call,&old_cs)"];
"1000167" [label="(Call,ctxt->src.val)"];
"1000192" [label="(Call,rc != X86EMUL_CONTINUE)"];
"1000207" [label="(ControlStructure,if (rc != X86EMUL_CONTINUE))"];
"1000205" -> "1000203"  [label="AST: "];
"1000205" -> "1000206"  [label="CFG: "];
"1000206" -> "1000205"  [label="AST: "];
"1000203" -> "1000205"  [label="CFG: "];
"1000205" -> "1000224"  [label="DDG: ctxt"];
"1000205" -> "1000203"  [label="DDG: ctxt"];
"1000189" -> "1000205"  [label="DDG: ctxt"];
"1000102" -> "1000205"  [label="DDG: ctxt"];
"1000205" -> "1000215"  [label="DDG: ctxt"];
"1000189" -> "1000187"  [label="AST: "];
"1000189" -> "1000190"  [label="CFG: "];
"1000190" -> "1000189"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000189" -> "1000187"  [label="DDG: ctxt"];
"1000165" -> "1000189"  [label="DDG: ctxt"];
"1000102" -> "1000189"  [label="DDG: ctxt"];
"1000189" -> "1000215"  [label="DDG: ctxt"];
"1000165" -> "1000163"  [label="AST: "];
"1000165" -> "1000172"  [label="CFG: "];
"1000166" -> "1000165"  [label="AST: "];
"1000167" -> "1000165"  [label="AST: "];
"1000172" -> "1000165"  [label="AST: "];
"1000163" -> "1000165"  [label="CFG: "];
"1000165" -> "1000224"  [label="DDG: new_desc.l"];
"1000165" -> "1000224"  [label="DDG: ctxt->src.val"];
"1000165" -> "1000163"  [label="DDG: ctxt"];
"1000165" -> "1000163"  [label="DDG: ctxt->src.val"];
"1000165" -> "1000163"  [label="DDG: new_desc.l"];
"1000149" -> "1000165"  [label="DDG: ctxt"];
"1000102" -> "1000165"  [label="DDG: ctxt"];
"1000165" -> "1000215"  [label="DDG: ctxt"];
"1000149" -> "1000147"  [label="AST: "];
"1000149" -> "1000155"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000152" -> "1000149"  [label="AST: "];
"1000153" -> "1000149"  [label="AST: "];
"1000154" -> "1000149"  [label="AST: "];
"1000155" -> "1000149"  [label="AST: "];
"1000147" -> "1000149"  [label="CFG: "];
"1000149" -> "1000224"  [label="DDG: VCPU_SREG_CS"];
"1000149" -> "1000224"  [label="DDG: cpl"];
"1000149" -> "1000224"  [label="DDG: false"];
"1000149" -> "1000224"  [label="DDG: sel"];
"1000149" -> "1000224"  [label="DDG: &new_desc"];
"1000149" -> "1000224"  [label="DDG: ctxt"];
"1000149" -> "1000147"  [label="DDG: cpl"];
"1000149" -> "1000147"  [label="DDG: VCPU_SREG_CS"];
"1000149" -> "1000147"  [label="DDG: &new_desc"];
"1000149" -> "1000147"  [label="DDG: sel"];
"1000149" -> "1000147"  [label="DDG: ctxt"];
"1000149" -> "1000147"  [label="DDG: false"];
"1000126" -> "1000149"  [label="DDG: ctxt"];
"1000126" -> "1000149"  [label="DDG: VCPU_SREG_CS"];
"1000102" -> "1000149"  [label="DDG: ctxt"];
"1000117" -> "1000149"  [label="DDG: cpl"];
"1000149" -> "1000215"  [label="DDG: VCPU_SREG_CS"];
"1000126" -> "1000103"  [label="AST: "];
"1000126" -> "1000133"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000130" -> "1000126"  [label="AST: "];
"1000132" -> "1000126"  [label="AST: "];
"1000133" -> "1000126"  [label="AST: "];
"1000136" -> "1000126"  [label="CFG: "];
"1000126" -> "1000224"  [label="DDG: &old_desc"];
"1000126" -> "1000224"  [label="DDG: ops->get_segment(ctxt, &old_cs, &old_desc, NULL, VCPU_SREG_CS)"];
"1000126" -> "1000224"  [label="DDG: NULL"];
"1000126" -> "1000224"  [label="DDG: &old_cs"];
"1000119" -> "1000126"  [label="DDG: ctxt"];
"1000102" -> "1000126"  [label="DDG: ctxt"];
"1000126" -> "1000215"  [label="DDG: &old_desc"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000119" -> "1000117"  [label="DDG: ctxt"];
"1000102" -> "1000119"  [label="DDG: ctxt"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000224"  [label="DDG: ctxt"];
"1000102" -> "1000215"  [label="DDG: ctxt"];
"1000117" -> "1000103"  [label="AST: "];
"1000118" -> "1000117"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000117" -> "1000224"  [label="DDG: ctxt->ops->cpl(ctxt)"];
"1000203" -> "1000103"  [label="AST: "];
"1000204" -> "1000203"  [label="AST: "];
"1000209" -> "1000203"  [label="CFG: "];
"1000203" -> "1000224"  [label="DDG: em_push(ctxt)"];
"1000203" -> "1000208"  [label="DDG: rc"];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000210"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000210" -> "1000208"  [label="AST: "];
"1000211" -> "1000208"  [label="CFG: "];
"1000213" -> "1000208"  [label="CFG: "];
"1000208" -> "1000224"  [label="DDG: rc"];
"1000208" -> "1000224"  [label="DDG: X86EMUL_CONTINUE"];
"1000208" -> "1000224"  [label="DDG: rc != X86EMUL_CONTINUE"];
"1000192" -> "1000208"  [label="DDG: X86EMUL_CONTINUE"];
"1000208" -> "1000212"  [label="DDG: rc"];
"1000208" -> "1000222"  [label="DDG: rc"];
"1000212" -> "1000103"  [label="AST: "];
"1000212" -> "1000213"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000224" -> "1000212"  [label="CFG: "];
"1000212" -> "1000224"  [label="DDG: <RET>"];
"1000213" -> "1000212"  [label="DDG: rc"];
"1000222" -> "1000103"  [label="AST: "];
"1000222" -> "1000223"  [label="CFG: "];
"1000223" -> "1000222"  [label="AST: "];
"1000224" -> "1000222"  [label="CFG: "];
"1000222" -> "1000224"  [label="DDG: <RET>"];
"1000223" -> "1000222"  [label="DDG: rc"];
"1000192" -> "1000222"  [label="DDG: rc"];
"1000176" -> "1000222"  [label="DDG: rc"];
"1000215" -> "1000103"  [label="AST: "];
"1000215" -> "1000221"  [label="CFG: "];
"1000216" -> "1000215"  [label="AST: "];
"1000217" -> "1000215"  [label="AST: "];
"1000218" -> "1000215"  [label="AST: "];
"1000220" -> "1000215"  [label="AST: "];
"1000221" -> "1000215"  [label="AST: "];
"1000223" -> "1000215"  [label="CFG: "];
"1000215" -> "1000224"  [label="DDG: ctxt"];
"1000215" -> "1000224"  [label="DDG: VCPU_SREG_CS"];
"1000215" -> "1000224"  [label="DDG: old_cs"];
"1000215" -> "1000224"  [label="DDG: &old_desc"];
"1000215" -> "1000224"  [label="DDG: ops->set_segment(ctxt, old_cs, &old_desc, 0, VCPU_SREG_CS)"];
}
