easy_uvm

The purpose of this project is start UVM rapidly.
These codes are available for Modelsim ASE or other simulator.
If you want to use this project, you clone this prpject and edit "reg.tcl" first line.

example:
set UVM_PATH C:\altera\14.0\modelsim_ase\verilog_src\uvm-1.2


Second, start modelsim ASE and input this sentence in terminal.
>>>source reg.tcl

You can run register test.

Part of code including description of the book "UVM PRIMER" or "Example in uvm packege".
These codes are licensed under Apache License.
   Copyright 2013 Ray Salemi

   Licensed under the Apache License, Version 2.0 (the "License");

========

// 
// -------------------------------------------------------------
//    Copyright 2004-2011 Synopsys, Inc.
//    Copyright 2010 Mentor Graphics Corporation
//    Copyright 2010-2011 Cadence Design Systems, Inc.
//    All Rights Reserved Worldwide
// 
//    Licensed under the Apache License, Version 2.0 (the
//    "License"); you may not use this file except in
//    compliance with the License.  You may obtain a copy of
//    the License at
// 
//        http://www.apache.org/licenses/LICENSE-2.0
// 
//    Unless required by applicable law or agreed to in
//    writing, software distributed under the License is
//    distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
//    CONDITIONS OF ANY KIND, either express or implied.  See
//    the License for the specific language governing
//    permissions and limitations under the License.
// -------------------------------------------------------------
// 
