{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 13,
    "design__inferred_latch__count": 0,
    "design__instance__count": 8370,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.003403633600100875,
    "power__switching__total": 0.0013966052792966366,
    "power__leakage__total": 2.072484221571358e-06,
    "power__total": 0.004802311304956675,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.2621666846707839,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.26434757908646184,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11079670827745673,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 5.213766455032247,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.110797,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.27271755070582987,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.2793509669321173,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.6145802374300823,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 4.468644247784467,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.61458,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 6.483165,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.26544056592954146,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.2699621436142357,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.28998287925025307,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 4.937895121446745,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.289983,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.2621666846707839,
    "clock__skew__worst_setup": 0.26434757908646184,
    "timing__hold__ws": 0.11079670827745673,
    "timing__setup__ws": 4.468644247784467,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.110797,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 6.483165,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 5487,
    "design__instance__area__stdcell": 74697,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.800175,
    "design__instance__utilization__stdcell": 0.800175,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:buffer": 1,
    "design__instance__area__class:buffer": 7.2576,
    "design__instance__count__class:inverter": 292,
    "design__instance__area__class:inverter": 1661.99,
    "design__instance__count__class:sequential_cell": 344,
    "design__instance__area__class:sequential_cell": 17244.1,
    "design__instance__count__class:multi_input_combinational_cell": 3714,
    "design__instance__area__class:multi_input_combinational_cell": 35074.2,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "design__instance__count__class:timing_repair_buffer": 1066,
    "design__instance__area__class:timing_repair_buffer": 19194.5,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 130639,
    "design__violations": 0,
    "design__instance__count__class:clock_buffer": 61,
    "design__instance__area__class:clock_buffer": 1438.82,
    "design__instance__count__class:clock_inverter": 9,
    "design__instance__area__class:clock_inverter": 76.2048,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 473,
    "global_route__vias": 38277,
    "global_route__wirelength": 224091,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 5492,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 1708,
    "route__wirelength__iter:0": 149054,
    "route__drc_errors__iter:1": 723,
    "route__wirelength__iter:1": 148060,
    "route__drc_errors__iter:2": 795,
    "route__wirelength__iter:2": 147700,
    "route__drc_errors__iter:3": 14,
    "route__wirelength__iter:3": 147482,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 147477,
    "route__drc_errors": 0,
    "route__wirelength": 147477,
    "route__vias": 35011,
    "route__vias__singlecut": 35011,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 7,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 587.86,
    "design__instance__count__class:fill_cell": 2883,
    "design__instance__area__class:fill_cell": 18653.8,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 21,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 21,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 21,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 21,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19917,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19958,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.000833179,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000738964,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000405624,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000738964,
    "design_powergrid__voltage__worst": 0.000738964,
    "design_powergrid__voltage__worst__net:VPWR": 1.19917,
    "design_powergrid__drop__worst": 0.000833179,
    "design_powergrid__drop__worst__net:VPWR": 0.000833179,
    "design_powergrid__voltage__worst__net:VGND": 0.000738964,
    "design_powergrid__drop__worst__net:VGND": 0.000738964,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 0.000419,
    "ir__drop__worst": 0.000833,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}