var g_data = {"name":"mem_assert.sv","src":"module mem_assert(clk,rst,wr_rd,wdata,addr,rdata,valid,ready);\n	input clk,rst,wr_rd,valid,ready;\n	input [`ADDR_WIDTH-1:0]addr;\n	input [`WIDTH-1:0]wdata,rdata;\n\n	property reset;\n		@(posedge clk) (rst==1)|->##0(wr_rd==0 && valid==0 && ready==0 && addr==0 && wdata==0 && rdata==0);\n	endproperty\n	RESET:assert property(reset);\n\n	property preset;\n		@(posedge clk) (rst==0)|->##0((!($isunknown(wr_rd)))&&(!($isunknown(valid)))&&(!($isunknown(ready)))&&(!($isunknown(addr)))&&(!($isunknown(wdata)))&&(!($isunknown(rdata))));\n	endproperty\n	PRESET:assert property(preset);\n\n	property handshaking;\n		@(posedge clk)(valid==1)|->##1(ready==1);\n	endproperty\n	HANDSHAKING:assert property(handshaking);\n\n	property write;\n		@(posedge clk) (wr_rd==1) |-> ##0 ((!($isunknown(wdata)))&&(!($isunknown(addr))));\n	endproperty\n	WRITE:assert property(write);\n\n	property read;\n		@(posedge clk) (wr_rd==0) |-> ##0 ((!($isunknown(rdata)))&&(!($isunknown(addr))));\n	endproperty\n	READ:assert property(read);\n\n	property hand;\n		@(posedge clk) (valid==0) |-> ##1 (ready==0);\n	endproperty\n	HAND:assert property(hand);\nendmodule\n","lang":"verilog"};
processSrcData(g_data);