// Seed: 1106274704
module module_0;
  parameter id_1 = 1;
  assign module_2.id_2 = 0;
  logic id_2;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    inout wor id_3,
    output wand id_4,
    input uwire id_5
    , id_8,
    input supply1 id_6
);
  assign id_4 = id_8;
  assign id_0 = id_2;
  module_0 modCall_1 ();
  logic id_9 = id_2;
  assign id_1 = -1;
endmodule
module module_2 (
    input wand id_0,
    inout logic id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
    , id_7,
    output tri id_5
);
  parameter id_8 = -1;
  always_ff @* begin : LABEL_0
    id_1 <= -1;
  end
  module_0 modCall_1 ();
endmodule
