// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "gmul_hw.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic gmul_hw::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic gmul_hw::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> gmul_hw::ap_ST_fsm_state1 = "1";
const sc_lv<2> gmul_hw::ap_ST_fsm_state2 = "10";
const sc_lv<32> gmul_hw::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> gmul_hw::ap_const_lv32_1 = "1";
const sc_lv<1> gmul_hw::ap_const_lv1_0 = "0";
const sc_lv<4> gmul_hw::ap_const_lv4_0 = "0000";
const sc_lv<8> gmul_hw::ap_const_lv8_0 = "00000000";
const sc_lv<4> gmul_hw::ap_const_lv4_8 = "1000";
const sc_lv<4> gmul_hw::ap_const_lv4_1 = "1";
const sc_lv<32> gmul_hw::ap_const_lv32_7 = "111";
const sc_lv<8> gmul_hw::ap_const_lv8_1 = "1";
const sc_lv<8> gmul_hw::ap_const_lv8_1B = "11011";
const sc_lv<32> gmul_hw::ap_const_lv32_2 = "10";
const sc_lv<1> gmul_hw::ap_const_lv1_1 = "1";
const bool gmul_hw::ap_const_boolean_1 = true;

gmul_hw::gmul_hw(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_a_assign_2_fu_136_p3);
    sensitive << ( tmp_3_fu_124_p2 );
    sensitive << ( tmp_2_fu_116_p3 );
    sensitive << ( a_assign_fu_130_p2 );

    SC_METHOD(thread_a_assign_fu_130_p2);
    sensitive << ( tmp_3_fu_124_p2 );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond_fu_86_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond_fu_86_p2 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond_fu_86_p2 );
    sensitive << ( rslt_reg_57 );
    sensitive << ( ap_return_preg );

    SC_METHOD(thread_b_assign_fu_144_p4);
    sensitive << ( b_assign_1_reg_68 );

    SC_METHOD(thread_exitcond_fu_86_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_reg_46 );

    SC_METHOD(thread_i_1_fu_92_p2);
    sensitive << ( i_reg_46 );

    SC_METHOD(thread_rslt_0_s_fu_110_p2);
    sensitive << ( rslt_reg_57 );
    sensitive << ( tmp_5_fu_102_p3 );

    SC_METHOD(thread_tmp_1_fu_154_p1);
    sensitive << ( b_assign_fu_144_p4 );

    SC_METHOD(thread_tmp_2_fu_116_p3);
    sensitive << ( p_0_reg_77 );

    SC_METHOD(thread_tmp_3_fu_124_p2);
    sensitive << ( p_0_reg_77 );

    SC_METHOD(thread_tmp_5_fu_102_p3);
    sensitive << ( p_0_reg_77 );
    sensitive << ( tmp_fu_98_p1 );

    SC_METHOD(thread_tmp_fu_98_p1);
    sensitive << ( b_assign_1_reg_68 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( exitcond_fu_86_p2 );

    ap_CS_fsm = "01";
    ap_return_preg = "00000000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "gmul_hw_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, a, "(port)a");
    sc_trace(mVcdFile, b, "(port)b");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, i_1_fu_92_p2, "i_1_fu_92_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, rslt_0_s_fu_110_p2, "rslt_0_s_fu_110_p2");
    sc_trace(mVcdFile, exitcond_fu_86_p2, "exitcond_fu_86_p2");
    sc_trace(mVcdFile, a_assign_2_fu_136_p3, "a_assign_2_fu_136_p3");
    sc_trace(mVcdFile, tmp_1_fu_154_p1, "tmp_1_fu_154_p1");
    sc_trace(mVcdFile, i_reg_46, "i_reg_46");
    sc_trace(mVcdFile, rslt_reg_57, "rslt_reg_57");
    sc_trace(mVcdFile, b_assign_1_reg_68, "b_assign_1_reg_68");
    sc_trace(mVcdFile, p_0_reg_77, "p_0_reg_77");
    sc_trace(mVcdFile, tmp_fu_98_p1, "tmp_fu_98_p1");
    sc_trace(mVcdFile, tmp_5_fu_102_p3, "tmp_5_fu_102_p3");
    sc_trace(mVcdFile, tmp_3_fu_124_p2, "tmp_3_fu_124_p2");
    sc_trace(mVcdFile, tmp_2_fu_116_p3, "tmp_2_fu_116_p3");
    sc_trace(mVcdFile, a_assign_fu_130_p2, "a_assign_fu_130_p2");
    sc_trace(mVcdFile, b_assign_fu_144_p4, "b_assign_fu_144_p4");
    sc_trace(mVcdFile, ap_return_preg, "ap_return_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

gmul_hw::~gmul_hw() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void gmul_hw::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_preg = ap_const_lv8_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
             esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_1))) {
            ap_return_preg = rslt_reg_57.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_0))) {
        b_assign_1_reg_68 = tmp_1_fu_154_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        b_assign_1_reg_68 = b.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_0))) {
        i_reg_46 = i_1_fu_92_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        i_reg_46 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_0))) {
        p_0_reg_77 = a_assign_2_fu_136_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        p_0_reg_77 = a.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_0))) {
        rslt_reg_57 = rslt_0_s_fu_110_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        rslt_reg_57 = ap_const_lv8_0;
    }
}

void gmul_hw::thread_a_assign_2_fu_136_p3() {
    a_assign_2_fu_136_p3 = (!tmp_2_fu_116_p3.read()[0].is_01())? sc_lv<8>(): ((tmp_2_fu_116_p3.read()[0].to_bool())? a_assign_fu_130_p2.read(): tmp_3_fu_124_p2.read());
}

void gmul_hw::thread_a_assign_fu_130_p2() {
    a_assign_fu_130_p2 = (tmp_3_fu_124_p2.read() ^ ap_const_lv8_1B);
}

void gmul_hw::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void gmul_hw::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void gmul_hw::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void gmul_hw::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void gmul_hw::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void gmul_hw::thread_ap_return() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_1))) {
        ap_return = rslt_reg_57.read();
    } else {
        ap_return = ap_return_preg.read();
    }
}

void gmul_hw::thread_b_assign_fu_144_p4() {
    b_assign_fu_144_p4 = b_assign_1_reg_68.read().range(2, 1);
}

void gmul_hw::thread_exitcond_fu_86_p2() {
    exitcond_fu_86_p2 = (!i_reg_46.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_reg_46.read() == ap_const_lv4_8);
}

void gmul_hw::thread_i_1_fu_92_p2() {
    i_1_fu_92_p2 = (!i_reg_46.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_reg_46.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void gmul_hw::thread_rslt_0_s_fu_110_p2() {
    rslt_0_s_fu_110_p2 = (tmp_5_fu_102_p3.read() ^ rslt_reg_57.read());
}

void gmul_hw::thread_tmp_1_fu_154_p1() {
    tmp_1_fu_154_p1 = esl_zext<3,2>(b_assign_fu_144_p4.read());
}

void gmul_hw::thread_tmp_2_fu_116_p3() {
    tmp_2_fu_116_p3 = p_0_reg_77.read().range(7, 7);
}

void gmul_hw::thread_tmp_3_fu_124_p2() {
    tmp_3_fu_124_p2 = (!ap_const_lv8_1.is_01())? sc_lv<8>(): p_0_reg_77.read() << (unsigned short)ap_const_lv8_1.to_uint();
}

void gmul_hw::thread_tmp_5_fu_102_p3() {
    tmp_5_fu_102_p3 = (!tmp_fu_98_p1.read()[0].is_01())? sc_lv<8>(): ((tmp_fu_98_p1.read()[0].to_bool())? p_0_reg_77.read(): ap_const_lv8_0);
}

void gmul_hw::thread_tmp_fu_98_p1() {
    tmp_fu_98_p1 = b_assign_1_reg_68.read().range(1-1, 0);
}

void gmul_hw::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(exitcond_fu_86_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        default : 
            ap_NS_fsm = "XX";
            break;
    }
}

}

