TARGET CYCLONEIII
CONSTRAINT FREQUENCY 100e6
INPUT clock UNSIGNED 1
INPUT INA UNSIGNED 5
INPUT INB UNSIGNED 5
INPUT INC UNSIGNED 5
OUTPUT Q UNSIGNED 5
SIGNAL S1 UNSIGNED 5
INCLUDE adder add1 A=>INA B=>INB X=>S1
INCLUDE adder add2 A=>S1 B=>INC X=>Q
