<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>TLBI PAALLOS</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TLBI PAALLOS, TLB Invalidate GPT Information by PA, All Entries, Outer Shareable</h1><p>The TLBI PAALLOS characteristics are:</p><h2>Purpose</h2>
        <p>Invalidates cached copies of GPT entries from TLBs. Details:</p>

      
        <ul>
<li>
<p>The invalidation applies to TLB entries containing GPT information that relates to a physical address.</p>

</li><li>
<p>The invalidation applies to all TLB entries containing GPT information.</p>

</li><li>
<p>The invalidation affects all TLBs in the Outer Shareable domain.</p>

</li></ul>

      
        <p>The full set of TLB maintenance instructions that invalidate cached GPT entries is: <a href="AArch64-tlbi-paall.html">TLBI PAALL</a>, <a href="AArch64-tlbi-paallos.html">TLBI PAALLOS</a>, <a href="AArch64-tlbi-rpalos.html">TLBI RPALOS</a>, and <a href="AArch64-tlbi-rpaos.html">TLBI RPAOS</a>.</p>

      
        <p>These instructions have the same ordering, observability, and completion behavior as all other TLBI instructions.</p>
      <h2>Configuration</h2><p>This instruction is present only when FEAT_RME is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to TLBI PAALLOS are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TLBI PAALLOS is a 64-bit System instruction.</p>
      <h2>Field descriptions</h2><p>This instruction has no applicable fields.</p><p>The value in the register specified by &lt;Xt&gt; is ignored.</p><div class="access_mechanisms"><h2>Executing TLBI PAALLOS</h2>
        <p>The Rt field should be set to <span class="binarynumber">0b11111</span>. If the Rt field is not set to <span class="binarynumber">0b11111</span>, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether:</p>

      
        <ul>
<li>
<p>The instruction is <span class="arm-defined-word">UNDEFINED</span>.</p>

</li><li>
<p>The instruction behaves as if the Rt field is set to <span class="binarynumber">0b11111</span>.</p>

</li></ul>

      
        <p>This system instruction is an alias of the SYS instruction.</p>
      <p>Accesses to this instruction use the following encodings in the System instruction encoding space:</p><div><h4 class="assembler">TLBI PAALLOS{, &lt;Xt&gt;}</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b01</td><td>0b110</td><td>0b1000</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_RME) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    Undefined();
elsif PSTATE.EL == EL2 then
    Undefined();
elsif PSTATE.EL == EL3 then
    AArch64_TLBI_PAALL(Broadcast_OSH);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
