--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/benjamin/Xilinks_ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 5 -n 3 -fastpaths -xml serial_main.twx serial_main.ncd -o
serial_main.twr serial_main.pcf -ucf xc3s200_constraints.ucf

Design file:              serial_main.ncd
Physical constraint file: serial_main.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iClk
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
iDataToTransmit<0>|    2.963(R)|   -1.094(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<1>|    2.850(R)|   -1.003(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<2>|    2.731(R)|   -0.909(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<3>|    2.602(R)|   -0.805(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<4>|    2.121(R)|   -0.421(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<5>|    2.386(R)|   -0.632(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<6>|    1.939(R)|   -0.275(R)|iClk_BUFGP        |   0.000|
iDataToTransmit<7>|    1.003(R)|    0.474(R)|iClk_BUFGP        |   0.000|
iEnableTransmit   |    2.589(R)|    0.670(R)|iClk_BUFGP        |   0.000|
iRx               |    2.563(R)|   -0.775(R)|iClk_BUFGP        |   0.000|
------------------+------------+------------+------------------+--------+

Clock iClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
oData<0>    |    7.941(R)|iClk_BUFGP        |   0.000|
oData<1>    |    8.015(R)|iClk_BUFGP        |   0.000|
oData<2>    |    8.068(R)|iClk_BUFGP        |   0.000|
oData<3>    |    7.926(R)|iClk_BUFGP        |   0.000|
oData<4>    |    9.396(R)|iClk_BUFGP        |   0.000|
oData<5>    |    8.889(R)|iClk_BUFGP        |   0.000|
oData<6>    |    8.626(R)|iClk_BUFGP        |   0.000|
oData<7>    |    8.178(R)|iClk_BUFGP        |   0.000|
oTx         |    8.971(R)|iClk_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |    8.133|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 14 01:39:05 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



