Analysis & Synthesis report for processor
Thu Apr 12 15:50:09 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 12 15:50:09 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; processor                                   ;
; Top-level Entity Name              ; random32                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 32                                          ;
;     Total combinational functions  ; 2                                           ;
;     Dedicated logic registers      ; 32                                          ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; random32           ; processor          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+
; random32.v                       ; yes             ; User Verilog HDL File  ; C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/random32.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 32          ;
;                                             ;             ;
; Total combinational functions               ; 2           ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 0           ;
;     -- 3 input functions                    ; 0           ;
;     -- <=2 input functions                  ; 2           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2           ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 32          ;
;     -- Dedicated logic registers            ; 32          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 34          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 32          ;
; Total fan-out                               ; 165         ;
; Average fan-out                             ; 1.62        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |random32                  ; 2 (2)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 34   ; 0            ; |random32           ; random32    ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; data[0]~reg0                            ; 2       ;
; data[1]~reg0                            ; 3       ;
; data[2]~reg0                            ; 2       ;
; data[3]~reg0                            ; 2       ;
; data[4]~reg0                            ; 2       ;
; data[5]~reg0                            ; 2       ;
; data[6]~reg0                            ; 2       ;
; data[7]~reg0                            ; 2       ;
; data[8]~reg0                            ; 2       ;
; data[9]~reg0                            ; 2       ;
; data[10]~reg0                           ; 2       ;
; data[11]~reg0                           ; 2       ;
; data[12]~reg0                           ; 2       ;
; data[13]~reg0                           ; 2       ;
; data[14]~reg0                           ; 2       ;
; data[15]~reg0                           ; 2       ;
; data[16]~reg0                           ; 2       ;
; data[17]~reg0                           ; 2       ;
; data[18]~reg0                           ; 2       ;
; data[19]~reg0                           ; 2       ;
; data[20]~reg0                           ; 2       ;
; data[21]~reg0                           ; 2       ;
; data[22]~reg0                           ; 2       ;
; data[23]~reg0                           ; 2       ;
; Total number of inverted registers = 24 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 32                          ;
;     CLR               ; 32                          ;
; cycloneiii_lcell_comb ; 26                          ;
;     normal            ; 26                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Apr 12 15:49:49 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file random32.v
    Info (12023): Found entity 1: random32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/random32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton_ta.v
    Info (12023): Found entity 1: skeleton_ta File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/skeleton_ta.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file twos_complement32.v
    Info (12023): Found entity 1: twos_complement32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/twos_complement32.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file stage_write.v
    Info (12023): Found entity 1: stage_write File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_write.v Line: 1
    Info (12023): Found entity 2: write_controls File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_write.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file stage_memory.v
    Info (12023): Found entity 1: stage_memory File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_fetch.v
    Info (12023): Found entity 1: stage_fetch File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_fetch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stage_execute.v
    Info (12023): Found entity 1: stage_execute File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_execute.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file stage_decode.v
    Info (12023): Found entity 1: stage_decode File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_decode.v Line: 1
    Info (12023): Found entity 2: decode_controls File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/stage_decode.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file sr_latch.v
    Info (12023): Found entity 1: sr_latch File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/sr_latch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/skeleton.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file signextender_16to32.v
    Info (12023): Found entity 1: signextender_16to32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/signextender_16to32.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file selectors.v
    Info (12023): Found entity 1: tristate_buffer File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 3
    Info (12023): Found entity 2: tristate_buffer32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 13
    Info (12023): Found entity 3: mux32_tristate File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 33
    Info (12023): Found entity 4: mux2to1_32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 57
    Info (12023): Found entity 5: mux2to1_33 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 77
    Info (12023): Found entity 6: mux8_tristate File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/selectors.v Line: 98
Info (12021): Found 6 design units, including 6 entities, in source file registers.v
    Info (12023): Found entity 1: reg64_sl1 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 4
    Info (12023): Found entity 2: reg6 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 32
    Info (12023): Found entity 3: reg65_sr2 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 49
    Info (12023): Found entity 4: reg5 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 76
    Info (12023): Found entity 5: reg32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 93
    Info (12023): Found entity 6: reg32_neg File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/registers.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.v
    Info (12023): Found entity 1: regfile_tb File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/regfile_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb_auto.v
    Info (12023): Found entity 1: processor_tb_auto File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/processor_tb_auto.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/processor.v Line: 50
Info (12021): Found 2 design units, including 2 entities, in source file pc_module.v
    Info (12023): Found entity 1: pc_module File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/pc_module.v Line: 1
    Info (12023): Found entity 2: pc_reg File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/pc_module.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file multdiv_tb.v
    Info (12023): Found entity 1: multdiv_tb File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/multdiv_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/multdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mult32.v
    Info (12023): Found entity 1: mult32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/mult32.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file latches.v
    Info (12023): Found entity 1: latch_PC File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/latches.v Line: 1
    Info (12023): Found entity 2: latch_FD File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/latches.v Line: 12
    Info (12023): Found entity 3: latch_DX File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/latches.v Line: 24
    Info (12023): Found entity 4: latch_XM File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/latches.v Line: 38
    Info (12023): Found entity 5: latch_MW File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/latches.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file immediate_ext_tb.v
    Info (12023): Found entity 1: immediate_ext_tb File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/immediate_ext_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hazards.v
    Info (12023): Found entity 1: data_hazard_control File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/hazards.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file div32.v
    Info (12023): Found entity 1: div32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/div32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop_neg.v
    Info (12023): Found entity 1: dflipflop_neg File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/dflipflop_neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: dflipflop File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/dflipflop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder5to32.v
    Info (12023): Found entity 1: decoder5to32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/decoder5to32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3to8.v
    Info (12023): Found entity 1: decoder3to8 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/decoder3to8.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file counters.v
    Info (12023): Found entity 1: adder_counter16 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/counters.v Line: 3
    Info (12023): Found entity 2: adder_counter32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/counters.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file controls.v
    Info (12023): Found entity 1: controls File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/controls.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: alu_tb File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/alu_tb.v Line: 3
Info (12021): Found 14 design units, including 14 entities, in source file alu_operations.v
    Info (12023): Found entity 1: sll File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 3
    Info (12023): Found entity 2: sll16 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 24
    Info (12023): Found entity 3: sll8 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 44
    Info (12023): Found entity 4: sll4 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 64
    Info (12023): Found entity 5: sll2 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 84
    Info (12023): Found entity 6: sll1 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 103
    Info (12023): Found entity 7: sra File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 125
    Info (12023): Found entity 8: sra16 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 146
    Info (12023): Found entity 9: sra8 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 172
    Info (12023): Found entity 10: sra4 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 198
    Info (12023): Found entity 11: sra2 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 224
    Info (12023): Found entity 12: sra1 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 250
    Info (12023): Found entity 13: and32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 272
    Info (12023): Found entity 14: or32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/ALU_operations.v Line: 290
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/alu.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file adders.v
    Info (12023): Found entity 1: adder1 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/adders.v Line: 3
    Info (12023): Found entity 2: adder5 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/adders.v Line: 16
    Info (12023): Found entity 3: adder6 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/adders.v Line: 95
    Info (12023): Found entity 4: adder8 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/adders.v Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file adder32.v
    Info (12023): Found entity 1: adder32 File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/adder32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bypass.v
    Info (12023): Found entity 1: bypass File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/bypass.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bypass_stall.v
    Info (12023): Found entity 1: bypass_stall File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/bypass_stall.v Line: 1
Warning (10335): Unrecognized synthesis attribute "OPTIMIZE" at GARO.v(3) File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/GARO.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file garo.v
    Info (12023): Found entity 1: GARO File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/GARO.v Line: 1
Info (12127): Elaborating entity "random32" for the top level hierarchy
Info (13000): Registers with preset signals will power-up high File: C:/Users/David/Documents/final-project-s18-trusttheprocessor-1/processor/pc4-tran-d/random32.v Line: 16
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 66 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 32 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Thu Apr 12 15:50:09 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:42


