Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep 22 09:16:37 2022
| Host         : DESKTOP-3I9R82P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Maquina_de_Estados_timing_summary_routed.rpt -rpx Maquina_de_Estados_timing_summary_routed.rpx -warn_on_violation
| Design       : Maquina_de_Estados
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Vs (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_25s_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_5s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.674        0.000                      0                  182        0.261        0.000                      0                  182        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.674        0.000                      0                  182        0.261        0.000                      0                  182        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[1]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[3]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[4]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[5]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 0.828ns (17.154%)  route 3.999ns (82.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.732     9.960    counter25_2[30]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.499    14.840    CLK_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  counter25_2_reg[6]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    14.634    counter25_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.828ns (17.428%)  route 3.923ns (82.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.656     9.884    counter25_2[30]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  counter25_2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.836    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  counter25_2_reg[23]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.630    counter25_2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.828ns (17.428%)  route 3.923ns (82.572%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.656     9.884    counter25_2[30]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  counter25_2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.495    14.836    CLK_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  counter25_2_reg[25]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.630    counter25_2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.828ns (17.492%)  route 3.906ns (82.508%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.638     9.867    counter25_2[30]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  counter25_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.497    14.838    CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  counter25_2_reg[10]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter25_2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 counter25_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter25_2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.734ns  (logic 0.828ns (17.492%)  route 3.906ns (82.508%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.612     5.133    CLK_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  counter25_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     5.589 r  counter25_reg[6]/Q
                         net (fo=2, routed)           1.305     6.894    counter25_reg_n_0_[6]
    SLICE_X7Y69          LUT4 (Prop_lut4_I1_O)        0.124     7.018 r  counter25[30]_i_10/O
                         net (fo=1, routed)           0.622     7.639    counter25[30]_i_10_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.763 r  counter25[30]_i_3/O
                         net (fo=34, routed)          1.341     9.104    counter25[30]_i_3_n_0
    SLICE_X3Y69          LUT4 (Prop_lut4_I0_O)        0.124     9.228 r  counter25_2[30]_i_1/O
                         net (fo=30, routed)          0.638     9.867    counter25_2[30]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  counter25_2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.497    14.838    CLK_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  counter25_2_reg[13]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.632    counter25_2_reg[13]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter5_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.463    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  counter5_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter5_reg[20]/Q
                         net (fo=2, routed)           0.117     1.721    counter5_reg_n_0_[20]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  counter5_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    data0[20]
    SLICE_X3Y74          FDRE                                         r  counter5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.847     1.975    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  counter5_reg[20]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.568    counter5_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counter5_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  counter5_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter5_reg[28]/Q
                         net (fo=2, routed)           0.118     1.723    counter5_reg_n_0_[28]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  counter5_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.831    data0[28]
    SLICE_X3Y76          FDRE                                         r  counter5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.976    CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  counter5_reg[28]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.569    counter5_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_25s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_25s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  clk_25s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  clk_25s_reg/Q
                         net (fo=2, routed)           0.168     1.778    clk_25s
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  clk_25s_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_25s_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  clk_25s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.981    CLK_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  clk_25s_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.091     1.559    clk_25s_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_5s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_5s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  clk_5s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clk_5s_reg/Q
                         net (fo=2, routed)           0.175     1.806    clk_5s_reg_n_0
    SLICE_X2Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.851 r  clk_5s_i_1/O
                         net (fo=1, routed)           0.000     1.851    clk_5s_i_1_n_0
    SLICE_X2Y72          FDRE                                         r  clk_5s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.850     1.978    CLK_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  clk_5s_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.120     1.586    clk_5s_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter5_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.463    CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  counter5_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter5_reg[24]/Q
                         net (fo=2, routed)           0.120     1.725    counter5_reg_n_0_[24]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  counter5_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    data0[24]
    SLICE_X3Y75          FDRE                                         r  counter5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.847     1.975    CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  counter5_reg[24]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.568    counter5_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  counter5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter5_reg[8]/Q
                         net (fo=2, routed)           0.120     1.728    counter5_reg_n_0_[8]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter5_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    data0[8]
    SLICE_X3Y71          FDRE                                         r  counter5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.979    CLK_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  counter5_reg[8]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.105     1.571    counter5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter5_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  counter5_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter5_reg[12]/Q
                         net (fo=2, routed)           0.120     1.728    counter5_reg_n_0_[12]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter5_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    data0[12]
    SLICE_X3Y72          FDRE                                         r  counter5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.850     1.978    CLK_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  counter5_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.105     1.571    counter5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.581     1.464    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter5_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter5_reg[16]/Q
                         net (fo=2, routed)           0.120     1.726    counter5_reg_n_0_[16]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter5_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    data0[16]
    SLICE_X3Y73          FDRE                                         r  counter5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.848     1.976    CLK_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  counter5_reg[16]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.105     1.569    counter5_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  counter5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter5_reg[4]/Q
                         net (fo=2, routed)           0.120     1.729    counter5_reg_n_0_[4]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter5_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    data0[4]
    SLICE_X3Y70          FDRE                                         r  counter5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.852     1.980    CLK_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  counter5_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105     1.572    counter5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter5_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter5_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.580     1.463    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  counter5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter5_reg[17]/Q
                         net (fo=2, routed)           0.114     1.718    counter5_reg_n_0_[17]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  counter5_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    data0[17]
    SLICE_X3Y74          FDRE                                         r  counter5_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.847     1.975    CLK_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  counter5_reg[17]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.568    counter5_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    clk_25s_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    counter25_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71    counter25_2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    counter25_2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    counter25_2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71    counter25_2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    counter25_2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    counter25_2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    counter25_2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter25_2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter25_2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter25_2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    counter25_2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    counter25_2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    clk_25s_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    counter25_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    counter25_2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    counter25_2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    counter25_2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    counter25_2_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    counter25_2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    counter25_2_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    counter25_2_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    counter25_2_reg[29]/C



