<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2681678-A1" country="EP" doc-number="2681678" kind="A1" date="20140108" family-id="46754112" file-reference-id="286464" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146586128" ucid="EP-2681678-A1"><document-id><country>EP</country><doc-number>2681678</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12752312-A" is-representative="NO"><document-id mxw-id="PAPP154848320" load-source="docdb" format="epo"><country>EP</country><doc-number>12752312</doc-number><kind>A</kind><date>20120228</date><lang>EN</lang></document-id><document-id mxw-id="PAPP180844620" load-source="docdb" format="original"><country>EP</country><doc-number>12752312.4</doc-number><date>20120228</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140547798" ucid="US-201113039982-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113039982</doc-number><kind>A</kind><date>20110303</date></document-id></priority-claim><priority-claim mxw-id="PPC140549032" ucid="US-2012027029-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012027029</doc-number><kind>W</kind><date>20120228</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2122914731" load-source="docdb">G06F   9/455       20060101ALI20140922BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL2122926017" load-source="docdb">G06F  17/50        20060101AFI20140922BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989626176" load-source="docdb" scheme="CPC">G06F  17/5022      20130101 FI20130914BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989650310" load-source="docdb" scheme="CPC">G06F  17/5031      20130101 LI20130914BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132363017" lang="DE" load-source="patent-office">VERFAHREN ZUR AUSZEICHNUNG VON MEHRFACHZYKLUS-PFADSEMANTIKEN IN EINER RTL-SIMULATION</invention-title><invention-title mxw-id="PT132363018" lang="EN" load-source="patent-office">TECHNIQUE FOR HONORING MULTI-CYCLE PATH SEMANTICS IN RTL SIMULATION</invention-title><invention-title mxw-id="PT132363019" lang="FR" load-source="patent-office">TECHNIQUE POUR HONORER UNE SÉMANTIQUE DE TRAJET À CYCLES MULTIPLES EN SIMULATION RTL</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919533953" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SYNOPSYS INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919540457" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SYNOPSYS, INC.</last-name></addressbook></applicant><applicant mxw-id="PPAR919013907" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Synopsys, Inc.</last-name><iid>101103006</iid><address><street>700 East Middlefield Rd. Bldg. C</street><city>Mountain View, California 94043</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919513225" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DE KAUSHIK</last-name><address><country>IN</country></address></addressbook></inventor><inventor mxw-id="PPAR919521364" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DE, KAUSHIK</last-name></addressbook></inventor><inventor mxw-id="PPAR919008750" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>DE, KAUSHIK</last-name><address><street>Apt F1002 Tower 1 Adarsh Palm Retreat Outer Ring Rd. Devara beesanahalli</street><city>Bangalore 560103</city><country>IN</country></address></addressbook></inventor><inventor mxw-id="PPAR919545576" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>GOPALAN BADRI P</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919508732" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>GOPALAN, BADRI P.</last-name></addressbook></inventor><inventor mxw-id="PPAR919007591" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>GOPALAN, BADRI P.</last-name><address><street>1849 Silva Place</street><city>Santa Clara, California 95054</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919534764" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>GOSWAMI DHIRAJ</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919530915" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>GOSWAMI, DHIRAJ</last-name></addressbook></inventor><inventor mxw-id="PPAR919010684" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>GOSWAMI, DHIRAJ</last-name><address><street>28592 SW Morningside Ave.</street><city>Wilsonville, Oregon 97070</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919016051" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Freeman, Jacqueline Carol</last-name><iid>100033954</iid><address><street>WP Thompson 55 Drury Lane</street><city>London WC2B 5SQ</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012027029-W"><document-id><country>US</country><doc-number>2012027029</doc-number><kind>W</kind><date>20120228</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012118859-A1"><document-id><country>WO</country><doc-number>2012118859</doc-number><kind>A1</kind><date>20120907</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549833280" load-source="docdb">AL</country><country mxw-id="DS549834423" load-source="docdb">AT</country><country mxw-id="DS549833281" load-source="docdb">BE</country><country mxw-id="DS549757321" load-source="docdb">BG</country><country mxw-id="DS549913415" load-source="docdb">CH</country><country mxw-id="DS549833537" load-source="docdb">CY</country><country mxw-id="DS549834424" load-source="docdb">CZ</country><country mxw-id="DS549833294" load-source="docdb">DE</country><country mxw-id="DS549833582" load-source="docdb">DK</country><country mxw-id="DS549833583" load-source="docdb">EE</country><country mxw-id="DS549764750" load-source="docdb">ES</country><country mxw-id="DS549757322" load-source="docdb">FI</country><country mxw-id="DS549756672" load-source="docdb">FR</country><country mxw-id="DS549833295" load-source="docdb">GB</country><country mxw-id="DS549833584" load-source="docdb">GR</country><country mxw-id="DS549833296" load-source="docdb">HR</country><country mxw-id="DS549834425" load-source="docdb">HU</country><country mxw-id="DS549913416" load-source="docdb">IE</country><country mxw-id="DS549833585" load-source="docdb">IS</country><country mxw-id="DS549756681" load-source="docdb">IT</country><country mxw-id="DS549833594" load-source="docdb">LI</country><country mxw-id="DS549757323" load-source="docdb">LT</country><country mxw-id="DS549845450" load-source="docdb">LU</country><country mxw-id="DS549757324" load-source="docdb">LV</country><country mxw-id="DS549757333" load-source="docdb">MC</country><country mxw-id="DS549845451" load-source="docdb">MK</country><country mxw-id="DS549845452" load-source="docdb">MT</country><country mxw-id="DS549833297" load-source="docdb">NL</country><country mxw-id="DS549756682" load-source="docdb">NO</country><country mxw-id="DS549757334" load-source="docdb">PL</country><country mxw-id="DS549913417" load-source="docdb">PT</country><country mxw-id="DS549833302" load-source="docdb">RO</country><country mxw-id="DS549913418" load-source="docdb">RS</country><country mxw-id="DS549757335" load-source="docdb">SE</country><country mxw-id="DS549764751" load-source="docdb">SI</country><country mxw-id="DS549756683" load-source="docdb">SK</country><country mxw-id="DS549757336" load-source="docdb">SM</country><country mxw-id="DS549833595" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99832421" ref-ucid="WO-2012118859-A1" lang="EN" load-source="patent-office"><p num="0000">An enhanced RTL simulation including information regarding multi-cycle paths is provided. The multi-cycle path information, which is available in the design constraint file, can be used for timing analysis during RTL simulation. This information can advantageously augment the RTL simulation engine to approximate the cycle delays at the destination registers, thereby providing a more realistic approximation of circuit behavior at the RTL level. Notably, RTL simulation is orders of magnitude faster than gate level simulation. Moreover, design bugs associated with multi-cycle paths are more easily corrected during RTL simulation compared to waiting until the gate level simulation.</p></abstract><abstract mxw-id="PA100329045" ref-ucid="WO-2012118859-A1" lang="EN" source="national office" load-source="docdb"><p>An enhanced RTL simulation including information regarding multi-cycle paths is provided. The multi-cycle path information, which is available in the design constraint file, can be used for timing analysis during RTL simulation. This information can advantageously augment the RTL simulation engine to approximate the cycle delays at the destination registers, thereby providing a more realistic approximation of circuit behavior at the RTL level. Notably, RTL simulation is orders of magnitude faster than gate level simulation. Moreover, design bugs associated with multi-cycle paths are more easily corrected during RTL simulation compared to waiting until the gate level simulation.</p></abstract><abstract mxw-id="PA99832422" ref-ucid="WO-2012118859-A1" lang="FR" load-source="patent-office"><p num="0000">L'invention concerne une simulation RTL améliorée qui comprend des informations concernant des trajets à cycles multiples. Les informations de trajet à cycles multiples, qui sont disponibles dans le fichier de contraintes de conception, peuvent être utilisées pour une analyse de synchronisation pendant une simulation RTL. Ces informations peuvent avantageusement améliorer le moteur de simulation RTL afin d'approcher les délais de cycle au niveau des registres de destination, ce qui permet une approximation plus réaliste du comportement de circuit au niveau RTL. Notamment, une simulation RTL est plus rapide, de plusieurs ordres de grandeur, qu'une simulation au niveau porte. En outre, des erreurs de conception, associées à des trajets à cycles multiples, sont plus facilement corrigées pendant une simulation RTL par comparaison à une attente jusqu'à la simulation au niveau porte.</p></abstract><abstract mxw-id="PA100329046" ref-ucid="WO-2012118859-A1" lang="FR" source="national office" load-source="docdb"><p>L'invention concerne une simulation RTL améliorée qui comprend des informations concernant des trajets à cycles multiples. Les informations de trajet à cycles multiples, qui sont disponibles dans le fichier de contraintes de conception, peuvent être utilisées pour une analyse de synchronisation pendant une simulation RTL. Ces informations peuvent avantageusement améliorer le moteur de simulation RTL afin d'approcher les délais de cycle au niveau des registres de destination, ce qui permet une approximation plus réaliste du comportement de circuit au niveau RTL. Notamment, une simulation RTL est plus rapide, de plusieurs ordres de grandeur, qu'une simulation au niveau porte. En outre, des erreurs de conception, associées à des trajets à cycles multiples, sont plus facilement corrigées pendant une simulation RTL par comparaison à une attente jusqu'à la simulation au niveau porte.</p></abstract><description mxw-id="PDES51232792" ref-ucid="WO-2012118859-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> TECHNIQUE FOR HONORING MULTI-CYCLE PATH SEMANTICS IN RTL </p><p id="p0002" num="0002"> SIMULATION </p><p id="p0003" num="0003">BACKGROUND OF THE INVENTION </p><p id="p0004" num="0004">Field of the Invention </p><p id="p0005" num="0005"> [0001] The present invention relates to register transfer level (RTL) simulation, and in particular to a technique of incorporating multi-cycle path information during RTL simulation. </p><p id="p0006" num="0006">Related Art </p><p id="p0007" num="0007"> [0002] Some combinational paths of an integrated circuit (IC) design are multi-cycle, i.e. the transition from the source is not supposed to reach the destination in one cycle. In general, multi-cycle paths are due to implementation constraints, e.g. user directives to a tool indicating specific delays for specific paths in the design. In other words, the user may indicate that a specific source may take up to a set number of cycles (e.g. 2, 3, or 4 cycles) to send its value to a specific destination via a specific path. The number of delay cycles set by the user may be due to the type of and/or amount of intervening combinational logic present in the path. </p><p id="p0008" num="0008">[0003] These multi-cycle paths are provided in </p><p id="p0009" num="0009">sideband files as design constraint commands to the synthesis tool, which generates a gate/netlist level description, and the timing analysis tool for use during timing analysis to verify timing constraints. Note that the code input to the synthesis and timing analysis tool 
<!-- EPO <DP n="4"/>-->
merely provides the combinational logic transfer function between the source and destination for the path </p><p id="p0010" num="0010">connecting that source/destination. However, when synthesis and timing analysis is being performed, the synthesis and timing tool will access the sideband file(s) to ensure that design constraint commands are taken into account . </p><p id="p0011" num="0011">[0004] However, during register transfer level (RTL) simulation (which accesses an RTL description and </p><p id="p0012" num="0012">verifies correct system operation) , this information is not used. Specifically, in RTL, all combinational paths are characterized as zero delay, i.e. single cycle. </p><p id="p0013" num="0013">Therefore, the transition on a multi-cycle path reaches the destination in one cycle. Unfortunately, this early transition can lead to incorrect simulation results and can mask design bugs. For example, any design flaw that expects a multi-cycle path to propagate a transition in one cycle will erroneously pass RTL simulation. </p><p id="p0014" num="0014">[0005] These multi-cycle path bugs may be caught later during gate level simulation with detailed timing </p><p id="p0015" num="0015">annotated to the gates. However, this analysis is very late in the design cycle and generally involves expensive iterations of verification, synthesis, and place &amp; route in addition to being very performance intensive and slow. Thus, gate level simulation is commercially impractical to cover more than a handful of multi-cycle path bugs. In the worst case, the multi-cycle path bugs may not be detected until tape out, thereby causing a re-spin of one or more masks . </p><p id="p0016" num="0016">SUMMARY OF THE INVENTION </p><p id="p0017" num="0017">9 
<!-- EPO <DP n="5"/>-->
 [0006] A method for enhancing register transfer level (RTL) simulation is described. In this method, an RTL file and a sideband file for the design can be accessed. The RTL file describes the paths of the design including the sources and destinations of those paths. The sources and destinations can include flip-flops or other state devices of the design. </p><p id="p0018" num="0018">[0007] Then, the design constraints of the sideband file can be identified. These design constraints include multi-cycle paths. Using a computer, the design can be modified by duplicating portions of the multi-cycle paths to create duplicated multi-cycle paths, inserting delays in the duplicated multi-cycle paths, and cutting the original multi-cycle paths from their sources. At this point, the modified design, which includes the multicycle path information, can be simulated. </p><p id="p0019" num="0019">[0008] Duplicating portions of the multi-cycle paths can include duplicating and combinational logic of the multi-cycle paths. In one embodiment, at least the combinational logic connected to the sources of the multi-cycle path can be duplicated. In another </p><p id="p0020" num="0020">embodiment, all of the combinational logic of the multicycle path is duplicated. In yet another embodiment, the duplicated combinational logic can be minimized to ensure that an inserted delay for each multi-cycle path affects only that multi-cycle path. </p><p id="p0021" num="0021">[0009] The inserted delays can be controllable. in one embodiment, the delays may be selectable by a user. Each delay can be within a range specified by a user or less than a maximum delay specified by the user. Each 
<!-- EPO <DP n="6"/>-->
delay can be used for one or more RTL simulations. In one embodiment, the modification of the design can be made dependent on the value of multi-cycle. </p><p id="p0022" num="0022">[0010] A computer-readable medium storing computer- executable instructions for enhancing register transfer level (RTL) simulation is also described. These </p><p id="p0023" num="0023">instructions when executed by a computer can perform the steps described above. A system for enhancing register transfer level (RTL) simulation is also described. This system can include a processor configured to perform the steps described above. </p><p id="p0024" num="0024">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0025" num="0025"> [0011] FIG. 1A illustrates a design including a plurality of sources and destinations with intervening combination logic. In this design, one multi-cycle path has been designated. </p><p id="p0026" num="0026">[0012] FIG. IB illustrates various single-cycle paths that may be present in the design of FIG. 1A with the designated multi-cycle path. </p><p id="p0027" num="0027">[0013] FIG. 1C shows the design of FIG. IB with placed delays that can result in erroneous analysis. </p><p id="p0028" num="0028">[0014] FIG. 2A illustrates the design of FIG. IB with a duplicated portion of the multi-cycle path and its associated delay. </p><p id="p0029" num="0029">[0015] FIG. 2B illustrates the design of FIG. IB with another duplicated portion of the multi-cycle path and its associated delay. 
<!-- EPO <DP n="7"/>-->
 [0016] FIG. 3 illustrates a technique for providing an enhanced RTL simulation. </p><p id="p0030" num="0030">[0017] FIG. 4 illustrates a simplified representation of an exemplary digital ASIC design flow. </p><p id="p0031" num="0031">DETAILED DESCRIPTION OF THE DRAWINGS </p><p id="p0032" num="0032"> [0018] In accordance with one aspect of an improved RTL simulation, the information regarding multi-cycle paths can be accessible and used. Specifically, the multi-cycle path information, which is available in a design constraint file, can be accessed and used for timing analysis during RTL simulation. This information can advantageously augment the RTL simulation engine to approximate the cycle delays at the destination </p><p id="p0033" num="0033">registers, thereby providing a more realistic </p><p id="p0034" num="0034">approximation of circuit behavior at the RTL level. </p><p id="p0035" num="0035">Notably, RTL simulation is orders of magnitude faster than gate level simulation. Moreover, design bugs associated with multi-cycle paths are more easily </p><p id="p0036" num="0036">corrected during RTL simulation compared to waiting until the gate level simulation. Therefore, enhancing RTL simulation with multi-cycle path information can provide significant improvements in verification confidence compared to conventional RTL simulation. </p><p id="p0037" num="0037">[0019] FIG. 1A illustrates a simplified design 100 including a plurality of sources 101-104, a plurality of multiple destinations 111-114, and intervening </p><p id="p0038" num="0038">combination logic 110. Note that sources and </p><p id="p0039" num="0039">destinations can be implemented with state devices, such as flip-flops or other registers. Further note that sources and destinations may have other than a one-to-one 
<!-- EPO <DP n="8"/>-->
correspondence. For example, source 101 may have two destinations 113 and 114. In other embodiments, multiple sources may have a same destination, e.g. sources 103 and 104 may have a single destination 111. </p><p id="p0040" num="0040">[0020] Notably, in typical designs, multi-cycle paths are intermixed with single-cycle paths. For example, in FIG. 1A, a multi-cycle path 120 is designated between source 103 and destination 112. Other paths between sources 101-104 and destinations 111-114 (not shown for simplicity) are conventional, single-cycle paths. </p><p id="p0041" num="0041">[0021] In accordance with enhanced RTL simulation, a sideband file (e.g. the design constraint file typically used during gate level simulation) can indicate that any transition from source 103 associated with multi-cycle path 120 will reach destination 112 after N clock cycles (wherein N is a positive integer set by a user) . This delayed value change will be merged into any logic cone (i.e. taking into account multiple sources, if present) that drives destination 112. Note that for all other sources that drive destination 112, the transitions of those other sources should reach destination 112 in a single cycle. In the configuration shown in FIG. 1A, destinations 111, 113, and 114 are associated with single cycle paths and therefore are driven by current values. As described in further detail below, only values from source 103 to destination 112, i.e. the designated multicycle path 120, should be delayed. </p><p id="p0042" num="0042">[0022] FIG. IB illustrates various single-cycle paths that may be present in design 100 with multi-cycle path 120. Note that combinational logic 110 (FIG. 1A) includes combinational logic 110A, HOB, HOC, and HOD. 
<!-- EPO <DP n="9"/>-->
In design 100, sources 101, 102, and 103 have single- cycle paths to destination 111 through combinational logic HOB. Source 104 has single-cycle paths to destinations 113 and 114 through combinational logic HOD and a single-cycle path to destination 112 through combinational logic HOC. </p><p id="p0043" num="0043">[0023] Notably, the RTL simulation tool does not have actual circuit implementation and timing details. Thus, the RTL tool cannot distribute a delay along a multicycle path. However, merely placing delays at the inputs or outputs of the multi-cycle paths could result in erroneous analysis. For example, FIG. 1C illustrates a delay 120 placed at the input of multi-cycle path 120. Unfortunately, although delay 120 provides the </p><p id="p0044" num="0044">appropriate delay for multi-cycle path 120, it provides erroneous information to the path between source 103 and destination 111. Similarly, a delay 130 placed at the output of multi-cycle path 120 provides erroneous information to the path between source 104 and </p><p id="p0045" num="0045">destination 112. </p><p id="p0046" num="0046">[0024] Therefore, to ensure that the delay associated with a multi-cycle path does not disturb any other path, an enhanced RTL simulation tool can duplicate portions of the multi-cycle paths and disconnect/cut the original multi-cycle paths from their sources in the original design. For example, FIG. 2A illustrates design 200, which duplicates a portion of multi-cycle path 120 to create a modified multi-cycle path 201. In this </p><p id="p0047" num="0047">embodiment, the RTL tool can duplicate the portion of multi-cycle path 120 including combinational logic 110 , thereby creating new combinational logic 110A' . In this configuration, multi-cycle path 201 connects source 103 
<!-- EPO <DP n="10"/>-->
to destination 112 via combinational logic 110A' and HOC, and delay 210 can be placed at the input of multicycle path 201. Notably, delay 210 will not affect any other path in design 200. At this point, multi-cycle path 120 can be cut at its original source, i.e. at node 220, thereby allowing the RTL tool to effectively ignore its contribution to design 200. Note that this cutting also does not affect any other path in design 200. </p><p id="p0048" num="0048">[0025] In another embodiment, multi-cycle path 120 can be duplicated in its entirety (with the exception of the source and destination), as shown in design 200' of FIG. 2B. In this embodiment, a modified multi-cycle path 240 includes new combinational logic 110A' ' and new </p><p id="p0049" num="0049">combinational logic HOC. In this configuration, modified multi-cycle path 240 connects source 103 to destination 112 via combinational logic 110A' ' and HOC, and a delay 241 can be placed at the input of multi-cycle path 240. Notably, delay 241 will not affect any other path in design 200'. Once again, multi-cycle path 120 can be cut at its input, i.e. at node 220, thereby allowing the RTL tool to effectively ignore its </p><p id="p0050" num="0050">contribution to design 200'. </p><p id="p0051" num="0051">[0026] In one embodiment, the actual portions of the multi-cycle paths that are duplicated can be based on the specific logic fan-ins and fan-outs present in the design. Specifically, the portion of each multi-cycle path that is duplicated can be determined by the minimal amount of duplicated combinational logic that ensures no other paths are affected in the design. In this </p><p id="p0052" num="0052">embodiment, the RTL tool would first create design 200 (FIG. 2A) and determine whether any other paths are affected. If not, then the RTL tool can save multi-cycle 
<!-- EPO <DP n="11"/>-->
pat 201 in a modified design file for use during RTL simulation. If so, then the RTL tool could duplicate more combinational logic to create design 200' (FIG. 2B) . This process is repeated until the duplicated </p><p id="p0053" num="0053">combinational logic results in a multi-cycle path that does not affect any other path in the design. In this embodiment, for the configuration shown in FIG. 2A, the RTL tool would save multi-cycle path 201 and not proceed to the configuration shown in FIG. 2B. </p><p id="p0054" num="0054">[0027] Note that design 200 (FIG. 2A) and design 200' (FIG. 2B) are identical in function to design 100 (FIG. IB) . That is, </p><p id="p0055" num="0055"> Destination 111 = f (Source 101, Source 102, Source 103) </p><p id="p0056" num="0056"> Destination 112 = f (Source 103, Source 104) </p><p id="p0057" num="0057">Destination 113 = f (Source 104) </p><p id="p0058" num="0058">Destination 114 = f (Source 104) </p><p id="p0059" num="0059">[0028] Indeed, the duplicated portions of the multicycle paths do not create actual new paths in the </p><p id="p0060" num="0060">fabricated IC. In other words, the duplicated portions of the multi-cycle paths are merely for use by the RTL tool during RTL simulation. </p><p id="p0061" num="0061">[0029] FIG. 3 illustrates an exemplary technique for providing an enhanced RTL simulation. In step 301, the RTL tool accesses a user RTL file (which indicates all paths in the design, including sources and destinations) and a sideband file (which includes one or more design constraints). In step 302, the RTL tool identifies the design constraints and modifies the design provided in the RTL file. This modification includes generating duplicated portions of the multi-cycle paths (which were 
<!-- EPO <DP n="12"/>-->
identified as design constraints in the sideband file) and inserting delays at the inputs of the modified multicycle paths. As described above, the duplication of portions of the multi-cycle paths can include the </p><p id="p0062" num="0062">combinational logic of the paths. The original multicycle paths can be cut from their sources. In step 303, the RTL tool simulates the modified design to generate accurate timing results at the RTL level. Step 304 can output these timing results. </p><p id="p0063" num="0063">[0030] Notably, the inserted delays can now be fully controllable. That is, referring back to FIG. 2A, the user can easily specify delay 210 as having multiple delays, wherein a first simulation can use a first delay 210, a second simulation can use a second delay 210, etc. In one embodiment, the RTL tool can use a maximum delay value specified by the user for one simulation and then automatically perform additional simulations using one or more delay values less than the maximum specified delay. In another embodiment, the RTL tool can use one or more delay values within a range of delay values specified by the user. As noted above, the delays can be used in one or more RTL simulations. </p><p id="p0064" num="0064">[0031] A typical design has a limited number of multicycle paths, e.g. typically less than 1% of the total number of paths. Therefore, the simulation of duplicated portions of such multi-cycle paths has very little overhead while allowing the RTL tool to take into account multi-cycle information for specific multi-cycle paths without affecting any other paths in the design. </p><p id="p0065" num="0065">[0032] FIG. 4 shows a simplified representation of an exemplary digital ASIC design flow that can include RTL 
<!-- EPO <DP n="13"/>-->
simulation with multi-cycle path information. At a high level, the process starts with the product idea (step 400) and is realized in an EDA software design process (step 410) . When the design is finalized, it can be taped-out (event 440) . After tape out, the fabrication process (step 450) and packaging and assembly processes (step 460) occur resulting, ultimately, in finished chips (result 470) . </p><p id="p0066" num="0066">[0033] The EDA software design process (step 410) is actually composed of a number of steps 412-430, shown in linear fashion for simplicity. In an actual ASIC design process, the particular design might have to go back through steps until certain tests are passed. Similarly, in any actual design process, these steps may occur in different orders and combinations. This description is therefore provided by way of context and general </p><p id="p0067" num="0067">explanation rather than as a specific, or recommended, design flow for a particular ASIC. </p><p id="p0068" num="0068">[0034] A brief description of the components steps of the EDA software design process (step 410) will now be provided. System design (step 412): The designers describe the functionality that they want to implement, they can perform what-if planning to refine </p><p id="p0069" num="0069">functionality, check costs, etc. Hardware-software architecture partitioning can occur at this stage. </p><p id="p0070" num="0070">Exemplary EDA software products from Synopsys, Inc. that can be used at this step include Model Architect, Saber, System Studio, and DesignWare® products. </p><p id="p0071" num="0071">[0035] Logic design and functional verification (step 414) : At this stage, the VHDL or Verilog code for modules in the system is written and the design is checked for 
<!-- EPO <DP n="14"/>-->
functional accuracy. More specifically, the design is checked to ensure that it produces the correct outputs . Exemplary EDA software products from Synopsys, Inc. that can be used at this step include VCS, VERA, DesignWare®, Magellan, Formality, ESP and LEDA products. In one embodiment, the enhanced RTL simulation using multi-cycle path information can be performed in step 414. </p><p id="p0072" num="0072">[0036] Synthesis and design for test (step 416) : Here, the VHDL/Verilog is translated to a netlist. The netlist can be optimized for the target technology. </p><p id="p0073" num="0073">Additionally, the design and implementation of tests to permit checking of the finished chip occurs. Exemplary EDA software products from Synopsys, Inc. that can be used at this step include Design Compiler®, Power </p><p id="p0074" num="0074">Compiler, DFTMAX, TetraMAX, and DesignWare® products. </p><p id="p0075" num="0075">[0037] Netlist verification (step 418) : At this step, the netlist is checked for compliance with timing </p><p id="p0076" num="0076">constraints and for correspondence with the VHDL/Verilog source code. Exemplary EDA software products from </p><p id="p0077" num="0077">Synopsys, Inc. that can be used at this step include Formality, PrimeTime, and VCS products. </p><p id="p0078" num="0078">[0038] Design planning (step 420) : Here, an overall floorplan for the chip is constructed and analyzed for timing and top-level routing. Exemplary EDA software products from Synopsys, Inc. that can be used at this step include Astro and IC Compiler products. </p><p id="p0079" num="0079">[0039] Physical implementation (step 422) : The </p><p id="p0080" num="0080">placement (positioning of circuit elements) and routing (connection of the same) occurs at this step. Exemplary EDA software products from Synopsys, Inc. that can be 
<!-- EPO <DP n="15"/>-->
used at this step include the Astro and IC Compiler products . </p><p id="p0081" num="0081">[0040] Analysis and extraction (step 424) : At this step, the circuit function is verified at a transistor level, this in turn permits what-if refinement. </p><p id="p0082" num="0082">Exemplary EDA software products from Synopsys, Inc. that can be used at this step include AstroRail, PrimeRail, Primetime, and Star RC/XT products. </p><p id="p0083" num="0083">[0041] Physical verification (step 426) : At this step various checking functions are performed to ensure correctness for: manufacturing, electrical issues, lithographic issues, and circuitry. Exemplary EDA software products from Synopsys, Inc. that can be used at this step include the Hercules product. </p><p id="p0084" num="0084">[0042] Resolution enhancement (step 428) : This step involves geometric manipulations of the layout to improve manufacturability of the design. Exemplary EDA software products from Synopsys, Inc. that can be used at this step include Proteus, ProteusAF, and PSMGen products. </p><p id="p0085" num="0085">[0043] Mask data preparation (step 430): This step provides the "tape-out" data for production of masks for lithographic use to produce finished chips. Exemplary EDA software products from Synopsys , Inc. that can be used at this step include the CATS(R) family of products. </p><p id="p0086" num="0086">[0044] RTL simulation with multi-cycle path </p><p id="p0087" num="0087">information can be implemented advantageously in one or more computer programs that execute on a programmable system including at least one programmable processor coupled to receive data and instructions from, and to 
<!-- EPO <DP n="16"/>-->
transmit data and instructions to, a data storage system, at least one input device, and at least one output device. Each computer program can be implemented in a high-level procedural or object-oriented programming language, or in assembly or machine language if desired; and in any case, the language can be a compiled or interpreted language. Suitable processors include, by way of example, both general and special purpose </p><p id="p0088" num="0088">microprocessors, as well as other types of microcontrollers. Generally, a processor will receive </p><p id="p0089" num="0089">instructions and data from a read-only memory and/or a random access memory. Generally, a computer will include one or more mass storage devices for storing data files; such devices include magnetic disks, such as internal hard disks and removable disks, magneto-optical disks, and optical disks. Storage devices suitable for tangibly embodying computer program instructions and data include all forms of non-volatile memory, including by way of example semiconductor memory devices, such as EPROM, EEPROM, and flash memory devices, magnetic disks such as internal hard disks and removable disks, magneto-optical disks, and CDROM disks. Any of the foregoing can be supplemented by, or incorporated in, application-specific integrated circuits (ASICs) . </p><p id="p0090" num="0090">[0045] The embodiments described herein are not intended to be exhaustive or to limit the invention to the precise forms disclosed. As such, many modifications and variations will be apparent. Accordingly, it is intended that the scope of the invention be defined by the following Claims and their equivalents. 
</p></description><claims mxw-id="PCLM44851946" ref-ucid="WO-2012118859-A1" lang="EN" load-source="patent-office"><claim id="clm-0001" num="0001"><!-- EPO <DP n="17"/>--><claim-text>CLAIMS </claim-text><claim-text>1. A method for enhancing register transfer level (RTL) simulation, the method comprising: </claim-text><claim-text> accessing an RTL file and a sideband file for a design; </claim-text><claim-text> identifying design constraints in the sideband file, the design constraints including multi-cycle paths; </claim-text><claim-text> using a computer, modifying the design by </claim-text><claim-text>duplicating portions of the multi-cycle paths to create modified multi-cycle paths, inserting delays in the modified multi-cycle paths, and cutting the multi-cycle paths from their sources; and </claim-text><claim-text> simulating the modified design during the RTL simulation . </claim-text><claim-text>2. The method of Claim 1, wherein duplicating portions of the multi-cycle paths includes duplicating certain combinational logic of the multi-cycle paths. </claim-text><claim-text>3. The method of Claim 2, wherein duplicating portions of the multi-cycle paths includes duplicating all combinational logic of the multi-cycle paths. . The method of Claim 2 , wherein the delays are controllable . </claim-text><claim-text>5. The method of Claim 2 , wherein the delays are selectable by a user. </claim-text><claim-text>6. The method of Claim 2, wherein each delay is within a range specified by a user, and is usable for one or more RTL simulations. 
<!-- EPO <DP n="18"/>-->
</claim-text><claim-text>7. The method of Claim 2 , wherein each delay is less than a maximum delay specified by a user, and is usable for one or more RTL simulations. </claim-text><claim-text>8. A computer-readable medium storing computer- executable instructions for enhancing register transfer level (RTL) simulation, which when executed by a computer performs steps comprising: </claim-text><claim-text> accessing an RTL file and a sideband file for a design; </claim-text><claim-text> identifying design constraints in the sideband file, the design constraints including multi-cycle paths; </claim-text><claim-text> modifying the design by duplicating portions of the multi-cycle paths to create modified multi-cycle paths, inserting delays in the modified multi-cycle paths, and cutting the multi-cycle paths from their sources; and </claim-text><claim-text> simulating the modified design during the RTL simulation. </claim-text><claim-text>9. The computer-readable medium of Claim 8, wherein duplicating portions of the multi-cycle paths includes duplicating certain combinational logic of the multicycle paths . </claim-text><claim-text>10. The computer-readable medium of Claim 9, wherein duplicating portions of the multi-cycle paths includes duplicating all combinational logic of the multi-cycle paths. </claim-text><claim-text>11. The computer-readable medium of Claim 9, wherein the delays are controllable. </claim-text><claim-text>12. The computer-readable medium of Claim 9, wherein the delays are selectable by a user. 
<!-- EPO <DP n="19"/>-->
</claim-text><claim-text>13. The computer-readable medium of Claim 9, wherein each delay is within a range specified by a user, and is usable for one or more RTL simulations. </claim-text><claim-text>14. The computer-readable medium of Claim 9, wherein each delay is less than a maximum delay specified by a user, and is usable for one or more RTL simulations. </claim-text><claim-text>15. A system for enhancing register transfer level (RTL) simulation, the system including a processor configured to perform steps comprising: </claim-text><claim-text> accessing an RTL file and a sideband file for a design; </claim-text><claim-text> identifying design constraints in the sideband file, the design constraints including multi-cycle paths; </claim-text><claim-text> using a computer, modifying the design by </claim-text><claim-text>duplicating portions of the multi-cycle paths to create modified multi-cycle paths, inserting delays in the modified multi-cycle paths, and cutting the multi-cycle paths from their sources ; and </claim-text><claim-text> simulating the modified design during the RTL simulation . </claim-text><claim-text>16. The system of Claim 15, wherein duplicating portions of the multi-cycle paths includes duplicating certain combinational logic of the multi-cycle paths. </claim-text><claim-text>17. The system of Claim 16, wherein duplicating portions of the multi-cycle paths includes duplicating all combinational logic of the multi-cycle paths. </claim-text><claim-text>18. The system of Claim 16, wherein the delays are controllable . 
<!-- EPO <DP n="20"/>-->
</claim-text><claim-text>19. The system of Claim 16, wherein the delays are selectable by a user. </claim-text><claim-text>20. The system of Claim 16, wherein each delay is within a range specified by a user, and is usable for one or more RTL simulations. </claim-text><claim-text>21. The system of Claim 16, wherein each delay is less than a maximum delay specified by a user, and is usable for one or more RTL simulations. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
