

================================================================
== Vitis HLS Report for 'hash_table_top'
================================================================
* Date:           Sat Mar 18 14:41:25 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        hash_table_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.319 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       86|  3.200 ns|  0.275 us|    2|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 11 6 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xor_ln885_loc = alloca i64 1"   --->   Operation 15 'alloca' 'xor_ln885_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs_loc = alloca i64 1"   --->   Operation 16 'alloca' 'rhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %s_axis_lup_req, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %s_axis_lup_req"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %s_axis_upd_req, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i144 %s_axis_upd_req"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %m_axis_lup_rsp, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i120 %m_axis_lup_rsp"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i152 %m_axis_upd_rsp, void @empty_5, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i152 %m_axis_upd_rsp"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %regInsertFailureCount"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %regInsertFailureCount, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_8, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 29 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_7, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 30 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_6, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 31 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_5, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 32 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_4, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 33 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_3, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 34 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_2, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 35 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables_1, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 36 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i64 %cuckooTables, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 37 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_17, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 38 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_16, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 39 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_15, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 40 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_14, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 41 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_13, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 42 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_12, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 43 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_11, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 44 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_10, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 45 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i16 %cuckooTables_9, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 46 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_26, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 47 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_25, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 48 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_24, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 49 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_23, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 50 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_22, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 51 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_21, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 52 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_20, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 53 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_19, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 54 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln210 = specmemcore void @_ssdm_op_SpecMemCore, i1 %cuckooTables_18, i64 666, i64 22, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:210]   --->   Operation 55 'specmemcore' 'specmemcore_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %s_axis_lup_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 56 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp, void, void %_ifconv432" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:214]   --->   Operation 57 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i144P128A, i144 %s_axis_upd_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 58 'nbreadreq' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %tmp_1, void %._crit_edge, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:220]   --->   Operation 59 'br' 'br_ln220' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%s_axis_upd_req_read = read i144 @_ssdm_op_Read.axis.volatile.i144P128A, i144 %s_axis_upd_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 60 'read' 's_axis_upd_req_read' <Predicate = (!tmp & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_op = trunc i144 %s_axis_upd_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 61 'trunc' 'tmp_op' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%request_key_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i144.i32.i32, i144 %s_axis_upd_req_read, i32 32, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 62 'partselect' 'request_key_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%request_value_V = partselect i16 @_ssdm_op_PartSelect.i16.i144.i32.i32, i144 %s_axis_upd_req_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'partselect' 'request_value_V' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_source = partselect i32 @_ssdm_op_PartSelect.i32.i144.i32.i32, i144 %s_axis_upd_req_read, i32 112, i32 143" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 64 'partselect' 'tmp_source' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln223 = icmp_eq  i32 %tmp_op, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:223]   --->   Operation 65 'icmp' 'icmp_ln223' <Predicate = (!tmp & tmp_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %_ifconv435, void %codeRepl" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:223]   --->   Operation 66 'br' 'br_ln223' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%victimBit_V_load = load i1 %victimBit_V"   --->   Operation 67 'load' 'victimBit_V_load' <Predicate = (!tmp & tmp_1 & icmp_ln223)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.38ns)   --->   "%targetBlock = call i1 @hash_table_top_Pipeline_insertLoop, i1 %victimBit_V_load, i64 %request_key_V_1, i16 %request_value_V, i1 %rhs_loc, i1 %xor_ln885_loc, i64 %cuckooTables, i16 %cuckooTables_9, i1 %cuckooTables_18, i64 %cuckooTables_1, i16 %cuckooTables_10, i1 %cuckooTables_19, i64 %cuckooTables_2, i16 %cuckooTables_11, i1 %cuckooTables_20, i64 %cuckooTables_3, i16 %cuckooTables_12, i1 %cuckooTables_21, i64 %cuckooTables_4, i16 %cuckooTables_13, i1 %cuckooTables_22, i64 %cuckooTables_5, i16 %cuckooTables_14, i1 %cuckooTables_23, i64 %cuckooTables_6, i16 %cuckooTables_15, i1 %cuckooTables_24, i64 %cuckooTables_7, i16 %cuckooTables_16, i1 %cuckooTables_25, i64 %cuckooTables_8, i16 %cuckooTables_17, i1 %cuckooTables_26"   --->   Operation 68 'call' 'targetBlock' <Predicate = (!tmp & tmp_1 & icmp_ln223)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%s_axis_lup_req_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %s_axis_lup_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 69 'read' 's_axis_lup_req_read' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%request_key_V = trunc i96 %s_axis_lup_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 70 'trunc' 'request_key_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%request_source = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %s_axis_lup_req_read, i32 64, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 71 'partselect' 'request_source' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.14ns)   --->   "%call_ret1 = call i54 @calculate_hashes, i64 %request_key_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 72 'call' 'call_ret1' <Predicate = (tmp)> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%hashes_V = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 73 'extractvalue' 'hashes_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%hashes_V_1 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 74 'extractvalue' 'hashes_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%hashes_V_2 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 75 'extractvalue' 'hashes_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%hashes_V_3 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 76 'extractvalue' 'hashes_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%hashes_V_4 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 77 'extractvalue' 'hashes_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%hashes_V_5 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 78 'extractvalue' 'hashes_V_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%hashes_V_6 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 79 'extractvalue' 'hashes_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%hashes_V_7 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 80 'extractvalue' 'hashes_V_7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hashes_V_8 = extractvalue i54 %call_ret1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69]   --->   Operation 81 'extractvalue' 'hashes_V_8' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 82 [1/1] (2.14ns)   --->   "%call_ret = call i54 @calculate_hashes, i64 %request_key_V_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 82 'call' 'call_ret' <Predicate = true> <Delay = 2.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%hashes_V_9 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 83 'extractvalue' 'hashes_V_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%hashes_V_10 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 84 'extractvalue' 'hashes_V_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%hashes_V_11 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 85 'extractvalue' 'hashes_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%hashes_V_12 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 86 'extractvalue' 'hashes_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%hashes_V_13 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 87 'extractvalue' 'hashes_V_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%hashes_V_14 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 88 'extractvalue' 'hashes_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%hashes_V_15 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 89 'extractvalue' 'hashes_V_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%hashes_V_16 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 90 'extractvalue' 'hashes_V_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%hashes_V_17 = extractvalue i54 %call_ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182]   --->   Operation 91 'extractvalue' 'hashes_V_17' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln587_9 = zext i6 %hashes_V_9"   --->   Operation 92 'zext' 'zext_ln587_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%cuckooTables_addr_1 = getelementptr i64 %cuckooTables, i64 0, i64 %zext_ln587_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 93 'getelementptr' 'cuckooTables_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.20ns)   --->   "%cuckooTables_load_1 = load i6 %cuckooTables_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 94 'load' 'cuckooTables_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%cuckooTables_18_addr_1 = getelementptr i1 %cuckooTables_18, i64 0, i64 %zext_ln587_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 95 'getelementptr' 'cuckooTables_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (1.17ns)   --->   "%cuckooTables_18_load_1 = load i6 %cuckooTables_18_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 96 'load' 'cuckooTables_18_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln587_10 = zext i6 %hashes_V_10"   --->   Operation 97 'zext' 'zext_ln587_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%cuckooTables_1_addr_1 = getelementptr i64 %cuckooTables_1, i64 0, i64 %zext_ln587_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 98 'getelementptr' 'cuckooTables_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (1.20ns)   --->   "%cuckooTables_1_load_1 = load i6 %cuckooTables_1_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 99 'load' 'cuckooTables_1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%cuckooTables_19_addr_1 = getelementptr i1 %cuckooTables_19, i64 0, i64 %zext_ln587_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 100 'getelementptr' 'cuckooTables_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.17ns)   --->   "%cuckooTables_19_load_1 = load i6 %cuckooTables_19_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 101 'load' 'cuckooTables_19_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln587_11 = zext i6 %hashes_V_11"   --->   Operation 102 'zext' 'zext_ln587_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%cuckooTables_2_addr_1 = getelementptr i64 %cuckooTables_2, i64 0, i64 %zext_ln587_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 103 'getelementptr' 'cuckooTables_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.20ns)   --->   "%cuckooTables_2_load_1 = load i6 %cuckooTables_2_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 104 'load' 'cuckooTables_2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%cuckooTables_20_addr_1 = getelementptr i1 %cuckooTables_20, i64 0, i64 %zext_ln587_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 105 'getelementptr' 'cuckooTables_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.17ns)   --->   "%cuckooTables_20_load_1 = load i6 %cuckooTables_20_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 106 'load' 'cuckooTables_20_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln587_12 = zext i6 %hashes_V_12"   --->   Operation 107 'zext' 'zext_ln587_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%cuckooTables_3_addr_1 = getelementptr i64 %cuckooTables_3, i64 0, i64 %zext_ln587_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 108 'getelementptr' 'cuckooTables_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.20ns)   --->   "%cuckooTables_3_load_1 = load i6 %cuckooTables_3_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 109 'load' 'cuckooTables_3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%cuckooTables_21_addr_1 = getelementptr i1 %cuckooTables_21, i64 0, i64 %zext_ln587_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 110 'getelementptr' 'cuckooTables_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (1.17ns)   --->   "%cuckooTables_21_load_1 = load i6 %cuckooTables_21_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 111 'load' 'cuckooTables_21_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln587_13 = zext i6 %hashes_V_13"   --->   Operation 112 'zext' 'zext_ln587_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%cuckooTables_4_addr_1 = getelementptr i64 %cuckooTables_4, i64 0, i64 %zext_ln587_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 113 'getelementptr' 'cuckooTables_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (1.20ns)   --->   "%cuckooTables_4_load_1 = load i6 %cuckooTables_4_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 114 'load' 'cuckooTables_4_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%cuckooTables_22_addr_1 = getelementptr i1 %cuckooTables_22, i64 0, i64 %zext_ln587_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 115 'getelementptr' 'cuckooTables_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (1.17ns)   --->   "%cuckooTables_22_load_1 = load i6 %cuckooTables_22_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 116 'load' 'cuckooTables_22_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln587_14 = zext i6 %hashes_V_14"   --->   Operation 117 'zext' 'zext_ln587_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%cuckooTables_5_addr_1 = getelementptr i64 %cuckooTables_5, i64 0, i64 %zext_ln587_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 118 'getelementptr' 'cuckooTables_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (1.20ns)   --->   "%cuckooTables_5_load_1 = load i6 %cuckooTables_5_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 119 'load' 'cuckooTables_5_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%cuckooTables_23_addr_1 = getelementptr i1 %cuckooTables_23, i64 0, i64 %zext_ln587_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 120 'getelementptr' 'cuckooTables_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (1.17ns)   --->   "%cuckooTables_23_load_1 = load i6 %cuckooTables_23_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 121 'load' 'cuckooTables_23_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln587_15 = zext i6 %hashes_V_15"   --->   Operation 122 'zext' 'zext_ln587_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%cuckooTables_6_addr_1 = getelementptr i64 %cuckooTables_6, i64 0, i64 %zext_ln587_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 123 'getelementptr' 'cuckooTables_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (1.20ns)   --->   "%cuckooTables_6_load_1 = load i6 %cuckooTables_6_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 124 'load' 'cuckooTables_6_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%cuckooTables_24_addr_1 = getelementptr i1 %cuckooTables_24, i64 0, i64 %zext_ln587_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 125 'getelementptr' 'cuckooTables_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (1.17ns)   --->   "%cuckooTables_24_load_1 = load i6 %cuckooTables_24_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 126 'load' 'cuckooTables_24_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln587_16 = zext i6 %hashes_V_16"   --->   Operation 127 'zext' 'zext_ln587_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%cuckooTables_7_addr_1 = getelementptr i64 %cuckooTables_7, i64 0, i64 %zext_ln587_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 128 'getelementptr' 'cuckooTables_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.20ns)   --->   "%cuckooTables_7_load_1 = load i6 %cuckooTables_7_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 129 'load' 'cuckooTables_7_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%cuckooTables_25_addr_1 = getelementptr i1 %cuckooTables_25, i64 0, i64 %zext_ln587_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 130 'getelementptr' 'cuckooTables_25_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (1.17ns)   --->   "%cuckooTables_25_load_1 = load i6 %cuckooTables_25_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 131 'load' 'cuckooTables_25_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln587_17 = zext i6 %hashes_V_17"   --->   Operation 132 'zext' 'zext_ln587_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%cuckooTables_8_addr_1 = getelementptr i64 %cuckooTables_8, i64 0, i64 %zext_ln587_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 133 'getelementptr' 'cuckooTables_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [2/2] (1.20ns)   --->   "%cuckooTables_8_load_1 = load i6 %cuckooTables_8_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 134 'load' 'cuckooTables_8_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%cuckooTables_26_addr_1 = getelementptr i1 %cuckooTables_26, i64 0, i64 %zext_ln587_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 135 'getelementptr' 'cuckooTables_26_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.17ns)   --->   "%cuckooTables_26_load_1 = load i6 %cuckooTables_26_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 136 'load' 'cuckooTables_26_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 137 [1/2] (1.20ns)   --->   "%cuckooTables_load_1 = load i6 %cuckooTables_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 137 'load' 'cuckooTables_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 138 [1/2] (1.17ns)   --->   "%cuckooTables_18_load_1 = load i6 %cuckooTables_18_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 138 'load' 'cuckooTables_18_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 139 [1/1] (1.06ns)   --->   "%icmp_ln1064_8 = icmp_eq  i64 %cuckooTables_load_1, i64 %request_key_V_1"   --->   Operation 139 'icmp' 'icmp_ln1064_8' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/2] (1.20ns)   --->   "%cuckooTables_1_load_1 = load i6 %cuckooTables_1_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 140 'load' 'cuckooTables_1_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 141 [1/2] (1.17ns)   --->   "%cuckooTables_19_load_1 = load i6 %cuckooTables_19_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 141 'load' 'cuckooTables_19_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 142 [1/1] (1.06ns)   --->   "%icmp_ln1064_9 = icmp_eq  i64 %cuckooTables_1_load_1, i64 %request_key_V_1"   --->   Operation 142 'icmp' 'icmp_ln1064_9' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/2] (1.20ns)   --->   "%cuckooTables_2_load_1 = load i6 %cuckooTables_2_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 143 'load' 'cuckooTables_2_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 144 [1/2] (1.17ns)   --->   "%cuckooTables_20_load_1 = load i6 %cuckooTables_20_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 144 'load' 'cuckooTables_20_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 145 [1/1] (1.06ns)   --->   "%icmp_ln1064_10 = icmp_eq  i64 %cuckooTables_2_load_1, i64 %request_key_V_1"   --->   Operation 145 'icmp' 'icmp_ln1064_10' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/2] (1.20ns)   --->   "%cuckooTables_3_load_1 = load i6 %cuckooTables_3_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 146 'load' 'cuckooTables_3_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 147 [1/2] (1.17ns)   --->   "%cuckooTables_21_load_1 = load i6 %cuckooTables_21_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 147 'load' 'cuckooTables_21_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 148 [1/1] (1.06ns)   --->   "%icmp_ln1064_11 = icmp_eq  i64 %cuckooTables_3_load_1, i64 %request_key_V_1"   --->   Operation 148 'icmp' 'icmp_ln1064_11' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (1.20ns)   --->   "%cuckooTables_4_load_1 = load i6 %cuckooTables_4_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 149 'load' 'cuckooTables_4_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 150 [1/2] (1.17ns)   --->   "%cuckooTables_22_load_1 = load i6 %cuckooTables_22_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 150 'load' 'cuckooTables_22_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 151 [1/1] (1.06ns)   --->   "%icmp_ln1064_12 = icmp_eq  i64 %cuckooTables_4_load_1, i64 %request_key_V_1"   --->   Operation 151 'icmp' 'icmp_ln1064_12' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (1.20ns)   --->   "%cuckooTables_5_load_1 = load i6 %cuckooTables_5_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 152 'load' 'cuckooTables_5_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 153 [1/2] (1.17ns)   --->   "%cuckooTables_23_load_1 = load i6 %cuckooTables_23_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 153 'load' 'cuckooTables_23_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 154 [1/1] (1.06ns)   --->   "%icmp_ln1064_13 = icmp_eq  i64 %cuckooTables_5_load_1, i64 %request_key_V_1"   --->   Operation 154 'icmp' 'icmp_ln1064_13' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/2] (1.20ns)   --->   "%cuckooTables_6_load_1 = load i6 %cuckooTables_6_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 155 'load' 'cuckooTables_6_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 156 [1/2] (1.17ns)   --->   "%cuckooTables_24_load_1 = load i6 %cuckooTables_24_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 156 'load' 'cuckooTables_24_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 157 [1/1] (1.06ns)   --->   "%icmp_ln1064_14 = icmp_eq  i64 %cuckooTables_6_load_1, i64 %request_key_V_1"   --->   Operation 157 'icmp' 'icmp_ln1064_14' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/2] (1.20ns)   --->   "%cuckooTables_7_load_1 = load i6 %cuckooTables_7_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 158 'load' 'cuckooTables_7_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 159 [1/2] (1.17ns)   --->   "%cuckooTables_25_load_1 = load i6 %cuckooTables_25_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 159 'load' 'cuckooTables_25_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 160 [1/1] (1.06ns)   --->   "%icmp_ln1064_15 = icmp_eq  i64 %cuckooTables_7_load_1, i64 %request_key_V_1"   --->   Operation 160 'icmp' 'icmp_ln1064_15' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/2] (1.20ns)   --->   "%cuckooTables_8_load_1 = load i6 %cuckooTables_8_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 161 'load' 'cuckooTables_8_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 162 [1/2] (1.17ns)   --->   "%cuckooTables_26_load_1 = load i6 %cuckooTables_26_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 162 'load' 'cuckooTables_26_load_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_4 : Operation 163 [1/1] (1.06ns)   --->   "%icmp_ln1064_16 = icmp_eq  i64 %cuckooTables_8_load_1, i64 %request_key_V_1"   --->   Operation 163 'icmp' 'icmp_ln1064_16' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i144 %s_axis_upd_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 164 'trunc' 'trunc_ln173' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln187)   --->   "%xor_ln188 = xor i1 %icmp_ln1064_8, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 165 'xor' 'xor_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187 = and i1 %cuckooTables_18_load_1, i1 %xor_ln188" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 166 'and' 'and_ln187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln187)   --->   "%response_success = and i1 %cuckooTables_18_load_1, i1 %icmp_ln1064_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 167 'and' 'response_success' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187, i6 %cuckooTables_18_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 168 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_2)   --->   "%xor_ln188_1 = xor i1 %icmp_ln1064_9, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 169 'xor' 'xor_ln188_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_2 = and i1 %cuckooTables_19_load_1, i1 %xor_ln188_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 170 'and' 'and_ln187_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln187)   --->   "%and_ln187_3 = and i1 %cuckooTables_19_load_1, i1 %icmp_ln1064_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 171 'and' 'and_ln187_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_2, i6 %cuckooTables_19_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 172 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_4)   --->   "%xor_ln188_2 = xor i1 %icmp_ln1064_10, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 173 'xor' 'xor_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_4 = and i1 %cuckooTables_20_load_1, i1 %xor_ln188_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 174 'and' 'and_ln187_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_2)   --->   "%and_ln187_5 = and i1 %cuckooTables_20_load_1, i1 %icmp_ln1064_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 175 'and' 'and_ln187_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_4, i6 %cuckooTables_20_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 176 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_6)   --->   "%xor_ln188_3 = xor i1 %icmp_ln1064_11, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 177 'xor' 'xor_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_6 = and i1 %cuckooTables_21_load_1, i1 %xor_ln188_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 178 'and' 'and_ln187_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_2)   --->   "%and_ln187_7 = and i1 %cuckooTables_21_load_1, i1 %icmp_ln1064_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 179 'and' 'and_ln187_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_6, i6 %cuckooTables_21_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 180 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_8)   --->   "%xor_ln188_4 = xor i1 %icmp_ln1064_12, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 181 'xor' 'xor_ln188_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_8 = and i1 %cuckooTables_22_load_1, i1 %xor_ln188_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 182 'and' 'and_ln187_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node response_success_1)   --->   "%and_ln187_9 = and i1 %cuckooTables_22_load_1, i1 %icmp_ln1064_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 183 'and' 'and_ln187_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_8, i6 %cuckooTables_22_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 184 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_10)   --->   "%xor_ln188_5 = xor i1 %icmp_ln1064_13, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 185 'xor' 'xor_ln188_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_10 = and i1 %cuckooTables_23_load_1, i1 %xor_ln188_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 186 'and' 'and_ln187_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node response_success_1)   --->   "%and_ln187_11 = and i1 %cuckooTables_23_load_1, i1 %icmp_ln1064_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 187 'and' 'and_ln187_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_10, i6 %cuckooTables_23_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 188 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_12)   --->   "%xor_ln188_6 = xor i1 %icmp_ln1064_14, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 189 'xor' 'xor_ln188_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_12 = and i1 %cuckooTables_24_load_1, i1 %xor_ln188_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 190 'and' 'and_ln187_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_5)   --->   "%and_ln187_13 = and i1 %cuckooTables_24_load_1, i1 %icmp_ln1064_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 191 'and' 'and_ln187_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_12, i6 %cuckooTables_24_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 192 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_14)   --->   "%xor_ln188_7 = xor i1 %icmp_ln1064_15, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 193 'xor' 'xor_ln188_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_14 = and i1 %cuckooTables_25_load_1, i1 %xor_ln188_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 194 'and' 'and_ln187_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_5)   --->   "%and_ln187_15 = and i1 %cuckooTables_25_load_1, i1 %icmp_ln1064_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 195 'and' 'and_ln187_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_14, i6 %cuckooTables_25_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 196 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node and_ln187_16)   --->   "%xor_ln188_8 = xor i1 %icmp_ln1064_16, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188]   --->   Operation 197 'xor' 'xor_ln188_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln187_16 = and i1 %cuckooTables_26_load_1, i1 %xor_ln188_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 198 'and' 'and_ln187_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_5)   --->   "%and_ln187_17 = and i1 %cuckooTables_26_load_1, i1 %icmp_ln1064_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 199 'and' 'and_ln187_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln187 = or i1 %response_success, i1 %and_ln187_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 200 'or' 'or_ln187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_2)   --->   "%or_ln187_1 = or i1 %and_ln187_5, i1 %and_ln187_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 201 'or' 'or_ln187_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln187_2 = or i1 %or_ln187_1, i1 %or_ln187" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 202 'or' 'or_ln187_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node response_success_1)   --->   "%or_ln187_3 = or i1 %and_ln187_9, i1 %and_ln187_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 203 'or' 'or_ln187_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln187_5)   --->   "%or_ln187_4 = or i1 %and_ln187_15, i1 %and_ln187_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 204 'or' 'or_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln187_5 = or i1 %or_ln187_4, i1 %and_ln187_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 205 'or' 'or_ln187_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node response_success_1)   --->   "%or_ln187_6 = or i1 %or_ln187_5, i1 %or_ln187_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 206 'or' 'or_ln187_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.12ns) (out node of the LUT)   --->   "%response_success_1 = or i1 %or_ln187_6, i1 %or_ln187_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187]   --->   Operation 207 'or' 'response_success_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (1.17ns)   --->   "%store_ln193 = store i1 %and_ln187_16, i6 %cuckooTables_26_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193]   --->   Operation 208 'store' 'store_ln193' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln173_5 = bitconcatenate i145 @_ssdm_op_BitConcatenate.i145.i32.i1.i112, i32 %tmp_source, i1 %response_success_1, i112 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 209 'bitconcatenate' 'or_ln173_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i145 %or_ln173_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 210 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i152P128A, i152 %m_axis_upd_rsp, i152 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 211 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 212 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i152P128A, i152 %m_axis_upd_rsp, i152 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 212 'write' 'write_ln173' <Predicate = (!tmp & tmp_1 & !icmp_ln223)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 213 'br' 'br_ln0' <Predicate = (!tmp & tmp_1 & !icmp_ln223)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln233 = br void %._crit_edge" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:233]   --->   Operation 214 'br' 'br_ln233' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10hash_tableILi64ELi16EEvRN3hls6streamI11htLookupReqIXT_EELi0EEERNS1_I11htUpdateReqIXT_EXT0_EELi0EEERNS1_I12htLookupRespIXT_EXT0_EELi0EEERNS1_I12htUpdateRespIXT_EXT0_EELi0EEER7ap_uintILi16EE.exit"   --->   Operation 215 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 216 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i120P128A, i120 %m_axis_lup_rsp, i120 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 216 'write' 'write_ln173' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln219 = br void %_Z10hash_tableILi64ELi16EEvRN3hls6streamI11htLookupReqIXT_EELi0EEERNS1_I11htUpdateReqIXT_EXT0_EELi0EEERNS1_I12htLookupRespIXT_EXT0_EELi0EEERNS1_I12htUpdateRespIXT_EXT0_EELi0EEER7ap_uintILi16EE.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:219]   --->   Operation 217 'br' 'br_ln219' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln259 = ret" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:259]   --->   Operation 218 'ret' 'ret_ln259' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 0.38>
ST_7 : Operation 219 [1/2] (0.38ns)   --->   "%targetBlock = call i1 @hash_table_top_Pipeline_insertLoop, i1 %victimBit_V_load, i64 %request_key_V_1, i16 %request_value_V, i1 %rhs_loc, i1 %xor_ln885_loc, i64 %cuckooTables, i16 %cuckooTables_9, i1 %cuckooTables_18, i64 %cuckooTables_1, i16 %cuckooTables_10, i1 %cuckooTables_19, i64 %cuckooTables_2, i16 %cuckooTables_11, i1 %cuckooTables_20, i64 %cuckooTables_3, i16 %cuckooTables_12, i1 %cuckooTables_21, i64 %cuckooTables_4, i16 %cuckooTables_13, i1 %cuckooTables_22, i64 %cuckooTables_5, i16 %cuckooTables_14, i1 %cuckooTables_23, i64 %cuckooTables_6, i16 %cuckooTables_15, i1 %cuckooTables_24, i64 %cuckooTables_7, i16 %cuckooTables_16, i1 %cuckooTables_25, i64 %cuckooTables_8, i16 %cuckooTables_17, i1 %cuckooTables_26"   --->   Operation 219 'call' 'targetBlock' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 2> <Delay = 0.78>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%insertFailureCounter_load = load i16 %insertFailureCounter" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:111]   --->   Operation 220 'load' 'insertFailureCounter_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %regInsertFailureCount, i16 %insertFailureCounter_load" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:111]   --->   Operation 221 'write' 'write_ln111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%rhs_loc_load = load i1 %rhs_loc"   --->   Operation 222 'load' 'rhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%xor_ln885_loc_load = load i1 %xor_ln885_loc"   --->   Operation 223 'load' 'xor_ln885_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %targetBlock, void %.thread, void"   --->   Operation 224 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.38ns)   --->   "%store_ln232 = store i1 %xor_ln885_loc_load, i1 %victimBit_V"   --->   Operation 225 'store' 'store_ln232' <Predicate = (!targetBlock)> <Delay = 0.38>
ST_8 : Operation 226 [1/1] (0.38ns)   --->   "%br_ln159 = br void %_Z6insertILi64ELi16EE12htUpdateRespIXT_EXT0_EE11htUpdateReqIXT_EXT0_EER7ap_uintILi16EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:159]   --->   Operation 226 'br' 'br_ln159' <Predicate = (!targetBlock)> <Delay = 0.38>
ST_8 : Operation 227 [1/1] (0.38ns)   --->   "%store_ln232 = store i1 %rhs_loc_load, i1 %victimBit_V"   --->   Operation 227 'store' 'store_ln232' <Predicate = (targetBlock)> <Delay = 0.38>
ST_8 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln162 = add i16 %insertFailureCounter_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:162]   --->   Operation 228 'add' 'add_ln162' <Predicate = (targetBlock)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln162 = store i16 %add_ln162, i16 %insertFailureCounter" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:162]   --->   Operation 229 'store' 'store_ln162' <Predicate = (targetBlock)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.38ns)   --->   "%br_ln163 = br void %_Z6insertILi64ELi16EE12htUpdateRespIXT_EXT0_EE11htUpdateReqIXT_EXT0_EER7ap_uintILi16EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:163]   --->   Operation 230 'br' 'br_ln163' <Predicate = (targetBlock)> <Delay = 0.38>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%response3_i_3_2569 = phi i1 1, void %.thread, i1 0, void"   --->   Operation 231 'phi' 'response3_i_3_2569' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i80 @_ssdm_op_PartSelect.i80.i144.i32.i32, i144 %s_axis_upd_req_read, i32 32, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 232 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%or_ln173_4 = bitconcatenate i145 @_ssdm_op_BitConcatenate.i145.i32.i1.i80.i32, i32 %tmp_source, i1 %response3_i_3_2569, i80 %tmp_7, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 233 'bitconcatenate' 'or_ln173_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i145 %or_ln173_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 234 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i152P128A, i152 %m_axis_upd_rsp, i152 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 235 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 236 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i152P128A, i152 %m_axis_upd_rsp, i152 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 236 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln227 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:227]   --->   Operation 237 'br' 'br_ln227' <Predicate = true> <Delay = 0.00>

State 11 <SV = 1> <Delay = 1.20>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i6 %hashes_V"   --->   Operation 238 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%cuckooTables_addr = getelementptr i64 %cuckooTables, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 239 'getelementptr' 'cuckooTables_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [2/2] (1.20ns)   --->   "%cuckooTables_load = load i6 %cuckooTables_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 240 'load' 'cuckooTables_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%cuckooTables_9_addr = getelementptr i16 %cuckooTables_9, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 241 'getelementptr' 'cuckooTables_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [2/2] (1.17ns)   --->   "%cuckooTables_9_load = load i6 %cuckooTables_9_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 242 'load' 'cuckooTables_9_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%cuckooTables_18_addr = getelementptr i1 %cuckooTables_18, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 243 'getelementptr' 'cuckooTables_18_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [2/2] (1.17ns)   --->   "%cuckooTables_18_load = load i6 %cuckooTables_18_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 244 'load' 'cuckooTables_18_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i6 %hashes_V_1"   --->   Operation 245 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%cuckooTables_1_addr = getelementptr i64 %cuckooTables_1, i64 0, i64 %zext_ln587_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 246 'getelementptr' 'cuckooTables_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [2/2] (1.20ns)   --->   "%cuckooTables_1_load = load i6 %cuckooTables_1_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 247 'load' 'cuckooTables_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%cuckooTables_10_addr = getelementptr i16 %cuckooTables_10, i64 0, i64 %zext_ln587_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 248 'getelementptr' 'cuckooTables_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [2/2] (1.17ns)   --->   "%currentEntries_value_V = load i6 %cuckooTables_10_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 249 'load' 'currentEntries_value_V' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%cuckooTables_19_addr = getelementptr i1 %cuckooTables_19, i64 0, i64 %zext_ln587_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 250 'getelementptr' 'cuckooTables_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [2/2] (1.17ns)   --->   "%cuckooTables_19_load = load i6 %cuckooTables_19_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 251 'load' 'cuckooTables_19_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i6 %hashes_V_2"   --->   Operation 252 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%cuckooTables_2_addr = getelementptr i64 %cuckooTables_2, i64 0, i64 %zext_ln587_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 253 'getelementptr' 'cuckooTables_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [2/2] (1.20ns)   --->   "%cuckooTables_2_load = load i6 %cuckooTables_2_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 254 'load' 'cuckooTables_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%cuckooTables_11_addr = getelementptr i16 %cuckooTables_11, i64 0, i64 %zext_ln587_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 255 'getelementptr' 'cuckooTables_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [2/2] (1.17ns)   --->   "%currentEntries_value_V_1 = load i6 %cuckooTables_11_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 256 'load' 'currentEntries_value_V_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%cuckooTables_20_addr = getelementptr i1 %cuckooTables_20, i64 0, i64 %zext_ln587_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 257 'getelementptr' 'cuckooTables_20_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [2/2] (1.17ns)   --->   "%cuckooTables_20_load = load i6 %cuckooTables_20_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 258 'load' 'cuckooTables_20_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i6 %hashes_V_3"   --->   Operation 259 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%cuckooTables_3_addr = getelementptr i64 %cuckooTables_3, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 260 'getelementptr' 'cuckooTables_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [2/2] (1.20ns)   --->   "%cuckooTables_3_load = load i6 %cuckooTables_3_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 261 'load' 'cuckooTables_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%cuckooTables_12_addr = getelementptr i16 %cuckooTables_12, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 262 'getelementptr' 'cuckooTables_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [2/2] (1.17ns)   --->   "%currentEntries_value_V_2 = load i6 %cuckooTables_12_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 263 'load' 'currentEntries_value_V_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%cuckooTables_21_addr = getelementptr i1 %cuckooTables_21, i64 0, i64 %zext_ln587_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 264 'getelementptr' 'cuckooTables_21_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [2/2] (1.17ns)   --->   "%cuckooTables_21_load = load i6 %cuckooTables_21_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 265 'load' 'cuckooTables_21_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 12 <SV = 2> <Delay = 2.26>
ST_12 : Operation 266 [1/2] (1.20ns)   --->   "%cuckooTables_load = load i6 %cuckooTables_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 266 'load' 'cuckooTables_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 267 [1/2] (1.17ns)   --->   "%cuckooTables_9_load = load i6 %cuckooTables_9_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 267 'load' 'cuckooTables_9_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 268 [1/2] (1.17ns)   --->   "%cuckooTables_18_load = load i6 %cuckooTables_18_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 268 'load' 'cuckooTables_18_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 269 [1/1] (1.06ns)   --->   "%icmp_ln76 = icmp_ne  i64 %cuckooTables_load, i64 %request_key_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 269 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/2] (1.20ns)   --->   "%cuckooTables_1_load = load i6 %cuckooTables_1_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 270 'load' 'cuckooTables_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 271 [1/2] (1.17ns)   --->   "%currentEntries_value_V = load i6 %cuckooTables_10_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 271 'load' 'currentEntries_value_V' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 272 [1/2] (1.17ns)   --->   "%cuckooTables_19_load = load i6 %cuckooTables_19_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 272 'load' 'cuckooTables_19_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 273 [1/1] (1.06ns)   --->   "%icmp_ln1064 = icmp_eq  i64 %cuckooTables_1_load, i64 %request_key_V"   --->   Operation 273 'icmp' 'icmp_ln1064' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/2] (1.20ns)   --->   "%cuckooTables_2_load = load i6 %cuckooTables_2_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 274 'load' 'cuckooTables_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 275 [1/2] (1.17ns)   --->   "%currentEntries_value_V_1 = load i6 %cuckooTables_11_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 275 'load' 'currentEntries_value_V_1' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 276 [1/2] (1.17ns)   --->   "%cuckooTables_20_load = load i6 %cuckooTables_20_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 276 'load' 'cuckooTables_20_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 277 [1/1] (1.06ns)   --->   "%icmp_ln1064_1 = icmp_eq  i64 %cuckooTables_2_load, i64 %request_key_V"   --->   Operation 277 'icmp' 'icmp_ln1064_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/2] (1.20ns)   --->   "%cuckooTables_3_load = load i6 %cuckooTables_3_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 278 'load' 'cuckooTables_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 279 [1/2] (1.17ns)   --->   "%currentEntries_value_V_2 = load i6 %cuckooTables_12_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 279 'load' 'currentEntries_value_V_2' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 280 [1/2] (1.17ns)   --->   "%cuckooTables_21_load = load i6 %cuckooTables_21_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 280 'load' 'cuckooTables_21_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 281 [1/1] (1.06ns)   --->   "%icmp_ln1064_2 = icmp_eq  i64 %cuckooTables_3_load, i64 %request_key_V"   --->   Operation 281 'icmp' 'icmp_ln1064_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i6 %hashes_V_4"   --->   Operation 282 'zext' 'zext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%cuckooTables_4_addr = getelementptr i64 %cuckooTables_4, i64 0, i64 %zext_ln587_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 283 'getelementptr' 'cuckooTables_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [2/2] (1.20ns)   --->   "%cuckooTables_4_load = load i6 %cuckooTables_4_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 284 'load' 'cuckooTables_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%cuckooTables_13_addr = getelementptr i16 %cuckooTables_13, i64 0, i64 %zext_ln587_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 285 'getelementptr' 'cuckooTables_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [2/2] (1.17ns)   --->   "%currentEntries_value_V_3 = load i6 %cuckooTables_13_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 286 'load' 'currentEntries_value_V_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%cuckooTables_22_addr = getelementptr i1 %cuckooTables_22, i64 0, i64 %zext_ln587_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 287 'getelementptr' 'cuckooTables_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [2/2] (1.17ns)   --->   "%cuckooTables_22_load = load i6 %cuckooTables_22_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 288 'load' 'cuckooTables_22_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i6 %hashes_V_5"   --->   Operation 289 'zext' 'zext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%cuckooTables_5_addr = getelementptr i64 %cuckooTables_5, i64 0, i64 %zext_ln587_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 290 'getelementptr' 'cuckooTables_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [2/2] (1.20ns)   --->   "%cuckooTables_5_load = load i6 %cuckooTables_5_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 291 'load' 'cuckooTables_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%cuckooTables_14_addr = getelementptr i16 %cuckooTables_14, i64 0, i64 %zext_ln587_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 292 'getelementptr' 'cuckooTables_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [2/2] (1.17ns)   --->   "%currentEntries_value_V_4 = load i6 %cuckooTables_14_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 293 'load' 'currentEntries_value_V_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%cuckooTables_23_addr = getelementptr i1 %cuckooTables_23, i64 0, i64 %zext_ln587_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 294 'getelementptr' 'cuckooTables_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [2/2] (1.17ns)   --->   "%cuckooTables_23_load = load i6 %cuckooTables_23_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 295 'load' 'cuckooTables_23_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i6 %hashes_V_6"   --->   Operation 296 'zext' 'zext_ln587_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%cuckooTables_6_addr = getelementptr i64 %cuckooTables_6, i64 0, i64 %zext_ln587_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 297 'getelementptr' 'cuckooTables_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [2/2] (1.20ns)   --->   "%cuckooTables_6_load = load i6 %cuckooTables_6_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 298 'load' 'cuckooTables_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%cuckooTables_15_addr = getelementptr i16 %cuckooTables_15, i64 0, i64 %zext_ln587_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 299 'getelementptr' 'cuckooTables_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [2/2] (1.17ns)   --->   "%currentEntries_value_V_5 = load i6 %cuckooTables_15_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 300 'load' 'currentEntries_value_V_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%cuckooTables_24_addr = getelementptr i1 %cuckooTables_24, i64 0, i64 %zext_ln587_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 301 'getelementptr' 'cuckooTables_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [2/2] (1.17ns)   --->   "%cuckooTables_24_load = load i6 %cuckooTables_24_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 302 'load' 'cuckooTables_24_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i6 %hashes_V_7"   --->   Operation 303 'zext' 'zext_ln587_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%cuckooTables_7_addr = getelementptr i64 %cuckooTables_7, i64 0, i64 %zext_ln587_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 304 'getelementptr' 'cuckooTables_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [2/2] (1.20ns)   --->   "%cuckooTables_7_load = load i6 %cuckooTables_7_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 305 'load' 'cuckooTables_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%cuckooTables_16_addr = getelementptr i16 %cuckooTables_16, i64 0, i64 %zext_ln587_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 306 'getelementptr' 'cuckooTables_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [2/2] (1.17ns)   --->   "%currentEntries_value_V_6 = load i6 %cuckooTables_16_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 307 'load' 'currentEntries_value_V_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%cuckooTables_25_addr = getelementptr i1 %cuckooTables_25, i64 0, i64 %zext_ln587_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 308 'getelementptr' 'cuckooTables_25_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [2/2] (1.17ns)   --->   "%cuckooTables_25_load = load i6 %cuckooTables_25_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 309 'load' 'cuckooTables_25_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln587_8 = zext i6 %hashes_V_8"   --->   Operation 310 'zext' 'zext_ln587_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%cuckooTables_8_addr = getelementptr i64 %cuckooTables_8, i64 0, i64 %zext_ln587_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 311 'getelementptr' 'cuckooTables_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [2/2] (1.20ns)   --->   "%cuckooTables_8_load = load i6 %cuckooTables_8_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 312 'load' 'cuckooTables_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%cuckooTables_17_addr = getelementptr i16 %cuckooTables_17, i64 0, i64 %zext_ln587_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 313 'getelementptr' 'cuckooTables_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [2/2] (1.17ns)   --->   "%currentEntries_value_V_7 = load i6 %cuckooTables_17_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 314 'load' 'currentEntries_value_V_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%cuckooTables_26_addr = getelementptr i1 %cuckooTables_26, i64 0, i64 %zext_ln587_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 315 'getelementptr' 'cuckooTables_26_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [2/2] (1.17ns)   --->   "%cuckooTables_26_load = load i6 %cuckooTables_26_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 316 'load' 'cuckooTables_26_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 13 <SV = 3> <Delay = 2.26>
ST_13 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln71)   --->   "%xor_ln76 = xor i1 %cuckooTables_18_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 317 'xor' 'xor_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln71)   --->   "%slot = or i1 %icmp_ln76, i1 %xor_ln76" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 318 'or' 'slot' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln71 = select i1 %slot, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:71]   --->   Operation 319 'select' 'select_ln71' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node slot_9)   --->   "%select_ln76 = select i1 %icmp_ln1064, i2 1, i2 %select_ln71" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 320 'select' 'select_ln76' <Predicate = (cuckooTables_19_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%slot_9 = select i1 %cuckooTables_19_load, i2 %select_ln76, i2 %select_ln71" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 321 'select' 'slot_9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i2 %slot_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:71]   --->   Operation 322 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node slot_10)   --->   "%select_ln76_2 = select i1 %icmp_ln1064_1, i3 2, i3 %sext_ln71" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 323 'select' 'select_ln76_2' <Predicate = (cuckooTables_20_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%slot_10 = select i1 %cuckooTables_20_load, i3 %select_ln76_2, i3 %sext_ln71" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 324 'select' 'slot_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node slot_11)   --->   "%select_ln76_4 = select i1 %icmp_ln1064_2, i3 3, i3 %slot_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 325 'select' 'select_ln76_4' <Predicate = (cuckooTables_21_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.27ns) (out node of the LUT)   --->   "%slot_11 = select i1 %cuckooTables_21_load, i3 %select_ln76_4, i3 %slot_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 326 'select' 'slot_11' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 327 [1/2] (1.20ns)   --->   "%cuckooTables_4_load = load i6 %cuckooTables_4_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 327 'load' 'cuckooTables_4_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 328 [1/2] (1.17ns)   --->   "%currentEntries_value_V_3 = load i6 %cuckooTables_13_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 328 'load' 'currentEntries_value_V_3' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 329 [1/2] (1.17ns)   --->   "%cuckooTables_22_load = load i6 %cuckooTables_22_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 329 'load' 'cuckooTables_22_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 330 [1/1] (1.06ns)   --->   "%icmp_ln1064_3 = icmp_eq  i64 %cuckooTables_4_load, i64 %request_key_V"   --->   Operation 330 'icmp' 'icmp_ln1064_3' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [1/2] (1.20ns)   --->   "%cuckooTables_5_load = load i6 %cuckooTables_5_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 331 'load' 'cuckooTables_5_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 332 [1/2] (1.17ns)   --->   "%currentEntries_value_V_4 = load i6 %cuckooTables_14_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 332 'load' 'currentEntries_value_V_4' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 333 [1/2] (1.17ns)   --->   "%cuckooTables_23_load = load i6 %cuckooTables_23_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 333 'load' 'cuckooTables_23_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 334 [1/1] (1.06ns)   --->   "%icmp_ln1064_4 = icmp_eq  i64 %cuckooTables_5_load, i64 %request_key_V"   --->   Operation 334 'icmp' 'icmp_ln1064_4' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/2] (1.20ns)   --->   "%cuckooTables_6_load = load i6 %cuckooTables_6_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 335 'load' 'cuckooTables_6_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 336 [1/2] (1.17ns)   --->   "%currentEntries_value_V_5 = load i6 %cuckooTables_15_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 336 'load' 'currentEntries_value_V_5' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 337 [1/2] (1.17ns)   --->   "%cuckooTables_24_load = load i6 %cuckooTables_24_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 337 'load' 'cuckooTables_24_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 338 [1/1] (1.06ns)   --->   "%icmp_ln1064_5 = icmp_eq  i64 %cuckooTables_6_load, i64 %request_key_V"   --->   Operation 338 'icmp' 'icmp_ln1064_5' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 339 [1/2] (1.20ns)   --->   "%cuckooTables_7_load = load i6 %cuckooTables_7_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 339 'load' 'cuckooTables_7_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 340 [1/2] (1.17ns)   --->   "%currentEntries_value_V_6 = load i6 %cuckooTables_16_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 340 'load' 'currentEntries_value_V_6' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 341 [1/2] (1.17ns)   --->   "%cuckooTables_25_load = load i6 %cuckooTables_25_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 341 'load' 'cuckooTables_25_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 342 [1/1] (1.06ns)   --->   "%icmp_ln1064_6 = icmp_eq  i64 %cuckooTables_7_load, i64 %request_key_V"   --->   Operation 342 'icmp' 'icmp_ln1064_6' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/2] (1.20ns)   --->   "%cuckooTables_8_load = load i6 %cuckooTables_8_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 343 'load' 'cuckooTables_8_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_13 : Operation 344 [1/2] (1.17ns)   --->   "%currentEntries_value_V_7 = load i6 %cuckooTables_17_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 344 'load' 'currentEntries_value_V_7' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_13 : Operation 345 [1/2] (1.17ns)   --->   "%cuckooTables_26_load = load i6 %cuckooTables_26_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75]   --->   Operation 345 'load' 'cuckooTables_26_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 346 [1/1] (1.06ns)   --->   "%icmp_ln1064_7 = icmp_eq  i64 %cuckooTables_8_load, i64 %request_key_V"   --->   Operation 346 'icmp' 'icmp_ln1064_7' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 4> <Delay = 2.31>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln71_1 = sext i3 %slot_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:71]   --->   Operation 347 'sext' 'sext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node slot_12)   --->   "%select_ln76_6 = select i1 %icmp_ln1064_3, i4 4, i4 %sext_ln71_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 348 'select' 'select_ln76_6' <Predicate = (cuckooTables_22_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.35ns) (out node of the LUT)   --->   "%slot_12 = select i1 %cuckooTables_22_load, i4 %select_ln76_6, i4 %sext_ln71_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 349 'select' 'slot_12' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node slot_13)   --->   "%select_ln76_8 = select i1 %icmp_ln1064_4, i4 5, i4 %slot_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 350 'select' 'select_ln76_8' <Predicate = (cuckooTables_23_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.35ns) (out node of the LUT)   --->   "%slot_13 = select i1 %cuckooTables_23_load, i4 %select_ln76_8, i4 %slot_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 351 'select' 'slot_13' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node slot_14)   --->   "%select_ln76_10 = select i1 %icmp_ln1064_5, i4 6, i4 %slot_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 352 'select' 'select_ln76_10' <Predicate = (cuckooTables_24_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.35ns) (out node of the LUT)   --->   "%slot_14 = select i1 %cuckooTables_24_load, i4 %select_ln76_10, i4 %slot_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 353 'select' 'slot_14' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node slot_15)   --->   "%select_ln76_12 = select i1 %icmp_ln1064_6, i4 7, i4 %slot_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 354 'select' 'select_ln76_12' <Predicate = (cuckooTables_25_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.35ns) (out node of the LUT)   --->   "%slot_15 = select i1 %cuckooTables_25_load, i4 %select_ln76_12, i4 %slot_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 355 'select' 'slot_15' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln71_2 = sext i4 %slot_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:71]   --->   Operation 356 'sext' 'sext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node slot_16)   --->   "%select_ln76_14 = select i1 %icmp_ln1064_7, i5 8, i5 %sext_ln71_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 357 'select' 'select_ln76_14' <Predicate = (cuckooTables_26_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.27ns) (out node of the LUT)   --->   "%slot_16 = select i1 %cuckooTables_26_load, i5 %select_ln76_14, i5 %sext_ln71_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76]   --->   Operation 358 'select' 'slot_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln71_3 = sext i5 %slot_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:71]   --->   Operation 359 'sext' 'sext_ln71_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.61ns)   --->   "%response_value_V = mux i16 @_ssdm_op_Mux.ap_auto.9i16.i32, i16 %cuckooTables_9_load, i16 %currentEntries_value_V, i16 %currentEntries_value_V_1, i16 %currentEntries_value_V_2, i16 %currentEntries_value_V_3, i16 %currentEntries_value_V_4, i16 %currentEntries_value_V_5, i16 %currentEntries_value_V_6, i16 %currentEntries_value_V_7, i32 %sext_ln71_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:84]   --->   Operation 360 'mux' 'response_value_V' <Predicate = true> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.63ns)   --->   "%response_hit = icmp_ne  i5 %slot_16, i5 31" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:82]   --->   Operation 361 'icmp' 'response_hit' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln173_1 = bitconcatenate i113 @_ssdm_op_BitConcatenate.i113.i32.i1.i16.i64, i32 %request_source, i1 %response_hit, i16 %response_value_V, i64 %request_key_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 362 'bitconcatenate' 'or_ln173_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i113 %or_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 363 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i120P128A, i120 %m_axis_lup_rsp, i120 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 364 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	axis read operation ('s_axis_lup_req_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 's_axis_lup_req' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [231]  (0 ns)
	'call' operation ('call_ret1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:69) to 'calculate_hashes' [234]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'call' operation ('call_ret', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:182) to 'calculate_hashes' [90]  (2.15 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('cuckooTables_addr_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187) [101]  (0 ns)
	'load' operation ('cuckooTables_load_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187) on array 'cuckooTables' [102]  (1.2 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'load' operation ('cuckooTables_load_1', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187) on array 'cuckooTables' [102]  (1.2 ns)
	'icmp' operation ('icmp_ln1064_8') [105]  (1.06 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'xor' operation ('xor_ln188', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:188) [106]  (0 ns)
	'and' operation ('and_ln187', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187) [107]  (0.122 ns)
	'store' operation ('store_ln193', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:193) of variable 'and_ln187', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:187 on array 'cuckooTables_18' [109]  (1.17 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0.387ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'hash_table_top_Pipeline_insertLoop' [207]  (0.387 ns)

 <State 8>: 0.785ns
The critical path consists of the following:
	'load' operation ('insertFailureCounter_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:111) on static variable 'insertFailureCounter' [204]  (0 ns)
	'add' operation ('add_ln162', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:162) [216]  (0.785 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('cuckooTables_addr', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75) [245]  (0 ns)
	'load' operation ('cuckooTables_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75) on array 'cuckooTables' [246]  (1.2 ns)

 <State 12>: 2.26ns
The critical path consists of the following:
	'load' operation ('cuckooTables_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75) on array 'cuckooTables' [246]  (1.2 ns)
	'icmp' operation ('icmp_ln76', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [251]  (1.06 ns)

 <State 13>: 2.26ns
The critical path consists of the following:
	'load' operation ('cuckooTables_4_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:75) on array 'cuckooTables_4' [289]  (1.2 ns)
	'icmp' operation ('icmp_ln1064_3') [294]  (1.06 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'select' operation ('slot', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [296]  (0.351 ns)
	'select' operation ('slot', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [306]  (0.351 ns)
	'select' operation ('slot', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [316]  (0.351 ns)
	'select' operation ('slot', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [326]  (0.351 ns)
	'select' operation ('slot', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:76) [337]  (0.278 ns)
	'icmp' operation ('response.hit', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/hash_table/hash_table.cpp:82) [340]  (0.637 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
