# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\Users\welly\Documents\GitHub\LT38A\pratica05\quartus\atv05.csv
# Generated on: Fri Oct 20 14:12:34 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
en,Input,PIN_Y24,5,B5_N2,PIN_A12,,,,,,
inibicao,Input,PIN_Y23,5,B5_N2,PIN_D11,,,,,,
outssState[6],Output,PIN_AB19,4,B4_N0,PIN_H14,,,,,,
outssState[5],Output,PIN_AA19,4,B4_N0,PIN_D12,,,,,,
outssState[4],Output,PIN_AG21,4,B4_N2,PIN_C12,,,,,,
outssState[3],Output,PIN_AH21,4,B4_N2,PIN_G14,,,,,,
outssState[2],Output,PIN_AE19,4,B4_N1,PIN_C14,,,,,,
outssState[1],Output,PIN_AF19,4,B4_N1,PIN_J10,,,,,,
outssState[0],Output,PIN_AE18,4,B4_N2,PIN_E14,,,,,,
outssTemp0[6],Output,PIN_G18,7,B7_N2,PIN_D15,,,,,,
outssTemp0[5],Output,PIN_F22,7,B7_N0,PIN_D14,,,,,,
outssTemp0[4],Output,PIN_E17,7,B7_N2,PIN_C13,,,,,,
outssTemp0[3],Output,PIN_L26,6,B6_N1,PIN_F15,,,,,,
outssTemp0[2],Output,PIN_L25,6,B6_N1,PIN_E15,,,,,,
outssTemp0[1],Output,PIN_J22,6,B6_N0,PIN_C15,,,,,,
outssTemp0[0],Output,PIN_H22,6,B6_N0,PIN_D13,,,,,,
outssTemp1[6],Output,PIN_M24,6,B6_N2,PIN_A17,,,,,,
outssTemp1[5],Output,PIN_Y22,5,B5_N0,PIN_C9,,,,,,
outssTemp1[4],Output,PIN_W21,5,B5_N1,PIN_D10,,,,,,
outssTemp1[3],Output,PIN_W22,5,B5_N0,PIN_G12,,,,,,
outssTemp1[2],Output,PIN_W25,5,B5_N1,PIN_C11,,,,,,
outssTemp1[1],Output,PIN_U23,5,B5_N1,PIN_C10,,,,,,
outssTemp1[0],Output,PIN_U24,5,B5_N0,PIN_D9,,,,,,
outssTemp2[6],Output,PIN_AA25,5,B5_N1,PIN_G11,,,,,,
outssTemp2[5],Output,PIN_AA26,5,B5_N1,PIN_F11,,,,,,
outssTemp2[4],Output,PIN_Y25,5,B5_N1,PIN_E11,,,,,,
outssTemp2[3],Output,PIN_W26,5,B5_N1,PIN_H12,,,,,,
outssTemp2[2],Output,PIN_Y26,5,B5_N1,PIN_A7,,,,,,
outssTemp2[1],Output,PIN_W27,5,B5_N1,PIN_A6,,,,,,
outssTemp2[0],Output,PIN_W28,5,B5_N1,PIN_B6,,,,,,
outssTransition[6],Output,PIN_AA17,4,B4_N1,PIN_B7,,,,,,
outssTransition[5],Output,PIN_AB16,4,B4_N2,PIN_B10,,,,,,
outssTransition[4],Output,PIN_AA16,4,B4_N2,PIN_H13,,,,,,
outssTransition[3],Output,PIN_AB17,4,B4_N1,PIN_D8,,,,,,
outssTransition[2],Output,PIN_ab15,4,B4_N2,PIN_G13,,,,,,
outssTransition[1],Output,PIN_AA15,4,B4_N2,PIN_F12,,,,,,
outssTransition[0],Output,PIN_AC17,4,B4_N2,PIN_E12,,,,,,
temp[7],Input,PIN_AB26,5,B5_N1,PIN_E10,,,,,,
temp[6],Input,PIN_AD26,5,B5_N2,PIN_B11,,,,,,
temp[5],Input,PIN_AC26,5,B5_N2,PIN_A11,,,,,,
temp[4],Input,PIN_AB27,5,B5_N1,PIN_F14,,,,,,
temp[3],Input,PIN_AD27,5,B5_N2,PIN_J14,,,,,,
temp[2],Input,PIN_AC27,5,B5_N2,PIN_A10,,,,,,
temp[1],Input,PIN_AC28,5,B5_N2,PIN_J13,,,,,,
temp[0],Input,PIN_AB28,5,B5_N1,PIN_J12,,,,,,
