Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon May 06 10:25:35 2019
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_160_clock_utilization_placed.rpt
| Design       : fir_251_output_top_160
| Device       : xc7k160t
------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0
9. Net wise resources used in clock region X1Y0
10. Net wise resources used in clock region X0Y1
11. Net wise resources used in clock region X1Y1
12. Net wise resources used in clock region X0Y2
13. Net wise resources used in clock region X1Y2
14. Net wise resources used in clock region X0Y3
15. Net wise resources used in clock region X1Y3
16. Net wise resources used in clock region X0Y4
17. Net wise resources used in clock region X1Y4

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |   14 |        32 |          0 |
| BUFH  |    1 |       120 |          0 |
| BUFIO |    0 |        32 |          0 |
| MMCM  |    3 |         8 |          1 |
| BUFR  |    0 |        32 |          0 |
| BUFMR |    0 |        16 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------+--------+---------------+-----------+
|       |                                                                                                                             |                                                                                                                                 |   Num Loads   |        |               |           |
+-------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+
| Index | BUFG Cell                                                                                                                   | Net Name                                                                                                                        |  BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+
|     1 | U1/CLINK/clink_mmcm/U0/clkf_buf                                                                                             | U1/CLINK/clink_mmcm/U0/clkfbout_buf_clink_clk_wiz                                                                               |     1 |     1 |     no |         1.567 |     0.135 |
|     2 | U1/CLINK/clink_mmcm/U0/clkout2_buf                                                                                          | U1/CLINK/clink_mmcm/U0/clk_out2                                                                                                 |    15 |    15 |     no |         1.814 |     0.233 |
|     3 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref |    17 |     5 |     no |         1.763 |     0.609 |
|     4 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout3_buf                                                                        | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3                                                                               |    19 |    14 |     no |         1.597 |     0.257 |
|     5 | U1/SDI/U16                                                                                                                  | U1/SDI/n_55_U16                                                                                                                 |   115 |    44 |     no |         1.823 |     0.441 |
|     6 | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK                                                                          | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                                              |   278 |   113 |     no |         1.893 |     0.366 |
|     7 | U1/CLINK/clink_mmcm/U0/clkout1_buf                                                                                          | U1/CLINK/clink_mmcm/U0/clk_out1                                                                                                 |   410 |   153 |     no |         1.814 |     0.519 |
|     8 | U1/SDI/U4                                                                                                                   | U1/SDI/n_55_U4                                                                                                                  |   592 |   217 |     no |         1.822 |     0.498 |
|     9 | U1/SDI/U10                                                                                                                  | U1/SDI/O                                                                                                                        |   686 |   246 |     no |         1.822 |     0.437 |
|    10 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout1_buf                                                                        | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                                               |   748 |   268 |     no |         1.790 |     0.475 |
|    11 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout4_buf                                                                        | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                               |  1047 |   325 |     no |         1.748 |     0.434 |
|    12 | U1/MGT/MGTS/DATA_CLOCK/user_clk_buf_i                                                                                       | U1/MGT/MGTS/DATA_CLOCK/O1                                                                                                       |  2473 |   695 |     no |         1.686 |     0.378 |
|    13 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout2_buf                                                                        | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                               | 15452 |  4254 |     no |         2.504 |     1.222 |
|    14 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0         | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                         | 18616 |  5374 |     no |         2.004 |     0.739 |
+-------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-------+-------+--------+---------------+-----------+


+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                      |                                                                                                               |   Num Loads  |        |               |           |
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFH Cell                                                                                                            | Net Name                                                                                                      | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3 |    1 |     1 |     no |         0.863 |     0.046 |
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                      |                                                                                                                |   Num Loads  |        |               |           |
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                                                                                                            | Net Name                                                                                                       | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | U1/CLINK/clink_mmcm/U0/mmcm_adv_inst                                                                                 | U1/CLINK/clink_mmcm/U0/clkfbout_clink_clk_wiz                                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|     2 | U1/CLINK/clink_mmcm/U0/mmcm_adv_inst                                                                                 | U1/CLINK/clink_mmcm/U0/clk_out1_clink_clk_wiz                                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|     3 | U1/CLINK/clink_mmcm/U0/mmcm_adv_inst                                                                                 | U1/CLINK/clink_mmcm/U0/clk_out2_clink_clk_wiz                                                                  |    1 |     1 |     no |         1.627 |     0.082 |
|     4 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i |    1 |     1 |  yes   |         1.998 |     0.097 |
|     5 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst                                                               | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKFBOUT                                                              |    1 |     1 |     no |         0.014 |     0.001 |
|     6 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst                                                               | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT0                                                               |    1 |     1 |     no |         1.627 |     0.082 |
|     7 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst                                                               | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT1                                                               |    1 |     1 |     no |         1.627 |     0.082 |
|     8 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst                                                               | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT2                                                               |    1 |     1 |     no |         1.627 |     0.082 |
|     9 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst                                                               | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/CLKOUT3                                                               |    1 |     1 |     no |         1.627 |     0.082 |
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+---------------+-----------+
|       |                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |   Num Loads  |        |               |           |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
| Index | Local Clk Src                                                                                                                                                                                                                                        | Net Name                                                                                                                                                                                                                                         | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |    2 |     2 |  yes   |         0.396 |     0.042 |
|     2 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed |    2 |     2 |  yes   |         0.396 |     0.042 |
|     3 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk         |    5 |     5 |  yes   |         0.397 |     0.045 |
|     4 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |    8 |    16 |  yes   |         0.418 |     0.048 |
|     5 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1                  |    8 |    16 |  yes   |         0.418 |     0.048 |
|     6 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk         |    9 |     9 |  yes   |         0.383 |     0.044 |
|     7 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk         |   11 |    11 |  yes   |         0.385 |     0.045 |
|     8 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |   18 |    18 |  yes   |         0.397 |     0.047 |
|     9 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out              | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk         |   18 |    18 |  yes   |         0.397 |     0.047 |
|    10 | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I                                                                                                                                                                                            | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE                                                                                                                                                                                         |   41 |    18 |  yes   |         2.022 |     0.911 |
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------+--------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1596 | 22400 |  196 |  3400 |    0 |   120 |   16 |    30 |    2 |    60 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 2676 | 21600 |  371 |  3800 |    0 |   160 |   26 |    40 |    0 |    60 |
| X0Y1              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5395 | 22400 |  655 |  3400 |    1 |   120 |   26 |    30 |    3 |    60 |
| X1Y1              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    8 |    50 |   36 |    50 | 6932 | 21600 | 2456 |  3800 |    4 |   160 |   37 |    40 |    5 |    60 |
| X0Y2              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5274 | 17600 |  255 |  3400 |    5 |   120 |   23 |    30 |    2 |    60 |
| X1Y2              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    8 |    50 |   11 |    50 | 7467 | 21600 | 1077 |  3800 |    5 |   160 |   37 |    40 |    9 |    60 |
| X0Y3              |    7 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1366 | 17600 |   18 |  3400 |    0 |   120 |   11 |    30 |    0 |    60 |
| X1Y3              |    8 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    5 |     5 |    0 |     1 |    0 |     0 |    0 |     0 | 3423 | 17200 |  229 |  3200 |    2 |   100 |   19 |    25 |    0 |    60 |
| X0Y4              |    5 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |   15 |    50 |  108 | 22400 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    60 |
| X1Y4              |    6 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |  676 | 18400 |    8 |  3400 |    0 |   120 |    0 |    30 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |        10 |       0 |       0 |   28 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   65 |     8 |        0 |    0 | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                      |
| BUFG        |   no   |         0 |       0 |        22 |       0 |       0 | 1499 |   188 |        2 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


9. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |        52 |       0 |       0 | 2676 |   371 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


10. Net wise resources used in clock region X0Y1
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   32 |     1 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  155 |    50 |        0 |    0 | U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0                                                      |
| BUFG        |   no   |         0 |       0 |        44 |       0 |       0 | 1768 |    83 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
| BUFG        |   no   |         0 |       0 |        10 |       0 |       0 | 3404 |   521 |        3 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


11. Net wise resources used in clock region X1Y1
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                                                  Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+
| BUFH        |   no   |         1 |       0 |         0 |       0 |       0 |    0 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3                   |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   15 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref |
| BUFG        |   no   |         0 |       0 |         4 |       0 |       0 |   33 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                                               |
| BUFG        |   no   |         0 |       0 |        24 |       0 |       0 | 2755 |   745 |        2 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                                               |
| BUFG        |   no   |         1 |       0 |        54 |       0 |       0 | 4129 |  1711 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1                         |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------------------------------+


12. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |    0 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   19 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3                                                       |
| BUFG        |   no   |         0 |       0 |         2 |       0 |       0 |   74 |     0 |        0 |    0 | U1/MGT/MGTS/DATA_CLOCK/O1                                                                               |
| BUFG        |   no   |         0 |       0 |         3 |       0 |       0 |  133 |     1 |        0 |    0 | U1/SDI/n_55_U4                                                                                          |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  134 |    16 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 | 1022 |     1 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |        47 |       0 |       0 | 3892 |   237 |        2 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


13. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         1 |       0 |       0 |   19 |     2 |        0 |    0 | U1/MGT/MGTS/DATA_CLOCK/O1                                                                               |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   40 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         0 |       0 |         4 |       0 |       0 |  229 |    14 |        0 |    0 | U1/SDI/n_55_U4                                                                                          |
| BUFG        |   no   |         0 |       0 |        10 |       0 |       0 |  972 |    22 |        9 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4                                                       |
| BUFG        |   no   |         0 |       0 |        12 |       0 |       0 | 2079 |   255 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |        57 |       0 |       0 | 4128 |   784 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


14. Net wise resources used in clock region X0Y3
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clkfbout_buf_clink_clk_wiz                                                       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 |    0 | U1/MGT/MGTS/DATA_CLOCK/O1                                                                               |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  28 |     1 |        0 |    0 | U1/SDI/n_55_U4                                                                                          |
| BUFG        |   no   |         1 |       0 |         0 |       0 |       0 |  62 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         1 |       0 |        17 |       0 |       0 | 344 |    17 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
| BUFG        |   no   |         0 |       0 |         5 |       0 |       0 | 356 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clk_out1                                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 564 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+


15. Net wise resources used in clock region X1Y3
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   10 |     0 |        0 |    0 | U1/SDI/n_55_U16                                                                                         |
| BUFG        |   no   |         0 |       0 |         3 |       0 |       0 |   31 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clk_out1                                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   63 |    16 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  150 |     0 |        0 |    0 | U1/SDI/O                                                                                                |
| BUFG        |   no   |         0 |       0 |         4 |       0 |       0 |  169 |     0 |        0 |    0 | U1/SDI/n_55_U4                                                                                          |
| BUFG        |   no   |         0 |       0 |        34 |       0 |       0 |  376 |    48 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
| BUFG        |   no   |         0 |       5 |         0 |       0 |       0 |  454 |     1 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         0 |      16 |         1 |       0 |       0 | 2170 |   164 |        0 |    0 | U1/MGT/MGTS/DATA_CLOCK/O1                                                                               |
+-------------+--------+-----------+---------+-----------+---------+---------+------+-------+----------+------+---------------------------------------------------------------------------------------------------------+


16. Net wise resources used in clock region X0Y4
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                                                                          Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |      15 |   0 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clk_out1                                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |      15 |   0 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clk_out2                                                                         |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   2 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1                                                       |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 104 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2                                                       |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------------------------------------------------------------+


17. Net wise resources used in clock region X1Y4
------------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                                    Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |   3 |     0 |        0 |    0 | U1/CLINK/clink_mmcm/U0/clk_out1                   |
| BUFG        |   no   |         0 |       2 |         0 |       0 |       0 |   7 |     0 |        0 |    0 | U1/SDI/n_55_U4                                    |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  12 |     0 |        0 |    0 | U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2 |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  24 |     0 |        0 |    0 | U1/MGT/MGTS/DATA_CLOCK/O1                         |
| BUFG        |   no   |         0 |       3 |         0 |       0 |       0 |  96 |     7 |        0 |    0 | U1/SDI/n_55_U16                                   |
| BUFG        |   no   |         0 |       2 |         0 |       0 |       0 | 534 |     1 |        0 |    0 | U1/SDI/O                                          |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+---------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y22 [get_cells U1/CLINK/clink_mmcm/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y21 [get_cells U1/CLINK/clink_mmcm/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y3 [get_cells U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref]
set_property LOC BUFGCTRL_X0Y6 [get_cells U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout3_buf]
set_property LOC BUFGCTRL_X0Y20 [get_cells U1/SDI/U16]
set_property LOC BUFGCTRL_X0Y5 [get_cells U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK]
set_property LOC BUFGCTRL_X0Y19 [get_cells U1/CLINK/clink_mmcm/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells U1/SDI/U4]
set_property LOC BUFGCTRL_X0Y17 [get_cells U1/SDI/U10]
set_property LOC BUFGCTRL_X0Y2 [get_cells U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y4 [get_cells U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout4_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells U1/MGT/MGTS/DATA_CLOCK/user_clk_buf_i]
set_property LOC BUFGCTRL_X0Y1 [get_cells U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y3 [get_cells U1/CLINK/clink_mmcm/U0/mmcm_adv_inst]
set_property LOC MMCME2_ADV_X1Y1 [get_cells U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i]
set_property LOC MMCME2_ADV_X0Y2 [get_cells U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X1Y12 [get_cells U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X1Y1 [get_cells U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y107 [get_cells OBUF_2]

# Location of clock ports
set_property LOC IPAD_X1Y45 [get_ports SDI_CLK_N]
set_property LOC IPAD_X1Y44 [get_ports SDI_CLK_P]
set_property LOC IOB_X1Y125 [get_ports SYS_CLK_N2]
set_property LOC IOB_X1Y126 [get_ports SYS_CLK_P2]

# Clock net "U1/CLINK/clink_mmcm/U0/clk_out1" driven by instance "U1/CLINK/clink_mmcm/U0/clkout1_buf" located at site "BUFGCTRL_X0Y19"
#startgroup
create_pblock CLKAG_U1/CLINK/clink_mmcm/U0/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_U1/CLINK/clink_mmcm/U0/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/CLINK/clink_mmcm/U0/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_U1/CLINK/clink_mmcm/U0/clk_out1] -add {CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/CLINK/clink_mmcm/U0/clk_out2" driven by instance "U1/CLINK/clink_mmcm/U0/clkout2_buf" located at site "BUFGCTRL_X0Y21"
#startgroup
create_pblock CLKAG_U1/CLINK/clink_mmcm/U0/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_U1/CLINK/clink_mmcm/U0/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/CLINK/clink_mmcm/U0/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_U1/CLINK/clink_mmcm/U0/clk_out2] -add {CLOCKREGION_X0Y4:CLOCKREGION_X0Y4}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i && NAME!=U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/O1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_noibuf.u_bufg_clk_ref" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_iodelay_ctrl/n_0_clk_ref_noibuf.u_bufg_clk_ref] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0" driven by instance "U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/BUFG_DRCK" located at site "BUFGCTRL_X0Y5"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Dbg_Clk_0] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1" driven by instance "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout1_buf" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U1/CLINK/clink_mmcm/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out1] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2" driven by instance "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout2_buf" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U1/CLINK/clink_mmcm/U0/mmcm_adv_inst && NAME!=OBUF_2} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X0Y4:CLOCKREGION_X0Y4 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3" driven by instance "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout3_buf" located at site "BUFGCTRL_X0Y6"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out3] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4" driven by instance "U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clkout4_buf" located at site "BUFGCTRL_X0Y4"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/clk_wiz_0/U0/clk_out4] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MGT/MGTS/DATA_CLOCK/O1" driven by instance "U1/MGT/MGTS/DATA_CLOCK/user_clk_buf_i" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_U1/MGT/MGTS/DATA_CLOCK/O1
add_cells_to_pblock [get_pblocks  CLKAG_U1/MGT/MGTS/DATA_CLOCK/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MGT/MGTS/DATA_CLOCK/O1"}]]]
resize_pblock [get_pblocks CLKAG_U1/MGT/MGTS/DATA_CLOCK/O1] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/SDI/O" driven by instance "U1/SDI/U10" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_U1/SDI/O
add_cells_to_pblock [get_pblocks  CLKAG_U1/SDI/O] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/SDI/O"}]]]
resize_pblock [get_pblocks CLKAG_U1/SDI/O] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/SDI/n_55_U16" driven by instance "U1/SDI/U16" located at site "BUFGCTRL_X0Y20"
#startgroup
create_pblock CLKAG_U1/SDI/n_55_U16
add_cells_to_pblock [get_pblocks  CLKAG_U1/SDI/n_55_U16] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/SDI/n_55_U16"}]]]
resize_pblock [get_pblocks CLKAG_U1/SDI/n_55_U16] -add {CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/SDI/n_55_U4" driven by instance "U1/SDI/U4" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock CLKAG_U1/SDI/n_55_U4
add_cells_to_pblock [get_pblocks  CLKAG_U1/SDI/n_55_U4] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/SDI/n_55_U4"}]]]
resize_pblock [get_pblocks CLKAG_U1/SDI/n_55_U4] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3 CLOCKREGION_X1Y4:CLOCKREGION_X1Y4}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_locked_i" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i" located at site "PLLE2_ADV_X1Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_locked_i
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_locked_i] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_locked_i"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_locked_i] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y4"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y4"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE" driven by instance "U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Use_E2.BSCANE2_I" located at site "BSCAN_X0Y1"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/MCU/mdm_1/U0/Ext_JTAG_UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" located at site "PHASER_IN_PHY_X1Y8"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/O1] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" located at site "PHASER_OUT_PHY_X1Y7"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" located at site "PHASER_OUT_PHY_X1Y6"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y4"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" located at site "PHASER_OUT_PHY_X1Y8"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed] -add {CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk" driven by instance "U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" located at site "PHASER_OUT_PHY_X1Y5"
#startgroup
create_pblock CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
add_cells_to_pblock [get_pblocks  CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"}]]]
resize_pblock [get_pblocks CLKAG_U1/MB/core_wrapper_i/core_i/FB_MEMORY/mig_7series_0/u_core_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
