Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/MSignal_MSignal_sch_tb_isim_beh.exe -prj D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/MSignal_MSignal_sch_tb_beh.prj work.MSignal_MSignal_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/ST_BY.vhf" into library work
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/SOS_MC.vhf" into library work
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/Sh_RM.vhf" into library work
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/Sh_LM.vhf" into library work
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/MSignal.vhf" into library work
Parsing VHDL file "D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/MSignal_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity ST_BY_MUSER_MSignal [st_by_muser_msignal_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture and6_hxilinx_msignal_v of entity AND6_HXILINX_MSignal [and6_hxilinx_msignal_default]
Compiling architecture behavioral of entity SOS_MC_MUSER_MSignal [sos_mc_muser_msignal_default]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture d3_8e_hxilinx_msignal_v of entity D3_8E_HXILINX_MSignal [d3_8e_hxilinx_msignal_default]
Compiling architecture behavioral of entity Sh_RM_MUSER_MSignal [sh_rm_muser_msignal_default]
Compiling architecture behavioral of entity Sh_LM_MUSER_MSignal [sh_lm_muser_msignal_default]
Compiling architecture d2_4e_hxilinx_msignal_v of entity D2_4E_HXILINX_MSignal [d2_4e_hxilinx_msignal_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture m4_1e_hxilinx_msignal_v of entity M4_1E_HXILINX_MSignal [m4_1e_hxilinx_msignal_default]
Compiling architecture behavioral of entity MSignal [msignal_default]
Compiling architecture behavioral of entity msignal_msignal_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 38 VHDL Units
Built simulation executable D:/Practicas/VicAlb/ED/P2A_A11/P2A_A11/MSignal_MSignal_sch_tb_isim_beh.exe
Fuse Memory Usage: 52692 KB
Fuse CPU Usage: 702 ms
