{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 32-bit " "Info: Running Quartus II 32-bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 18 11:20:07 2019 " "Info: Processing started: Fri Jan 18 11:20:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UartProgetto_comp -c UartProgetto_comp --convert_bdf_to_vhdl=c:/sdi_project/random_time_gen/Random_Time_Generator.bdf " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UartProgetto_comp -c UartProgetto_comp --convert_bdf_to_vhdl=c:/sdi_project/random_time_gen/Random_Time_Generator.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "lpm_counter_ms.qip " "Warning (125092): Tcl Script File lpm_counter_ms.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lpm_counter_ms.qip " "Info (125063): set_global_assignment -name QIP_FILE lpm_counter_ms.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_time_gen/random_time_generator.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file random_time_gen/random_time_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Time_Generator " "Info (12023): Found entity 1: Random_Time_Generator" {  } { { "random_time_gen/random_time_generator.bdf" "" { Schematic "C:/SDI_project/random_time_gen/random_time_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Info (12127): Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit Create VHDL File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 18 11:20:08 2019 " "Info: Processing ended: Fri Jan 18 11:20:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
