--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Mar 28 16:33:22 2013

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            314 items scored, 114 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.534ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_10__i16  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_10__i0  (to OSCC_1 +)

   Delay:                   5.352ns  (33.3% logic, 66.7% route), 4 logic levels.

 Constraint Details:

      5.352ns data_path \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i0 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.534ns

 Path Details: \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_10__i16 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[16]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_rep_2
Route         1   e 0.620                                  \CNTRL/n304
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut_adj_2
Route         1   e 0.620                                  \CNTRL/n293
LUT4        ---     0.390              D to Z              \CNTRL/i16_4_lut
Route        19   e 1.326                                  \CNTRL/n1
                  --------
                    5.352  (33.3% logic, 66.7% route), 4 logic levels.


Error:  The following path violates requirements by 0.534ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_10__i16  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_10__i18  (to OSCC_1 +)

   Delay:                   5.352ns  (33.3% logic, 66.7% route), 4 logic levels.

 Constraint Details:

      5.352ns data_path \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i18 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.534ns

 Path Details: \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_10__i16 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[16]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_rep_2
Route         1   e 0.620                                  \CNTRL/n304
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut_adj_2
Route         1   e 0.620                                  \CNTRL/n293
LUT4        ---     0.390              D to Z              \CNTRL/i16_4_lut
Route        19   e 1.326                                  \CNTRL/n1
                  --------
                    5.352  (33.3% logic, 66.7% route), 4 logic levels.


Error:  The following path violates requirements by 0.534ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \CNTRL/v_counter_10__i16  (from OSCC_1 +)
   Destination:    FD1S3IX    CD             \CNTRL/v_counter_10__i17  (to OSCC_1 +)

   Delay:                   5.352ns  (33.3% logic, 66.7% route), 4 logic levels.

 Constraint Details:

      5.352ns data_path \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i17 violates
      5.000ns delay constraint less
      0.182ns L_S requirement (totaling 4.818ns) by 0.534ns

 Path Details: \CNTRL/v_counter_10__i16 to \CNTRL/v_counter_10__i17

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.613             CK to Q              \CNTRL/v_counter_10__i16 (from OSCC_1)
Route         3   e 1.003                                  \CNTRL/v_counter[16]
LUT4        ---     0.390              A to Z              \CNTRL/i1_2_lut_rep_2
Route         1   e 0.620                                  \CNTRL/n304
LUT4        ---     0.390              B to Z              \CNTRL/i1_4_lut_adj_2
Route         1   e 0.620                                  \CNTRL/n293
LUT4        ---     0.390              D to Z              \CNTRL/i16_4_lut
Route        19   e 1.326                                  \CNTRL/n1
                  --------
                    5.352  (33.3% logic, 66.7% route), 4 logic levels.

Warning: 5.534 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|     5.534 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\CNTRL/n1                               |      19|     114|     99.00%
                                        |        |        |
\CNTRL/n293                             |       1|     114|     99.00%
                                        |        |        |
\CNTRL/n5                               |       1|      76|     66.67%
                                        |        |        |
\CNTRL/n304                             |       1|      38|     33.33%
                                        |        |        |
\CNTRL/v_counter[9]                     |       3|      19|     16.67%
                                        |        |        |
\CNTRL/v_counter[10]                    |       3|      19|     16.67%
                                        |        |        |
\CNTRL/v_counter[11]                    |       3|      19|     16.67%
                                        |        |        |
\CNTRL/v_counter[13]                    |       3|      19|     16.67%
                                        |        |        |
\CNTRL/v_counter[15]                    |       3|      19|     16.67%
                                        |        |        |
\CNTRL/v_counter[16]                    |       3|      19|     16.67%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 114  Score: 60876

Constraints cover  314 paths, 67 nets, and 140 connections (80.5% coverage)


Peak memory: 57126912 bytes, TRCE: 1712128 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
