#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('sim_build/simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('sim_build/simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('sim_build/simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('sim_build/simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('sim_build/simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('sim_build/simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('sim_build/simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('sim_build/simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('sim_build/simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('sim_build/simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('sim_build/simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('sim_build/simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('sim_build/simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('sim_build/simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('sim_build/simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('sim_build/simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('sim_build/simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('sim_build/simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('sim_build/simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('sim_build/simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('sim_build/simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('sim_build/simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('sim_build/simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('sim_build/simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('sim_build/simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vhdi_dt_get_type('sim_build/simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('sim_build/simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('sim_build/simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('sim_build/simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('sim_build/simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('sim_build/simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('sim_build/simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('sim_build/simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('sim_build/simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('sim_build/simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('sim_build/simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('sim_build/simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('sim_build/simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('sim_build/simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('sim_build/simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('sim_build/simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('sim_build/simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('sim_build/simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('sim_build/simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('sim_build/simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('sim_build/simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('sim_build/simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('sim_build/simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('sim_build/simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('sim_build/simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('sim_build/simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('sim_build/simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('sim_build/simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('sim_build/simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('sim_build/simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('sim_build/simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('sim_build/simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('sim_build/simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('sim_build/simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('sim_build/simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('sim_build/simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('sim_build/simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('sim_build/simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('sim_build/simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('sim_build/simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('sim_build/simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('sim_build/simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('sim_build/simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('sim_build/simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('sim_build/simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('sim_build/simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('sim_build/simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('sim_build/simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('sim_build/simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('sim_build/simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('sim_build/simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('sim_build/simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('sim_build/simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: sim_build/simv
 option[1]: +define+COCOTB_SIM=1
 option[2]: -full64
 option[3]: /usr/synopsys/vcs/T-2022.06-SP2-3/linux64/bin/vcs1
 option[4]: -Mcc=gcc
 option[5]: -Mcplusplus=g++
 option[6]: -Masflags=
 option[7]: -Mcfl= -pipe -fPIC -O -I/usr/synopsys/vcs/T-2022.06-SP2-3/include 
 option[8]: -Mxllcflags=
 option[9]: -Mxcflags= -pipe -fPIC -I/usr/synopsys/vcs/T-2022.06-SP2-3/include
 option[10]: -Mldflags= -rdynamic 
 option[11]: -Mout=simv
 option[12]: -Mamsrun=
 option[13]: -Mvcsaceobjs=
 option[14]: -Mobjects= /usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/libvirsim.so /usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/liberrorinf.so /usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/libsnpsmalloc.so /usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/libvfs.so 
 option[15]: -Mexternalobj=
 option[16]: -Msaverestoreobj=/usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/vcs_save_restore_new.o
 option[17]: -Mcrt0=
 option[18]: -Mcrtn=
 option[19]: -Mcsrc=
 option[20]: -Msyslibs=/usr/synopsys/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/pli.a -ldl -lm 
 option[21]: -top
 option[22]: CMSS_TOP_WRAPPER
 option[23]: -debug_access+r+w-memcbk
 option[24]: +vpi
 option[25]: +vcsd1
 option[26]: +itf+/usr/synopsys/vcs/T-2022.06-SP2-3/linux64/lib/vcsdp_lite.tab
 option[27]: -debug_region+cell
 option[28]: -P
 option[29]: pli.tab
 option[30]: -timescale=1ns/1ps
 option[31]: -full64
 option[32]: -Xcbug=0x1
 option[33]: -load
 option[34]: /home/peaceyh1/.local/lib/python3.9/site-packages/cocotb/libs/libcocotbvpi_vcs.so
 option[35]: -picarchive
 option[36]: +cli+4
 option[37]: -debug=3
 option[38]: +memcbk
 option[39]: -P
 option[40]: /usr/synopsys/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/verdi.tab
 option[41]: -fsdb
 option[42]: +vpi
 option[43]: -sverilog
 option[44]: +vpi
 option[45]: -gen_obj
 option[46]: -f
 option[47]: /home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/filelist.f
 option[48]: -load
 option[49]: /usr/synopsys/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[50]: timescale=1ns/1ps
Chronologic Simulation VCS Release T-2022.06-SP2-3_Full64
Linux 5.4.0-150-generic #167~18.04.1-Ubuntu SMP Wed May 24 00:51:42 UTC 2023 x86_64
CPU cores: 40
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8197 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1048576
memorylocked		65536 kbytes
maxproc		2058324
======================================
(Special)Runtime environment variables:

Runtime environment variables:
TOPLEVEL_LANG=verilog
TESTCASE=
MODULE=test_axi_pcie
TOPLEVEL=CMSS_TOP_WRAPPER
CONDA_SHLVL=1
OS=Linux
LD_LIBRARY_PATH=/usr/synopsys/vcs/T-2022.06-SP2-3/linux/lib:/usr/local/lib64:/usr/local/cuda-11.4/lib64:/usr/local/cuda-10.2/lib64:
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
CONDA_EXE=/compuworks/anaconda3/bin/conda
LC_MEASUREMENT=ko_KR.UTF-8
PYTHONHOME=/compuworks/anaconda3
SSH_CONNECTION=115.145.211.251 58072 115.145.211.247 8002
LESSCLOSE=/usr/bin/lesspipe %s %s
LC_PAPER=ko_KR.UTF-8
LC_MONETARY=ko_KR.UTF-8
_=sim_build/simv
LANG=en_US.UTF-8
DISPLAY=localhost:19.0
OLDPWD=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/tests
PRIME_HOME=/usr/synopsys/prime/R-2020.09-SP1
WORKING_DIR=/home/peaceyh1/cocotb_test/cocotb-axi_pcie
MAKE_TERMOUT=/dev/pts/50
SNPSLMD_LICENSE_FILE=27020@semi-lic.skku.edu
CONDA_PREFIX=/compuworks/anaconda3
CMSS_SIM_HOME=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/sim
SIM_BUILD=sim_build
MFLAGS=-w
ACTION_HOME=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/actions
_CE_M=
LC_NAME=ko_KR.UTF-8
XDG_SESSION_ID=5141
TB_FILELIST=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/sim/env/compile.f
USER=peaceyh1
XILINXD_LICENSE_FILE=2100@semi-lic.skku.edu
DC_HOME=/usr/synopsys/syn/Q-2019.12-SP5-5
cmss=/home/peaceyh1/temp/CXL_CACHE
SCR_DIR=/home/peaceyh1/bin
PWD=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/tests/axi_pcie
FM_HOME=/usr/synopsys/fm/R-2020.09-SP1
HOME=/home/peaceyh1
CONDA_PYTHON_EXE=/compuworks/anaconda3/bin/python
SSH_CLIENT=115.145.211.251 58072 8002
VIVADO_HOME=/usr/Vivado/Vivado/2024.1
ARMLMD_LICENSE_FILE=8224@semi-lic.skku.edu
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
IP_NAME=CMSS
_CE_CONDA=
LC_ADDRESS=ko_KR.UTF-8
LC_NUMERIC=ko_KR.UTF-8
LIBPYTHON_LOC=/compuworks/anaconda3/lib/libpython3.9.so.1.0
COCOTB_RESULTS_FILE=results.xml
CONDA_PROMPT_MODIFIER=(base) 
SSH_TTY=/dev/pts/50
DESIGN_FILELIST=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/filelist.f
MAIL=/var/mail/peaceyh1
TERM=xterm
SHELL=/bin/bash
MAKEOVERRIDES=${-*-command-variables-*-}
LM_LICENSE_FILE=8224@semi-lic.skku.edu
SIM=vcs
ARM_IP_LIBRARY_PATH=/media/1/ARM/PL401-BU-50000-r1p2-00rel1:/media/1/ARM/catalog/ip/SystemIP/Interconnect/NIC/NIC-400/r1p2
VCS_BIN_DIR=/usr/synopsys/vcs/T-2022.06-SP2-3/bin
DESIGN_TOP=CMSS_TOP_WRAPPER
MAKELEVEL=2
VERDI_HOME=/usr/synopsys/verdi/R-2020.12-SP1-1
SHLVL=3
MAKE_TERMERR=/dev/pts/50
LC_TELEPHONE=ko_KR.UTF-8
LOGNAME=peaceyh1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/2016/bus
XDG_RUNTIME_DIR=/run/user/2016
PATH=/home/peaceyh1/cocotb_test/cocotb-axi_pcie/actions:/home/peaceyh1/.local/bin:/home/peaceyh1/.local/bin:/home/peaceyh1/bin:/usr/synopsys/vcs/T-2022.06-SP2-3/bin:/compuworks/anaconda3/bin:/compuworks/anaconda3/condabin:/usr/synopsys/verdi/R-2020.12-SP1-1/bin:/usr/synopsys/syn/Q-2019.12-SP5-5/bin:/usr/synopsys/spyglass/P-2019.06-SP2-17/SPYGLASS_HOME/bin:/usr/synopsys/fm/R-2020.09-SP1/bin:/usr/synopsys/prime/R-2020.09-SP1/bin:/usr/Vivado/Vivado/2024.1/bin:/usr/synopsys/eclipse/bin:/usr/synopsys/installer/5.2:/usr/local/cuda-11.4/bin:/usr/local/cuda-10.2/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
LC_IDENTIFICATION=ko_KR.UTF-8
VCS_HOME=/usr/synopsys/vcs/T-2022.06-SP2-3
EUCLIDE_HOME=/usr/synopsys/eclipse
CONDA_DEFAULT_ENV=base
MAKEFLAGS=w -- SIM=vcs
CMSS_HOME=/home/peaceyh1/cocotb_test/cocotb-axi_pcie
SPYGLASS_HOME=/usr/synopsys/spyglass/P-2019.06-SP2-17/SPYGLASS_HOME
LESSOPEN=| /usr/bin/lesspipe %s
LC_TIME=ko_KR.UTF-8
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/usr/synopsys/vcs/T-2022.06-SP2-3/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/peaceyh1/.SALserver01-borrow.txt
Runtime command line arguments:
argv[0]=sim_build/simv
argv[1]=+define+COCOTB_SIM=1
argv[2]=-full64
245 profile - 100
          CPU/Mem usage: 0.070 sys,  0.880 user,  318.28M mem
246 Elapsed time:    0:00:01    Wed Feb 26 13:14:19 2025
247 pliAppInit
248 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
249 FSDB_GATE is set.
250 FSDB_RTL is set.
251 FSDB_FIELDTYPE is set.
252 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
253 Enable Parallel Dumping.
254 pliAppMiscSet: New Sim Round
255 pliEntryInit
256 LIBSSCORE=found /usr/synopsys/verdi/R-2020.12-SP1-1/share/PLI/lib/LINUXAMD64/libsscore_vcs202012.so through $NOVAS_HOME setting.
257 FSDB Dumper for VCS, Release Verdi_R-2020.12-SP1-1, Linux x86_64/64bit, 04/20/2021
258 (C) 1996 - 2021 by Synopsys, Inc.
259 ***********************************************************************
260 *  ERROR -                                                            *
261 *  The simulator version is newer than the FSDB dumper version which  *
262 *  may cause abnormal behavior, please contact Synopsys support for   *
263 *  assistance.                                                        *
264 ***********************************************************************
265 sps_call_fsdbDumpfile_main at 0 : /home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/sverilog/CMSS_TOP_WRAPPER.sv(476)
266 argv[0]: (waveform.vcd)
267 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
268 *Verdi* : Create FSDB file 'waveform.vcd.fsdb'
269 [spi_vcs_vd_ppi_create_root]: no upf option
270 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
271 compile option from '/home/peaceyh1/cocotb_test/cocotb-axi_pcie/tests/axi_pcie/sim_build/simv.daidir/vcs_rebuild'.
272   "vcs '-top' 'CMSS_TOP_WRAPPER' '-debug_access+r+w-memcbk' '-debug_region+cell' '+vpi' '-P' 'pli.tab' '-sverilog' '-timescale=1ns/1ps' '-full64' '-debug' '-load' '/home/peaceyh1/.local/lib/python3.9/site-packages/cocotb/libs/libcocotbvpi_vcs.so' '-f' '/home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/filelist.f' 2>&1"
273 DVDI_is_vir_unload_enabled is enable
274 FSDB_VCS_ENABLE_NATIVE_VC is enable
275 sps_call_fsdbDumpvars_vd_main at 0 : /home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/sverilog/CMSS_TOP_WRAPPER.sv(477)
276 argv[0]: (0)
277 argv[1]: (handle) CMSS_TOP_WRAPPER
278 *Verdi* : Begin traversing the scope (CMSS_TOP_WRAPPER), layer (0).
279 *Verdi* : End of traversing.
280 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.090 sys,  0.940 user,  434.50M mem
                   incr: 0.020 sys,  0.060 user,  24.42M mem
                   accu: 0.020 sys,  0.060 user,  24.42M mem
              accu incr: 0.020 sys,  0.060 user,  24.42M mem

          Count usage: 4717 var,  3029 idcode,  1503 callback
                 incr: 4717 var,  3029 idcode,  1503 callback
                 accu: 4717 var,  3029 idcode,  1503 callback
            accu incr: 4717 var,  3029 idcode,  1503 callback
281 Elapsed time:    0:00:01    Wed Feb 26 13:14:19 2025
282 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.090 sys,  0.940 user,  435.55M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.020 sys,  0.060 user,  25.47M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 4717 var,  3029 idcode,  1503 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 4717 var,  3029 idcode,  1503 callback
            accu incr: 0 var,  0 idcode,  0 callback
283 Elapsed time:    0:00:01    Wed Feb 26 13:14:19 2025
284 sps_call_fsdbDumpMDA_vd_main at 0 : /home/peaceyh1/cocotb_test/cocotb-axi_pcie/design/sverilog/CMSS_TOP_WRAPPER.sv(478)
285 *Verdi* : Begin traversing the MDAs, layer (0).
286 *Verdi* : Enable +mda and +packedmda dumping.
287 *Verdi* : End of traversing the MDAs.
288 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.090 sys,  0.950 user,  435.69M mem
                   incr: 0.000 sys,  0.010 user,  0.14M mem
                   accu: 0.000 sys,  0.010 user,  0.14M mem
              accu incr: 0.000 sys,  0.010 user,  0.14M mem

          Count usage: 8504 var,  6816 idcode,  1580 callback
                 incr: 3787 var,  3787 idcode,  77 callback
                 accu: 3787 var,  3787 idcode,  77 callback
            accu incr: 3787 var,  3787 idcode,  77 callback
289 Elapsed time:    0:00:01    Wed Feb 26 13:14:19 2025
290 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.090 sys,  0.950 user,  435.97M mem
                   incr: 0.000 sys,  0.000 user,  0.28M mem
                   accu: 0.000 sys,  0.010 user,  0.42M mem
              accu incr: 0.000 sys,  0.000 user,  0.28M mem

          Count usage: 8504 var,  6816 idcode,  1580 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 3787 var,  3787 idcode,  77 callback
            accu incr: 0 var,  0 idcode,  0 callback
291 Elapsed time:    0:00:01    Wed Feb 26 13:14:19 2025
292 End of simulation at 27988000
293 Memory usage: 505.717 M
294 Elapsed time:    0:00:07    Wed Feb 26 13:14:25 2025
295 Begin FSDB profile info:
296 FSDB Writer : bc1(30079) bcn(5728) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.026001) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
297 End FSDB profile info
298 FSDB closed. Name: waveform.vcd.fsdb Size: 114806
299 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
300                      - BlockUsed:1 Acquire:58500 BufferUsed:828365
301                      - Flush:4 Expand:0 ProducerWait:0 ConsumerWait:0
302                      - MainProducerTime:2.904280970 TotalConsumerTime:0.000000000
303                      - ElapsedTime:5.787076000
304 Producer   0 profile - BlockUsed:1 Acquire:58500 BufferUsed:828365
305 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
306                      - BlockUsed:1 Acquire:58500 BufferUsed:828365
307 SimExit
308 Elapsed time:    0:00:07    Wed Feb 26 13:14:25 2025
309 Sim process exit
