.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000000000000000000100000000
000000000000000000000010010101000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 11 2
000000000000000000000000000011111001111000100100000000
000000000000000000000000000000101110111000100011000000
011000000000100101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000010000001010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001011000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000001011110100010100000000
000010100000000101000100001101001010111000100010000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000001111000000000000
000000000000000000000000000000001110001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000001000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011000000100000100000000
000000000000000000000000000000010000000000000000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000010111111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000001100000001001000000100000010100000000
000000000000000000100000001101001111111001110010000000
011010000000000101000110010000000000000000000000000000
000001000000000000000110100000000000000000000000000000
010000000000000101100111101000011111111001000100000001
110000000000000000000100001001011011110110000000100000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001100001101001010100000000
000000000000000000000000000111101011011001100000000001
000000000000000001100110001101011010101001010100000100
000000000000000000100100001011010000010101010010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000011000011011101000110100000001
000000000000000000000010100011011000010100110000000010

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001101000000000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000100000000001100000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000101000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000100000000

.logic_tile 12 3
000000001010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000000101100000111001110100000000
000000000000100000000000001001001011010000100010000100
110000000000000000000010100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000100001000111100000000101011010110001010100000000
000000000000000000000000000000101110110001010000100100
000000000000010000000010100011011111101100010100000000
000000000000100000000000000000101010101100010001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000111100000010110100010000101
000000000000000000100000000011000000111111110011000111

.logic_tile 15 3
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000

.logic_tile 16 3
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000001110110110000000010
000000100000000000000000000001001011111001110011000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000010000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000110000000011110001100110100000000
000000000000000000000000000000011000001100110000000000

.logic_tile 18 3
000000000000001000000010111001011100000000000100000000
000000000000000001000110001111110000000001010100000000
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011100000000000100000000
000000000000000000000010111111110000000001010100000000
000000100000000000000000000000011110000010100100000000
000000000000000000000000001011010000000001010100000000
000000000000000000000110000011101100100000000000000000
000011100000000000000000000001011001000000000000000000
000000000000000001100010101000011111000001000100000000
000000000000000000000100001001011101000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111001000000000001100110000000000
100000000000000000000000000011001101110011000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101101000000111001110100000100
000000000000000000000100000001001100010000100001100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101000000111001110100000010
000000000000000000000000000101101100100000010000000001
110000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010100000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000011101000000000000000000100000000
000000010000000000000000001011000000000010000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000011001101101100000000000000000
000000000000000000000011100111111000000000000000000100
011000001100001000000110000001101111001110100000000000
000000000000000001000010110000111010001110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111001101000010000000000000
000000000000000111000011100111011111000000000000000000
000000010000001101000110001011101110000010000000000000
000000010000000101000010101011011100000000000000000000
000000010000000101100011110000000000000000000000000000
000000010000000101000110100000000000000000000000000000
000000010010000101100111010101111100101001010100000000
000000010000000101000110101001110000010101010010000000
000000010000001101000010100011111110000010000000000000
000000010000000101000010100111011100000000000000000000

.logic_tile 9 4
000000000000000000000011110011001101011001010100000001
000000000000000000000111111001011110010110100000000000
011000000000000000000111100101111110010000110100000000
000000000000000111000000001011001110110100110000000001
110000000000001101100110000101101101011001010100000000
000000000000011111000000000101011110101001010000000000
000000000001010111100110001111011110010111110000000000
000000000000000101000000001011110000000001010000000000
000000010000000101100111001001001101010000110110000000
000000010010000000000100000111111000110100110010000000
000000010000000001000010101111111010001001010110000000
000000010000000101100100001001011101010110110000000000
000000010000000000000010001011001010011101000100000000
000000010000011001000100000111101011111100000000000000
000000010000000001000010101000011101000111010000000000
000000010000001101000000000011001110001011100000000000

.logic_tile 10 4
000000000000000000000000010000001100000100000100000000
000000000000000000000010100000000000000000000110000000
011000000000001101000000011111100001011111100000000000
000000000000000101100010101101001000001001000000000000
010000000000000000000000000000001110000100000100000000
100010100000000000000010110000000000000000000110000000
000000000000000000000000010000011000000100000100000000
000000000000000000000011110000010000000000000100000010
000010010000101101000011100101011111010011100010000000
000001010001000101100000000000101110010011100000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000010110000010000000000000100000000
000000010000000000000000001000000001001100110000000000
000000010000001101000000001011001000110011000000000000
110000010000000011100000011011000000010110100000000000
100000010110000001100010001111001101100110010010000000

.logic_tile 11 4
000010000000000000000000000011100001001100110000000000
000001001100001101000000000011001100110011000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111100000100000010100100000
000000000000000000000000001001001000111001110000000000
000001000000000101100010100101111000101001010100100000
000010100000000000000100001011010000101010100000000000
000000011101011000000010100000000000000000000000000000
000000110000100111000000000000000000000000000000000000
000000010000000111000000000001111010101000000110000000
000000010000000001100000000111110000111110100000000100
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 12 4
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
011000000000000000000010111000001110110001010100000000
000000000001010000000111011001011011110010100010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000111011000111101010110000000
000000000001010000000010111111110000010100000000000000
000000010000000000000000000111000000111001110100000000
000000010000000000000000001111001001100000010010000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100101111110111001000100000000
000000010000001111000110110000101111111001000000000000
000000010000000000000110000111011110111000100110000000
000000010000001111000100000000111000111000100010000000

.logic_tile 13 4
000000000000000000000110100000001110000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000001000000000010000011000000100000100000000
000000000000000101000010100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000010010000010000000000000000000000
000000010001010000000000000000000001000000100100000000
000000010110100000000010100000001111000000000000000000
000000010000000000000010100000000001000000100100000000
000000010100000000000011100000001101000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000

.logic_tile 14 4
000000000000000000000010100000001000000100000100000000
000000000001010000000100000000010000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000010000101100000000000000100000000
110000000000000000000100000000100000000001000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000010111011000000000010000000000000
000000010000001000000000001000000000000000000100000000
000000010000000111000000001111000000000010000000000000
000000010000000000000010000000000000000000000000000000
000000010000100000000100000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000011110000001100000000000000000000
000000010000000000000010010000000000000000100100000000
000000010000000000000111110000001111000000000000000000

.logic_tile 15 4
000000000000100000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000001000000001001100001111001110110000000
000000010000000000100000000011001110100000010000000100
000000010000000000000000000011100001100000010100000001
000000010001010000000000000011001011110110110001000000
010000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000010000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000011010000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000001000010101011101000000000000100000000
000000000000000000100100001101110000000001010100000000
011000000000000000000010101000011010000001000100000000
000000000000001101000100000011011001000010000100000000
000000100000001000000000001001101011100000000000000000
000001000000000001000000001011101010000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000001001000010110000000000000000000000000000
000000010000000000000000010001011010101000000000000000
000000010000000000000010001011000000000000000000000000
000000010000001101100110110101111100000100000100000000
000000010000000101000010000000101001000100000100000000
000000010000000001100000001001011110010100000100000000
000000010000000000000000001101110000000000000100000000
110000010000001000000000011001101111000000000000000000
100000010000000001000010101101001110000000010000000001

.logic_tile 18 4
000000000000001101100000000000000000000000001000000000
000000000000000101000010100000001011000000000000001000
000000000000000101000000010000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000010100000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000000001000001100111000000000
000000010010000000000000000000001000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000001001000001100111000000000
000000010001010000000000000000000000110011000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010001000000000000000000010000000000000000000000

.logic_tile 21 4
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001111001110110000000
000000000000000000000000001001001001010000100001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100100000000
000000000000101001000000000000001010000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010100000001100000100000100000000
000000000000000000000100000000010000000000000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000011010000000000000000000000000000000000
000000010000000000000010001000000000000000000100000000
000000010000000000000000000011000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000010000000000000000000101111000111101010110000000
000000010000000000000011111011100000010100000010000000
000000010000000000000000001000001111101100010100000001
000000010000000000000000000111011011011100100001000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000010111100000000000001000000000
000000000000000000000010010000100000000000000000001000
000000000000000001100000010011000001000000001000000000
000000000000000000100010010000001010000000000000000000
000000000000001001100000000111001000001100111010000000
000000000000001001100000000000001010110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000001001000000000000001111110011000000000000
000000010000001000000000000001101000001100111000000000
000000010000000011000000000000001100110011000000000000
000000010000000000000000000011001000001100111000000000
000000011000000000000000000000001010110011000000000001
000000110000001000000000010111001000001100111000000000
000000010000000011000010100000001001110011000000000000
000000010000000000000000010001101000001100111000000000
000000010001000000000010100000101110110011000000000000

.logic_tile 9 5
000000000000001000000110111011111010010000110100000000
000000100000000111000011101001111001111000110000000000
011000000000001101000010101001111011001001010100000000
000000000000001111100110111101011101101001110000000000
110000000000000101000010100011111010010000110100000000
000000000000000000100100001111111000111000110010000000
000000000000000111000111100000001110001110100000000000
000000000000000000000011101001001101001101010000000000
000000010000001000000110100101111101001001010110000000
000000010000000111000011111011111100011110100000000000
000000010000000000000111111101001011000010000000000000
000000010000000001000010001001011000000000000000000000
000000010000000011100110001101111101010000110100000000
000001010000000000100000001011111010111000110010000000
000000010001010111000000001111101101011100000100000000
000000010000100000100000001101001101111100100000000010

.logic_tile 10 5
000000000100000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001100000000000000010000001000001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000011101011000000000000000001001001100111000000000
000000010000101001000000000000001110110011000000000000
000000010000000000000000010011001000001100111000000000
000000110000000000000010010000000000110011000000000000
000000010000000001100000010111001000001100111010000000
000000010000010000100010010000100000110011000000000000
000010110000001001100000000011101000001100111000000000
000001010000001001100000000000100000110011000000000000

.logic_tile 11 5
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000100000000
011010000000001000000000000000000000000000000000000000
000001000001000111000000000000000000000000000000000000
010001000000000000000000001000000000000000000100000000
100010000000000000000000000001000000000010000100000000
000000000000100011100000010000000000000000000000000000
000000000001000000100011110000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000110000000
000000010000000000000000000000000000000000100100000000
000000010000000000000010000000001110000000000110000000
000010010000000000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001011000000000100000000

.logic_tile 12 5
000000000000000000000000000000001010000100000100000000
000000001100000000000000000000000000000000000100000000
011000000000100000000000000000000000000000000100000000
000000000001000000000000000011000000000010000100000000
010000000110000000000000000000000000000000000100000000
000001000000001001000000001011000000000010000100000000
000000000000000000000000000000000001000000100100000000
000000000000001001000000000000001101000000000100000000
000000010000000101000000000000011010000100000100000000
000000010000000000000010010000000000000000000100000000
000000010000000000000010100000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000000000000000001000000100100000000
000000010000000101000000000000001100000000000100000000
110000010000100000000000000000000000000000100100000000
100000110000010000000000000000001110000000000100000000

.logic_tile 13 5
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
011000000000000000000000011001000000101001010100000000
000001000000000101000010011101101100100110010010000000
110000001000000101000000000011000001100000010110000000
110000000000000101000000000101001001110110110000000001
000000100000101101000000000000011000101100010100000000
000001000000011001000010100001001100011100100001000100
000000010000000011100000001011000001111001110100000101
000000010000000000000000001111001010010000100000000000
000000010001110000000000001111000000111001110110000000
000000010000110000000000000101001010010000100000000001
000000010000000011100111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010100000000000010100000000000000000000000000000
000010110000000000000100000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000001101000001100000010100000001
000010100000000000000000000111001000110110110001000000
011000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000111101010111101010100000000
000000000000000000000000000101100000101000000000000000
000001010000000000000000000000000000000000000000000000
000000110000010000000000000000000000000000000000000000
000001010000000001000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000111100000000101011100101000000100000000
000000010000000000100000000111000000111110100000000000
000000110000000001000111100000000000000000000000000000
000001010000000000100100000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000001110000100000100000000
000001000000000000000000000000000000000000000101000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000111100000000000000100000000
000000010000000000000000000000100000000001000100000000
110000010000000000000000000000000000000000000000000000
100000011010000000000010000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000100000000
011000000000000000000000000000001100000100000100000000
000000000000001111000000000000000000000000000101000000
010000001000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000010000001111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000001011000000010000100100000000
000000000000000000000000001101101110000000000100000000
011000001100000000000000000101100001010000100100000000
000000000000000000000000001011101100000000000100000000
000000000000000001100000011011011110010100000100000000
000000000000000000000010001101110000000000000100000000
000000000000100001100010100101100000001001000100100000
000000000001010000000000000000101101001001000100000010
000000010000001000000110000101001111000010000000000000
000000010000000101000000000101101010000000000000000000
000000010000000101100110100101100001010000100100000000
000000010000000000010000001011101101000000000100000000
000000010000001101100000011000001100000000100100000000
000000010000000001000010101101011100000000010100000000
110000010000000000000000010000011010000001000100000000
100000010000000000000010101111011101000010000100000000

.logic_tile 18 5
000000000000000000000000010101101000001100111000000000
000000000000010000000010100000100000110011000000010000
000000000000000101100000000000001000001100111000000000
000000000000000000000010110000001010110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000000000000110110001101000001100111000000000
000000000000001101000010100000100000110011000000000000
000000010000000000000000000101101000001100111000000000
000000110000000000000000000000000000110011000000000000
000000010000000000000000000101001000001100111000000000
000001010000000000000000000000000000110011000000000000
000000011000000000000000000000001000001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001000110011000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000101000000111001110100000000
000000010000000000000000001111001110100000010000000000
000000010000001000000000000000000000000000000000000000
000000010000000011000011110000000000000000000000000000
000000010000000000000000011011000000101001010100000000
000000010000000000000011001111101111100110010000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000010000000000000000000001100000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001111000000000000000000
000000000000001000000000000000011100000100000100000000
000000000000000111000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010101000110100000000
000000000000000000000000000000111011101000110000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000100000000000000000000000000000100100000001
000000000000001001000011110000001000000000000100000000
011000001010001000000111100101000000010110100010000000
000000000000001011000000001111001101011001100000000000
010000000000000111000000000000000000000000000000000000
100001000000000000100000000000000000000000000000000000
000000000000000000000011100101100001000110000010000000
000000000000000000000100000011101100011111100000000000
000000000000000001000010000001100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000101100000000001000000000000000100000000
000000100000000000000000000000100000000001000101000000
000000000000000000000000010000000001000000100100000001
000000000000000000000010100000001000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001001110011000000010000
000000000000000011100000000101001001001100111000000000
000000000000000000100011100000001011110011000010000000
000000000000001001100000000101101001001100111000000000
000000000000001001100000000000001001110011000000000000
000000000000001011100110000101101001001100111000000000
000000000000001001100111100000101011110011000010000000
000010000000000101100000000001101000001100111000000000
000000000000000000000000000000001111110011000010000000
000001000000000000000000000111101001001100111000000000
000000101100000000000000000000101011110011000000000000
000011000001010000000110100001101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000001000101100110100101101000001100111000000000
000000000000100000000000000000001100110011000001000000

.logic_tile 9 6
000000000000001000000000000111011100010110100000000000
000000000000000111000011111011100000101010100000000000
011000000000101011100000001001011101011100000110000000
000000000000010111100011110101101101111100100000000000
110000000010001000000111010111111010000010100000000000
000000000000000101000110001111110000010111110000000000
000000000000000000000111011001011001001001010110000000
000000000000001111000010101011001010101001110000000000
000000001011001000000000000101111101010000110110000000
000000000000000001000010100011011001111000110000000000
000000000000001001000010011101101010001001010100000000
000000000000001011000111111011111011101101010000000001
000000000001011000000010000111001010000010100000000000
000000000000000101000010111111000000010111110000000000
000010000000000000000000011101011101001001010100000000
000001000000000000000010100001111101010110110010000000

.logic_tile 10 6
000000000000000101100110100111001000001100111000000000
000000001110000000000000000000000000110011000000010000
000000000000100101100110100000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000100000000000000111101000001100111000000000
000000000001010000000000000000000000110011000001000000
000000000000000000000000000111101000001100111000000000
000000001100000000000000000000100000110011000000000000
000001000000000001100000000001001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000001000000
000000001110001000000000000001101000001100111000000000
000000000000001001000000000000000000110011000000000000
000000000000001000000110000000001000001100111000000000
000000000000001001000100000000001000110011000000000000

.logic_tile 11 6
000010000000000000000110100000011000000100000100000000
000001000000000000000000000000010000000000000110000000
011000000000011000000011100000000000000000000000000000
000000000000100101000000000000000000000000000000000000
010000000000000101100000000111111101001011100000000000
100001000000000000000000000000001000001011100001000000
000000000000000000000110101011101010010111110000000000
000000100001010000000000001011000000000001010000000001
000000000001000000000111100011001001000110110000000100
000001000000000000000100000000111100000110110000000000
000000000000001111100111101111111010010111110010000000
000000100000001111100000000111110000000010100000000000
000000000000001000000000000111000000000000000100000000
000000000000001011000000000000000000000001000110000000
110000000000001000000011100000000000000000000000000000
100000000000001111000100000000000000000000000000000000

.logic_tile 12 6
000000000000000000000010101000011101010111000000000000
000000000000000000000100000101011011101011000000000000
011000000000000011100010101111100001000110000000000000
000000000000000111100110110101101000101111010000000000
010010000001010000000111100001011111010011100000000000
110001000000100000000100000000111111010011100000000000
000000000000000101000111000000000000000000000000000000
000000000000001101100111100000000000000000000000000000
000000000000000000000000000101111001000110110000000000
000000000000000000000000000000111111000110110000000000
000000000000000000000011100000011110000100000100000000
000000000000000000000100000000000000000000000000000001
000000000000000000000010001000011101010111000000000000
000000000000000000000000001001011000101011000000000000
000000000000000001000011100000001110000100000100000000
000000000000000000000110000000010000000000000000000000

.logic_tile 13 6
000000000000001000000010011001101100010101010100000000
000000000000001111000010100001100000101001010000000000
011000000000001000000111110000011001010001110100000000
000000000000000101000111100011011010100010110010000000
110000000000001101100000000000001100001101010100100000
100000000000000101000000000001001010001110100000000000
000010000000000001000011110000011010011101000110000000
000011100000001111100110100011011101101110000010000000
000000000000000111000110001011000000010000100100000000
000000000000000000000000001011001111111001110010000000
000001000000000000000000010001000000010000100100000000
000010001110010000000010100011101001110110110010000000
000000000000000000000010000011001011010001110100000000
000000000000000000000000000000001010010001110000000010
000000000000000000000111100111100001001001000100000000
000010100001000000000100000011101011101111010000000000

.logic_tile 14 6
000010100100001111100110101001101010000010000000000000
000000001100000101000010111001111000000000000000000000
011000000000001101100110110000000000000000100100000000
000000000000000101000010100000001101000000000100000000
010000000000101101100011111111101101000010000000000000
000010000001010001000110100011101110000000000000000000
000000000010000001110000000000001010000100000110000000
000000000000000000000000000000010000000000000100000000
000000000000100101000010110001101001000010000000000000
000000100000011101100110000101011000000000000000000000
000000001110000000000000000111101100000010000000000000
000000000000001101000010001011101111000000000000000000
000001000000100000000000001001000000000110000000000000
000000000111000000000010111011001001101111010000000000
110000000000001101000010101101101100100000000000000001
100000000000000001100110110111011010000000000000000000

.logic_tile 15 6
000010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
011000000000100000000000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
010000100000000000000000000000011110001100110000000000
100001000000000000000000000000011101110011000000000000
000001000000001000000000001001011110000010100000000000
000010100000000111000000000101110000010111110001000000
000010000000000000000000000000000001000000100100000000
000000000000000000000011110000001101000000000100000000
000001000000000000000010010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110001011000001001100110000000000
100010000100000001000011111011101111110011000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001000000111001110100000001
000000000000000000000000001011101010100000010000000000
000000000000010000000000000011011110110100010100000000
000000000000100000000000000000111000110100010000000010
000000000010000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000010
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000001100010110000001000001100111000000000
000000000000000000000010000000001001110011000000010000
011000000000000000000000000101101000000100000100000000
000000000010000101000000000001101101000010000100000000
000000000000000000000000001111001100000000000100000000
000000000000000000000000001101010000000001010100000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000110001000001101000000100100000000
000000000000000000000100001101011000000000010100000000
000000000000000000000000011011101000100000000000000000
000000000000000000000010000111111000000000000000100000
000000000000001000000000001001001100000000000100000000
000000000000000001000000001101110000000001010100000000
110010100000001000000000000000000000000000000000000000
100000000010100001000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000011110101000110100000000
000010000000000000000000001011001110010100110001000000
000000000000000000000000001001111110111101010100000000
000000000000000101000010100111000000101000000001000000
000000000000000101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000101100000001000011100111000100100000000
000000000000000001000000000111001110110100010001000001

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000001100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000101000010100000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011000000000000000000000000000001010110001010100000000
000000000000000000000010100101001001110010100011000000
010000000000000111100111100000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001001101010101001010100000001
000001000000000000000000001101100000101010100010000000
000000000000000000000000000001000000101001010100000100
000000000000000000000000001001001010011001100000000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000000000111000001111001110100100000
000000000000000000000000000001101011010000100000000000
000000000000000000000011101111100000101001010100000001
000000000000000000000010111101001111011001100010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000001100000111001110100000000
000000000000000000000000001111001101100000010000000000

.ramb_tile 6 7
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000001000000000001011011000010110100000000000
000000000010001111000000001101000000101010100010000000
011000000000000111100011110000001011101100010100000000
000000000000000101000111101111011100011100100001100000
000000000000000000000111100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111000111111000011011000111010000000000
000000000000001111100111110001001110001011100010000000
000000000000000101100000001001111000010111110010000000
000000000000000000000000000111010000000001010000000000
000000000000000001000000000001111001111001000100000000
000010100000000000000011100000101100111001000000100100
000000000000000111000000011011111010111101010110000000
000000000000000000100011011011010000010100000000100000
000000000000001101100000000001001111000010000000000000
000000000000000101000000001101001010000000000000000000

.logic_tile 8 7
000010000000001000000000000101001000001100111000000000
000000000000000111000000000000001101110011000010010000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000101000000000000101101000001100111000000000
000000100000010111000000000000001000110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001001000000000000001101110011000000000000
000000100000000000000110110101001001001100111000000000
000000000000010000000010100000001110110011000000000000
000000000000001101000000000001001001001100111000000000
000000100000000101000000000000001100110011000000000000
000000001111011000000000000111101000001100111000000000
000000000000000101000000000000101000110011000010000000
000000000000000101100000010011101000001100111000000000
000010101000000000000010100000001010110011000010000000

.logic_tile 9 7
000000000000000000000110110101011101011001010100000000
000010100001010000000011110011001101101001010001000000
011000001110000000000000010011001011000010000000000001
000000000000001111000011110111111010000000000000000000
110000000000000000000110001111111101011001010110000000
000000000000000111000000001001001101101001010000000000
000000000001000000000000001111111101001001010100000000
000000000000000101000000000011111101101101010000000010
000000000000000001000111011011011100001001010100000001
000000000000001111100110001011001001101101010001000000
000000000000000011100110011011111101011101000110000000
000000000000000001000011010011101111111100000000000001
000000100000001000000110101011101101011101000110000000
000001000000000001000000001011011000111100000001000000
000000000000000111100010000111011110010110100000000000
000000000000000111000011111001100000010101010000000000

.logic_tile 10 7
000010000000001000000000010000001000001100111000000000
000001000000000101000010100000001001110011000000010000
000010100001001101100000010001001000001100111000000000
000001000000100101000010100000000000110011000010000000
000000000001000000000110100000001001001100111000000000
000010000000000000000000000000001100110011000000000000
000000000000000000000000000101001000001100111000000000
000010100000000000000000000000100000110011000000000000
000010100000000000000000000001101000001100111000000000
000001000000000000000000000000000000110011000001000000
000000100000001000000000000111101000001100111000000000
000000000000001001000000000000000000110011000001000000
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001001110011000000000000
000000001010000101000000000001101000001100111000000000
000000000001000000100000000000000000110011000000000000

.logic_tile 11 7
000000001000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000000000000000010000000000000000100110000000
000000000110000000000010100000001011000000000100000000
010000000000000111000011111000000000000000000100000000
000000100000000000100111101011000000000010000100100000
000000000000001000000110110111100000000000000110000000
000000000000001111000011100000000000000001000100000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000110000000
000000000000000111100000001101101010000010100000000000
000000000000001001000010001101110000010111110001000000
000000000000000000000000001000011010010111000010000000
000000001110000000000000001001001010101011000000000000
110000000010100111000000001001000001010110100000000000
100000000000010000100000000011001010011001100001000000

.logic_tile 12 7
000000000110000001100000010000000000000000001000000000
000001000000100000100010010000001011000000000000001000
000000000110001001100110010000000000000000001000000000
000000000000001001100110010000001000000000000000000000
000000000000101000000110000000001001001100111010000000
000000000000001001000100000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001000000000000000000001001110011000000000000
000001000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100001000000000000000001101000001100111000000000
000000101000000000000000000000100000110011000000000000
000000100000000000000000000000001000001100111000000000
000001000010000000000000000000001010110011000000000000

.logic_tile 13 7
000000000000000000000111011000001000011101000100100000
000000000010000000000011000011011010101110000000000000
011000000000000000000111000011011100010101010100000000
000000000000001101000110111111000000101001010001000000
110000000000000111000000001001100001010000100100100000
100000000000001101000011100011101010110110110000000000
000000000000100011100000001000011100010100110100000000
000000000001000000000011101101001011101000110000000000
000010100001011011100000001101000000010000100110000000
000001000010100011000000000011001111110110110000000000
000000000000001001000000001001111100010101010100000000
000000000000000011000000000011000000010110100000100000
000000000000000000000010000111100001011001100100000000
000000000000100000000010001001101100010110100000100000
000000000000000000000000000011111000010001110100000000
000000000000000000000010000000011100010001110000000010

.logic_tile 14 7
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001111000000000000001000
000001000000000000000000000111100000000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000111101001001100111010000000
000000000000000000000000000000001100110011000000000000
000000000000101001100000000111001001001100111010000000
000000000000001001100000000000101110110011000000000000
000000000000001001100110010011101000001100111010000000
000010000000001001100110010000101110110011000000000000
000000000000001000000110010011101001001100111010000000
000000000000000111000110010000101110110011000000000000
000000000000000111000000000011001000001100111010000000
000000000000000000100000000000001110110011000000000000

.logic_tile 15 7
000000000001010000000010101000001000110100010100000000
000000000110000000000110110011011011111000100000000001
011000000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010100000000101000011100001111111111001000100000000
000001000000001101000000000000001100111001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011101110001010110000000
000000000000000001000000000000101010110001010000100000
000000000010000000000000000000001011101100010100000000
000000000000000000000000000101001100011100100010000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 16 7
000010100001010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000100
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000001110000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 17 7
000001000000000000000000001000000000000000000100000000
000000100000000000000000000111000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001100000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001011111000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 18 7
000000001000000000000000000000011000000100000110000000
000000100000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000001100000000000000100100000
000000000000000000000000000000100000000001000100000000
011000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000011000000000000000100100000
000000000000000000100000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000010000000011100000000000000000000000000000
010010000000100000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000010000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000001100000000000000100000000
000000000000000111000000000000000000000001000000000000
011000000000000111100110001000000000000000000100000000
000000000000000000000100001001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000001000000000000000000000000011010000100000100000000
000000100000000000000000000000010000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000000000100000000
000000000000000001000011100000000000000001000100000100
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000001000000000000000000000001001000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000100000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000001111100111110101111010000010000000000000
000000000000000111000111110001011010000000000000000000
011000000000000011100011111111101011011001010100000000
000010000000000000100111101011111000101001010010000000
110000000000000111000011110001111100010011100000000000
000000000000001101000010000000101001010011100000000000
000000000000001111000010110101101010010000110100000001
000000000000001011000011110101011111111000110001000000
000000000000001000000000001001001111100000000000000000
000000000000001111000000001101101110000000000000000000
000000000000000101100110011111011001000010000000000000
000000000000000000000010100111011111000000000000000000
000000000000001001100000000101011000011001010110000000
000000000000000001000010000011101011010110100010000000
000000000000000001100010010001011100000010100000000000
000000000000000001000110000001110000101011110000000000

.logic_tile 8 8
000010000000000101100000000111001001001100111000000000
000000000110000000000000000000001110110011000010010000
000000000000000000000000010011101001001100111000000000
000000000000000000000010100000101100110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000010000000000000000101100110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000000100010100000101111110011000000000000
000000000000000000000110100001001001001100111000000000
000000000000100101000000000000001110110011000000000000
000000000000000011100110110111001001001100111000000000
000000000000000000100011010000101111110011000010000000

.logic_tile 9 8
000010100000001000000000001011011101010000110100000000
000000000000000111000011110001111001111000110011000000
011000000000001000000000001000011111001110100000000000
000000000000000001000011110101011110001101010000000000
110000000000000101100110110000011100001110100000000000
000000000000000000000010101101001111001101010000000000
000000000000001111100111100001011011011100000110000000
000000000000000101100100001011101101111100100001000000
000000000000000101100111010111001010000010100000000000
000000000001010111000010000111110000010111110000000000
000000000000000111100010000011011011011100000100000100
000010100000000000000000001011011101111100100010000000
000000000000000001000110110011000001010110100000000000
000010000000000000100010100101001111011001100000000000
000000000110001000000111101001001100001001010100000000
000000000000000101000000001011011101101001110001000000

.logic_tile 10 8
000000001000000111000000000000001000001100111000000000
000000100010000000100000000000001100110011000000010000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000001000000001000000110100101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000000
000010100000001101000000000000100000110011000000000000
000001000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000001000000
000000000100000000000000000000001001001100111000000000
000000000000000000000010110000001111110011000001000000
000000000000000000000111100101001000001100111000000000
000000000000000000000010110000100000110011000000000000

.logic_tile 11 8
000000000000000111100111100111000000000110000010000000
000000000000000000000000000011001010011111100000000000
011000000000000111000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001111000000001101011100000010100000000000
100000000000000101100000000101000000010111110000100000
000000000000000111100110111000000000000000000100000000
000000000000000000000011101101000000000010000110000000
000000000001010000000000000000011000000100000100000000
000000000000101001000000000000000000000000000100000000
000000000000000111100000001000011010000111010010000000
000000000000000000000000001001011001001011100000000000
000000000000001000000000000001011110000110110010000000
000000000001010101000000000000011100000110110000000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 12 8
000000001010001001100110010101101000001100111000000000
000000000000001001100110010000100000110011000000010000
000000000000001000000110000101101000001100111000000000
000000000000001001000100000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000000001100000010000001000001100111000000000
000000000000000000100010010000001000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000001001000001100111000000000
000000000001010000000000000000100000110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000110000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 13 8
000000000000000001000000010001000000000110000000000000
000000100000100000000010101001001101101111010000000000
011000000000000000000111001101000000011001100100000000
000000000110000000000100001111101011101001010001000000
110000000000000101100111000011101010010101010110000000
100000001101010000000011100111110000101001010000000000
000000000000000000000110101111000000011001100110000000
000000000110001101000000001001101011101001010000000000
000000000000000101100000010001001100001011100000000000
000000000000000001000010100000001010001011100000000000
000000000110000000000111000011100000010000100100000000
000010100000000001000000001101001111110110110000100000
000000000001000001000111001001000001000110000000000000
000000000000000000000010001101001111101111010000000000
000000000000000000000110100000001101011101000100000000
000000000000000000000010001101001010101110000010000000

.logic_tile 14 8
000000000000001000000000000101001001001100111000000000
000000000000001111000000000000001101110011000000010010
000000000000000000000000000001001001001100111000000000
000000001100000000000000000000001100110011000000000000
000000000000001000000000000101001001001100111000000000
000001000000001111000000000000001100110011000000000000
000000000001000000000000000001001000001100111000000000
000000000000100000000000000000001100110011000000000000
000000000000000001100000000101001000001100111000000000
000000001000000000100000000000001111110011000000000000
000000000000101001100000010001001000001100111000000000
000000000000011001100010010000001111110011000000000000
000001000001011000000110010111001000001100111000000000
000010000000111001000110010000001000110011000001000000
000000000000000000000110000111101000001100111000000000
000000000000000000000100000000101010110011000000000000

.logic_tile 15 8
000000000000000000000110101000000000000000000100000000
000000000000001001000000000011000000000010000100000000
011000000100001000000000010011000000000110000010000000
000000000000000101000011111011101001101111010000000000
010000000000000001000000000000000001000000100100000000
000000001110000000100000000000001110000000000100000000
000010100000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000100000000
000010000000000000000111100111000000000000000100000000
000001000000000000000110010000000000000001000100100000
000000000000001111100111101011011010000010100010000000
000000000000001111100100001011100000101011110000000000
000000000000000000000000001000000000000000000110000000
000000000000000001000000001001000000000010000100000000
110000000000000011100000001001101010010110100010000000
100000000000000000100000000011000000101010100000000000

.logic_tile 16 8
000000000000100000000000000000000000000000000100000000
000000001100010000000000001101000000000010000000000000
011001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000100100000000
110000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001111100000010000000000000000100100000000
000010000000001001000010010000001100000000000000000001
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000100000001000000110110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
011000000000000000000000000000001011111001000110000000
000000000000000101000010101001011101110110000000100000
110000000000000000000011101011100000111001110110000000
110000000000000101000000000001101001010000100001000000
000000000000000000000000011001000000100000010100000010
000000000000000000000010011011001010111001110001100000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000101111101110001010100000000
000000000000000000000000000000111001110001010000100100
010000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101000000000000000100000010
000000000000000000000000001101000000111111110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000010100000010000000000000000011100000100000100000000
000001000000100000000000000000000000000000000110000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001111011110101001010100000000
000000000000000000000010101101100000101010100001100000
010000001100000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000111000000000000000100000000
000000000000000000000011100000100000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001111000000111001110100000000
000000000000000000000000001011001100100000010000000000
000000000000000000000000000011011100101001010100000000
000000000000000000000000001011110000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
010001000000000000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000100100000000
000000001110000000100000000000001001000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000100000000000000010110001100001010110100000000000
000001000010000000000011110111101101011001100000000000
011000000000000000000111101011101101100000000000000000
000000000000000000000110110101011111000000000001000000
010000000000000111000000000111101110000010100000000001
100000001000000000100000000101010000101011110000000000
000000000000000000000011110000011010000100000100000000
000000000000000101000011100000010000000000000100100000
000010000001000011100000011011011011100000000000000000
000000000000100000000011011111011001000000000000000000
000000000000001001000011100000000001000000100100000000
000000000000000001000110000000001101000000000100100000
000000000000000101100111110000000000000000100110000000
000000000000000000000110100000001001000000000100000000
110000000000000000000110001001001110000010000000000000
100000000000000001000010000011111001000000000000000000

.logic_tile 8 9
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001110110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000001101000000000000101101110011000000000000
000000001110000000000111100011001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000000000111100011001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001101000110000011101000001100111000000000
000000000000000011000100000000001111110011000010000000
000001000000100101000110100101001000001100111000000000
000010000000010000000000000000101110110011000010000000
000000000000001000000111000111001001001100111010000000
000001000000000011000000000000001011110011000000000000
000000000000000101100000000001101000001100111000000000
000000000000000000000000000000001110110011000001000000

.logic_tile 9 9
000000000000001001000110101011011011010000110110000000
000010101010000101100000001111011100110100110001000000
011000000000011101000000000001001100010111110000000000
000000000000100001100010100001000000000010100000000000
110000000001010101000000000101101111011100000110000001
000000100000000000000000000101101111111100010000000000
000000000000000111000000011101101101000010000000000000
000000000000000000100011010001011111000000000001000000
000000000000001111100111000001001000000010100000000000
000000000000000101000011111111010000101011110000000000
000000001110000001000000000111101111001001010100000000
000000000000000001000000001111101011010110110001000000
000000000000000001100110101101101101011101000110000000
000000000001000001000010001111111001111100000000000100
000000000000000000000111101111111001001001010100000000
000000000000000000000011110011101011010110110010000000

.logic_tile 10 9
000000000000010000000000010000001001001100111000000000
000000000000100000000011100000001010110011000000010000
000000000000001000000110100000001001001100111000000000
000000000000001111000000000000001110110011000010000000
000000001000000000000000000011001000001100111000000000
000010000000001001000000000000000000110011000001000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000010000000000000000000000000000000110011000000000000
000000001010000101000000000001101000001100111000000000
000000000000001111100000000000000000110011000000000000

.logic_tile 11 9
000000000000000111100111100001001111001110100010000000
000010000000000000000000000000101111001110100000000000
011010000000101101100011111000001111010111000000000000
000000000001010101000110100001011101101011000010000000
000000000000000111100111100000001101001011100000000000
000000000000000000100100001111011011000111010010000000
000000000000000000000110111000001011101100010110000001
000000000000000101000011100101011011011100100000000000
000000000001000000000111100111011001001011100000000000
000000000000000000000000000000011110001011100010000000
000001000000000111100111111111011000010111110010000000
000010000000000000100110100011100000000001010000000000
000000000000000000000010000001001111001110100000000000
000000000000000001000010000000001101001110100010000000
000001000000000101100110100101011000010111110000000000
000000000000000000000000001111010000000010100000000001

.logic_tile 12 9
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001001110011000010010000
000000000000000000000110000000001001001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000001100110000000001000001100111000000000
000000000000000000100100000000001011110011000010000000
000000000000000001100000000101101000001100111000000000
000000000000000000100000000000000000110011000010000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000000000110011000010000000
000000000000000101100000010011001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 9
000001000000001101000010101000011010001101010100000000
000010101010100001000010101101001100001110100000100000
011000000000001001100010101001100000010000100110000000
000000000000001111000011111101001110111001110000000000
110000000000001101100111110001011001000010000000000000
100000001000001011000011101001111010000000000000000000
000010000000000101000011100001101010010100000110000000
000000000001011111000110111111010000111101010000000000
000000000000001101100000000011000001010110100000000000
000000001011010111000000000101001100100110010000000000
000000000000000000000000010001100001011001100101000000
000000000000000001000010001101101010101001010000000000
000000000000000000000000001101011110000001010100000000
000000000001010001000010000001000000101011110010000000
000000000000001000000000000001011101000010000000000000
000000100000000111000000000001011000000000000000000000

.logic_tile 14 9
000000000000101000000000000111001001001100111000000000
000000001000000101000000000000101011110011000000010000
000000100000000000000010010111101001001100111000000000
000001000000000000000110100000101001110011000000000000
000010100000000000000000000001101000001100111000000000
000001000010000000000000000000101111110011000000000000
000000000000000101100010000111101001001100111000000000
000000000000000000000100000000001001110011000000000000
000000001010000001100000000001101001001100111000000000
000000000000000000100000000000101010110011000000000000
000001000000000000000000000001001001001100111000000000
000010000000000000000000000000001001110011000001000000
000000000001010000000110010001101001001100111000000000
000000100000100000000110010000101001110011000001000000
000000001000000001100110000101101000001100111000000000
000000000000000000100100000000101100110011000001000000

.logic_tile 15 9
000000000000001000000010111000000000000000000100000000
000000000000000101000110101001000000000010000110000000
011000000000001000000000010001111110010111110000000000
000000000000000101000010110111000000000010100001000000
010000001000100000000110100111100000000000000100100000
000000000000010000000000000000000000000001000100000000
000000000000000000000000001001011110010110100010000000
000010100000000000000000000011010000101010100000000000
000000000000000111100111110000000000000000000100000001
000000000001010000100111111011000000000010000100000000
000010100000000111100000000001011100001110100010000000
000000000000000001000000000000101100001110100000000000
000000000000000000000000001011000000000110000000000000
000000000000000001000000000011101011011111100010000000
110000000000001111100010000000000000000000000100000000
100000000000000111100000001001000000000010000110000000

.logic_tile 16 9
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000011001111011100000110000000
000000000000000000000000000101101110111100010001000000
110000000001011000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000001001001000011100000100100000
000000100000000000000000000101011101111100100001000001
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000001100000100000100000000
000000000000001111000000000000010000000000000000000000
110000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001101101010101001010100000001
000000000000000111100010111101000000010101010010000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111100000000101011000110100010110000000
000000000000000000000000000000001000110100010010000000
000010000000000000000000000001000000111001110110000000
000001100000000000000000000101101100100000010000000010
000000000000000000000000001000001011110001010100000000
000000000000000000000000000011001010110010100010000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000010000000000000000100100000000
000000000000000000000011110000001001000000000000000000
011000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000000001111000000000010000000000000
000000000000000000000111100000000000000000000000000000
000010000000010000000100000000000000000000000000000000
000000000000000000000111100011100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000100000000
110000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000001000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000000000000000000011001011111001000100000001
000000000000000000000000000000001010111001000001000000
010001000000000101100011100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000001000000000000101111110101000000101000000
000000000000001001000000000001000000111110100000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101111011111000100110000000
000000000000000000000000000000011101111000100000000000
010000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111000000000000000000000000000100000000
000000000000000000100000000101000000000010000100000000
010000000000001000000000000011100000000000000100000000
000000000000001101000000000000100000000001000100000000
000000000000000111100000000000001100000100000100100000
000000000000000000100000000000000000000000000100000000
000000000000000000000000000001100000000000000100000000
000000000000000001000000000000000000000001000100100000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000101000000011011011000010111110000000000
000000000000000000100010000111010000000001010000000000
011000000000001001100011110011011001011100000100100000
000000000001010001000111111011011110111100100010000000
110000000000000111100111100000001101010111000000000000
000000000000000000000000001101001111101011000000000000
000001000000000111000110001000001010000110110000000000
000010000000000000100000001111001100001001110000000000
000000000000001001000011110111101100001001010100000000
000000000000000001000011101011011001011110100010000000
000000000000001000000000011101111100011100000110000000
000000000000000101000011000111111101111100100010000000
000000000000000001100000000001011001000010000000000000
000000001010000000000000000111001000000000000000000000
000000000000000101100110110101111100010011100000000000
000000000000000111000010100000001100010011100000000000

.logic_tile 8 10
000001100100100000000000000011101001001100111000000000
000000000001010000000000000000101001110011000000010000
000000000000000011100111010111001001001100111000000000
000000000000000000100111010000101000110011000000000000
000000100000000101100000000001101001001100111000000000
000001000000000000000000000000001101110011000010000000
000000000000001101100000000001101001001100111000000000
000000000000000101000000000000101001110011000010000000
000000100000000000000000000001101001001100111000000000
000001000000000000000000000000001010110011000000000000
000000000000100000000110110101001001001100111000000000
000000000000010000000010100000001000110011000000000000
000010100000000101000110100001101000001100111000000000
000000000001010000100000000000001110110011000000000000
000000000000000000000000000001101001001100111000000000
000000101010000000000000000000101010110011000000000000

.logic_tile 9 10
000000000000000000000011111011000000000110000000000000
000000000000000000000110110111001010011111100000000000
011000000000001000000111111011101010011100000110000000
000000000000000001000011101001011001111100010000000000
110011000000001101100111101011101000010000110100000000
000000000000000101000000001101111111111000110000000100
000000000000000111100010100011011101011100000100000000
000000000001000000100100001001011101111100100010000000
000000000000001101100000001111001010000010100000000000
000000000000000001000000000111000000010111110000000000
000000000000000000000010000001011111001001010100000001
000000000010000111000110011001111101101001110000000000
000000000001011011100010001001011101010000110110000000
000000000000000101000000001001111010111000110000000000
000000000000000001000111001111011000001001010100000000
000000000000000111000100000111001001101001110000000100

.logic_tile 10 10
000010100000000000000000000001101000001100111000000000
000001001110000000000000000000100000110011000000010000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001000000000000110100101101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000000000000010011101000001100111000000000
000000100110000000000010100000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000010000000000000000000100000110011000001000000
000000000000000111100111100111101000001100111000000000
000000001010000000100110100000100000110011000001000000
000000000100000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000001000000
000000000000000001000111100000001001001100111000000000
000000000000000000000000000000001100110011000001000000

.logic_tile 11 10
000000000000000111100111111000011111010100110100000000
000000000000000000000110100011001111101000110010000010
011000000000010111100000001000011010010111000010000000
000010100000000000100000001111001000101011000000000000
110000000000000111000110101001000001000110000010000000
100000000000000000100000000111101011101111010000000000
000000000000000111100011100001001111010011100000000000
000000001000000000000100000000101100010011100001000000
000000000000000000000000011111011000000010100000000000
000000000000000000000010100101000000010111110010000000
000000000000000111100000000101001100000110110010000000
000000100000001001000000000000011001000110110000000000
000000000000101111100111100000000000000000000000000000
000000000000010101100100000000000000000000000000000000
000000000000000101100010011101001110000010100000000000
000000000000001001000010100011110000010111110000000000

.logic_tile 12 10
000000000000000001100110000000001001001100111000000000
000000000000000000100100000000001100110011000000010000
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001111110011000000000000
000000000000010000000000000111001000001100111000000000
000010100000000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000001011010000000000000000100000110011000010000000
000010100001100000000000000001001000001100111000000000
000001001110100000000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000001010101000000000000001111110011000000000000
000000001100000101100110110001001000001100111000000000
000000000001000101000010100000100000110011000000000000
000000000000000000000000000111001000001100111000000000
000010100000000000000010100000000000110011000010000000

.logic_tile 13 10
000000000000001101000010100001001000000010000000000000
000000000000000111000000001011011110000000000000000000
011000000000001011100111100101000001001001000100000000
000000000000100101100010111011001001101111010000000100
110000000000000001000011000111101100010100110110000000
100000100000001101100110100000011011010100110000000000
000000000000101001100010110001000001010000100100000000
000000000000000001000011111011001011110110110001000000
000000000000001111100011110011001100011101000100100000
000000000000000111100010000000101100011101000000000000
000000000000001000000000000001101111000010000000000000
000000000000000101000000000101111010000000000000000000
000001000000001001100110001000011001010111000000000000
000010000000000001000000000001001100101011000000000000
000000000000001000000000000101111010100000000000000001
000000000001001111000000001101101110000000000000000000

.logic_tile 14 10
000000000101000000000110100111001001001100111000000000
000000000100100000000000000000101000110011000010010000
000001000000001000000000000111101001001100111000000000
000010100001000101000000000000101111110011000000000000
000000000000000101100000010111001000001100111000000000
000000001110100000000010100000101100110011000001000000
000000000000000000000000000111101000001100111000000000
000000000001000000000000000000101001110011000000000000
000000000000000001100000000011001001001100111000000000
000000001100001101100000000000001111110011000000000000
000001000000000000000000000111101000001100111000000000
000000100001010000000000000000101011110011000001000000
000010100000000000000110000111001000001100111000000000
000000000110010000000110000000101111110011000001000000
000000000000000000000010000101001000001100111000000000
000000000000000000000010110000001111110011000000000000

.logic_tile 15 10
000010100000100001100110111001000000011111100000000000
000000000000010011000011100001101111000110000001000000
011000000000001000000110101001100000000110000000000000
000001001010000111000011110011001110101111010000000000
110000000000000111100010100111101010010001110100000001
100000000000001101100110110000001000010001110000100000
000000001100000000000111111000001001011100100100000000
000000000000001101000011110101011110101100010000100000
000011000000000000000000001001111010010110100000000000
000010000000000000000000001001110000101010100000000010
000001000000000001000000000000001111011100100100000000
000000100000000000000000001101001110101100010001000010
000000100000000111000111100000011110001101010100000000
000011000000001101100100000101001011001110100000100000
000000000000000000000000001101100000001001000110000000
000000000000001001000000000111101000101111010000100000

.logic_tile 16 10
000000000000000101000000000000011000000100000100000000
000000000100000000100000000000010000000000000000000000
011001001110000000000010100000000000000000000000000000
000000100000010000000111110000000000000000000000000000
010010100001000000000111000000000001000000100100000000
110000100000100000000000000000001010000000000000000001
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010100000000000000000000001000000100100000000
000000000100010000000000000000001001000000000010000000
000100000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 17 10
000000000000000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000110000000000111000111000001101001010100000000
000000000000000000000110110001001001011001100001000000
010000000000001111000011101001101010111101010100000000
110000000000000101000000001001100000010100000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001100000100000010100000000
000000100000000000000000001101101000110110110001000000
000000000000000000000000001101000001100000010100100000
000000000000000000000000001001001011111001110010000000
000010100000000111000000000000000000000000000000000000
000001100000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000101000000000000000000001000000100100000001
000000000000011111000000000000001101000000000100000000
010000000000000000000000000000000000000000000100000000
100000000000000111000000001111000000000010000100000100
000000000110000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100000000000000111100000000001000000100100000000
000000000110000000000000000000001111000000000100000100
000000000000000000000111100000001100000100000100000000
000000000000000000000000000000010000000000000100000000
110010100000000000000000000000011000000100000100000000
100000000000000000000010000000000000000000000100000100

.ramt_tile 19 10
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000010110001000000000000000100000000
000000000000000000000111100000100000000001000000000000
011000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000111100111100000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000111000101000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000010100000001000000110100000000000000000000000000000
000001000000000101000000000000000000000000000000000000
011000000000000101100111001000011000110100010100000000
000000000000000101000110111001011111111000100000100100
010000000000000000000011100101001001111001000100000001
110000000000000101000000000000011010111001000001000000
000000000000001011100010100101111001110100010110100000
000000000000000101100110100000001000110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100001111001110100100000
000000000000000000000010100001101011010000100010000000
010000000000000000000000001000011011101000110100000000
000000000000010000000000000101001011010100110001000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000001010000000000000000000100000000001000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001111000000000000000000
000000000000000000000110100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
011000000000000101000000010001011011110001010100000000
000000000000000000100011010000011000110001010000000100
000001000000000000000111000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111000101011011101000110100000000
000000000000000000000110100000111011101000110001000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011111000100100000100
000000000000000000000000001101011001110100010000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000111100010110000000000000000000000000000
000000000010000000000111100000000000000000000000000000
011000000000000000000000000101001111011001010100000010
000000000000001101000000001101101111010110100010000000
110000000000000111100010110000000000000000000000000000
000000000000000111100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000001000110000010000000
000000000000000000000000000101001101011111100000000000
000000000000000000000000010001011000100000000000000000
000000000000000000000010101001101010000000000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 8 11
000010000001001000000111100101001001001100111000000000
000000000000001111000000000000001011110011000010010000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000100000001000000111010101001001001100111000000000
000001000000000011000010010000001010110011000010000000
000000000110000111000011100001001000001100111010000000
000000000000000000100100000000001010110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000010100000001101110011000010000000
000001000001010000000000000011101000001100111000000000
000010000000100101000000000000001010110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101011110011000000000000

.logic_tile 9 11
000000000000000101100010101001011011000010000000000000
000000000000000000000010101101111000000000000001000000
011000000000001101100110101101001000000010000000000000
000000000000001111000000000101111011000000000001000000
010010000000000000000010100011001100010111000000000000
100001000000000000000110110000101111010111000010000000
000000000101000111100010100101111100010111110000000000
000000000000001101100010100011000000000010100000000000
000000100000000111100110101011011000000010100000000000
000001000000000000100000000111000000101011110000000000
000000000000001000000000000000001110000110110000000000
000000000000000101000000000001001100001001110010000000
000001000000000101100111100000001010000100000110000000
000010000001010000000000000000010000000000000100000000
110000000000000101100110101111100000010110100000000000
100000000000000000000000001001101100011001100000000000

.logic_tile 10 11
000000000000000000000000000011101000001100111000000000
000000000000010000000000000000000000110011000000010000
000010000000010000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000111101000001100111000000000
000000001100000000000000000000000000110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000010000000010100000001000001100111000000000
000000000000100000000110110000001101110011000000000000
000000000000000101100110100011101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000101100000010011001000001100111000000000
000000001110000000000010010000100000110011000001000000
000000000000001000000000000000001000001100111000000000
000010100000000101000000000000001111110011000000000000

.logic_tile 11 11
000000000000001000000000011011101101010000110110100000
000000000000000101000010001111111000111000110000000100
011010000000001000000111110001111101001001010100000000
000001000000001111000011111011101101101001110010000000
110000000000000001000011110011111000010110100000000000
000000000000000000000010100001010000101010100000000000
000100000000100111100010101111000000011111100000000000
000100101010010000100000001001001011000110000000000000
000000000111010000000111010011011100010000110100000100
000000000000100000000011101111111010111000110001000000
000000000000000111100111000001011111011100000100000000
000000000000001111000000001011101101111100100001000000
000000000010000111100110001011101101001001010100000000
000000000000000000100000000101111011011110100001000001
000000000000000001000010000011001011011100000100000000
000000000000000000000000001011111101111100100001000010

.logic_tile 12 11
000000000000000000000000000000001001001100111000000000
000000001010010000000000000000001010110011000010010000
000000101000100000000000000111001000001100111000000000
000001000000010000000000000000000000110011000000000000
000000000001010111100111100000001001001100111000000000
000000000000000000100100000000001110110011000010000000
000000000000001111100000000000001000001100111000000000
000000100000001111100000000000001111110011000000000000
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000000101001000001100111000000000
000000000000001011000000000000000000110011000010000000
000001000000000101100000010000001000001100111000000000
000010100000000000000010100000001011110011000010000000
000000000000000001000000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000

.logic_tile 13 11
000001100000000001100110101101000001011001100110000000
000010000000001111100000001111001100101001010000000000
011000000000000001100110001000011101001101010100000001
000000000000000000000000000101001011001110100010000000
110000000001001101000111100001100001011001100100000000
100000000000100111100011100001001100010110100011000000
000000000000001000000011100101011100010101010100000001
000000000000001111000110111101000000010110100000000000
000000000000000000000000010000011101001001110110000000
000000000000000000000011001011001100000110110000000000
000000000000001111000000000111011010001110100000000000
000000000000000011100000000000111001001110100000000000
000000000000000001100110100001100001011001100101000000
000000000001000000100000001101101100010110100000000000
000000000000000000000111000101101110000111010000000000
000000000000000000000100000000101000000111010000000000

.logic_tile 14 11
000000000000000000000000010001101000001100111000000000
000000000000000000000010010000101101110011000000010000
000000000000000000000110000101001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000101100110010111001000001100111000000000
000000000001000000000110100000001101110011000000000000
000000000000000001100000010011001000001100111000000000
000000000000000000100010010000101011110011000000000000
000010100001010000000000000111001001001100111000000000
000000100000000000000011110000101010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000001010000000000000000101111110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000101000011110000101101110011000000000000
000000000000000000000000000001001000001100111000000000
000010100001000000000000000000101111110011000000000000

.logic_tile 15 11
000000001100000000000111101001101000010111110000000000
000000000000010000000100001111110000000010100000000000
011000000000000000000110100111011110010110100000000000
000000000000001111000000001101010000010101010000000000
010000000111110000000000011101100001011111100000000000
100000000000011101000010101111001110000110000000000000
000001000010101101100010110001111111010111000000000000
000010100001000101000010100000011011010111000000000000
000000101000000000000000001000011101000110110000000000
000001000100000000000011110101011111001001110000000000
000000000000001000000111100011100000000000000100000000
000010000000010011000110000000100000000001000110000000
000000000000000111100000000000000001000000100100000000
000000001100000000100000000000001100000000000100000000
110001000000000111100011101101101100000010000000000000
100000000000001111100100000111111010000000000000000000

.logic_tile 16 11
000010001010100000000010110001001010110001010100000000
000001000001010000000111110000101011110001010010000100
011000001100000000000000001101000000101001010100000000
000000000000000000000000001111001010011001100000000000
000000000000000011100111100000000000000000000000000000
000010001010010111000100000000000000000000000000000000
000001000000000111000000010000000000000000000000000000
000010000000000000100010100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000010001000001111001110100000000
000000000000000000000010010101101100100000010000000000
000000000110000000000000011011001111000010000000000000
000000000100000000000010011011111110000000000000000000
000000000000100001100000001101100000101001010100000000
000000000000010000100011101101001010011001100000000000

.logic_tile 17 11
000000000001000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000001010000000110100000000000000000100100000000
000000000000000000000000000000001101000000000000000001
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000000000000100000100
000000000000000000000011110101000000000010000000000000
000000001100000000000000000000000000000000000100000100
000000000001010000000000000111000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000011110000100000100100000
000000000000000000000000000000000000000000000100000000
011001001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001110000000000110000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000110000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000101000000000000000000000000000000000000000
100000000001010111000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 11
000000000000000101000010100111000000101001010110000000
000000000000000000100100001101001010011001100000000000
011000000000001000000010100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000100000000000000000000101000000100000010100000000
000000000000000111000000001111001001110110110000000000
000001000000000000000000001000011000111001000110000000
000010000000000000000000000001011010110110000010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000001101000000100000010100000000
000000000000000000000000000101001000110110110010000000

.logic_tile 21 11
000000100001010000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000100100000000
000000100000000000000000000000001001000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000011110000100000100000000
000001000000000111000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000100100000000
000000000000000000000100000000001100000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000010100111001010111101010100000000
000000000000001101000110111001110000010100000000000010
011000000000000101000000000001001100101100010100000000
000000000000000101100000000000001111101100010010000001
110000000000000101000010101101101110101001010100000001
110000000000000000100010101011110000101010100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000111011110110100010101000001
000000000000011101000000000000101010110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100111001001111000100100000001
000000000000000000000010010000111000111000100000000010
010000000000000000000000001000001010101100010110000000
000000000000001101000000000001011111011100100000000000

.logic_tile 5 12
000000001100011000000111100001100000000000000100000000
000000000000000111000000000000100000000001000100000000
011000000000000000000111100000000001000000100100000000
000000000000000000000100000000001110000000000100000000
010000000000000000000000000101100000000000000100000000
100001000000100000000000000000100000000001000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000000100000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000100000000
110010000000000000000000000000000000000000000000000000
100001000000000001000000000000000000000000000000000000

.ramt_tile 6 12
000000000001000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000001111100111101101111001001001010100000000
000000000000000111100000000111011010011110100011000000
011000000000000101000011110101001110010011100000000000
000000000000001101100011110000111000010011100000000000
110000000000000101000011110001111011010000110110000000
000000000000100000100111100001101101111000110010000000
000000000000000001100011111001101101000010000000000000
000000000000000111000111100111011000000000000000000000
000010000000001000000000010111001010000010000000000000
000000000000000001000010000011111010000000000000000000
000000000000000101100000000001100001011111100000000000
000000000000000000000010000111101011001001000000000000
000000000000001000000110101001001000010111110000000000
000000000000000101000010001111010000000001010000000000
000000000000000111100110100101100001000110000000000000
000000000000000001100000000001101100011111100000000000

.logic_tile 8 12
000000100000000000000000000101001001001100111000000000
000001000000000000000011100000001111110011000000010000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000101101000000000010011101000001100111000000000
000000000000010101000010100000001001110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000111000000000000101100110011000000000000
000000000000000101000000000101001001001100111000000000
000000000000000000100000000000101111110011000000000000
000000000000000011100000000111101001001100111000000000
000000000000000000100000000000101110110011000000000000
000001000000000101100000000101101001001100111000000000
000000000000000000000000000000001111110011000010000000
000000000110000101000111100111101001001100111000000000
000000000001001101100100000000001100110011000000000000

.logic_tile 9 12
000000001000001101100000011000011011010011100000000000
000000001100001111000010100011001101100011010001000000
011000000000000000000000001001011010001001010110000000
000000000000000101000000001011011101101001110001000000
110000000000000000000010100011111110011100000100000000
000000001110000000000000001101101111111100010000000000
000001000000101101000110001111101100001001010110000000
000010000000010101100000001011101101101001110000000000
000000000000000111100111000111011101001001010100000000
000000000000000111100000001111011000101101010010000000
000000000000001000000010010001011100001110100010000000
000000000000000101000011110000111111001110100000000000
000000001000000101110111011011101101010000110100000000
000000000000000001000010100101111110111000110010000010
000001000000000001000111100000001110000110110000000000
000010000000010001000000000001001100001001110000000000

.logic_tile 10 12
000000000000000101100000000000001001001100111000000000
000000000001000000000000000000001110110011000010010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000001010000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001101110011000001000000
000000000110000111100000000011001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000101000010000000001001001100111000000000
000000000000000000000000000000001110110011000001000000
000000000000000001000000000111101000001100111000000000
000000101110000000000000000000100000110011000000000000
000000000000000111100000000111001000001100111000000000
000000000000001111000010100000000000110011000001000000

.logic_tile 11 12
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100101111011000010000000000000
000000000000100000000100000001011010000000000010000000
010000000000000111100111110000001100000100000100000000
000000000000000000000111110000010000000000000110000000
000000000000100101000010110000000000000000000000000000
000000000000010101000010100000000000000000000000000000
000000000000000000000010000000000000000000000110000000
000001000000000000000100001101000000000010000100000000
000000000000000000000000001000000000000000000110000000
000000000000000000000010011001000000000010000100000000
000000000000000000000000000101101010010110100000000000
000010100000000000000000000101110000010101010000000000
110000000000000000000000000000011100000100000110000000
100000000000000000000000000000010000000000000100000000

.logic_tile 12 12
000000000000100000000110000001001000001100111000000000
000000000001000000000100000000100000110011000000010000
000000000000001000000000000011101000001100111000000000
000000001110001001000000000000100000110011000000000000
000000000000001000000011100000001000001100111000000000
000000000001011111000100000000001011110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000010000000
000000000000000000000000000111001000001100111000000000
000000000000100000000000000000000000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000010100000000101000000000000001000110011000010000000
000000000000000101000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 12
000000000110001101100000011101011011000010000000000000
000000000000000101000011010101001011000000000010000000
011010100000000101100000001001001100000010100000000000
000000000100000000000010011101000000010111110000000000
010000000000000001100000000000000000000000100100000000
000000000000001101100000000000001001000000000100000001
000000000000000101000010100000001110000100000100000000
000000000000000101100110010000010000000000000110000000
000000000100001101100000000011111001000110110000000000
000000001110100101000000000000001001000110110000000000
000000000000000101100000000000000001000000100100000000
000000000000000000000000000000001111000000000110000000
000000000000100001100111100000011010001110100000000000
000000000000010000100000000101011110001101010000000000
110000000000000000000000000001100000000110000000000000
100000000000000000000010000001101100101111010000000000

.logic_tile 14 12
000000001110000000000000000101101000001100111000000000
000010100000000000000000000000001111110011000000010000
000000000000001000000000000011101001001100111000000000
000000000000000111000000000000101010110011000000000000
000000001110100000000000000011001001001100111010000000
000000000000010000000000000000101000110011000000000000
000000000000011000000000000111001001001100111000000000
000000000000000111000000000000001010110011000000000000
000000000000100000000110100101101000001100111000000000
000000000000001101000000000000001100110011000000000000
000001000000001000000010100001101001001100111000000000
000010000000001001000110110000001101110011000000000000
000000000000000101100110000101101001001100111000000000
000000100000000000000100000000001100110011000000000000
000000000100000101000000000111101001001100111000000000
000000000000000000100000000000001010110011000000000000

.logic_tile 15 12
000000000000000101000010000001001000011100100100000000
000000000000000001000110000000011111011100100001000010
011000000000000000000111011000001111001101010100000000
000000000000001101000010100101011111001110100010000000
110000000000001101000110111011101111000010000000000000
100000000000001111100011100001101011000000000000000000
000000000000100000000110000001001111001101010100000000
000000000000011111000010110000011110001101010001000001
000000000110000000000111101000011000000110110000000100
000000001110000000000100001001011001001001110000000000
000000000000000000000010100111001010010001110100000000
000000100000000000000000000000101011010001110001000010
000001000000001000000010000011000000000110000000000000
000010100000000011000000001001101011011111100000000000
000000000000101000000000011111000000010000100100000000
000000000001010101000010001101101010111001110010100000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011101101001010000010000000000000
000000000000000000000100000111101110000000000000000000
010010100000010101100110100000001110000100000100000000
000001000000100000000000000000000000000000000110000000
000000000000001000000000000011000000000000000100000000
000100000000001111000010100000100000000001000100000000
000000000110000001100000011001101110010110100000000000
000000000000001101000011110011110000010101010000000000
000000000000101001100000001111111110100000000000000000
000000000000011111000000001101011100000000000000000000
000000001010101111000000000000000000000000000000000000
000000000001000111100010010000000000000000000000000000
110100000000000111100110001111001101100000000000000100
100000000000001111000100000011001010000000000000000000

.logic_tile 17 12
000010100000100000000000001000000000000000000100000000
000001000001010000000000000011000000000010000100000000
011000000000000000000000010000000001000000100100000000
000000000000000000000011110000001110000000000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000001101000000000000000000000000000100000000
000010100000000000000000000000011110000100000100000000
000000000001000000000000000000010000000000000110000000
110000000000000000000000000001100000000000000100000000
100000000000000001000010110000100000000001000110000000

.logic_tile 18 12
000000000000001000000111110101101010101000110100000000
000000000000000101000011000000001011101000110000000001
011000000001001101100000001001000000101001010100000001
000000000000001011000000000011001010011001100010000000
000000000000001101100111100001101011110001010110000001
000000000000000111000100000000001111110001010000000000
000000000000001000000000010001001010101100010100000000
000000000000000111000011000000101010101100010000000001
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000011100001100000010110000001
000000000000001111100000000101001011111001110000000000
000000000000000000000000001101001000111101010100000000
000000000000000000000000000001010000010100000000000110
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 19 12
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000100000000000000000001111000000000100000000
010000000000000000000000000000000001000000100100000000
100000000000000000000000000000001101000000000101000000
000000000000100000000000000000000001000000100100000000
000000000000010000000011110000001101000000000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000011000000000000000000100000000
100000000000000000000011011101000000000010000100000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000101000000

.logic_tile 22 12
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000101100000010000000000000000000000000000
000000000000000101100011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010001001100001111001110100000001
000000000000000000000010100001101011100000010001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000101111001101100010110000000
000000000000000000000000000000101000101100010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000100100000000
000000000000001111000000000000001000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001100000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000010000000000000000000100000000
010000000000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000101000010100111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011000111101010100000000
000000000100000000000000001011100000101000000001000000
000001000000100000000000000011100000111001110110000000
000010100001000000000011110001101111010000100000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000100000000000000000010100011100001111001110110000000
000100000000000000000100000101101100010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000001101000000011011101110000010100000000000
000000000000000001000011111001000000101011110000000000
011000000000101011100111111111001010001001010100000000
000000000001001011000011101001111000101101010010000000
110000000001011111000111100001111000010000110110000000
000000000000001111100000000001011100111000110010000000
000000000000000001000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000001000000000011001111110011100000110000000
000000000000000111000010101101101011111100010000000001
000000000000000001000000001101011001011101000100000000
000000000000000000000000001001101011111100000010000000
000010000000001000000010010011100000000110000000000000
000000000100010101000010000101001101101111010010000000
000000000000001000000000000101101000000010000000000000
000000000000001011000000000101011111000000000000100000

.logic_tile 8 13
000000000000001001000011110111001000001100111000000000
000000000000001111100110100000001001110011000000010000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001110110011000000000000
000000100000000000000000000001001000001100111000000000
000000000000100000000000000000101100110011000000000000
000000000000001111000000010011001001001100111000000000
000000000000001111100010010000001011110011000000000000
000000000000001000000000000111001000001100111000000000
000000001000000011000000000000001000110011000010000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000010100111001000001100111000000000
000001000000000011000000000000001111110011000000000000
000000001011010000000000000011001000001100111000000000
000000000000100000000000000000001000110011000000000000

.logic_tile 9 13
000000000000000101100011101011000001011111100000000000
000000000000000000000110011101001111001001000000000100
011000000000000101100000000101001110010111110000000000
000001000000000000000000000001000000000001010010000000
010000000000000001000110100000001000000100000101000000
000000000000000000100000000000010000000000000100000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100001000110100001111100010111110010000000
000000100000000000100000000101000000000010100000000000
000000000000000101100000010101001010000010100000000000
000000000000000000000010101011010000101011110000000000
000010100100000101100000000000011110000100000100000000
000000001010000000000000000000010000000000000100000100
110000000000000000000110101011101000010110100000000000
100000000000000000000010001101110000010101010000000000

.logic_tile 10 13
000000000000010000000111100011001000001100111000000000
000000000001100000000000000000000000110011000010010000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000100110000000000000000001001000001100111000000000
000010001100100000000000000000100000110011000001000000
000001000000000000000000000011101000001100111000000000
000010000000010000000000000000100000110011000000000000
000000000000000111100111000000001000001100111000000000
000000000000100000100100000000001110110011000000000000
000000001010001000000000010000001001001100111000000000
000000000000000101000010010000001110110011000000000000
000000000000000101100010100000001000001100111000000000
000001001110000000000100000000001111110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001111000000000000001101110011000000000000

.logic_tile 11 13
000000000000010111100111010000001111001110100000000000
000000100000100000100110111101001111001101010000000010
011000000000000101100110010001111011011101000100000001
000000000000100000100011101001101001111100000010000001
110010100000000011100111101001001111001001010100000000
000000001110000000100010000011111011011110100010100000
000000100000101111000010101101011000001001010110000001
000000000000010101000110100001011000011110100001000000
000000000000000000000000001101001000001001010100000000
000000000110000000000011111001111101101101010001000000
000000000001010111100111001101001110011100000100000000
000000000000001111100110001011001111111100010011000000
000000100000010011100000010001011011001001010100000000
000001000000000001000011101001111001010110110001000010
000000000000000000000110101000011101001110100000000000
000000101100000000000000000011011010001101010000000000

.logic_tile 12 13
000000000000000111000000000000001001001100111010000000
000000000000100000000000000000001100110011000000010000
000000000000100111100000010000001001001100111010000000
000000000000010000100011100000001010110011000000000000
000001000000000111000000000111101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000001111000000000101001000001100111000000000
000000000000000111100000000000000000110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000010000000
000000000000001000000000000001101000001100111001000000
000000000000001011000000000000100000110011000000000000
000000100000000000000000000001101000001100111000000000
000001000000000000000000000000000000110011000001000000
000000000110001000000000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000

.logic_tile 13 13
000001000001010001100110010000011011011100100100000000
000010000000100000000010111011011010101100010000000100
011000000000001111100110001011100001011111100000000000
000000001110001001000111111001001101001001000000000000
110000000000000011000000011111100001010110100000000000
100000001000000000100010100001001100011001100000000000
000011000110000111100010110000011100010111000000000000
000010100000000101000011101101001111101011000000000000
000010000000000000000000011001000000010000100100000100
000000100000000000000010000101101110110110110010000000
000000000000000000000110000001111010001101010100000100
000000000000000001000100000000101000001101010000000000
000000000000000011100000011001100000010000100100000000
000000000100000000000010101101001001111001110000000001
000000000001011000000000000101101011011101000100000000
000000000000101001000000000000001010011101000000000010

.logic_tile 14 13
000100000000010001000000000001101000001100111000000000
000000000000100000000000000000001010110011000000010000
000000000000010001100010000001101000001100111000000000
000000000000101111100100000000001000110011000001000000
000000000000000001000000000101101000001100111000000000
000000000000000000100000000000001010110011000000000000
000000100000001000000110000101001000001100111000000000
000001000001000101000111110000001111110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101100110011000000000000
000010100000001001000000000101001001001100111000000000
000001000001000101000000000000001011110011000010000000
000000000001000000000000010001001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000110000000000000000101001001001100111000000000
000010100000000000000000000000001100110011000001000000

.logic_tile 15 13
000000000000001000000110101001111000100000000000000000
000000000000000111000010101001011001000000000000000000
011000001001011001100111000001011100010111000000000000
000000000000000101000110110000001010010111000000000000
110000000000001000000110001101101100010101010110000000
100000001100000101000010001111000000101001010001000000
000000000001000101000000010011111001001011100000000000
000000100000001111000010100000001100001011100000000000
000000001000101001000111100101001100001101010100000100
000000000000010111000100000000101011001101010001000000
000000000000000111100000000011011011000010000000000000
000000000000010001100000001111001111000000000000000000
000000000000000000000000010101101111000110110000000000
000000000000001111000010000000101100000110110000000000
000001000000000000000110010000011100010111000000000000
000000100000000000000010101011001001101011000000000000

.logic_tile 16 13
000001000111000001100000000101100000010000100100000000
000000000000000000000011000111101100111001110000000101
011001000000000000000000001000001000000111010000000000
000010100001000000000000000101011111001011100000000000
110000000000000111000110010000000000000000000000000000
100000000000000000100011110000000000000000000000000000
000000000000000111100111101101000000011111100000000000
000000000000001001000111110101001011000110000000000000
000011000010101000000000000101101110010001110110000000
000000000001000111000000000000101111010001110001000000
000000000110001000000000001000011011011100100110000000
000000000000000101000000000111001011101100010001000000
000000100000000101000111111000011010001101010110000000
000001000000001101100011101101011011001110100010000000
000000000000100000000000001000011100011101000110000000
000000000000011101000000001101001000101110000010000000

.logic_tile 17 13
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000000000101000000101001010110000000
110000000000000111000011100001001101100110010001000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010111001010111001000100000000
000000000000000000000011010000011101111001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111001100101000000110000001
000000000100000101000010101011110000111101010000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000111011000110100010100100000
000000000000010000000000000000011110110100010000000100
000010000000000011100010000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
010000000000000000000000001111000000111001110100000000
000000000001000000000000000101001000010000100000000101

.ramb_tile 19 13
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000111100000000000000000000000000000
000000001110000000000100000000000000000000000000000000
011000000000100111100111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010001000000000000000011100000011000000100000100000000
110010000000000000000100000000000000000000000001000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
010000000000000111000010110000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000010101101100101001010100000000
000000000000000000100011000001100000101010100001000000
000000000000000000000000000101100000111001110100100000
000000000000000000000000000011001001100000010001000000
000000000000000000000000001011001010111101010110000000
000000000000000000000000000111010000010100000010000000
010010100000000101000000000101000000111001110100100000
000000000000000000100000000011101010100000010001000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011010000100000100000000
000000000000000000100000000000000000000000000100000000
000000010000000000000000000000000000000000000000000000
000001011000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000010000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000

.logic_tile 5 14
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000011110000000000000000000000000000000000
000011010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
011000000000000000000000001011111110011101000110000001
000000000000000000000000001011001001111100000000000000
110001000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000001000000000111011101011001010100000000
000000010000000000000000001101001101101001010000000010

.logic_tile 8 14
000010100000000111000000000001101001001100111000000000
000000000100000000100000000000101111110011000010010000
000000000000001011100011100101101001001100111010000000
000010100000001111100100000000001000110011000000000000
000000000000000000000111100001101001001100111000000000
000001000000000000000100000000001100110011000000000000
000010000000000111100000000001101001001100111010000000
000001000001000000100000000000001000110011000000000000
000010110000000000000010100001101000001100111000000000
000000010000000000000000000000001011110011000010000000
000011110110000000000000000111101000001100111000000000
000010010000000101000000000000101000110011000010000000
000000010000000000000000000001101001001100111000000000
000010010000000000000000000000001110110011000000000000
000000010000000101100111100111101000001100111000000000
000000010001010000000000000000101101110011000000000000

.logic_tile 9 14
000000000000001000000010110001111011000010000000000000
000000000000010111000110101111011010000000000000000000
011000000000000101000011010000001001010011100000000000
000000000000001101100010101111011110100011010000000000
110011000000100111100000011111100001010110100000000000
000000000000010000000011111001101100011001100000000000
000100000000001001000010111101011011001001010100000000
000100000000000111100011111001011101010110110000000001
000000011010000111100011111011001111100000000000000100
000000010000001111000110001111101101000000000000000000
000000010000000001000011111011001011011001010110000000
000000010100000001000010000011101101010110100000000000
000001010000001000000110011101101000000010000000000000
000000010000000001000010100111011100000000000000000000
000000010000000001100110010001011000000010000000000000
000000010000000001000010100011001011000000000000000000

.logic_tile 10 14
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000000101100000000000001000001100111000000000
000010001110000000000000000000001110110011000000000000
000000000000000000000000010111101000001100111000000000
000010100000000000000010010000000000110011000000000000
000001000000000000000000000000001000001100111000000000
000010000000000000000000000000001011110011000000000000
000000010000000000000000010000001000001100111000000000
000000010000001001000010100000001100110011000000000000
000000010000000101100000000011001000001100111000000000
000000011010000000000000000000100000110011000000000000
000000010000001000000010100001101000001100111000000000
000000010100100101000100000000000000110011000000000000
000000010000000000000000000111001000001100111000000000
000000010000001101000000000000100000110011000000000000

.logic_tile 11 14
000000000000101101100110101011011110011001010100000000
000000000000010101000011110111001101010110100011000000
011001001010000000000011101000011100001110100000000000
000000100000000000000110011001001000001101010000000000
110000000000000111000000001111101101010000110110000000
000000000000000000100000001011011001111000110001000000
000000000001000101100111101001011100010110100000000000
000000000000100000000100000011000000010101010000000000
000000011001000001100011100000001111000110110000000000
000000010000000000000111110101011011001001110000000000
000011110001001111100111110111001111001001010100000000
000011111011111111000110001011011110101001110011000000
000000010000000001000110011000011101001011100000000000
000000010000000000000010100011011010000111010000000000
000001010000001001000000000001011100010110100000000000
000000010000001011000000001001100000101010100000000000

.logic_tile 12 14
000001000000000000000000000111101000001100111000000000
000000100000000000000000000000000000110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000010101111100000000000000111001000001100111000000000
000001000000100000000000000000100000110011000000000000
000010000110000000000000000000001000001100111000000000
000001100001010000000000000000001110110011000000000000
000000010000000000000000010000001001001100111000000000
000000010000000000000010100000001100110011000010000000
000000010000000000000000010111101000001100111000000000
000000010000101001000010100000000000110011000000000000
000000010000000000000000000111101000001100111010000000
000000010000100101000010110000100000110011000000000000
000000010000000101100000000011101000001100111000000000
000000010000010101000010010000100000110011000000000000

.logic_tile 13 14
000000000000000101100011100101111110000010000000000000
000000000000001101000100000001001101000000000001000000
011000000000001101100110000101001100000010100000000000
000000000000000001000000000101000000101011110000000000
110000000000001001000110000000001000011100100110000000
100010100001000101000000001101011111101100010000000000
000000000000000000000110100000001010010111000000000000
000000000000001101000000000001001100101011000000000000
000000010000001101100111111011100000010110100000000000
000000010000000101000010001101101010100110010000000000
000000010000000101100110111111011100010100000100000000
000000010000000000000011001001110000111101010010000000
000000010000000000000011101000001100011100100110000000
000000010000000000000000000001011111101100010000000100
000000010000000000000000001000001011001110100000000000
000000010000000001000000000011001000001101010000000000

.logic_tile 14 14
000000000000001000000000000111001001001100111000000000
000000001010001111000000000000101100110011000000010000
000101000000000101100000000001001000001100111000000000
000010000000000000000000000000001011110011000000000000
000000000000000000000000010111001000001100111000000000
000000100001010000000010100000101110110011000001000000
000000000000000000000000010011001000001100111000000000
000000000000000000000010100000001111110011000000000000
000010110110000000000011100111001001001100111000000000
000000010000001101000000000000101111110011000000000000
000000011010000000010000000001001001001100111000000000
000000010000001101000000000000001000110011000000000000
000000010000000001000000000011001000001100111000000000
000000010000100000000010000000101000110011000000000000
000010011100100000000111000001001001001100111000000000
000001010001010000000100000000001011110011000000000000

.logic_tile 15 14
000000000111010011100000010101100000010110100000000000
000010100000101111000011111001101101100110010000000000
011000000000001000000111000111001010010110100000000000
000000000100000101000100001011100000010101010000000000
000000000000000001000011101001000000000000000011100110
000000000000001001000010000011000000010110100011100111
000001000000101001100000010000011100000011000010100001
000000101011011001100010100000001000000011000011100111
000000010000000001000010101000001011001110100000000000
000000010000000000100110000001011110001101010000000000
000010010000000000000000000000000000000000100100000001
000001010000000001000000000000001100000000000100000100
000000010000000111000010011101101110000010000000000000
000000010000000000100011100101011000000000000000000000
110000010000100111100000000101001111111101110100000001
100000010001000000100000000101101001111101010100000100

.logic_tile 16 14
000010000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
011000000000000000000111000101100000000000000100000000
000000000000000000000100000000000000000001000100000000
010000000000000000000000000000011000000100000100000000
000000100000000000000000000000010000000000000100000001
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010110100000000000000000000000000000000000000000
110000010000100000000000000000000000000000000000000000
100000011011010000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000100000000
000000000000000000000010001001000000000010000100000000
011000001100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000010000000000000000100100000000
100000000000000000000011110000001110000000000100000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000011000000000000000100000100
000000010000000000000000000000000000000001000100000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001011000000000100000000
000000010000000111000000000000011000000100000100000000
000000010000000000100000000000000000000000000100000010
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000001000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000001000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
110010100000000000000000000011100000000000000100000000
110001000000000000000000000000100000000001000000000000
000010100000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010001000000000010000000000000000000100110000000
000000010000000000000000000000001111000000000000000000
000000010010000101000111100000000000000000000100000000
000000110000000000100110110111000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010010100000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000011000000000000000000110000000
000000000000000000000011110111000000000010000000000000
011000000000000000000000000000001010000100000100000000
000000000000100000000000000000000000000000000000000000
010000000000000111000000000000000000000000100100000000
010000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000111000000000111000000000010000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000001000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000
000000010000000001000000000000000000000000100100000000
000000010000001111000000000000001110000000000000000000
000000010000000001000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000

.logic_tile 21 14
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001010000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000111110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000010000000001000000100100000000
010000000000000000000011110000001000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000010101111001101000110110000000
000000000000000000000011110000011001101000110000000000
011000000000000101100011111011100000111001110100000000
000000000000000000000110101001101011100000010000000010
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000010000010000001
000000000000001101100000000000000000000000000010000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
010000010000000000000000001000011011111000100110000000
000000010000000000000000001001001000110100010000100000

.logic_tile 5 15
000000000000000011100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000010101101001111001000110000000
000000000000001111100011100000111011111001000001000000
000010100000000000000111010000000000000000000000000000
000001000000000000000111010000000000000000000000000000
000101010000000000000000000000000000000000000000000000
000010111010000000000000000000000000000000000000000000
000000010000000000000000000101011010110001010100000000
000000010000000000000000000000011000110001010001000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101100000100000010100000000
000000010000000000000000001101101010110110110001000000

.ramb_tile 6 15
000000000011000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000010000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000111100011101101011000000010000000000000
000000000000001001000100000011111010000000000000000000
011000000000000000000010110001000000000000000110000000
000000000000000000000011100000000000000001000100000000
010000000000000101000000011001011110000010100000000000
100000000000001101000011101001010000010111110000000000
000000000000000000000011100101111001010111000000000000
000000000010000000000100000000111100010111000000000000
000000010000100000000000000000001010000100000100000000
000000010000010000000000000000010000000000000101000000
000000010110001101100000000000000001000000100100000000
000000010000000011000000000000001001000000000100000100
000000010000000000000110100000001010000100000110000000
000000010001000000000000000000000000000000000100000000
110000011011010000000000010111011000001110100000000000
100000011110100000000010100000111001001110100000000000

.logic_tile 8 15
000010100000100111100000000001001001001100111000000000
000001000001000000000000000000001010110011000010010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000111100000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000011100011100101001000001100111000000000
000000001100000000100000000000001110110011000000000000
000001010000000101100000000011101000001100111000000000
000000110000000000000000000000001010110011000000000000
000000011000000011100000000111001000001100111000000000
000001010000000000000000000000001000110011000000000000
000001010000000001100000000001001001001100111000000000
000010010000001101100000000000001111110011000000000000
000000010001000101000110000101001000001100111000000000
000000010000000000000100000000001100110011000000000000

.logic_tile 9 15
000000000000000101000000001000001010001011100000000001
000010100000000000000000001011011101000111010000000000
011000000000000000000110100111011100010000110100000000
000000000000000000000000001111001110111000110001000000
110000100000001101100011111001111100010111110000000000
000001000000001011000110101011110000000010100000000000
000000000000000000000110011101001111001001010110000000
000000000000000111000111101111101011101101010000000000
000000010000000101100000011001011110011100000100000100
000000110000000000000010100011001110111100100000000000
000000010000000111100110110111011101010000110100000000
000000010000000111100011100101001010111000110000100011
000000010000001011100000010011101100010111110000000000
000000010000000111000010000101000000000001010000000000
000000010110000000000110010111111011000110110000000000
000010010000000001000111010000111100000110110010000000

.logic_tile 10 15
000001000000000101100000000101101000001100111000000000
000010001100000000000000000000100000110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001010000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000001000000000000000000001001001100111000000000
000000000001100000000011100000001100110011000001000000
000000010000000000000000000000001000001100111000000000
000000010000000000000011110000001111110011000001000000
000000010000000001000000000011101000001100111000000000
000000010000000000000011110000100000110011000001000000
000010110110100001000111000000001000001100111000000000
000001010000010000000000000000001101110011000001000000
000000010000000101000000000000001000001100111000000000
000000010000000000100000000000001000110011000000000000

.logic_tile 11 15
000000000001010111100000000101011010010101010100000000
000000000110101001100011100001110000101001010010000001
011000000000101111100000011011100000001001000110000000
000000000000010111100011111101101101101111010000000010
110000000001011011100000010101111010010001110110000001
100010000000100101000011000000101010010001110010000000
000000000100000000000000001111000000011111100000000000
000000000000000101000010010001001110001001000000000000
000000011010000000000110001001000001011111100000000000
000000010000000000000000000111001100001001000000000000
000000010001011111100000000000000000000000000000000000
000000011010001001000011110000000000000000000000000000
000000010000001111000000000101100001001001000101000000
000000010000000101100000001001101000011111100000100010
000000010000000001000000001000011000001110100000000000
000000010000000000100000000011011010001101010000000010

.logic_tile 12 15
000001000000001111000000000000001001001100111000000000
000010000000000111100000000000001111110011000000010000
000000000000000000000000010101001000001100111000000000
000000000000000000000010100000000000110011000010000000
000000000000001111100000000101001000001100111010000000
000000001000001111000000000000000000110011000000000000
000000000010010000000011100001001000001100111000000000
000000000000100000000100000000000000110011000010000000
000000010001000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000011011010101100000000101101000001100111000000000
000000010000000000000000000000100000110011000010000000
000010010000000000000000000011101000001100111000000000
000001011010000000000000000000000000110011000000000000
000000010000000000000011100001101000001100111000000000
000001010000100000000100000000100000110011000000000000

.logic_tile 13 15
000000000000000111000010100101111110010101010110000000
000000100110000000100100001111110000010110100000000000
011000001000001000000110011001100000001001000100100001
000000000000001011000010101111001001101111010000000000
110000000000000101000110001001011100000010100000000000
100000000000000000000100001101010000101011110001000000
000001000000001000000110111000011111010111000000000000
000000100110000101000010000101011110101011000010000000
000000010000000000000110000111111100011101000100000000
000000010000000000000100000000101010011101000001000000
000000011000010111100110111000011111011100100110000000
000000010000100000000010101001001111101100010000000100
000000010000000000000011101000001100000111010000000000
000000010000000000000100001111011011001011100000000000
000010110000001001000010010011111000000110110000000000
000001011110000101100111000000111000000110110000000000

.logic_tile 14 15
000000000000000000000011000111001000001100111000000000
000000000000000000000000000000001011110011000010010000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000011100011001000001100111000000000
000010100000000000000100000000001100110011000000000000
000000000000000101100111100101101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000011000000101100000000111001000001100111000000000
000010110000011111000000000000101100110011000000000000
000000010000000101100000010011001001001100111000000000
000000010001010000000010100000001100110011000000000000
000011010000000000000000010111001001001100111000000000
000001010000001111000010100000001010110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000001001110011000000000000

.logic_tile 15 15
000001000001000111100110010101011010000010000000000000
000010001110101111100010100111111100000000000000000000
011000000000000000000111100001100001010000100100000000
000000000000100000000010011001101001111001110010000000
110011000000000101100000011111100001001001000100000000
100010101100000000000011111001101101101111010001100000
000000000000100101100110010001001000000010100000000000
000000000000010000000010000011010000010111110000000000
000010010000000111000000000011101100010111000000000000
000000011101010001100000000000101010010111000000000000
000000010000001000000111100001111010010001110100000000
000000011000000001000011110000111111010001110001000001
000001010000000001100000011001000001001001000100000000
000000110000000000000011011001001100101111010001000000
000010010000100000000111110111111010010011100000000000
000000010000000000000111010000101100010011100000000000

.logic_tile 16 15
000000000000000000000010100001000000000000000100100000
000000000010000000000100000000100000000001000100000000
011000000000000111100000010111000000000000000100000000
000000000000000000100010100000000000000001000100000000
010000000000000101100000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
000001000110000000000000000000011100000100000100000000
000000100000000000000010110000010000000000000101000000
000010010000001000000000000000000000000000100100000000
000001010000000111000000000000001010000000000100000000
000000010000100000000000001000000000000000000100000000
000000010110000000000010010001000000000010000101000000
000000010000000111100000000000011010000100000100000000
000000010000000000000000000000010000000000000100000000
111000010000100000000000000000001100000100000100000000
100000010100010000000000000000000000000000000100000000

.logic_tile 17 15
000000000000000000000000001011000000100000010100000000
000000000000000101000010100011001000111001110010000000
011000001100000101000110101000011101110001010100000000
000000000000010000000000000101001000110010100010000000
000000000000001101100000010000001011101100010100000000
000000001010000111000010101111011100011100100000000001
000010100110001000000000010000000000000000000000000000
000001000000000101000010100000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000100011011010000100000000000000000000000000000000000
000000010000100000000000000001011101101000110100000000
000000011100010001000000000000101011101000110010000100
000000010000000000000111101000001110111000100100000000
000000010110000101000100000011001010110100010000100000
000000010000000000000000001011100000100000010100000000
000000010110000000000000001001001010110110110010000000

.logic_tile 18 15
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000101101000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001001000001111001110110000100
000000010000000000000000000001101111100000010000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000001111011000101000000110000000
000000010000000000000010000001100000111101010000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000101000010100001011101101100010100000000
000000000000000000000010100000111010101100010001000100
011000000110000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000001000000000010001000011001101100010100000001
110000001100100000000010111101011010011100100001000000
000000000001000011100010100000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000010000000000000000000101000001101001010100000000
000000010000000000000000001001101010011001100001100000
000000010001100000000111001101100001111001110100000000
000000010001010000000100001101001010010000100011000000
000010110000000000000000001001011000111101010100000000
000001010000000000000000000101000000101000000000000100
010000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
000010110110000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000000
010000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000001001000010111001101110011100000100000000
000000000100001101000111101101111011111100010010000000
011000000000001111000011110001111101000010000000000000
000000000000001111100011100011011100000000000000000000
110001000100000111100011101001011000010111110000000000
000000000000000101000011110011000000000001010000000000
000000000000001111100010110111101111100000000000000000
000000000000001001100010110101001101000000000000000000
000010000000001111000000001101111110010111110000000000
000000000000000001100000000101010000000010100000000000
000000000000001011100110000001001101000010000000000000
000000000000000101100011111101001011000000000000000000
000000000000001001100000000001001111001011100000000000
000000000000000101000011110000001001001011100000000000
000000000000001001100000000101001001000010000000000000
000000000000000111000011101001011110000000000000000000

.logic_tile 8 16
000000100000000000000111100111101000001100111000000000
000000000000000000000000000000001110110011000000010000
000000001000000000000000000011101000001100111000000000
000000000000000000000000000000101001110011000010000000
000000000000000111000011100011001000001100111000000000
000000000000000000100100000000101101110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100011100011001000001100111000000000
000000000000000000000010000000101111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000011100000001101110011000000000000
000010100000000111100010100011001000001100111000000000
000010000010000000100100000000101011110011000010000000
000000000000000000000000010011101000001100111000000000
000000000000001101000010100000101100110011000000000000

.logic_tile 9 16
000000000000000000000110111000011101000110110000000000
000000000000000000000010100101001110001001110010000000
011000000110100000000000000111011100011101000100000001
000000000000010000000010100011011101111100000001000000
110000000000000000000000001000001110000111010000000000
000000000000000000000000000111011001001011100010000000
000000000000000101100110100111111011001011100000000000
000000000000000000000000000000011101001011100000000000
000000000110000011100110001000001000001011100000000000
000000000000000000100000000111011111000111010000000000
000000000000000101100110110001111100011100000110000001
000000100000001111000010110011101110111100100000000000
000000100000000001000110111011011110001001010100000000
000001001000000001000010101111001110010110110001000000
000000101110001011100010000000000000000000000000000000
000000000000000001100100000000000000000000000000000000

.logic_tile 10 16
000000000100000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000010010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000100000101100000000000001000001100111000000000
000000000000100000000000000000001110110011000000000000
000001000000000000000000010000001001001100111000000000
000010000000000000000010100000001011110011000000000000
000000000000000111100000010000001001001100111000000000
000000000000000000000010100000001101110011000001000000
000000000000000000000000010011001000001100111000000000
000000001100000000000011100000100000110011000000000000
000010101111000101100110100000001000001100111000000000
000000100000000000000000000000001111110011000000000000
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 11 16
000010000000001101100000000001000001000110000000000000
000001000000000001000000000101001111011111100000000000
011000000000000000000000011101101010011001010100000010
000000000100000101000010000111011011101001010001000000
110000000110000111100011100111001011010000110100000000
000000000010000111100011101101011011110100110001000100
000000000000000011100010010101011000001001010100000000
000000000000001111100010101111111011010110110011000000
000000000000000011100000001011001010011001010100000000
000000001010000000000000000001011011101001010000100100
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101111010000010100000000000
000000000000001111000010000101100000010111110000000000
000001000000000000000111100001001010011001010110000010
000010000000001111000000000101011011010110100001000000

.logic_tile 12 16
000001000000000001100000010000001001001100111000000000
000000100000000000100011110000001000110011000000010000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001101110011000010000000
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000101001000001100111000000000
000000000001001111000000000000100000110011000000000000
000000100000100000000010000101101000001100111000000000
000000001001010000000000000000000000110011000000000010
000000001010010000000000000001001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 16
000000000000001001000011101001011000010111110000000000
000000000000000001100000001111010000000001010000000000
011000000000000000000110110001011100011100100100000000
000000000110000000000010100000011001011100100010000000
110000000000001000000110110001001100001011100000000000
100001000000000101000010100000011011001011100010000000
000000100000000000000010110001100001000110000000000000
000001000000000000000110000001101111011111100000000000
000010101000001000000110111000001001001101010110000000
000000000000000101000010100111011011001110100000000000
000000000000001000000000011000011100011100100100000000
000000001010000111000011011101001001101100010011000000
000001000000000000000000000001001010000111010000000000
000000100000100000000000000000011101000111010000000000
000000000000100111000110110011000000010110100000000000
000000000000010000000010100101001000100110010010000000

.logic_tile 14 16
000000000110000000000000010101101000001100111000000000
000000000000000000000011110000001001110011000000010000
000000000000001101100000010001001001001100111000000000
000000000110000111000011100000101011110011000010000000
000000000000000101100000010001101000001100111000000000
000000000001010000000011100000001001110011000000000000
000000000000000000000000010001101000001100111000000000
000000000001011111000011110000101111110011000000000000
000001000000000001100000000111001001001100111000000000
000000100000000000100000000000101000110011000010000000
000001000000000000000000000001001000001100111000000000
000010000000000000000000000000101011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000010010000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001111110011000000000000

.logic_tile 15 16
000000000000000000000111100001001100000010000000000000
000000100000000111000110101011101010000000000000000000
011000001000001101100000001101101001000010000000000000
000101000000010111000000000011011101000000000000000000
110000000000000111100011100101011011010000110110000000
000000000000000101000111100001111011111000110000100000
000000000001000101000011100101001111000010000000000000
000000000000100000000011101111111111000000000000000000
000000000000001101100110001101011011001001010100100000
000000100000000001000011111011111000011110100011000000
000000001000000111100111000011001110100000000000000001
000000000000000001000110000101001101000000000000000000
000000000000000001100110110001101111001110100000000000
000000000000001111000011100000001111001110100000000000
000000100000100111100111110011111111001001010100100000
000001100110010000100110101101001011101001110011000000

.logic_tile 16 16
000010100000000000000011100111011110010111110000000000
000000000000000001000000000111000000000010100000000000
011000001010010111000000010001100001010000100110000000
000000000000100000100010101001101000110110110011000000
110000000000000000000011110001000000001001000110000000
100000000000000000000011100001101100011111100001000000
000000000000000000000000000000011100011100100100000000
000000000000000000000011110011001001101100010001000000
000001000000001111100000000000000000000000000000000000
000010000000000001100011110000000000000000000000000000
000000001000000000000000010111001100001011100000000000
000000000100000001000011010000011011001011100000000000
000010001010001001000000000111011010001001110110000000
000000000000000111100010010000111011001001110010000000
000000000001011001100000000111111100011100100100000100
000000000000001111000000000000011001011100100011000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000100
000000000000001111000000000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000100000000

.logic_tile 18 16
000000000000000000000000000000000000000000100100000000
000000000110000000000000000000001111000000000100000000
011000000000010000000000000000000000000000100100000000
000000000000100000000000000000001111000000000110000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000100000000
000001000000001000000111100000000000000000000000000000
000010000000001011000100000000000000000000000000000000
000000000000000111100000000000000000000000100100000000
000000000000000000100000000000001101000000000100000000
000000000000000000000010010000011100000100000100000100
000000000000000000000011010000000000000000000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000011000000000010000000000000
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000111000000000000100000000001000000000000
000000001110000000000010000000011100000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000000000000111000000001110000100000100000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000100000001
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001111000000000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001000001111110100010100000000
000000000000000000000000000111001010111000100010000001
110001000000001000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000000000000000101011110101001010110000000
000000000000001101000000000011000000101010100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramb_tile 6 17
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000111100010101001011101100000000010000000
000000000000000000100000001001111110000000000000000000
011010000000000111000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
110000000000000011100011100101111000011100000110100001
000000000000000001100110101011001010111100100000000010
000000000000000001100000000101001110011100000100000000
000000000000000101000010101101011000111100010000100100
000011000010000000000110110101101110011100000100000000
000000000001010000000011101011101010111100100000000101
000000000000000000000010000101001110010111000000000000
000000000000000000000000000000101101010111000000000000
000000100000001001000011100001001011011101000100000000
000001000110010111000100000101001010111100000010000010
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 8 17
000010100000000000000000000011001000001100111000000000
000000000000000000000000000000101010110011000010010000
000000000000000000000011110111001000001100111000000000
000000001110000000000110100000101010110011000010000000
000000000000001111100011100011001000001100111000000000
000000000001011111000100000000101011110011000010000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000000000000111010011001000001100111000000000
000000000000000000000110100000101101110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101001110011000010000000
000000000000000000000111000111101000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000001000000000010111001001001100111000000000
000000000000000101000010100000101111110011000000000000

.logic_tile 9 17
000000000000000000000111101101101010011101000100000001
000000001010001001000100001011101011111100000000000000
011000000000000111100110011001101100010110100000000000
000000000000000000100010101111100000101010100000000000
110000000100001101100110001001111010010000110100000001
000000000000001111100000001011111010110100110000000000
000000100000101001100110110111101101001110100000000000
000001000000000101000011010000101101001110100000000000
000000000001011111100000000101111001011100000110000000
000000001010100011100000000111101101111100010000000000
000000000000001000000010110011011010001011100000000000
000000000000000101000011110000011001001011100000000000
000000000000000001100000001011011010010000110100000000
000000000100000000000000000101011000111000110010100000
000000000000000000000010111011011100010111110000000000
000000000000000000000110100101000000000001010000000000

.logic_tile 10 17
000000000000000000000000010111101000001100111000000000
000000000000000000000010100000100000110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001100110011000000000000
000010100111010000000000000000001000001100111000000000
000001001100100000000000000000001111110011000000000000
000000000001001000000000010001101000001100111000000000
000000000000100101000010100000000000110011000001000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110100101101000001100111000000000
000000001111000000000000000000000000110011000000000000
000000100000000000000000010000001001001100111010000000
000001000000000000000010100000001011110011000000000000

.logic_tile 11 17
000010000000001101100000011000001111001110100000000000
000000001110000101000011111111011010001101010000000000
011000000000000000000110011101001001011100000100000001
000000001010000000000011111001111011111100010010000000
110000000000000000000111110101001110010110100000000000
000000000000100111000010100111110000010101010000000000
000010100000101101100000010101001101001001010100000000
000001000110010111000011110101111011010110110011000000
000010001000000000000000010000011101010011100000000000
000001001101000000000010000001001100100011010000000000
000010100000000111100111100101011001010000110110000000
000001000000000001000000000111111111111000110001000000
000000000000011111100000000101111111001001010100000000
000000000001100001100010001101001001101001110001000010
000000000001011000000111101011100000011111100000000000
000000000110000001000110001011001000001001000000000000

.logic_tile 12 17
000000000000000011100000000000001001001100111000000000
000000000000000000100000000000001100110011000000010000
000000000000000000000000000011001000001100111000000000
000000001000000000000000000000000000110011000010000000
000010100000000111100000000000001001001100111000000000
000000000000000000100000000000001011110011000010000000
000000000000011000000010000000001001001100111000000000
000000000000101001000000000000001100110011000000000000
000000000000000000000000000111001000001100111000000000
000001001000000001000000000000000000110011000000000000
000000000000001101100000000000001001001100111000000000
000000000001010101000000000000001010110011000000000000
000001000000001000000000000000001000001100111000000000
000000100000100101000000000000001010110011000010000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 13 17
000000000000000000000110100000001100010001110110000000
000000000000000111000000001101001000100010110010000000
011000000000000101100110100011111111001110100000000000
000000000000000000000000000000011010001110100000000000
110000000000101111000111110101001111010011100000000000
100000000000010101100110000000001111010011100000000000
000000000001001000000000001111100001011111100010000000
000000000000100101000000001011101001001001000000000000
000000100001000001100110100000001010001001110100000000
000001001000000000000000000101011011000110110010000000
000000100000001000000110110011101010010100110100000001
000001000000000101000010000000111111010100110010000000
000000000000001000000000011001001100000010100000000000
000001001110000101000011011111110000010111110000000000
000000000000000101100010000111111111001011100000000000
000000000000000000000000000000101000001011100000000000

.logic_tile 14 17
000000000000001000000000010001101001001100111000000000
000000000000000101000011110000101000110011000000010000
000000001010001101100010000101101001001100111000000000
000000000000000101000100000000101011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000010010101101001001100111000000000
000000000000001111000111100000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101000110011000000000000
000000101010000000000000000101101001001100111000000000
000001000000000000000000000000101110110011000000000000
000000000000000111100000000101101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001001000000000000001001110011000000000000

.logic_tile 15 17
000000000000000111100010011011100000000110000000000000
000000000000000000000111001111101010101111010000000000
011000000000011000000000010001111100010110100000000000
000000100010000111000010100001100000101010100000000000
010001000000000101100000011111111110000010000000000000
010000100000000000000010100111101100000000000000000000
000000000110100000000111110000000000000000000000000000
000000001011000000000111000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
000000101100001111000010000000000000000000000000000000
000000100000000000000010000111011100010111000000000000
000001000000000001000000000000001011010111000000000000
000000000000010111100000001000001001110001010100000000
000010101000100000100000000001011011110010100000000010
010001000001011011100111110011000001111001110100000000
000000000000001111100010101001101011100000010000100000

.logic_tile 16 17
000000000000100000000000011111011010010101010100000001
000000000011000000000011100001110000010110100000100000
011011000000000001100000001111011111000010000000000000
000010000000001111000000000011111000000000000000000000
110000100000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000010100000000101100000000111100001011001100100000000
000001000000000000000011110101001011101001010001100000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000111100011001001011010000001010100000000
000000100000000000100000001101100000101011110001000001
000000000000000000000110000011111010010101010110000000
000000000100000000000010110101110000101001010011000000
000000000000000111000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 17 17
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000001010000000000000000011011101110100010100000000
000000000000000000000000000000111010110100010001000000
110000000000000000000000000011000001100000010110000000
110000000000000000000000001011001100111001110000000000
000000100000010000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000101000000011000011100101100010110000000
000000000001000000000011001111011101011100100001000000
000000000000000000000010100000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000101000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000001101000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010111101010101000000100000000
000000000000000000000011001011000000111101010011000000
000000000000000000000000001000001101101000110100000000
000000000011000000000000001111011011010100110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000001000000000000101001100101001010100100001
000000000000000101000011110001110000101010100000000000

.logic_tile 21 17
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
011000000001010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000011111001111000100100000000
000000000000000111000000000000101011111000100000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101000101000000100000000
000000000000001111000000000111110000111110100000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000001000000000001001111111000010000000000000
000000000000000001000000000111011100000000000000000000
011000000000000111100000010000000001000000100100000000
000000000000000101100011100000001100000000000101000000
010000000000000111100000000000000001000000100100000000
100000000000001101100011110000001000000000000101000000
000000001010000000000000001000000000000000000100000000
000000000000000111000010101101000000000010000100000100
000000000001000000000000000000000000000000000100000100
000000000000100000000000000111000000000010000100000000
000000000000000101100000000000000001000000100100000000
000000000110001001100000000000001010000000000110000000
000000000000000001000000000101001010100000000000000000
000000000000000000000000000101011000000000000000000000
110000000000000011100000000000011000000100000100000001
100000000000000000100011110000010000000000000100000000

.logic_tile 8 18
000000000101010000000000000101101000001100111000000000
000000000100000000000000000000101100110011000000010000
000000000001010000000000000011001001001100111000000000
000000000000000000000011100000101011110011000000000000
000000000000001000000000010101101001001100111000000000
000000001010001001000010110000101111110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000011100000001011110011000000000000
000001000000000101000000000101101001001100111000000000
000010100000000101000010100000101101110011000000000000
000000000000010000000000000001101000001100111000000000
000000000000010101000010100000101011110011000000000000
000000000000000000000000000011001001001100111000000000
000000001010000000000000000000001001110011000000000000
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 9 18
000000000000000101100110111101100001011111100000000000
000000000000000101000010101001001101001001000000000000
000000000000001101100011111000011001010011100000000000
000000000000000101000110100111001010100011010000000000
000010000000001101000000000101101000001011100000000000
000001000000000101100000000000011111001011100000000000
000000000000001000000000001111100001010110100010000000
000000000000000111000010110001001010011001100000000000
000000000000001000000000000101011010001110100000000000
000000000001000101000000000000001100001110100000000000
000000000001000000000000011001001011000010000010000000
000010000000100000000010101101001001000000000000000000
000010100000000101100110110101101110010111110000000000
000001000001010000000010101001010000000001010000000000
000000000000001101100000000111000001010110100000000000
000000001010000101000000000001001010011001100000000000

.logic_tile 10 18
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001100110011000000010000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001100000000000000010000001001001100111000000000
000000000000000000000011110000001111110011000000000000
000001000110000000000000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001100000101000000000000001001001100111000000000
000000000000001101100010110000001101110011000000000000
000000000000100000000000000000001000001100111000000000
000010000000001101000010110000001011110011000000000000
000000000000001000000000000011001000001100111000000000
000000000100001001000000000000000000110011000000000000
000000100000000000000010100000001000001100111000000000
000001000000000000000100000000001110110011000000000000

.logic_tile 11 18
000000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011010100000001000000111110000000000000000000000000000
000001000000001011000011000000000000000000000000000000
010000000000000000000010110101000000000000000100000000
100000000000000000000011110000100000000001000100000010
000000100000000000000000000000000000000000000000000000
000001000110000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000100000000
000000000000100000000000000001100000000000000100000000
000000000001000000000000000000000000000001000100000100
000000001000000000000111100001011010000010000000000000
000000000000000000000100001101011111000000000010000000
110000000000000000000000000000000001000000100100000000
100000001010000000000000000000001001000000000110000000

.logic_tile 12 18
000000000000111000000000000000001001001100111000000000
000000001100011111000000000000001010110011000010010000
000000000000000111000000000111001000001100111000000000
000000000000000000100000000000100000110011000000000000
000001000000000000000000010000001000001100111000000000
000000000000000000000011100000001000110011000010000000
000000000000000111100011100101101000001100111000000000
000000000000000000000100000000100000110011000010000000
000000000000000000000000000111001000001100111000000000
000000001110000000000000000000000000110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001000000110100101001000001100111000000000
000000000000100101000000000000100000110011000010000000
000000100001011000000000000000001001001100111000000000
000001000000000101000000000000001110110011000000000000

.logic_tile 13 18
000000000000000101100000000101011111010100110100000000
000000000000000000000000000000111111010100110000000011
011000000000001000000110100011011011000111010000000000
000000000000000101000000000000101100000111010000000010
110000001011010000000000011000011011001110100000000000
100000000000000000000010000011001000001101010000000000
000000000000001101100110001011111110010100000100000000
000000000000001011000000001111100000111110100010100000
000000000000000000000000001111011110010101010100000000
000000000000000000000010001101110000101001010010000000
000000001000001101100110110000000000000000000000000000
000000000000100101000010000000000000000000000000000000
000000000000000101100000000001000000010110100000000000
000000000001000000000010000111001101011001100000000000
000000000000000001000010011000001101001110100000000000
000000000000000000100011011011011001001101010000000000

.logic_tile 14 18
000000001100001111100110100001001000001100111000000000
000010100000000101100000000000001100110011000000010000
000000100000001000000000000101001000001100111000000000
000001000000000101000000000000001001110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000100000100000000000001010110011000000000000
000000000001011000000000000111101000001100111000000000
000000000000001111000000000000001000110011000000000000
000001000010011101100000000001001000001100111000000000
000010000000000101000000000000001000110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001110110011000000000000
000001000000000000000000000101101000001100111000000000
000010100110000000000000000000001010110011000000000000
000000000000001101100000000001101000001100111000000000
000000000000000101000000000000001000110011000000000000

.logic_tile 15 18
000000001000001111000110110000011110011100100110000000
000000000000000101100011111101001111101100010010000000
011000000001011000000110001111000000010000100100000001
000000100000001111000000001111101010111001110010000000
110000000000001000000110010001011010010011100000000000
100000000000000111000010100000011001010011100000000000
000000000000100000000000011001001000010110100000000000
000000000000010000000010100011010000101010100000000000
000000000000000001000111101011000000011001100110000000
000000000000010000000100000001001111101001010001000000
000000000000100111100000000011101111001101010110000000
000010001010010001000000000000011001001101010001000000
000000000000010111100010000101000000011111100000000000
000000000000000000100100001001101110000110000000000000
000000000000001000000000010001000000011111100000000000
000000001000001011000010001001101101001001000000000000

.logic_tile 16 18
000000000001010101000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
011000000001000101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000100101101100110000000000000000000000000000000
000000100000010101000000000000000000000000000000000000
000000000000001111000110000111001011000010000000000000
000000000000000101100000000101101000000000000000000000
000000000000000111000000001001001110100000000000000100
000000000000000000100000001101011011000000000000000000
000000000000000000000010001101111101011100000100100000
000000000000000000000110001011011111111100100001000000
000000000000000000000111110000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000000100011010111100000011001011110000010000000000000
000001000101000000100011110101001100000000000000000000

.logic_tile 17 18
000000100000000000000000000000000001000000100100000000
000001000110000000000000000000001110000000000100000100
011000000000000101100000000000000001000000100100000000
000001000010100000000000000000001000000000000100000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000100000000000000000001110000100000100000000
000000000001000000000000000000000000000000000000100000
011000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000111000111100000000000000100000000
110000000000000000000100000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000011100011000000000000000100000000
000000000000000011000100000000000000000001000000000000
000000000001010000000000000111000000000000000100000000
000000000110001111000000000000100000000001000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000011100000000000000000000100000000
000000000000000000000011111001000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010101000000000000000100000000
010000000000000000000011110000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000000001101001110101001010100000000
000000000000000000000000001011110000101010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010000101101110110001010110000000
000000000000000000000000000000011000110001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000100100000000
110000000000000000000100000000001000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000011110000000000000000000000000000
000000000000001101000111110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000100000010110000001
000000000000000000000000001001101011111001110000000000
000000000000001000000000000111001000101000110100000000
000000000000000101000000000000011000101000110010000100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000100000000001100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000001000000000010101101011000010000000000000
000000000000000111000011010001101000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
010000000000001111000100000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000001000000000011000001011110100010100000000
000000000100000111000011101111011110111000100010000000

.logic_tile 8 19
000000000000000000000111000001001000001100111000000000
000000000000000000000100000000101101110011000000010000
000000000000000000000000000101001001001100111000000000
000000001110000000000000000000101100110011000000000000
000000000000000000000111000001001000001100111000000000
000000000000000000000110010000101100110011000000000000
000001000000010000000000000111001000001100111000000000
000010000000100000000000000000101001110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000111000011110000101011110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000010010000101011110011000000000000
000000000000001000000111000001001001001100111000000000
000000000000001011000100000000101101110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000011010000101110110011000000000000

.logic_tile 9 19
000010100000000101100000000011101111001001010100000000
000011000000000101000000001011111000101101010001000010
011000000000000011100010101001001100011001010110000000
000000000000000101100010100001011111010110100000000000
110000000100000101000111101001101110011001010100000000
000000000000000000000010100101111101010110100001000001
000010101010000001000000010111011110010111000000000000
000001000000000000000011110000011000010111000000000000
000100000000000000000110010101001110011001010100000000
000110000000000000000011011101111101010110100001000001
000000000000000000000010000011001110011101000100000000
000000000000000000000100001111111101111100000000000001
000000000000000101100011110111011010011101000110000000
000000000000000000000011111011111010111100000000000000
000000000000000000000010010001101101010000110110000000
000000000000000000000011101111111111110100110001000000

.logic_tile 10 19
000000000000000000000111100000001000001100111000000000
000010000000000000000100000000001100110011000000010000
000000000000100111100000000101101000001100111000000000
000000000001010000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001111000000000000001101110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000010001101000001100111000000000
000000000000010011000011010000000000110011000000000000
000000000000100000000000000111001000001100111000000000
000000100001010000000000000000100000110011000000000000
000000001001010000000111000101001000001100111000000000
000000000011010000000000000000000000110011000000000000
000010100000000000000000010000001000001100111000000000
000000000000000000000011010000001001110011000000000000

.logic_tile 11 19
000001000110000000000111100011000000000110000000000000
000010000000000000000000001111001011101111010000000000
011001000000000000000000010000011010011100100100000000
000010000000000000000011101011001111101100010010000001
110000000001010000000011110111000001000110000000000000
100000000000000000000110001011001001011111100000000000
000000000000000111100000000111101100010111000000000000
000000000110000000100000000000111001010111000000000000
000000000000001111000110010111101110001101010100000000
000000000000000001100011100000011100001101010011000000
000000000100000000000000010000011100011101000100000000
000000000000000000000011001111011011101110000010000000
000000000000001000000110110000000000000000000000000000
000000000110000101000011000000000000000000000000000000
000000000001000000000110100000000000000000000000000000
000000001010001111000000000000000000000000000000000000

.logic_tile 12 19
000000000000000111000000000001101000001100111000000000
000000000000000000100000000000000000110011000000010000
000000000001000101100011100000001000001100111000000000
000010100110100000000100000000001000110011000010000000
000000000000000101100011100111101000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000001010000000000000000000001011110011000010000000
000000000000010000000000000111001000001100111000000000
000000001110000000000000000000100000110011000000000000
000001000000000000000110100001101000001100111010000000
000000100000000000000000000000100000110011000000000000
000000000000101000000000000101001000001100111000000000
000000000001000101000000000000000000110011000000000000

.logic_tile 13 19
000000000000000000000000001011100001000110000000000000
000000001000000000000000001101101111011111100000000000
011010101000000101100110010011000000011001100100000001
000000000000000000000011010111001101101001010010000000
110000000000110111100110111000001101010100110100000001
100001000001010000000110100101011101101000110010000000
000000000000000001100011110000001011011101000100000000
000000000000000000000110001011011011101110000010000000
000000000000000000000111001001101100010101010100000000
000000000000001111000010111001110000010110100010000010
000000000000000000000010110101101100000111010000000000
000000000001010000000111110000111111000111010000000000
000000000000001000000000001000011001000110110000000000
000000000000000001000010100111001011001001110000000000
000001000110000101100010100101011010001110100000000000
000000000001000000000000000000011011001110100000000000

.logic_tile 14 19
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001111110011000010010000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000110100011001001001100111010000000
000000000000000000000000000000001000110011000000000000
000001000000000000000000000111101000001100111000000000
000010000001010000000000000000001100110011000001000000
000000000110000111100000000011001000001100111000000000
000000000010000000000000000000001111110011000000000000
000000000000000101100111100101001000001100111000000000
000010100000000000000000000000101100110011000000000000
000000000000000111100110110011101000001100111000000000
000000001100000000000010100000001110110011000000000000
000000000000000111100111100111001001001100111000000000
000000000000000000100100000000001101110011000001000000

.logic_tile 15 19
000000000110001101100111110001001110000010000000000000
000000000000001111000011111011101010000000000000000000
011000000000000001100000010000011111000111010000000000
000000001000000000000010100011001010001011100000000000
110010000000000111000010010011111010010101010100000000
100000000000000000100111100001110000010110100001000000
000000000000001000000000000000001111001001110100000000
000000000000000101000010011111001011000110110001000000
000010000000000111000000011011000000011111100000000000
000000000000000000100010001001001001001001000000000000
000000000000001000000110000101011101001001110100100000
000000000000000001000011110000101011001001110001000000
000000001011101001100110011101011000000010000000000000
000000000000110111000011101011101111000000000000000000
000011000000000111100111100000011110000111010000000000
000000000000000000100000000011011000001011100000000000

.logic_tile 16 19
000000000000000000000111001000000000000000000100000000
000000001000000000000100001111000000000010000100000000
011000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000100000000
010000100000000000000110100000011100000100000100000000
000001000000000000000000000000010000000000000100000000
000010101010000000000111000000001100000100000100000000
000000000000000000000100000000000000000000000100000100
000000000000001000000000000000000001000000100101000000
000000000000101111000000000000001011000000000100000000
000010100000000000000010000000001010000100000100000000
000000000000001001000000000000010000000000000110000000
000000000000000111100000000001000000000000000100000000
000000000000000000100000000000100000000001000100000000
110000100000000000000111100000011100000100000100000000
100001000000000000000000000000000000000000000100000000

.logic_tile 17 19
000000000001000000000011100000011100000100000100000000
000000000101010000000000000000000000000000000100000000
011001001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
000000001010000000000011110000100000000001000100000000
000000000000000000000000000000000001000000100100000000
000000100000000000000000000000001111000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000011100111000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000100000000
110100000110100000000000001000000000000000000110000000
100000000101000000000010001011000000000010000100000000

.logic_tile 18 19
000000000000000000000110100000001010101100010110100000
000000001010000111000000000101011000011100100000000000
011000000001010000000111000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000001011100000010101111000111001000100000001
000000000000000101100010100000011000111001000000000000
000000000000001000000000010001000001100000010100000001
000000000001001101000010100101001111110110110000000001
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000001000000000001001011100101000000110000000
000000000000001001000000001101000000111110100000000000
000000000000000000000011110001001100111001000100000000
000000000000000000000011100000101000111001000010000010
000000000010000000000000000001001110101000000110000000
000000100000000000000010001111010000111110100000000010

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000010000000000001101011000101001010100000000
000000000000000000000010111011010000010101010000100000
011000001000000000000011101101111000101000000100000001
000000000000000101000110111001100000111101010000000010
110000000000000000000010100000000000000000000000000000
010000000000001101000110100000000000000000000000000000
000000000000000111000010100101011101111001000100000000
000000000000001101000100000000101001111001000001000000
000010000010000000000000000001111011110100010100100100
000001000000000000000010000000101010110100010000000000
000000000000100000000000000000000000000000000000000000
000000000011010101000010100000000000000000000000000000
000000000000000000000010100101011001101000110100000100
000000000000000000000000000000111001101000110000100000
010000000000000000000000000001001111111001000110100000
000000000000000000000000000000111001111001000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000011000000111000000000000000000000000000000
110000000000100111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101010101001010100000000
000000000000000000000000000001100000101010100011000000
010001000000000000000000010000000000000000000000000000
000010100000000000000010100000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001101001010000000000
000000000000000000000000001001101000111001110000000010
000000000100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000111000000000000000110000000
100000000000000000000000000000100000000001000100000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000100100000000
000000001010000000100000000000001010000000000100000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000001110000100000100000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000001000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000100000000

.logic_tile 8 20
000000000000000000000010100001101000001100111000000000
000000000110000111000110110000101110110011000010010000
000000000000000000000011100111001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000010000000000000000001110110011000000000000
000010100000000000000000000001001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000001000000000011001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000111100000000111101000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000101000000000000001000111100001000000000
000000000000000001000010000000000000111100000010000000

.logic_tile 9 20
000010100000000000000000010011011100001110100000000000
000010100000000000000010010000111011001110100000000000
000000000000010000000000011000011101001011100000000000
000000000000100000000010011011001010000111010000000000
000000000000001000000110010101011100001110100000000000
000000001000001001000110100000111101001110100000000000
000000000000001001100110001001000000000110000000000000
000010100000001001100100001011101111011111100000000000
000010100000001000000110011011100001011111100000000000
000000000000001001000110101111101011001001000000000000
000000000000001001100111101000011011000110110000000000
000000000000001001100100000011001101001001110000000000
000000000000000000000000010101011100010111000000000000
000000000000000000000010010000011100010111000000000000
000000000000000000000110011001100001000110000000000000
000000000000000000000110011011101111011111100000000000

.logic_tile 10 20
000000000000000000000000010000001000001100111000000000
000000000100000000000011100000001010110011000000010000
000000000000000000000000000101001000001100111000000000
000000000001000000000000000000100000110011000000000000
000000000000100101000010100000001001001100111000000000
000010101110000000100110110000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000010110000001010110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000101000000000000000000001110110011000000000000
000000001000000000000000000101001000001100111000000000
000000001100000001000000000000100000110011000000000000
000000000000000101000000011001001001111000100000000000
000000000000000001100011101101101111000111010000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000100
011000000010000000000111100101100000000000000100000000
000000000000000000000100000000000000000001000100100000
010000000000001000000000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000
000000000000001101000000001111100000011111100000000000
000000000000000111000000001001001010000110000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000110100000000000000000100110000000
000000000000000000000100000000001110000000000100000000
000000000000000111000000000011100000000000000110000000
000000000000000001000000000000100000000001000100000000
110010100000000111100000001000000000000000000100000000
100000000000000000000000000101000000000010000100000001

.logic_tile 12 20
000000000000100000000000010001101000001100111000000000
000000000000000000000010010000000000110011000010010000
000000000000000111000000010000001001001100111000000000
000000000000000000100011100000001111110011000000000000
000000000010000001100000000000001000001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000010000000000000011101000001100111000000000
000000000110100000000000000000000000110011000000000000
000000001110100000000000000000001001001100111000000000
000000000000010000000000000000001110110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000000101000000000000100000110011000010000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000010101001000001100111000000000
000000000000000000000010100000000000110011000000000000

.logic_tile 13 20
000000000000000001100011101101011010010111110000000000
000000100000000000000000001011110000000001010000000000
011000000000001000000110010001100001000110000000000000
000000000000000101000011011101001110011111100000000000
110001000000001101100110100101001100001011100000000000
100010000000000001000010010000111011001011100000000000
000000000000000000000000010000011000010100110100000000
000000001010000000000010100101011110101000110010000100
000000000000000111100110100000001111001001110100000000
000000000000000000000011101011011001000110110010000000
000000001010000000000000010001100000010000100110000000
000000000100000000000010100001101100111001110010000000
000000000000001101100000011001011000000001010100000000
000000000110001111000010001001110000101011110010000010
000000000000001000000000000101001110010011100000000000
000000000000000101000000000000001011010011100000000000

.logic_tile 14 20
000000000000000000000110100001101001001100111000000000
000000000000000000000000000000001100110011000000010000
000000000100000111100000010001101001001100111000000000
000000000000010000000011100000101011110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000001101100000010001101001001100111000000000
000000000000000101000010100000101010110011000000000000
000001000000101001100000000001101001001100111000000000
000000100001000101100000000000001010110011000000000000
000000000000001000000000000011001001001100111000000000
000000000001010101000000000000001000110011000000000000
000000000000000000000000010001001001001100111000000000
000000000001010000000010010000101001110011000000000000
000010100000000000000000000001101000001100111000000000
000001000000000000000000000000101100110011000000000000

.logic_tile 15 20
000000000000001000000110010000001000001001110110000000
000000000000000101000010001011011111000110110010000000
011000100000000101100000011011011011000010000000000000
000001000000000000000010000101001110000000000000000000
110000000000000001100111100011100001010110100000000000
100000000000000101000110110001001100011001100000000000
000001000000011111100000001011111110010111110000000000
000010000000000001100010100001010000000001010000000000
000000000000001000000000000111100000001001000100000000
000000000000000111000011111111101001101111010001000000
000000000000000111100000000101011001100000000000000000
000000000010001111000011110101011011000000000000000000
000000000000101000000010111111001110000010000000000000
000000000000010001000011101011101011000000000000000000
000011000000001011100111110111101110010101010100000100
000010100100000111100111001101010000101001010010100000

.logic_tile 16 20
000000000000000000000000000011001111111000100100000000
000000000000000000000010100000101110111000100000000100
011000000001000000000011100000011001110100010110000000
000000000000101101000110101011011001111000100000000010
000000001000000101000000011011000001111001110110000000
000000000100000101000011100101101000010000100000000000
000010100000000111000010100101100001100000010100000000
000000000000000000000000001011101100111001110010000000
000000001000010000000111100101001100101000110110000000
000000000000100001000000000000111010101000110000000000
000000000000000001000000000011101000111101010110000000
000000000000000001000010001011010000101000000000000000
000000101010000000000000001111101100101001010100000000
000001000000000001000000001011110000101010100000000100
000000000000000101100000000000001100111000100100000000
000000001010000000100010001011001010110100010001000000

.logic_tile 17 20
000010100000000000000000010000001110000100000100000000
000000000000000000000010100000010000000000000000000010
011000000000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010001100000000000000011000000000000000000100000001
000000000000000000000010101101000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000111001100111101010010000000
000000000000000111000010000000010000111101010000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100

.logic_tile 18 20
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001110000000000000000000000000000000000000000
010000000000110000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000111100000000000000001000000100100000000
000000000000000000000011100000001011000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100111100001000000000000000100000000
010000000000000000100100000000000000000001000000000000
000000000000000000000111100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000001010000000000000111000000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010000000000000000011100101000000000010000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001111000010010000001100000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001100000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010111000100110000001
000000000000000000000000000101001100110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
011000000000001000000000001000000000000000000100000000
000000000000000011000000001101000000000010000000000000
110000000000000000000000001000011111100000000000000000
110000000000000000000000000101011000010000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010001001111010101001000010000000
000000000000000000000100001011001100000110000010100010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001100000001010011000001
000000000000000000000010110000010000000001010000100000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000010000000010100000000000000000000000000000
000000000001110000000110110000000000000000000000000000
011010000000000011100010101101101000101000000110000000
000000000000000000000000001111110000111110100000000000
000000000000000101000111000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000111101000011010110001010110000000
000000000000000101000100000011011001110010100001000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000001000000000101011011101000110100000000
000000001100000000000000000000111010101000110000000001
000000000000000000000000001101011000101000000100000000
000000000000000000000000001101100000111101010000000001
000000000000000000000000000101011011101000110100000000
000000000000000000000011100000011001101000110001000000

.logic_tile 8 21
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000001000000111100000000000000000000000000000
000010100000001001000000000000000000000000000000000000
110000000001000111000000001011111000010000110110000000
000000000110000000100000001011111111111000110000000000
000000000000001011000110001101111101010001110110000000
000000000000000001000011101011001100110000110000000000
000000000100000101100000001101111101011001010100000001
000000000000000000000000000001111010101001010000100000
000000000000001111000111110000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000001000000000010001101101101000010000000000000
000000001000000000000100001111001011000000000000000000
000000000000000000000110100101101011011100000100000001
000000000000000000000000000001001101111100010000100010

.logic_tile 9 21
000000000110000001100110001011111110000010100000000000
000010000000000000100110101001010000101011110000000000
011000000000001101000010110101011001011101000100100000
000000000000001111000010011111001000111100000010000010
110000000000000111000000000001011100010110100000000000
000000001010000000100000000111000000010101010000000000
000010000000001001100000000000001111010011100000000000
000000000000001001100000001001011100100011010000000000
000000000000000000000000001011100001011111100000000000
000010100000000000000000000111001010001001000000000000
000000000000001111100000000001001010011001010100000000
000000000000001001100011110111101111010110100000000000
000000000000001001100110000011111011000111010000000000
000001001100100011100111110000001100000111010000000000
000000000000000001100000011101011100011100000100000001
000000000000000000100010011001011111111100010000100000

.logic_tile 10 21
000000000110001000000110111011111011011001010100100000
000000000000000101000010101011101111101001010000000100
011000000000001111000010100101011111011001010100000000
000000000110000111000000001111111010010110100001000000
110000000000000000000110001101111000011101000110000000
000000000000000000000111101111001000111100000000000001
000000000000001111100000001111101000010001110110000000
000000000000000111000000000101111011110000110000000000
000000000000001011100110001001001101011100000110000000
000000000000001001000100001111101000111100100000000000
000010000000000000000111011001111110001001010100000000
000001000000000000000110011111011101011110100000100100
000001000110000000000000001001111011010000110100000000
000000100000000001000010001111101010110100110000000000
000000000000000000000111100011011111011001010110000000
000000000000000000000010000111011010010110100000100010

.logic_tile 11 21
000000100000000000000111001000000000000000000100000000
000001000000100000000010001101000000000010000101000000
011000000000001000000000000001000000000000000100000000
000000000000001111000000000000100000000001000101000000
010000000001010111000000010000000001000000100100000000
100000000000100000000011010000001110000000000100000100
000010100100000000000011100000001110000100000100000000
000000001010000000000000000000010000000000000100000001
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000101000000
000000000110000000000000000000000000000000000100000000
000010101010000000000000001101000000000010000100000001
000010000000000000000111000000000001000000100110000000
000001000000000000000100000000001000000000000100000000
110000000000010001000000000000001010000100000100000100
100000001110000000000000000000000000000000000100000000

.logic_tile 12 21
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000010000
000000000110000000000000010000001000001100111000000000
000000000100000000000011100000001101110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000100101000010100111101000001100111000000000
000000001100010000000010100000100000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000110000000000000000000001110110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001000000000010000001001001100111000000000
000000100000000101000010100000001101110011000000000000

.logic_tile 13 21
000000000110001000000011101011100001000110000000000000
000010100001011111000100001101101111101111010000000000
011000000000001101100000001000011101010011100000000000
000000000000000101000000001101011101100011010000000000
110000000000100000000000001011111000010111110000000000
100001000000010000000000000111100000000001010000000000
000010000000011000000110110111000000001001000100000000
000001000000001111000010101001001100101111010010000000
000000000000001001100000010001011010010100000100000000
000000000000000001000010001011100000111101010010000000
000000000000001001100010010001111101010011100000000000
000000000000000101000010100000001101010011100000000000
000000000000100011100010000001011100000001010100000000
000000000000010000100000000001100000010111110010000000
000000000000000101100110100111001100000001010100000100
000000000000000000000000001001100000101011110010000000

.logic_tile 14 21
000001000110000001000000000111001000001100111000000000
000000100000000000000000000000101010110011000000010000
000000000001011000000110000101001000001100111000000000
000000000000000101000100000000001101110011000000000000
000000000000000001000110100011001000001100111000000000
000000000000000000100000000000001010110011000000000000
000000000000000000000110110101001001001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000010101000010100101101000001100111000000000
000000000000000000100100000000101010110011000000000000
000001000000000000000000000001101000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000010100000000000000010110000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101000110011000000000000

.logic_tile 15 21
000000000000000000000110100111100000000000000100000000
000000000000000000000000000000000000000001000100000000
011000000000100111100000001000000000000000000100000000
000000000000010000000000000001000000000010000100000000
010000000001010000000000000000001001010011100000000000
000000000000000000000000001111011100100011010000000000
000001000011010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000100000000
000000000000001000000000000111100000000000000100000000
000000000000000111000011100000100000000001000100000000
000010000000000000000111010000000000000000000100000000
000000001010000001000011101111000000000010000100000000
000000000000000000000111101111111110000010000000000000
000000000110000000000110001011101100000000000000000001
110000001110001000000000000011000000000000000100000000
100000000110000111000011110000100000000001000100000000

.logic_tile 16 21
000000000000000000000010101011101101100000000000000000
000000000000000000000100000101001001000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000011100000100000000001000100000100
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000100011100111001000000000100000010010100001
000001000000010111000110111101001001010000100001000011
000000000000010011100000000101100000000000000100000000
000000000000100000000000000000000000000001000100000000
000000000000000001100000000111100000000000000100000000
000000000000001001100000000000000000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000001010000111100000000000011100000100000100000000
100010100000000000100000000000000000000000000100000000

.logic_tile 17 21
000010000000010000000000000000000001000000100100000000
000001001100100000000000000000001010000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000001000001010111000100100000000
000000000000000000000000000101001101110100010010000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000100000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
011000001010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000101000000010011000001100000010110000000
000000000000000000100010101001101011110110110000000000
011000000000000000000000000000011010111001000100000000
000000000000000000000000001111001101110110000000000011
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010100000001100101100010110000000
000000000000000000100000000001001101011100100000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000010000000000000000000000000000001000000100100000000
000001000000000000000000000000001001000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000111000000000000000100000000
010000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000010100000011011111100111100000000
000000000000001101000100000000011011111100111010000000
010000000000000000000111100000001001001100110000000000
110000000000000000000100000000001000110011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111010000001010100000000
000000000000000000000000000000110000000001010000000000
010000000000000000000000000000000001001111000100000000
010000000000000000000000000000001001001111001000000000

.logic_tile 4 22
000000000000000101100000001000011000000000010000000000
000000000000000000000000001001011101000000100000000000
000000000000000001100110111000011000000000010000000000
000000000000000000100010101001011000000000100000000000
000000000000000000000000010011101100010100000000000001
000000000000000000000010011111010000000000000000000000
000000000000000101000010100101101101110110110000000000
000000000000000000100100001101101000110110100000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000001100000000101101101010110100000000000
000000000000000101000000001101001000110110100000000000
000000000000000000000110001001011000010100000000000000
000000000000000000000000001001010000000000000000000000
000000000000000000000000000011100001101001010010000000
000000000000000000000000001011001100111001110000000000

.logic_tile 5 22
000000000000000000000000000101001010101001110100000000
000000000000000000000010100000011100101001110000000000
011000000000000101000000001000011011101011000000000000
000000000000000000000000000001011010010111000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000010101001001101110110110000000000
000000000000001101000110111101101000101001110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001010001001000100000001
000000000000000000000000001011011101001011100010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000100000000
010000000001010000000110000000000001000000100100000000
100000000000000000000100000000001110000000000100000000
000000000000000000000111000101000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 8 22
000000100000100000000000000000011010000100000100000000
000000001101010000000010100000000000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000010000000000000000100100000000
100000000000000000000011000000001100000000000100000000
000000000000001000000000001011111000100000000000100000
000000000000001011000000000011011100000000000000000000
000000000000000101100000000101000000000000000100000000
000000000110000001000010000000100000000001000100000000
000000000000001101100000000001000000000000000100000000
000000000000000101000000000000100000000001000100000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000011000000000000000100000000
100000000000000000000000000000100000000001000100000000

.logic_tile 9 22
000000000000100000000000010101100000000000000100000000
000000000001000000000010010000100000000001000100000000
011000000000000101000111111101001011000010000000000000
000000000000000000000010010101101000000000000000000000
010000000000001001100110001000000000000000000100000000
100000000000001001100100001001000000000010000100000000
000000000000001001100110000000000001000000100100000000
000000000000001001100110000000001001000000000100000000
000010000000000000000110001011001110000010000000000000
000000000000000000000100001001111001000000000000000000
000000000000000000000000010101111011000010000000000000
000000000000000000000011010101101011000000000000000000
000000000000000000000000010111100000000000000100000000
000000000000000000000010010000000000000001000100000000
110000000000000000000000000011100000000000000100000000
100000000000000001000000000000100000000001000100000000

.logic_tile 10 22
000001000001011101000000000000001010000100000100000000
000000000000000011000000000000000000000000000100000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000100
010000000000000011100010100000000000000000100100000000
100000000000000101100000000000001000000000000110000000
000000000000000000000111100101100000000000000100000000
000000000000000000000000000000100000000001000110000000
000000000100010000000000000000000001000000100100000000
000000001010000000000000000000001111000000000110000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000100000001
000000001110000000000000000000000000000000000100000001
000000000110000000000000001101000000000010000100000000
110000000000000001100110000000011110000100000100000000
100000000000000000100100000000000000000000000100000100

.logic_tile 11 22
000000000000000000000000000001100000000000000110000000
000010000000000000000000000000100000000001000100000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000001010000000111000011100000000000000100000000
100000000000000000000000000000000000000001000101000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000111000000000000000100000000
000000001000000000000000000000100000000001000110000000
000000000000001001100000000000000000000000100100000000
000000000000001001100000000000001100000000000110000000
000000000001100000000000010000000001000000100110000000
000000000000000000000010110000001100000000000100000000
110000000000000000000000000101000000000000000100000000
100000000110000000000000000000100000000001000110000000

.logic_tile 12 22
000000001001000000000000000000001000001100111000000000
000000000000000111000000000000001000110011000000010000
000000000001000000000000010000001001001100111000000000
000000000000100000000011010000001101110011000000000000
000010000000000111100000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000011110000000000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001111110011000000000000
000000001100000101100010100000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000001000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010001101001001111000100000000000
000000000000000000000010101111001011000111010000000000

.logic_tile 13 22
000000000000101001100011110101001110000111010000000000
000000000001011001100010010000101000000111010000000000
011000000000000101100000001101000001001001000110000000
000000000000000000100000000001101101011111100000000000
110000000000001000000011100000001010010001110100000000
100000000000000001000110001101001111100010110000000000
000000000000001101100000000000001011001101010100000000
000000000000001111000000001111011110001110100000100000
000000000110000000000000010001001010001110100000000000
000000000000000000000010010000011110001110100000000000
000000000000000000000110010101011100000001010100000000
000000000000000000000010001001110000010111110000000000
000010100000001001100111111000011011010111000000000000
000000000000001001100011110101001110101011000000000000
000000000000001101100000000011001000010011100000000000
000000000000000001000000000000111011010011100000000000

.logic_tile 14 22
000000000001000101000000000101101001001100111000000000
000010100001010000100000000000001011110011000000010000
000000001110000101000111100111101001001100111000000000
000000000110000000100000000000101001110011000000000000
000000000000000000000010100001001001001100111000000000
000000000001001101000100000000001011110011000000000000
000000100000000101100111100101001001001100111000000000
000001000000001101000000000000101001110011000000000000
000011100001010000000000000101001001001100111000000000
000011000000000000000000000000001011110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000001101001001100111000000000
000000000000010000000000000000001011110011000000000000
000000000000000000000010100000001000111100001010000000
000000000000000000000100000000000000111100000000000000

.logic_tile 15 22
000000000000000000000111111001001100101001010100000000
000000000000000101000011101011110000101010100000000100
011000000000010101000111100000001000111000100100000000
000000000000000101000000001011011010110100010010000000
000000100000000101000010110011011001110100010100000000
000001000000000111000011010000101100110100010010000000
000010100000000111100010111001100000101001010100000000
000000000000000000000011111101001101011001100000000100
000010100000000000000010000011011100111000100100000000
000001000000000000000100000000111011111000100010000000
000001001100001000000011110101100000100000010100000000
000010000000000111000111101011101011111001110000000100
000000001000110000000000000001101100101001010100000000
000000000000010000000000000001110000101010100010000000
000000000000000000000000000101101010101100010100000000
000000000000000000000000000000001101101100010000100000

.logic_tile 16 22
000000000000000000000110110101101011100000000000000000
000000001000000000000011010000101101100000000000000000
011000000000001000000000000000000000000000100100000000
000000000000000101000000000000001001000000000000000000
010000000000000000000010110000000001000000100100000000
010000000000000101000110100000001010000000000000000000
000001000000000101100000010011101111011100000000000000
000000000000000000000011010101111011111100000000000000
000000100000001000000110100000000001000000100100000000
000000001100000001000000000000001000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001101000010100000001011000000000010000000
000000000000000000000110101101101011110000100000000000
000000000000000000000000001111101100100000010000000100
000000000001000000000010111011001010101011110000000000
000010100000100000000010001111011101010011110000000101

.logic_tile 17 22
000000000000000101000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000000000011100001101001010100000000
000000000000100000000000000011101101011001100000000000
000000000000000000000000000000011110101001110100000000
000010000100000000000000000001011101010110110000000000
000000000000001000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110011011101110101000000100000000
000000000000000000000111000001110000111110100000000000
000000000000000000000111101001001001010001110100000000
000001000000000000000100001111011001000001010011100100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000000000000000111011011000001101001010110000000
110000000000000000000111110001101011011001100000000010
000000000000000000000011100000011010101000110101000000
000000000000000000000000001101011111010100110001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001111000000000000001000
011000000000001001100000000101100001000000001000000000
000000000000000001000000000000001111000000000000000000
110000000000000000000000010101101001001000010000000000
010000000000000000000010010000101000100001000000000000
000000000000000011100000010000011111001100110000000000
000000000000000000000011100000011111110011000000000000
000000000000000000000000011101001110111100010100000000
000000000000000000000010100011111001111100110000000000
000000000000001000000000001101111111110000000000000000
000000000000000101000000001111011011000000110000000000
000000000000000000000110011001101010111001010100000000
000000000000000000000010000011011111111001110000000000
000000000000000000000110011011111110000001110100000000
000000000000000000000010001101011011000011110000000000

.logic_tile 4 23
000000000000000101000010100000001000000100000100000000
000000000000000000000000000000010000000000000100000000
011000000000000000000000000101001110001001000000000000
000000000000000000000000000101101111001111010000000000
000000000000001001100110001000001010111110100000000000
000000000000000001000010101011010000111101010000000000
000000000000000101000010100101100000000000000100000000
000000000000000000000100000000000000000001000100000000
000000000000001000000110000001001101000000000000000000
000000000000000101000000000111011011010000000000000000
000000000000001101000000010011001010101000000000000000
000000000000000001000010000000000000101000000000000000
000000000000000101100000010101001110000101100000000000
000000000000000000000010100111011011000011110000000000
110000000000000000000000000011011101000001000000000000
100000000000000000000000000000001100000001000000000000

.logic_tile 5 23
000000000000001001100010101001001100110110110000000000
000000000000000101000000001111001011111111010000000000
011000000000000000000010100000000000000000100100000000
000000000000000000000100000000001001000000000100000000
000000000000001101000110110000000000110110110100000000
000000000000000101000010000101001111111001110100000000
000000000000000001100000000101100001001001000000000000
000000000000000000000000000000001111001001000001000000
000000000000000011100000000001001010000100000000000000
000000000000000000100000000001011011000000000000000000
000000000000010000000000000101001110000000000000000000
000000000000000000000000000101101011000000010000000000
000001000000000001100110000111111001011100000000000000
000010100000000000000000000000111010011100000000000000
110000000001000000000010110101011110000100000000000000
100000000000100000000110010000111000000100000000000010

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000101000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010100000000000000000000000000000
010000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011001010101000110100000000
000000000000000000000000000000001011101000110000100010
010000000000000000000000000011000000101001010100000001
000000000000000000000000000001001010100110010000100000

.logic_tile 8 23
000000000000000000000011100000000000000000000000000000
000000000000000101000110100000000000000000000000000000
011000000000000101000000011001100000111001110100000000
000000000000000101000011010011001011100000010000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000001000000010111001000000111001110100000000
000000000000000111000011110011001010100000010000000000
000000000000000000000000001101111100101001010100000000
000000000000001111000000001101100000010101010000000000
000000000000000001000000001000001101101100010100000000
000000000000000000000000000001001100011100100000000000
000000000000000000000000000011111010110100010100000000
000000000000000000000000000000001001110100010000000000
000000000000000000000000001000011000111000100100000000
000000000000000000000000000011011001110100010000000000

.logic_tile 9 23
000001101100000000000010100000011000101000110100000000
000010000000000101000000000001001100010100110000000001
011000000000000011100010100000011011101100010100000000
000000000000000000100010101001011000011100100000000001
000000000000001111100111000101011000101000110100000000
000000001010001001000010100000001010101000110010000100
000000000000000000000111001011011000101000000100000000
000000000000000000000100000001110000111101010010000100
000000000000001000000000001001101010101000000110000000
000000000000000101000010000011010000111110100000000000
000010000000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001011101100010100000000
000000001110000000000000001001011000011100100000000001

.logic_tile 10 23
000000000000001000000111100000011010000100000100000000
000000000010001111000000000000010000000000000100000000
011000000000000000000000000000011010000100000100000000
000000100000000000000000000000000000000000000100000000
010010100000000111100000000000001010000100000100000000
000000000000000000000011100000010000000000000101000000
000000000000100001000000010000000000000000000100000000
000000000000010000000011111001000000000010000100000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001110000000000100000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000100000000
100000000000000001000000000000000000000001000101000000

.logic_tile 11 23
000000000010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
100000000000100000000000000000000000000000000100000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
100000000100000000000000000000000000000000000100000000

.logic_tile 12 23
000000000000001000000000000000000000000000000101000000
000000000000000111000000001101000000000010000100000000
011000000000000001100000000000000000000000000100000000
000000000000000000100000000101000000000010000101000000
010000100001000011100010010000000000000000000100000000
000000000100000111000010010101000000000010000100000000
000000000000000000000111000101100000000000000110000000
000000100000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000100000000
000000000001010000000000000000000001000000100100000100
000000000000100000000000000000001000000000000100000000
000000000000000001000000000000001010000100000100000000
000000000000100000000000000000010000000000000101000000
110000000101000000000000000111000000000000000100000000
100000000000100000000000000000000000000001000100000000

.logic_tile 13 23
000000000100000001100110001001001100010111110000000000
000000000000000000000100001001110000000010100000000000
011000000000000000000000000001101010000010100000000000
000000000000000000000011110011100000101011110000000000
110000000000011001100000010111111011010011100000000000
100000000010001001100010010000001001010011100000000000
000000000000001111000000010000011000001110100000000000
000000000000011001000010010101011110001101010000000000
000010100000000001100110011101000000011111100000000000
000001001000000000100110011001101101000110000000000000
000000001110000000000110001000011001010111000000000000
000000000000000000000100001111011011101011000000000000
000000100000001111000111000011100001010000100100000000
000000000010001001100000001111101010110110110001000000
000000000000101000000000010111001110001101010100000000
000000000000001001000010010000011000001101010001000000

.logic_tile 14 23
000000000000000000000110010001101010010100000110000000
000000000000001111000010101001010000111101010001000000
011000000000001001000111101001100001011001100100000001
000000000001010111100000000101001000101001010001000000
110000000000001001100110111111101000000010000000000000
100000000000000101000011101101011010000000000000000000
000000000000001101100110111001000000001001000110000000
000000000000000101000010100001001010101111010000000010
000000000000001000000010000001111000011101000110000000
000000000000000001000000000000011011011101000001000000
000010000000000001100111001000011011001001110110000100
000001000001010000100100001011001000000110110000000000
000000000110000001100110011101111100000010000000000000
000000000000000000100110010111101100000000000000000000
000000000000001001100000000111001110000010000000000000
000000000000000001000000001111101101000000000000000000

.logic_tile 15 23
000010000000000001100010111101011001100000000000000000
000000000000000111100110011001111110000000000000000010
011000000000000011100110111001000000000000000000000000
000000000000001101100010100001000000101001010000000000
110000000001010000000111110000000000000000000000000000
010000000000101101000110100000000000000000000000000000
000000000000001000000011101111011011000000000000100000
000000000000000111000000000001111111000010000000000000
000000000000000000000000010000011110000000100000000000
000000000000000000000011011111011110000000010000100000
000000000000000000000000001000001010110001010110000100
000000000000000000000000000101011001110010100000000000
000000000000000001100010101001000000101001010110000000
000000000000000000000000000001001011011001100000000100
010001000000000001000000000101001000110100010100000000
000000000000000000000010100000111010110100010001100000

.logic_tile 16 23
000000000000001101100010110111001011101000110100100000
000000000000000111000110000000111100101000110000000000
011000100000000000000111000000000000000000000000000000
000001000000000101000110110000000000000000000000000000
110000000000000101000010111001101001000000000000000000
010000000000000000100011111001111011000100000000000010
000000000000001001000011101011101000000000000000000000
000010000000000111100010101111110000000010100000000000
000001000000001000000000001101101010101001010110000000
000000100000000101000010000001010000101010100000000000
000000000000001000000000000001001100101100010100000000
000000000000000101000010100000001011101100010001000010
000000000000000000000000001001001001110111110000000000
000000000000000000000011110101011001110111100000000000
010000000000000000000000010101001011010011110000000000
000000000000000000000010000000101011010011110000000000

.logic_tile 17 23
000000000000000101000000010101000000000000000100000000
000000000000000000100010100000100000000001000000000000
011000000000000000000010111001101000000000000000000000
000000000000001101000111011001010000010100000000000000
010000000000000000000111100000011010000100000100000000
110000000000000000000110100000000000000000000001000000
000000000000000101000000000101100000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000001011001000000100000000000
000000000000000000000000000000011000000000100000000000
000000000000000000000000000000011001001000000000000000
000000000000000000000000000001001001000100000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
011000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000010001000000000000000000100000000
110000000000000000000000000111000000000010000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000010000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010010000000000000000000000000000
000010000000000001100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000011110110100100
000000000000000000000000000000000000000011110001100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001001000000000000
000000000000000000000000000101001011000110000000000000

.logic_tile 5 24
000000000000100000000000000101001100111011110000000000
000000000001010000000011110011111010101111010000000000
011000000000000000000110101000001110000001010000000000
000000000000000111000000000111010000000010100000000000
010000000000001101000000000001100000001001000000000000
010000000000000001000010101111101010000000000000000101
000000000000000000000000000000000000000000000110100101
000000000000000000000000000011000000000010000110000010
000000000000001001100110010111001010000000100000000000
000000000000001001000110000000011010000000100000100000
000000000000000000000000001000001110101000000000000000
000000000000000000000000000111010000010100000000100000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
110000000000001000000000000001101100000001000000000000
100000000000000001000000000101011100000110000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000001100000000000000001000000100110000000
000000000000000000100011100000001001000000000000000000
011000000000000001100000010000000001000000100100000000
000000000000000000100010010000001010000000000000000000
010000000001000000000110000001000000000000000100000000
010000000000000000000100000000000000000001000010000000
000000000000001000000110000101100000000000000100000000
000000000000001001000110000000100000000001000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 24
000000000000100101000010100000000001000000100100000000
000000000000010000000000000000001000000000000000000000
011000000000000000000000010101100000000000000100000000
000000000000000101000011000000100000000001000000000000
010000000001010000000011001000000000000000000100000000
110000000000100000000000000101000000000010000000000000
000000000000001101000010100000011000000100000100000000
000000000000001001000010100000010000000000000000000000
000000000000100000000000000001000000000000000100000000
000000000001000000000000000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 9 24
000010100000000000000000010000011010111001000100000000
000001000000000000000010100011011011110110000000000010
011000000000001101100110101000001010101000110100000000
000000001110000101000010110001011110010100110010100000
110000000000000000000111100111100001100000010100100000
110000000000000000000100001101001000111001110000000010
000000000000010101000000010101001000101000000100100000
000000000000101101100010101111110000111110100000000001
000000000000001101000000001011100000101001010110000000
000000000000001111000000001001101011011001100010000000
000000000000000101000010101101011010101000000110000000
000000000000001111000000000011100000111110100000100000
000001000000001000000010010001100001111001110100000000
000010000000000111000011101101101100100000010000100000
010000000000011000000000001000001010101000110100000001
000000001100100111000000000101011100010100110000000100

.logic_tile 10 24
000000000000010000000010110001011011110001010110000000
000000000000000000000011010000101010110001010000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101100000100000010100000000
000000000000000000000000000101001001110110110010000000
000000000000000000000000001111000001111001110100000000
000000000000000000000000000101101000100000010000000000

.logic_tile 11 24
000000000000000000000111111001101100101001010100000000
000000000000000000000110011111100000101010100000000001
011000000000000000000010111000001000101100010100000000
000000000000000000000011011101011100011100100000000001
000000000000000011100111000011000001111001110100000000
000000000000000000000110101101001011010000100000000001
000000000000000000000110000111000000101001010100000000
000000000000000000000110001001001100011001100000000001
000000000001010111100000000011001010111000100100000000
000000000000100000000000000000011111111000100000000100
000000000000000000000000000101011000101100010100000001
000000000000000000000000000000011100101100010000000010
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000100000000
011000000000001000000000001000000000000000000100000000
000000000000000011000000001101000000000010000100000000
010000000000100000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000010000011110000100000100000000
000000001110000000000011110000000000000000000100000000
000000000000000000000010000101000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000010001000000000001000000000010000100000000
110000000000000111000000000000000000000000000100000000
100000000000000000000000001011000000000010000100000000

.logic_tile 13 24
000001000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000000000011000000000000000100000000
000000000000100000000000000000000000000001000100000000
000000001011010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000001010000000000000000101100000000000000100000000
100000000001000000000000000000100000000001000100000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000010110011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010

.logic_tile 15 24
000000000000000011100000000101000000000000000100000000
000000000000000000100011100000100000000001000000000000
011000000000000000000000000000000000000000100100000000
000100000000000000000000000000001010000000000000000000
010000000000001101000000011001001101111011010000000000
010000000000001011000011000101011101101011110000000000
000000000000000011100000010111000000000000000100000000
000000000000000000000011010000000000000001000000000000
000000000000000000000110100000011010000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000010011101010001000000010000000
000000000000000000000010100000101101001000000000000000
000000000000000111100000011111000000001001000000000000
000000000000000000000010000111101101101001010000000000
000000000000000001100000010000000001000000100100000000
000000000000010000000011110000001111000000000000000010

.logic_tile 16 24
000000000000000000000000010011011110010000000000000000
000000000000000000000011001001111011000000000000000000
011000000000000000000010110001101101010000110000000000
000000000000000000000110010000101011010000110000000000
000000000000000000000111000111101100000100100000000000
000000000000000000000010001001111011000100000000000000
000000000000000000000010110101100000000000000100000000
000000000000000000000010100000100000000001000100000000
000000000000001000000110000011011110100010010000000000
000000000000000001000000001001111011110000110000000000
000000000000000000000000000000001111100000000000000000
000000000000000000000000001011001111010000000000000000
000000000001010001100000000001101010111110100100000000
000000000000100000100000000000110000111110100100000000
110100000110000000000010011111111010000000000000000000
100000000000000000000010001001110000010100000001000010

.logic_tile 17 24
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000001000
011000000000001101100010100000011001111100111100000000
000000000000000101000010110000011010111100111000000010
010000000000001000000010100000001000001100110000000000
010000000000000101000100001101000000110011000000000000
000000000000000001000110101101111000111101110000000000
000000000000001101000010100001101010111111110000000000
000010100000000000000000001000000000010110100100000000
000001000000000000000000001001000000101001011000000000
000000000000000000000000001000000000010000100000000000
000000000000000000000000001101001010100000010000000100
000010000000000000000000000001111000010100000000000000
000001000000000000000000000000100000010100000000000000
010000000000000000000000000001100001001001000100000000
110000000000000000000000000000101010001001000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011000000000000000100000010
000000000000000000000000000000100000000001000000000000
110000000001000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011100110100010100000001
000000000000000000000000000000111011110100010000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000001000010000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 10 25
000000001100001011100111000000000001000000100100000000
000000000000001001100100000000001000000000000000000000
011000000000001000000010100000000000000000000100000000
000000000000001001000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000110000000000000000001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000011100000000001000000100100000000
000000000000000011000000000000001010000000000100000000
010000000000000001000111000001100000000000000100000000
100000000000000000000100000000100000000001000110000000
000000000000001000000000000001100000000000000100000000
000000000000000111000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000101100000000000000000000000100110000000
000001000000000000100000000000001110000000000100000000
110000000000000000000000000101000000000000000100000000
100000000100000000000000000000100000000001000110000000

.logic_tile 12 25
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000001000001010110100010100000001
000000000000000101000000001111001010111000100000000000
000000000000000101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111000111101010100000001
000000000000000000000000001001110000010100000000000000
000000000000000000000000001101100001101001010100000000
000000000000000000000000000101001111011001100000000000
000000001000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001000000000000000000111011011111001000100000000
000000000000000000000000000000101111111001000000000000
000000000000000000000010100001111111110001010100000001
000000000000001111000000000000011110110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111110101001010110000000
000000000000000000000000001111110000010101010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000010100000001111000111100000000000000000000000000000

.logic_tile 14 25
000000000000000000000000010000011000110001010100000101
000000000000000000000011000011001111110010100000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001101000110100000000
000000000000000101000010110101001001010100110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110101000011000110001010100000000
000000000000000000000000000101001101110010100001000010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000001100011
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000000000000000001011001001000011000000000000
000000000000000000000000000011111010000001000000000000

.logic_tile 17 25
000000000000000000000110000101100000000000001000000000
000000000000000000000010100000100000000000000000001000
011000000000000001100000000101000001000000001000000000
000010100000000000000010100000001110000000000000000000
010000000000000111000010100001001001000000110000000000
110000000000000000000000000000101010110000000000000000
000000000000000101000000010001011001101001010100000000
000000000000000000000010001111111101111110110000000001
000000000000000000000000001001111101111001010100000000
000000000000000000000000001001011111111001110000000000
000000000000000000000110001101011011110000000000000000
000000000000000000000100001101001110001100000000000000
000000000000000000000000011101111101010100100100000000
000000000000000000000010000101111001010110100000000000
000000000000001000000110001000000001001100110000000000
000000000000000001000000000111001011110011000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010101011000010101010100000000
000000000000000000000010000000100000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000001000000000001101100000101001010000000000
010000000000001111000000001001000000111111110000000000
000000000000001111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000010110100000000000
000000000000000000000000000000000000010110100010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000101100000000000000110000000
000000010000000000000000000000000000000001001010000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000111000000000000000000000000000000000000
110000010000000000100000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000010000000010111101111110101000000100100000
000000000000100000000011100101100000111101010001000000
011000000000001101100000000101101100111000100100000000
000000000000000101000000000000011011111000100000100000
010000000000000000000010000001001111111001000100100001
110000000000000101000011110000111010111001000000000000
000000000000000111000000001101111100101000000100100000
000000000000000101000010100001000000111110100000000010
000000010000000101000110110111101011101100010100000000
000000010000000000100010100000101010101100010010100000
000000010000000000000000000101111000110100010100000000
000000010000001101000000000000001100110100010000000110
000000010000000000000110000101100001101001010100000000
000000010000000000000110111111001010011001100011000000
010000010000001000000000010101101000110100010110000000
000000010000000101000010100000011101110100010000000010

.logic_tile 11 26
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000000000000000000011000000000000000000100000000
000000000000000000000010010011000000000010000000000000
010000000000000000000111101000000000000000000100000000
110000000000000000000100001001000000000010000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000100000000000001101000000000000000000
000000010000000001000010000011000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000000001000010000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000000000000000000000100000000
000001010000000000000000000001000000000010000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000111000000001010000100000100000000
000000000000000000000110100000010000000000000001000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000011100000000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000010000000000000000000000011000000100000100000000
000000010000000000000000000000010000000000000000000000
000000010010000000000000000000011000000100000110000000
000000010000000000000000000000010000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000010100111000000000000000100000000
000000001100000000000000000000100000000001000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000010000101000000000000000100000000
110000000000000000000010100000100000000001000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000001011101100011100001011110110100010100100100
000000000000100101000000000000101000110100010000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001110110100010100000000
000010010000000000000000001001001000111000100000000010
000000010000000101100000001001011110111101010100000000
000000010000000000000000000101110000010100000001000010
010000010000001000000000010000000000000000000000000000
000000010000000101000010100000000000000000000000000000

.logic_tile 15 26
000000000000000000000000010011000000000000000100000000
000000000000000000000011000000100000000001000000000000
011000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000010000000000000000000000100000000
000000010000000111000000000011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011011001100110100000000
000000010000000000000000000000001001001100110000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
010001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000011010010101010100000000
000000010000000000000011001011000000101010100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000010
000000000000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000100000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000011000011010111101010010000000
000000000000000111000011011101010000111110100000000000
011000000000000000000000010001000000000000000100000000
000000000000000000000011000000100000000001000000000000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000001000000111110000000000000000000000000000
000000000000000101000111010000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000001001000000101001010100100000
000000000000000000000000001001001001011001100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000111000010100001011101111000100100000000
000000000000000000000000000000001000111000100000000010
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000111000001001000110100010100100000
110000000000000000000100000000011110110100010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000010000000000000101000000000010000100100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000110000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000001000000100100000000
000000010000000000000000000000001100000000001001000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000000000000100000000
010000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001110000110110
000000000000010100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000011000
000000000000000000
000000000000000001
000001011000110010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000110000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000000110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 5 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 6 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 8 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 9 clk_$glb_clk
.sym 10 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 11 reset_$glb_sr
.sym 12 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 12145 data[55]
.sym 12161 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 12254 dataMem[0][35]
.sym 12260 dataMem[0][24]
.sym 12378 dataMem[1][35]
.sym 12383 dataMem[1][24]
.sym 12504 dataMem[1][29]
.sym 12514 data[35]
.sym 12518 data[24]
.sym 12640 dataOut[29]
.sym 12746 dataMem[0][57]
.sym 12750 dataMem[0][86]
.sym 12752 dataMem[0][64]
.sym 12766 data[54]
.sym 12875 dataMem[1][25]
.sym 12886 dataOut[86]
.sym 12994 dataMem[0][25]
.sym 12997 dataMem[0][56]
.sym 12998 dataMem[0][87]
.sym 13000 data[70]
.sym 13012 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 13128 dataOut[25]
.sym 13130 dataOut[87]
.sym 13135 data[56]
.sym 13136 dataOut[56]
.sym 13266 $PACKER_VCC_NET
.sym 13486 dataMem[1][92]
.sym 13623 data[92]
.sym 13735 dataMem[1][125]
.sym 13758 $PACKER_VCC_NET
.sym 13854 cores_0.op[0]
.sym 13855 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[2]
.sym 13859 cores_0.op[1]
.sym 13860 cores_0.op[2]
.sym 13862 $abc$16344$new_n2066_
.sym 13869 data[125]
.sym 13874 dataOut[125]
.sym 13978 $abc$16344$new_n2496_
.sym 13979 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[1]
.sym 13980 cores_0_io_codeAddr[2]
.sym 13981 $abc$16344$new_n2494_
.sym 13982 cores_0_io_codeAddr[1]
.sym 13983 cores_0_io_codeAddr[0]
.sym 13996 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8064
.sym 14116 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 15501 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 15594 dataMem[0][45]
.sym 15596 dataMem[0][33]
.sym 15718 dataMem[1][27]
.sym 15719 dataMem[1][55]
.sym 15722 dataMem[1][30]
.sym 15732 dataOut[11]
.sym 15840 data[55]
.sym 15844 data[30]
.sym 15845 data[27]
.sym 15852 dataOut[30]
.sym 15859 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 15867 dataOut[30]
.sym 15962 dataMem[0][55]
.sym 15963 dataMem[0][27]
.sym 15968 dataMem[0][30]
.sym 15982 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 15989 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 15994 data[27]
.sym 16086 dataOut[24]
.sym 16087 dataOut[35]
.sym 16097 dataOut[55]
.sym 16116 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 16117 dataAddr
.sym 16128 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16151 dataOut[24]
.sym 16152 dataOut[35]
.sym 16160 dataOut[35]
.sym 16195 dataOut[24]
.sym 16205 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16206 clk_$glb_clk
.sym 16209 data[35]
.sym 16212 data[29]
.sym 16214 data[24]
.sym 16233 data[29]
.sym 16250 dataOut[24]
.sym 16259 dataOut[35]
.sym 16260 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16288 dataOut[35]
.sym 16319 dataOut[24]
.sym 16328 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16329 clk_$glb_clk
.sym 16331 dataMem[0][29]
.sym 16333 dataMem[0][40]
.sym 16334 dataMem[0][54]
.sym 16335 dataMem[0][47]
.sym 16347 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16348 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16378 dataOut[29]
.sym 16383 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16431 dataOut[29]
.sym 16451 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16452 clk_$glb_clk
.sym 16454 data[40]
.sym 16455 data[57]
.sym 16456 data[64]
.sym 16458 data[86]
.sym 16460 data[47]
.sym 16461 data[54]
.sym 16471 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16484 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16485 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16577 dataMem[1][57]
.sym 16578 dataMem[1][86]
.sym 16579 dataMem[1][40]
.sym 16580 dataMem[1][47]
.sym 16582 dataMem[1][54]
.sym 16583 dataMem[1][64]
.sym 16608 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 16609 dataOut[25]
.sym 16618 dataOut[57]
.sym 16622 dataOut[64]
.sym 16632 dataOut[86]
.sym 16645 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16653 dataOut[57]
.sym 16676 dataOut[86]
.sym 16687 dataOut[64]
.sym 16697 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16698 clk_$glb_clk
.sym 16703 cores_1_io_dataOut[57]
.sym 16708 cores_1_io_dataOut[86]
.sym 16712 dataOut[57]
.sym 16716 cores_0_io_dataOut[86]
.sym 16718 dataOut[64]
.sym 16726 data[56]
.sym 16752 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16769 dataOut[25]
.sym 16813 dataOut[25]
.sym 16820 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16821 clk_$glb_clk
.sym 16823 data[87]
.sym 16824 data[25]
.sym 16826 $PACKER_VCC_NET
.sym 16830 data[56]
.sym 16866 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16868 dataOut[25]
.sym 16874 dataOut[56]
.sym 16878 dataOut[87]
.sym 16911 dataOut[25]
.sym 16927 dataOut[56]
.sym 16934 dataOut[87]
.sym 16943 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16944 clk_$glb_clk
.sym 16950 dataMem[1][87]
.sym 16951 dataMem[1][56]
.sym 16960 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 16961 $PACKER_VCC_NET
.sym 16965 data[87]
.sym 16967 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 16977 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 16980 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 17069 dataMem[1][88]
.sym 17073 dataMem[1][46]
.sym 17077 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17192 dataMem[0][88]
.sym 17193 dataMem[0][46]
.sym 17204 data[88]
.sym 17320 data[92]
.sym 17321 data[111]
.sym 17333 cores_1_io_dataOut[46]
.sym 17344 data[111]
.sym 17349 dataOut[92]
.sym 17356 dataOut[92]
.sym 17367 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17403 dataOut[92]
.sym 17435 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17436 clk_$glb_clk
.sym 17438 dataMem[0][111]
.sym 17444 dataMem[0][92]
.sym 17451 data[111]
.sym 17455 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17459 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 17465 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 17469 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17566 data[125]
.sym 17581 cores_1_io_dataOut[102]
.sym 17612 dataOut[125]
.sym 17629 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17665 dataOut[125]
.sym 17681 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 17682 clk_$glb_clk
.sym 17684 $abc$16344$new_n2498_
.sym 17685 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 17686 cores_0._zz_10_
.sym 17687 cores_0.fsm_stateNext[2]
.sym 17689 cores_0.fsm_stateNext[0]
.sym 17690 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 17691 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8064
.sym 17700 $abc$16344$new_n2111_
.sym 17704 $abc$16344$new_n2066_
.sym 17705 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 17729 cores_0_io_codeAddr[2]
.sym 17732 cores_0_io_codeAddr[0]
.sym 17736 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8064
.sym 17739 cores_0_io_codeAddr[1]
.sym 17740 cores_0_io_codeAddr[0]
.sym 17757 $nextpnr_ICESTORM_LC_0$O
.sym 17759 cores_0_io_codeAddr[0]
.sym 17763 $auto$alumacc.cc:474:replace_alu$857.C[2]
.sym 17766 cores_0_io_codeAddr[1]
.sym 17767 cores_0_io_codeAddr[0]
.sym 17772 cores_0_io_codeAddr[2]
.sym 17773 $auto$alumacc.cc:474:replace_alu$857.C[2]
.sym 17795 cores_0_io_codeAddr[0]
.sym 17797 cores_0_io_codeAddr[1]
.sym 17802 cores_0_io_codeAddr[0]
.sym 17804 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8064
.sym 17805 clk_$glb_clk
.sym 17806 cores_0_io_codeAddr[2]
.sym 17807 cores_0.fsm_stateReg[2]
.sym 17808 $abc$16344$new_n2128_
.sym 17809 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11628
.sym 17810 cores_0.fsm_stateReg[0]
.sym 17811 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 17812 $abc$16344$new_n2126_
.sym 17813 $abc$16344$new_n2134_
.sym 17814 $abc$16344$new_n2130_
.sym 17823 cores_0.op[0]
.sym 17850 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[2]
.sym 17852 cores_0_io_codeAddr[2]
.sym 17853 $abc$16344$new_n2494_
.sym 17858 cores_0._zz_10_
.sym 17861 $PACKER_VCC_NET
.sym 17862 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 17866 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11628
.sym 17868 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 17874 $abc$16344$new_n2496_
.sym 17875 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[1]
.sym 17878 cores_0_io_codeAddr[1]
.sym 17879 cores_0_io_codeAddr[0]
.sym 17880 $nextpnr_ICESTORM_LC_4$O
.sym 17883 cores_0_io_codeAddr[0]
.sym 17886 $auto$alumacc.cc:474:replace_alu$863.C[2]
.sym 17888 $PACKER_VCC_NET
.sym 17889 cores_0_io_codeAddr[1]
.sym 17894 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 17895 cores_0_io_codeAddr[2]
.sym 17896 $auto$alumacc.cc:474:replace_alu$863.C[2]
.sym 17901 cores_0_io_codeAddr[1]
.sym 17902 cores_0_io_codeAddr[0]
.sym 17905 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 17906 cores_0._zz_10_
.sym 17907 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[2]
.sym 17908 $abc$16344$new_n2496_
.sym 17911 cores_0_io_codeAddr[1]
.sym 17912 $PACKER_VCC_NET
.sym 17913 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 17914 cores_0_io_codeAddr[0]
.sym 17917 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 17918 $abc$16344$new_n2494_
.sym 17919 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[1]
.sym 17920 cores_0._zz_10_
.sym 17923 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 17924 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 17925 cores_0._zz_10_
.sym 17926 cores_0_io_codeAddr[0]
.sym 17927 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11628
.sym 17928 clk_$glb_clk
.sym 17937 $abc$16344$new_n2113_
.sym 18061 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 19302 data[45]
.sym 19335 cores_0_io_dataAddrValid
.sym 19425 dataMem[1][11]
.sym 19427 dataMem[1][45]
.sym 19430 dataMem[1][33]
.sym 19437 dataAddr
.sym 19450 dataOut[55]
.sym 19453 dataOut[33]
.sym 19476 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 19477 dataOut[33]
.sym 19488 dataOut[45]
.sym 19506 dataOut[45]
.sym 19518 dataOut[33]
.sym 19544 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 19545 clk_$glb_clk
.sym 19554 dataOut[45]
.sym 19560 dataMem[1][33]
.sym 19562 dataOut[30]
.sym 19567 dataMem[0][33]
.sym 19568 data[33]
.sym 19572 data[27]
.sym 19582 cores_1_io_dataOut[33]
.sym 19599 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 19600 dataOut[30]
.sym 19610 dataOut[55]
.sym 19619 dataOut[27]
.sym 19635 dataOut[27]
.sym 19642 dataOut[55]
.sym 19658 dataOut[30]
.sym 19667 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 19668 clk_$glb_clk
.sym 19672 dataOut[33]
.sym 19673 dataOut[21]
.sym 19677 dataOut[27]
.sym 19690 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 19691 cores_0_io_dataOut[45]
.sym 19696 data[30]
.sym 19712 dataMem[0][27]
.sym 19713 dataMem[1][27]
.sym 19714 dataMem[1][55]
.sym 19717 dataMem[1][30]
.sym 19719 dataMem[0][55]
.sym 19720 dataAddr
.sym 19722 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 19725 dataMem[0][30]
.sym 19750 dataMem[0][55]
.sym 19752 dataMem[1][55]
.sym 19753 dataAddr
.sym 19774 dataMem[0][30]
.sym 19775 dataMem[1][30]
.sym 19777 dataAddr
.sym 19780 dataMem[1][27]
.sym 19781 dataMem[0][27]
.sym 19782 dataAddr
.sym 19790 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 19791 clk_$glb_clk
.sym 19792 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 19793 cores_0_io_dataOut[33]
.sym 19796 cores_0_io_dataOut[29]
.sym 19797 cores_0_io_dataOut[27]
.sym 19799 cores_0_io_dataOut[21]
.sym 19807 data[30]
.sym 19809 data[55]
.sym 19813 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 19816 dataAddr
.sym 19824 cores_1_io_dataOut[27]
.sym 19826 cores_1_io_dataOut[21]
.sym 19834 dataOut[30]
.sym 19839 dataOut[55]
.sym 19841 dataOut[27]
.sym 19852 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 19868 dataOut[55]
.sym 19873 dataOut[27]
.sym 19903 dataOut[30]
.sym 19913 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 19914 clk_$glb_clk
.sym 19917 cores_0_io_dataOut[24]
.sym 19919 cores_0_io_dataOut[35]
.sym 19933 cores_0.fsm_data[33]
.sym 19935 data[29]
.sym 19942 cores_0_io_dataOut[29]
.sym 19947 data[35]
.sym 19974 cores_1_io_dataOut[24]
.sym 19975 cores_1_io_dataOut[35]
.sym 19976 cores_0_io_dataOut[35]
.sym 19980 cores_0_io_dataAddrValid
.sym 19982 cores_0_io_dataOut[24]
.sym 19996 cores_0_io_dataAddrValid
.sym 19997 cores_0_io_dataOut[24]
.sym 19998 cores_1_io_dataOut[24]
.sym 20002 cores_1_io_dataOut[35]
.sym 20003 cores_0_io_dataOut[35]
.sym 20005 cores_0_io_dataAddrValid
.sym 20037 clk_$glb_clk
.sym 20040 cores_1_io_dataOut[24]
.sym 20041 cores_1_io_dataOut[35]
.sym 20042 cores_1_io_dataOut[27]
.sym 20043 cores_1_io_dataOut[21]
.sym 20045 cores_1_io_dataOut[29]
.sym 20059 cores_0.fsm_data[35]
.sym 20061 cores_0.fsm_data[24]
.sym 20063 data[40]
.sym 20065 cores_1_io_dataOut[54]
.sym 20066 cores_0_io_dataAddrValid
.sym 20067 cores_1_io_dataOut[40]
.sym 20080 dataMem[0][29]
.sym 20089 dataMem[1][35]
.sym 20091 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20092 dataAddr
.sym 20094 dataMem[1][24]
.sym 20096 dataMem[0][35]
.sym 20102 dataMem[0][24]
.sym 20108 dataMem[1][29]
.sym 20120 dataMem[0][35]
.sym 20121 dataAddr
.sym 20122 dataMem[1][35]
.sym 20137 dataMem[0][29]
.sym 20138 dataAddr
.sym 20140 dataMem[1][29]
.sym 20150 dataAddr
.sym 20151 dataMem[0][24]
.sym 20152 dataMem[1][24]
.sym 20159 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20160 clk_$glb_clk
.sym 20161 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 20163 dataOut[40]
.sym 20165 dataOut[29]
.sym 20168 dataOut[54]
.sym 20170 data[29]
.sym 20179 data[27]
.sym 20184 cores_1.fsm_data[29]
.sym 20185 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 20187 data[47]
.sym 20191 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 20195 data[64]
.sym 20197 dataOut[40]
.sym 20217 dataOut[47]
.sym 20222 dataOut[29]
.sym 20228 dataOut[40]
.sym 20230 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 20233 dataOut[54]
.sym 20239 dataOut[29]
.sym 20250 dataOut[40]
.sym 20256 dataOut[54]
.sym 20263 dataOut[47]
.sym 20282 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 20283 clk_$glb_clk
.sym 20285 cores_0_io_dataOut[57]
.sym 20286 cores_0_io_dataOut[64]
.sym 20287 cores_0_io_dataOut[54]
.sym 20290 cores_0_io_dataOut[40]
.sym 20291 cores_0_io_dataOut[56]
.sym 20303 dataAddr
.sym 20305 dataOut[47]
.sym 20309 data[86]
.sym 20313 data[47]
.sym 20317 dataOut[54]
.sym 20319 data[57]
.sym 20326 dataMem[1][57]
.sym 20328 dataMem[1][40]
.sym 20329 dataMem[1][47]
.sym 20330 dataMem[0][47]
.sym 20331 dataMem[1][54]
.sym 20335 dataMem[1][86]
.sym 20336 dataMem[0][40]
.sym 20337 dataMem[0][54]
.sym 20340 dataMem[1][64]
.sym 20342 dataMem[0][57]
.sym 20348 dataMem[0][64]
.sym 20352 dataAddr
.sym 20353 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20354 dataMem[0][86]
.sym 20359 dataMem[1][40]
.sym 20360 dataAddr
.sym 20362 dataMem[0][40]
.sym 20366 dataMem[1][57]
.sym 20367 dataAddr
.sym 20368 dataMem[0][57]
.sym 20371 dataMem[0][64]
.sym 20372 dataMem[1][64]
.sym 20374 dataAddr
.sym 20384 dataAddr
.sym 20385 dataMem[1][86]
.sym 20386 dataMem[0][86]
.sym 20396 dataAddr
.sym 20397 dataMem[0][47]
.sym 20398 dataMem[1][47]
.sym 20401 dataMem[1][54]
.sym 20403 dataAddr
.sym 20404 dataMem[0][54]
.sym 20405 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20406 clk_$glb_clk
.sym 20407 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 20411 dataOut[86]
.sym 20412 dataOut[57]
.sym 20414 dataOut[64]
.sym 20416 data[86]
.sym 20422 cores_0.fsm_data[57]
.sym 20423 cores_0.fsm_data[54]
.sym 20424 data[57]
.sym 20430 data[56]
.sym 20433 data[64]
.sym 20434 data[25]
.sym 20438 dataAddr
.sym 20440 cores_0_io_dataOut[56]
.sym 20443 cores_0.fsm_data[25]
.sym 20451 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20459 dataOut[47]
.sym 20467 dataOut[40]
.sym 20468 dataOut[86]
.sym 20469 dataOut[57]
.sym 20471 dataOut[64]
.sym 20477 dataOut[54]
.sym 20484 dataOut[57]
.sym 20488 dataOut[86]
.sym 20494 dataOut[40]
.sym 20502 dataOut[47]
.sym 20512 dataOut[54]
.sym 20518 dataOut[64]
.sym 20528 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20529 clk_$glb_clk
.sym 20534 cores_0_io_dataOut[25]
.sym 20545 dataOut[47]
.sym 20557 cores_1_io_dataOut[25]
.sym 20558 cores_0_io_dataAddrValid
.sym 20563 cores_1_io_dataOut[64]
.sym 20566 $PACKER_VCC_NET
.sym 20585 cores_1.fsm_data[57]
.sym 20626 cores_1.fsm_data[57]
.sym 20651 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 20652 clk_$glb_clk
.sym 20653 reset_$glb_sr
.sym 20656 dataOut[25]
.sym 20659 dataOut[56]
.sym 20661 dataOut[87]
.sym 20666 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20669 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 20673 cores_1.fsm_data[57]
.sym 20674 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 20675 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20683 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 20697 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20700 dataMem[0][56]
.sym 20701 dataMem[0][87]
.sym 20702 dataAddr
.sym 20705 dataMem[0][25]
.sym 20707 dataMem[1][87]
.sym 20708 dataMem[1][56]
.sym 20717 dataMem[1][25]
.sym 20729 dataMem[1][87]
.sym 20730 dataMem[0][87]
.sym 20731 dataAddr
.sym 20734 dataAddr
.sym 20735 dataMem[1][25]
.sym 20736 dataMem[0][25]
.sym 20770 dataAddr
.sym 20772 dataMem[0][56]
.sym 20773 dataMem[1][56]
.sym 20774 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 20775 clk_$glb_clk
.sym 20776 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 20778 cores_1_io_dataOut[56]
.sym 20796 cores_0_io_dataOut[87]
.sym 20797 $PACKER_VCC_NET
.sym 20798 dataAddr
.sym 20800 dataOut[25]
.sym 20804 $PACKER_VCC_NET
.sym 20825 dataOut[87]
.sym 20829 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20831 dataOut[56]
.sym 20876 dataOut[87]
.sym 20882 dataOut[56]
.sym 20897 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20898 clk_$glb_clk
.sym 20901 data[46]
.sym 20904 data[88]
.sym 20909 cores_0.fsm_data[80]
.sym 20913 cores_0.fsm_data[93]
.sym 20926 cores_1_io_dataOut[88]
.sym 20929 dataAddr
.sym 20952 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 20964 dataOut[46]
.sym 20966 dataOut[88]
.sym 20976 dataOut[88]
.sym 20999 dataOut[46]
.sym 21020 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 21021 clk_$glb_clk
.sym 21024 dataOut[88]
.sym 21030 dataOut[46]
.sym 21046 data[111]
.sym 21054 cores_0_io_dataAddrValid
.sym 21056 dataOut[111]
.sym 21058 $PACKER_VCC_NET
.sym 21075 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 21087 dataOut[46]
.sym 21089 dataOut[88]
.sym 21097 dataOut[88]
.sym 21103 dataOut[46]
.sym 21143 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 21144 clk_$glb_clk
.sym 21146 dataMem[1][111]
.sym 21152 dataMem[1][106]
.sym 21159 cores_0_io_dataOut[88]
.sym 21168 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 21172 data[92]
.sym 21175 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 21181 $abc$16344$new_n2111_
.sym 21187 dataMem[0][111]
.sym 21189 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 21190 dataAddr
.sym 21193 dataMem[0][92]
.sym 21197 dataMem[1][92]
.sym 21211 dataMem[1][111]
.sym 21250 dataAddr
.sym 21251 dataMem[0][92]
.sym 21252 dataMem[1][92]
.sym 21257 dataMem[1][111]
.sym 21258 dataMem[0][111]
.sym 21259 dataAddr
.sym 21266 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 21267 clk_$glb_clk
.sym 21268 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 21274 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 21276 cores_1_io_dataOut[102]
.sym 21282 dataMem[1][106]
.sym 21286 dataAddr
.sym 21295 $abc$16344$new_n2066_
.sym 21324 dataOut[92]
.sym 21326 dataOut[111]
.sym 21328 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 21345 dataOut[111]
.sym 21382 dataOut[92]
.sym 21389 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 21390 clk_$glb_clk
.sym 21393 dataMem[0][125]
.sym 21394 $abc$16344$new_n2067_
.sym 21397 $abc$16344$new_n2111_
.sym 21399 $abc$16344$new_n2066_
.sym 21416 cores_0.dataIncDec
.sym 21418 data[125]
.sym 21425 cores_0._zz_10_
.sym 21435 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 21441 dataAddr
.sym 21446 dataMem[1][125]
.sym 21450 dataMem[0][125]
.sym 21496 dataAddr
.sym 21498 dataMem[0][125]
.sym 21499 dataMem[1][125]
.sym 21512 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 21513 clk_$glb_clk
.sym 21514 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 21515 cores_0.dataIncEnable
.sym 21516 $abc$16344$new_n3022_
.sym 21518 cores_0.fsm_stateNext[1]
.sym 21521 cores_0.dataIncDec
.sym 21527 dataAddr
.sym 21530 dataOut[92]
.sym 21532 dataOut[125]
.sym 21546 cores_0_io_dataAddrValid
.sym 21548 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 21550 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21557 cores_0.op[0]
.sym 21561 $abc$16344$new_n2111_
.sym 21562 cores_0.op[1]
.sym 21563 cores_0.op[2]
.sym 21566 $abc$16344$new_n2067_
.sym 21569 $abc$16344$new_n2126_
.sym 21571 $abc$16344$new_n2130_
.sym 21572 cores_0.dataIncEnable
.sym 21574 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21575 cores_0.fsm_stateNext[1]
.sym 21576 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 21577 cores_0.fsm_stateNext[0]
.sym 21583 cores_0.fsm_stateNext[2]
.sym 21589 cores_0.op[1]
.sym 21591 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21592 cores_0.op[2]
.sym 21595 cores_0.op[2]
.sym 21597 cores_0.op[0]
.sym 21598 cores_0.op[1]
.sym 21601 cores_0.fsm_stateNext[2]
.sym 21602 cores_0.fsm_stateNext[0]
.sym 21604 cores_0.fsm_stateNext[1]
.sym 21607 $abc$16344$new_n2067_
.sym 21608 $abc$16344$new_n2130_
.sym 21609 $abc$16344$new_n2111_
.sym 21610 cores_0.dataIncEnable
.sym 21619 $abc$16344$new_n2067_
.sym 21620 $abc$16344$new_n2126_
.sym 21621 $abc$16344$new_n2111_
.sym 21622 cores_0.dataIncEnable
.sym 21625 cores_0.op[1]
.sym 21626 cores_0.op[0]
.sym 21628 cores_0.op[2]
.sym 21631 cores_0.fsm_stateNext[1]
.sym 21632 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 21633 cores_0.fsm_stateNext[0]
.sym 21638 $abc$16344$new_n2127_
.sym 21639 cores_0.fsm_stateReg[1]
.sym 21640 cores_0.fsm_stateReg[3]
.sym 21641 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 21642 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 21643 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 21644 $abc$16344$new_n2120_
.sym 21645 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 21651 cores_0.dataIncDec
.sym 21670 dataWriteAck
.sym 21680 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 21682 cores_0.fsm_stateNext[2]
.sym 21687 cores_0.fsm_stateReg[2]
.sym 21688 $abc$16344$new_n2128_
.sym 21689 cores_0._zz_10_
.sym 21690 cores_0.fsm_stateReg[0]
.sym 21692 cores_0.fsm_stateNext[0]
.sym 21694 $abc$16344$new_n2113_
.sym 21695 $abc$16344$new_n2127_
.sym 21698 cores_0.fsm_stateReg[0]
.sym 21699 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 21700 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21701 $abc$16344$new_n2134_
.sym 21704 cores_0.fsm_stateReg[1]
.sym 21705 cores_0.fsm_stateReg[3]
.sym 21715 cores_0.fsm_stateNext[2]
.sym 21718 cores_0.fsm_stateReg[2]
.sym 21719 cores_0.fsm_stateReg[0]
.sym 21720 cores_0.fsm_stateReg[3]
.sym 21721 cores_0.fsm_stateReg[1]
.sym 21724 $abc$16344$new_n2134_
.sym 21727 cores_0._zz_10_
.sym 21731 cores_0.fsm_stateNext[0]
.sym 21736 cores_0.fsm_stateReg[1]
.sym 21737 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 21738 $abc$16344$new_n2113_
.sym 21739 cores_0.fsm_stateReg[0]
.sym 21743 $abc$16344$new_n2127_
.sym 21745 $abc$16344$new_n2128_
.sym 21748 cores_0.fsm_stateReg[1]
.sym 21749 cores_0.fsm_stateReg[2]
.sym 21750 cores_0.fsm_stateReg[0]
.sym 21751 cores_0.fsm_stateReg[3]
.sym 21755 $abc$16344$new_n2127_
.sym 21756 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21757 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 21759 clk_$glb_clk
.sym 21760 reset_$glb_sr
.sym 21761 $abc$16344$new_n2123_
.sym 21762 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 21763 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 21764 cores_0_io_dataAddrValid
.sym 21765 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 21766 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 21768 $abc$16344$new_n2121_
.sym 21810 cores_0.fsm_stateReg[2]
.sym 21812 cores_0.fsm_stateReg[3]
.sym 21877 cores_0.fsm_stateReg[2]
.sym 21879 cores_0.fsm_stateReg[3]
.sym 21899 cores_0_io_dataAddrValid
.sym 21908 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 21917 cores_0._zz_10_
.sym 21918 cores_0._zz_10_
.sym 22009 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 22012 cores_0_io_dataWriteEnable
.sym 22149 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 22754 reset
.sym 22860 data[45]
.sym 23024 cores_0_io_dataAddrValid
.sym 23040 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 23142 cores_0_io_dataAddrValid
.sym 23163 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 23166 data[45]
.sym 23184 dataMem[1][45]
.sym 23185 dataAddr
.sym 23190 dataMem[0][45]
.sym 23200 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 23212 dataAddr
.sym 23213 dataMem[1][45]
.sym 23214 dataMem[0][45]
.sym 23252 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 23253 clk_$glb_clk
.sym 23254 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 23303 dataOut[45]
.sym 23314 dataOut[11]
.sym 23316 dataOut[33]
.sym 23323 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 23338 dataOut[11]
.sym 23347 dataOut[45]
.sym 23365 dataOut[33]
.sym 23375 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 23376 clk_$glb_clk
.sym 23390 data[11]
.sym 23394 dataMem[1][11]
.sym 23402 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 23407 cores_0.fsm_data[27]
.sym 23408 cores_0_io_dataAddrValid
.sym 23413 dataOut[21]
.sym 23421 cores_0_io_dataOut[45]
.sym 23429 cores_1_io_dataOut[45]
.sym 23434 cores_0_io_dataAddrValid
.sym 23495 cores_0_io_dataOut[45]
.sym 23496 cores_1_io_dataOut[45]
.sym 23497 cores_0_io_dataAddrValid
.sym 23499 clk_$glb_clk
.sym 23516 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 23517 cores_1_io_dataOut[45]
.sym 23528 $abc$16344$new_n2111_
.sym 23542 cores_0_io_dataOut[33]
.sym 23546 cores_0_io_dataOut[27]
.sym 23556 cores_0_io_dataOut[21]
.sym 23557 cores_1_io_dataOut[33]
.sym 23561 cores_1_io_dataOut[27]
.sym 23568 cores_0_io_dataAddrValid
.sym 23571 cores_1_io_dataOut[21]
.sym 23587 cores_0_io_dataOut[33]
.sym 23588 cores_0_io_dataAddrValid
.sym 23589 cores_1_io_dataOut[33]
.sym 23593 cores_0_io_dataOut[21]
.sym 23594 cores_1_io_dataOut[21]
.sym 23595 cores_0_io_dataAddrValid
.sym 23617 cores_0_io_dataAddrValid
.sym 23618 cores_0_io_dataOut[27]
.sym 23619 cores_1_io_dataOut[27]
.sym 23622 clk_$glb_clk
.sym 23636 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 23637 cores_0.fsm_data[21]
.sym 23638 dataOut[55]
.sym 23642 dataOut[78]
.sym 23644 dataOut[21]
.sym 23650 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 23657 cores_1.fsm_data[27]
.sym 23658 data[45]
.sym 23669 cores_0.fsm_data[29]
.sym 23671 cores_0.fsm_data[21]
.sym 23677 cores_0.fsm_data[27]
.sym 23679 cores_0.fsm_data[33]
.sym 23701 cores_0.fsm_data[33]
.sym 23717 cores_0.fsm_data[29]
.sym 23723 cores_0.fsm_data[27]
.sym 23736 cores_0.fsm_data[21]
.sym 23744 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 23745 clk_$glb_clk
.sym 23746 reset_$glb_sr
.sym 23759 data[27]
.sym 23761 cores_1_io_dataOut[33]
.sym 23765 cores_0.fsm_data[29]
.sym 23767 cores_0.fsm_data[21]
.sym 23774 cores_1.fsm_data[35]
.sym 23777 cores_0.dataIncDec
.sym 23791 cores_0.fsm_data[35]
.sym 23801 cores_0.fsm_data[24]
.sym 23828 cores_0.fsm_data[24]
.sym 23841 cores_0.fsm_data[35]
.sym 23867 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 23868 clk_$glb_clk
.sym 23869 reset_$glb_sr
.sym 23884 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 23885 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 23887 data[30]
.sym 23888 cores_0_io_dataOut[32]
.sym 23891 cores_0.fsm_data[55]
.sym 23897 cores_0.dataIncDec
.sym 23900 cores_0.dataIncDec
.sym 23904 cores_0_io_dataAddrValid
.sym 23905 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 23916 cores_1.fsm_data[21]
.sym 23919 cores_1.fsm_data[24]
.sym 23924 cores_1.fsm_data[29]
.sym 23927 cores_1.fsm_data[27]
.sym 23934 cores_1.fsm_data[35]
.sym 23950 cores_1.fsm_data[24]
.sym 23957 cores_1.fsm_data[35]
.sym 23965 cores_1.fsm_data[27]
.sym 23969 cores_1.fsm_data[21]
.sym 23980 cores_1.fsm_data[29]
.sym 23990 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 23991 clk_$glb_clk
.sym 23992 reset_$glb_sr
.sym 24001 cores_1.fsm_data[24]
.sym 24007 data[47]
.sym 24009 cores_0.fsm_data[44]
.sym 24012 cores_1.fsm_data[21]
.sym 24020 $abc$16344$new_n2111_
.sym 24025 cores_0.fsm_data[64]
.sym 24034 cores_1_io_dataOut[40]
.sym 24039 cores_0_io_dataOut[40]
.sym 24040 cores_1_io_dataOut[54]
.sym 24044 cores_0_io_dataOut[54]
.sym 24045 cores_0_io_dataOut[29]
.sym 24048 cores_1_io_dataOut[29]
.sym 24049 cores_0_io_dataAddrValid
.sym 24074 cores_1_io_dataOut[40]
.sym 24075 cores_0_io_dataOut[40]
.sym 24076 cores_0_io_dataAddrValid
.sym 24086 cores_0_io_dataOut[29]
.sym 24087 cores_1_io_dataOut[29]
.sym 24088 cores_0_io_dataAddrValid
.sym 24103 cores_0_io_dataAddrValid
.sym 24105 cores_1_io_dataOut[54]
.sym 24106 cores_0_io_dataOut[54]
.sym 24114 clk_$glb_clk
.sym 24128 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 24133 data[25]
.sym 24134 cores_0.fsm_data[25]
.sym 24136 data[35]
.sym 24142 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 24157 cores_0.fsm_data[56]
.sym 24160 cores_0.fsm_data[40]
.sym 24164 cores_0.fsm_data[57]
.sym 24171 cores_0.fsm_data[54]
.sym 24185 cores_0.fsm_data[64]
.sym 24191 cores_0.fsm_data[57]
.sym 24198 cores_0.fsm_data[64]
.sym 24203 cores_0.fsm_data[54]
.sym 24220 cores_0.fsm_data[40]
.sym 24226 cores_0.fsm_data[56]
.sym 24236 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 24237 clk_$glb_clk
.sym 24238 reset_$glb_sr
.sym 24252 data[40]
.sym 24253 $PACKER_VCC_NET
.sym 24254 cores_0.fsm_data[40]
.sym 24256 cores_1_io_dataOut[54]
.sym 24258 cores_1_io_dataOut[40]
.sym 24261 cores_0.fsm_data[56]
.sym 24262 cores_1_io_dataOut[64]
.sym 24266 data[46]
.sym 24268 cores_0.dataIncDec
.sym 24272 cores_0.dataIncDec
.sym 24280 cores_0_io_dataOut[57]
.sym 24284 cores_1_io_dataOut[86]
.sym 24289 cores_0_io_dataOut[64]
.sym 24298 cores_0_io_dataOut[86]
.sym 24300 cores_1_io_dataOut[64]
.sym 24303 cores_0_io_dataAddrValid
.sym 24307 cores_1_io_dataOut[57]
.sym 24331 cores_0_io_dataAddrValid
.sym 24332 cores_0_io_dataOut[86]
.sym 24334 cores_1_io_dataOut[86]
.sym 24337 cores_0_io_dataOut[57]
.sym 24338 cores_0_io_dataAddrValid
.sym 24339 cores_1_io_dataOut[57]
.sym 24349 cores_0_io_dataOut[64]
.sym 24350 cores_0_io_dataAddrValid
.sym 24351 cores_1_io_dataOut[64]
.sym 24360 clk_$glb_clk
.sym 24371 data[45]
.sym 24374 cores_0.fsm_data[61]
.sym 24382 data[47]
.sym 24384 data[64]
.sym 24388 cores_0_io_dataAddrValid
.sym 24389 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 24396 cores_0.dataIncDec
.sym 24410 cores_0.fsm_data[25]
.sym 24454 cores_0.fsm_data[25]
.sym 24482 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 24483 clk_$glb_clk
.sym 24484 reset_$glb_sr
.sym 24498 data[86]
.sym 24500 data[57]
.sym 24501 $PACKER_VCC_NET
.sym 24512 $abc$16344$new_n2111_
.sym 24514 cores_0_io_dataAddrValid
.sym 24527 cores_0_io_dataOut[56]
.sym 24529 cores_0_io_dataOut[25]
.sym 24534 cores_0_io_dataOut[87]
.sym 24535 cores_1_io_dataOut[56]
.sym 24536 cores_1_io_dataOut[87]
.sym 24540 cores_1_io_dataOut[25]
.sym 24541 cores_0_io_dataAddrValid
.sym 24572 cores_1_io_dataOut[25]
.sym 24573 cores_0_io_dataAddrValid
.sym 24574 cores_0_io_dataOut[25]
.sym 24590 cores_1_io_dataOut[56]
.sym 24591 cores_0_io_dataOut[56]
.sym 24592 cores_0_io_dataAddrValid
.sym 24601 cores_1_io_dataOut[87]
.sym 24602 cores_0_io_dataAddrValid
.sym 24603 cores_0_io_dataOut[87]
.sym 24606 clk_$glb_clk
.sym 24617 cores_0_io_dataAddrValid
.sym 24618 cores_0_io_dataAddrValid
.sym 24622 cores_1_io_dataOut[87]
.sym 24626 cores_0_io_dataOut[83]
.sym 24628 data[64]
.sym 24631 cores_1_io_dataOut[88]
.sym 24639 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 24673 cores_1.fsm_data[56]
.sym 24688 cores_1.fsm_data[56]
.sym 24728 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 24729 clk_$glb_clk
.sym 24730 reset_$glb_sr
.sym 24744 cores_0.fsm_data[90]
.sym 24745 cores_1_io_dataOut[25]
.sym 24747 data[83]
.sym 24749 $PACKER_VCC_NET
.sym 24751 cores_0.fsm_data[89]
.sym 24757 cores_0.dataIncDec
.sym 24759 cores_1.fsm_data[56]
.sym 24764 cores_0.dataIncDec
.sym 24765 data[46]
.sym 24780 dataMem[1][88]
.sym 24784 dataMem[1][46]
.sym 24788 dataMem[0][88]
.sym 24797 dataMem[0][46]
.sym 24799 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 24800 dataAddr
.sym 24811 dataAddr
.sym 24813 dataMem[1][46]
.sym 24814 dataMem[0][46]
.sym 24829 dataMem[0][88]
.sym 24830 dataMem[1][88]
.sym 24832 dataAddr
.sym 24851 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 24852 clk_$glb_clk
.sym 24853 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 24868 $abc$16344$new_n2111_
.sym 24870 data[46]
.sym 24871 data[92]
.sym 24873 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 24876 data[88]
.sym 24878 dataOut[106]
.sym 24884 cores_0_io_dataAddrValid
.sym 24887 cores_0.dataIncDec
.sym 24888 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 24897 cores_0_io_dataOut[46]
.sym 24899 cores_0_io_dataOut[88]
.sym 24909 cores_1_io_dataOut[88]
.sym 24917 cores_0_io_dataAddrValid
.sym 24923 cores_1_io_dataOut[46]
.sym 24935 cores_0_io_dataAddrValid
.sym 24936 cores_1_io_dataOut[88]
.sym 24937 cores_0_io_dataOut[88]
.sym 24970 cores_1_io_dataOut[46]
.sym 24971 cores_0_io_dataAddrValid
.sym 24973 cores_0_io_dataOut[46]
.sym 24975 clk_$glb_clk
.sym 24991 cores_0_io_dataOut[46]
.sym 24994 $abc$16344$new_n2066_
.sym 24997 cores_0.fsm_data[103]
.sym 24999 $PACKER_VCC_NET
.sym 25001 cores_0_io_dataAddrValid
.sym 25005 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 25011 $abc$16344$new_n2111_
.sym 25023 dataOut[111]
.sym 25038 dataOut[106]
.sym 25045 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 25052 dataOut[111]
.sym 25089 dataOut[106]
.sym 25097 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 25098 clk_$glb_clk
.sym 25118 dataAddr
.sym 25120 cores_0.dataIncDec
.sym 25131 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 25143 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 25146 $abc$16344$new_n2111_
.sym 25148 $abc$16344$new_n2066_
.sym 25168 cores_1.fsm_data[102]
.sym 25204 $abc$16344$new_n2066_
.sym 25205 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 25206 $abc$16344$new_n2111_
.sym 25217 cores_1.fsm_data[102]
.sym 25220 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 25221 clk_$glb_clk
.sym 25222 reset_$glb_sr
.sym 25237 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 25240 dataOut[111]
.sym 25241 $PACKER_VCC_NET
.sym 25248 cores_0.dataIncDec
.sym 25253 $abc$16344$new_n2066_
.sym 25254 cores_1.fsm_data[102]
.sym 25264 cores_0.dataIncEnable
.sym 25268 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 25277 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 25278 dataOut[125]
.sym 25281 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 25282 $abc$16344$new_n2067_
.sym 25287 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 25291 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 25294 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 25303 dataOut[125]
.sym 25309 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 25311 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 25312 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 25327 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 25328 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 25329 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 25330 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 25340 cores_0.dataIncEnable
.sym 25342 $abc$16344$new_n2067_
.sym 25343 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 25344 clk_$glb_clk
.sym 25360 $abc$16344$new_n2111_
.sym 25373 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 25374 cores_0.dataIncDec
.sym 25376 cores_0_io_dataAddrValid
.sym 25389 $abc$16344$new_n2067_
.sym 25392 $abc$16344$new_n2111_
.sym 25395 $abc$16344$new_n2498_
.sym 25397 cores_0._zz_10_
.sym 25399 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 25401 $abc$16344$new_n2120_
.sym 25402 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 25403 cores_0.dataIncEnable
.sym 25405 cores_0.op[0]
.sym 25409 cores_0.dataIncDec
.sym 25421 $abc$16344$new_n2498_
.sym 25422 cores_0.dataIncEnable
.sym 25423 cores_0._zz_10_
.sym 25426 $abc$16344$new_n2111_
.sym 25428 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 25429 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 25438 $abc$16344$new_n2120_
.sym 25439 $abc$16344$new_n2067_
.sym 25440 $abc$16344$new_n2111_
.sym 25441 cores_0.dataIncEnable
.sym 25456 cores_0.dataIncDec
.sym 25457 $abc$16344$new_n2498_
.sym 25458 cores_0.op[0]
.sym 25459 cores_0._zz_10_
.sym 25467 clk_$glb_clk
.sym 25502 cores_0.dataIncDec
.sym 25504 cores_0_io_dataAddrValid
.sym 25510 cores_0.fsm_stateReg[2]
.sym 25511 cores_0.fsm_stateReg[1]
.sym 25513 cores_0.fsm_stateNext[1]
.sym 25517 $abc$16344$new_n2121_
.sym 25518 cores_0.fsm_stateReg[2]
.sym 25519 $abc$16344$new_n3022_
.sym 25520 cores_0.fsm_stateReg[3]
.sym 25521 cores_0.fsm_stateReg[0]
.sym 25523 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 25527 dataWriteAck
.sym 25535 cores_0.fsm_stateReg[1]
.sym 25537 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 25540 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 25541 $abc$16344$new_n2113_
.sym 25543 $abc$16344$new_n2113_
.sym 25544 cores_0.fsm_stateReg[1]
.sym 25545 cores_0.fsm_stateReg[0]
.sym 25546 dataWriteAck
.sym 25551 cores_0.fsm_stateNext[1]
.sym 25555 $abc$16344$new_n3022_
.sym 25557 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 25562 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 25563 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 25567 cores_0.fsm_stateReg[2]
.sym 25568 cores_0.fsm_stateReg[1]
.sym 25569 cores_0.fsm_stateReg[0]
.sym 25570 cores_0.fsm_stateReg[3]
.sym 25573 cores_0.fsm_stateReg[2]
.sym 25574 cores_0.fsm_stateReg[0]
.sym 25575 cores_0.fsm_stateReg[3]
.sym 25576 cores_0.fsm_stateReg[1]
.sym 25580 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 25581 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 25582 $abc$16344$new_n2121_
.sym 25586 cores_0.fsm_stateReg[0]
.sym 25587 cores_0.fsm_stateReg[1]
.sym 25588 $abc$16344$new_n2113_
.sym 25590 clk_$glb_clk
.sym 25591 reset_$glb_sr
.sym 25615 data[125]
.sym 25626 cores_0_io_dataWriteEnable
.sym 25635 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25637 dataWriteAck
.sym 25640 $abc$16344$new_n2113_
.sym 25641 $abc$16344$new_n2123_
.sym 25642 cores_0.fsm_stateReg[1]
.sym 25643 cores_0.fsm_stateReg[3]
.sym 25649 cores_0.fsm_stateReg[2]
.sym 25650 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 25651 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 25652 cores_0.fsm_stateReg[0]
.sym 25657 cores_0.fsm_stateReg[2]
.sym 25660 cores_0.fsm_stateReg[0]
.sym 25661 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25666 cores_0.fsm_stateReg[2]
.sym 25667 cores_0.fsm_stateReg[3]
.sym 25668 cores_0.fsm_stateReg[1]
.sym 25669 cores_0.fsm_stateReg[0]
.sym 25672 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25675 cores_0.fsm_stateReg[0]
.sym 25678 cores_0.fsm_stateReg[0]
.sym 25679 $abc$16344$new_n2113_
.sym 25680 cores_0.fsm_stateReg[1]
.sym 25684 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 25691 cores_0.fsm_stateReg[2]
.sym 25692 cores_0.fsm_stateReg[1]
.sym 25693 cores_0.fsm_stateReg[3]
.sym 25696 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25699 cores_0.fsm_stateReg[0]
.sym 25708 $abc$16344$new_n2123_
.sym 25709 dataWriteAck
.sym 25710 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 25711 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 25712 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25713 clk_$glb_clk
.sym 25714 reset_$glb_sr
.sym 25731 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 25735 cores_0_io_dataAddrValid
.sym 25740 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 25861 dataWriteAck
.sym 25881 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 25885 cores_0._zz_10_
.sym 25887 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 25891 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 25892 cores_0._zz_10_
.sym 25924 cores_0._zz_10_
.sym 25925 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 25944 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 25958 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11619
.sym 25959 clk_$glb_clk
.sym 25960 cores_0._zz_10_
.sym 26233 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 26527 reset
.sym 26549 reset
.sym 26874 dataMem[0][11]
.sym 26925 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 26975 data[11]
.sym 26976 data[33]
.sym 27021 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 27022 cores_0_io_dataAddrValid
.sym 27025 cores_0.fsm_data[17]
.sym 27036 dataOut[11]
.sym 27073 cores_0_io_dataOut[31]
.sym 27074 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 27076 $abc$16344$techmap\cores_0.$procmux$515_Y[13]_new_inv_
.sym 27077 cores_0_io_dataOut[11]
.sym 27078 cores_0_io_dataOut[45]
.sym 27079 cores_0_io_dataOut[17]
.sym 27119 $abc$16344$new_n2111_
.sym 27123 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 27127 dataOut[78]
.sym 27133 dataOut[55]
.sym 27175 $abc$16344$techmap\cores_0.$procmux$515_Y[17]_new_inv_
.sym 27176 dataOut[55]
.sym 27178 $abc$16344$techmap\cores_0.$procmux$515_Y[20]_new_inv_
.sym 27179 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 27180 dataOut[11]
.sym 27181 dataOut[78]
.sym 27182 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[5]_new_inv_
.sym 27220 $abc$16344$techmap\cores_0.$procmux$515_Y[13]_new_inv_
.sym 27221 cores_0.fsm_data[11]
.sym 27226 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 27229 cores_0.fsm_data[24]
.sym 27230 $abc$16344$new_n2066_
.sym 27232 dataOut[11]
.sym 27234 cores_0.fsm_data[25]
.sym 27236 $abc$16344$new_n2111_
.sym 27238 $abc$16344$new_n2066_
.sym 27240 cores_0_io_dataOut[55]
.sym 27277 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[6]_new_inv_
.sym 27278 cores_0.fsm_data[30]
.sym 27279 $abc$16344$techmap\cores_0.$procmux$515_Y[29]_new_inv_
.sym 27280 cores_0.fsm_data[33]
.sym 27281 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[1]_new_inv_
.sym 27282 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[7]_new_inv_
.sym 27283 cores_0.fsm_data[29]
.sym 27284 $abc$16344$techmap\cores_0.$procmux$515_Y[30]_new_inv_
.sym 27319 cores_0.dataIncDec
.sym 27320 data[55]
.sym 27321 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 27322 cores_1_io_dataOut[78]
.sym 27324 cores_1_io_dataOut[11]
.sym 27326 cores_0.fsm_data[23]
.sym 27330 cores_0.fsm_data[22]
.sym 27334 cores_0.fsm_data[45]
.sym 27341 cores_0_io_dataOut[78]
.sym 27342 cores_0.fsm_data[78]
.sym 27379 $abc$16344$techmap\cores_0.$procmux$515_Y[33]_new_inv_
.sym 27380 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 27381 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 27382 cores_0_io_dataOut[78]
.sym 27383 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[2]_new_inv_
.sym 27384 cores_0_io_dataOut[55]
.sym 27385 cores_0_io_dataOut[32]
.sym 27386 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[8]_new_inv_
.sym 27421 cores_0.dataIncDec
.sym 27422 cores_0.fsm_data[29]
.sym 27423 dataOut[21]
.sym 27424 cores_0.fsm_data[27]
.sym 27425 cores_0.dataIncDec
.sym 27426 cores_0.fsm_data[31]
.sym 27429 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 27430 cores_0.dataIncDec
.sym 27433 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 27444 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[3]_new_inv_
.sym 27481 $abc$16344$techmap\cores_0.$procmux$515_Y[45]_new_inv_
.sym 27482 cores_0.fsm_data[45]
.sym 27483 $abc$16344$techmap\cores_0.$procmux$515_Y[47]_new_inv_
.sym 27484 $abc$16344$techmap\cores_0.$procmux$515_Y[46]_new_inv_
.sym 27485 cores_0.fsm_data[47]
.sym 27486 cores_0.fsm_data[44]
.sym 27487 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[11]_new_inv_
.sym 27488 $abc$16344$techmap\cores_0.$procmux$515_Y[44]_new_inv_
.sym 27519 cores_0.fsm_data[39]
.sym 27525 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 27527 $abc$16344$new_n2111_
.sym 27528 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[9]_new_inv_
.sym 27529 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 27532 cores_0.fsm_data[32]
.sym 27539 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 27542 data[44]
.sym 27584 cores_0.fsm_data[46]
.sym 27587 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 27588 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[3]_new_inv_
.sym 27628 data[45]
.sym 27630 cores_1.fsm_data[27]
.sym 27631 data[24]
.sym 27633 data[35]
.sym 27634 data[24]
.sym 27641 $abc$16344$new_n2066_
.sym 27644 $abc$16344$new_n2111_
.sym 27645 $abc$16344$new_n2066_
.sym 27648 $abc$16344$new_n2111_
.sym 27685 cores_0.fsm_data[56]
.sym 27686 $abc$16344$techmap\cores_0.$procmux$515_Y[59]_new_inv_
.sym 27687 cores_0.fsm_data[60]
.sym 27688 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[15]_new_inv_
.sym 27689 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[14]_new_inv_
.sym 27690 $abc$16344$techmap\cores_0.$procmux$515_Y[56]_new_inv_
.sym 27691 $abc$16344$techmap\cores_0.$procmux$515_Y[63]_new_inv_
.sym 27692 $abc$16344$techmap\cores_0.$procmux$515_Y[61]_new_inv_
.sym 27733 cores_0.dataIncDec
.sym 27736 data[46]
.sym 27737 cores_0.dataIncDec
.sym 27738 cores_1.fsm_data[35]
.sym 27739 data[63]
.sym 27741 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 27745 cores_0.fsm_data[78]
.sym 27787 $abc$16344$techmap\cores_0.$procmux$515_Y[64]_new_inv_
.sym 27788 cores_0.fsm_data[59]
.sym 27789 cores_0.fsm_data[64]
.sym 27791 cores_0.fsm_data[61]
.sym 27792 cores_0.fsm_data[63]
.sym 27793 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 27794 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 27832 cores_0.dataIncDec
.sym 27833 data[54]
.sym 27834 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 27835 cores_0.dataIncDec
.sym 27839 cores_0_io_dataAddrValid
.sym 27840 cores_0.fsm_data[60]
.sym 27890 cores_0.fsm_data[85]
.sym 27896 cores_0.fsm_data[86]
.sym 27932 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 27935 $abc$16344$new_n2111_
.sym 27936 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 27937 cores_0_io_dataAddrValid
.sym 27938 cores_0.fsm_data[67]
.sym 27940 cores_0.fsm_data[66]
.sym 27942 cores_0.fsm_data[64]
.sym 27943 data[61]
.sym 27950 data[44]
.sym 27991 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[21]_new_inv_
.sym 27992 cores_0_io_dataOut[65]
.sym 27993 $abc$16344$techmap\cores_0.$procmux$515_Y[86]_new_inv_
.sym 27994 $abc$16344$techmap\cores_0.$procmux$515_Y[85]_new_inv_
.sym 27995 cores_0_io_dataOut[87]
.sym 27996 cores_0_io_dataOut[86]
.sym 27997 cores_0_io_dataOut[83]
.sym 27998 $abc$16344$techmap\cores_0.$procmux$515_Y[83]_new_inv_
.sym 28033 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 28038 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 28042 cores_0.fsm_data[85]
.sym 28048 cores_0_io_dataOut[86]
.sym 28050 cores_0.fsm_data[84]
.sym 28052 $abc$16344$new_n2066_
.sym 28053 $abc$16344$new_n2066_
.sym 28056 $abc$16344$new_n2111_
.sym 28093 cores_0.fsm_data[83]
.sym 28094 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[22]_new_inv_
.sym 28095 $abc$16344$techmap\cores_0.$procmux$515_Y[92]_new_inv_
.sym 28096 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[5]_new_inv_
.sym 28097 $abc$16344$techmap\cores_0.$procmux$515_Y[84]_new_inv_
.sym 28098 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[20]_new_inv_
.sym 28099 $abc$16344$techmap\cores_0.$procmux$515_Y[88]_new_inv_
.sym 28100 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[23]_new_inv_
.sym 28136 cores_0.dataIncDec
.sym 28140 cores_0.dataIncDec
.sym 28142 cores_1.fsm_data[56]
.sym 28144 cores_0_io_dataOut[65]
.sym 28145 cores_0.dataIncDec
.sym 28146 data[56]
.sym 28156 data[84]
.sym 28157 cores_0.fsm_data[92]
.sym 28195 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 28197 cores_0.fsm_data[84]
.sym 28198 cores_0.fsm_data[92]
.sym 28199 cores_0.fsm_data[88]
.sym 28200 $abc$16344$techmap\cores_0.$procmux$515_Y[99]_new_inv_
.sym 28201 cores_0.fsm_data[99]
.sym 28242 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 28247 cores_0.dataIncDec
.sym 28248 cores_0.fsm_data[91]
.sym 28250 cores_0.fsm_data[88]
.sym 28254 $PACKER_VCC_NET
.sym 28257 cores_0.fsm_data[108]
.sym 28259 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 28260 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 28297 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[25]_new_inv_
.sym 28298 cores_0_io_dataOut[46]
.sym 28299 cores_0_io_dataOut[88]
.sym 28300 cores_0_io_dataOut[99]
.sym 28301 cores_0_io_dataOut[68]
.sym 28302 cores_0_io_dataOut[108]
.sym 28303 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[6]_new_inv_
.sym 28304 cores_0_io_dataOut[81]
.sym 28340 cores_0.fsm_data[99]
.sym 28342 $abc$16344$new_n2111_
.sym 28345 $abc$16344$new_n2111_
.sym 28346 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 28350 cores_0.fsm_data[84]
.sym 28351 data[61]
.sym 28353 cores_0.fsm_data[92]
.sym 28356 data[81]
.sym 28358 data[44]
.sym 28399 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[26]_new_inv_
.sym 28406 data[106]
.sym 28446 cores_0.fsm_data[81]
.sym 28447 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 28449 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 28451 cores_0.fsm_data[100]
.sym 28454 cores_0.fsm_data[102]
.sym 28455 cores_0_io_dataOut[99]
.sym 28456 $abc$16344$new_n2111_
.sym 28457 cores_0_io_dataOut[68]
.sym 28460 $abc$16344$new_n2066_
.sym 28503 cores_1_io_dataOut[68]
.sym 28505 cores_1_io_dataOut[99]
.sym 28508 cores_1_io_dataOut[92]
.sym 28540 cores_1.fsm_data[102]
.sym 28543 cores_1.fsm_data[102]
.sym 28544 cores_0.fsm_data[105]
.sym 28545 data[92]
.sym 28546 cores_0.fsm_data[106]
.sym 28547 cores_0.fsm_data[112]
.sym 28548 data[106]
.sym 28550 cores_0.fsm_data[107]
.sym 28551 dataMem[0][106]
.sym 28552 $abc$16344$new_n2066_
.sym 28553 cores_0.fsm_data[114]
.sym 28559 data[84]
.sym 28561 cores_0.fsm_data[92]
.sym 28604 dataOut[102]
.sym 28606 dataOut[125]
.sym 28608 dataOut[99]
.sym 28609 dataOut[68]
.sym 28610 dataOut[92]
.sym 28647 cores_0.dataIncDec
.sym 28649 cores_1.fsm_data[92]
.sym 28654 cores_0_io_dataAddrValid
.sym 28655 dataOut[106]
.sym 28668 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 28706 cores_0_io_dataOut[92]
.sym 28707 cores_0_io_dataOut[102]
.sym 28708 cores_0_io_dataOut[125]
.sym 28749 cores_0_io_dataAddrValid
.sym 28750 dataOut[125]
.sym 28754 data[125]
.sym 28756 dataOut[102]
.sym 28757 cores_0.dataIncDec
.sym 28759 data[81]
.sym 28761 data[44]
.sym 28763 data[61]
.sym 28769 cores_1_io_dataOut[102]
.sym 28813 data[81]
.sym 28814 data[44]
.sym 28862 cores_0.fsm_data[102]
.sym 28867 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 28909 dataMem[0][74]
.sym 28910 dataMem[0][44]
.sym 28911 dataMem[0][15]
.sym 28912 dataMem[0][81]
.sym 28913 dataMem[0][127]
.sym 28914 dataMem[0][124]
.sym 28915 dataMem[0][110]
.sym 28916 dataMem[0][99]
.sym 28951 cores_1_io_dataOut[124]
.sym 28958 dataAddr
.sym 28971 data[84]
.sym 29054 dataMem[0][110]
.sym 29060 dataMem[0][74]
.sym 29072 dataOut[127]
.sym 29161 cores_0_io_dataAddrValid
.sym 29261 dataWriteEnable
.sym 29264 cores_0_io_dataWriteEnable
.sym 29697 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 29710 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 29886 dataMem[1][19]
.sym 29888 dataMem[1][14]
.sym 30041 dataMem[0][14]
.sym 30046 dataMem[0][17]
.sym 30056 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30057 dataOut[19]
.sym 30060 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 30062 dataOut[14]
.sym 30072 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 30163 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 30164 $abc$16344$techmap\cores_0.$procmux$515_Y[6]_new_inv_
.sym 30166 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[0]_new_inv_
.sym 30167 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[1]_new_inv_
.sym 30169 dataOut[17]
.sym 30170 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[2]_new_inv_
.sym 30194 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30195 cores_0.dataIncDec
.sym 30196 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 30197 cores_0.dataIncDec
.sym 30227 dataOut[11]
.sym 30231 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30267 dataOut[11]
.sym 30283 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30284 clk_$glb_clk
.sym 30288 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 30289 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[3]
.sym 30290 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[4]
.sym 30291 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 30292 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[6]
.sym 30293 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[7]
.sym 30298 cores_0.fsm_data[1]
.sym 30299 dataOut[17]
.sym 30302 cores_0.fsm_data[4]
.sym 30303 cores_1_io_dataOut[17]
.sym 30306 dataOut[78]
.sym 30311 $PACKER_VCC_NET
.sym 30312 data[33]
.sym 30315 cores_0_io_dataOut[31]
.sym 30317 dataAddr
.sym 30320 $PACKER_VCC_NET
.sym 30332 dataMem[0][11]
.sym 30338 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 30341 dataAddr
.sym 30345 dataMem[1][11]
.sym 30354 dataMem[0][33]
.sym 30355 dataMem[1][33]
.sym 30384 dataMem[1][11]
.sym 30385 dataAddr
.sym 30387 dataMem[0][11]
.sym 30390 dataMem[1][33]
.sym 30392 dataAddr
.sym 30393 dataMem[0][33]
.sym 30406 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 30407 clk_$glb_clk
.sym 30408 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 30409 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[8]
.sym 30410 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[9]
.sym 30411 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[10]
.sym 30412 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[11]
.sym 30413 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[12]
.sym 30414 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[13]
.sym 30415 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[14]
.sym 30416 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 30421 cores_0.fsm_data[10]
.sym 30425 data[10]
.sym 30428 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 30431 data[11]
.sym 30432 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 30433 dataAddr
.sym 30434 cores_0_io_dataAddrValid
.sym 30437 cores_0_io_dataOut[17]
.sym 30443 cores_0.fsm_data[31]
.sym 30450 cores_0.fsm_data[31]
.sym 30452 cores_0.fsm_data[45]
.sym 30454 cores_0.fsm_data[17]
.sym 30457 cores_0.fsm_data[11]
.sym 30459 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[10]
.sym 30465 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[13]
.sym 30467 cores_0.dataIncDec
.sym 30469 cores_0.dataIncDec
.sym 30471 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[13]
.sym 30476 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[10]
.sym 30485 cores_0.fsm_data[31]
.sym 30489 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[10]
.sym 30490 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[10]
.sym 30491 cores_0.dataIncDec
.sym 30501 cores_0.dataIncDec
.sym 30502 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[13]
.sym 30503 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[13]
.sym 30508 cores_0.fsm_data[11]
.sym 30514 cores_0.fsm_data[45]
.sym 30521 cores_0.fsm_data[17]
.sym 30529 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 30530 clk_$glb_clk
.sym 30531 reset_$glb_sr
.sym 30532 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[16]
.sym 30533 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[17]
.sym 30534 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[18]
.sym 30535 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[19]
.sym 30536 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[20]
.sym 30537 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[21]
.sym 30538 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 30539 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 30544 cores_0.fsm_data[18]
.sym 30545 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[10]
.sym 30548 cores_0.fsm_data[45]
.sym 30549 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30551 dataOut[30]
.sym 30552 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 30553 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[13]
.sym 30562 data[33]
.sym 30564 cores_0.fsm_data[28]
.sym 30567 cores_0.fsm_data[33]
.sym 30573 cores_0.fsm_data[23]
.sym 30577 cores_0_io_dataOut[11]
.sym 30578 cores_0.dataIncDec
.sym 30579 cores_1_io_dataOut[11]
.sym 30580 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[21]
.sym 30583 cores_0.fsm_data[20]
.sym 30584 cores_1_io_dataOut[55]
.sym 30585 cores_0.fsm_data[22]
.sym 30586 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[20]
.sym 30587 cores_1_io_dataOut[78]
.sym 30588 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 30590 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[17]
.sym 30594 cores_0_io_dataAddrValid
.sym 30595 cores_0_io_dataOut[78]
.sym 30598 cores_0.fsm_data[21]
.sym 30599 cores_0_io_dataOut[55]
.sym 30601 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[20]
.sym 30602 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[21]
.sym 30606 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 30607 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[17]
.sym 30609 cores_0.dataIncDec
.sym 30612 cores_0_io_dataOut[55]
.sym 30614 cores_0_io_dataAddrValid
.sym 30615 cores_1_io_dataOut[55]
.sym 30624 cores_0.dataIncDec
.sym 30626 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[20]
.sym 30627 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[20]
.sym 30630 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[21]
.sym 30631 cores_0.dataIncDec
.sym 30633 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[21]
.sym 30637 cores_1_io_dataOut[11]
.sym 30638 cores_0_io_dataAddrValid
.sym 30639 cores_0_io_dataOut[11]
.sym 30642 cores_0_io_dataOut[78]
.sym 30643 cores_0_io_dataAddrValid
.sym 30645 cores_1_io_dataOut[78]
.sym 30648 cores_0.fsm_data[20]
.sym 30649 cores_0.fsm_data[23]
.sym 30650 cores_0.fsm_data[22]
.sym 30651 cores_0.fsm_data[21]
.sym 30653 clk_$glb_clk
.sym 30655 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[24]
.sym 30656 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[25]
.sym 30657 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[26]
.sym 30658 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[27]
.sym 30659 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[28]
.sym 30660 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[29]
.sym 30661 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[30]
.sym 30662 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 30667 $abc$16344$techmap\cores_0.$procmux$515_Y[17]_new_inv_
.sym 30668 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 30669 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 30670 cores_1_io_dataOut[55]
.sym 30671 cores_0.fsm_data[20]
.sym 30672 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 30673 cores_0.fsm_data[22]
.sym 30674 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[20]
.sym 30675 $abc$16344$techmap\cores_0.$procmux$515_Y[20]_new_inv_
.sym 30676 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[21]
.sym 30677 cores_0.fsm_data[17]
.sym 30680 cores_0.fsm_data[34]
.sym 30681 cores_0.dataIncDec
.sym 30685 cores_0.fsm_data[15]
.sym 30686 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 30687 cores_0.dataIncDec
.sym 30688 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 30689 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 30696 cores_0.fsm_data[26]
.sym 30697 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[30]
.sym 30698 cores_0.dataIncDec
.sym 30699 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 30701 $abc$16344$new_n2066_
.sym 30702 cores_0.fsm_data[31]
.sym 30703 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[29]
.sym 30704 $abc$16344$techmap\cores_0.$procmux$515_Y[33]_new_inv_
.sym 30705 cores_0.fsm_data[25]
.sym 30706 $abc$16344$techmap\cores_0.$procmux$515_Y[29]_new_inv_
.sym 30707 $abc$16344$new_n2111_
.sym 30708 cores_0.fsm_data[24]
.sym 30709 $abc$16344$new_n2066_
.sym 30710 cores_0.fsm_data[27]
.sym 30711 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[5]_new_inv_
.sym 30712 data[29]
.sym 30717 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[29]
.sym 30718 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[30]
.sym 30719 $abc$16344$techmap\cores_0.$procmux$515_Y[30]_new_inv_
.sym 30720 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[6]_new_inv_
.sym 30721 cores_0.fsm_data[30]
.sym 30722 data[33]
.sym 30724 cores_0.fsm_data[28]
.sym 30725 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[7]_new_inv_
.sym 30726 cores_0.fsm_data[29]
.sym 30727 data[30]
.sym 30729 cores_0.fsm_data[26]
.sym 30730 cores_0.fsm_data[24]
.sym 30731 cores_0.fsm_data[25]
.sym 30732 cores_0.fsm_data[27]
.sym 30735 $abc$16344$techmap\cores_0.$procmux$515_Y[30]_new_inv_
.sym 30736 data[30]
.sym 30737 $abc$16344$new_n2066_
.sym 30738 $abc$16344$new_n2111_
.sym 30742 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[29]
.sym 30743 cores_0.dataIncDec
.sym 30744 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[29]
.sym 30747 $abc$16344$techmap\cores_0.$procmux$515_Y[33]_new_inv_
.sym 30748 $abc$16344$new_n2066_
.sym 30749 data[33]
.sym 30750 $abc$16344$new_n2111_
.sym 30753 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[5]_new_inv_
.sym 30754 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 30755 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[7]_new_inv_
.sym 30756 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[6]_new_inv_
.sym 30759 cores_0.fsm_data[28]
.sym 30760 cores_0.fsm_data[30]
.sym 30761 cores_0.fsm_data[29]
.sym 30762 cores_0.fsm_data[31]
.sym 30765 data[29]
.sym 30766 $abc$16344$techmap\cores_0.$procmux$515_Y[29]_new_inv_
.sym 30767 $abc$16344$new_n2111_
.sym 30768 $abc$16344$new_n2066_
.sym 30771 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[30]
.sym 30772 cores_0.dataIncDec
.sym 30774 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[30]
.sym 30775 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 30776 clk_$glb_clk
.sym 30778 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[32]
.sym 30779 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[33]
.sym 30780 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[34]
.sym 30781 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[35]
.sym 30782 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[36]
.sym 30783 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[37]
.sym 30784 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 30785 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 30788 cores_0.fsm_data[46]
.sym 30794 cores_0.fsm_data[30]
.sym 30795 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 30799 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[29]
.sym 30800 cores_0.fsm_data[26]
.sym 30801 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[30]
.sym 30803 $PACKER_VCC_NET
.sym 30804 $PACKER_VCC_NET
.sym 30805 cores_0.fsm_data[43]
.sym 30813 data[30]
.sym 30821 cores_0.fsm_data[32]
.sym 30822 cores_0.fsm_data[33]
.sym 30825 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[11]_new_inv_
.sym 30826 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 30828 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[34]
.sym 30831 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[1]_new_inv_
.sym 30833 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[9]_new_inv_
.sym 30834 cores_0.fsm_data[78]
.sym 30836 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 30837 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[3]_new_inv_
.sym 30839 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[2]_new_inv_
.sym 30840 cores_0.fsm_data[34]
.sym 30841 cores_0.dataIncDec
.sym 30842 cores_0.fsm_data[55]
.sym 30844 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[33]
.sym 30845 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[34]
.sym 30846 cores_0.fsm_data[35]
.sym 30847 cores_0.dataIncDec
.sym 30849 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 30850 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[8]_new_inv_
.sym 30852 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[33]
.sym 30853 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 30854 cores_0.dataIncDec
.sym 30858 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[1]_new_inv_
.sym 30859 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[2]_new_inv_
.sym 30860 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 30861 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[3]_new_inv_
.sym 30864 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[34]
.sym 30865 cores_0.dataIncDec
.sym 30867 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[34]
.sym 30873 cores_0.fsm_data[78]
.sym 30876 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[8]_new_inv_
.sym 30877 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 30878 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[11]_new_inv_
.sym 30879 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[9]_new_inv_
.sym 30884 cores_0.fsm_data[55]
.sym 30890 cores_0.fsm_data[32]
.sym 30894 cores_0.fsm_data[34]
.sym 30895 cores_0.fsm_data[32]
.sym 30896 cores_0.fsm_data[33]
.sym 30897 cores_0.fsm_data[35]
.sym 30898 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 30899 clk_$glb_clk
.sym 30900 reset_$glb_sr
.sym 30901 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[40]
.sym 30902 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[41]
.sym 30903 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[42]
.sym 30904 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[43]
.sym 30905 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[44]
.sym 30906 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[45]
.sym 30907 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[46]
.sym 30908 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[47]
.sym 30914 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[34]
.sym 30917 cores_0.fsm_data[38]
.sym 30919 cores_0.fsm_data[25]
.sym 30921 cores_0.fsm_data[37]
.sym 30923 cores_0.fsm_data[24]
.sym 30924 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 30926 cores_0_io_dataAddrValid
.sym 30929 dataAddr
.sym 30943 cores_0.fsm_data[46]
.sym 30944 $abc$16344$techmap\cores_0.$procmux$515_Y[47]_new_inv_
.sym 30946 cores_0.fsm_data[47]
.sym 30947 cores_0.fsm_data[44]
.sym 30948 data[45]
.sym 30949 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[45]
.sym 30951 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[46]
.sym 30953 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[47]
.sym 30955 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[44]
.sym 30957 $abc$16344$techmap\cores_0.$procmux$515_Y[44]_new_inv_
.sym 30958 $abc$16344$techmap\cores_0.$procmux$515_Y[45]_new_inv_
.sym 30959 cores_0.dataIncDec
.sym 30960 data[47]
.sym 30961 $abc$16344$new_n2111_
.sym 30962 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[44]
.sym 30964 data[44]
.sym 30967 cores_0.fsm_data[45]
.sym 30970 $abc$16344$new_n2066_
.sym 30971 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[45]
.sym 30972 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[46]
.sym 30973 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[47]
.sym 30975 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[45]
.sym 30976 cores_0.dataIncDec
.sym 30978 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[45]
.sym 30981 $abc$16344$new_n2111_
.sym 30982 $abc$16344$techmap\cores_0.$procmux$515_Y[45]_new_inv_
.sym 30983 $abc$16344$new_n2066_
.sym 30984 data[45]
.sym 30987 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[47]
.sym 30989 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[47]
.sym 30990 cores_0.dataIncDec
.sym 30993 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[46]
.sym 30995 cores_0.dataIncDec
.sym 30996 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[46]
.sym 30999 data[47]
.sym 31000 $abc$16344$new_n2066_
.sym 31001 $abc$16344$techmap\cores_0.$procmux$515_Y[47]_new_inv_
.sym 31002 $abc$16344$new_n2111_
.sym 31005 $abc$16344$new_n2066_
.sym 31006 $abc$16344$techmap\cores_0.$procmux$515_Y[44]_new_inv_
.sym 31007 $abc$16344$new_n2111_
.sym 31008 data[44]
.sym 31011 cores_0.fsm_data[45]
.sym 31012 cores_0.fsm_data[46]
.sym 31013 cores_0.fsm_data[47]
.sym 31014 cores_0.fsm_data[44]
.sym 31018 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[44]
.sym 31019 cores_0.dataIncDec
.sym 31020 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[44]
.sym 31021 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31022 clk_$glb_clk
.sym 31024 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[48]
.sym 31025 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[49]
.sym 31026 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[50]
.sym 31027 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[51]
.sym 31028 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[52]
.sym 31029 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[53]
.sym 31030 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[54]
.sym 31031 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[55]
.sym 31036 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 31038 cores_0.fsm_data[44]
.sym 31039 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[47]
.sym 31040 cores_0.fsm_data[45]
.sym 31042 cores_0.fsm_data[42]
.sym 31043 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[44]
.sym 31044 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 31045 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[45]
.sym 31046 cores_0.fsm_data[47]
.sym 31047 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[46]
.sym 31050 data[60]
.sym 31052 cores_0.fsm_data[65]
.sym 31054 cores_0.fsm_data[58]
.sym 31056 cores_0.fsm_data[62]
.sym 31066 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[54]
.sym 31067 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[13]_new_inv_
.sym 31068 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[15]_new_inv_
.sym 31069 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[14]_new_inv_
.sym 31073 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 31074 cores_0.dataIncDec
.sym 31075 data[46]
.sym 31076 $abc$16344$techmap\cores_0.$procmux$515_Y[46]_new_inv_
.sym 31087 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[54]
.sym 31090 $abc$16344$new_n2066_
.sym 31095 $abc$16344$new_n2111_
.sym 31104 data[46]
.sym 31105 $abc$16344$techmap\cores_0.$procmux$515_Y[46]_new_inv_
.sym 31106 $abc$16344$new_n2111_
.sym 31107 $abc$16344$new_n2066_
.sym 31122 cores_0.dataIncDec
.sym 31123 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[54]
.sym 31124 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[54]
.sym 31128 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[15]_new_inv_
.sym 31129 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[13]_new_inv_
.sym 31130 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 31131 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[14]_new_inv_
.sym 31144 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31145 clk_$glb_clk
.sym 31147 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[56]
.sym 31148 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[57]
.sym 31149 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[58]
.sym 31150 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[59]
.sym 31151 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[60]
.sym 31152 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[61]
.sym 31153 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 31154 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[63]
.sym 31161 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[13]_new_inv_
.sym 31162 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[51]
.sym 31163 cores_0.fsm_data[46]
.sym 31164 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 31165 cores_0_io_dataOut[52]
.sym 31166 cores_0.fsm_data[51]
.sym 31169 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 31170 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[54]
.sym 31171 cores_0.dataIncDec
.sym 31172 cores_0.dataIncDec
.sym 31173 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 31178 data[59]
.sym 31182 cores_0.fsm_data[15]
.sym 31188 $abc$16344$techmap\cores_0.$procmux$515_Y[60]_new_inv_
.sym 31189 cores_0.dataIncDec
.sym 31191 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[63]
.sym 31192 cores_0.fsm_data[61]
.sym 31193 cores_0.fsm_data[63]
.sym 31194 cores_0.dataIncDec
.sym 31195 $abc$16344$new_n2111_
.sym 31197 cores_0.fsm_data[59]
.sym 31198 cores_0.fsm_data[57]
.sym 31199 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[59]
.sym 31200 $abc$16344$new_n2066_
.sym 31201 $abc$16344$techmap\cores_0.$procmux$515_Y[56]_new_inv_
.sym 31202 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 31203 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[61]
.sym 31204 cores_0.fsm_data[56]
.sym 31206 cores_0.fsm_data[60]
.sym 31209 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[61]
.sym 31210 data[60]
.sym 31212 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[56]
.sym 31214 cores_0.fsm_data[58]
.sym 31215 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[59]
.sym 31216 cores_0.fsm_data[62]
.sym 31217 data[56]
.sym 31219 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[63]
.sym 31221 data[56]
.sym 31222 $abc$16344$new_n2066_
.sym 31223 $abc$16344$techmap\cores_0.$procmux$515_Y[56]_new_inv_
.sym 31224 $abc$16344$new_n2111_
.sym 31228 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[59]
.sym 31229 cores_0.dataIncDec
.sym 31230 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[59]
.sym 31233 $abc$16344$techmap\cores_0.$procmux$515_Y[60]_new_inv_
.sym 31234 $abc$16344$new_n2111_
.sym 31235 data[60]
.sym 31236 $abc$16344$new_n2066_
.sym 31239 cores_0.fsm_data[62]
.sym 31240 cores_0.fsm_data[61]
.sym 31241 cores_0.fsm_data[63]
.sym 31242 cores_0.fsm_data[60]
.sym 31245 cores_0.fsm_data[56]
.sym 31246 cores_0.fsm_data[58]
.sym 31247 cores_0.fsm_data[59]
.sym 31248 cores_0.fsm_data[57]
.sym 31251 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[56]
.sym 31252 cores_0.dataIncDec
.sym 31253 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 31257 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[63]
.sym 31258 cores_0.dataIncDec
.sym 31260 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[63]
.sym 31263 cores_0.dataIncDec
.sym 31264 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[61]
.sym 31265 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[61]
.sym 31267 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31268 clk_$glb_clk
.sym 31270 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[64]
.sym 31271 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[65]
.sym 31272 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[66]
.sym 31273 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[67]
.sym 31274 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[68]
.sym 31275 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[69]
.sym 31276 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[70]
.sym 31277 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[71]
.sym 31282 cores_0.fsm_data[56]
.sym 31283 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 31284 cores_0.fsm_data[57]
.sym 31285 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[63]
.sym 31286 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 31287 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[59]
.sym 31288 cores_0.fsm_data[60]
.sym 31289 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 31291 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[61]
.sym 31292 $abc$16344$techmap\cores_0.$procmux$515_Y[60]_new_inv_
.sym 31295 $PACKER_VCC_NET
.sym 31297 cores_0.fsm_data[86]
.sym 31301 cores_0.fsm_data[85]
.sym 31303 data[85]
.sym 31311 $abc$16344$techmap\cores_0.$procmux$515_Y[64]_new_inv_
.sym 31312 $abc$16344$techmap\cores_0.$procmux$515_Y[59]_new_inv_
.sym 31313 cores_0.fsm_data[66]
.sym 31315 data[63]
.sym 31316 $abc$16344$new_n2066_
.sym 31317 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 31318 $abc$16344$new_n2111_
.sym 31319 cores_0.fsm_data[67]
.sym 31320 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[66]
.sym 31322 $abc$16344$new_n2066_
.sym 31324 cores_0.fsm_data[65]
.sym 31325 $abc$16344$techmap\cores_0.$procmux$515_Y[63]_new_inv_
.sym 31326 $abc$16344$techmap\cores_0.$procmux$515_Y[61]_new_inv_
.sym 31327 data[64]
.sym 31329 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[66]
.sym 31332 cores_0.dataIncDec
.sym 31335 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[64]
.sym 31337 cores_0.fsm_data[64]
.sym 31338 data[59]
.sym 31339 data[61]
.sym 31344 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 31345 cores_0.dataIncDec
.sym 31347 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[64]
.sym 31350 $abc$16344$new_n2111_
.sym 31351 data[59]
.sym 31352 $abc$16344$techmap\cores_0.$procmux$515_Y[59]_new_inv_
.sym 31353 $abc$16344$new_n2066_
.sym 31356 $abc$16344$techmap\cores_0.$procmux$515_Y[64]_new_inv_
.sym 31357 $abc$16344$new_n2066_
.sym 31358 data[64]
.sym 31359 $abc$16344$new_n2111_
.sym 31368 $abc$16344$techmap\cores_0.$procmux$515_Y[61]_new_inv_
.sym 31369 $abc$16344$new_n2111_
.sym 31370 $abc$16344$new_n2066_
.sym 31371 data[61]
.sym 31374 $abc$16344$new_n2111_
.sym 31375 $abc$16344$new_n2066_
.sym 31376 $abc$16344$techmap\cores_0.$procmux$515_Y[63]_new_inv_
.sym 31377 data[63]
.sym 31380 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[66]
.sym 31381 cores_0.dataIncDec
.sym 31382 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[66]
.sym 31386 cores_0.fsm_data[67]
.sym 31387 cores_0.fsm_data[65]
.sym 31388 cores_0.fsm_data[64]
.sym 31389 cores_0.fsm_data[66]
.sym 31390 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31391 clk_$glb_clk
.sym 31393 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[72]
.sym 31394 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 31395 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[74]
.sym 31396 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 31397 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 31398 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[77]
.sym 31399 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[78]
.sym 31400 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[79]
.sym 31405 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 31406 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[66]
.sym 31407 cores_0.fsm_data[63]
.sym 31408 $abc$16344$new_n2066_
.sym 31409 cores_0.fsm_data[59]
.sym 31411 cores_0.fsm_data[64]
.sym 31412 cores_0.fsm_data[68]
.sym 31416 cores_0.fsm_data[69]
.sym 31418 cores_0.fsm_data[80]
.sym 31422 cores_0.fsm_data[61]
.sym 31425 cores_0_io_dataAddrValid
.sym 31428 cores_0.fsm_data[82]
.sym 31437 $abc$16344$techmap\cores_0.$procmux$515_Y[85]_new_inv_
.sym 31444 $abc$16344$techmap\cores_0.$procmux$515_Y[86]_new_inv_
.sym 31454 $abc$16344$new_n2066_
.sym 31457 $abc$16344$new_n2111_
.sym 31459 data[86]
.sym 31463 data[85]
.sym 31473 $abc$16344$new_n2111_
.sym 31474 $abc$16344$new_n2066_
.sym 31475 $abc$16344$techmap\cores_0.$procmux$515_Y[85]_new_inv_
.sym 31476 data[85]
.sym 31509 $abc$16344$techmap\cores_0.$procmux$515_Y[86]_new_inv_
.sym 31510 data[86]
.sym 31511 $abc$16344$new_n2111_
.sym 31512 $abc$16344$new_n2066_
.sym 31513 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31514 clk_$glb_clk
.sym 31516 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[80]
.sym 31517 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[81]
.sym 31518 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[82]
.sym 31519 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[83]
.sym 31520 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[84]
.sym 31521 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[85]
.sym 31522 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[86]
.sym 31523 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[87]
.sym 31528 cores_0.fsm_data[76]
.sym 31529 data[63]
.sym 31531 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 31532 cores_0.fsm_data[78]
.sym 31533 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 31536 cores_0.fsm_data[76]
.sym 31537 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 31538 cores_0.fsm_data[73]
.sym 31539 cores_0.fsm_data[75]
.sym 31541 data[99]
.sym 31544 cores_0.fsm_data[84]
.sym 31550 cores_0.fsm_data[65]
.sym 31557 cores_0.fsm_data[65]
.sym 31558 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[86]
.sym 31560 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[83]
.sym 31563 cores_0.dataIncDec
.sym 31564 cores_0.fsm_data[86]
.sym 31565 cores_0.fsm_data[83]
.sym 31566 cores_0.fsm_data[85]
.sym 31567 cores_0.fsm_data[87]
.sym 31572 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[85]
.sym 31577 cores_0.fsm_data[84]
.sym 31578 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[85]
.sym 31584 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[83]
.sym 31587 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[86]
.sym 31590 cores_0.fsm_data[84]
.sym 31591 cores_0.fsm_data[87]
.sym 31592 cores_0.fsm_data[85]
.sym 31593 cores_0.fsm_data[86]
.sym 31597 cores_0.fsm_data[65]
.sym 31602 cores_0.dataIncDec
.sym 31603 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[86]
.sym 31605 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[86]
.sym 31609 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[85]
.sym 31610 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[85]
.sym 31611 cores_0.dataIncDec
.sym 31617 cores_0.fsm_data[87]
.sym 31622 cores_0.fsm_data[86]
.sym 31629 cores_0.fsm_data[83]
.sym 31633 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[83]
.sym 31634 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[83]
.sym 31635 cores_0.dataIncDec
.sym 31636 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 31637 clk_$glb_clk
.sym 31638 reset_$glb_sr
.sym 31639 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[88]
.sym 31640 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[89]
.sym 31641 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[90]
.sym 31642 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[91]
.sym 31643 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[92]
.sym 31644 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[93]
.sym 31645 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 31646 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[95]
.sym 31653 cores_0.fsm_data[87]
.sym 31654 $PACKER_VCC_NET
.sym 31655 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 31656 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[83]
.sym 31657 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 31658 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 31660 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[85]
.sym 31661 data[87]
.sym 31662 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[86]
.sym 31663 cores_0.dataIncDec
.sym 31664 cores_0.fsm_data[99]
.sym 31665 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 31666 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 31668 cores_0.dataIncDec
.sym 31670 cores_0.fsm_data[15]
.sym 31672 cores_0.fsm_data[84]
.sym 31674 data[59]
.sym 31680 cores_0.fsm_data[82]
.sym 31681 cores_0.dataIncDec
.sym 31682 cores_0.fsm_data[95]
.sym 31683 cores_0.fsm_data[92]
.sym 31684 cores_0.fsm_data[91]
.sym 31685 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[92]
.sym 31686 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 31687 $abc$16344$new_n2111_
.sym 31688 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[21]_new_inv_
.sym 31689 cores_0.fsm_data[94]
.sym 31690 cores_0.fsm_data[81]
.sym 31691 $abc$16344$new_n2066_
.sym 31692 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[84]
.sym 31693 cores_0.dataIncDec
.sym 31694 cores_0.fsm_data[80]
.sym 31695 $abc$16344$techmap\cores_0.$procmux$515_Y[83]_new_inv_
.sym 31696 cores_0.fsm_data[83]
.sym 31697 cores_0.fsm_data[90]
.sym 31700 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[92]
.sym 31701 cores_0.fsm_data[88]
.sym 31702 cores_0.fsm_data[89]
.sym 31703 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[23]_new_inv_
.sym 31704 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[88]
.sym 31705 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[22]_new_inv_
.sym 31706 data[83]
.sym 31708 cores_0.fsm_data[93]
.sym 31709 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[20]_new_inv_
.sym 31710 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 31713 $abc$16344$techmap\cores_0.$procmux$515_Y[83]_new_inv_
.sym 31714 $abc$16344$new_n2111_
.sym 31715 $abc$16344$new_n2066_
.sym 31716 data[83]
.sym 31719 cores_0.fsm_data[90]
.sym 31720 cores_0.fsm_data[91]
.sym 31721 cores_0.fsm_data[88]
.sym 31722 cores_0.fsm_data[89]
.sym 31725 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[92]
.sym 31726 cores_0.dataIncDec
.sym 31728 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[92]
.sym 31731 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[21]_new_inv_
.sym 31732 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[20]_new_inv_
.sym 31733 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[23]_new_inv_
.sym 31734 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[22]_new_inv_
.sym 31737 cores_0.dataIncDec
.sym 31738 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[84]
.sym 31740 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 31743 cores_0.fsm_data[81]
.sym 31744 cores_0.fsm_data[82]
.sym 31745 cores_0.fsm_data[80]
.sym 31746 cores_0.fsm_data[83]
.sym 31750 cores_0.dataIncDec
.sym 31751 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 31752 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[88]
.sym 31755 cores_0.fsm_data[92]
.sym 31756 cores_0.fsm_data[94]
.sym 31757 cores_0.fsm_data[93]
.sym 31758 cores_0.fsm_data[95]
.sym 31759 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31760 clk_$glb_clk
.sym 31762 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[96]
.sym 31763 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[97]
.sym 31764 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[98]
.sym 31765 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[99]
.sym 31766 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[100]
.sym 31767 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[101]
.sym 31768 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[102]
.sym 31769 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[103]
.sym 31770 cores_0.fsm_data[82]
.sym 31774 cores_0.fsm_data[83]
.sym 31775 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 31776 cores_0.fsm_data[95]
.sym 31778 cores_0.fsm_data[81]
.sym 31779 cores_0.fsm_data[92]
.sym 31780 data[81]
.sym 31781 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[92]
.sym 31785 cores_0.fsm_data[94]
.sym 31791 cores_0.fsm_data[68]
.sym 31793 $PACKER_VCC_NET
.sym 31796 $PACKER_VCC_NET
.sym 31804 $abc$16344$new_n2111_
.sym 31806 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[5]_new_inv_
.sym 31808 data[84]
.sym 31809 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[6]_new_inv_
.sym 31811 data[99]
.sym 31812 $abc$16344$new_n2066_
.sym 31813 $abc$16344$techmap\cores_0.$procmux$515_Y[92]_new_inv_
.sym 31814 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[99]
.sym 31815 $abc$16344$techmap\cores_0.$procmux$515_Y[84]_new_inv_
.sym 31816 $abc$16344$techmap\cores_0.$procmux$515_Y[99]_new_inv_
.sym 31817 $abc$16344$techmap\cores_0.$procmux$515_Y[88]_new_inv_
.sym 31821 $abc$16344$new_n2111_
.sym 31822 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[99]
.sym 31826 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 31827 data[88]
.sym 31828 cores_0.dataIncDec
.sym 31830 data[92]
.sym 31832 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 31836 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[6]_new_inv_
.sym 31837 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[5]_new_inv_
.sym 31838 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 31839 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 31848 $abc$16344$new_n2111_
.sym 31849 $abc$16344$techmap\cores_0.$procmux$515_Y[84]_new_inv_
.sym 31850 $abc$16344$new_n2066_
.sym 31851 data[84]
.sym 31854 $abc$16344$techmap\cores_0.$procmux$515_Y[92]_new_inv_
.sym 31855 $abc$16344$new_n2066_
.sym 31856 $abc$16344$new_n2111_
.sym 31857 data[92]
.sym 31860 $abc$16344$new_n2111_
.sym 31861 $abc$16344$techmap\cores_0.$procmux$515_Y[88]_new_inv_
.sym 31862 $abc$16344$new_n2066_
.sym 31863 data[88]
.sym 31867 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[99]
.sym 31868 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[99]
.sym 31869 cores_0.dataIncDec
.sym 31872 $abc$16344$new_n2066_
.sym 31873 $abc$16344$new_n2111_
.sym 31874 $abc$16344$techmap\cores_0.$procmux$515_Y[99]_new_inv_
.sym 31875 data[99]
.sym 31882 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 31883 clk_$glb_clk
.sym 31885 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[104]
.sym 31886 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[105]
.sym 31887 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[106]
.sym 31888 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[107]
.sym 31889 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[108]
.sym 31890 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[109]
.sym 31891 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[110]
.sym 31892 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[111]
.sym 31897 cores_0.fsm_data[102]
.sym 31900 $abc$16344$new_n2066_
.sym 31902 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[99]
.sym 31904 cores_0.fsm_data[97]
.sym 31905 $abc$16344$new_n2066_
.sym 31906 $abc$16344$new_n2111_
.sym 31907 data[88]
.sym 31909 cores_0_io_dataAddrValid
.sym 31914 cores_0.fsm_data[88]
.sym 31915 cores_0_io_dataOut[81]
.sym 31926 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[25]_new_inv_
.sym 31930 cores_0.fsm_data[88]
.sym 31931 cores_0.fsm_data[100]
.sym 31932 cores_0.fsm_data[81]
.sym 31934 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[26]_new_inv_
.sym 31935 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 31936 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[27]_new_inv_
.sym 31938 cores_0.fsm_data[108]
.sym 31940 cores_0.fsm_data[99]
.sym 31946 cores_0.fsm_data[101]
.sym 31947 cores_0.fsm_data[46]
.sym 31951 cores_0.fsm_data[68]
.sym 31955 cores_0.fsm_data[102]
.sym 31956 cores_0.fsm_data[103]
.sym 31959 cores_0.fsm_data[102]
.sym 31960 cores_0.fsm_data[100]
.sym 31961 cores_0.fsm_data[101]
.sym 31962 cores_0.fsm_data[103]
.sym 31967 cores_0.fsm_data[46]
.sym 31973 cores_0.fsm_data[88]
.sym 31977 cores_0.fsm_data[99]
.sym 31983 cores_0.fsm_data[68]
.sym 31991 cores_0.fsm_data[108]
.sym 31995 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 31996 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[26]_new_inv_
.sym 31997 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[25]_new_inv_
.sym 31998 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[27]_new_inv_
.sym 32004 cores_0.fsm_data[81]
.sym 32005 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 32006 clk_$glb_clk
.sym 32007 reset_$glb_sr
.sym 32008 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[112]
.sym 32009 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[113]
.sym 32010 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[114]
.sym 32011 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[115]
.sym 32012 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[116]
.sym 32013 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[117]
.sym 32014 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[118]
.sym 32015 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[119]
.sym 32017 cores_0.fsm_data[109]
.sym 32022 cores_0_io_dataOut[108]
.sym 32024 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[27]_new_inv_
.sym 32030 cores_1_io_dataOut[46]
.sym 32032 cores_0.fsm_data[101]
.sym 32036 cores_0.fsm_data[123]
.sym 32037 data[99]
.sym 32041 cores_0.fsm_data[119]
.sym 32042 cores_0.fsm_data[115]
.sym 32043 cores_0.fsm_data[120]
.sym 32049 cores_0.fsm_data[104]
.sym 32051 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32053 cores_0.fsm_data[105]
.sym 32057 cores_0.fsm_data[107]
.sym 32060 dataMem[0][106]
.sym 32063 cores_0.fsm_data[106]
.sym 32077 dataMem[1][106]
.sym 32079 dataAddr
.sym 32082 cores_0.fsm_data[104]
.sym 32083 cores_0.fsm_data[106]
.sym 32084 cores_0.fsm_data[105]
.sym 32085 cores_0.fsm_data[107]
.sym 32124 dataAddr
.sym 32126 dataMem[1][106]
.sym 32127 dataMem[0][106]
.sym 32128 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32129 clk_$glb_clk
.sym 32130 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 32131 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[120]
.sym 32132 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[121]
.sym 32133 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[122]
.sym 32134 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[123]
.sym 32135 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[124]
.sym 32136 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[125]
.sym 32137 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[126]
.sym 32138 $auto$alumacc.cc:474:replace_alu$866.C[127]
.sym 32143 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 32145 $PACKER_VCC_NET
.sym 32149 cores_0.fsm_data[108]
.sym 32151 cores_0.fsm_data[106]
.sym 32152 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32153 cores_0.fsm_data[104]
.sym 32154 data[111]
.sym 32155 cores_0.dataIncDec
.sym 32156 cores_1_io_dataOut[125]
.sym 32157 cores_0.fsm_data[116]
.sym 32158 cores_0.fsm_data[15]
.sym 32161 data[59]
.sym 32162 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 32164 cores_0.fsm_data[84]
.sym 32165 data[119]
.sym 32181 cores_1.fsm_data[68]
.sym 32187 cores_1.fsm_data[92]
.sym 32196 cores_1.fsm_data[99]
.sym 32219 cores_1.fsm_data[68]
.sym 32232 cores_1.fsm_data[99]
.sym 32248 cores_1.fsm_data[92]
.sym 32251 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 32252 clk_$glb_clk
.sym 32253 reset_$glb_sr
.sym 32256 cores_0.fsm_data[124]
.sym 32257 cores_0.fsm_data[125]
.sym 32258 cores_0.fsm_data[119]
.sym 32260 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[29]_new_inv_
.sym 32261 cores_0.fsm_data[116]
.sym 32267 cores_1.fsm_data[68]
.sym 32271 $auto$alumacc.cc:474:replace_alu$866.C[127]
.sym 32278 cores_0.fsm_data[110]
.sym 32282 cores_1.fsm_data[99]
.sym 32297 cores_0_io_dataOut[102]
.sym 32298 cores_0_io_dataOut[125]
.sym 32300 cores_0_io_dataOut[68]
.sym 32302 cores_1_io_dataOut[92]
.sym 32304 cores_0_io_dataOut[92]
.sym 32305 cores_1_io_dataOut[68]
.sym 32306 cores_0_io_dataOut[99]
.sym 32307 cores_1_io_dataOut[99]
.sym 32310 cores_0_io_dataAddrValid
.sym 32316 cores_1_io_dataOut[125]
.sym 32325 cores_1_io_dataOut[102]
.sym 32334 cores_1_io_dataOut[102]
.sym 32335 cores_0_io_dataAddrValid
.sym 32337 cores_0_io_dataOut[102]
.sym 32346 cores_1_io_dataOut[125]
.sym 32348 cores_0_io_dataOut[125]
.sym 32349 cores_0_io_dataAddrValid
.sym 32359 cores_0_io_dataOut[99]
.sym 32360 cores_1_io_dataOut[99]
.sym 32361 cores_0_io_dataAddrValid
.sym 32364 cores_0_io_dataAddrValid
.sym 32365 cores_1_io_dataOut[68]
.sym 32367 cores_0_io_dataOut[68]
.sym 32371 cores_0_io_dataOut[92]
.sym 32372 cores_1_io_dataOut[92]
.sym 32373 cores_0_io_dataAddrValid
.sym 32375 clk_$glb_clk
.sym 32377 cores_0_io_dataOut[110]
.sym 32379 cores_0_io_dataOut[74]
.sym 32380 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 32381 cores_0_io_dataOut[15]
.sym 32382 cores_0_io_dataOut[124]
.sym 32384 cores_0_io_dataOut[44]
.sym 32392 cores_0.fsm_data[125]
.sym 32393 $abc$16344$new_n2066_
.sym 32395 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32397 data[118]
.sym 32398 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 32400 cores_0.fsm_data[124]
.sym 32402 data[81]
.sym 32403 cores_0_io_dataOut[81]
.sym 32405 cores_0_io_dataAddrValid
.sym 32408 dataOut[99]
.sym 32410 dataOut[68]
.sym 32429 cores_0.fsm_data[125]
.sym 32433 cores_0.fsm_data[92]
.sym 32447 cores_0.fsm_data[102]
.sym 32458 cores_0.fsm_data[92]
.sym 32465 cores_0.fsm_data[102]
.sym 32470 cores_0.fsm_data[125]
.sym 32497 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 32498 clk_$glb_clk
.sym 32499 reset_$glb_sr
.sym 32501 dataOut[15]
.sym 32503 dataOut[110]
.sym 32504 dataOut[44]
.sym 32505 dataOut[124]
.sym 32506 dataOut[74]
.sym 32507 dataOut[81]
.sym 32530 data[44]
.sym 32533 data[99]
.sym 32542 dataMem[0][44]
.sym 32543 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32549 dataAddr
.sym 32552 dataMem[0][81]
.sym 32557 dataMem[1][44]
.sym 32558 dataMem[1][81]
.sym 32611 dataMem[1][81]
.sym 32612 dataMem[0][81]
.sym 32613 dataAddr
.sym 32616 dataMem[0][44]
.sym 32617 dataMem[1][44]
.sym 32618 dataAddr
.sym 32620 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32621 clk_$glb_clk
.sym 32622 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 32623 dataMem[1][44]
.sym 32624 dataMem[1][81]
.sym 32625 dataMem[1][124]
.sym 32626 dataMem[1][99]
.sym 32627 dataMem[1][110]
.sym 32628 dataMem[1][127]
.sym 32629 dataMem[1][74]
.sym 32630 dataMem[1][15]
.sym 32635 dataOut[127]
.sym 32636 cores_1_io_dataOut[74]
.sym 32638 cores_1_io_dataOut[44]
.sym 32656 data[119]
.sym 32657 data[59]
.sym 32665 dataOut[15]
.sym 32666 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 32669 dataOut[124]
.sym 32670 dataOut[74]
.sym 32675 dataOut[110]
.sym 32676 dataOut[44]
.sym 32678 dataOut[99]
.sym 32679 dataOut[81]
.sym 32683 dataOut[127]
.sym 32699 dataOut[74]
.sym 32705 dataOut[44]
.sym 32710 dataOut[15]
.sym 32716 dataOut[81]
.sym 32724 dataOut[127]
.sym 32727 dataOut[124]
.sym 32733 dataOut[110]
.sym 32741 dataOut[99]
.sym 32743 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 32744 clk_$glb_clk
.sym 32750 data[99]
.sym 32758 data[61]
.sym 32760 dataMem[0][124]
.sym 32762 data[71]
.sym 32764 dataMem[0][15]
.sym 32768 dataMem[0][127]
.sym 32781 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13200
.sym 32870 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 32874 dataWriteEnable
.sym 32890 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 32997 cores_1_io_dataWriteEnable
.sym 33015 data[84]
.sym 33132 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 33717 dataMem[0][19]
.sym 33773 dataOut[14]
.sym 33775 data[17]
.sym 33794 dataOut[14]
.sym 33800 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 33803 dataOut[19]
.sym 33852 dataOut[19]
.sym 33866 dataOut[14]
.sym 33868 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 33869 clk_$glb_clk
.sym 33871 data[13]
.sym 33873 data[17]
.sym 33875 data[6]
.sym 33876 data[14]
.sym 33878 data[19]
.sym 33903 data[1]
.sym 33918 dataOut[17]
.sym 33938 dataOut[14]
.sym 33939 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 33951 dataOut[14]
.sym 33981 dataOut[17]
.sym 33991 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 33992 clk_$glb_clk
.sym 33994 cores_0.fsm_data[5]
.sym 33995 cores_0.fsm_data[2]
.sym 33996 cores_0.fsm_data[6]
.sym 33997 $abc$16344$techmap\cores_0.$procmux$515_Y[7]_new_inv_
.sym 33998 cores_0.fsm_data[1]
.sym 33999 cores_0.fsm_data[4]
.sym 34000 cores_0.fsm_data[7]
.sym 34001 $abc$16344$techmap\cores_0.$procmux$515_Y[4]_new_inv_
.sym 34008 dataAddr
.sym 34013 $PACKER_VCC_NET
.sym 34014 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 34024 data[14]
.sym 34027 data[0]
.sym 34028 $abc$16344$new_n2066_
.sym 34037 cores_0_io_dataOut[17]
.sym 34039 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[1]_new_inv_
.sym 34041 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[6]
.sym 34042 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[2]_new_inv_
.sym 34047 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 34049 cores_1_io_dataOut[17]
.sym 34051 cores_0.fsm_data[5]
.sym 34052 cores_0.fsm_data[9]
.sym 34053 cores_0.fsm_data[3]
.sym 34054 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[0]_new_inv_
.sym 34055 cores_0.fsm_data[10]
.sym 34056 cores_0.fsm_data[4]
.sym 34057 cores_0.fsm_data[7]
.sym 34058 cores_0_io_dataAddrValid
.sym 34059 cores_0.fsm_data[8]
.sym 34060 cores_0.fsm_data[2]
.sym 34061 cores_0.fsm_data[6]
.sym 34062 cores_0.dataIncDec
.sym 34063 cores_0.fsm_data[1]
.sym 34064 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[3]_new_inv_
.sym 34065 cores_0.fsm_data[0]
.sym 34066 cores_0.fsm_data[11]
.sym 34068 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[3]_new_inv_
.sym 34069 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[2]_new_inv_
.sym 34070 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[1]_new_inv_
.sym 34071 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[0]_new_inv_
.sym 34075 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[6]
.sym 34076 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 34077 cores_0.dataIncDec
.sym 34086 cores_0.fsm_data[1]
.sym 34087 cores_0.fsm_data[2]
.sym 34088 cores_0.fsm_data[0]
.sym 34089 cores_0.fsm_data[3]
.sym 34092 cores_0.fsm_data[7]
.sym 34093 cores_0.fsm_data[4]
.sym 34094 cores_0.fsm_data[5]
.sym 34095 cores_0.fsm_data[6]
.sym 34104 cores_0_io_dataOut[17]
.sym 34105 cores_1_io_dataOut[17]
.sym 34107 cores_0_io_dataAddrValid
.sym 34110 cores_0.fsm_data[8]
.sym 34111 cores_0.fsm_data[10]
.sym 34112 cores_0.fsm_data[9]
.sym 34113 cores_0.fsm_data[11]
.sym 34115 clk_$glb_clk
.sym 34117 cores_0.fsm_data[8]
.sym 34118 cores_0.fsm_data[9]
.sym 34119 cores_0.fsm_data[3]
.sym 34120 $abc$16344$techmap\cores_0.$procmux$515_Y[3]_new_inv_
.sym 34121 cores_0.fsm_data[10]
.sym 34122 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[3]_new_inv_
.sym 34123 cores_0.fsm_data[0]
.sym 34124 cores_0.fsm_data[11]
.sym 34129 $abc$16344$techmap\cores_0.$procmux$515_Y[2]_new_inv_
.sym 34131 cores_0_io_dataOut[17]
.sym 34133 data[4]
.sym 34136 data[7]
.sym 34138 data[5]
.sym 34142 data[13]
.sym 34149 cores_0.dataIncDec
.sym 34160 cores_0.fsm_data[6]
.sym 34163 cores_0.fsm_data[4]
.sym 34164 cores_0.fsm_data[7]
.sym 34166 cores_0.fsm_data[5]
.sym 34167 cores_0.fsm_data[2]
.sym 34170 cores_0.fsm_data[1]
.sym 34174 $PACKER_VCC_NET
.sym 34182 $PACKER_VCC_NET
.sym 34184 cores_0.fsm_data[3]
.sym 34188 cores_0.fsm_data[0]
.sym 34190 $nextpnr_ICESTORM_LC_5$O
.sym 34192 cores_0.fsm_data[0]
.sym 34196 $auto$alumacc.cc:474:replace_alu$866.C[2]
.sym 34198 $PACKER_VCC_NET
.sym 34199 cores_0.fsm_data[1]
.sym 34202 $auto$alumacc.cc:474:replace_alu$866.C[3]
.sym 34204 $PACKER_VCC_NET
.sym 34205 cores_0.fsm_data[2]
.sym 34206 $auto$alumacc.cc:474:replace_alu$866.C[2]
.sym 34208 $auto$alumacc.cc:474:replace_alu$866.C[4]
.sym 34210 $PACKER_VCC_NET
.sym 34211 cores_0.fsm_data[3]
.sym 34212 $auto$alumacc.cc:474:replace_alu$866.C[3]
.sym 34214 $auto$alumacc.cc:474:replace_alu$866.C[5]
.sym 34216 cores_0.fsm_data[4]
.sym 34217 $PACKER_VCC_NET
.sym 34218 $auto$alumacc.cc:474:replace_alu$866.C[4]
.sym 34220 $auto$alumacc.cc:474:replace_alu$866.C[6]
.sym 34222 $PACKER_VCC_NET
.sym 34223 cores_0.fsm_data[5]
.sym 34224 $auto$alumacc.cc:474:replace_alu$866.C[5]
.sym 34226 $auto$alumacc.cc:474:replace_alu$866.C[7]
.sym 34228 $PACKER_VCC_NET
.sym 34229 cores_0.fsm_data[6]
.sym 34230 $auto$alumacc.cc:474:replace_alu$866.C[6]
.sym 34232 $auto$alumacc.cc:474:replace_alu$866.C[8]
.sym 34234 cores_0.fsm_data[7]
.sym 34235 $PACKER_VCC_NET
.sym 34236 $auto$alumacc.cc:474:replace_alu$866.C[7]
.sym 34240 $abc$16344$techmap\cores_0.$procmux$515_Y[18]_new_inv_
.sym 34241 cores_0.fsm_data[15]
.sym 34242 $abc$16344$techmap\cores_0.$procmux$515_Y[14]_new_inv_
.sym 34243 cores_0.fsm_data[12]
.sym 34244 cores_0.fsm_data[18]
.sym 34245 cores_0.fsm_data[14]
.sym 34246 $abc$16344$techmap\cores_0.$procmux$515_Y[8]_new_inv_
.sym 34247 cores_0.fsm_data[13]
.sym 34253 cores_0.fsm_data[0]
.sym 34255 dataOut[30]
.sym 34256 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 34258 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 34263 data[9]
.sym 34265 $PACKER_VCC_NET
.sym 34268 data[17]
.sym 34271 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 34276 $auto$alumacc.cc:474:replace_alu$866.C[8]
.sym 34286 $PACKER_VCC_NET
.sym 34287 $PACKER_VCC_NET
.sym 34289 cores_0.fsm_data[8]
.sym 34290 cores_0.fsm_data[9]
.sym 34293 cores_0.fsm_data[10]
.sym 34294 $PACKER_VCC_NET
.sym 34295 $PACKER_VCC_NET
.sym 34296 cores_0.fsm_data[11]
.sym 34298 cores_0.fsm_data[15]
.sym 34308 cores_0.fsm_data[12]
.sym 34310 cores_0.fsm_data[14]
.sym 34312 cores_0.fsm_data[13]
.sym 34313 $auto$alumacc.cc:474:replace_alu$866.C[9]
.sym 34315 cores_0.fsm_data[8]
.sym 34316 $PACKER_VCC_NET
.sym 34317 $auto$alumacc.cc:474:replace_alu$866.C[8]
.sym 34319 $auto$alumacc.cc:474:replace_alu$866.C[10]
.sym 34321 cores_0.fsm_data[9]
.sym 34322 $PACKER_VCC_NET
.sym 34323 $auto$alumacc.cc:474:replace_alu$866.C[9]
.sym 34325 $auto$alumacc.cc:474:replace_alu$866.C[11]
.sym 34327 cores_0.fsm_data[10]
.sym 34328 $PACKER_VCC_NET
.sym 34329 $auto$alumacc.cc:474:replace_alu$866.C[10]
.sym 34331 $auto$alumacc.cc:474:replace_alu$866.C[12]
.sym 34333 cores_0.fsm_data[11]
.sym 34334 $PACKER_VCC_NET
.sym 34335 $auto$alumacc.cc:474:replace_alu$866.C[11]
.sym 34337 $auto$alumacc.cc:474:replace_alu$866.C[13]
.sym 34339 $PACKER_VCC_NET
.sym 34340 cores_0.fsm_data[12]
.sym 34341 $auto$alumacc.cc:474:replace_alu$866.C[12]
.sym 34343 $auto$alumacc.cc:474:replace_alu$866.C[14]
.sym 34345 cores_0.fsm_data[13]
.sym 34346 $PACKER_VCC_NET
.sym 34347 $auto$alumacc.cc:474:replace_alu$866.C[13]
.sym 34349 $auto$alumacc.cc:474:replace_alu$866.C[15]
.sym 34351 $PACKER_VCC_NET
.sym 34352 cores_0.fsm_data[14]
.sym 34353 $auto$alumacc.cc:474:replace_alu$866.C[14]
.sym 34355 $auto$alumacc.cc:474:replace_alu$866.C[16]
.sym 34357 $PACKER_VCC_NET
.sym 34358 cores_0.fsm_data[15]
.sym 34359 $auto$alumacc.cc:474:replace_alu$866.C[15]
.sym 34363 cores_0.fsm_data[17]
.sym 34364 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 34365 cores_0.fsm_data[16]
.sym 34366 cores_0.fsm_data[19]
.sym 34367 cores_0.fsm_data[23]
.sym 34368 cores_0.fsm_data[20]
.sym 34369 cores_0.fsm_data[22]
.sym 34370 $abc$16344$techmap\cores_0.$procmux$515_Y[19]_new_inv_
.sym 34376 $abc$16344$techmap\cores_0.$procmux$515_Y[12]_new_inv_
.sym 34378 cores_0.fsm_data[12]
.sym 34379 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[9]
.sym 34380 cores_0.fsm_data[13]
.sym 34383 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[11]
.sym 34384 cores_0.fsm_data[15]
.sym 34385 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[12]
.sym 34386 cores_0.dataIncDec
.sym 34387 data[15]
.sym 34391 $abc$16344$new_n2111_
.sym 34397 data[22]
.sym 34399 $auto$alumacc.cc:474:replace_alu$866.C[16]
.sym 34404 $PACKER_VCC_NET
.sym 34412 $PACKER_VCC_NET
.sym 34416 cores_0.fsm_data[18]
.sym 34422 cores_0.fsm_data[16]
.sym 34423 cores_0.fsm_data[19]
.sym 34424 cores_0.fsm_data[23]
.sym 34425 cores_0.fsm_data[21]
.sym 34428 cores_0.fsm_data[17]
.sym 34433 cores_0.fsm_data[20]
.sym 34434 cores_0.fsm_data[22]
.sym 34436 $auto$alumacc.cc:474:replace_alu$866.C[17]
.sym 34438 $PACKER_VCC_NET
.sym 34439 cores_0.fsm_data[16]
.sym 34440 $auto$alumacc.cc:474:replace_alu$866.C[16]
.sym 34442 $auto$alumacc.cc:474:replace_alu$866.C[18]
.sym 34444 $PACKER_VCC_NET
.sym 34445 cores_0.fsm_data[17]
.sym 34446 $auto$alumacc.cc:474:replace_alu$866.C[17]
.sym 34448 $auto$alumacc.cc:474:replace_alu$866.C[19]
.sym 34450 cores_0.fsm_data[18]
.sym 34451 $PACKER_VCC_NET
.sym 34452 $auto$alumacc.cc:474:replace_alu$866.C[18]
.sym 34454 $auto$alumacc.cc:474:replace_alu$866.C[20]
.sym 34456 $PACKER_VCC_NET
.sym 34457 cores_0.fsm_data[19]
.sym 34458 $auto$alumacc.cc:474:replace_alu$866.C[19]
.sym 34460 $auto$alumacc.cc:474:replace_alu$866.C[21]
.sym 34462 $PACKER_VCC_NET
.sym 34463 cores_0.fsm_data[20]
.sym 34464 $auto$alumacc.cc:474:replace_alu$866.C[20]
.sym 34466 $auto$alumacc.cc:474:replace_alu$866.C[22]
.sym 34468 $PACKER_VCC_NET
.sym 34469 cores_0.fsm_data[21]
.sym 34470 $auto$alumacc.cc:474:replace_alu$866.C[21]
.sym 34472 $auto$alumacc.cc:474:replace_alu$866.C[23]
.sym 34474 cores_0.fsm_data[22]
.sym 34475 $PACKER_VCC_NET
.sym 34476 $auto$alumacc.cc:474:replace_alu$866.C[22]
.sym 34478 $auto$alumacc.cc:474:replace_alu$866.C[24]
.sym 34480 cores_0.fsm_data[23]
.sym 34481 $PACKER_VCC_NET
.sym 34482 $auto$alumacc.cc:474:replace_alu$866.C[23]
.sym 34486 cores_0.fsm_data[26]
.sym 34487 $abc$16344$techmap\cores_0.$procmux$515_Y[28]_new_inv_
.sym 34488 $abc$16344$techmap\cores_0.$procmux$515_Y[27]_new_inv_
.sym 34489 cores_0.fsm_data[31]
.sym 34490 $abc$16344$techmap\cores_0.$procmux$515_Y[26]_new_inv_
.sym 34491 cores_0.fsm_data[21]
.sym 34492 $abc$16344$techmap\cores_0.$procmux$515_Y[25]_new_inv_
.sym 34493 cores_0.fsm_data[27]
.sym 34498 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[16]
.sym 34499 dataAddr
.sym 34500 cores_0_io_dataOut[31]
.sym 34501 $abc$16344$techmap\cores_0.$procmux$515_Y[16]_new_inv_
.sym 34503 data[33]
.sym 34505 data[55]
.sym 34506 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 34507 $abc$16344$techmap\cores_0.$procmux$515_Y[23]_new_inv_
.sym 34508 $PACKER_VCC_NET
.sym 34509 cores_0.fsm_data[16]
.sym 34512 $abc$16344$new_n2066_
.sym 34518 data[16]
.sym 34520 $abc$16344$new_n2066_
.sym 34522 $auto$alumacc.cc:474:replace_alu$866.C[24]
.sym 34528 cores_0.fsm_data[30]
.sym 34533 cores_0.fsm_data[29]
.sym 34543 cores_0.fsm_data[26]
.sym 34545 cores_0.fsm_data[28]
.sym 34548 $PACKER_VCC_NET
.sym 34549 cores_0.fsm_data[25]
.sym 34551 cores_0.fsm_data[24]
.sym 34554 cores_0.fsm_data[31]
.sym 34556 $PACKER_VCC_NET
.sym 34557 $PACKER_VCC_NET
.sym 34558 cores_0.fsm_data[27]
.sym 34559 $auto$alumacc.cc:474:replace_alu$866.C[25]
.sym 34561 cores_0.fsm_data[24]
.sym 34562 $PACKER_VCC_NET
.sym 34563 $auto$alumacc.cc:474:replace_alu$866.C[24]
.sym 34565 $auto$alumacc.cc:474:replace_alu$866.C[26]
.sym 34567 cores_0.fsm_data[25]
.sym 34568 $PACKER_VCC_NET
.sym 34569 $auto$alumacc.cc:474:replace_alu$866.C[25]
.sym 34571 $auto$alumacc.cc:474:replace_alu$866.C[27]
.sym 34573 $PACKER_VCC_NET
.sym 34574 cores_0.fsm_data[26]
.sym 34575 $auto$alumacc.cc:474:replace_alu$866.C[26]
.sym 34577 $auto$alumacc.cc:474:replace_alu$866.C[28]
.sym 34579 cores_0.fsm_data[27]
.sym 34580 $PACKER_VCC_NET
.sym 34581 $auto$alumacc.cc:474:replace_alu$866.C[27]
.sym 34583 $auto$alumacc.cc:474:replace_alu$866.C[29]
.sym 34585 $PACKER_VCC_NET
.sym 34586 cores_0.fsm_data[28]
.sym 34587 $auto$alumacc.cc:474:replace_alu$866.C[28]
.sym 34589 $auto$alumacc.cc:474:replace_alu$866.C[30]
.sym 34591 cores_0.fsm_data[29]
.sym 34592 $PACKER_VCC_NET
.sym 34593 $auto$alumacc.cc:474:replace_alu$866.C[29]
.sym 34595 $auto$alumacc.cc:474:replace_alu$866.C[31]
.sym 34597 cores_0.fsm_data[30]
.sym 34598 $PACKER_VCC_NET
.sym 34599 $auto$alumacc.cc:474:replace_alu$866.C[30]
.sym 34601 $auto$alumacc.cc:474:replace_alu$866.C[32]
.sym 34603 cores_0.fsm_data[31]
.sym 34604 $PACKER_VCC_NET
.sym 34605 $auto$alumacc.cc:474:replace_alu$866.C[31]
.sym 34609 cores_0.fsm_data[24]
.sym 34610 $abc$16344$techmap\cores_0.$procmux$515_Y[32]_new_inv_
.sym 34611 cores_0.fsm_data[28]
.sym 34612 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[9]_new_inv_
.sym 34613 $abc$16344$techmap\cores_0.$procmux$515_Y[35]_new_inv_
.sym 34614 cores_0.fsm_data[32]
.sym 34615 cores_0.fsm_data[25]
.sym 34616 cores_0.fsm_data[35]
.sym 34621 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[24]
.sym 34623 data[21]
.sym 34624 cores_0.fsm_data[31]
.sym 34628 cores_0_io_dataAddrValid
.sym 34631 data[31]
.sym 34635 data[25]
.sym 34637 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 34638 cores_0.fsm_data[25]
.sym 34639 cores_0.fsm_data[21]
.sym 34640 cores_0.dataIncDec
.sym 34645 $auto$alumacc.cc:474:replace_alu$866.C[32]
.sym 34654 cores_0.fsm_data[39]
.sym 34661 cores_0.fsm_data[37]
.sym 34665 cores_0.fsm_data[38]
.sym 34666 $PACKER_VCC_NET
.sym 34667 cores_0.fsm_data[34]
.sym 34669 cores_0.fsm_data[33]
.sym 34671 cores_0.fsm_data[36]
.sym 34673 cores_0.fsm_data[35]
.sym 34674 $PACKER_VCC_NET
.sym 34677 $PACKER_VCC_NET
.sym 34679 cores_0.fsm_data[32]
.sym 34682 $auto$alumacc.cc:474:replace_alu$866.C[33]
.sym 34684 $PACKER_VCC_NET
.sym 34685 cores_0.fsm_data[32]
.sym 34686 $auto$alumacc.cc:474:replace_alu$866.C[32]
.sym 34688 $auto$alumacc.cc:474:replace_alu$866.C[34]
.sym 34690 $PACKER_VCC_NET
.sym 34691 cores_0.fsm_data[33]
.sym 34692 $auto$alumacc.cc:474:replace_alu$866.C[33]
.sym 34694 $auto$alumacc.cc:474:replace_alu$866.C[35]
.sym 34696 cores_0.fsm_data[34]
.sym 34697 $PACKER_VCC_NET
.sym 34698 $auto$alumacc.cc:474:replace_alu$866.C[34]
.sym 34700 $auto$alumacc.cc:474:replace_alu$866.C[36]
.sym 34702 $PACKER_VCC_NET
.sym 34703 cores_0.fsm_data[35]
.sym 34704 $auto$alumacc.cc:474:replace_alu$866.C[35]
.sym 34706 $auto$alumacc.cc:474:replace_alu$866.C[37]
.sym 34708 cores_0.fsm_data[36]
.sym 34709 $PACKER_VCC_NET
.sym 34710 $auto$alumacc.cc:474:replace_alu$866.C[36]
.sym 34712 $auto$alumacc.cc:474:replace_alu$866.C[38]
.sym 34714 cores_0.fsm_data[37]
.sym 34715 $PACKER_VCC_NET
.sym 34716 $auto$alumacc.cc:474:replace_alu$866.C[37]
.sym 34718 $auto$alumacc.cc:474:replace_alu$866.C[39]
.sym 34720 $PACKER_VCC_NET
.sym 34721 cores_0.fsm_data[38]
.sym 34722 $auto$alumacc.cc:474:replace_alu$866.C[38]
.sym 34724 $auto$alumacc.cc:474:replace_alu$866.C[40]
.sym 34726 cores_0.fsm_data[39]
.sym 34727 $PACKER_VCC_NET
.sym 34728 $auto$alumacc.cc:474:replace_alu$866.C[39]
.sym 34732 $abc$16344$techmap\cores_0.$procmux$515_Y[41]_new_inv_
.sym 34733 cores_0.fsm_data[34]
.sym 34734 cores_0.fsm_data[55]
.sym 34735 cores_0.fsm_data[41]
.sym 34736 $abc$16344$techmap\cores_0.$procmux$515_Y[40]_new_inv_
.sym 34737 cores_0.fsm_data[36]
.sym 34738 cores_0.fsm_data[42]
.sym 34739 cores_0.fsm_data[40]
.sym 34746 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[37]
.sym 34749 cores_0.fsm_data[35]
.sym 34750 cores_0.fsm_data[33]
.sym 34751 cores_0.fsm_data[24]
.sym 34754 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[36]
.sym 34755 cores_0.fsm_data[28]
.sym 34756 data[40]
.sym 34761 $PACKER_VCC_NET
.sym 34763 cores_0.fsm_data[40]
.sym 34768 $auto$alumacc.cc:474:replace_alu$866.C[40]
.sym 34778 $PACKER_VCC_NET
.sym 34779 $PACKER_VCC_NET
.sym 34780 cores_0.fsm_data[43]
.sym 34782 cores_0.fsm_data[45]
.sym 34785 cores_0.fsm_data[47]
.sym 34786 cores_0.fsm_data[44]
.sym 34795 cores_0.fsm_data[42]
.sym 34796 cores_0.fsm_data[40]
.sym 34798 cores_0.fsm_data[46]
.sym 34800 cores_0.fsm_data[41]
.sym 34805 $auto$alumacc.cc:474:replace_alu$866.C[41]
.sym 34807 cores_0.fsm_data[40]
.sym 34808 $PACKER_VCC_NET
.sym 34809 $auto$alumacc.cc:474:replace_alu$866.C[40]
.sym 34811 $auto$alumacc.cc:474:replace_alu$866.C[42]
.sym 34813 cores_0.fsm_data[41]
.sym 34814 $PACKER_VCC_NET
.sym 34815 $auto$alumacc.cc:474:replace_alu$866.C[41]
.sym 34817 $auto$alumacc.cc:474:replace_alu$866.C[43]
.sym 34819 $PACKER_VCC_NET
.sym 34820 cores_0.fsm_data[42]
.sym 34821 $auto$alumacc.cc:474:replace_alu$866.C[42]
.sym 34823 $auto$alumacc.cc:474:replace_alu$866.C[44]
.sym 34825 $PACKER_VCC_NET
.sym 34826 cores_0.fsm_data[43]
.sym 34827 $auto$alumacc.cc:474:replace_alu$866.C[43]
.sym 34829 $auto$alumacc.cc:474:replace_alu$866.C[45]
.sym 34831 $PACKER_VCC_NET
.sym 34832 cores_0.fsm_data[44]
.sym 34833 $auto$alumacc.cc:474:replace_alu$866.C[44]
.sym 34835 $auto$alumacc.cc:474:replace_alu$866.C[46]
.sym 34837 cores_0.fsm_data[45]
.sym 34838 $PACKER_VCC_NET
.sym 34839 $auto$alumacc.cc:474:replace_alu$866.C[45]
.sym 34841 $auto$alumacc.cc:474:replace_alu$866.C[47]
.sym 34843 $PACKER_VCC_NET
.sym 34844 cores_0.fsm_data[46]
.sym 34845 $auto$alumacc.cc:474:replace_alu$866.C[46]
.sym 34847 $auto$alumacc.cc:474:replace_alu$866.C[48]
.sym 34849 $PACKER_VCC_NET
.sym 34850 cores_0.fsm_data[47]
.sym 34851 $auto$alumacc.cc:474:replace_alu$866.C[47]
.sym 34855 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 34856 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[13]_new_inv_
.sym 34857 $abc$16344$techmap\cores_0.$procmux$515_Y[51]_new_inv_
.sym 34858 $abc$16344$techmap\cores_0.$procmux$515_Y[52]_new_inv_
.sym 34859 $abc$16344$techmap\cores_0.$procmux$515_Y[53]_new_inv_
.sym 34860 $abc$16344$techmap\cores_0.$procmux$515_Y[49]_new_inv_
.sym 34861 cores_0_io_dataOut[52]
.sym 34862 $abc$16344$techmap\cores_0.$procmux$515_Y[55]_new_inv_
.sym 34864 data[36]
.sym 34867 cores_0.dataIncDec
.sym 34868 cores_0.dataIncDec
.sym 34870 data[27]
.sym 34871 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 34872 $abc$16344$techmap\cores_0.$procmux$515_Y[42]_new_inv_
.sym 34873 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[42]
.sym 34874 cores_1.fsm_data[29]
.sym 34875 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[43]
.sym 34876 cores_0.fsm_data[34]
.sym 34877 data[42]
.sym 34878 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 34879 cores_0.fsm_data[55]
.sym 34882 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 34887 $abc$16344$new_n2111_
.sym 34890 data[15]
.sym 34891 $auto$alumacc.cc:474:replace_alu$866.C[48]
.sym 34896 cores_0.fsm_data[51]
.sym 34899 cores_0.fsm_data[49]
.sym 34904 $PACKER_VCC_NET
.sym 34906 cores_0.fsm_data[55]
.sym 34907 $PACKER_VCC_NET
.sym 34909 cores_0.fsm_data[50]
.sym 34911 cores_0.fsm_data[48]
.sym 34914 cores_0.fsm_data[52]
.sym 34915 cores_0.fsm_data[54]
.sym 34916 cores_0.fsm_data[53]
.sym 34928 $auto$alumacc.cc:474:replace_alu$866.C[49]
.sym 34930 $PACKER_VCC_NET
.sym 34931 cores_0.fsm_data[48]
.sym 34932 $auto$alumacc.cc:474:replace_alu$866.C[48]
.sym 34934 $auto$alumacc.cc:474:replace_alu$866.C[50]
.sym 34936 $PACKER_VCC_NET
.sym 34937 cores_0.fsm_data[49]
.sym 34938 $auto$alumacc.cc:474:replace_alu$866.C[49]
.sym 34940 $auto$alumacc.cc:474:replace_alu$866.C[51]
.sym 34942 $PACKER_VCC_NET
.sym 34943 cores_0.fsm_data[50]
.sym 34944 $auto$alumacc.cc:474:replace_alu$866.C[50]
.sym 34946 $auto$alumacc.cc:474:replace_alu$866.C[52]
.sym 34948 cores_0.fsm_data[51]
.sym 34949 $PACKER_VCC_NET
.sym 34950 $auto$alumacc.cc:474:replace_alu$866.C[51]
.sym 34952 $auto$alumacc.cc:474:replace_alu$866.C[53]
.sym 34954 $PACKER_VCC_NET
.sym 34955 cores_0.fsm_data[52]
.sym 34956 $auto$alumacc.cc:474:replace_alu$866.C[52]
.sym 34958 $auto$alumacc.cc:474:replace_alu$866.C[54]
.sym 34960 cores_0.fsm_data[53]
.sym 34961 $PACKER_VCC_NET
.sym 34962 $auto$alumacc.cc:474:replace_alu$866.C[53]
.sym 34964 $auto$alumacc.cc:474:replace_alu$866.C[55]
.sym 34966 cores_0.fsm_data[54]
.sym 34967 $PACKER_VCC_NET
.sym 34968 $auto$alumacc.cc:474:replace_alu$866.C[54]
.sym 34970 $auto$alumacc.cc:474:replace_alu$866.C[56]
.sym 34972 $PACKER_VCC_NET
.sym 34973 cores_0.fsm_data[55]
.sym 34974 $auto$alumacc.cc:474:replace_alu$866.C[55]
.sym 34978 $abc$16344$techmap\cores_0.$procmux$515_Y[60]_new_inv_
.sym 34979 cores_0.fsm_data[57]
.sym 34980 cores_0.fsm_data[52]
.sym 34981 cores_0.fsm_data[54]
.sym 34982 cores_0.fsm_data[53]
.sym 34983 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 34984 cores_0.fsm_data[67]
.sym 34985 $abc$16344$techmap\cores_0.$procmux$515_Y[57]_new_inv_
.sym 34990 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[48]
.sym 34991 dataAddr
.sym 34993 cores_0.fsm_data[49]
.sym 34994 data[85]
.sym 34995 dataOut[47]
.sym 34996 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[50]
.sym 34997 cores_0.fsm_data[50]
.sym 34999 cores_0.fsm_data[48]
.sym 35000 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[52]
.sym 35001 cores_0.fsm_data[43]
.sym 35004 $abc$16344$new_n2066_
.sym 35008 cores_0.fsm_data[44]
.sym 35014 $auto$alumacc.cc:474:replace_alu$866.C[56]
.sym 35021 cores_0.fsm_data[58]
.sym 35027 cores_0.fsm_data[56]
.sym 35029 cores_0.fsm_data[60]
.sym 35031 cores_0.fsm_data[62]
.sym 35036 cores_0.fsm_data[59]
.sym 35040 $PACKER_VCC_NET
.sym 35044 cores_0.fsm_data[57]
.sym 35047 cores_0.fsm_data[61]
.sym 35048 cores_0.fsm_data[63]
.sym 35050 $PACKER_VCC_NET
.sym 35051 $auto$alumacc.cc:474:replace_alu$866.C[57]
.sym 35053 cores_0.fsm_data[56]
.sym 35054 $PACKER_VCC_NET
.sym 35055 $auto$alumacc.cc:474:replace_alu$866.C[56]
.sym 35057 $auto$alumacc.cc:474:replace_alu$866.C[58]
.sym 35059 cores_0.fsm_data[57]
.sym 35060 $PACKER_VCC_NET
.sym 35061 $auto$alumacc.cc:474:replace_alu$866.C[57]
.sym 35063 $auto$alumacc.cc:474:replace_alu$866.C[59]
.sym 35065 $PACKER_VCC_NET
.sym 35066 cores_0.fsm_data[58]
.sym 35067 $auto$alumacc.cc:474:replace_alu$866.C[58]
.sym 35069 $auto$alumacc.cc:474:replace_alu$866.C[60]
.sym 35071 $PACKER_VCC_NET
.sym 35072 cores_0.fsm_data[59]
.sym 35073 $auto$alumacc.cc:474:replace_alu$866.C[59]
.sym 35075 $auto$alumacc.cc:474:replace_alu$866.C[61]
.sym 35077 cores_0.fsm_data[60]
.sym 35078 $PACKER_VCC_NET
.sym 35079 $auto$alumacc.cc:474:replace_alu$866.C[60]
.sym 35081 $auto$alumacc.cc:474:replace_alu$866.C[62]
.sym 35083 $PACKER_VCC_NET
.sym 35084 cores_0.fsm_data[61]
.sym 35085 $auto$alumacc.cc:474:replace_alu$866.C[61]
.sym 35087 $auto$alumacc.cc:474:replace_alu$866.C[63]
.sym 35089 cores_0.fsm_data[62]
.sym 35090 $PACKER_VCC_NET
.sym 35091 $auto$alumacc.cc:474:replace_alu$866.C[62]
.sym 35093 $auto$alumacc.cc:474:replace_alu$866.C[64]
.sym 35095 cores_0.fsm_data[63]
.sym 35096 $PACKER_VCC_NET
.sym 35097 $auto$alumacc.cc:474:replace_alu$866.C[63]
.sym 35101 $abc$16344$techmap\cores_0.$procmux$515_Y[71]_new_inv_
.sym 35102 $abc$16344$techmap\cores_0.$procmux$515_Y[65]_new_inv_
.sym 35103 cores_1_io_dataOut[86]
.sym 35105 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 35106 $abc$16344$techmap\cores_0.$procmux$515_Y[67]_new_inv_
.sym 35107 cores_1_io_dataOut[88]
.sym 35108 $abc$16344$techmap\cores_0.$procmux$515_Y[70]_new_inv_
.sym 35110 dataAddr
.sym 35113 dataAddr
.sym 35114 cores_0.fsm_data[67]
.sym 35116 cores_0.fsm_data[54]
.sym 35119 cores_0.fsm_data[61]
.sym 35120 data[57]
.sym 35122 cores_0.fsm_data[57]
.sym 35124 cores_0_io_dataAddrValid
.sym 35127 cores_0.dataIncDec
.sym 35129 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 35130 cores_1_io_dataOut[88]
.sym 35134 $abc$16344$techmap\cores_0.$procmux$515_Y[71]_new_inv_
.sym 35136 cores_0.fsm_data[71]
.sym 35137 $auto$alumacc.cc:474:replace_alu$866.C[64]
.sym 35142 cores_0.fsm_data[68]
.sym 35143 cores_0.fsm_data[71]
.sym 35144 cores_0.fsm_data[64]
.sym 35145 cores_0.fsm_data[66]
.sym 35154 cores_0.fsm_data[69]
.sym 35155 cores_0.fsm_data[65]
.sym 35156 cores_0.fsm_data[67]
.sym 35158 $PACKER_VCC_NET
.sym 35166 $PACKER_VCC_NET
.sym 35169 cores_0.fsm_data[70]
.sym 35174 $auto$alumacc.cc:474:replace_alu$866.C[65]
.sym 35176 $PACKER_VCC_NET
.sym 35177 cores_0.fsm_data[64]
.sym 35178 $auto$alumacc.cc:474:replace_alu$866.C[64]
.sym 35180 $auto$alumacc.cc:474:replace_alu$866.C[66]
.sym 35182 cores_0.fsm_data[65]
.sym 35183 $PACKER_VCC_NET
.sym 35184 $auto$alumacc.cc:474:replace_alu$866.C[65]
.sym 35186 $auto$alumacc.cc:474:replace_alu$866.C[67]
.sym 35188 cores_0.fsm_data[66]
.sym 35189 $PACKER_VCC_NET
.sym 35190 $auto$alumacc.cc:474:replace_alu$866.C[66]
.sym 35192 $auto$alumacc.cc:474:replace_alu$866.C[68]
.sym 35194 $PACKER_VCC_NET
.sym 35195 cores_0.fsm_data[67]
.sym 35196 $auto$alumacc.cc:474:replace_alu$866.C[67]
.sym 35198 $auto$alumacc.cc:474:replace_alu$866.C[69]
.sym 35200 $PACKER_VCC_NET
.sym 35201 cores_0.fsm_data[68]
.sym 35202 $auto$alumacc.cc:474:replace_alu$866.C[68]
.sym 35204 $auto$alumacc.cc:474:replace_alu$866.C[70]
.sym 35206 $PACKER_VCC_NET
.sym 35207 cores_0.fsm_data[69]
.sym 35208 $auto$alumacc.cc:474:replace_alu$866.C[69]
.sym 35210 $auto$alumacc.cc:474:replace_alu$866.C[71]
.sym 35212 $PACKER_VCC_NET
.sym 35213 cores_0.fsm_data[70]
.sym 35214 $auto$alumacc.cc:474:replace_alu$866.C[70]
.sym 35216 $auto$alumacc.cc:474:replace_alu$866.C[72]
.sym 35218 $PACKER_VCC_NET
.sym 35219 cores_0.fsm_data[71]
.sym 35220 $auto$alumacc.cc:474:replace_alu$866.C[71]
.sym 35224 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[17]_new_inv_
.sym 35225 $abc$16344$techmap\cores_0.$procmux$515_Y[74]_new_inv_
.sym 35226 $abc$16344$techmap\cores_0.$procmux$515_Y[78]_new_inv_
.sym 35227 cores_0.fsm_data[70]
.sym 35228 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 35229 cores_0.fsm_data[78]
.sym 35230 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[19]_new_inv_
.sym 35231 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[18]_new_inv_
.sym 35238 data[60]
.sym 35240 dataOut[47]
.sym 35241 cores_0.fsm_data[66]
.sym 35243 cores_0.fsm_data[65]
.sym 35245 cores_0.fsm_data[58]
.sym 35246 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[68]
.sym 35247 cores_0.fsm_data[62]
.sym 35256 data[71]
.sym 35259 cores_0.fsm_data[90]
.sym 35260 $auto$alumacc.cc:474:replace_alu$866.C[72]
.sym 35266 cores_0.fsm_data[77]
.sym 35269 cores_0.fsm_data[75]
.sym 35270 $PACKER_VCC_NET
.sym 35272 cores_0.fsm_data[72]
.sym 35276 cores_0.fsm_data[76]
.sym 35278 cores_0.fsm_data[73]
.sym 35284 cores_0.fsm_data[79]
.sym 35285 cores_0.fsm_data[74]
.sym 35294 cores_0.fsm_data[78]
.sym 35296 $PACKER_VCC_NET
.sym 35297 $auto$alumacc.cc:474:replace_alu$866.C[73]
.sym 35299 cores_0.fsm_data[72]
.sym 35300 $PACKER_VCC_NET
.sym 35301 $auto$alumacc.cc:474:replace_alu$866.C[72]
.sym 35303 $auto$alumacc.cc:474:replace_alu$866.C[74]
.sym 35305 cores_0.fsm_data[73]
.sym 35306 $PACKER_VCC_NET
.sym 35307 $auto$alumacc.cc:474:replace_alu$866.C[73]
.sym 35309 $auto$alumacc.cc:474:replace_alu$866.C[75]
.sym 35311 $PACKER_VCC_NET
.sym 35312 cores_0.fsm_data[74]
.sym 35313 $auto$alumacc.cc:474:replace_alu$866.C[74]
.sym 35315 $auto$alumacc.cc:474:replace_alu$866.C[76]
.sym 35317 cores_0.fsm_data[75]
.sym 35318 $PACKER_VCC_NET
.sym 35319 $auto$alumacc.cc:474:replace_alu$866.C[75]
.sym 35321 $auto$alumacc.cc:474:replace_alu$866.C[77]
.sym 35323 $PACKER_VCC_NET
.sym 35324 cores_0.fsm_data[76]
.sym 35325 $auto$alumacc.cc:474:replace_alu$866.C[76]
.sym 35327 $auto$alumacc.cc:474:replace_alu$866.C[78]
.sym 35329 $PACKER_VCC_NET
.sym 35330 cores_0.fsm_data[77]
.sym 35331 $auto$alumacc.cc:474:replace_alu$866.C[77]
.sym 35333 $auto$alumacc.cc:474:replace_alu$866.C[79]
.sym 35335 $PACKER_VCC_NET
.sym 35336 cores_0.fsm_data[78]
.sym 35337 $auto$alumacc.cc:474:replace_alu$866.C[78]
.sym 35339 $auto$alumacc.cc:474:replace_alu$866.C[80]
.sym 35341 $PACKER_VCC_NET
.sym 35342 cores_0.fsm_data[79]
.sym 35343 $auto$alumacc.cc:474:replace_alu$866.C[79]
.sym 35347 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 35348 cores_0.fsm_data[87]
.sym 35349 $abc$16344$techmap\cores_0.$procmux$515_Y[87]_new_inv_
.sym 35350 cores_0.fsm_data[79]
.sym 35351 cores_0.fsm_data[74]
.sym 35352 cores_0.fsm_data[71]
.sym 35353 $abc$16344$techmap\cores_0.$procmux$515_Y[81]_new_inv_
.sym 35354 $abc$16344$techmap\cores_0.$procmux$515_Y[79]_new_inv_
.sym 35359 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[72]
.sym 35360 cores_0.fsm_data[77]
.sym 35361 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[77]
.sym 35362 cores_0.fsm_data[68]
.sym 35364 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 35365 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 35366 cores_1.fsm_data[57]
.sym 35368 cores_0.fsm_data[72]
.sym 35369 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 35370 cores_0.dataIncDec
.sym 35371 $abc$16344$new_n2111_
.sym 35372 cores_0.fsm_data[61]
.sym 35375 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 35377 data[15]
.sym 35380 data[46]
.sym 35382 $abc$16344$new_n2111_
.sym 35383 $auto$alumacc.cc:474:replace_alu$866.C[80]
.sym 35389 $PACKER_VCC_NET
.sym 35397 $PACKER_VCC_NET
.sym 35401 cores_0.fsm_data[80]
.sym 35403 cores_0.fsm_data[82]
.sym 35405 cores_0.fsm_data[87]
.sym 35409 cores_0.fsm_data[84]
.sym 35412 cores_0.fsm_data[83]
.sym 35413 cores_0.fsm_data[85]
.sym 35417 cores_0.fsm_data[81]
.sym 35419 cores_0.fsm_data[86]
.sym 35420 $auto$alumacc.cc:474:replace_alu$866.C[81]
.sym 35422 $PACKER_VCC_NET
.sym 35423 cores_0.fsm_data[80]
.sym 35424 $auto$alumacc.cc:474:replace_alu$866.C[80]
.sym 35426 $auto$alumacc.cc:474:replace_alu$866.C[82]
.sym 35428 cores_0.fsm_data[81]
.sym 35429 $PACKER_VCC_NET
.sym 35430 $auto$alumacc.cc:474:replace_alu$866.C[81]
.sym 35432 $auto$alumacc.cc:474:replace_alu$866.C[83]
.sym 35434 $PACKER_VCC_NET
.sym 35435 cores_0.fsm_data[82]
.sym 35436 $auto$alumacc.cc:474:replace_alu$866.C[82]
.sym 35438 $auto$alumacc.cc:474:replace_alu$866.C[84]
.sym 35440 $PACKER_VCC_NET
.sym 35441 cores_0.fsm_data[83]
.sym 35442 $auto$alumacc.cc:474:replace_alu$866.C[83]
.sym 35444 $auto$alumacc.cc:474:replace_alu$866.C[85]
.sym 35446 cores_0.fsm_data[84]
.sym 35447 $PACKER_VCC_NET
.sym 35448 $auto$alumacc.cc:474:replace_alu$866.C[84]
.sym 35450 $auto$alumacc.cc:474:replace_alu$866.C[86]
.sym 35452 cores_0.fsm_data[85]
.sym 35453 $PACKER_VCC_NET
.sym 35454 $auto$alumacc.cc:474:replace_alu$866.C[85]
.sym 35456 $auto$alumacc.cc:474:replace_alu$866.C[87]
.sym 35458 $PACKER_VCC_NET
.sym 35459 cores_0.fsm_data[86]
.sym 35460 $auto$alumacc.cc:474:replace_alu$866.C[86]
.sym 35462 $auto$alumacc.cc:474:replace_alu$866.C[88]
.sym 35464 $PACKER_VCC_NET
.sym 35465 cores_0.fsm_data[87]
.sym 35466 $auto$alumacc.cc:474:replace_alu$866.C[87]
.sym 35470 $abc$16344$techmap\cores_0.$procmux$515_Y[93]_new_inv_
.sym 35471 cores_0.fsm_data[95]
.sym 35472 $abc$16344$techmap\cores_0.$procmux$515_Y[90]_new_inv_
.sym 35473 $abc$16344$techmap\cores_0.$procmux$515_Y[95]_new_inv_
.sym 35474 $abc$16344$techmap\cores_0.$procmux$515_Y[91]_new_inv_
.sym 35475 cores_0.fsm_data[81]
.sym 35476 cores_0.fsm_data[91]
.sym 35482 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[80]
.sym 35485 cores_0.fsm_data[79]
.sym 35486 cores_0.fsm_data[86]
.sym 35487 $abc$16344$techmap\cores_0.$procmux$515_Y[79]_new_inv_
.sym 35488 cores_0.fsm_data[68]
.sym 35490 cores_0.fsm_data[85]
.sym 35491 dataAddr
.sym 35493 $PACKER_VCC_NET
.sym 35494 cores_0.fsm_data[103]
.sym 35496 $abc$16344$new_n2066_
.sym 35498 cores_0.fsm_data[74]
.sym 35500 cores_0.fsm_data[44]
.sym 35502 $abc$16344$new_n2066_
.sym 35506 $auto$alumacc.cc:474:replace_alu$866.C[88]
.sym 35514 cores_0.fsm_data[89]
.sym 35520 cores_0.fsm_data[93]
.sym 35522 cores_0.fsm_data[94]
.sym 35528 cores_0.fsm_data[95]
.sym 35529 cores_0.fsm_data[90]
.sym 35530 $PACKER_VCC_NET
.sym 35533 $PACKER_VCC_NET
.sym 35536 $PACKER_VCC_NET
.sym 35538 cores_0.fsm_data[92]
.sym 35539 cores_0.fsm_data[88]
.sym 35541 cores_0.fsm_data[91]
.sym 35543 $auto$alumacc.cc:474:replace_alu$866.C[89]
.sym 35545 cores_0.fsm_data[88]
.sym 35546 $PACKER_VCC_NET
.sym 35547 $auto$alumacc.cc:474:replace_alu$866.C[88]
.sym 35549 $auto$alumacc.cc:474:replace_alu$866.C[90]
.sym 35551 $PACKER_VCC_NET
.sym 35552 cores_0.fsm_data[89]
.sym 35553 $auto$alumacc.cc:474:replace_alu$866.C[89]
.sym 35555 $auto$alumacc.cc:474:replace_alu$866.C[91]
.sym 35557 $PACKER_VCC_NET
.sym 35558 cores_0.fsm_data[90]
.sym 35559 $auto$alumacc.cc:474:replace_alu$866.C[90]
.sym 35561 $auto$alumacc.cc:474:replace_alu$866.C[92]
.sym 35563 $PACKER_VCC_NET
.sym 35564 cores_0.fsm_data[91]
.sym 35565 $auto$alumacc.cc:474:replace_alu$866.C[91]
.sym 35567 $auto$alumacc.cc:474:replace_alu$866.C[93]
.sym 35569 $PACKER_VCC_NET
.sym 35570 cores_0.fsm_data[92]
.sym 35571 $auto$alumacc.cc:474:replace_alu$866.C[92]
.sym 35573 $auto$alumacc.cc:474:replace_alu$866.C[94]
.sym 35575 cores_0.fsm_data[93]
.sym 35576 $PACKER_VCC_NET
.sym 35577 $auto$alumacc.cc:474:replace_alu$866.C[93]
.sym 35579 $auto$alumacc.cc:474:replace_alu$866.C[95]
.sym 35581 $PACKER_VCC_NET
.sym 35582 cores_0.fsm_data[94]
.sym 35583 $auto$alumacc.cc:474:replace_alu$866.C[94]
.sym 35585 $auto$alumacc.cc:474:replace_alu$866.C[96]
.sym 35587 $PACKER_VCC_NET
.sym 35588 cores_0.fsm_data[95]
.sym 35589 $auto$alumacc.cc:474:replace_alu$866.C[95]
.sym 35593 cores_0.fsm_data[111]
.sym 35594 $abc$16344$techmap\cores_0.$procmux$515_Y[102]_new_inv_
.sym 35595 cores_0.fsm_data[100]
.sym 35596 $abc$16344$techmap\cores_0.$procmux$515_Y[111]_new_inv_
.sym 35597 cores_0.fsm_data[102]
.sym 35598 $abc$16344$techmap\cores_0.$procmux$515_Y[103]_new_inv_
.sym 35599 cores_0.fsm_data[103]
.sym 35600 $abc$16344$techmap\cores_0.$procmux$515_Y[100]_new_inv_
.sym 35606 cores_0.fsm_data[93]
.sym 35608 cores_0.fsm_data[89]
.sym 35609 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[89]
.sym 35610 cores_0.fsm_data[94]
.sym 35612 cores_0.fsm_data[82]
.sym 35614 cores_0.fsm_data[80]
.sym 35616 cores_0.fsm_data[88]
.sym 35618 cores_0.dataIncDec
.sym 35629 $auto$alumacc.cc:474:replace_alu$866.C[96]
.sym 35640 cores_0.fsm_data[99]
.sym 35641 cores_0.fsm_data[101]
.sym 35642 cores_0.fsm_data[97]
.sym 35643 cores_0.fsm_data[96]
.sym 35645 cores_0.fsm_data[98]
.sym 35652 cores_0.fsm_data[100]
.sym 35653 $PACKER_VCC_NET
.sym 35661 $PACKER_VCC_NET
.sym 35662 cores_0.fsm_data[102]
.sym 35664 cores_0.fsm_data[103]
.sym 35666 $auto$alumacc.cc:474:replace_alu$866.C[97]
.sym 35668 $PACKER_VCC_NET
.sym 35669 cores_0.fsm_data[96]
.sym 35670 $auto$alumacc.cc:474:replace_alu$866.C[96]
.sym 35672 $auto$alumacc.cc:474:replace_alu$866.C[98]
.sym 35674 $PACKER_VCC_NET
.sym 35675 cores_0.fsm_data[97]
.sym 35676 $auto$alumacc.cc:474:replace_alu$866.C[97]
.sym 35678 $auto$alumacc.cc:474:replace_alu$866.C[99]
.sym 35680 $PACKER_VCC_NET
.sym 35681 cores_0.fsm_data[98]
.sym 35682 $auto$alumacc.cc:474:replace_alu$866.C[98]
.sym 35684 $auto$alumacc.cc:474:replace_alu$866.C[100]
.sym 35686 cores_0.fsm_data[99]
.sym 35687 $PACKER_VCC_NET
.sym 35688 $auto$alumacc.cc:474:replace_alu$866.C[99]
.sym 35690 $auto$alumacc.cc:474:replace_alu$866.C[101]
.sym 35692 $PACKER_VCC_NET
.sym 35693 cores_0.fsm_data[100]
.sym 35694 $auto$alumacc.cc:474:replace_alu$866.C[100]
.sym 35696 $auto$alumacc.cc:474:replace_alu$866.C[102]
.sym 35698 $PACKER_VCC_NET
.sym 35699 cores_0.fsm_data[101]
.sym 35700 $auto$alumacc.cc:474:replace_alu$866.C[101]
.sym 35702 $auto$alumacc.cc:474:replace_alu$866.C[103]
.sym 35704 cores_0.fsm_data[102]
.sym 35705 $PACKER_VCC_NET
.sym 35706 $auto$alumacc.cc:474:replace_alu$866.C[102]
.sym 35708 $auto$alumacc.cc:474:replace_alu$866.C[104]
.sym 35710 $PACKER_VCC_NET
.sym 35711 cores_0.fsm_data[103]
.sym 35712 $auto$alumacc.cc:474:replace_alu$866.C[103]
.sym 35716 $abc$16344$techmap\cores_0.$procmux$515_Y[110]_new_inv_
.sym 35717 $abc$16344$techmap\cores_0.$procmux$515_Y[108]_new_inv_
.sym 35718 $abc$16344$techmap\cores_0.$procmux$515_Y[107]_new_inv_
.sym 35719 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 35720 $abc$16344$techmap\cores_0.$procmux$515_Y[104]_new_inv_
.sym 35721 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[27]_new_inv_
.sym 35722 $abc$16344$techmap\cores_0.$procmux$515_Y[106]_new_inv_
.sym 35723 $abc$16344$techmap\cores_0.$procmux$515_Y[105]_new_inv_
.sym 35728 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[96]
.sym 35729 cores_0.fsm_data[103]
.sym 35730 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[101]
.sym 35732 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[97]
.sym 35733 cores_0.fsm_data[98]
.sym 35734 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[98]
.sym 35735 data[111]
.sym 35736 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[103]
.sym 35737 cores_0.fsm_data[101]
.sym 35738 data[102]
.sym 35739 cores_0.fsm_data[96]
.sym 35741 data[110]
.sym 35745 cores_1_io_dataOut[25]
.sym 35747 data[71]
.sym 35748 $PACKER_VCC_NET
.sym 35752 $auto$alumacc.cc:474:replace_alu$866.C[104]
.sym 35763 $PACKER_VCC_NET
.sym 35765 cores_0.fsm_data[111]
.sym 35767 cores_0.fsm_data[109]
.sym 35771 $PACKER_VCC_NET
.sym 35773 cores_0.fsm_data[104]
.sym 35774 cores_0.fsm_data[110]
.sym 35775 cores_0.fsm_data[105]
.sym 35777 cores_0.fsm_data[107]
.sym 35779 cores_0.fsm_data[108]
.sym 35788 cores_0.fsm_data[106]
.sym 35789 $auto$alumacc.cc:474:replace_alu$866.C[105]
.sym 35791 $PACKER_VCC_NET
.sym 35792 cores_0.fsm_data[104]
.sym 35793 $auto$alumacc.cc:474:replace_alu$866.C[104]
.sym 35795 $auto$alumacc.cc:474:replace_alu$866.C[106]
.sym 35797 cores_0.fsm_data[105]
.sym 35798 $PACKER_VCC_NET
.sym 35799 $auto$alumacc.cc:474:replace_alu$866.C[105]
.sym 35801 $auto$alumacc.cc:474:replace_alu$866.C[107]
.sym 35803 $PACKER_VCC_NET
.sym 35804 cores_0.fsm_data[106]
.sym 35805 $auto$alumacc.cc:474:replace_alu$866.C[106]
.sym 35807 $auto$alumacc.cc:474:replace_alu$866.C[108]
.sym 35809 cores_0.fsm_data[107]
.sym 35810 $PACKER_VCC_NET
.sym 35811 $auto$alumacc.cc:474:replace_alu$866.C[107]
.sym 35813 $auto$alumacc.cc:474:replace_alu$866.C[109]
.sym 35815 $PACKER_VCC_NET
.sym 35816 cores_0.fsm_data[108]
.sym 35817 $auto$alumacc.cc:474:replace_alu$866.C[108]
.sym 35819 $auto$alumacc.cc:474:replace_alu$866.C[110]
.sym 35821 $PACKER_VCC_NET
.sym 35822 cores_0.fsm_data[109]
.sym 35823 $auto$alumacc.cc:474:replace_alu$866.C[109]
.sym 35825 $auto$alumacc.cc:474:replace_alu$866.C[111]
.sym 35827 cores_0.fsm_data[110]
.sym 35828 $PACKER_VCC_NET
.sym 35829 $auto$alumacc.cc:474:replace_alu$866.C[110]
.sym 35831 $auto$alumacc.cc:474:replace_alu$866.C[112]
.sym 35833 $PACKER_VCC_NET
.sym 35834 cores_0.fsm_data[111]
.sym 35835 $auto$alumacc.cc:474:replace_alu$866.C[111]
.sym 35839 cores_0.fsm_data[104]
.sym 35840 cores_0.fsm_data[110]
.sym 35841 cores_0.fsm_data[105]
.sym 35842 $abc$16344$techmap\cores_0.$procmux$515_Y[113]_new_inv_
.sym 35843 cores_0.fsm_data[107]
.sym 35844 cores_0.fsm_data[113]
.sym 35845 cores_0.fsm_data[108]
.sym 35846 cores_0.fsm_data[106]
.sym 35852 cores_0.dataIncDec
.sym 35854 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 35859 cores_0.fsm_data[99]
.sym 35865 cores_0.fsm_data[61]
.sym 35866 cores_0.fsm_data[117]
.sym 35868 data[15]
.sym 35871 cores_0.fsm_data[126]
.sym 35873 cores_0.fsm_data[121]
.sym 35874 $abc$16344$new_n2111_
.sym 35875 $auto$alumacc.cc:474:replace_alu$866.C[112]
.sym 35883 $PACKER_VCC_NET
.sym 35890 cores_0.fsm_data[117]
.sym 35891 $PACKER_VCC_NET
.sym 35896 cores_0.fsm_data[114]
.sym 35898 cores_0.fsm_data[112]
.sym 35901 cores_0.fsm_data[113]
.sym 35902 cores_0.fsm_data[118]
.sym 35904 cores_0.fsm_data[119]
.sym 35907 cores_0.fsm_data[115]
.sym 35910 cores_0.fsm_data[116]
.sym 35912 $auto$alumacc.cc:474:replace_alu$866.C[113]
.sym 35914 $PACKER_VCC_NET
.sym 35915 cores_0.fsm_data[112]
.sym 35916 $auto$alumacc.cc:474:replace_alu$866.C[112]
.sym 35918 $auto$alumacc.cc:474:replace_alu$866.C[114]
.sym 35920 $PACKER_VCC_NET
.sym 35921 cores_0.fsm_data[113]
.sym 35922 $auto$alumacc.cc:474:replace_alu$866.C[113]
.sym 35924 $auto$alumacc.cc:474:replace_alu$866.C[115]
.sym 35926 $PACKER_VCC_NET
.sym 35927 cores_0.fsm_data[114]
.sym 35928 $auto$alumacc.cc:474:replace_alu$866.C[114]
.sym 35930 $auto$alumacc.cc:474:replace_alu$866.C[116]
.sym 35932 cores_0.fsm_data[115]
.sym 35933 $PACKER_VCC_NET
.sym 35934 $auto$alumacc.cc:474:replace_alu$866.C[115]
.sym 35936 $auto$alumacc.cc:474:replace_alu$866.C[117]
.sym 35938 cores_0.fsm_data[116]
.sym 35939 $PACKER_VCC_NET
.sym 35940 $auto$alumacc.cc:474:replace_alu$866.C[116]
.sym 35942 $auto$alumacc.cc:474:replace_alu$866.C[118]
.sym 35944 $PACKER_VCC_NET
.sym 35945 cores_0.fsm_data[117]
.sym 35946 $auto$alumacc.cc:474:replace_alu$866.C[117]
.sym 35948 $auto$alumacc.cc:474:replace_alu$866.C[119]
.sym 35950 $PACKER_VCC_NET
.sym 35951 cores_0.fsm_data[118]
.sym 35952 $auto$alumacc.cc:474:replace_alu$866.C[118]
.sym 35954 $auto$alumacc.cc:474:replace_alu$866.C[120]
.sym 35956 $PACKER_VCC_NET
.sym 35957 cores_0.fsm_data[119]
.sym 35958 $auto$alumacc.cc:474:replace_alu$866.C[119]
.sym 35962 $abc$16344$techmap\cores_0.$procmux$515_Y[115]_new_inv_
.sym 35963 $abc$16344$techmap\cores_0.$procmux$515_Y[116]_new_inv_
.sym 35964 $abc$16344$techmap\cores_0.$procmux$515_Y[122]_new_inv_
.sym 35965 $abc$16344$techmap\cores_0.$procmux$515_Y[114]_new_inv_
.sym 35966 $abc$16344$techmap\cores_0.$procmux$515_Y[119]_new_inv_
.sym 35967 $abc$16344$techmap\cores_0.$procmux$515_Y[117]_new_inv_
.sym 35968 $abc$16344$techmap\cores_0.$procmux$515_Y[112]_new_inv_
.sym 35969 $abc$16344$techmap\cores_0.$procmux$515_Y[118]_new_inv_
.sym 35974 dataAddr
.sym 35977 data[108]
.sym 35981 cores_1.fsm_data[99]
.sym 35983 cores_0.fsm_data[110]
.sym 35988 cores_0.fsm_data[118]
.sym 35989 cores_0.fsm_data[116]
.sym 35993 data[113]
.sym 35995 cores_0.fsm_data[74]
.sym 35997 cores_0.fsm_data[44]
.sym 35998 $auto$alumacc.cc:474:replace_alu$866.C[120]
.sym 36003 cores_0.fsm_data[123]
.sym 36005 cores_0.fsm_data[124]
.sym 36006 cores_0.fsm_data[125]
.sym 36010 cores_0.fsm_data[120]
.sym 36020 $PACKER_VCC_NET
.sym 36028 $PACKER_VCC_NET
.sym 36031 cores_0.fsm_data[126]
.sym 36032 cores_0.fsm_data[122]
.sym 36033 cores_0.fsm_data[121]
.sym 36035 $auto$alumacc.cc:474:replace_alu$866.C[121]
.sym 36037 cores_0.fsm_data[120]
.sym 36038 $PACKER_VCC_NET
.sym 36039 $auto$alumacc.cc:474:replace_alu$866.C[120]
.sym 36041 $auto$alumacc.cc:474:replace_alu$866.C[122]
.sym 36043 $PACKER_VCC_NET
.sym 36044 cores_0.fsm_data[121]
.sym 36045 $auto$alumacc.cc:474:replace_alu$866.C[121]
.sym 36047 $auto$alumacc.cc:474:replace_alu$866.C[123]
.sym 36049 $PACKER_VCC_NET
.sym 36050 cores_0.fsm_data[122]
.sym 36051 $auto$alumacc.cc:474:replace_alu$866.C[122]
.sym 36053 $auto$alumacc.cc:474:replace_alu$866.C[124]
.sym 36055 cores_0.fsm_data[123]
.sym 36056 $PACKER_VCC_NET
.sym 36057 $auto$alumacc.cc:474:replace_alu$866.C[123]
.sym 36059 $auto$alumacc.cc:474:replace_alu$866.C[125]
.sym 36061 $PACKER_VCC_NET
.sym 36062 cores_0.fsm_data[124]
.sym 36063 $auto$alumacc.cc:474:replace_alu$866.C[124]
.sym 36065 $auto$alumacc.cc:474:replace_alu$866.C[126]
.sym 36067 $PACKER_VCC_NET
.sym 36068 cores_0.fsm_data[125]
.sym 36069 $auto$alumacc.cc:474:replace_alu$866.C[125]
.sym 36071 $nextpnr_ICESTORM_LC_6$I3
.sym 36073 cores_0.fsm_data[126]
.sym 36074 $PACKER_VCC_NET
.sym 36075 $auto$alumacc.cc:474:replace_alu$866.C[126]
.sym 36081 $nextpnr_ICESTORM_LC_6$I3
.sym 36085 $abc$16344$techmap\cores_0.$procmux$515_Y[126]_new_inv_
.sym 36086 cores_0.fsm_data[117]
.sym 36087 $abc$16344$techmap\cores_0.$procmux$515_Y[121]_new_inv_
.sym 36088 $abc$16344$techmap\cores_0.$procmux$515_Y[123]_new_inv_
.sym 36089 $abc$16344$techmap\cores_0.$procmux$515_Y[125]_new_inv_
.sym 36090 cores_0.fsm_data[122]
.sym 36091 $abc$16344$techmap\cores_0.$procmux$515_Y[124]_new_inv_
.sym 36092 cores_0.fsm_data[118]
.sym 36097 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[120]
.sym 36104 data[81]
.sym 36109 cores_0.fsm_data[119]
.sym 36110 data[122]
.sym 36111 cores_1_io_dataOut[61]
.sym 36114 data[99]
.sym 36115 cores_0.fsm_data[116]
.sym 36127 $abc$16344$techmap\cores_0.$procmux$515_Y[116]_new_inv_
.sym 36130 $abc$16344$techmap\cores_0.$procmux$515_Y[119]_new_inv_
.sym 36133 $abc$16344$new_n2066_
.sym 36135 data[116]
.sym 36138 cores_0.fsm_data[119]
.sym 36139 $abc$16344$new_n2066_
.sym 36140 data[119]
.sym 36141 cores_0.fsm_data[116]
.sym 36143 cores_0.fsm_data[117]
.sym 36146 $abc$16344$techmap\cores_0.$procmux$515_Y[125]_new_inv_
.sym 36147 data[125]
.sym 36148 $abc$16344$techmap\cores_0.$procmux$515_Y[124]_new_inv_
.sym 36149 $abc$16344$new_n2111_
.sym 36153 data[124]
.sym 36157 cores_0.fsm_data[118]
.sym 36171 $abc$16344$techmap\cores_0.$procmux$515_Y[124]_new_inv_
.sym 36172 $abc$16344$new_n2111_
.sym 36173 data[124]
.sym 36174 $abc$16344$new_n2066_
.sym 36177 $abc$16344$new_n2111_
.sym 36178 $abc$16344$new_n2066_
.sym 36179 data[125]
.sym 36180 $abc$16344$techmap\cores_0.$procmux$515_Y[125]_new_inv_
.sym 36183 $abc$16344$techmap\cores_0.$procmux$515_Y[119]_new_inv_
.sym 36184 data[119]
.sym 36185 $abc$16344$new_n2066_
.sym 36186 $abc$16344$new_n2111_
.sym 36195 cores_0.fsm_data[118]
.sym 36196 cores_0.fsm_data[119]
.sym 36197 cores_0.fsm_data[116]
.sym 36198 cores_0.fsm_data[117]
.sym 36201 $abc$16344$techmap\cores_0.$procmux$515_Y[116]_new_inv_
.sym 36202 $abc$16344$new_n2066_
.sym 36203 $abc$16344$new_n2111_
.sym 36204 data[116]
.sym 36205 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 36206 clk_$glb_clk
.sym 36208 cores_0_io_dataOut[113]
.sym 36209 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[30]_new_inv_
.sym 36210 cores_0_io_dataOut[127]
.sym 36211 cores_0_io_dataOut[84]
.sym 36212 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[31]_new_inv_
.sym 36213 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[28]_new_inv_
.sym 36214 cores_0_io_dataOut[104]
.sym 36215 cores_0_io_dataOut[61]
.sym 36220 cores_0.fsm_data[123]
.sym 36221 data[116]
.sym 36222 cores_0.fsm_data[120]
.sym 36226 dataAddr
.sym 36227 cores_0_io_dataOut[69]
.sym 36228 cores_0.fsm_data[115]
.sym 36229 data[44]
.sym 36231 data[117]
.sym 36233 cores_0_io_dataAddrValid
.sym 36235 cores_1_io_dataOut[84]
.sym 36237 data[110]
.sym 36239 data[124]
.sym 36243 data[71]
.sym 36251 cores_0.fsm_data[124]
.sym 36255 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[29]_new_inv_
.sym 36259 cores_0.fsm_data[15]
.sym 36261 cores_0.fsm_data[110]
.sym 36265 cores_0.fsm_data[74]
.sym 36266 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[30]_new_inv_
.sym 36267 cores_0.fsm_data[44]
.sym 36269 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[31]_new_inv_
.sym 36270 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[28]_new_inv_
.sym 36285 cores_0.fsm_data[110]
.sym 36296 cores_0.fsm_data[74]
.sym 36300 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[28]_new_inv_
.sym 36301 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[31]_new_inv_
.sym 36302 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[30]_new_inv_
.sym 36303 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[29]_new_inv_
.sym 36307 cores_0.fsm_data[15]
.sym 36313 cores_0.fsm_data[124]
.sym 36325 cores_0.fsm_data[44]
.sym 36328 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 36329 clk_$glb_clk
.sym 36330 reset_$glb_sr
.sym 36331 dataOut[113]
.sym 36332 dataOut[84]
.sym 36333 dataOut[112]
.sym 36334 dataOut[104]
.sym 36335 dataOut[127]
.sym 36338 dataOut[61]
.sym 36344 cores_0_io_dataOut[114]
.sym 36347 cores_0.fsm_data[84]
.sym 36352 cores_1_io_dataOut[125]
.sym 36355 data[15]
.sym 36357 cores_0.fsm_data[61]
.sym 36361 data[127]
.sym 36372 cores_0_io_dataOut[110]
.sym 36374 cores_0_io_dataOut[74]
.sym 36375 cores_1_io_dataOut[81]
.sym 36376 cores_0_io_dataOut[15]
.sym 36377 cores_0_io_dataOut[124]
.sym 36378 cores_0_io_dataOut[81]
.sym 36380 cores_1_io_dataOut[110]
.sym 36382 cores_1_io_dataOut[15]
.sym 36384 cores_1_io_dataOut[74]
.sym 36386 cores_1_io_dataOut[44]
.sym 36387 cores_0_io_dataOut[44]
.sym 36388 cores_1_io_dataOut[124]
.sym 36393 cores_0_io_dataAddrValid
.sym 36411 cores_0_io_dataAddrValid
.sym 36412 cores_0_io_dataOut[15]
.sym 36413 cores_1_io_dataOut[15]
.sym 36423 cores_0_io_dataAddrValid
.sym 36424 cores_0_io_dataOut[110]
.sym 36425 cores_1_io_dataOut[110]
.sym 36429 cores_0_io_dataOut[44]
.sym 36430 cores_1_io_dataOut[44]
.sym 36432 cores_0_io_dataAddrValid
.sym 36435 cores_0_io_dataOut[124]
.sym 36437 cores_0_io_dataAddrValid
.sym 36438 cores_1_io_dataOut[124]
.sym 36442 cores_0_io_dataAddrValid
.sym 36443 cores_0_io_dataOut[74]
.sym 36444 cores_1_io_dataOut[74]
.sym 36447 cores_0_io_dataAddrValid
.sym 36449 cores_1_io_dataOut[81]
.sym 36450 cores_0_io_dataOut[81]
.sym 36452 clk_$glb_clk
.sym 36454 data[74]
.sym 36455 data[127]
.sym 36456 data[110]
.sym 36457 data[124]
.sym 36458 data[61]
.sym 36459 data[71]
.sym 36460 data[15]
.sym 36461 data[113]
.sym 36462 cores_1_io_dataOut[110]
.sym 36468 cores_1_io_dataOut[15]
.sym 36471 cores_1_io_dataOut[81]
.sym 36478 dataOut[112]
.sym 36480 dataOut[104]
.sym 36485 data[113]
.sym 36496 dataOut[15]
.sym 36498 dataOut[110]
.sym 36499 dataOut[44]
.sym 36501 dataOut[99]
.sym 36506 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 36507 dataOut[127]
.sym 36508 dataOut[124]
.sym 36509 dataOut[74]
.sym 36510 dataOut[81]
.sym 36530 dataOut[44]
.sym 36535 dataOut[81]
.sym 36540 dataOut[124]
.sym 36549 dataOut[99]
.sym 36553 dataOut[110]
.sym 36560 dataOut[127]
.sym 36565 dataOut[74]
.sym 36572 dataOut[15]
.sym 36574 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 36575 clk_$glb_clk
.sym 36580 dataMem[1][84]
.sym 36581 dataMem[1][113]
.sym 36582 dataMem[1][71]
.sym 36583 dataMem[1][61]
.sym 36593 cores_0_io_dataAddrValid
.sym 36597 dataAddr
.sym 36599 dataOut[68]
.sym 36601 data[99]
.sym 36608 dataOut[104]
.sym 36612 dataOut[112]
.sym 36620 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 36628 dataAddr
.sym 36629 dataMem[1][99]
.sym 36641 dataMem[0][99]
.sym 36676 dataAddr
.sym 36677 dataMem[1][99]
.sym 36678 dataMem[0][99]
.sym 36697 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 36698 clk_$glb_clk
.sym 36699 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 36704 dataMem[0][112]
.sym 36705 dataMem[0][104]
.sym 36714 dataAddr
.sym 36724 cores_1._zz_10_
.sym 36728 dataOut[121]
.sym 36734 cores_1._zz_10_
.sym 36735 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 36750 dataWriteAck
.sym 36754 cores_1_io_dataWriteEnable
.sym 36770 cores_0_io_dataWriteEnable
.sym 36781 dataWriteAck
.sym 36805 cores_1_io_dataWriteEnable
.sym 36821 clk_$glb_clk
.sym 36822 cores_0_io_dataWriteEnable
.sym 36823 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13200
.sym 36824 dataMem[1][112]
.sym 36825 dataMem[1][121]
.sym 36827 dataMem[1][104]
.sym 36837 dataWriteEnable
.sym 36839 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 36843 data[59]
.sym 36844 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 36845 data[119]
.sym 36846 dataWriteAck
.sym 36866 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13200
.sym 36873 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 36884 cores_1._zz_10_
.sym 36930 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 36943 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13200
.sym 36944 clk_$glb_clk
.sym 36945 cores_1._zz_10_
.sym 36965 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13200
.sym 37447 reset
.sym 37544 dataMem[0][13]
.sym 37550 dataMem[0][6]
.sym 37600 data[19]
.sym 37605 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 37607 data[17]
.sym 37628 dataOut[19]
.sym 37638 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 37683 dataOut[19]
.sym 37699 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 37700 clk_$glb_clk
.sym 37705 dataMem[1][13]
.sym 37707 dataMem[1][6]
.sym 37708 dataMem[1][17]
.sym 37723 cores_0_io_dataAddrValid
.sym 37724 dataOut[19]
.sym 37731 cores_0.fsm_data[5]
.sym 37732 data[19]
.sym 37735 $abc$16344$new_n2111_
.sym 37744 dataMem[0][13]
.sym 37748 dataMem[0][19]
.sym 37749 dataMem[0][17]
.sym 37750 dataMem[0][6]
.sym 37752 dataMem[0][14]
.sym 37754 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 37758 dataAddr
.sym 37764 dataMem[1][19]
.sym 37766 dataMem[1][14]
.sym 37770 dataMem[1][13]
.sym 37772 dataMem[1][6]
.sym 37773 dataMem[1][17]
.sym 37776 dataAddr
.sym 37777 dataMem[0][13]
.sym 37778 dataMem[1][13]
.sym 37788 dataMem[0][17]
.sym 37790 dataAddr
.sym 37791 dataMem[1][17]
.sym 37800 dataMem[1][6]
.sym 37801 dataMem[0][6]
.sym 37802 dataAddr
.sym 37806 dataMem[1][14]
.sym 37807 dataMem[0][14]
.sym 37809 dataAddr
.sym 37818 dataMem[1][19]
.sym 37820 dataMem[0][19]
.sym 37821 dataAddr
.sym 37822 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 37823 clk_$glb_clk
.sym 37824 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 37825 cores_0_io_dataOut[9]
.sym 37826 $abc$16344$techmap\cores_0.$procmux$515_Y[5]_new_inv_
.sym 37827 cores_0_io_dataOut[8]
.sym 37828 cores_0_io_dataOut[7]
.sym 37829 $abc$16344$techmap\cores_0.$procmux$515_Y[2]_new_inv_
.sym 37830 cores_0_io_dataOut[6]
.sym 37831 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[1]
.sym 37832 $abc$16344$techmap\cores_0.$procmux$515_Y[1]_new_inv_
.sym 37837 data[13]
.sym 37839 data[14]
.sym 37847 cores_0_io_dataOut[4]
.sym 37849 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 37852 cores_0.fsm_data[11]
.sym 37854 data[6]
.sym 37859 cores_0.fsm_data[2]
.sym 37868 data[5]
.sym 37869 $abc$16344$techmap\cores_0.$procmux$515_Y[1]_new_inv_
.sym 37870 data[1]
.sym 37873 data[4]
.sym 37874 data[7]
.sym 37875 $abc$16344$techmap\cores_0.$procmux$515_Y[6]_new_inv_
.sym 37877 $abc$16344$techmap\cores_0.$procmux$515_Y[7]_new_inv_
.sym 37878 data[6]
.sym 37879 $abc$16344$techmap\cores_0.$procmux$515_Y[2]_new_inv_
.sym 37881 $abc$16344$techmap\cores_0.$procmux$515_Y[4]_new_inv_
.sym 37883 $abc$16344$techmap\cores_0.$procmux$515_Y[5]_new_inv_
.sym 37885 $abc$16344$new_n2066_
.sym 37886 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[4]
.sym 37887 cores_0.dataIncDec
.sym 37889 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[7]
.sym 37890 data[2]
.sym 37893 cores_0.dataIncDec
.sym 37894 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[4]
.sym 37895 $abc$16344$new_n2111_
.sym 37897 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[7]
.sym 37899 data[5]
.sym 37900 $abc$16344$techmap\cores_0.$procmux$515_Y[5]_new_inv_
.sym 37901 $abc$16344$new_n2111_
.sym 37902 $abc$16344$new_n2066_
.sym 37905 $abc$16344$new_n2066_
.sym 37906 $abc$16344$techmap\cores_0.$procmux$515_Y[2]_new_inv_
.sym 37907 data[2]
.sym 37908 $abc$16344$new_n2111_
.sym 37911 $abc$16344$techmap\cores_0.$procmux$515_Y[6]_new_inv_
.sym 37912 data[6]
.sym 37913 $abc$16344$new_n2111_
.sym 37914 $abc$16344$new_n2066_
.sym 37917 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[7]
.sym 37918 cores_0.dataIncDec
.sym 37920 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[7]
.sym 37923 $abc$16344$new_n2111_
.sym 37924 $abc$16344$techmap\cores_0.$procmux$515_Y[1]_new_inv_
.sym 37925 data[1]
.sym 37926 $abc$16344$new_n2066_
.sym 37929 data[4]
.sym 37930 $abc$16344$new_n2111_
.sym 37931 $abc$16344$new_n2066_
.sym 37932 $abc$16344$techmap\cores_0.$procmux$515_Y[4]_new_inv_
.sym 37935 $abc$16344$new_n2111_
.sym 37936 $abc$16344$new_n2066_
.sym 37937 $abc$16344$techmap\cores_0.$procmux$515_Y[7]_new_inv_
.sym 37938 data[7]
.sym 37941 cores_0.dataIncDec
.sym 37943 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[4]
.sym 37944 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[4]
.sym 37945 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 37946 clk_$glb_clk
.sym 37950 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[2]
.sym 37951 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[3]
.sym 37952 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[4]
.sym 37953 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[5]
.sym 37954 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 37955 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[7]
.sym 37963 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 37964 dataOut[14]
.sym 37965 $abc$16344$techmap\cores_0.$procmux$515_Y[1]_new_inv_
.sym 37967 $PACKER_VCC_NET
.sym 37970 cores_0.fsm_data[1]
.sym 37973 cores_0.dataIncDec
.sym 37976 data[2]
.sym 37978 cores_0.fsm_data[19]
.sym 37979 cores_0.dataIncDec
.sym 37982 data[105]
.sym 37989 data[3]
.sym 37991 data[8]
.sym 37992 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[3]
.sym 37993 data[9]
.sym 37994 cores_0.fsm_data[14]
.sym 37995 $abc$16344$techmap\cores_0.$procmux$515_Y[8]_new_inv_
.sym 37996 cores_0.fsm_data[13]
.sym 37998 cores_0.fsm_data[15]
.sym 38000 cores_0.fsm_data[12]
.sym 38002 data[0]
.sym 38003 $abc$16344$new_n2066_
.sym 38004 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 38005 data[11]
.sym 38007 data[10]
.sym 38008 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[3]
.sym 38009 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 38011 cores_0.fsm_data[0]
.sym 38012 $abc$16344$new_n2111_
.sym 38014 cores_0.dataIncDec
.sym 38016 $abc$16344$techmap\cores_0.$procmux$515_Y[3]_new_inv_
.sym 38018 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 38022 $abc$16344$techmap\cores_0.$procmux$515_Y[8]_new_inv_
.sym 38023 $abc$16344$new_n2111_
.sym 38024 data[8]
.sym 38025 $abc$16344$new_n2066_
.sym 38028 $abc$16344$new_n2066_
.sym 38029 data[9]
.sym 38030 $abc$16344$new_n2111_
.sym 38031 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 38034 $abc$16344$techmap\cores_0.$procmux$515_Y[3]_new_inv_
.sym 38035 $abc$16344$new_n2111_
.sym 38036 data[3]
.sym 38037 $abc$16344$new_n2066_
.sym 38040 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[3]
.sym 38042 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[3]
.sym 38043 cores_0.dataIncDec
.sym 38046 data[10]
.sym 38047 $abc$16344$new_n2066_
.sym 38048 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 38049 $abc$16344$new_n2111_
.sym 38052 cores_0.fsm_data[13]
.sym 38053 cores_0.fsm_data[15]
.sym 38054 cores_0.fsm_data[14]
.sym 38055 cores_0.fsm_data[12]
.sym 38058 cores_0.fsm_data[0]
.sym 38059 $abc$16344$new_n2066_
.sym 38060 data[0]
.sym 38061 $abc$16344$new_n2111_
.sym 38064 $abc$16344$new_n2066_
.sym 38065 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 38066 $abc$16344$new_n2111_
.sym 38067 data[11]
.sym 38068 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38069 clk_$glb_clk
.sym 38071 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[8]
.sym 38072 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[9]
.sym 38073 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[10]
.sym 38074 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[11]
.sym 38075 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[12]
.sym 38076 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[13]
.sym 38077 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[14]
.sym 38078 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[15]
.sym 38083 data[11]
.sym 38085 data[8]
.sym 38089 cores_0.fsm_data[3]
.sym 38090 data[22]
.sym 38093 data[3]
.sym 38094 data[1]
.sym 38095 data[20]
.sym 38102 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 38106 data[19]
.sym 38112 data[12]
.sym 38114 $abc$16344$techmap\cores_0.$procmux$515_Y[15]_new_inv_
.sym 38116 $abc$16344$techmap\cores_0.$procmux$515_Y[12]_new_inv_
.sym 38117 data[13]
.sym 38118 data[18]
.sym 38120 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[8]
.sym 38122 $abc$16344$techmap\cores_0.$procmux$515_Y[14]_new_inv_
.sym 38123 $abc$16344$new_n2066_
.sym 38124 $abc$16344$new_n2066_
.sym 38126 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[14]
.sym 38127 data[14]
.sym 38128 $abc$16344$techmap\cores_0.$procmux$515_Y[18]_new_inv_
.sym 38130 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[18]
.sym 38132 data[15]
.sym 38133 cores_0.dataIncDec
.sym 38134 $abc$16344$techmap\cores_0.$procmux$515_Y[13]_new_inv_
.sym 38135 $abc$16344$new_n2111_
.sym 38136 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[8]
.sym 38138 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[18]
.sym 38139 cores_0.dataIncDec
.sym 38142 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[14]
.sym 38145 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[18]
.sym 38146 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[18]
.sym 38148 cores_0.dataIncDec
.sym 38151 $abc$16344$new_n2066_
.sym 38152 $abc$16344$techmap\cores_0.$procmux$515_Y[15]_new_inv_
.sym 38153 $abc$16344$new_n2111_
.sym 38154 data[15]
.sym 38157 cores_0.dataIncDec
.sym 38158 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[14]
.sym 38160 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[14]
.sym 38163 $abc$16344$new_n2111_
.sym 38164 data[12]
.sym 38165 $abc$16344$new_n2066_
.sym 38166 $abc$16344$techmap\cores_0.$procmux$515_Y[12]_new_inv_
.sym 38169 $abc$16344$techmap\cores_0.$procmux$515_Y[18]_new_inv_
.sym 38170 $abc$16344$new_n2066_
.sym 38171 data[18]
.sym 38172 $abc$16344$new_n2111_
.sym 38175 $abc$16344$new_n2111_
.sym 38176 data[14]
.sym 38177 $abc$16344$techmap\cores_0.$procmux$515_Y[14]_new_inv_
.sym 38178 $abc$16344$new_n2066_
.sym 38181 cores_0.dataIncDec
.sym 38182 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[8]
.sym 38184 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[8]
.sym 38187 data[13]
.sym 38188 $abc$16344$new_n2066_
.sym 38189 $abc$16344$new_n2111_
.sym 38190 $abc$16344$techmap\cores_0.$procmux$515_Y[13]_new_inv_
.sym 38191 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38192 clk_$glb_clk
.sym 38194 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[16]
.sym 38195 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 38196 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[18]
.sym 38197 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[19]
.sym 38198 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[20]
.sym 38199 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[21]
.sym 38200 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[22]
.sym 38201 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[23]
.sym 38209 cores_1_io_dataOut[45]
.sym 38210 $abc$16344$techmap\cores_0.$procmux$515_Y[15]_new_inv_
.sym 38211 data[0]
.sym 38212 $abc$16344$new_n2066_
.sym 38214 data[18]
.sym 38215 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 38216 data[12]
.sym 38217 data[16]
.sym 38218 cores_0.fsm_data[23]
.sym 38221 $abc$16344$new_n2111_
.sym 38225 cores_0.fsm_data[14]
.sym 38226 data[23]
.sym 38237 $abc$16344$techmap\cores_0.$procmux$515_Y[23]_new_inv_
.sym 38238 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[19]
.sym 38239 $abc$16344$techmap\cores_0.$procmux$515_Y[22]_new_inv_
.sym 38241 $abc$16344$techmap\cores_0.$procmux$515_Y[16]_new_inv_
.sym 38243 data[17]
.sym 38246 cores_0.fsm_data[19]
.sym 38247 cores_0.fsm_data[18]
.sym 38251 $abc$16344$techmap\cores_0.$procmux$515_Y[17]_new_inv_
.sym 38252 data[23]
.sym 38253 cores_0.fsm_data[16]
.sym 38254 data[22]
.sym 38255 data[20]
.sym 38256 $abc$16344$new_n2111_
.sym 38257 $abc$16344$new_n2066_
.sym 38258 $abc$16344$techmap\cores_0.$procmux$515_Y[19]_new_inv_
.sym 38259 cores_0.fsm_data[17]
.sym 38262 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[19]
.sym 38263 data[16]
.sym 38264 cores_0.dataIncDec
.sym 38265 $abc$16344$techmap\cores_0.$procmux$515_Y[20]_new_inv_
.sym 38266 data[19]
.sym 38268 $abc$16344$techmap\cores_0.$procmux$515_Y[17]_new_inv_
.sym 38269 data[17]
.sym 38270 $abc$16344$new_n2066_
.sym 38271 $abc$16344$new_n2111_
.sym 38274 cores_0.fsm_data[17]
.sym 38275 cores_0.fsm_data[16]
.sym 38276 cores_0.fsm_data[18]
.sym 38277 cores_0.fsm_data[19]
.sym 38280 $abc$16344$techmap\cores_0.$procmux$515_Y[16]_new_inv_
.sym 38281 data[16]
.sym 38282 $abc$16344$new_n2066_
.sym 38283 $abc$16344$new_n2111_
.sym 38286 $abc$16344$new_n2111_
.sym 38287 data[19]
.sym 38288 $abc$16344$techmap\cores_0.$procmux$515_Y[19]_new_inv_
.sym 38289 $abc$16344$new_n2066_
.sym 38292 $abc$16344$new_n2066_
.sym 38293 data[23]
.sym 38294 $abc$16344$techmap\cores_0.$procmux$515_Y[23]_new_inv_
.sym 38295 $abc$16344$new_n2111_
.sym 38298 $abc$16344$new_n2111_
.sym 38299 $abc$16344$new_n2066_
.sym 38300 $abc$16344$techmap\cores_0.$procmux$515_Y[20]_new_inv_
.sym 38301 data[20]
.sym 38304 $abc$16344$new_n2066_
.sym 38305 $abc$16344$new_n2111_
.sym 38306 $abc$16344$techmap\cores_0.$procmux$515_Y[22]_new_inv_
.sym 38307 data[22]
.sym 38310 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[19]
.sym 38311 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[19]
.sym 38313 cores_0.dataIncDec
.sym 38314 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38315 clk_$glb_clk
.sym 38317 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[24]
.sym 38318 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[25]
.sym 38319 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[26]
.sym 38320 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[27]
.sym 38321 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[28]
.sym 38322 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[29]
.sym 38323 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[30]
.sym 38324 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[31]
.sym 38327 data[95]
.sym 38329 dataOut[78]
.sym 38333 dataOut[21]
.sym 38335 $abc$16344$techmap\cores_0.$procmux$515_Y[22]_new_inv_
.sym 38336 cores_1.fsm_data[78]
.sym 38341 data[24]
.sym 38342 data[35]
.sym 38345 data[28]
.sym 38346 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 38347 data[32]
.sym 38348 cores_0.fsm_data[20]
.sym 38350 cores_0.fsm_data[28]
.sym 38358 data[27]
.sym 38360 $abc$16344$techmap\cores_0.$procmux$515_Y[31]_new_inv_
.sym 38362 $abc$16344$techmap\cores_0.$procmux$515_Y[26]_new_inv_
.sym 38364 data[26]
.sym 38367 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[25]
.sym 38368 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[26]
.sym 38369 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[27]
.sym 38370 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[28]
.sym 38371 data[31]
.sym 38373 data[21]
.sym 38374 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 38375 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[25]
.sym 38376 $abc$16344$techmap\cores_0.$procmux$515_Y[27]_new_inv_
.sym 38377 $abc$16344$new_n2066_
.sym 38379 cores_0.dataIncDec
.sym 38381 $abc$16344$new_n2111_
.sym 38383 cores_0.dataIncDec
.sym 38384 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[26]
.sym 38385 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[27]
.sym 38386 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[28]
.sym 38389 cores_0.dataIncDec
.sym 38391 $abc$16344$techmap\cores_0.$procmux$515_Y[26]_new_inv_
.sym 38392 $abc$16344$new_n2066_
.sym 38393 data[26]
.sym 38394 $abc$16344$new_n2111_
.sym 38397 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[28]
.sym 38399 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[28]
.sym 38400 cores_0.dataIncDec
.sym 38403 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[27]
.sym 38405 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[27]
.sym 38406 cores_0.dataIncDec
.sym 38409 $abc$16344$new_n2066_
.sym 38410 $abc$16344$techmap\cores_0.$procmux$515_Y[31]_new_inv_
.sym 38411 $abc$16344$new_n2111_
.sym 38412 data[31]
.sym 38415 cores_0.dataIncDec
.sym 38416 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[26]
.sym 38418 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[26]
.sym 38421 $abc$16344$new_n2066_
.sym 38422 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 38423 $abc$16344$new_n2111_
.sym 38424 data[21]
.sym 38427 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[25]
.sym 38428 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[25]
.sym 38429 cores_0.dataIncDec
.sym 38433 $abc$16344$new_n2111_
.sym 38434 data[27]
.sym 38435 $abc$16344$new_n2066_
.sym 38436 $abc$16344$techmap\cores_0.$procmux$515_Y[27]_new_inv_
.sym 38437 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38438 clk_$glb_clk
.sym 38440 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[32]
.sym 38441 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 38442 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[34]
.sym 38443 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[35]
.sym 38444 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[36]
.sym 38445 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[37]
.sym 38446 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[38]
.sym 38447 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[39]
.sym 38452 cores_0.fsm_data[26]
.sym 38454 cores_0.fsm_data[21]
.sym 38456 $abc$16344$techmap\cores_0.$procmux$515_Y[31]_new_inv_
.sym 38458 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 38460 data[26]
.sym 38461 cores_1_io_dataOut[33]
.sym 38462 data[27]
.sym 38463 $PACKER_VCC_NET
.sym 38465 data[78]
.sym 38467 data[105]
.sym 38469 cores_0.dataIncDec
.sym 38471 data[55]
.sym 38473 cores_0.dataIncDec
.sym 38475 cores_0.dataIncDec
.sym 38481 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[32]
.sym 38482 cores_0.dataIncDec
.sym 38484 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[35]
.sym 38485 $abc$16344$techmap\cores_0.$procmux$515_Y[35]_new_inv_
.sym 38486 cores_0.fsm_data[36]
.sym 38487 $abc$16344$techmap\cores_0.$procmux$515_Y[25]_new_inv_
.sym 38490 $abc$16344$techmap\cores_0.$procmux$515_Y[28]_new_inv_
.sym 38494 cores_0.fsm_data[39]
.sym 38495 $abc$16344$new_n2066_
.sym 38497 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[32]
.sym 38498 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 38499 cores_0.fsm_data[38]
.sym 38500 data[25]
.sym 38501 data[24]
.sym 38502 data[35]
.sym 38505 data[28]
.sym 38506 $abc$16344$techmap\cores_0.$procmux$515_Y[32]_new_inv_
.sym 38507 data[32]
.sym 38508 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[35]
.sym 38511 cores_0.fsm_data[37]
.sym 38512 $abc$16344$new_n2111_
.sym 38514 $abc$16344$new_n2111_
.sym 38515 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 38516 data[24]
.sym 38517 $abc$16344$new_n2066_
.sym 38520 cores_0.dataIncDec
.sym 38521 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[32]
.sym 38523 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[32]
.sym 38526 $abc$16344$techmap\cores_0.$procmux$515_Y[28]_new_inv_
.sym 38527 $abc$16344$new_n2066_
.sym 38528 $abc$16344$new_n2111_
.sym 38529 data[28]
.sym 38532 cores_0.fsm_data[36]
.sym 38533 cores_0.fsm_data[39]
.sym 38534 cores_0.fsm_data[37]
.sym 38535 cores_0.fsm_data[38]
.sym 38538 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[35]
.sym 38539 cores_0.dataIncDec
.sym 38541 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[35]
.sym 38544 data[32]
.sym 38545 $abc$16344$new_n2111_
.sym 38546 $abc$16344$new_n2066_
.sym 38547 $abc$16344$techmap\cores_0.$procmux$515_Y[32]_new_inv_
.sym 38550 $abc$16344$new_n2111_
.sym 38551 $abc$16344$new_n2066_
.sym 38552 $abc$16344$techmap\cores_0.$procmux$515_Y[25]_new_inv_
.sym 38553 data[25]
.sym 38556 data[35]
.sym 38557 $abc$16344$new_n2111_
.sym 38558 $abc$16344$new_n2066_
.sym 38559 $abc$16344$techmap\cores_0.$procmux$515_Y[35]_new_inv_
.sym 38560 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38561 clk_$glb_clk
.sym 38563 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[40]
.sym 38564 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[41]
.sym 38565 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[42]
.sym 38566 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[43]
.sym 38567 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[44]
.sym 38568 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[45]
.sym 38569 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[46]
.sym 38570 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[47]
.sym 38575 cores_0_io_dataOut[32]
.sym 38578 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 38579 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 38580 data[30]
.sym 38582 cores_0.fsm_data[39]
.sym 38586 cores_0.fsm_data[39]
.sym 38589 cores_0.fsm_data[36]
.sym 38598 cores_0.dataIncDec
.sym 38606 data[36]
.sym 38607 $abc$16344$new_n2066_
.sym 38608 $abc$16344$techmap\cores_0.$procmux$515_Y[40]_new_inv_
.sym 38610 $abc$16344$techmap\cores_0.$procmux$515_Y[42]_new_inv_
.sym 38611 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 38612 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[40]
.sym 38613 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[41]
.sym 38615 data[34]
.sym 38617 data[42]
.sym 38619 $abc$16344$techmap\cores_0.$procmux$515_Y[55]_new_inv_
.sym 38620 $abc$16344$techmap\cores_0.$procmux$515_Y[41]_new_inv_
.sym 38621 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[41]
.sym 38624 $abc$16344$new_n2111_
.sym 38626 data[41]
.sym 38627 $abc$16344$new_n2111_
.sym 38628 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[40]
.sym 38629 data[40]
.sym 38631 data[55]
.sym 38632 $abc$16344$new_n2111_
.sym 38633 cores_0.dataIncDec
.sym 38635 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 38637 cores_0.dataIncDec
.sym 38638 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[41]
.sym 38639 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[41]
.sym 38643 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 38644 $abc$16344$new_n2111_
.sym 38645 $abc$16344$new_n2066_
.sym 38646 data[34]
.sym 38649 $abc$16344$techmap\cores_0.$procmux$515_Y[55]_new_inv_
.sym 38650 $abc$16344$new_n2111_
.sym 38651 data[55]
.sym 38652 $abc$16344$new_n2066_
.sym 38655 $abc$16344$new_n2066_
.sym 38656 $abc$16344$techmap\cores_0.$procmux$515_Y[41]_new_inv_
.sym 38657 $abc$16344$new_n2111_
.sym 38658 data[41]
.sym 38661 cores_0.dataIncDec
.sym 38662 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[40]
.sym 38664 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[40]
.sym 38667 $abc$16344$new_n2066_
.sym 38668 data[36]
.sym 38669 $abc$16344$new_n2111_
.sym 38670 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 38673 $abc$16344$techmap\cores_0.$procmux$515_Y[42]_new_inv_
.sym 38674 $abc$16344$new_n2066_
.sym 38675 data[42]
.sym 38676 $abc$16344$new_n2111_
.sym 38679 $abc$16344$new_n2111_
.sym 38680 data[40]
.sym 38681 $abc$16344$new_n2066_
.sym 38682 $abc$16344$techmap\cores_0.$procmux$515_Y[40]_new_inv_
.sym 38683 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38684 clk_$glb_clk
.sym 38686 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[48]
.sym 38687 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[49]
.sym 38688 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[50]
.sym 38689 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[51]
.sym 38690 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[52]
.sym 38691 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[53]
.sym 38692 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[54]
.sym 38693 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[55]
.sym 38701 data[34]
.sym 38702 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 38703 $abc$16344$new_n2066_
.sym 38705 cores_1.fsm_data[21]
.sym 38706 cores_0.fsm_data[41]
.sym 38711 cores_0.fsm_data[67]
.sym 38712 data[41]
.sym 38713 $abc$16344$new_n2111_
.sym 38714 data[53]
.sym 38715 cores_0_io_dataAddrValid
.sym 38718 data[52]
.sym 38719 data[67]
.sym 38721 cores_0_io_dataAddrValid
.sym 38728 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[49]
.sym 38729 cores_0.fsm_data[55]
.sym 38730 cores_0.fsm_data[41]
.sym 38731 cores_0.fsm_data[43]
.sym 38732 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[53]
.sym 38734 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[55]
.sym 38737 cores_0.fsm_data[52]
.sym 38738 cores_0.fsm_data[54]
.sym 38739 cores_0.fsm_data[53]
.sym 38740 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[52]
.sym 38741 cores_0.fsm_data[42]
.sym 38742 cores_0.fsm_data[40]
.sym 38744 cores_0.dataIncDec
.sym 38746 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[51]
.sym 38747 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[52]
.sym 38752 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[49]
.sym 38754 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[51]
.sym 38756 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[53]
.sym 38758 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[55]
.sym 38760 cores_0.fsm_data[40]
.sym 38761 cores_0.fsm_data[41]
.sym 38762 cores_0.fsm_data[43]
.sym 38763 cores_0.fsm_data[42]
.sym 38766 cores_0.fsm_data[53]
.sym 38767 cores_0.fsm_data[54]
.sym 38768 cores_0.fsm_data[52]
.sym 38769 cores_0.fsm_data[55]
.sym 38773 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[51]
.sym 38774 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[51]
.sym 38775 cores_0.dataIncDec
.sym 38778 cores_0.dataIncDec
.sym 38779 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[52]
.sym 38781 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[52]
.sym 38784 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[53]
.sym 38785 cores_0.dataIncDec
.sym 38787 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[53]
.sym 38790 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[49]
.sym 38792 cores_0.dataIncDec
.sym 38793 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[49]
.sym 38799 cores_0.fsm_data[52]
.sym 38802 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[55]
.sym 38803 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[55]
.sym 38804 cores_0.dataIncDec
.sym 38806 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 38807 clk_$glb_clk
.sym 38808 reset_$glb_sr
.sym 38809 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 38810 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[57]
.sym 38811 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[58]
.sym 38812 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[59]
.sym 38813 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[60]
.sym 38814 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[61]
.sym 38815 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[62]
.sym 38816 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[63]
.sym 38823 $abc$16344$techmap\cores_0.$procmux$515_Y[49]_new_inv_
.sym 38824 data[25]
.sym 38827 $abc$16344$techmap\cores_0.$procmux$515_Y[51]_new_inv_
.sym 38832 data[35]
.sym 38838 cores_0.fsm_data[28]
.sym 38839 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 38843 cores_1.fsm_data[88]
.sym 38844 dataWriteEnable
.sym 38850 data[57]
.sym 38851 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[57]
.sym 38852 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[58]
.sym 38854 $abc$16344$techmap\cores_0.$procmux$515_Y[53]_new_inv_
.sym 38861 $abc$16344$techmap\cores_0.$procmux$515_Y[52]_new_inv_
.sym 38862 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[60]
.sym 38863 $abc$16344$techmap\cores_0.$procmux$515_Y[67]_new_inv_
.sym 38865 $abc$16344$techmap\cores_0.$procmux$515_Y[57]_new_inv_
.sym 38866 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 38867 cores_0.dataIncDec
.sym 38869 $abc$16344$new_n2066_
.sym 38870 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[60]
.sym 38872 cores_0.dataIncDec
.sym 38873 $abc$16344$new_n2111_
.sym 38874 data[53]
.sym 38875 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[57]
.sym 38876 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[58]
.sym 38877 $abc$16344$new_n2066_
.sym 38878 data[52]
.sym 38879 data[67]
.sym 38881 data[54]
.sym 38883 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[60]
.sym 38885 cores_0.dataIncDec
.sym 38886 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[60]
.sym 38889 $abc$16344$new_n2111_
.sym 38890 data[57]
.sym 38891 $abc$16344$new_n2066_
.sym 38892 $abc$16344$techmap\cores_0.$procmux$515_Y[57]_new_inv_
.sym 38895 $abc$16344$techmap\cores_0.$procmux$515_Y[52]_new_inv_
.sym 38896 $abc$16344$new_n2111_
.sym 38897 $abc$16344$new_n2066_
.sym 38898 data[52]
.sym 38901 $abc$16344$new_n2111_
.sym 38902 data[54]
.sym 38903 $abc$16344$new_n2066_
.sym 38904 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 38907 $abc$16344$new_n2066_
.sym 38908 data[53]
.sym 38909 $abc$16344$techmap\cores_0.$procmux$515_Y[53]_new_inv_
.sym 38910 $abc$16344$new_n2111_
.sym 38914 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[58]
.sym 38915 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[58]
.sym 38916 cores_0.dataIncDec
.sym 38919 $abc$16344$techmap\cores_0.$procmux$515_Y[67]_new_inv_
.sym 38920 $abc$16344$new_n2111_
.sym 38921 data[67]
.sym 38922 $abc$16344$new_n2066_
.sym 38925 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[57]
.sym 38927 cores_0.dataIncDec
.sym 38928 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[57]
.sym 38929 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 38930 clk_$glb_clk
.sym 38932 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 38933 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[65]
.sym 38934 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[66]
.sym 38935 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[67]
.sym 38936 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[68]
.sym 38937 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[69]
.sym 38938 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[70]
.sym 38939 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[71]
.sym 38944 cores_1_io_dataOut[54]
.sym 38945 data[40]
.sym 38946 $PACKER_VCC_NET
.sym 38948 cores_1_io_dataOut[40]
.sym 38952 cores_1_io_dataOut[64]
.sym 38954 cores_0.fsm_data[53]
.sym 38956 cores_0.dataIncDec
.sym 38957 data[78]
.sym 38959 data[105]
.sym 38964 cores_0.dataIncDec
.sym 38966 cores_0.fsm_data[71]
.sym 38974 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[65]
.sym 38975 cores_0.dataIncDec
.sym 38976 cores_1.fsm_data[86]
.sym 38978 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[69]
.sym 38982 cores_0.dataIncDec
.sym 38984 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[67]
.sym 38987 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[70]
.sym 38988 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[71]
.sym 38990 cores_0.dataIncDec
.sym 38992 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[67]
.sym 38994 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[69]
.sym 38995 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[70]
.sym 38998 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[65]
.sym 39003 cores_1.fsm_data[88]
.sym 39004 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[71]
.sym 39006 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[71]
.sym 39007 cores_0.dataIncDec
.sym 39008 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[71]
.sym 39012 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[65]
.sym 39013 cores_0.dataIncDec
.sym 39015 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[65]
.sym 39021 cores_1.fsm_data[86]
.sym 39030 cores_0.dataIncDec
.sym 39031 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[69]
.sym 39033 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[69]
.sym 39036 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[67]
.sym 39037 cores_0.dataIncDec
.sym 39039 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[67]
.sym 39045 cores_1.fsm_data[88]
.sym 39048 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[70]
.sym 39049 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[70]
.sym 39051 cores_0.dataIncDec
.sym 39052 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 39053 clk_$glb_clk
.sym 39054 reset_$glb_sr
.sym 39055 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[72]
.sym 39056 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[73]
.sym 39057 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[74]
.sym 39058 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[75]
.sym 39059 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[76]
.sym 39060 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[77]
.sym 39061 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[78]
.sym 39062 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[79]
.sym 39064 data[66]
.sym 39069 $abc$16344$new_n2111_
.sym 39071 $abc$16344$techmap\cores_0.$procmux$515_Y[65]_new_inv_
.sym 39072 cores_1.fsm_data[86]
.sym 39073 data[75]
.sym 39075 data[47]
.sym 39077 data[46]
.sym 39078 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 39083 cores_0.fsm_data[69]
.sym 39084 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 39087 data[74]
.sym 39089 cores_0.fsm_data[80]
.sym 39096 cores_0.fsm_data[73]
.sym 39098 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[74]
.sym 39099 cores_0.fsm_data[79]
.sym 39100 cores_0.fsm_data[74]
.sym 39101 cores_0.fsm_data[71]
.sym 39102 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[78]
.sym 39103 data[70]
.sym 39105 $abc$16344$new_n2066_
.sym 39106 cores_0.fsm_data[72]
.sym 39108 cores_0.fsm_data[77]
.sym 39109 cores_0.fsm_data[69]
.sym 39110 cores_0.fsm_data[68]
.sym 39111 $abc$16344$techmap\cores_0.$procmux$515_Y[70]_new_inv_
.sym 39112 cores_0.fsm_data[76]
.sym 39113 cores_0.fsm_data[75]
.sym 39114 $abc$16344$techmap\cores_0.$procmux$515_Y[78]_new_inv_
.sym 39115 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 39116 cores_0.dataIncDec
.sym 39117 data[78]
.sym 39118 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[19]_new_inv_
.sym 39119 $abc$16344$new_n2111_
.sym 39120 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[17]_new_inv_
.sym 39122 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[74]
.sym 39123 cores_0.fsm_data[70]
.sym 39124 cores_0.dataIncDec
.sym 39125 cores_0.fsm_data[78]
.sym 39126 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[78]
.sym 39127 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[18]_new_inv_
.sym 39129 cores_0.fsm_data[70]
.sym 39130 cores_0.fsm_data[71]
.sym 39131 cores_0.fsm_data[69]
.sym 39132 cores_0.fsm_data[68]
.sym 39135 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[74]
.sym 39137 cores_0.dataIncDec
.sym 39138 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[74]
.sym 39141 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[78]
.sym 39142 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[78]
.sym 39143 cores_0.dataIncDec
.sym 39147 data[70]
.sym 39148 $abc$16344$new_n2066_
.sym 39149 $abc$16344$new_n2111_
.sym 39150 $abc$16344$techmap\cores_0.$procmux$515_Y[70]_new_inv_
.sym 39153 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[18]_new_inv_
.sym 39154 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 39155 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[19]_new_inv_
.sym 39156 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[17]_new_inv_
.sym 39159 data[78]
.sym 39160 $abc$16344$techmap\cores_0.$procmux$515_Y[78]_new_inv_
.sym 39161 $abc$16344$new_n2111_
.sym 39162 $abc$16344$new_n2066_
.sym 39165 cores_0.fsm_data[78]
.sym 39166 cores_0.fsm_data[77]
.sym 39167 cores_0.fsm_data[76]
.sym 39168 cores_0.fsm_data[79]
.sym 39171 cores_0.fsm_data[75]
.sym 39172 cores_0.fsm_data[73]
.sym 39173 cores_0.fsm_data[72]
.sym 39174 cores_0.fsm_data[74]
.sym 39175 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 39176 clk_$glb_clk
.sym 39178 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[80]
.sym 39179 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[81]
.sym 39180 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[82]
.sym 39181 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[83]
.sym 39182 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 39183 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[85]
.sym 39184 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[86]
.sym 39185 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[87]
.sym 39186 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 39189 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 39194 $abc$16344$new_n2066_
.sym 39195 $abc$16344$new_n2066_
.sym 39197 $PACKER_VCC_NET
.sym 39199 data[57]
.sym 39200 cores_0.fsm_data[73]
.sym 39201 $abc$16344$new_n2066_
.sym 39204 cores_0.fsm_data[84]
.sym 39205 cores_0.fsm_data[70]
.sym 39206 $abc$16344$new_n2111_
.sym 39207 $abc$16344$new_n2111_
.sym 39209 cores_0.fsm_data[95]
.sym 39213 $abc$16344$new_n2111_
.sym 39220 $abc$16344$techmap\cores_0.$procmux$515_Y[74]_new_inv_
.sym 39226 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[87]
.sym 39227 $abc$16344$techmap\cores_0.$procmux$515_Y[71]_new_inv_
.sym 39228 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[81]
.sym 39229 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[82]
.sym 39230 data[79]
.sym 39231 data[71]
.sym 39233 $abc$16344$techmap\cores_0.$procmux$515_Y[79]_new_inv_
.sym 39234 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[79]
.sym 39236 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[81]
.sym 39237 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[82]
.sym 39239 $abc$16344$new_n2066_
.sym 39240 cores_0.dataIncDec
.sym 39241 cores_0.dataIncDec
.sym 39242 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[87]
.sym 39243 data[87]
.sym 39244 $abc$16344$new_n2111_
.sym 39245 $abc$16344$techmap\cores_0.$procmux$515_Y[87]_new_inv_
.sym 39247 data[74]
.sym 39249 $abc$16344$new_n2066_
.sym 39250 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[79]
.sym 39252 cores_0.dataIncDec
.sym 39254 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[82]
.sym 39255 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[82]
.sym 39258 $abc$16344$techmap\cores_0.$procmux$515_Y[87]_new_inv_
.sym 39259 $abc$16344$new_n2111_
.sym 39260 data[87]
.sym 39261 $abc$16344$new_n2066_
.sym 39264 cores_0.dataIncDec
.sym 39265 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[87]
.sym 39267 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[87]
.sym 39270 $abc$16344$new_n2066_
.sym 39271 data[79]
.sym 39272 $abc$16344$techmap\cores_0.$procmux$515_Y[79]_new_inv_
.sym 39273 $abc$16344$new_n2111_
.sym 39276 $abc$16344$new_n2066_
.sym 39277 $abc$16344$techmap\cores_0.$procmux$515_Y[74]_new_inv_
.sym 39278 $abc$16344$new_n2111_
.sym 39279 data[74]
.sym 39282 $abc$16344$techmap\cores_0.$procmux$515_Y[71]_new_inv_
.sym 39283 $abc$16344$new_n2111_
.sym 39284 data[71]
.sym 39285 $abc$16344$new_n2066_
.sym 39288 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[81]
.sym 39289 cores_0.dataIncDec
.sym 39291 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[81]
.sym 39295 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[79]
.sym 39296 cores_0.dataIncDec
.sym 39297 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[79]
.sym 39298 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 39299 clk_$glb_clk
.sym 39301 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 39302 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[89]
.sym 39303 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[90]
.sym 39304 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[91]
.sym 39305 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[92]
.sym 39306 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[93]
.sym 39307 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[94]
.sym 39308 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[95]
.sym 39309 cores_1.fsm_data[71]
.sym 39313 cores_0_io_dataOut[83]
.sym 39314 cores_1.dataIncDec
.sym 39318 data[79]
.sym 39321 data[64]
.sym 39322 cores_1_io_dataOut[87]
.sym 39325 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 39327 cores_0.fsm_data[81]
.sym 39330 cores_0.fsm_data[111]
.sym 39331 cores_0.fsm_data[28]
.sym 39332 cores_0.fsm_data[71]
.sym 39334 cores_0.fsm_data[100]
.sym 39336 dataWriteEnable
.sym 39344 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[90]
.sym 39345 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[91]
.sym 39348 $abc$16344$techmap\cores_0.$procmux$515_Y[81]_new_inv_
.sym 39355 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[93]
.sym 39357 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[95]
.sym 39359 $abc$16344$new_n2066_
.sym 39361 $abc$16344$techmap\cores_0.$procmux$515_Y[95]_new_inv_
.sym 39362 data[81]
.sym 39363 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[93]
.sym 39364 data[95]
.sym 39365 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[95]
.sym 39366 $abc$16344$new_n2111_
.sym 39367 $abc$16344$new_n2111_
.sym 39368 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[90]
.sym 39369 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[91]
.sym 39370 $abc$16344$techmap\cores_0.$procmux$515_Y[91]_new_inv_
.sym 39371 cores_0.dataIncDec
.sym 39373 data[91]
.sym 39375 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[93]
.sym 39377 cores_0.dataIncDec
.sym 39378 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[93]
.sym 39381 $abc$16344$new_n2066_
.sym 39382 $abc$16344$new_n2111_
.sym 39383 $abc$16344$techmap\cores_0.$procmux$515_Y[95]_new_inv_
.sym 39384 data[95]
.sym 39387 cores_0.dataIncDec
.sym 39389 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[90]
.sym 39390 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[90]
.sym 39394 cores_0.dataIncDec
.sym 39395 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[95]
.sym 39396 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[95]
.sym 39399 cores_0.dataIncDec
.sym 39401 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[91]
.sym 39402 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[91]
.sym 39405 $abc$16344$new_n2066_
.sym 39406 $abc$16344$techmap\cores_0.$procmux$515_Y[81]_new_inv_
.sym 39407 $abc$16344$new_n2111_
.sym 39408 data[81]
.sym 39411 data[91]
.sym 39412 $abc$16344$new_n2066_
.sym 39413 $abc$16344$new_n2111_
.sym 39414 $abc$16344$techmap\cores_0.$procmux$515_Y[91]_new_inv_
.sym 39421 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 39422 clk_$glb_clk
.sym 39424 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[96]
.sym 39425 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[97]
.sym 39426 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[98]
.sym 39427 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[99]
.sym 39428 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[100]
.sym 39429 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[101]
.sym 39430 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[102]
.sym 39431 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[103]
.sym 39436 $abc$16344$techmap\cores_0.$procmux$515_Y[93]_new_inv_
.sym 39438 cores_0.fsm_data[90]
.sym 39439 data[83]
.sym 39442 $abc$16344$techmap\cores_0.$procmux$515_Y[90]_new_inv_
.sym 39444 cores_0.fsm_data[89]
.sym 39445 $PACKER_VCC_NET
.sym 39448 cores_0.fsm_data[104]
.sym 39452 data[105]
.sym 39458 data[103]
.sym 39459 data[91]
.sym 39465 data[103]
.sym 39468 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[103]
.sym 39470 data[102]
.sym 39471 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[102]
.sym 39472 $abc$16344$techmap\cores_0.$procmux$515_Y[100]_new_inv_
.sym 39473 data[111]
.sym 39474 data[100]
.sym 39476 $abc$16344$techmap\cores_0.$procmux$515_Y[111]_new_inv_
.sym 39477 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[100]
.sym 39478 $abc$16344$techmap\cores_0.$procmux$515_Y[103]_new_inv_
.sym 39479 $abc$16344$new_n2066_
.sym 39480 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[103]
.sym 39481 cores_0.dataIncDec
.sym 39482 $abc$16344$new_n2111_
.sym 39485 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[100]
.sym 39487 $abc$16344$new_n2111_
.sym 39488 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[111]
.sym 39490 $abc$16344$techmap\cores_0.$procmux$515_Y[102]_new_inv_
.sym 39495 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[102]
.sym 39496 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[111]
.sym 39498 $abc$16344$new_n2111_
.sym 39499 $abc$16344$new_n2066_
.sym 39500 $abc$16344$techmap\cores_0.$procmux$515_Y[111]_new_inv_
.sym 39501 data[111]
.sym 39504 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[102]
.sym 39505 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[102]
.sym 39507 cores_0.dataIncDec
.sym 39510 $abc$16344$new_n2111_
.sym 39511 $abc$16344$techmap\cores_0.$procmux$515_Y[100]_new_inv_
.sym 39512 data[100]
.sym 39513 $abc$16344$new_n2066_
.sym 39517 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[111]
.sym 39518 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[111]
.sym 39519 cores_0.dataIncDec
.sym 39522 $abc$16344$techmap\cores_0.$procmux$515_Y[102]_new_inv_
.sym 39523 $abc$16344$new_n2066_
.sym 39524 $abc$16344$new_n2111_
.sym 39525 data[102]
.sym 39529 cores_0.dataIncDec
.sym 39530 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[103]
.sym 39531 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[103]
.sym 39534 $abc$16344$techmap\cores_0.$procmux$515_Y[103]_new_inv_
.sym 39535 $abc$16344$new_n2111_
.sym 39536 data[103]
.sym 39537 $abc$16344$new_n2066_
.sym 39540 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[100]
.sym 39541 cores_0.dataIncDec
.sym 39543 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[100]
.sym 39544 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 39545 clk_$glb_clk
.sym 39547 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[104]
.sym 39548 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[105]
.sym 39549 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[106]
.sym 39550 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[107]
.sym 39551 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[108]
.sym 39552 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[109]
.sym 39553 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[110]
.sym 39554 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[111]
.sym 39556 data[100]
.sym 39563 cores_0.fsm_data[101]
.sym 39565 data[15]
.sym 39571 data[74]
.sym 39576 cores_0.dataIncDec
.sym 39577 cores_1.fsm_data[74]
.sym 39582 cores_0.dataIncDec
.sym 39588 cores_0.fsm_data[111]
.sym 39589 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[105]
.sym 39590 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[106]
.sym 39591 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[107]
.sym 39592 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[108]
.sym 39593 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[109]
.sym 39594 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[110]
.sym 39595 cores_0.fsm_data[109]
.sym 39596 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[104]
.sym 39597 cores_0.fsm_data[110]
.sym 39600 cores_0.dataIncDec
.sym 39602 cores_0.fsm_data[108]
.sym 39604 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[104]
.sym 39610 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[110]
.sym 39613 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[105]
.sym 39614 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[106]
.sym 39615 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[107]
.sym 39616 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[108]
.sym 39617 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[109]
.sym 39621 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[110]
.sym 39622 cores_0.dataIncDec
.sym 39623 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[110]
.sym 39627 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[108]
.sym 39629 cores_0.dataIncDec
.sym 39630 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[108]
.sym 39634 cores_0.dataIncDec
.sym 39635 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[107]
.sym 39636 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[107]
.sym 39639 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[109]
.sym 39640 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[109]
.sym 39641 cores_0.dataIncDec
.sym 39646 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[104]
.sym 39647 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[104]
.sym 39648 cores_0.dataIncDec
.sym 39651 cores_0.fsm_data[108]
.sym 39652 cores_0.fsm_data[111]
.sym 39653 cores_0.fsm_data[109]
.sym 39654 cores_0.fsm_data[110]
.sym 39657 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[106]
.sym 39658 cores_0.dataIncDec
.sym 39660 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[106]
.sym 39663 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[105]
.sym 39664 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[105]
.sym 39665 cores_0.dataIncDec
.sym 39670 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[112]
.sym 39671 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[113]
.sym 39672 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[114]
.sym 39673 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[115]
.sym 39674 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[116]
.sym 39675 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[117]
.sym 39676 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[118]
.sym 39677 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[119]
.sym 39685 $abc$16344$new_n2066_
.sym 39691 cores_0.fsm_data[109]
.sym 39692 $PACKER_VCC_NET
.sym 39695 cores_0.fsm_data[112]
.sym 39696 cores_0.fsm_data[117]
.sym 39698 cores_0.fsm_data[70]
.sym 39702 cores_0.fsm_data[95]
.sym 39705 cores_0.fsm_data[114]
.sym 39711 $abc$16344$techmap\cores_0.$procmux$515_Y[110]_new_inv_
.sym 39712 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[113]
.sym 39715 $abc$16344$techmap\cores_0.$procmux$515_Y[104]_new_inv_
.sym 39716 data[110]
.sym 39717 $abc$16344$techmap\cores_0.$procmux$515_Y[106]_new_inv_
.sym 39718 $abc$16344$techmap\cores_0.$procmux$515_Y[105]_new_inv_
.sym 39720 $abc$16344$techmap\cores_0.$procmux$515_Y[108]_new_inv_
.sym 39721 $abc$16344$techmap\cores_0.$procmux$515_Y[107]_new_inv_
.sym 39722 data[107]
.sym 39724 data[105]
.sym 39725 data[108]
.sym 39729 $abc$16344$new_n2111_
.sym 39730 $abc$16344$techmap\cores_0.$procmux$515_Y[113]_new_inv_
.sym 39734 data[104]
.sym 39736 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[113]
.sym 39737 $abc$16344$new_n2066_
.sym 39738 data[113]
.sym 39741 data[106]
.sym 39742 cores_0.dataIncDec
.sym 39744 $abc$16344$new_n2111_
.sym 39745 data[104]
.sym 39746 $abc$16344$techmap\cores_0.$procmux$515_Y[104]_new_inv_
.sym 39747 $abc$16344$new_n2066_
.sym 39750 data[110]
.sym 39751 $abc$16344$techmap\cores_0.$procmux$515_Y[110]_new_inv_
.sym 39752 $abc$16344$new_n2066_
.sym 39753 $abc$16344$new_n2111_
.sym 39756 data[105]
.sym 39757 $abc$16344$techmap\cores_0.$procmux$515_Y[105]_new_inv_
.sym 39758 $abc$16344$new_n2111_
.sym 39759 $abc$16344$new_n2066_
.sym 39763 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[113]
.sym 39764 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[113]
.sym 39765 cores_0.dataIncDec
.sym 39768 data[107]
.sym 39769 $abc$16344$techmap\cores_0.$procmux$515_Y[107]_new_inv_
.sym 39770 $abc$16344$new_n2111_
.sym 39771 $abc$16344$new_n2066_
.sym 39774 $abc$16344$new_n2066_
.sym 39775 $abc$16344$new_n2111_
.sym 39776 $abc$16344$techmap\cores_0.$procmux$515_Y[113]_new_inv_
.sym 39777 data[113]
.sym 39780 $abc$16344$new_n2111_
.sym 39781 $abc$16344$new_n2066_
.sym 39782 $abc$16344$techmap\cores_0.$procmux$515_Y[108]_new_inv_
.sym 39783 data[108]
.sym 39786 $abc$16344$new_n2066_
.sym 39787 $abc$16344$techmap\cores_0.$procmux$515_Y[106]_new_inv_
.sym 39788 data[106]
.sym 39789 $abc$16344$new_n2111_
.sym 39790 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 39791 clk_$glb_clk
.sym 39793 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[120]
.sym 39794 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[121]
.sym 39795 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[122]
.sym 39796 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[123]
.sym 39797 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[124]
.sym 39798 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[125]
.sym 39799 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[126]
.sym 39800 $abc$16344$techmap\cores_0.$procmux$515_Y[127]_new_inv_
.sym 39802 data[95]
.sym 39805 cores_0.fsm_data[116]
.sym 39806 cores_1.dataIncDec
.sym 39807 cores_1.dataIncDec
.sym 39808 data[107]
.sym 39811 data[99]
.sym 39813 cores_0.fsm_data[119]
.sym 39815 dataAddr
.sym 39816 cores_1_io_dataOut[61]
.sym 39818 cores_0.fsm_data[105]
.sym 39819 cores_0.fsm_data[115]
.sym 39820 data[104]
.sym 39822 cores_0.fsm_data[107]
.sym 39823 data[121]
.sym 39824 cores_0.fsm_data[113]
.sym 39825 cores_0.fsm_data[71]
.sym 39826 data[126]
.sym 39828 dataWriteEnable
.sym 39836 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[114]
.sym 39840 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[118]
.sym 39842 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[112]
.sym 39844 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[122]
.sym 39845 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[115]
.sym 39846 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[116]
.sym 39847 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[117]
.sym 39849 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[119]
.sym 39850 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[112]
.sym 39852 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[122]
.sym 39853 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[115]
.sym 39854 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[116]
.sym 39855 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[117]
.sym 39857 cores_0.dataIncDec
.sym 39860 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[114]
.sym 39864 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[118]
.sym 39865 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[119]
.sym 39868 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[115]
.sym 39869 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[115]
.sym 39870 cores_0.dataIncDec
.sym 39873 cores_0.dataIncDec
.sym 39875 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[116]
.sym 39876 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[116]
.sym 39880 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[122]
.sym 39881 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[122]
.sym 39882 cores_0.dataIncDec
.sym 39885 cores_0.dataIncDec
.sym 39886 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[114]
.sym 39887 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[114]
.sym 39891 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[119]
.sym 39892 cores_0.dataIncDec
.sym 39893 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[119]
.sym 39897 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[117]
.sym 39899 cores_0.dataIncDec
.sym 39900 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[117]
.sym 39904 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[112]
.sym 39905 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[112]
.sym 39906 cores_0.dataIncDec
.sym 39909 cores_0.dataIncDec
.sym 39910 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[118]
.sym 39911 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[118]
.sym 39916 cores_0.fsm_data[112]
.sym 39917 cores_0.fsm_data[120]
.sym 39918 cores_0.fsm_data[126]
.sym 39919 cores_0.fsm_data[121]
.sym 39920 cores_0.fsm_data[123]
.sym 39921 cores_0.fsm_data[114]
.sym 39922 cores_0.fsm_data[127]
.sym 39923 cores_0.fsm_data[115]
.sym 39928 $PACKER_VCC_NET
.sym 39932 cores_1_io_dataOut[84]
.sym 39934 cores_1_io_dataOut[25]
.sym 39937 dataOut[111]
.sym 39940 data[123]
.sym 39942 data[103]
.sym 39943 cores_0.fsm_data[114]
.sym 39946 cores_0.fsm_data[118]
.sym 39948 cores_0.fsm_data[104]
.sym 39949 cores_0.fsm_data[112]
.sym 39951 cores_1_io_dataOut[104]
.sym 39958 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[121]
.sym 39959 $abc$16344$techmap\cores_0.$procmux$515_Y[122]_new_inv_
.sym 39960 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[123]
.sym 39961 data[117]
.sym 39962 $abc$16344$techmap\cores_0.$procmux$515_Y[117]_new_inv_
.sym 39963 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[126]
.sym 39964 $abc$16344$techmap\cores_0.$procmux$515_Y[118]_new_inv_
.sym 39966 $abc$16344$new_n2111_
.sym 39969 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[124]
.sym 39970 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[125]
.sym 39977 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[124]
.sym 39978 cores_0.dataIncDec
.sym 39979 data[118]
.sym 39981 data[122]
.sym 39982 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[121]
.sym 39983 $abc$16344$new_n2066_
.sym 39984 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[123]
.sym 39986 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[125]
.sym 39987 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[126]
.sym 39990 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[126]
.sym 39991 cores_0.dataIncDec
.sym 39993 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[126]
.sym 39996 $abc$16344$new_n2066_
.sym 39997 $abc$16344$new_n2111_
.sym 39998 $abc$16344$techmap\cores_0.$procmux$515_Y[117]_new_inv_
.sym 39999 data[117]
.sym 40002 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[121]
.sym 40003 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[121]
.sym 40005 cores_0.dataIncDec
.sym 40008 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[123]
.sym 40010 cores_0.dataIncDec
.sym 40011 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[123]
.sym 40014 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[125]
.sym 40015 cores_0.dataIncDec
.sym 40016 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[125]
.sym 40020 data[122]
.sym 40021 $abc$16344$techmap\cores_0.$procmux$515_Y[122]_new_inv_
.sym 40022 $abc$16344$new_n2066_
.sym 40023 $abc$16344$new_n2111_
.sym 40027 cores_0.dataIncDec
.sym 40028 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[124]
.sym 40029 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[124]
.sym 40032 $abc$16344$techmap\cores_0.$procmux$515_Y[118]_new_inv_
.sym 40033 $abc$16344$new_n2111_
.sym 40034 $abc$16344$new_n2066_
.sym 40035 data[118]
.sym 40036 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 40037 clk_$glb_clk
.sym 40039 cores_0_io_dataOut[112]
.sym 40040 cores_0_io_dataOut[120]
.sym 40041 cores_0_io_dataOut[105]
.sym 40042 cores_0_io_dataOut[116]
.sym 40043 cores_0_io_dataOut[118]
.sym 40044 cores_0_io_dataOut[71]
.sym 40045 cores_0_io_dataOut[121]
.sym 40046 cores_0_io_dataOut[122]
.sym 40051 data[127]
.sym 40052 $abc$16344$new_n2111_
.sym 40053 cores_0_io_dataOut[79]
.sym 40054 cores_0.fsm_data[121]
.sym 40055 cores_0.fsm_data[117]
.sym 40057 cores_0_io_dataOut[95]
.sym 40059 $abc$16344$new_n2111_
.sym 40061 cores_0_io_dataOut[42]
.sym 40062 cores_0.fsm_data[126]
.sym 40063 data[74]
.sym 40066 data[112]
.sym 40067 data[110]
.sym 40069 cores_1.fsm_data[74]
.sym 40070 cores_0_io_dataOut[122]
.sym 40074 cores_0_io_dataOut[120]
.sym 40082 cores_0.fsm_data[126]
.sym 40085 cores_0.fsm_data[122]
.sym 40086 cores_0.fsm_data[127]
.sym 40087 cores_0.fsm_data[84]
.sym 40088 cores_0.fsm_data[112]
.sym 40089 cores_0.fsm_data[120]
.sym 40091 cores_0.fsm_data[121]
.sym 40092 cores_0.fsm_data[123]
.sym 40093 cores_0.fsm_data[114]
.sym 40094 cores_0.fsm_data[113]
.sym 40095 cores_0.fsm_data[115]
.sym 40099 cores_0.fsm_data[125]
.sym 40102 cores_0.fsm_data[61]
.sym 40106 cores_0.fsm_data[124]
.sym 40108 cores_0.fsm_data[104]
.sym 40114 cores_0.fsm_data[113]
.sym 40119 cores_0.fsm_data[123]
.sym 40120 cores_0.fsm_data[121]
.sym 40121 cores_0.fsm_data[122]
.sym 40122 cores_0.fsm_data[120]
.sym 40125 cores_0.fsm_data[127]
.sym 40133 cores_0.fsm_data[84]
.sym 40137 cores_0.fsm_data[127]
.sym 40138 cores_0.fsm_data[125]
.sym 40139 cores_0.fsm_data[126]
.sym 40140 cores_0.fsm_data[124]
.sym 40143 cores_0.fsm_data[112]
.sym 40144 cores_0.fsm_data[115]
.sym 40145 cores_0.fsm_data[113]
.sym 40146 cores_0.fsm_data[114]
.sym 40150 cores_0.fsm_data[104]
.sym 40156 cores_0.fsm_data[61]
.sym 40159 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 40160 clk_$glb_clk
.sym 40161 reset_$glb_sr
.sym 40162 cores_1_io_dataOut[113]
.sym 40163 cores_1_io_dataOut[120]
.sym 40164 cores_1_io_dataOut[74]
.sym 40165 cores_1_io_dataOut[121]
.sym 40166 cores_1_io_dataOut[127]
.sym 40167 cores_1_io_dataOut[71]
.sym 40169 cores_1_io_dataOut[44]
.sym 40178 cores_0.fsm_data[116]
.sym 40180 cores_0_io_dataOut[123]
.sym 40186 cores_0.fsm_data[70]
.sym 40193 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 40194 dataOut[113]
.sym 40196 dataOut[84]
.sym 40203 cores_0_io_dataOut[113]
.sym 40206 cores_0_io_dataOut[84]
.sym 40208 cores_0_io_dataAddrValid
.sym 40209 cores_0_io_dataOut[104]
.sym 40210 cores_0_io_dataOut[61]
.sym 40211 cores_0_io_dataOut[112]
.sym 40212 cores_1_io_dataOut[112]
.sym 40213 cores_0_io_dataOut[127]
.sym 40214 cores_1_io_dataOut[61]
.sym 40218 cores_1_io_dataOut[84]
.sym 40219 cores_1_io_dataOut[113]
.sym 40221 cores_1_io_dataOut[104]
.sym 40223 cores_1_io_dataOut[127]
.sym 40236 cores_0_io_dataOut[113]
.sym 40238 cores_1_io_dataOut[113]
.sym 40239 cores_0_io_dataAddrValid
.sym 40242 cores_0_io_dataOut[84]
.sym 40244 cores_0_io_dataAddrValid
.sym 40245 cores_1_io_dataOut[84]
.sym 40249 cores_0_io_dataOut[112]
.sym 40250 cores_1_io_dataOut[112]
.sym 40251 cores_0_io_dataAddrValid
.sym 40254 cores_0_io_dataAddrValid
.sym 40255 cores_1_io_dataOut[104]
.sym 40257 cores_0_io_dataOut[104]
.sym 40260 cores_1_io_dataOut[127]
.sym 40261 cores_0_io_dataAddrValid
.sym 40263 cores_0_io_dataOut[127]
.sym 40278 cores_0_io_dataOut[61]
.sym 40280 cores_0_io_dataAddrValid
.sym 40281 cores_1_io_dataOut[61]
.sym 40283 clk_$glb_clk
.sym 40285 dataOut[121]
.sym 40291 dataOut[120]
.sym 40292 dataOut[71]
.sym 40297 data[125]
.sym 40298 cores_0.fsm_data[119]
.sym 40300 cores_1.fsm_data[113]
.sym 40303 dataOut[112]
.sym 40304 cores_1.fsm_data[44]
.sym 40305 dataOut[104]
.sym 40306 data[122]
.sym 40308 cores_1_io_dataOut[112]
.sym 40310 data[119]
.sym 40312 dataWriteEnable
.sym 40314 data[121]
.sym 40315 data[113]
.sym 40316 data[104]
.sym 40318 data[126]
.sym 40320 dataOut[61]
.sym 40328 dataMem[1][124]
.sym 40330 dataMem[1][110]
.sym 40331 dataMem[1][127]
.sym 40332 dataMem[1][61]
.sym 40333 dataMem[1][15]
.sym 40337 dataAddr
.sym 40338 dataMem[1][113]
.sym 40339 dataMem[1][71]
.sym 40340 dataMem[1][74]
.sym 40342 dataMem[0][74]
.sym 40343 dataMem[0][113]
.sym 40346 dataMem[0][15]
.sym 40347 dataMem[0][71]
.sym 40349 dataMem[0][61]
.sym 40350 dataMem[0][127]
.sym 40352 dataMem[0][124]
.sym 40353 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 40354 dataMem[0][110]
.sym 40359 dataMem[0][74]
.sym 40361 dataAddr
.sym 40362 dataMem[1][74]
.sym 40365 dataMem[1][127]
.sym 40367 dataMem[0][127]
.sym 40368 dataAddr
.sym 40371 dataAddr
.sym 40372 dataMem[0][110]
.sym 40373 dataMem[1][110]
.sym 40377 dataMem[0][124]
.sym 40378 dataAddr
.sym 40380 dataMem[1][124]
.sym 40383 dataMem[1][61]
.sym 40384 dataMem[0][61]
.sym 40385 dataAddr
.sym 40389 dataMem[0][71]
.sym 40390 dataAddr
.sym 40392 dataMem[1][71]
.sym 40395 dataAddr
.sym 40396 dataMem[1][15]
.sym 40397 dataMem[0][15]
.sym 40401 dataMem[1][113]
.sym 40403 dataMem[0][113]
.sym 40404 dataAddr
.sym 40405 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 40406 clk_$glb_clk
.sym 40407 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 40408 dataMem[0][126]
.sym 40409 dataMem[0][113]
.sym 40411 dataMem[0][121]
.sym 40412 dataMem[0][84]
.sym 40413 dataMem[0][71]
.sym 40414 dataMem[0][119]
.sym 40415 dataMem[0][61]
.sym 40421 dataOut[120]
.sym 40422 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 40423 cores_1._zz_10_
.sym 40424 data[127]
.sym 40427 dataOut[121]
.sym 40429 cores_1._zz_10_
.sym 40430 data[61]
.sym 40431 cores_0_io_dataAddrValid
.sym 40435 data[124]
.sym 40438 data[103]
.sym 40441 dataAddr
.sym 40464 dataOut[71]
.sym 40466 dataOut[113]
.sym 40468 dataOut[84]
.sym 40476 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 40480 dataOut[61]
.sym 40500 dataOut[84]
.sym 40509 dataOut[113]
.sym 40515 dataOut[71]
.sym 40520 dataOut[61]
.sym 40528 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 40529 clk_$glb_clk
.sym 40531 data[119]
.sym 40532 data[103]
.sym 40533 data[121]
.sym 40534 data[104]
.sym 40535 data[126]
.sym 40536 data[112]
.sym 40537 data[84]
.sym 40538 data[59]
.sym 40549 cores_0_io_dataOut[90]
.sym 40554 dataWriteAck
.sym 40558 data[112]
.sym 40574 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 40575 dataOut[104]
.sym 40581 dataOut[112]
.sym 40629 dataOut[112]
.sym 40637 dataOut[104]
.sym 40651 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 40652 clk_$glb_clk
.sym 40654 dataMem[0][58]
.sym 40667 data[84]
.sym 40695 dataOut[121]
.sym 40697 dataOut[112]
.sym 40701 dataOut[104]
.sym 40709 cores_1._zz_10_
.sym 40710 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 40722 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 40728 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 40731 cores_1._zz_10_
.sym 40735 dataOut[112]
.sym 40742 dataOut[121]
.sym 40752 dataOut[104]
.sym 40774 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 40775 clk_$glb_clk
.sym 40799 dataOut[58]
.sym 41281 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 41374 dataOut[19]
.sym 41404 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 41428 dataOut[17]
.sym 41429 cores_0.fsm_data[1]
.sym 41434 dataOut[13]
.sym 41435 cores_0_io_dataOut[7]
.sym 41436 dataOut[6]
.sym 41438 cores_0.fsm_data[4]
.sym 41457 dataOut[6]
.sym 41462 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 41463 dataOut[13]
.sym 41490 dataOut[13]
.sym 41529 dataOut[6]
.sym 41530 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 41531 clk_$glb_clk
.sym 41533 cores_0_io_dataOut[4]
.sym 41538 cores_0_io_dataOut[19]
.sym 41540 cores_0_io_dataOut[1]
.sym 41565 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 41592 dataOut[13]
.sym 41593 dataOut[6]
.sym 41594 dataOut[17]
.sym 41601 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 41628 dataOut[13]
.sym 41639 dataOut[6]
.sym 41645 dataOut[17]
.sym 41653 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 41654 clk_$glb_clk
.sym 41656 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[1]
.sym 41658 dataOut[13]
.sym 41659 dataOut[6]
.sym 41661 dataOut[14]
.sym 41675 data[105]
.sym 41677 cores_0.fsm_data[19]
.sym 41681 cores_0.fsm_data[18]
.sym 41682 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 41683 dataOut[14]
.sym 41687 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 41689 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 41699 cores_0.fsm_data[6]
.sym 41701 cores_0.fsm_data[1]
.sym 41702 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[5]
.sym 41703 cores_0.fsm_data[7]
.sym 41707 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[2]
.sym 41711 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 41713 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[1]
.sym 41714 cores_0.fsm_data[9]
.sym 41716 cores_0.dataIncDec
.sym 41719 cores_0.fsm_data[0]
.sym 41721 cores_0.fsm_data[8]
.sym 41725 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 41726 cores_0.dataIncDec
.sym 41727 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[1]
.sym 41733 cores_0.fsm_data[9]
.sym 41736 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 41737 cores_0.dataIncDec
.sym 41738 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[5]
.sym 41745 cores_0.fsm_data[8]
.sym 41751 cores_0.fsm_data[7]
.sym 41755 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[2]
.sym 41756 cores_0.dataIncDec
.sym 41757 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 41763 cores_0.fsm_data[6]
.sym 41766 cores_0.fsm_data[0]
.sym 41768 cores_0.fsm_data[1]
.sym 41772 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[1]
.sym 41773 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[1]
.sym 41774 cores_0.dataIncDec
.sym 41776 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 41777 clk_$glb_clk
.sym 41778 reset_$glb_sr
.sym 41779 cores_0_io_dataOut[13]
.sym 41781 cores_0_io_dataOut[23]
.sym 41783 cores_0_io_dataOut[18]
.sym 41784 cores_0_io_dataOut[12]
.sym 41786 cores_0_io_dataOut[14]
.sym 41791 cores_0_io_dataOut[9]
.sym 41796 cores_0_io_dataAddrValid
.sym 41797 cores_0_io_dataOut[8]
.sym 41799 dataOut[1]
.sym 41801 data[17]
.sym 41807 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 41814 cores_0.fsm_data[22]
.sym 41830 cores_0.fsm_data[3]
.sym 41834 cores_0.fsm_data[0]
.sym 41836 cores_0.fsm_data[5]
.sym 41842 cores_0.fsm_data[7]
.sym 41845 cores_0.fsm_data[2]
.sym 41846 cores_0.fsm_data[6]
.sym 41848 cores_0.fsm_data[1]
.sym 41849 cores_0.fsm_data[4]
.sym 41852 $nextpnr_ICESTORM_LC_3$O
.sym 41854 cores_0.fsm_data[0]
.sym 41858 $auto$alumacc.cc:474:replace_alu$860.C[2]
.sym 41861 cores_0.fsm_data[1]
.sym 41864 $auto$alumacc.cc:474:replace_alu$860.C[3]
.sym 41867 cores_0.fsm_data[2]
.sym 41868 $auto$alumacc.cc:474:replace_alu$860.C[2]
.sym 41870 $auto$alumacc.cc:474:replace_alu$860.C[4]
.sym 41873 cores_0.fsm_data[3]
.sym 41874 $auto$alumacc.cc:474:replace_alu$860.C[3]
.sym 41876 $auto$alumacc.cc:474:replace_alu$860.C[5]
.sym 41879 cores_0.fsm_data[4]
.sym 41880 $auto$alumacc.cc:474:replace_alu$860.C[4]
.sym 41882 $auto$alumacc.cc:474:replace_alu$860.C[6]
.sym 41884 cores_0.fsm_data[5]
.sym 41886 $auto$alumacc.cc:474:replace_alu$860.C[5]
.sym 41888 $auto$alumacc.cc:474:replace_alu$860.C[7]
.sym 41890 cores_0.fsm_data[6]
.sym 41892 $auto$alumacc.cc:474:replace_alu$860.C[6]
.sym 41894 $auto$alumacc.cc:474:replace_alu$860.C[8]
.sym 41896 cores_0.fsm_data[7]
.sym 41898 $auto$alumacc.cc:474:replace_alu$860.C[7]
.sym 41902 cores_0_io_dataOut[22]
.sym 41904 $abc$16344$techmap\cores_0.$procmux$515_Y[12]_new_inv_
.sym 41905 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 41906 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 41907 $abc$16344$techmap\cores_0.$procmux$515_Y[15]_new_inv_
.sym 41908 cores_0_io_dataOut[30]
.sym 41915 cores_0.fsm_data[23]
.sym 41917 cores_0.fsm_data[14]
.sym 41919 data[23]
.sym 41920 cores_0.fsm_data[5]
.sym 41922 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 41923 data[19]
.sym 41934 cores_1_io_dataOut[17]
.sym 41935 cores_0.fsm_data[30]
.sym 41938 $auto$alumacc.cc:474:replace_alu$860.C[8]
.sym 41944 cores_0.fsm_data[15]
.sym 41946 cores_0.fsm_data[12]
.sym 41948 cores_0.fsm_data[14]
.sym 41950 cores_0.fsm_data[13]
.sym 41960 cores_0.fsm_data[9]
.sym 41967 cores_0.fsm_data[8]
.sym 41971 cores_0.fsm_data[10]
.sym 41974 cores_0.fsm_data[11]
.sym 41975 $auto$alumacc.cc:474:replace_alu$860.C[9]
.sym 41977 cores_0.fsm_data[8]
.sym 41979 $auto$alumacc.cc:474:replace_alu$860.C[8]
.sym 41981 $auto$alumacc.cc:474:replace_alu$860.C[10]
.sym 41984 cores_0.fsm_data[9]
.sym 41985 $auto$alumacc.cc:474:replace_alu$860.C[9]
.sym 41987 $auto$alumacc.cc:474:replace_alu$860.C[11]
.sym 41989 cores_0.fsm_data[10]
.sym 41991 $auto$alumacc.cc:474:replace_alu$860.C[10]
.sym 41993 $auto$alumacc.cc:474:replace_alu$860.C[12]
.sym 41995 cores_0.fsm_data[11]
.sym 41997 $auto$alumacc.cc:474:replace_alu$860.C[11]
.sym 41999 $auto$alumacc.cc:474:replace_alu$860.C[13]
.sym 42001 cores_0.fsm_data[12]
.sym 42003 $auto$alumacc.cc:474:replace_alu$860.C[12]
.sym 42005 $auto$alumacc.cc:474:replace_alu$860.C[14]
.sym 42008 cores_0.fsm_data[13]
.sym 42009 $auto$alumacc.cc:474:replace_alu$860.C[13]
.sym 42011 $auto$alumacc.cc:474:replace_alu$860.C[15]
.sym 42013 cores_0.fsm_data[14]
.sym 42015 $auto$alumacc.cc:474:replace_alu$860.C[14]
.sym 42017 $auto$alumacc.cc:474:replace_alu$860.C[16]
.sym 42020 cores_0.fsm_data[15]
.sym 42021 $auto$alumacc.cc:474:replace_alu$860.C[15]
.sym 42026 cores_1_io_dataOut[11]
.sym 42027 cores_1_io_dataOut[17]
.sym 42028 cores_1_io_dataOut[78]
.sym 42029 cores_1_io_dataOut[55]
.sym 42030 $abc$16344$techmap\cores_0.$procmux$515_Y[23]_new_inv_
.sym 42031 $abc$16344$techmap\cores_0.$procmux$515_Y[22]_new_inv_
.sym 42032 $abc$16344$techmap\cores_0.$procmux$515_Y[16]_new_inv_
.sym 42038 cores_0_io_dataOut[30]
.sym 42039 data[6]
.sym 42043 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 42044 cores_0.fsm_data[2]
.sym 42045 cores_0.fsm_data[20]
.sym 42046 cores_1.dataIncDec
.sym 42050 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 42053 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 42057 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 42058 cores_0.fsm_data[37]
.sym 42061 $auto$alumacc.cc:474:replace_alu$860.C[16]
.sym 42066 cores_0.fsm_data[17]
.sym 42068 cores_0.fsm_data[16]
.sym 42070 cores_0.fsm_data[23]
.sym 42071 cores_0.fsm_data[20]
.sym 42072 cores_0.fsm_data[22]
.sym 42077 cores_0.fsm_data[19]
.sym 42086 cores_0.fsm_data[18]
.sym 42095 cores_0.fsm_data[21]
.sym 42098 $auto$alumacc.cc:474:replace_alu$860.C[17]
.sym 42101 cores_0.fsm_data[16]
.sym 42102 $auto$alumacc.cc:474:replace_alu$860.C[16]
.sym 42104 $auto$alumacc.cc:474:replace_alu$860.C[18]
.sym 42106 cores_0.fsm_data[17]
.sym 42108 $auto$alumacc.cc:474:replace_alu$860.C[17]
.sym 42110 $auto$alumacc.cc:474:replace_alu$860.C[19]
.sym 42113 cores_0.fsm_data[18]
.sym 42114 $auto$alumacc.cc:474:replace_alu$860.C[18]
.sym 42116 $auto$alumacc.cc:474:replace_alu$860.C[20]
.sym 42118 cores_0.fsm_data[19]
.sym 42120 $auto$alumacc.cc:474:replace_alu$860.C[19]
.sym 42122 $auto$alumacc.cc:474:replace_alu$860.C[21]
.sym 42124 cores_0.fsm_data[20]
.sym 42126 $auto$alumacc.cc:474:replace_alu$860.C[20]
.sym 42128 $auto$alumacc.cc:474:replace_alu$860.C[22]
.sym 42130 cores_0.fsm_data[21]
.sym 42132 $auto$alumacc.cc:474:replace_alu$860.C[21]
.sym 42134 $auto$alumacc.cc:474:replace_alu$860.C[23]
.sym 42137 cores_0.fsm_data[22]
.sym 42138 $auto$alumacc.cc:474:replace_alu$860.C[22]
.sym 42140 $auto$alumacc.cc:474:replace_alu$860.C[24]
.sym 42142 cores_0.fsm_data[23]
.sym 42144 $auto$alumacc.cc:474:replace_alu$860.C[23]
.sym 42148 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 42150 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 42151 cores_0_io_dataOut[36]
.sym 42152 cores_0_io_dataOut[37]
.sym 42153 $abc$16344$techmap\cores_0.$procmux$515_Y[31]_new_inv_
.sym 42154 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 42160 data[2]
.sym 42163 cores_1_io_dataOut[78]
.sym 42164 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 42165 cores_0.dataIncDec
.sym 42168 data[78]
.sym 42169 cores_1_io_dataOut[11]
.sym 42171 cores_0.dataIncDec
.sym 42175 data[98]
.sym 42184 $auto$alumacc.cc:474:replace_alu$860.C[24]
.sym 42190 cores_0.fsm_data[29]
.sym 42196 cores_0.fsm_data[27]
.sym 42197 cores_0.fsm_data[26]
.sym 42200 cores_0.fsm_data[31]
.sym 42205 cores_0.fsm_data[24]
.sym 42215 cores_0.fsm_data[28]
.sym 42219 cores_0.fsm_data[25]
.sym 42220 cores_0.fsm_data[30]
.sym 42221 $auto$alumacc.cc:474:replace_alu$860.C[25]
.sym 42224 cores_0.fsm_data[24]
.sym 42225 $auto$alumacc.cc:474:replace_alu$860.C[24]
.sym 42227 $auto$alumacc.cc:474:replace_alu$860.C[26]
.sym 42230 cores_0.fsm_data[25]
.sym 42231 $auto$alumacc.cc:474:replace_alu$860.C[25]
.sym 42233 $auto$alumacc.cc:474:replace_alu$860.C[27]
.sym 42235 cores_0.fsm_data[26]
.sym 42237 $auto$alumacc.cc:474:replace_alu$860.C[26]
.sym 42239 $auto$alumacc.cc:474:replace_alu$860.C[28]
.sym 42242 cores_0.fsm_data[27]
.sym 42243 $auto$alumacc.cc:474:replace_alu$860.C[27]
.sym 42245 $auto$alumacc.cc:474:replace_alu$860.C[29]
.sym 42247 cores_0.fsm_data[28]
.sym 42249 $auto$alumacc.cc:474:replace_alu$860.C[28]
.sym 42251 $auto$alumacc.cc:474:replace_alu$860.C[30]
.sym 42254 cores_0.fsm_data[29]
.sym 42255 $auto$alumacc.cc:474:replace_alu$860.C[29]
.sym 42257 $auto$alumacc.cc:474:replace_alu$860.C[31]
.sym 42260 cores_0.fsm_data[30]
.sym 42261 $auto$alumacc.cc:474:replace_alu$860.C[30]
.sym 42263 $auto$alumacc.cc:474:replace_alu$860.C[32]
.sym 42265 cores_0.fsm_data[31]
.sym 42267 $auto$alumacc.cc:474:replace_alu$860.C[31]
.sym 42271 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 42272 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 42273 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 42274 dataOut[37]
.sym 42275 $abc$16344$techmap\cores_1.$procmux$269_Y[21]_new_inv_
.sym 42276 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 42277 $abc$16344$techmap\cores_1.$procmux$269_Y[22]_new_inv_
.sym 42278 $abc$16344$techmap\cores_0.$procmux$515_Y[38]_new_inv_
.sym 42283 cores_0.dataIncDec
.sym 42284 cores_0.fsm_data[29]
.sym 42285 cores_0.dataIncDec
.sym 42288 cores_0.fsm_data[36]
.sym 42290 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 42291 dataOut[21]
.sym 42293 data[20]
.sym 42295 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 42296 cores_0.fsm_data[38]
.sym 42304 cores_0.fsm_data[46]
.sym 42307 $auto$alumacc.cc:474:replace_alu$860.C[32]
.sym 42314 cores_0.fsm_data[37]
.sym 42316 cores_0.fsm_data[39]
.sym 42319 cores_0.fsm_data[35]
.sym 42320 cores_0.fsm_data[38]
.sym 42325 cores_0.fsm_data[32]
.sym 42329 cores_0.fsm_data[34]
.sym 42340 cores_0.fsm_data[33]
.sym 42341 cores_0.fsm_data[36]
.sym 42344 $auto$alumacc.cc:474:replace_alu$860.C[33]
.sym 42347 cores_0.fsm_data[32]
.sym 42348 $auto$alumacc.cc:474:replace_alu$860.C[32]
.sym 42350 $auto$alumacc.cc:474:replace_alu$860.C[34]
.sym 42353 cores_0.fsm_data[33]
.sym 42354 $auto$alumacc.cc:474:replace_alu$860.C[33]
.sym 42356 $auto$alumacc.cc:474:replace_alu$860.C[35]
.sym 42358 cores_0.fsm_data[34]
.sym 42360 $auto$alumacc.cc:474:replace_alu$860.C[34]
.sym 42362 $auto$alumacc.cc:474:replace_alu$860.C[36]
.sym 42365 cores_0.fsm_data[35]
.sym 42366 $auto$alumacc.cc:474:replace_alu$860.C[35]
.sym 42368 $auto$alumacc.cc:474:replace_alu$860.C[37]
.sym 42371 cores_0.fsm_data[36]
.sym 42372 $auto$alumacc.cc:474:replace_alu$860.C[36]
.sym 42374 $auto$alumacc.cc:474:replace_alu$860.C[38]
.sym 42376 cores_0.fsm_data[37]
.sym 42378 $auto$alumacc.cc:474:replace_alu$860.C[37]
.sym 42380 $auto$alumacc.cc:474:replace_alu$860.C[39]
.sym 42382 cores_0.fsm_data[38]
.sym 42384 $auto$alumacc.cc:474:replace_alu$860.C[38]
.sym 42386 $auto$alumacc.cc:474:replace_alu$860.C[40]
.sym 42388 cores_0.fsm_data[39]
.sym 42390 $auto$alumacc.cc:474:replace_alu$860.C[39]
.sym 42394 cores_1.fsm_data[55]
.sym 42395 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 42396 $abc$16344$techmap\cores_1.$procmux$269_Y[29]_new_inv_
.sym 42397 $abc$16344$techmap\cores_0.$procmux$515_Y[42]_new_inv_
.sym 42398 $abc$16344$techmap\cores_1.$procmux$269_Y[24]_new_inv_
.sym 42399 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 42401 $abc$16344$techmap\cores_0.$procmux$515_Y[43]_new_inv_
.sym 42407 $abc$16344$techmap\cores_1.$procmux$269_Y[22]_new_inv_
.sym 42408 cores_0.fsm_data[37]
.sym 42409 dataOut[37]
.sym 42410 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 42411 cores_0_io_dataAddrValid
.sym 42412 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 42413 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 42414 cores_1_io_dataOut[37]
.sym 42417 cores_0_io_dataAddrValid
.sym 42425 data[49]
.sym 42430 $auto$alumacc.cc:474:replace_alu$860.C[40]
.sym 42442 cores_0.fsm_data[40]
.sym 42446 cores_0.fsm_data[41]
.sym 42449 cores_0.fsm_data[42]
.sym 42456 cores_0.fsm_data[47]
.sym 42457 cores_0.fsm_data[43]
.sym 42458 cores_0.fsm_data[44]
.sym 42464 cores_0.fsm_data[46]
.sym 42466 cores_0.fsm_data[45]
.sym 42467 $auto$alumacc.cc:474:replace_alu$860.C[41]
.sym 42469 cores_0.fsm_data[40]
.sym 42471 $auto$alumacc.cc:474:replace_alu$860.C[40]
.sym 42473 $auto$alumacc.cc:474:replace_alu$860.C[42]
.sym 42475 cores_0.fsm_data[41]
.sym 42477 $auto$alumacc.cc:474:replace_alu$860.C[41]
.sym 42479 $auto$alumacc.cc:474:replace_alu$860.C[43]
.sym 42481 cores_0.fsm_data[42]
.sym 42483 $auto$alumacc.cc:474:replace_alu$860.C[42]
.sym 42485 $auto$alumacc.cc:474:replace_alu$860.C[44]
.sym 42487 cores_0.fsm_data[43]
.sym 42489 $auto$alumacc.cc:474:replace_alu$860.C[43]
.sym 42491 $auto$alumacc.cc:474:replace_alu$860.C[45]
.sym 42493 cores_0.fsm_data[44]
.sym 42495 $auto$alumacc.cc:474:replace_alu$860.C[44]
.sym 42497 $auto$alumacc.cc:474:replace_alu$860.C[46]
.sym 42499 cores_0.fsm_data[45]
.sym 42501 $auto$alumacc.cc:474:replace_alu$860.C[45]
.sym 42503 $auto$alumacc.cc:474:replace_alu$860.C[47]
.sym 42506 cores_0.fsm_data[46]
.sym 42507 $auto$alumacc.cc:474:replace_alu$860.C[46]
.sym 42509 $auto$alumacc.cc:474:replace_alu$860.C[48]
.sym 42512 cores_0.fsm_data[47]
.sym 42513 $auto$alumacc.cc:474:replace_alu$860.C[47]
.sym 42517 cores_0.fsm_data[38]
.sym 42518 cores_0.fsm_data[51]
.sym 42519 $abc$16344$techmap\cores_0.$procmux$515_Y[48]_new_inv_
.sym 42520 $abc$16344$techmap\cores_0.$procmux$515_Y[50]_new_inv_
.sym 42521 cores_0.fsm_data[50]
.sym 42522 cores_0.fsm_data[48]
.sym 42523 cores_0.fsm_data[43]
.sym 42524 cores_0.fsm_data[49]
.sym 42529 cores_1.dataIncDec
.sym 42531 dataWriteEnable
.sym 42533 data[32]
.sym 42534 cores_1.fsm_data[27]
.sym 42535 data[24]
.sym 42536 data[28]
.sym 42537 cores_1.dataIncDec
.sym 42538 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 42539 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 42540 $abc$16344$techmap\cores_1.$procmux$269_Y[29]_new_inv_
.sym 42542 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 42543 $abc$16344$new_n2111_
.sym 42544 cores_0.fsm_data[59]
.sym 42546 cores_0.fsm_data[63]
.sym 42547 $abc$16344$new_n2066_
.sym 42549 $abc$16344$new_n2066_
.sym 42550 cores_0.fsm_data[38]
.sym 42551 $abc$16344$new_n2066_
.sym 42553 $auto$alumacc.cc:474:replace_alu$860.C[48]
.sym 42576 cores_0.fsm_data[52]
.sym 42577 cores_0.fsm_data[54]
.sym 42578 cores_0.fsm_data[53]
.sym 42579 cores_0.fsm_data[48]
.sym 42581 cores_0.fsm_data[49]
.sym 42583 cores_0.fsm_data[51]
.sym 42584 cores_0.fsm_data[55]
.sym 42586 cores_0.fsm_data[50]
.sym 42590 $auto$alumacc.cc:474:replace_alu$860.C[49]
.sym 42592 cores_0.fsm_data[48]
.sym 42594 $auto$alumacc.cc:474:replace_alu$860.C[48]
.sym 42596 $auto$alumacc.cc:474:replace_alu$860.C[50]
.sym 42599 cores_0.fsm_data[49]
.sym 42600 $auto$alumacc.cc:474:replace_alu$860.C[49]
.sym 42602 $auto$alumacc.cc:474:replace_alu$860.C[51]
.sym 42604 cores_0.fsm_data[50]
.sym 42606 $auto$alumacc.cc:474:replace_alu$860.C[50]
.sym 42608 $auto$alumacc.cc:474:replace_alu$860.C[52]
.sym 42610 cores_0.fsm_data[51]
.sym 42612 $auto$alumacc.cc:474:replace_alu$860.C[51]
.sym 42614 $auto$alumacc.cc:474:replace_alu$860.C[53]
.sym 42617 cores_0.fsm_data[52]
.sym 42618 $auto$alumacc.cc:474:replace_alu$860.C[52]
.sym 42620 $auto$alumacc.cc:474:replace_alu$860.C[54]
.sym 42622 cores_0.fsm_data[53]
.sym 42624 $auto$alumacc.cc:474:replace_alu$860.C[53]
.sym 42626 $auto$alumacc.cc:474:replace_alu$860.C[55]
.sym 42628 cores_0.fsm_data[54]
.sym 42630 $auto$alumacc.cc:474:replace_alu$860.C[54]
.sym 42632 $auto$alumacc.cc:474:replace_alu$860.C[56]
.sym 42635 cores_0.fsm_data[55]
.sym 42636 $auto$alumacc.cc:474:replace_alu$860.C[55]
.sym 42641 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 42642 cores_1_io_dataOut[94]
.sym 42644 cores_1_io_dataOut[54]
.sym 42645 cores_1_io_dataOut[40]
.sym 42646 $abc$16344$techmap\cores_0.$procmux$515_Y[62]_new_inv_
.sym 42647 cores_1_io_dataOut[64]
.sym 42653 cores_1.fsm_data[35]
.sym 42655 data[51]
.sym 42656 cores_0.dataIncDec
.sym 42659 cores_0.fsm_data[38]
.sym 42660 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 42662 data[43]
.sym 42663 data[38]
.sym 42667 data[98]
.sym 42668 cores_0.fsm_data[50]
.sym 42669 cores_0.fsm_data[42]
.sym 42672 cores_0.fsm_data[75]
.sym 42673 data[68]
.sym 42676 $auto$alumacc.cc:474:replace_alu$860.C[56]
.sym 42682 cores_0.fsm_data[57]
.sym 42698 cores_0.fsm_data[60]
.sym 42702 cores_0.fsm_data[58]
.sym 42704 cores_0.fsm_data[59]
.sym 42706 cores_0.fsm_data[63]
.sym 42709 cores_0.fsm_data[61]
.sym 42710 cores_0.fsm_data[56]
.sym 42711 cores_0.fsm_data[62]
.sym 42713 $auto$alumacc.cc:474:replace_alu$860.C[57]
.sym 42716 cores_0.fsm_data[56]
.sym 42717 $auto$alumacc.cc:474:replace_alu$860.C[56]
.sym 42719 $auto$alumacc.cc:474:replace_alu$860.C[58]
.sym 42722 cores_0.fsm_data[57]
.sym 42723 $auto$alumacc.cc:474:replace_alu$860.C[57]
.sym 42725 $auto$alumacc.cc:474:replace_alu$860.C[59]
.sym 42727 cores_0.fsm_data[58]
.sym 42729 $auto$alumacc.cc:474:replace_alu$860.C[58]
.sym 42731 $auto$alumacc.cc:474:replace_alu$860.C[60]
.sym 42734 cores_0.fsm_data[59]
.sym 42735 $auto$alumacc.cc:474:replace_alu$860.C[59]
.sym 42737 $auto$alumacc.cc:474:replace_alu$860.C[61]
.sym 42739 cores_0.fsm_data[60]
.sym 42741 $auto$alumacc.cc:474:replace_alu$860.C[60]
.sym 42743 $auto$alumacc.cc:474:replace_alu$860.C[62]
.sym 42746 cores_0.fsm_data[61]
.sym 42747 $auto$alumacc.cc:474:replace_alu$860.C[61]
.sym 42749 $auto$alumacc.cc:474:replace_alu$860.C[63]
.sym 42751 cores_0.fsm_data[62]
.sym 42753 $auto$alumacc.cc:474:replace_alu$860.C[62]
.sym 42755 $auto$alumacc.cc:474:replace_alu$860.C[64]
.sym 42757 cores_0.fsm_data[63]
.sym 42759 $auto$alumacc.cc:474:replace_alu$860.C[63]
.sym 42763 $abc$16344$techmap\cores_1.$procmux$269_Y[55]_new_inv_
.sym 42764 cores_0.fsm_data[68]
.sym 42765 cores_0.fsm_data[75]
.sym 42766 cores_0.fsm_data[66]
.sym 42767 cores_0.fsm_data[65]
.sym 42768 cores_0.fsm_data[58]
.sym 42769 cores_0.fsm_data[62]
.sym 42770 $abc$16344$techmap\cores_0.$procmux$515_Y[68]_new_inv_
.sym 42775 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 42777 cores_1.fsm_data[40]
.sym 42779 data[54]
.sym 42781 cores_0_io_dataAddrValid
.sym 42783 cores_1.fsm_data[54]
.sym 42784 cores_0.dataIncDec
.sym 42786 cores_0.fsm_data[60]
.sym 42787 data[58]
.sym 42788 cores_1.fsm_data[46]
.sym 42790 data[87]
.sym 42791 $PACKER_VCC_NET
.sym 42792 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 42799 $auto$alumacc.cc:474:replace_alu$860.C[64]
.sym 42807 cores_0.fsm_data[66]
.sym 42821 cores_0.fsm_data[64]
.sym 42823 cores_0.fsm_data[71]
.sym 42824 cores_0.fsm_data[65]
.sym 42826 cores_0.fsm_data[67]
.sym 42829 cores_0.fsm_data[68]
.sym 42831 cores_0.fsm_data[70]
.sym 42832 cores_0.fsm_data[69]
.sym 42836 $auto$alumacc.cc:474:replace_alu$860.C[65]
.sym 42838 cores_0.fsm_data[64]
.sym 42840 $auto$alumacc.cc:474:replace_alu$860.C[64]
.sym 42842 $auto$alumacc.cc:474:replace_alu$860.C[66]
.sym 42844 cores_0.fsm_data[65]
.sym 42846 $auto$alumacc.cc:474:replace_alu$860.C[65]
.sym 42848 $auto$alumacc.cc:474:replace_alu$860.C[67]
.sym 42850 cores_0.fsm_data[66]
.sym 42852 $auto$alumacc.cc:474:replace_alu$860.C[66]
.sym 42854 $auto$alumacc.cc:474:replace_alu$860.C[68]
.sym 42856 cores_0.fsm_data[67]
.sym 42858 $auto$alumacc.cc:474:replace_alu$860.C[67]
.sym 42860 $auto$alumacc.cc:474:replace_alu$860.C[69]
.sym 42863 cores_0.fsm_data[68]
.sym 42864 $auto$alumacc.cc:474:replace_alu$860.C[68]
.sym 42866 $auto$alumacc.cc:474:replace_alu$860.C[70]
.sym 42869 cores_0.fsm_data[69]
.sym 42870 $auto$alumacc.cc:474:replace_alu$860.C[69]
.sym 42872 $auto$alumacc.cc:474:replace_alu$860.C[71]
.sym 42875 cores_0.fsm_data[70]
.sym 42876 $auto$alumacc.cc:474:replace_alu$860.C[70]
.sym 42878 $auto$alumacc.cc:474:replace_alu$860.C[72]
.sym 42881 cores_0.fsm_data[71]
.sym 42882 $auto$alumacc.cc:474:replace_alu$860.C[71]
.sym 42886 cores_0.fsm_data[73]
.sym 42887 $abc$16344$techmap\cores_0.$procmux$515_Y[73]_new_inv_
.sym 42888 cores_0.fsm_data[77]
.sym 42889 $abc$16344$techmap\cores_0.$procmux$515_Y[72]_new_inv_
.sym 42890 $abc$16344$techmap\cores_1.$procmux$269_Y[58]_new_inv_
.sym 42891 cores_0.fsm_data[72]
.sym 42892 $abc$16344$techmap\cores_0.$procmux$515_Y[77]_new_inv_
.sym 42893 $abc$16344$techmap\cores_0.$procmux$515_Y[75]_new_inv_
.sym 42895 data[62]
.sym 42898 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 42900 data[41]
.sym 42901 cores_0.fsm_data[66]
.sym 42902 $abc$16344$new_n2111_
.sym 42903 $abc$16344$new_n2111_
.sym 42904 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 42905 data[53]
.sym 42908 data[67]
.sym 42909 data[52]
.sym 42910 cores_1.fsm_data[71]
.sym 42911 cores_0.fsm_data[83]
.sym 42913 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 42915 cores_0.fsm_data[82]
.sym 42916 data[71]
.sym 42919 cores_0.fsm_data[76]
.sym 42922 $auto$alumacc.cc:474:replace_alu$860.C[72]
.sym 42932 cores_0.fsm_data[78]
.sym 42937 cores_0.fsm_data[75]
.sym 42943 cores_0.fsm_data[76]
.sym 42945 cores_0.fsm_data[77]
.sym 42948 cores_0.fsm_data[72]
.sym 42951 cores_0.fsm_data[73]
.sym 42954 cores_0.fsm_data[79]
.sym 42955 cores_0.fsm_data[74]
.sym 42959 $auto$alumacc.cc:474:replace_alu$860.C[73]
.sym 42961 cores_0.fsm_data[72]
.sym 42963 $auto$alumacc.cc:474:replace_alu$860.C[72]
.sym 42965 $auto$alumacc.cc:474:replace_alu$860.C[74]
.sym 42968 cores_0.fsm_data[73]
.sym 42969 $auto$alumacc.cc:474:replace_alu$860.C[73]
.sym 42971 $auto$alumacc.cc:474:replace_alu$860.C[75]
.sym 42973 cores_0.fsm_data[74]
.sym 42975 $auto$alumacc.cc:474:replace_alu$860.C[74]
.sym 42977 $auto$alumacc.cc:474:replace_alu$860.C[76]
.sym 42980 cores_0.fsm_data[75]
.sym 42981 $auto$alumacc.cc:474:replace_alu$860.C[75]
.sym 42983 $auto$alumacc.cc:474:replace_alu$860.C[77]
.sym 42986 cores_0.fsm_data[76]
.sym 42987 $auto$alumacc.cc:474:replace_alu$860.C[76]
.sym 42989 $auto$alumacc.cc:474:replace_alu$860.C[78]
.sym 42991 cores_0.fsm_data[77]
.sym 42993 $auto$alumacc.cc:474:replace_alu$860.C[77]
.sym 42995 $auto$alumacc.cc:474:replace_alu$860.C[79]
.sym 42997 cores_0.fsm_data[78]
.sym 42999 $auto$alumacc.cc:474:replace_alu$860.C[78]
.sym 43001 $auto$alumacc.cc:474:replace_alu$860.C[80]
.sym 43003 cores_0.fsm_data[79]
.sym 43005 $auto$alumacc.cc:474:replace_alu$860.C[79]
.sym 43009 cores_1.fsm_data[87]
.sym 43010 cores_1.fsm_data[64]
.sym 43011 cores_1.fsm_data[58]
.sym 43012 $abc$16344$techmap\cores_1.$procmux$269_Y[64]_new_inv_
.sym 43013 $abc$16344$techmap\cores_0.$procmux$515_Y[76]_new_inv_
.sym 43015 cores_1.fsm_data[71]
.sym 43016 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 43021 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 43023 cores_1.dataIncDec
.sym 43024 cores_1.fsm_data[88]
.sym 43026 cores_0.fsm_data[85]
.sym 43027 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 43030 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 43032 cores_0.fsm_data[77]
.sym 43033 $abc$16344$new_n2111_
.sym 43034 data[90]
.sym 43035 cores_0.fsm_data[63]
.sym 43036 cores_0.fsm_data[59]
.sym 43037 data[89]
.sym 43039 $abc$16344$new_n2111_
.sym 43040 $abc$16344$new_n2066_
.sym 43042 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43043 $abc$16344$new_n2066_
.sym 43044 cores_0.fsm_data[58]
.sym 43045 $auto$alumacc.cc:474:replace_alu$860.C[80]
.sym 43051 cores_0.fsm_data[87]
.sym 43064 cores_0.fsm_data[80]
.sym 43068 cores_0.fsm_data[86]
.sym 43071 cores_0.fsm_data[83]
.sym 43072 cores_0.fsm_data[85]
.sym 43075 cores_0.fsm_data[82]
.sym 43077 cores_0.fsm_data[84]
.sym 43079 cores_0.fsm_data[81]
.sym 43082 $auto$alumacc.cc:474:replace_alu$860.C[81]
.sym 43084 cores_0.fsm_data[80]
.sym 43086 $auto$alumacc.cc:474:replace_alu$860.C[80]
.sym 43088 $auto$alumacc.cc:474:replace_alu$860.C[82]
.sym 43090 cores_0.fsm_data[81]
.sym 43092 $auto$alumacc.cc:474:replace_alu$860.C[81]
.sym 43094 $auto$alumacc.cc:474:replace_alu$860.C[83]
.sym 43097 cores_0.fsm_data[82]
.sym 43098 $auto$alumacc.cc:474:replace_alu$860.C[82]
.sym 43100 $auto$alumacc.cc:474:replace_alu$860.C[84]
.sym 43103 cores_0.fsm_data[83]
.sym 43104 $auto$alumacc.cc:474:replace_alu$860.C[83]
.sym 43106 $auto$alumacc.cc:474:replace_alu$860.C[85]
.sym 43109 cores_0.fsm_data[84]
.sym 43110 $auto$alumacc.cc:474:replace_alu$860.C[84]
.sym 43112 $auto$alumacc.cc:474:replace_alu$860.C[86]
.sym 43114 cores_0.fsm_data[85]
.sym 43116 $auto$alumacc.cc:474:replace_alu$860.C[85]
.sym 43118 $auto$alumacc.cc:474:replace_alu$860.C[87]
.sym 43121 cores_0.fsm_data[86]
.sym 43122 $auto$alumacc.cc:474:replace_alu$860.C[86]
.sym 43124 $auto$alumacc.cc:474:replace_alu$860.C[88]
.sym 43127 cores_0.fsm_data[87]
.sym 43128 $auto$alumacc.cc:474:replace_alu$860.C[87]
.sym 43132 $abc$16344$techmap\cores_0.$procmux$515_Y[89]_new_inv_
.sym 43133 cores_0.fsm_data[90]
.sym 43134 cores_0.fsm_data[93]
.sym 43135 cores_0.fsm_data[94]
.sym 43136 cores_0.fsm_data[76]
.sym 43138 $abc$16344$techmap\cores_0.$procmux$515_Y[94]_new_inv_
.sym 43139 cores_0.fsm_data[89]
.sym 43144 data[56]
.sym 43145 $abc$16344$techmap\cores_1.$procmux$269_Y[71]_new_inv_
.sym 43146 cores_0_io_dataOut[65]
.sym 43147 cores_0.dataIncDec
.sym 43150 cores_0.dataIncDec
.sym 43151 cores_1.fsm_data[56]
.sym 43153 cores_1.fsm_data[64]
.sym 43154 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 43155 cores_1.fsm_data[58]
.sym 43156 data[76]
.sym 43157 cores_0.fsm_data[76]
.sym 43160 data[98]
.sym 43162 cores_0.fsm_data[42]
.sym 43163 cores_0.fsm_data[73]
.sym 43165 cores_0.fsm_data[50]
.sym 43168 $auto$alumacc.cc:474:replace_alu$860.C[88]
.sym 43182 cores_0.fsm_data[95]
.sym 43187 cores_0.fsm_data[91]
.sym 43190 cores_0.fsm_data[88]
.sym 43191 cores_0.fsm_data[93]
.sym 43195 cores_0.fsm_data[92]
.sym 43198 cores_0.fsm_data[90]
.sym 43200 cores_0.fsm_data[94]
.sym 43204 cores_0.fsm_data[89]
.sym 43205 $auto$alumacc.cc:474:replace_alu$860.C[89]
.sym 43207 cores_0.fsm_data[88]
.sym 43209 $auto$alumacc.cc:474:replace_alu$860.C[88]
.sym 43211 $auto$alumacc.cc:474:replace_alu$860.C[90]
.sym 43213 cores_0.fsm_data[89]
.sym 43215 $auto$alumacc.cc:474:replace_alu$860.C[89]
.sym 43217 $auto$alumacc.cc:474:replace_alu$860.C[91]
.sym 43220 cores_0.fsm_data[90]
.sym 43221 $auto$alumacc.cc:474:replace_alu$860.C[90]
.sym 43223 $auto$alumacc.cc:474:replace_alu$860.C[92]
.sym 43226 cores_0.fsm_data[91]
.sym 43227 $auto$alumacc.cc:474:replace_alu$860.C[91]
.sym 43229 $auto$alumacc.cc:474:replace_alu$860.C[93]
.sym 43232 cores_0.fsm_data[92]
.sym 43233 $auto$alumacc.cc:474:replace_alu$860.C[92]
.sym 43235 $auto$alumacc.cc:474:replace_alu$860.C[94]
.sym 43237 cores_0.fsm_data[93]
.sym 43239 $auto$alumacc.cc:474:replace_alu$860.C[93]
.sym 43241 $auto$alumacc.cc:474:replace_alu$860.C[95]
.sym 43244 cores_0.fsm_data[94]
.sym 43245 $auto$alumacc.cc:474:replace_alu$860.C[94]
.sym 43247 $auto$alumacc.cc:474:replace_alu$860.C[96]
.sym 43249 cores_0.fsm_data[95]
.sym 43251 $auto$alumacc.cc:474:replace_alu$860.C[95]
.sym 43255 $abc$16344$techmap\cores_0.$procmux$515_Y[101]_new_inv_
.sym 43256 cores_0.fsm_data[97]
.sym 43257 $abc$16344$techmap\cores_0.$procmux$515_Y[98]_new_inv_
.sym 43258 cores_0.fsm_data[98]
.sym 43259 $abc$16344$techmap\cores_0.$procmux$515_Y[96]_new_inv_
.sym 43260 cores_0.fsm_data[101]
.sym 43261 cores_0.fsm_data[96]
.sym 43262 $abc$16344$techmap\cores_0.$procmux$515_Y[97]_new_inv_
.sym 43267 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 43268 data[74]
.sym 43269 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 43273 cores_0.dataIncDec
.sym 43274 cores_0.fsm_data[69]
.sym 43275 cores_0.fsm_data[80]
.sym 43276 cores_1.fsm_data[74]
.sym 43278 cores_0.fsm_data[91]
.sym 43279 cores_0.fsm_data[93]
.sym 43283 data[58]
.sym 43285 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43288 cores_1.fsm_data[46]
.sym 43290 data[59]
.sym 43291 $auto$alumacc.cc:474:replace_alu$860.C[96]
.sym 43298 cores_0.fsm_data[100]
.sym 43300 cores_0.fsm_data[99]
.sym 43308 cores_0.fsm_data[102]
.sym 43310 cores_0.fsm_data[103]
.sym 43313 cores_0.fsm_data[97]
.sym 43317 cores_0.fsm_data[101]
.sym 43323 cores_0.fsm_data[98]
.sym 43326 cores_0.fsm_data[96]
.sym 43328 $auto$alumacc.cc:474:replace_alu$860.C[97]
.sym 43330 cores_0.fsm_data[96]
.sym 43332 $auto$alumacc.cc:474:replace_alu$860.C[96]
.sym 43334 $auto$alumacc.cc:474:replace_alu$860.C[98]
.sym 43337 cores_0.fsm_data[97]
.sym 43338 $auto$alumacc.cc:474:replace_alu$860.C[97]
.sym 43340 $auto$alumacc.cc:474:replace_alu$860.C[99]
.sym 43343 cores_0.fsm_data[98]
.sym 43344 $auto$alumacc.cc:474:replace_alu$860.C[98]
.sym 43346 $auto$alumacc.cc:474:replace_alu$860.C[100]
.sym 43348 cores_0.fsm_data[99]
.sym 43350 $auto$alumacc.cc:474:replace_alu$860.C[99]
.sym 43352 $auto$alumacc.cc:474:replace_alu$860.C[101]
.sym 43355 cores_0.fsm_data[100]
.sym 43356 $auto$alumacc.cc:474:replace_alu$860.C[100]
.sym 43358 $auto$alumacc.cc:474:replace_alu$860.C[102]
.sym 43361 cores_0.fsm_data[101]
.sym 43362 $auto$alumacc.cc:474:replace_alu$860.C[101]
.sym 43364 $auto$alumacc.cc:474:replace_alu$860.C[103]
.sym 43366 cores_0.fsm_data[102]
.sym 43368 $auto$alumacc.cc:474:replace_alu$860.C[102]
.sym 43370 $auto$alumacc.cc:474:replace_alu$860.C[104]
.sym 43373 cores_0.fsm_data[103]
.sym 43374 $auto$alumacc.cc:474:replace_alu$860.C[103]
.sym 43380 cores_0_io_dataOut[28]
.sym 43382 cores_0_io_dataOut[73]
.sym 43383 cores_0_io_dataOut[93]
.sym 43384 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 43385 cores_0_io_dataOut[100]
.sym 43391 data[96]
.sym 43393 $abc$16344$new_n2111_
.sym 43396 cores_0.fsm_data[99]
.sym 43399 data[97]
.sym 43402 cores_1.fsm_data[71]
.sym 43405 cores_0_io_dataOut[93]
.sym 43407 data[71]
.sym 43411 cores_1.fsm_data[68]
.sym 43414 $auto$alumacc.cc:474:replace_alu$860.C[104]
.sym 43429 cores_0.fsm_data[109]
.sym 43435 cores_0.fsm_data[104]
.sym 43436 cores_0.fsm_data[110]
.sym 43437 cores_0.fsm_data[105]
.sym 43439 cores_0.fsm_data[107]
.sym 43441 cores_0.fsm_data[108]
.sym 43443 cores_0.fsm_data[111]
.sym 43450 cores_0.fsm_data[106]
.sym 43451 $auto$alumacc.cc:474:replace_alu$860.C[105]
.sym 43454 cores_0.fsm_data[104]
.sym 43455 $auto$alumacc.cc:474:replace_alu$860.C[104]
.sym 43457 $auto$alumacc.cc:474:replace_alu$860.C[106]
.sym 43459 cores_0.fsm_data[105]
.sym 43461 $auto$alumacc.cc:474:replace_alu$860.C[105]
.sym 43463 $auto$alumacc.cc:474:replace_alu$860.C[107]
.sym 43466 cores_0.fsm_data[106]
.sym 43467 $auto$alumacc.cc:474:replace_alu$860.C[106]
.sym 43469 $auto$alumacc.cc:474:replace_alu$860.C[108]
.sym 43471 cores_0.fsm_data[107]
.sym 43473 $auto$alumacc.cc:474:replace_alu$860.C[107]
.sym 43475 $auto$alumacc.cc:474:replace_alu$860.C[109]
.sym 43478 cores_0.fsm_data[108]
.sym 43479 $auto$alumacc.cc:474:replace_alu$860.C[108]
.sym 43481 $auto$alumacc.cc:474:replace_alu$860.C[110]
.sym 43484 cores_0.fsm_data[109]
.sym 43485 $auto$alumacc.cc:474:replace_alu$860.C[109]
.sym 43487 $auto$alumacc.cc:474:replace_alu$860.C[111]
.sym 43489 cores_0.fsm_data[110]
.sym 43491 $auto$alumacc.cc:474:replace_alu$860.C[110]
.sym 43493 $auto$alumacc.cc:474:replace_alu$860.C[112]
.sym 43496 cores_0.fsm_data[111]
.sym 43497 $auto$alumacc.cc:474:replace_alu$860.C[111]
.sym 43501 $abc$16344$techmap\cores_1.$procmux$269_Y[99]_new_inv_
.sym 43502 cores_1.fsm_data[103]
.sym 43503 $abc$16344$techmap\cores_1.$procmux$269_Y[96]_new_inv_
.sym 43504 $abc$16344$techmap\cores_1.$procmux$269_Y[103]_new_inv_
.sym 43505 cores_1.fsm_data[99]
.sym 43506 cores_1.fsm_data[96]
.sym 43514 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 43517 cores_0.fsm_data[100]
.sym 43518 cores_0_io_dataOut[100]
.sym 43519 cores_0.fsm_data[111]
.sym 43522 cores_0.fsm_data[28]
.sym 43525 cores_0.fsm_data[58]
.sym 43526 data[90]
.sym 43527 cores_0.fsm_data[69]
.sym 43528 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 43529 cores_0.fsm_data[125]
.sym 43530 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43531 cores_1_io_dataOut[96]
.sym 43532 data[96]
.sym 43533 cores_0.fsm_data[124]
.sym 43535 cores_0.fsm_data[63]
.sym 43536 cores_0.fsm_data[59]
.sym 43537 $auto$alumacc.cc:474:replace_alu$860.C[112]
.sym 43545 cores_0.fsm_data[119]
.sym 43547 cores_0.fsm_data[116]
.sym 43550 cores_0.fsm_data[118]
.sym 43555 cores_0.fsm_data[113]
.sym 43558 cores_0.fsm_data[112]
.sym 43560 cores_0.fsm_data[114]
.sym 43569 cores_0.fsm_data[117]
.sym 43572 cores_0.fsm_data[115]
.sym 43574 $auto$alumacc.cc:474:replace_alu$860.C[113]
.sym 43577 cores_0.fsm_data[112]
.sym 43578 $auto$alumacc.cc:474:replace_alu$860.C[112]
.sym 43580 $auto$alumacc.cc:474:replace_alu$860.C[114]
.sym 43582 cores_0.fsm_data[113]
.sym 43584 $auto$alumacc.cc:474:replace_alu$860.C[113]
.sym 43586 $auto$alumacc.cc:474:replace_alu$860.C[115]
.sym 43589 cores_0.fsm_data[114]
.sym 43590 $auto$alumacc.cc:474:replace_alu$860.C[114]
.sym 43592 $auto$alumacc.cc:474:replace_alu$860.C[116]
.sym 43595 cores_0.fsm_data[115]
.sym 43596 $auto$alumacc.cc:474:replace_alu$860.C[115]
.sym 43598 $auto$alumacc.cc:474:replace_alu$860.C[117]
.sym 43600 cores_0.fsm_data[116]
.sym 43602 $auto$alumacc.cc:474:replace_alu$860.C[116]
.sym 43604 $auto$alumacc.cc:474:replace_alu$860.C[118]
.sym 43606 cores_0.fsm_data[117]
.sym 43608 $auto$alumacc.cc:474:replace_alu$860.C[117]
.sym 43610 $auto$alumacc.cc:474:replace_alu$860.C[119]
.sym 43612 cores_0.fsm_data[118]
.sym 43614 $auto$alumacc.cc:474:replace_alu$860.C[118]
.sym 43616 $auto$alumacc.cc:474:replace_alu$860.C[120]
.sym 43619 cores_0.fsm_data[119]
.sym 43620 $auto$alumacc.cc:474:replace_alu$860.C[119]
.sym 43624 cores_1_io_dataOut[46]
.sym 43625 cores_1_io_dataOut[96]
.sym 43627 $abc$16344$techmap\cores_0.$procmux$515_Y[120]_new_inv_
.sym 43629 cores_1_io_dataOut[84]
.sym 43630 cores_1_io_dataOut[25]
.sym 43631 cores_1_io_dataOut[15]
.sym 43636 cores_0.fsm_data[118]
.sym 43638 data[92]
.sym 43639 data[106]
.sym 43641 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 43642 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 43643 data[91]
.sym 43644 dataMem[0][106]
.sym 43646 data[103]
.sym 43649 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43650 cores_0.fsm_data[76]
.sym 43651 cores_0.fsm_data[115]
.sym 43652 data[115]
.sym 43653 cores_0.fsm_data[50]
.sym 43654 data[120]
.sym 43657 cores_1_io_dataOut[46]
.sym 43658 data[114]
.sym 43659 cores_0.fsm_data[42]
.sym 43660 $auto$alumacc.cc:474:replace_alu$860.C[120]
.sym 43667 cores_0.dataIncDec
.sym 43674 cores_0.fsm_data[120]
.sym 43675 cores_0.fsm_data[126]
.sym 43676 cores_0.fsm_data[121]
.sym 43677 cores_0.fsm_data[123]
.sym 43679 cores_0.fsm_data[127]
.sym 43689 cores_0.fsm_data[125]
.sym 43693 cores_0.fsm_data[124]
.sym 43694 cores_0.fsm_data[122]
.sym 43695 $auto$alumacc.cc:474:replace_alu$866.C[127]
.sym 43697 $auto$alumacc.cc:474:replace_alu$860.C[121]
.sym 43700 cores_0.fsm_data[120]
.sym 43701 $auto$alumacc.cc:474:replace_alu$860.C[120]
.sym 43703 $auto$alumacc.cc:474:replace_alu$860.C[122]
.sym 43705 cores_0.fsm_data[121]
.sym 43707 $auto$alumacc.cc:474:replace_alu$860.C[121]
.sym 43709 $auto$alumacc.cc:474:replace_alu$860.C[123]
.sym 43712 cores_0.fsm_data[122]
.sym 43713 $auto$alumacc.cc:474:replace_alu$860.C[122]
.sym 43715 $auto$alumacc.cc:474:replace_alu$860.C[124]
.sym 43718 cores_0.fsm_data[123]
.sym 43719 $auto$alumacc.cc:474:replace_alu$860.C[123]
.sym 43721 $auto$alumacc.cc:474:replace_alu$860.C[125]
.sym 43723 cores_0.fsm_data[124]
.sym 43725 $auto$alumacc.cc:474:replace_alu$860.C[124]
.sym 43727 $auto$alumacc.cc:474:replace_alu$860.C[126]
.sym 43730 cores_0.fsm_data[125]
.sym 43731 $auto$alumacc.cc:474:replace_alu$860.C[125]
.sym 43733 $auto$alumacc.cc:474:replace_alu$860.C[127]
.sym 43735 cores_0.fsm_data[126]
.sym 43737 $auto$alumacc.cc:474:replace_alu$860.C[126]
.sym 43740 cores_0.fsm_data[127]
.sym 43741 cores_0.dataIncDec
.sym 43742 $auto$alumacc.cc:474:replace_alu$866.C[127]
.sym 43743 $auto$alumacc.cc:474:replace_alu$860.C[127]
.sym 43747 cores_0_io_dataOut[42]
.sym 43748 cores_0_io_dataOut[79]
.sym 43749 cores_0_io_dataOut[96]
.sym 43750 cores_0_io_dataOut[106]
.sym 43751 cores_0_io_dataOut[69]
.sym 43752 cores_0_io_dataOut[59]
.sym 43753 cores_0_io_dataOut[95]
.sym 43754 cores_0_io_dataOut[50]
.sym 43760 cores_1.fsm_data[15]
.sym 43761 cores_0.dataIncDec
.sym 43763 cores_1.fsm_data[92]
.sym 43764 cores_0_io_dataAddrValid
.sym 43766 data[110]
.sym 43769 dataOut[106]
.sym 43774 data[59]
.sym 43775 cores_1.fsm_data[120]
.sym 43776 cores_1.fsm_data[46]
.sym 43779 data[58]
.sym 43781 cores_0.fsm_data[106]
.sym 43782 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43788 $abc$16344$techmap\cores_0.$procmux$515_Y[126]_new_inv_
.sym 43790 $abc$16344$techmap\cores_0.$procmux$515_Y[121]_new_inv_
.sym 43791 $abc$16344$techmap\cores_0.$procmux$515_Y[123]_new_inv_
.sym 43792 $abc$16344$new_n2111_
.sym 43793 data[126]
.sym 43795 $abc$16344$techmap\cores_0.$procmux$515_Y[127]_new_inv_
.sym 43798 data[121]
.sym 43799 $abc$16344$techmap\cores_0.$procmux$515_Y[120]_new_inv_
.sym 43800 $abc$16344$new_n2111_
.sym 43801 data[127]
.sym 43804 $abc$16344$techmap\cores_0.$procmux$515_Y[115]_new_inv_
.sym 43805 data[123]
.sym 43807 $abc$16344$techmap\cores_0.$procmux$515_Y[114]_new_inv_
.sym 43810 $abc$16344$techmap\cores_0.$procmux$515_Y[112]_new_inv_
.sym 43811 data[112]
.sym 43812 data[115]
.sym 43814 data[120]
.sym 43818 data[114]
.sym 43819 $abc$16344$new_n2066_
.sym 43821 $abc$16344$techmap\cores_0.$procmux$515_Y[112]_new_inv_
.sym 43822 data[112]
.sym 43823 $abc$16344$new_n2066_
.sym 43824 $abc$16344$new_n2111_
.sym 43827 data[120]
.sym 43828 $abc$16344$techmap\cores_0.$procmux$515_Y[120]_new_inv_
.sym 43829 $abc$16344$new_n2111_
.sym 43830 $abc$16344$new_n2066_
.sym 43833 $abc$16344$new_n2066_
.sym 43834 $abc$16344$new_n2111_
.sym 43835 $abc$16344$techmap\cores_0.$procmux$515_Y[126]_new_inv_
.sym 43836 data[126]
.sym 43839 $abc$16344$new_n2111_
.sym 43840 $abc$16344$new_n2066_
.sym 43841 data[121]
.sym 43842 $abc$16344$techmap\cores_0.$procmux$515_Y[121]_new_inv_
.sym 43845 $abc$16344$new_n2066_
.sym 43846 $abc$16344$techmap\cores_0.$procmux$515_Y[123]_new_inv_
.sym 43847 $abc$16344$new_n2111_
.sym 43848 data[123]
.sym 43851 data[114]
.sym 43852 $abc$16344$new_n2111_
.sym 43853 $abc$16344$techmap\cores_0.$procmux$515_Y[114]_new_inv_
.sym 43854 $abc$16344$new_n2066_
.sym 43857 $abc$16344$new_n2066_
.sym 43858 $abc$16344$techmap\cores_0.$procmux$515_Y[127]_new_inv_
.sym 43859 data[127]
.sym 43860 $abc$16344$new_n2111_
.sym 43863 data[115]
.sym 43864 $abc$16344$techmap\cores_0.$procmux$515_Y[115]_new_inv_
.sym 43865 $abc$16344$new_n2111_
.sym 43866 $abc$16344$new_n2066_
.sym 43867 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 43868 clk_$glb_clk
.sym 43870 cores_0_io_dataOut[107]
.sym 43872 cores_0_io_dataOut[114]
.sym 43874 cores_0_io_dataOut[89]
.sym 43875 cores_0_io_dataOut[97]
.sym 43876 cores_0_io_dataOut[123]
.sym 43877 cores_0_io_dataOut[76]
.sym 43883 cores_0_io_dataAddrValid
.sym 43884 dataOut[102]
.sym 43890 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 43893 cores_0.fsm_data[95]
.sym 43894 cores_0_io_dataOut[96]
.sym 43895 cores_0.fsm_data[126]
.sym 43898 cores_0_io_dataOut[121]
.sym 43902 cores_1.fsm_data[71]
.sym 43903 data[71]
.sym 43904 cores_0_io_dataOut[50]
.sym 43911 cores_0.fsm_data[105]
.sym 43912 cores_0.fsm_data[120]
.sym 43919 cores_0.fsm_data[112]
.sym 43920 cores_0.fsm_data[71]
.sym 43922 cores_0.fsm_data[121]
.sym 43926 cores_0.fsm_data[116]
.sym 43940 cores_0.fsm_data[122]
.sym 43942 cores_0.fsm_data[118]
.sym 43947 cores_0.fsm_data[112]
.sym 43952 cores_0.fsm_data[120]
.sym 43958 cores_0.fsm_data[105]
.sym 43963 cores_0.fsm_data[116]
.sym 43970 cores_0.fsm_data[118]
.sym 43977 cores_0.fsm_data[71]
.sym 43980 cores_0.fsm_data[121]
.sym 43989 cores_0.fsm_data[122]
.sym 43990 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 43991 clk_$glb_clk
.sym 43992 reset_$glb_sr
.sym 43995 cores_0_io_dataOut[126]
.sym 44000 cores_0_io_dataOut[119]
.sym 44005 data[119]
.sym 44006 cores_1.fsm_data[126]
.sym 44007 cores_0.fsm_data[107]
.sym 44010 cores_0_io_dataOut[76]
.sym 44011 cores_0_io_dataOut[105]
.sym 44012 cores_0_io_dataOut[107]
.sym 44013 cores_0_io_dataOut[116]
.sym 44014 data[113]
.sym 44015 cores_0_io_dataOut[118]
.sym 44019 cores_1_io_dataOut[96]
.sym 44022 cores_0.fsm_data[58]
.sym 44023 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 44024 cores_0_io_dataOut[71]
.sym 44025 data[90]
.sym 44027 cores_0.fsm_data[63]
.sym 44028 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44034 cores_1.fsm_data[44]
.sym 44037 cores_1.fsm_data[121]
.sym 44043 cores_1.fsm_data[127]
.sym 44044 cores_1.fsm_data[74]
.sym 44047 cores_1.fsm_data[120]
.sym 44048 cores_1.fsm_data[113]
.sym 44062 cores_1.fsm_data[71]
.sym 44070 cores_1.fsm_data[113]
.sym 44076 cores_1.fsm_data[120]
.sym 44082 cores_1.fsm_data[74]
.sym 44085 cores_1.fsm_data[121]
.sym 44091 cores_1.fsm_data[127]
.sym 44099 cores_1.fsm_data[71]
.sym 44110 cores_1.fsm_data[44]
.sym 44113 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 44114 clk_$glb_clk
.sym 44115 reset_$glb_sr
.sym 44116 dataOut[119]
.sym 44117 dataOut[59]
.sym 44118 dataOut[50]
.sym 44119 dataOut[122]
.sym 44120 dataOut[126]
.sym 44121 dataOut[96]
.sym 44128 cores_1_io_dataOut[124]
.sym 44130 cores_1_io_dataOut[104]
.sym 44131 cores_1.fsm_data[121]
.sym 44132 dataAddr
.sym 44137 data[124]
.sym 44138 data[123]
.sym 44139 cores_1.fsm_data[127]
.sym 44141 dataOut[126]
.sym 44142 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 44146 data[104]
.sym 44148 data[115]
.sym 44150 data[112]
.sym 44151 cores_0.fsm_data[115]
.sym 44159 cores_0_io_dataOut[120]
.sym 44160 cores_1_io_dataOut[121]
.sym 44162 cores_1_io_dataOut[71]
.sym 44166 cores_1_io_dataOut[120]
.sym 44169 cores_0_io_dataAddrValid
.sym 44170 cores_0_io_dataOut[121]
.sym 44184 cores_0_io_dataOut[71]
.sym 44191 cores_1_io_dataOut[121]
.sym 44192 cores_0_io_dataOut[121]
.sym 44193 cores_0_io_dataAddrValid
.sym 44226 cores_1_io_dataOut[120]
.sym 44227 cores_0_io_dataAddrValid
.sym 44228 cores_0_io_dataOut[120]
.sym 44232 cores_0_io_dataAddrValid
.sym 44233 cores_0_io_dataOut[71]
.sym 44234 cores_1_io_dataOut[71]
.sym 44237 clk_$glb_clk
.sym 44240 cores_0_io_dataOut[70]
.sym 44241 cores_0_io_dataOut[115]
.sym 44242 cores_0_io_dataOut[58]
.sym 44244 cores_0_io_dataOut[103]
.sym 44245 cores_0_io_dataOut[90]
.sym 44246 cores_0_io_dataOut[63]
.sym 44259 cores_0_io_dataOut[122]
.sym 44265 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 44266 data[59]
.sym 44270 data[58]
.sym 44272 data[121]
.sym 44274 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 44280 dataOut[119]
.sym 44281 dataOut[113]
.sym 44283 dataOut[84]
.sym 44284 dataOut[126]
.sym 44287 dataOut[71]
.sym 44288 dataOut[121]
.sym 44295 dataOut[61]
.sym 44298 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44315 dataOut[126]
.sym 44319 dataOut[113]
.sym 44331 dataOut[121]
.sym 44338 dataOut[84]
.sym 44345 dataOut[71]
.sym 44349 dataOut[119]
.sym 44358 dataOut[61]
.sym 44359 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44360 clk_$glb_clk
.sym 44363 dataMem[1][50]
.sym 44364 dataMem[1][103]
.sym 44365 dataMem[1][59]
.sym 44366 dataMem[1][119]
.sym 44367 dataMem[1][122]
.sym 44368 dataMem[1][126]
.sym 44369 dataMem[1][58]
.sym 44375 cores_0.fsm_data[70]
.sym 44379 cores_0_io_dataOut[63]
.sym 44383 cores_0_io_dataAddrValid
.sym 44405 dataMem[0][59]
.sym 44406 dataMem[0][121]
.sym 44407 dataMem[0][112]
.sym 44408 dataMem[0][104]
.sym 44411 dataMem[0][126]
.sym 44413 dataMem[0][103]
.sym 44414 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 44415 dataMem[0][84]
.sym 44416 dataAddr
.sym 44417 dataMem[0][119]
.sym 44420 dataMem[1][112]
.sym 44421 dataMem[1][103]
.sym 44422 dataMem[1][59]
.sym 44423 dataMem[1][104]
.sym 44429 dataMem[1][121]
.sym 44430 dataMem[1][84]
.sym 44431 dataMem[1][119]
.sym 44433 dataMem[1][126]
.sym 44436 dataAddr
.sym 44437 dataMem[0][119]
.sym 44439 dataMem[1][119]
.sym 44443 dataAddr
.sym 44444 dataMem[0][103]
.sym 44445 dataMem[1][103]
.sym 44449 dataMem[0][121]
.sym 44450 dataAddr
.sym 44451 dataMem[1][121]
.sym 44454 dataMem[0][104]
.sym 44455 dataAddr
.sym 44457 dataMem[1][104]
.sym 44461 dataMem[1][126]
.sym 44462 dataAddr
.sym 44463 dataMem[0][126]
.sym 44467 dataAddr
.sym 44468 dataMem[1][112]
.sym 44469 dataMem[0][112]
.sym 44472 dataMem[1][84]
.sym 44473 dataMem[0][84]
.sym 44474 dataAddr
.sym 44479 dataAddr
.sym 44480 dataMem[1][59]
.sym 44481 dataMem[0][59]
.sym 44482 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 44483 clk_$glb_clk
.sym 44484 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 44488 data[58]
.sym 44499 dataMem[0][59]
.sym 44501 dataMem[0][103]
.sym 44505 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 44507 data[126]
.sym 44520 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44531 dataOut[58]
.sym 44544 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44560 dataOut[58]
.sym 44605 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 44606 clk_$glb_clk
.sym 44628 dataAddr
.sym 45205 cores_1_io_dataOut[4]
.sym 45210 cores_1_io_dataOut[19]
.sym 45287 cores_0_io_dataOut[19]
.sym 45305 cores_0_io_dataAddrValid
.sym 45311 cores_1_io_dataOut[19]
.sym 45316 cores_0_io_dataAddrValid
.sym 45317 cores_1_io_dataOut[19]
.sym 45318 cores_0_io_dataOut[19]
.sym 45362 clk_$glb_clk
.sym 45367 dataMem[1][8]
.sym 45376 dataOut[19]
.sym 45381 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 45388 cores_0.fsm_data[0]
.sym 45390 cores_1_io_dataOut[23]
.sym 45410 cores_0.fsm_data[4]
.sym 45415 cores_0.fsm_data[19]
.sym 45418 cores_0.fsm_data[1]
.sym 45441 cores_0.fsm_data[4]
.sym 45470 cores_0.fsm_data[19]
.sym 45481 cores_0.fsm_data[1]
.sym 45484 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 45485 clk_$glb_clk
.sym 45486 reset_$glb_sr
.sym 45488 dataOut[7]
.sym 45490 dataOut[23]
.sym 45491 dataOut[9]
.sym 45493 dataOut[8]
.sym 45494 dataOut[1]
.sym 45502 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 45508 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 45513 cores_0.fsm_data[13]
.sym 45515 cores_0.fsm_data[12]
.sym 45528 cores_0_io_dataOut[13]
.sym 45534 cores_0_io_dataAddrValid
.sym 45541 cores_0_io_dataOut[6]
.sym 45543 cores_0_io_dataOut[14]
.sym 45544 cores_0.fsm_data[1]
.sym 45547 cores_1_io_dataOut[6]
.sym 45548 cores_0.fsm_data[0]
.sym 45549 $PACKER_VCC_NET
.sym 45552 cores_1_io_dataOut[14]
.sym 45556 cores_1_io_dataOut[13]
.sym 45561 cores_0.fsm_data[1]
.sym 45562 $PACKER_VCC_NET
.sym 45563 cores_0.fsm_data[0]
.sym 45573 cores_0_io_dataAddrValid
.sym 45574 cores_1_io_dataOut[13]
.sym 45575 cores_0_io_dataOut[13]
.sym 45579 cores_1_io_dataOut[6]
.sym 45580 cores_0_io_dataOut[6]
.sym 45582 cores_0_io_dataAddrValid
.sym 45591 cores_1_io_dataOut[14]
.sym 45592 cores_0_io_dataAddrValid
.sym 45594 cores_0_io_dataOut[14]
.sym 45608 clk_$glb_clk
.sym 45610 cores_1_io_dataOut[14]
.sym 45611 cores_1_io_dataOut[1]
.sym 45612 cores_1_io_dataOut[9]
.sym 45613 cores_1_io_dataOut[6]
.sym 45614 cores_1_io_dataOut[13]
.sym 45616 cores_1_io_dataOut[8]
.sym 45617 cores_1_io_dataOut[7]
.sym 45625 dataOut[23]
.sym 45627 dataOut[1]
.sym 45630 dataOut[78]
.sym 45631 cores_0_io_dataOut[7]
.sym 45635 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 45637 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 45641 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 45642 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 45644 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 45645 dataAddr
.sym 45655 cores_0.fsm_data[23]
.sym 45664 cores_0.fsm_data[18]
.sym 45665 cores_0.fsm_data[14]
.sym 45673 cores_0.fsm_data[13]
.sym 45675 cores_0.fsm_data[12]
.sym 45684 cores_0.fsm_data[13]
.sym 45696 cores_0.fsm_data[23]
.sym 45708 cores_0.fsm_data[18]
.sym 45716 cores_0.fsm_data[12]
.sym 45728 cores_0.fsm_data[14]
.sym 45730 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 45731 clk_$glb_clk
.sym 45732 reset_$glb_sr
.sym 45733 $abc$16344$techmap\cores_1.$procmux$269_Y[5]_new_inv_
.sym 45734 $abc$16344$techmap\cores_1.$procmux$269_Y[4]_new_inv_
.sym 45735 $abc$16344$techmap\cores_1.$procmux$269_Y[3]_new_inv_
.sym 45737 $abc$16344$techmap\cores_1.$procmux$269_Y[7]_new_inv_
.sym 45738 dataMem[1][21]
.sym 45739 $abc$16344$techmap\cores_1.$procmux$269_Y[6]_new_inv_
.sym 45740 dataMem[1][78]
.sym 45745 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 45747 cores_0_io_dataOut[12]
.sym 45749 data[10]
.sym 45750 cores_0.fsm_data[10]
.sym 45751 cores_1_io_dataOut[22]
.sym 45755 cores_0_io_dataOut[18]
.sym 45759 cores_1.fsm_data[17]
.sym 45777 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[11]
.sym 45778 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[12]
.sym 45781 cores_0.fsm_data[22]
.sym 45783 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[9]
.sym 45789 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[15]
.sym 45793 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[11]
.sym 45794 cores_0.dataIncDec
.sym 45795 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[12]
.sym 45797 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[9]
.sym 45798 cores_0.fsm_data[30]
.sym 45802 cores_0.dataIncDec
.sym 45805 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 45810 cores_0.fsm_data[22]
.sym 45820 cores_0.dataIncDec
.sym 45821 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[12]
.sym 45822 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[12]
.sym 45825 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[9]
.sym 45826 cores_0.dataIncDec
.sym 45828 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[9]
.sym 45832 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[11]
.sym 45833 cores_0.dataIncDec
.sym 45834 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[11]
.sym 45837 cores_0.dataIncDec
.sym 45838 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 45840 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[15]
.sym 45844 cores_0.fsm_data[30]
.sym 45853 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 45854 clk_$glb_clk
.sym 45855 reset_$glb_sr
.sym 45858 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 45859 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[3]
.sym 45860 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[4]
.sym 45861 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[5]
.sym 45862 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[6]
.sym 45863 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[7]
.sym 45868 cores_0_io_dataOut[22]
.sym 45872 data[98]
.sym 45873 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 45876 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 45879 dataOut[30]
.sym 45883 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 45897 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[16]
.sym 45903 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[22]
.sym 45906 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 45907 cores_1.fsm_data[11]
.sym 45908 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 45909 cores_0.dataIncDec
.sym 45911 cores_0.dataIncDec
.sym 45912 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[23]
.sym 45917 cores_1.fsm_data[55]
.sym 45918 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[16]
.sym 45919 cores_1.fsm_data[17]
.sym 45926 cores_1.fsm_data[78]
.sym 45938 cores_1.fsm_data[11]
.sym 45942 cores_1.fsm_data[17]
.sym 45949 cores_1.fsm_data[78]
.sym 45956 cores_1.fsm_data[55]
.sym 45960 cores_0.dataIncDec
.sym 45961 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[23]
.sym 45963 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 45966 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[22]
.sym 45968 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 45969 cores_0.dataIncDec
.sym 45972 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[16]
.sym 45973 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[16]
.sym 45974 cores_0.dataIncDec
.sym 45976 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 45977 clk_$glb_clk
.sym 45978 reset_$glb_sr
.sym 45979 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[8]
.sym 45980 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[9]
.sym 45981 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[10]
.sym 45982 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[11]
.sym 45983 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[12]
.sym 45984 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[13]
.sym 45985 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[14]
.sym 45986 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[15]
.sym 45991 cores_1.fsm_data[10]
.sym 45992 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 45993 cores_1.fsm_data[11]
.sym 45996 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 46001 cores_1_io_dataOut[55]
.sym 46002 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 46003 cores_1.fsm_data[55]
.sym 46007 cores_1.dataIncDec
.sym 46009 cores_0.dataIncDec
.sym 46010 cores_0.dataIncDec
.sym 46012 cores_1.dataIncDec
.sym 46014 dataOut[37]
.sym 46021 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[14]
.sym 46023 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 46025 cores_0.fsm_data[37]
.sym 46027 cores_0.dataIncDec
.sym 46028 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[24]
.sym 46029 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 46033 cores_0.dataIncDec
.sym 46034 cores_0.fsm_data[36]
.sym 46035 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[31]
.sym 46036 cores_1.dataIncDec
.sym 46041 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[24]
.sym 46044 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[8]
.sym 46050 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[14]
.sym 46053 cores_1.dataIncDec
.sym 46054 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[8]
.sym 46055 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 46065 cores_0.dataIncDec
.sym 46066 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[24]
.sym 46068 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[24]
.sym 46071 cores_0.fsm_data[36]
.sym 46080 cores_0.fsm_data[37]
.sym 46083 cores_0.dataIncDec
.sym 46085 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 46086 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[31]
.sym 46090 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[14]
.sym 46091 cores_1.dataIncDec
.sym 46092 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[14]
.sym 46099 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 46100 clk_$glb_clk
.sym 46101 reset_$glb_sr
.sym 46102 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[16]
.sym 46103 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[17]
.sym 46104 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[18]
.sym 46105 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[19]
.sym 46106 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[20]
.sym 46107 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[21]
.sym 46108 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[22]
.sym 46109 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[23]
.sym 46115 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 46116 cores_1.fsm_data[23]
.sym 46117 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 46122 cores_0_io_dataOut[36]
.sym 46125 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[14]
.sym 46126 data[50]
.sym 46128 data[33]
.sym 46130 $PACKER_VCC_NET
.sym 46134 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 46137 data[55]
.sym 46144 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[22]
.sym 46146 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[23]
.sym 46147 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[36]
.sym 46148 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[37]
.sym 46149 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[38]
.sym 46150 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[21]
.sym 46152 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 46154 cores_1_io_dataOut[37]
.sym 46155 cores_0_io_dataOut[37]
.sym 46157 cores_0_io_dataAddrValid
.sym 46158 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[39]
.sym 46162 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 46164 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[36]
.sym 46165 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[22]
.sym 46166 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[37]
.sym 46167 cores_1.dataIncDec
.sym 46169 cores_0.dataIncDec
.sym 46170 cores_0.dataIncDec
.sym 46172 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[21]
.sym 46174 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[23]
.sym 46177 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[23]
.sym 46178 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[23]
.sym 46179 cores_1.dataIncDec
.sym 46182 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[37]
.sym 46184 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[37]
.sym 46185 cores_0.dataIncDec
.sym 46188 cores_0.dataIncDec
.sym 46190 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[39]
.sym 46191 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 46194 cores_0_io_dataOut[37]
.sym 46196 cores_0_io_dataAddrValid
.sym 46197 cores_1_io_dataOut[37]
.sym 46201 cores_1.dataIncDec
.sym 46202 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[21]
.sym 46203 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[21]
.sym 46206 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[36]
.sym 46207 cores_0.dataIncDec
.sym 46209 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[36]
.sym 46213 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[22]
.sym 46214 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[22]
.sym 46215 cores_1.dataIncDec
.sym 46218 cores_0.dataIncDec
.sym 46219 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 46221 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[38]
.sym 46223 clk_$glb_clk
.sym 46225 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[24]
.sym 46226 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[25]
.sym 46227 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[26]
.sym 46228 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[27]
.sym 46229 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[28]
.sym 46230 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[29]
.sym 46231 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[30]
.sym 46232 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 46237 $abc$16344$new_n2066_
.sym 46240 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[23]
.sym 46241 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 46242 cores_0.fsm_data[37]
.sym 46243 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 46246 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[21]
.sym 46247 $abc$16344$techmap\cores_1.$procmux$269_Y[21]_new_inv_
.sym 46248 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[22]
.sym 46252 cores_0.fsm_data[49]
.sym 46258 data[48]
.sym 46260 $abc$16344$techmap\cores_0.$procmux$515_Y[38]_new_inv_
.sym 46267 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[30]
.sym 46268 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[42]
.sym 46269 cores_1.dataIncDec
.sym 46271 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 46275 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[26]
.sym 46277 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[43]
.sym 46279 cores_1.dataIncDec
.sym 46281 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[29]
.sym 46284 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[26]
.sym 46286 $abc$16344$techmap\cores_1.$procmux$269_Y[55]_new_inv_
.sym 46287 cores_0.dataIncDec
.sym 46290 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[24]
.sym 46291 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[42]
.sym 46293 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[43]
.sym 46294 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46295 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[29]
.sym 46296 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[30]
.sym 46297 data[55]
.sym 46299 $abc$16344$techmap\cores_1.$procmux$269_Y[55]_new_inv_
.sym 46301 data[55]
.sym 46302 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46305 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[30]
.sym 46307 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[30]
.sym 46308 cores_1.dataIncDec
.sym 46311 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[29]
.sym 46312 cores_1.dataIncDec
.sym 46313 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[29]
.sym 46318 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[42]
.sym 46319 cores_0.dataIncDec
.sym 46320 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[42]
.sym 46323 cores_1.dataIncDec
.sym 46324 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[24]
.sym 46326 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 46330 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[26]
.sym 46331 cores_1.dataIncDec
.sym 46332 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[26]
.sym 46341 cores_0.dataIncDec
.sym 46342 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[43]
.sym 46344 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[43]
.sym 46345 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 46346 clk_$glb_clk
.sym 46348 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 46349 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[33]
.sym 46350 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[34]
.sym 46351 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[35]
.sym 46352 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[36]
.sym 46353 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[37]
.sym 46354 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 46355 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 46356 data[39]
.sym 46360 cores_1.fsm_data[55]
.sym 46361 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[26]
.sym 46363 cores_0.fsm_data[47]
.sym 46365 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 46366 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 46368 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 46369 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[29]
.sym 46370 $abc$16344$techmap\cores_1.$procmux$269_Y[24]_new_inv_
.sym 46371 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[30]
.sym 46372 $abc$16344$techmap\cores_1.$procmux$269_Y[55]_new_inv_
.sym 46375 data[65]
.sym 46380 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46389 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[48]
.sym 46391 $abc$16344$techmap\cores_0.$procmux$515_Y[48]_new_inv_
.sym 46393 data[38]
.sym 46395 data[51]
.sym 46396 cores_0.dataIncDec
.sym 46398 data[50]
.sym 46399 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[50]
.sym 46400 data[49]
.sym 46402 data[43]
.sym 46404 $abc$16344$techmap\cores_0.$procmux$515_Y[43]_new_inv_
.sym 46407 $abc$16344$techmap\cores_0.$procmux$515_Y[49]_new_inv_
.sym 46408 $abc$16344$new_n2111_
.sym 46409 $abc$16344$techmap\cores_0.$procmux$515_Y[51]_new_inv_
.sym 46410 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[48]
.sym 46412 $abc$16344$new_n2066_
.sym 46414 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[50]
.sym 46416 $abc$16344$techmap\cores_0.$procmux$515_Y[50]_new_inv_
.sym 46418 data[48]
.sym 46420 $abc$16344$techmap\cores_0.$procmux$515_Y[38]_new_inv_
.sym 46422 $abc$16344$techmap\cores_0.$procmux$515_Y[38]_new_inv_
.sym 46423 $abc$16344$new_n2066_
.sym 46424 data[38]
.sym 46425 $abc$16344$new_n2111_
.sym 46428 $abc$16344$new_n2111_
.sym 46429 data[51]
.sym 46430 $abc$16344$new_n2066_
.sym 46431 $abc$16344$techmap\cores_0.$procmux$515_Y[51]_new_inv_
.sym 46434 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[48]
.sym 46435 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[48]
.sym 46437 cores_0.dataIncDec
.sym 46440 cores_0.dataIncDec
.sym 46441 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[50]
.sym 46442 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[50]
.sym 46446 $abc$16344$techmap\cores_0.$procmux$515_Y[50]_new_inv_
.sym 46447 $abc$16344$new_n2111_
.sym 46448 data[50]
.sym 46449 $abc$16344$new_n2066_
.sym 46452 $abc$16344$new_n2111_
.sym 46453 $abc$16344$techmap\cores_0.$procmux$515_Y[48]_new_inv_
.sym 46454 $abc$16344$new_n2066_
.sym 46455 data[48]
.sym 46458 data[43]
.sym 46459 $abc$16344$new_n2066_
.sym 46460 $abc$16344$techmap\cores_0.$procmux$515_Y[43]_new_inv_
.sym 46461 $abc$16344$new_n2111_
.sym 46464 $abc$16344$new_n2111_
.sym 46465 $abc$16344$techmap\cores_0.$procmux$515_Y[49]_new_inv_
.sym 46466 $abc$16344$new_n2066_
.sym 46467 data[49]
.sym 46468 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 46469 clk_$glb_clk
.sym 46471 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[40]
.sym 46472 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[41]
.sym 46473 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 46474 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[43]
.sym 46475 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[44]
.sym 46476 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[45]
.sym 46477 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 46478 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[47]
.sym 46479 cores_1.fsm_data[25]
.sym 46481 cores_0.fsm_data[89]
.sym 46482 cores_1.fsm_data[25]
.sym 46483 cores_1.fsm_data[46]
.sym 46484 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 46485 $PACKER_VCC_NET
.sym 46487 cores_0.fsm_data[51]
.sym 46488 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 46489 cores_1.fsm_data[37]
.sym 46490 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 46491 cores_1.fsm_data[38]
.sym 46492 cores_0_io_dataOut[52]
.sym 46493 cores_1.fsm_data[32]
.sym 46494 cores_1.fsm_data[39]
.sym 46495 cores_1.fsm_data[36]
.sym 46496 cores_0.fsm_data[62]
.sym 46497 cores_0.dataIncDec
.sym 46499 cores_1.dataIncDec
.sym 46500 cores_1.fsm_data[55]
.sym 46502 cores_0.fsm_data[68]
.sym 46504 cores_0.fsm_data[43]
.sym 46505 cores_1.fsm_data[94]
.sym 46506 cores_0.fsm_data[66]
.sym 46513 cores_0.fsm_data[51]
.sym 46519 cores_1.fsm_data[40]
.sym 46521 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 46522 cores_0.dataIncDec
.sym 46523 cores_1.fsm_data[54]
.sym 46524 cores_0.fsm_data[50]
.sym 46525 cores_0.fsm_data[48]
.sym 46526 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[62]
.sym 46527 cores_0.fsm_data[49]
.sym 46531 cores_1.fsm_data[94]
.sym 46534 cores_1.fsm_data[64]
.sym 46551 cores_0.fsm_data[51]
.sym 46552 cores_0.fsm_data[48]
.sym 46553 cores_0.fsm_data[50]
.sym 46554 cores_0.fsm_data[49]
.sym 46560 cores_1.fsm_data[94]
.sym 46569 cores_1.fsm_data[54]
.sym 46575 cores_1.fsm_data[40]
.sym 46581 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 46582 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[62]
.sym 46584 cores_0.dataIncDec
.sym 46590 cores_1.fsm_data[64]
.sym 46591 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 46592 clk_$glb_clk
.sym 46593 reset_$glb_sr
.sym 46594 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 46595 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 46596 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[50]
.sym 46597 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[51]
.sym 46598 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[52]
.sym 46599 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[53]
.sym 46600 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 46601 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[55]
.sym 46607 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 46609 cores_1.fsm_data[52]
.sym 46610 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 46612 cores_1_io_dataOut[94]
.sym 46613 cores_1.fsm_data[43]
.sym 46614 data[49]
.sym 46617 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 46619 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 46620 cores_1.fsm_data[64]
.sym 46623 data[72]
.sym 46626 $PACKER_VCC_NET
.sym 46627 data[73]
.sym 46628 cores_0.fsm_data[68]
.sym 46629 data[50]
.sym 46636 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 46637 data[62]
.sym 46638 $abc$16344$new_n2066_
.sym 46640 data[66]
.sym 46641 $abc$16344$new_n2111_
.sym 46642 $abc$16344$techmap\cores_0.$procmux$515_Y[68]_new_inv_
.sym 46644 $abc$16344$new_n2066_
.sym 46645 data[65]
.sym 46646 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[55]
.sym 46647 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[68]
.sym 46648 data[68]
.sym 46649 $abc$16344$techmap\cores_0.$procmux$515_Y[62]_new_inv_
.sym 46650 $abc$16344$techmap\cores_0.$procmux$515_Y[75]_new_inv_
.sym 46653 $abc$16344$techmap\cores_0.$procmux$515_Y[65]_new_inv_
.sym 46655 data[75]
.sym 46656 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[68]
.sym 46657 cores_0.dataIncDec
.sym 46658 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 46659 cores_1.dataIncDec
.sym 46660 data[58]
.sym 46661 $abc$16344$new_n2111_
.sym 46666 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[55]
.sym 46668 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[55]
.sym 46670 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[55]
.sym 46671 cores_1.dataIncDec
.sym 46674 $abc$16344$new_n2066_
.sym 46675 $abc$16344$new_n2111_
.sym 46676 $abc$16344$techmap\cores_0.$procmux$515_Y[68]_new_inv_
.sym 46677 data[68]
.sym 46680 data[75]
.sym 46681 $abc$16344$new_n2066_
.sym 46682 $abc$16344$techmap\cores_0.$procmux$515_Y[75]_new_inv_
.sym 46683 $abc$16344$new_n2111_
.sym 46686 data[66]
.sym 46687 $abc$16344$new_n2066_
.sym 46688 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 46689 $abc$16344$new_n2111_
.sym 46692 $abc$16344$new_n2111_
.sym 46693 data[65]
.sym 46694 $abc$16344$techmap\cores_0.$procmux$515_Y[65]_new_inv_
.sym 46695 $abc$16344$new_n2066_
.sym 46698 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 46699 $abc$16344$new_n2066_
.sym 46700 $abc$16344$new_n2111_
.sym 46701 data[58]
.sym 46704 data[62]
.sym 46705 $abc$16344$new_n2066_
.sym 46706 $abc$16344$new_n2111_
.sym 46707 $abc$16344$techmap\cores_0.$procmux$515_Y[62]_new_inv_
.sym 46710 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[68]
.sym 46712 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[68]
.sym 46713 cores_0.dataIncDec
.sym 46714 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 46715 clk_$glb_clk
.sym 46717 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[56]
.sym 46718 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[57]
.sym 46719 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[58]
.sym 46720 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[59]
.sym 46721 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[60]
.sym 46722 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[61]
.sym 46723 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 46724 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[63]
.sym 46726 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[53]
.sym 46727 cores_0.fsm_data[90]
.sym 46729 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 46730 cores_1.fsm_data[49]
.sym 46731 cores_0.fsm_data[58]
.sym 46732 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[55]
.sym 46733 cores_0.fsm_data[68]
.sym 46734 cores_1.fsm_data[53]
.sym 46735 cores_0.fsm_data[75]
.sym 46736 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 46738 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 46739 cores_1.fsm_data[54]
.sym 46740 cores_0.fsm_data[69]
.sym 46741 cores_1.fsm_data[48]
.sym 46742 cores_1.fsm_data[71]
.sym 46744 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 46747 data[93]
.sym 46748 data[77]
.sym 46750 cores_1.fsm_data[58]
.sym 46758 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[72]
.sym 46759 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[73]
.sym 46760 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 46761 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[75]
.sym 46764 data[77]
.sym 46765 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 46767 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[58]
.sym 46771 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[77]
.sym 46773 cores_1.dataIncDec
.sym 46775 $abc$16344$techmap\cores_0.$procmux$515_Y[73]_new_inv_
.sym 46776 $abc$16344$new_n2066_
.sym 46777 $abc$16344$new_n2066_
.sym 46778 cores_0.dataIncDec
.sym 46779 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[72]
.sym 46780 $abc$16344$techmap\cores_0.$procmux$515_Y[77]_new_inv_
.sym 46781 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[77]
.sym 46783 data[72]
.sym 46784 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[58]
.sym 46785 $abc$16344$techmap\cores_0.$procmux$515_Y[72]_new_inv_
.sym 46786 $abc$16344$new_n2111_
.sym 46787 data[73]
.sym 46791 data[73]
.sym 46792 $abc$16344$techmap\cores_0.$procmux$515_Y[73]_new_inv_
.sym 46793 $abc$16344$new_n2066_
.sym 46794 $abc$16344$new_n2111_
.sym 46797 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 46799 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[73]
.sym 46800 cores_0.dataIncDec
.sym 46803 $abc$16344$techmap\cores_0.$procmux$515_Y[77]_new_inv_
.sym 46804 $abc$16344$new_n2111_
.sym 46805 data[77]
.sym 46806 $abc$16344$new_n2066_
.sym 46809 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[72]
.sym 46810 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[72]
.sym 46812 cores_0.dataIncDec
.sym 46815 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[58]
.sym 46817 cores_1.dataIncDec
.sym 46818 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[58]
.sym 46821 $abc$16344$new_n2066_
.sym 46822 data[72]
.sym 46823 $abc$16344$new_n2111_
.sym 46824 $abc$16344$techmap\cores_0.$procmux$515_Y[72]_new_inv_
.sym 46827 cores_0.dataIncDec
.sym 46829 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[77]
.sym 46830 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[77]
.sym 46833 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[75]
.sym 46834 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 46836 cores_0.dataIncDec
.sym 46837 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 46838 clk_$glb_clk
.sym 46840 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[64]
.sym 46841 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[65]
.sym 46842 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 46843 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 46844 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[68]
.sym 46845 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[69]
.sym 46846 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[70]
.sym 46847 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[71]
.sym 46852 cores_0.fsm_data[73]
.sym 46853 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[58]
.sym 46854 cores_0.fsm_data[72]
.sym 46855 data[63]
.sym 46856 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 46857 data[68]
.sym 46858 cores_1.fsm_data[63]
.sym 46859 data[63]
.sym 46861 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 46862 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 46866 data[44]
.sym 46870 data[94]
.sym 46871 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46872 cores_1.fsm_data[87]
.sym 46874 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 46881 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 46882 cores_0.dataIncDec
.sym 46883 data[71]
.sym 46885 $abc$16344$techmap\cores_1.$procmux$269_Y[71]_new_inv_
.sym 46886 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 46887 cores_0.dataIncDec
.sym 46889 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[80]
.sym 46890 data[58]
.sym 46891 data[87]
.sym 46893 $abc$16344$techmap\cores_1.$procmux$269_Y[58]_new_inv_
.sym 46895 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46900 $abc$16344$techmap\cores_1.$procmux$269_Y[64]_new_inv_
.sym 46901 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[76]
.sym 46902 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[80]
.sym 46903 data[64]
.sym 46905 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[64]
.sym 46906 cores_1.dataIncDec
.sym 46910 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 46914 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 46915 data[87]
.sym 46917 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46920 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46921 data[64]
.sym 46922 $abc$16344$techmap\cores_1.$procmux$269_Y[64]_new_inv_
.sym 46927 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46928 data[58]
.sym 46929 $abc$16344$techmap\cores_1.$procmux$269_Y[58]_new_inv_
.sym 46932 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 46933 cores_1.dataIncDec
.sym 46934 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[64]
.sym 46938 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 46939 cores_0.dataIncDec
.sym 46940 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[76]
.sym 46950 data[71]
.sym 46951 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 46952 $abc$16344$techmap\cores_1.$procmux$269_Y[71]_new_inv_
.sym 46956 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[80]
.sym 46958 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[80]
.sym 46959 cores_0.dataIncDec
.sym 46960 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 46961 clk_$glb_clk
.sym 46963 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[72]
.sym 46964 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 46965 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[74]
.sym 46966 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[75]
.sym 46967 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 46968 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[77]
.sym 46969 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[78]
.sym 46970 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[79]
.sym 46975 cores_1.fsm_data[87]
.sym 46978 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 46979 cores_1.fsm_data[70]
.sym 46980 data[59]
.sym 46981 cores_1.fsm_data[58]
.sym 46982 cores_1.fsm_data[66]
.sym 46984 $PACKER_VCC_NET
.sym 46986 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 46987 cores_0.dataIncDec
.sym 46988 cores_0.fsm_data[96]
.sym 46989 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 46990 cores_1.dataIncDec
.sym 46991 cores_0_io_dataOut[28]
.sym 46993 cores_0.dataIncDec
.sym 46994 cores_0.fsm_data[97]
.sym 46996 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 46997 data[101]
.sym 47004 $abc$16344$techmap\cores_0.$procmux$515_Y[89]_new_inv_
.sym 47005 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[89]
.sym 47008 $abc$16344$techmap\cores_0.$procmux$515_Y[76]_new_inv_
.sym 47010 $abc$16344$techmap\cores_0.$procmux$515_Y[94]_new_inv_
.sym 47012 data[89]
.sym 47013 cores_0.dataIncDec
.sym 47014 $abc$16344$new_n2111_
.sym 47015 $abc$16344$new_n2066_
.sym 47016 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 47017 data[90]
.sym 47018 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[94]
.sym 47019 data[93]
.sym 47021 data[76]
.sym 47028 $abc$16344$techmap\cores_0.$procmux$515_Y[93]_new_inv_
.sym 47030 data[94]
.sym 47032 $abc$16344$techmap\cores_0.$procmux$515_Y[90]_new_inv_
.sym 47035 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[89]
.sym 47037 cores_0.dataIncDec
.sym 47038 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[89]
.sym 47039 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[89]
.sym 47043 $abc$16344$techmap\cores_0.$procmux$515_Y[90]_new_inv_
.sym 47044 data[90]
.sym 47045 $abc$16344$new_n2111_
.sym 47046 $abc$16344$new_n2066_
.sym 47049 $abc$16344$new_n2066_
.sym 47050 $abc$16344$techmap\cores_0.$procmux$515_Y[93]_new_inv_
.sym 47051 data[93]
.sym 47052 $abc$16344$new_n2111_
.sym 47055 data[94]
.sym 47056 $abc$16344$new_n2066_
.sym 47057 $abc$16344$new_n2111_
.sym 47058 $abc$16344$techmap\cores_0.$procmux$515_Y[94]_new_inv_
.sym 47061 $abc$16344$techmap\cores_0.$procmux$515_Y[76]_new_inv_
.sym 47062 data[76]
.sym 47063 $abc$16344$new_n2066_
.sym 47064 $abc$16344$new_n2111_
.sym 47073 cores_0.dataIncDec
.sym 47074 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[94]
.sym 47076 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 47079 data[89]
.sym 47080 $abc$16344$techmap\cores_0.$procmux$515_Y[89]_new_inv_
.sym 47081 $abc$16344$new_n2111_
.sym 47082 $abc$16344$new_n2066_
.sym 47083 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 47084 clk_$glb_clk
.sym 47086 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[80]
.sym 47087 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[81]
.sym 47088 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[82]
.sym 47089 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[83]
.sym 47090 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[84]
.sym 47091 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[85]
.sym 47092 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 47093 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[87]
.sym 47098 cores_1.fsm_data[85]
.sym 47099 cores_1.fsm_data[72]
.sym 47101 cores_0.fsm_data[82]
.sym 47102 cores_1.fsm_data[68]
.sym 47104 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 47106 cores_0.fsm_data[94]
.sym 47107 cores_1.fsm_data[77]
.sym 47109 cores_1.fsm_data[76]
.sym 47114 cores_1.fsm_data[59]
.sym 47116 data[50]
.sym 47118 $PACKER_VCC_NET
.sym 47119 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 47120 cores_0.fsm_data[79]
.sym 47127 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[96]
.sym 47128 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[97]
.sym 47129 data[97]
.sym 47133 $abc$16344$new_n2111_
.sym 47134 $abc$16344$techmap\cores_0.$procmux$515_Y[97]_new_inv_
.sym 47135 data[98]
.sym 47137 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[98]
.sym 47138 $abc$16344$new_n2066_
.sym 47139 data[96]
.sym 47140 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[101]
.sym 47141 $abc$16344$new_n2111_
.sym 47145 $abc$16344$techmap\cores_0.$procmux$515_Y[98]_new_inv_
.sym 47147 cores_0.dataIncDec
.sym 47148 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[96]
.sym 47150 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[97]
.sym 47151 $abc$16344$techmap\cores_0.$procmux$515_Y[101]_new_inv_
.sym 47152 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[98]
.sym 47153 cores_0.dataIncDec
.sym 47155 $abc$16344$techmap\cores_0.$procmux$515_Y[96]_new_inv_
.sym 47157 data[101]
.sym 47158 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[101]
.sym 47160 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[101]
.sym 47162 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[101]
.sym 47163 cores_0.dataIncDec
.sym 47166 $abc$16344$techmap\cores_0.$procmux$515_Y[97]_new_inv_
.sym 47167 $abc$16344$new_n2066_
.sym 47168 $abc$16344$new_n2111_
.sym 47169 data[97]
.sym 47172 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[98]
.sym 47173 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[98]
.sym 47175 cores_0.dataIncDec
.sym 47178 data[98]
.sym 47179 $abc$16344$new_n2066_
.sym 47180 $abc$16344$new_n2111_
.sym 47181 $abc$16344$techmap\cores_0.$procmux$515_Y[98]_new_inv_
.sym 47184 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[96]
.sym 47186 cores_0.dataIncDec
.sym 47187 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[96]
.sym 47190 $abc$16344$techmap\cores_0.$procmux$515_Y[101]_new_inv_
.sym 47191 $abc$16344$new_n2066_
.sym 47192 data[101]
.sym 47193 $abc$16344$new_n2111_
.sym 47196 $abc$16344$new_n2066_
.sym 47197 data[96]
.sym 47198 $abc$16344$new_n2111_
.sym 47199 $abc$16344$techmap\cores_0.$procmux$515_Y[96]_new_inv_
.sym 47202 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[97]
.sym 47203 cores_0.dataIncDec
.sym 47204 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[97]
.sym 47206 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 47207 clk_$glb_clk
.sym 47209 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[88]
.sym 47210 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[89]
.sym 47211 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[90]
.sym 47212 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[91]
.sym 47213 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[92]
.sym 47214 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[93]
.sym 47215 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 47216 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[95]
.sym 47221 data[96]
.sym 47222 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 47224 $abc$16344$new_n2066_
.sym 47225 cores_0.fsm_data[97]
.sym 47227 cores_1.fsm_data[86]
.sym 47228 data[89]
.sym 47229 cores_0.fsm_data[98]
.sym 47230 $abc$16344$new_n2111_
.sym 47231 data[88]
.sym 47232 cores_0.fsm_data[69]
.sym 47233 cores_0_io_dataOut[73]
.sym 47242 cores_1.fsm_data[58]
.sym 47251 cores_0.fsm_data[97]
.sym 47254 cores_0.fsm_data[93]
.sym 47256 cores_0.fsm_data[73]
.sym 47257 cores_0.fsm_data[100]
.sym 47260 cores_0.fsm_data[28]
.sym 47261 cores_0.fsm_data[98]
.sym 47264 cores_0.fsm_data[96]
.sym 47277 cores_0.fsm_data[99]
.sym 47296 cores_0.fsm_data[28]
.sym 47309 cores_0.fsm_data[73]
.sym 47314 cores_0.fsm_data[93]
.sym 47319 cores_0.fsm_data[98]
.sym 47320 cores_0.fsm_data[97]
.sym 47321 cores_0.fsm_data[99]
.sym 47322 cores_0.fsm_data[96]
.sym 47327 cores_0.fsm_data[100]
.sym 47329 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 47330 clk_$glb_clk
.sym 47331 reset_$glb_sr
.sym 47332 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[96]
.sym 47333 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[97]
.sym 47334 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[98]
.sym 47335 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[99]
.sym 47336 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[100]
.sym 47337 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[101]
.sym 47338 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 47339 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[103]
.sym 47344 cores_1.fsm_data[88]
.sym 47345 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 47346 cores_0_io_dataOut[108]
.sym 47351 cores_1.fsm_data[90]
.sym 47352 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 47354 data[76]
.sym 47356 cores_0.fsm_data[103]
.sym 47360 cores_1.fsm_data[84]
.sym 47362 data[44]
.sym 47366 cores_1.fsm_data[103]
.sym 47376 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[103]
.sym 47379 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 47383 $abc$16344$techmap\cores_1.$procmux$269_Y[96]_new_inv_
.sym 47384 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[99]
.sym 47386 data[103]
.sym 47389 $abc$16344$techmap\cores_1.$procmux$269_Y[99]_new_inv_
.sym 47390 cores_1.dataIncDec
.sym 47391 cores_1.dataIncDec
.sym 47392 $abc$16344$techmap\cores_1.$procmux$269_Y[103]_new_inv_
.sym 47395 data[96]
.sym 47397 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[96]
.sym 47399 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 47400 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[99]
.sym 47401 data[99]
.sym 47404 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[103]
.sym 47406 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[99]
.sym 47407 cores_1.dataIncDec
.sym 47408 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[99]
.sym 47412 $abc$16344$techmap\cores_1.$procmux$269_Y[103]_new_inv_
.sym 47414 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 47415 data[103]
.sym 47418 cores_1.dataIncDec
.sym 47419 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[96]
.sym 47420 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 47425 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[103]
.sym 47426 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[103]
.sym 47427 cores_1.dataIncDec
.sym 47431 data[99]
.sym 47432 $abc$16344$techmap\cores_1.$procmux$269_Y[99]_new_inv_
.sym 47433 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 47436 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 47438 $abc$16344$techmap\cores_1.$procmux$269_Y[96]_new_inv_
.sym 47439 data[96]
.sym 47452 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 47453 clk_$glb_clk
.sym 47455 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[104]
.sym 47456 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[105]
.sym 47457 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[106]
.sym 47458 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[107]
.sym 47459 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[108]
.sym 47460 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[109]
.sym 47461 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[110]
.sym 47462 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[111]
.sym 47467 data[111]
.sym 47468 $PACKER_VCC_NET
.sym 47469 cores_1.fsm_data[96]
.sym 47470 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[103]
.sym 47471 cores_1.fsm_data[103]
.sym 47472 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[99]
.sym 47477 cores_1.fsm_data[99]
.sym 47478 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 47481 dataOut[96]
.sym 47482 cores_1.dataIncDec
.sym 47487 cores_0.fsm_data[97]
.sym 47488 cores_0.fsm_data[96]
.sym 47489 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 47503 cores_0.dataIncDec
.sym 47504 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[120]
.sym 47508 cores_1.fsm_data[15]
.sym 47509 cores_1.fsm_data[96]
.sym 47519 cores_1.fsm_data[25]
.sym 47520 cores_1.fsm_data[84]
.sym 47521 cores_1.fsm_data[46]
.sym 47525 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[120]
.sym 47529 cores_1.fsm_data[46]
.sym 47536 cores_1.fsm_data[96]
.sym 47547 cores_0.dataIncDec
.sym 47548 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[120]
.sym 47549 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[120]
.sym 47561 cores_1.fsm_data[84]
.sym 47566 cores_1.fsm_data[25]
.sym 47571 cores_1.fsm_data[15]
.sym 47575 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 47576 clk_$glb_clk
.sym 47577 reset_$glb_sr
.sym 47578 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[112]
.sym 47579 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[113]
.sym 47580 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[114]
.sym 47581 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[115]
.sym 47582 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[116]
.sym 47583 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[117]
.sym 47584 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[118]
.sym 47585 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[119]
.sym 47594 cores_1.fsm_data[108]
.sym 47595 cores_1.fsm_data[109]
.sym 47600 cores_0_io_dataOut[93]
.sym 47601 data[108]
.sym 47602 cores_1.fsm_data[59]
.sym 47604 cores_1.fsm_data[122]
.sym 47605 cores_0.fsm_data[79]
.sym 47606 cores_1.fsm_data[120]
.sym 47607 data[50]
.sym 47608 cores_1.fsm_data[97]
.sym 47611 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 47612 data[108]
.sym 47613 cores_1_io_dataOut[15]
.sym 47621 cores_0.fsm_data[79]
.sym 47622 cores_0.fsm_data[69]
.sym 47623 cores_0.fsm_data[95]
.sym 47628 cores_0.fsm_data[50]
.sym 47629 cores_0.fsm_data[59]
.sym 47634 cores_0.fsm_data[42]
.sym 47646 cores_0.fsm_data[106]
.sym 47648 cores_0.fsm_data[96]
.sym 47652 cores_0.fsm_data[42]
.sym 47659 cores_0.fsm_data[79]
.sym 47666 cores_0.fsm_data[96]
.sym 47673 cores_0.fsm_data[106]
.sym 47679 cores_0.fsm_data[69]
.sym 47682 cores_0.fsm_data[59]
.sym 47690 cores_0.fsm_data[95]
.sym 47697 cores_0.fsm_data[50]
.sym 47698 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 47699 clk_$glb_clk
.sym 47700 reset_$glb_sr
.sym 47701 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[120]
.sym 47702 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[121]
.sym 47703 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[122]
.sym 47704 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[123]
.sym 47705 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[124]
.sym 47706 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[125]
.sym 47707 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[126]
.sym 47708 $abc$16344$techmap\cores_1.$procmux$269_Y[127]_new_inv_
.sym 47715 data[118]
.sym 47717 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 47718 cores_1.fsm_data[115]
.sym 47719 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 47728 cores_0_io_dataOut[106]
.sym 47729 cores_1.fsm_data[104]
.sym 47730 cores_1.fsm_data[58]
.sym 47732 cores_0_io_dataOut[59]
.sym 47735 dataOut[96]
.sym 47749 cores_0.fsm_data[107]
.sym 47753 cores_0.fsm_data[76]
.sym 47759 cores_0.fsm_data[97]
.sym 47762 cores_0.fsm_data[123]
.sym 47763 cores_0.fsm_data[114]
.sym 47768 cores_0.fsm_data[89]
.sym 47776 cores_0.fsm_data[107]
.sym 47788 cores_0.fsm_data[114]
.sym 47800 cores_0.fsm_data[89]
.sym 47807 cores_0.fsm_data[97]
.sym 47813 cores_0.fsm_data[123]
.sym 47818 cores_0.fsm_data[76]
.sym 47821 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 47822 clk_$glb_clk
.sym 47823 reset_$glb_sr
.sym 47824 cores_1_io_dataOut[110]
.sym 47825 cores_1_io_dataOut[104]
.sym 47826 cores_1_io_dataOut[59]
.sym 47827 cores_1_io_dataOut[97]
.sym 47828 cores_1_io_dataOut[124]
.sym 47829 cores_1_io_dataOut[125]
.sym 47830 cores_1_io_dataOut[112]
.sym 47831 cores_1_io_dataOut[50]
.sym 47833 data[114]
.sym 47836 data[104]
.sym 47838 cores_0_io_dataOut[97]
.sym 47839 data[112]
.sym 47844 data[114]
.sym 47845 data[120]
.sym 47846 cores_0_io_dataOut[89]
.sym 47848 cores_0.fsm_data[103]
.sym 47854 cores_1.fsm_data[103]
.sym 47870 cores_0.fsm_data[126]
.sym 47890 cores_0.fsm_data[119]
.sym 47913 cores_0.fsm_data[126]
.sym 47943 cores_0.fsm_data[119]
.sym 47944 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 47945 clk_$glb_clk
.sym 47946 reset_$glb_sr
.sym 47947 cores_1_io_dataOut[70]
.sym 47948 cores_1_io_dataOut[122]
.sym 47950 cores_1_io_dataOut[126]
.sym 47951 cores_1_io_dataOut[103]
.sym 47953 cores_1_io_dataOut[58]
.sym 47954 cores_1_io_dataOut[119]
.sym 47960 data[121]
.sym 47962 cores_1_io_dataOut[97]
.sym 47966 cores_1.fsm_data[120]
.sym 47970 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 47973 dataOut[96]
.sym 47974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 47977 cores_1_io_dataOut[125]
.sym 47979 dataOut[119]
.sym 47981 dataOut[59]
.sym 47990 cores_1_io_dataOut[59]
.sym 47991 cores_0_io_dataOut[122]
.sym 47994 cores_1_io_dataOut[96]
.sym 47995 cores_0_io_dataOut[119]
.sym 47997 cores_0_io_dataOut[96]
.sym 47998 cores_0_io_dataOut[126]
.sym 47999 cores_0_io_dataOut[50]
.sym 48002 cores_0_io_dataOut[59]
.sym 48003 cores_1_io_dataOut[50]
.sym 48005 cores_0_io_dataAddrValid
.sym 48013 cores_1_io_dataOut[122]
.sym 48015 cores_1_io_dataOut[126]
.sym 48019 cores_1_io_dataOut[119]
.sym 48021 cores_1_io_dataOut[119]
.sym 48022 cores_0_io_dataOut[119]
.sym 48024 cores_0_io_dataAddrValid
.sym 48027 cores_0_io_dataOut[59]
.sym 48029 cores_0_io_dataAddrValid
.sym 48030 cores_1_io_dataOut[59]
.sym 48033 cores_0_io_dataOut[50]
.sym 48034 cores_0_io_dataAddrValid
.sym 48035 cores_1_io_dataOut[50]
.sym 48039 cores_0_io_dataOut[122]
.sym 48040 cores_1_io_dataOut[122]
.sym 48041 cores_0_io_dataAddrValid
.sym 48046 cores_0_io_dataAddrValid
.sym 48047 cores_1_io_dataOut[126]
.sym 48048 cores_0_io_dataOut[126]
.sym 48052 cores_0_io_dataOut[96]
.sym 48053 cores_0_io_dataAddrValid
.sym 48054 cores_1_io_dataOut[96]
.sym 48068 clk_$glb_clk
.sym 48072 dataOut[70]
.sym 48075 dataOut[58]
.sym 48076 dataOut[103]
.sym 48085 cores_1.fsm_data[122]
.sym 48095 dataOut[50]
.sym 48097 dataOut[122]
.sym 48099 data[50]
.sym 48103 cores_1.fsm_data[126]
.sym 48104 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 48115 cores_0.fsm_data[58]
.sym 48118 cores_0.fsm_data[115]
.sym 48120 cores_0.fsm_data[103]
.sym 48122 cores_0.fsm_data[63]
.sym 48123 cores_0.fsm_data[70]
.sym 48136 cores_0.fsm_data[90]
.sym 48152 cores_0.fsm_data[70]
.sym 48157 cores_0.fsm_data[115]
.sym 48163 cores_0.fsm_data[58]
.sym 48175 cores_0.fsm_data[103]
.sym 48182 cores_0.fsm_data[90]
.sym 48187 cores_0.fsm_data[63]
.sym 48190 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 48191 clk_$glb_clk
.sym 48192 reset_$glb_sr
.sym 48194 dataMem[0][59]
.sym 48196 dataMem[0][50]
.sym 48197 dataMem[0][122]
.sym 48198 dataMem[0][103]
.sym 48209 dataOut[63]
.sym 48211 cores_0_io_dataOut[115]
.sym 48216 data[90]
.sym 48222 dataAddr
.sym 48234 dataOut[126]
.sym 48240 dataOut[103]
.sym 48245 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 48247 dataOut[58]
.sym 48251 dataOut[119]
.sym 48253 dataOut[59]
.sym 48255 dataOut[50]
.sym 48257 dataOut[122]
.sym 48273 dataOut[50]
.sym 48279 dataOut[103]
.sym 48287 dataOut[59]
.sym 48292 dataOut[119]
.sym 48299 dataOut[122]
.sym 48303 dataOut[126]
.sym 48312 dataOut[58]
.sym 48313 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 48314 clk_$glb_clk
.sym 48316 data[122]
.sym 48318 data[50]
.sym 48339 data[115]
.sym 48357 dataMem[0][58]
.sym 48359 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 48360 dataAddr
.sym 48364 dataMem[1][58]
.sym 48408 dataMem[1][58]
.sym 48409 dataMem[0][58]
.sym 48410 dataAddr
.sym 48436 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 48437 clk_$glb_clk
.sym 48438 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 48810 clk
.sym 48882 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 48895 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083
.sym 49038 dataOut[4]
.sym 49064 $abc$16344$auto$rtlil.cc:1981:NotGate$16058
.sym 49070 cores_1.fsm_data[4]
.sym 49086 cores_0_io_dataOut[4]
.sym 49101 data[12]
.sym 49102 cores_1.fsm_data[19]
.sym 49114 cores_1.fsm_data[19]
.sym 49128 cores_1.fsm_data[4]
.sym 49148 cores_1.fsm_data[4]
.sym 49178 cores_1.fsm_data[19]
.sym 49192 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 49193 clk_$glb_clk
.sym 49194 reset_$glb_sr
.sym 49196 data[8]
.sym 49198 data[12]
.sym 49199 data[105]
.sym 49220 data[105]
.sym 49230 data[8]
.sym 49238 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 49242 dataOut[8]
.sym 49290 dataOut[8]
.sym 49315 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 49316 clk_$glb_clk
.sym 49318 dataMem[0][10]
.sym 49319 dataMem[0][9]
.sym 49320 dataMem[0][8]
.sym 49321 dataMem[0][12]
.sym 49322 dataMem[0][23]
.sym 49323 dataMem[0][78]
.sym 49324 dataMem[0][22]
.sym 49330 dataAddr
.sym 49331 $PACKER_VCC_NET
.sym 49338 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 49344 data[12]
.sym 49347 cores_1.fsm_data[4]
.sym 49360 cores_1_io_dataOut[1]
.sym 49361 cores_1_io_dataOut[9]
.sym 49365 cores_1_io_dataOut[23]
.sym 49366 cores_1_io_dataOut[7]
.sym 49369 cores_0_io_dataOut[7]
.sym 49373 cores_1_io_dataOut[8]
.sym 49383 cores_0_io_dataOut[9]
.sym 49385 cores_0_io_dataOut[23]
.sym 49386 cores_0_io_dataAddrValid
.sym 49387 cores_0_io_dataOut[8]
.sym 49390 cores_0_io_dataOut[1]
.sym 49398 cores_1_io_dataOut[7]
.sym 49400 cores_0_io_dataOut[7]
.sym 49401 cores_0_io_dataAddrValid
.sym 49410 cores_0_io_dataOut[23]
.sym 49411 cores_0_io_dataAddrValid
.sym 49413 cores_1_io_dataOut[23]
.sym 49416 cores_0_io_dataAddrValid
.sym 49417 cores_0_io_dataOut[9]
.sym 49418 cores_1_io_dataOut[9]
.sym 49429 cores_1_io_dataOut[8]
.sym 49430 cores_0_io_dataAddrValid
.sym 49431 cores_0_io_dataOut[8]
.sym 49435 cores_0_io_dataAddrValid
.sym 49436 cores_1_io_dataOut[1]
.sym 49437 cores_0_io_dataOut[1]
.sym 49439 clk_$glb_clk
.sym 49442 data[22]
.sym 49443 data[9]
.sym 49444 data[23]
.sym 49445 data[78]
.sym 49446 data[10]
.sym 49457 dataOut[7]
.sym 49461 data[4]
.sym 49462 data[5]
.sym 49463 dataOut[9]
.sym 49464 data[7]
.sym 49465 dataAddr
.sym 49466 cores_1.fsm_data[14]
.sym 49467 data[14]
.sym 49468 data[8]
.sym 49469 data[13]
.sym 49470 cores_1.fsm_data[13]
.sym 49471 dataOut[10]
.sym 49472 dataOut[78]
.sym 49474 dataOut[21]
.sym 49475 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 49476 cores_1.fsm_data[9]
.sym 49490 cores_1.fsm_data[14]
.sym 49494 cores_1.fsm_data[13]
.sym 49499 cores_1.fsm_data[1]
.sym 49500 cores_1.fsm_data[9]
.sym 49502 cores_1.fsm_data[8]
.sym 49505 cores_1.fsm_data[6]
.sym 49506 cores_1.fsm_data[7]
.sym 49518 cores_1.fsm_data[14]
.sym 49521 cores_1.fsm_data[1]
.sym 49527 cores_1.fsm_data[9]
.sym 49535 cores_1.fsm_data[6]
.sym 49542 cores_1.fsm_data[13]
.sym 49553 cores_1.fsm_data[8]
.sym 49559 cores_1.fsm_data[7]
.sym 49561 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 49562 clk_$glb_clk
.sym 49563 reset_$glb_sr
.sym 49564 cores_1.fsm_data[7]
.sym 49565 cores_1.fsm_data[1]
.sym 49566 cores_1.fsm_data[4]
.sym 49567 cores_1.fsm_data[0]
.sym 49568 cores_1.fsm_data[2]
.sym 49569 cores_1.fsm_data[3]
.sym 49570 cores_1.fsm_data[5]
.sym 49571 cores_1.fsm_data[6]
.sym 49581 cores_1_io_dataOut[23]
.sym 49582 cores_0.fsm_data[0]
.sym 49586 dataOut[30]
.sym 49587 data[9]
.sym 49588 cores_1.fsm_data[8]
.sym 49590 data[23]
.sym 49591 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 49592 data[78]
.sym 49593 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 49594 data[12]
.sym 49597 data[98]
.sym 49598 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 49599 cores_1.fsm_data[19]
.sym 49608 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[3]
.sym 49609 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 49610 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 49611 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[6]
.sym 49612 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[7]
.sym 49616 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 49617 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[4]
.sym 49618 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[5]
.sym 49619 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 49620 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 49628 cores_1.dataIncDec
.sym 49632 dataOut[78]
.sym 49634 dataOut[21]
.sym 49635 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 49636 cores_1.dataIncDec
.sym 49638 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[5]
.sym 49640 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 49641 cores_1.dataIncDec
.sym 49644 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[4]
.sym 49645 cores_1.dataIncDec
.sym 49646 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 49651 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[3]
.sym 49652 cores_1.dataIncDec
.sym 49653 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 49663 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 49664 cores_1.dataIncDec
.sym 49665 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[7]
.sym 49671 dataOut[21]
.sym 49674 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[6]
.sym 49676 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 49677 cores_1.dataIncDec
.sym 49683 dataOut[78]
.sym 49684 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 49685 clk_$glb_clk
.sym 49687 cores_1.fsm_data[14]
.sym 49688 cores_1.fsm_data[11]
.sym 49689 cores_1.fsm_data[13]
.sym 49690 cores_1.fsm_data[12]
.sym 49691 cores_1.fsm_data[10]
.sym 49692 cores_1.fsm_data[9]
.sym 49693 cores_1.fsm_data[8]
.sym 49694 cores_1.fsm_data[15]
.sym 49701 data[7]
.sym 49702 cores_1.fsm_data[0]
.sym 49704 $abc$16344$techmap\cores_1.$procmux$269_Y[1]_new_inv_
.sym 49706 data[4]
.sym 49711 data[15]
.sym 49712 data[11]
.sym 49713 data[105]
.sym 49714 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 49716 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 49717 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 49718 dataMem[1][21]
.sym 49720 data[22]
.sym 49729 cores_1.fsm_data[1]
.sym 49730 cores_1.fsm_data[4]
.sym 49732 cores_1.fsm_data[2]
.sym 49733 cores_1.fsm_data[3]
.sym 49734 cores_1.fsm_data[5]
.sym 49735 cores_1.fsm_data[6]
.sym 49736 cores_1.fsm_data[7]
.sym 49739 cores_1.fsm_data[0]
.sym 49760 $nextpnr_ICESTORM_LC_7$O
.sym 49763 cores_1.fsm_data[0]
.sym 49766 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 49769 cores_1.fsm_data[1]
.sym 49772 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 49775 cores_1.fsm_data[2]
.sym 49776 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 49778 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 49781 cores_1.fsm_data[3]
.sym 49782 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 49784 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 49787 cores_1.fsm_data[4]
.sym 49788 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 49790 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 49792 cores_1.fsm_data[5]
.sym 49794 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 49796 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 49798 cores_1.fsm_data[6]
.sym 49800 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 49802 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 49805 cores_1.fsm_data[7]
.sym 49806 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 49810 $abc$16344$techmap\cores_1.$procmux$269_Y[10]_new_inv_
.sym 49811 cores_1.fsm_data[23]
.sym 49812 cores_1.fsm_data[16]
.sym 49813 cores_1.fsm_data[18]
.sym 49814 $abc$16344$techmap\cores_1.$procmux$269_Y[9]_new_inv_
.sym 49815 cores_1.fsm_data[19]
.sym 49816 $abc$16344$techmap\cores_1.$procmux$269_Y[15]_new_inv_
.sym 49817 cores_1.fsm_data[17]
.sym 49822 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 49823 cores_0_io_dataOut[31]
.sym 49824 dataAddr
.sym 49826 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 49828 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 49829 $PACKER_VCC_NET
.sym 49830 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 49832 $PACKER_VCC_NET
.sym 49833 cores_0.fsm_data[16]
.sym 49836 data[18]
.sym 49838 cores_1.fsm_data[21]
.sym 49840 data[16]
.sym 49846 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 49851 cores_1.fsm_data[14]
.sym 49852 cores_1.fsm_data[11]
.sym 49853 cores_1.fsm_data[13]
.sym 49854 cores_1.fsm_data[12]
.sym 49855 cores_1.fsm_data[10]
.sym 49858 cores_1.fsm_data[15]
.sym 49864 cores_1.fsm_data[9]
.sym 49865 cores_1.fsm_data[8]
.sym 49883 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 49885 cores_1.fsm_data[8]
.sym 49887 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 49889 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 49891 cores_1.fsm_data[9]
.sym 49893 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 49895 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 49898 cores_1.fsm_data[10]
.sym 49899 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 49901 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 49904 cores_1.fsm_data[11]
.sym 49905 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 49907 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 49909 cores_1.fsm_data[12]
.sym 49911 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 49913 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 49915 cores_1.fsm_data[13]
.sym 49917 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 49919 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 49922 cores_1.fsm_data[14]
.sym 49923 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 49925 $auto$alumacc.cc:474:replace_alu$872.C[16]
.sym 49928 cores_1.fsm_data[15]
.sym 49929 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 49933 cores_1.fsm_data[21]
.sym 49934 cores_1.fsm_data[28]
.sym 49935 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[4]_new_inv_
.sym 49936 cores_1.fsm_data[30]
.sym 49937 $abc$16344$techmap\cores_1.$procmux$269_Y[17]_new_inv_
.sym 49938 cores_1.fsm_data[20]
.sym 49939 cores_1.fsm_data[22]
.sym 49940 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[5]_new_inv_
.sym 49945 data[31]
.sym 49946 cores_0_io_dataAddrValid
.sym 49947 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[13]
.sym 49948 cores_1.fsm_data[18]
.sym 49950 cores_1.fsm_data[17]
.sym 49953 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[11]
.sym 49954 data[21]
.sym 49955 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[12]
.sym 49956 cores_1.fsm_data[16]
.sym 49958 cores_1.dataIncDec
.sym 49961 cores_1.fsm_data[78]
.sym 49969 $auto$alumacc.cc:474:replace_alu$872.C[16]
.sym 49976 cores_1.fsm_data[16]
.sym 49981 cores_1.fsm_data[17]
.sym 49983 cores_1.fsm_data[23]
.sym 49985 cores_1.fsm_data[18]
.sym 49987 cores_1.fsm_data[19]
.sym 49990 cores_1.fsm_data[21]
.sym 49995 cores_1.fsm_data[20]
.sym 49996 cores_1.fsm_data[22]
.sym 50006 $auto$alumacc.cc:474:replace_alu$872.C[17]
.sym 50009 cores_1.fsm_data[16]
.sym 50010 $auto$alumacc.cc:474:replace_alu$872.C[16]
.sym 50012 $auto$alumacc.cc:474:replace_alu$872.C[18]
.sym 50015 cores_1.fsm_data[17]
.sym 50016 $auto$alumacc.cc:474:replace_alu$872.C[17]
.sym 50018 $auto$alumacc.cc:474:replace_alu$872.C[19]
.sym 50021 cores_1.fsm_data[18]
.sym 50022 $auto$alumacc.cc:474:replace_alu$872.C[18]
.sym 50024 $auto$alumacc.cc:474:replace_alu$872.C[20]
.sym 50026 cores_1.fsm_data[19]
.sym 50028 $auto$alumacc.cc:474:replace_alu$872.C[19]
.sym 50030 $auto$alumacc.cc:474:replace_alu$872.C[21]
.sym 50032 cores_1.fsm_data[20]
.sym 50034 $auto$alumacc.cc:474:replace_alu$872.C[20]
.sym 50036 $auto$alumacc.cc:474:replace_alu$872.C[22]
.sym 50038 cores_1.fsm_data[21]
.sym 50040 $auto$alumacc.cc:474:replace_alu$872.C[21]
.sym 50042 $auto$alumacc.cc:474:replace_alu$872.C[23]
.sym 50045 cores_1.fsm_data[22]
.sym 50046 $auto$alumacc.cc:474:replace_alu$872.C[22]
.sym 50048 $auto$alumacc.cc:474:replace_alu$872.C[24]
.sym 50050 cores_1.fsm_data[23]
.sym 50052 $auto$alumacc.cc:474:replace_alu$872.C[23]
.sym 50056 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[7]_new_inv_
.sym 50057 cores_1.fsm_data[31]
.sym 50058 cores_1.fsm_data[29]
.sym 50059 cores_1.fsm_data[27]
.sym 50060 cores_1.fsm_data[24]
.sym 50061 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[6]_new_inv_
.sym 50062 $abc$16344$techmap\cores_1.$procmux$269_Y[28]_new_inv_
.sym 50063 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 50065 cores_1.fsm_data[20]
.sym 50068 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[16]
.sym 50069 cores_1.fsm_data[22]
.sym 50071 cores_1.fsm_data[30]
.sym 50074 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[18]
.sym 50076 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[19]
.sym 50077 cores_1.fsm_data[28]
.sym 50078 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[20]
.sym 50079 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 50080 data[78]
.sym 50085 data[98]
.sym 50086 data[40]
.sym 50089 cores_1.fsm_data[34]
.sym 50091 cores_1.fsm_data[31]
.sym 50092 $auto$alumacc.cc:474:replace_alu$872.C[24]
.sym 50098 cores_1.fsm_data[28]
.sym 50100 cores_1.fsm_data[30]
.sym 50117 cores_1.fsm_data[24]
.sym 50121 cores_1.fsm_data[26]
.sym 50122 cores_1.fsm_data[31]
.sym 50123 cores_1.fsm_data[29]
.sym 50124 cores_1.fsm_data[27]
.sym 50127 cores_1.fsm_data[25]
.sym 50129 $auto$alumacc.cc:474:replace_alu$872.C[25]
.sym 50132 cores_1.fsm_data[24]
.sym 50133 $auto$alumacc.cc:474:replace_alu$872.C[24]
.sym 50135 $auto$alumacc.cc:474:replace_alu$872.C[26]
.sym 50138 cores_1.fsm_data[25]
.sym 50139 $auto$alumacc.cc:474:replace_alu$872.C[25]
.sym 50141 $auto$alumacc.cc:474:replace_alu$872.C[27]
.sym 50143 cores_1.fsm_data[26]
.sym 50145 $auto$alumacc.cc:474:replace_alu$872.C[26]
.sym 50147 $auto$alumacc.cc:474:replace_alu$872.C[28]
.sym 50149 cores_1.fsm_data[27]
.sym 50151 $auto$alumacc.cc:474:replace_alu$872.C[27]
.sym 50153 $auto$alumacc.cc:474:replace_alu$872.C[29]
.sym 50155 cores_1.fsm_data[28]
.sym 50157 $auto$alumacc.cc:474:replace_alu$872.C[28]
.sym 50159 $auto$alumacc.cc:474:replace_alu$872.C[30]
.sym 50162 cores_1.fsm_data[29]
.sym 50163 $auto$alumacc.cc:474:replace_alu$872.C[29]
.sym 50165 $auto$alumacc.cc:474:replace_alu$872.C[31]
.sym 50167 cores_1.fsm_data[30]
.sym 50169 $auto$alumacc.cc:474:replace_alu$872.C[30]
.sym 50171 $auto$alumacc.cc:474:replace_alu$872.C[32]
.sym 50173 cores_1.fsm_data[31]
.sym 50175 $auto$alumacc.cc:474:replace_alu$872.C[31]
.sym 50179 cores_1.fsm_data[26]
.sym 50180 cores_1.fsm_data[33]
.sym 50181 cores_1.fsm_data[35]
.sym 50182 cores_1.fsm_data[40]
.sym 50183 cores_1.fsm_data[46]
.sym 50184 $abc$16344$techmap\cores_1.$procmux$269_Y[35]_new_inv_
.sym 50185 cores_1.fsm_data[25]
.sym 50186 $abc$16344$techmap\cores_1.$procmux$269_Y[25]_new_inv_
.sym 50191 data[42]
.sym 50192 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 50193 dataOut[37]
.sym 50194 data[27]
.sym 50195 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 50196 cores_0.fsm_data[34]
.sym 50199 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[27]
.sym 50200 cores_1.fsm_data[36]
.sym 50201 cores_0.fsm_data[43]
.sym 50202 cores_1.fsm_data[29]
.sym 50205 data[105]
.sym 50206 data[46]
.sym 50208 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 50210 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 50214 data[15]
.sym 50215 $auto$alumacc.cc:474:replace_alu$872.C[32]
.sym 50229 cores_1.fsm_data[37]
.sym 50231 cores_1.fsm_data[38]
.sym 50232 cores_1.fsm_data[39]
.sym 50233 cores_1.fsm_data[32]
.sym 50240 cores_1.fsm_data[36]
.sym 50245 cores_1.fsm_data[33]
.sym 50246 cores_1.fsm_data[35]
.sym 50249 cores_1.fsm_data[34]
.sym 50252 $auto$alumacc.cc:474:replace_alu$872.C[33]
.sym 50255 cores_1.fsm_data[32]
.sym 50256 $auto$alumacc.cc:474:replace_alu$872.C[32]
.sym 50258 $auto$alumacc.cc:474:replace_alu$872.C[34]
.sym 50260 cores_1.fsm_data[33]
.sym 50262 $auto$alumacc.cc:474:replace_alu$872.C[33]
.sym 50264 $auto$alumacc.cc:474:replace_alu$872.C[35]
.sym 50267 cores_1.fsm_data[34]
.sym 50268 $auto$alumacc.cc:474:replace_alu$872.C[34]
.sym 50270 $auto$alumacc.cc:474:replace_alu$872.C[36]
.sym 50273 cores_1.fsm_data[35]
.sym 50274 $auto$alumacc.cc:474:replace_alu$872.C[35]
.sym 50276 $auto$alumacc.cc:474:replace_alu$872.C[37]
.sym 50279 cores_1.fsm_data[36]
.sym 50280 $auto$alumacc.cc:474:replace_alu$872.C[36]
.sym 50282 $auto$alumacc.cc:474:replace_alu$872.C[38]
.sym 50284 cores_1.fsm_data[37]
.sym 50286 $auto$alumacc.cc:474:replace_alu$872.C[37]
.sym 50288 $auto$alumacc.cc:474:replace_alu$872.C[39]
.sym 50291 cores_1.fsm_data[38]
.sym 50292 $auto$alumacc.cc:474:replace_alu$872.C[38]
.sym 50294 $auto$alumacc.cc:474:replace_alu$872.C[40]
.sym 50297 cores_1.fsm_data[39]
.sym 50298 $auto$alumacc.cc:474:replace_alu$872.C[39]
.sym 50302 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[11]_new_inv_
.sym 50303 $abc$16344$techmap\cores_1.$procmux$269_Y[40]_new_inv_
.sym 50304 cores_1_io_dataOut[31]
.sym 50305 cores_1_io_dataOut[52]
.sym 50306 $abc$16344$techmap\cores_1.$procmux$269_Y[45]_new_inv_
.sym 50307 cores_1_io_dataOut[53]
.sym 50308 $abc$16344$techmap\cores_1.$procmux$269_Y[33]_new_inv_
.sym 50309 $abc$16344$techmap\cores_1.$procmux$269_Y[41]_new_inv_
.sym 50314 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 50315 dataAddr
.sym 50316 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[37]
.sym 50317 data[85]
.sym 50318 $PACKER_VCC_NET
.sym 50319 dataOut[47]
.sym 50320 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[34]
.sym 50321 cores_1.fsm_data[26]
.sym 50323 cores_0.fsm_data[48]
.sym 50324 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[36]
.sym 50325 data[33]
.sym 50329 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 50338 $auto$alumacc.cc:474:replace_alu$872.C[40]
.sym 50346 cores_1.fsm_data[40]
.sym 50347 cores_1.fsm_data[46]
.sym 50351 cores_1.fsm_data[43]
.sym 50354 cores_1.fsm_data[42]
.sym 50365 cores_1.fsm_data[41]
.sym 50366 cores_1.fsm_data[45]
.sym 50367 cores_1.fsm_data[44]
.sym 50372 cores_1.fsm_data[47]
.sym 50375 $auto$alumacc.cc:474:replace_alu$872.C[41]
.sym 50377 cores_1.fsm_data[40]
.sym 50379 $auto$alumacc.cc:474:replace_alu$872.C[40]
.sym 50381 $auto$alumacc.cc:474:replace_alu$872.C[42]
.sym 50383 cores_1.fsm_data[41]
.sym 50385 $auto$alumacc.cc:474:replace_alu$872.C[41]
.sym 50387 $auto$alumacc.cc:474:replace_alu$872.C[43]
.sym 50390 cores_1.fsm_data[42]
.sym 50391 $auto$alumacc.cc:474:replace_alu$872.C[42]
.sym 50393 $auto$alumacc.cc:474:replace_alu$872.C[44]
.sym 50396 cores_1.fsm_data[43]
.sym 50397 $auto$alumacc.cc:474:replace_alu$872.C[43]
.sym 50399 $auto$alumacc.cc:474:replace_alu$872.C[45]
.sym 50401 cores_1.fsm_data[44]
.sym 50403 $auto$alumacc.cc:474:replace_alu$872.C[44]
.sym 50405 $auto$alumacc.cc:474:replace_alu$872.C[46]
.sym 50408 cores_1.fsm_data[45]
.sym 50409 $auto$alumacc.cc:474:replace_alu$872.C[45]
.sym 50411 $auto$alumacc.cc:474:replace_alu$872.C[47]
.sym 50414 cores_1.fsm_data[46]
.sym 50415 $auto$alumacc.cc:474:replace_alu$872.C[46]
.sym 50417 $auto$alumacc.cc:474:replace_alu$872.C[48]
.sym 50419 cores_1.fsm_data[47]
.sym 50421 $auto$alumacc.cc:474:replace_alu$872.C[47]
.sym 50425 cores_1.fsm_data[44]
.sym 50426 $abc$16344$techmap\cores_1.$procmux$269_Y[47]_new_inv_
.sym 50427 $abc$16344$techmap\cores_1.$procmux$269_Y[44]_new_inv_
.sym 50428 $abc$16344$techmap\cores_1.$procmux$269_Y[50]_new_inv_
.sym 50429 cores_1.fsm_data[50]
.sym 50430 cores_1.fsm_data[47]
.sym 50431 cores_1.fsm_data[41]
.sym 50432 cores_1.fsm_data[45]
.sym 50441 cores_0.fsm_data[49]
.sym 50442 cores_1.fsm_data[42]
.sym 50443 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 50444 cores_0_io_dataAddrValid
.sym 50445 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[43]
.sym 50446 cores_1.fsm_data[48]
.sym 50447 data[48]
.sym 50448 cores_0.fsm_data[67]
.sym 50449 data[50]
.sym 50452 cores_1.fsm_data[78]
.sym 50458 cores_1.fsm_data[44]
.sym 50461 $auto$alumacc.cc:474:replace_alu$872.C[48]
.sym 50467 cores_1.fsm_data[55]
.sym 50471 cores_1.fsm_data[54]
.sym 50472 cores_1.fsm_data[53]
.sym 50475 cores_1.fsm_data[51]
.sym 50478 cores_1.fsm_data[49]
.sym 50479 cores_1.fsm_data[52]
.sym 50486 cores_1.fsm_data[48]
.sym 50494 cores_1.fsm_data[50]
.sym 50498 $auto$alumacc.cc:474:replace_alu$872.C[49]
.sym 50501 cores_1.fsm_data[48]
.sym 50502 $auto$alumacc.cc:474:replace_alu$872.C[48]
.sym 50504 $auto$alumacc.cc:474:replace_alu$872.C[50]
.sym 50507 cores_1.fsm_data[49]
.sym 50508 $auto$alumacc.cc:474:replace_alu$872.C[49]
.sym 50510 $auto$alumacc.cc:474:replace_alu$872.C[51]
.sym 50512 cores_1.fsm_data[50]
.sym 50514 $auto$alumacc.cc:474:replace_alu$872.C[50]
.sym 50516 $auto$alumacc.cc:474:replace_alu$872.C[52]
.sym 50518 cores_1.fsm_data[51]
.sym 50520 $auto$alumacc.cc:474:replace_alu$872.C[51]
.sym 50522 $auto$alumacc.cc:474:replace_alu$872.C[53]
.sym 50525 cores_1.fsm_data[52]
.sym 50526 $auto$alumacc.cc:474:replace_alu$872.C[52]
.sym 50528 $auto$alumacc.cc:474:replace_alu$872.C[54]
.sym 50530 cores_1.fsm_data[53]
.sym 50532 $auto$alumacc.cc:474:replace_alu$872.C[53]
.sym 50534 $auto$alumacc.cc:474:replace_alu$872.C[55]
.sym 50536 cores_1.fsm_data[54]
.sym 50538 $auto$alumacc.cc:474:replace_alu$872.C[54]
.sym 50540 $auto$alumacc.cc:474:replace_alu$872.C[56]
.sym 50543 cores_1.fsm_data[55]
.sym 50544 $auto$alumacc.cc:474:replace_alu$872.C[55]
.sym 50548 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 50549 $abc$16344$techmap\cores_1.$procmux$269_Y[56]_new_inv_
.sym 50550 cores_1.fsm_data[57]
.sym 50551 $abc$16344$techmap\cores_1.$procmux$269_Y[57]_new_inv_
.sym 50552 $abc$16344$techmap\cores_1.$procmux$269_Y[63]_new_inv_
.sym 50553 cores_1.fsm_data[61]
.sym 50554 cores_1.fsm_data[63]
.sym 50555 $abc$16344$techmap\cores_1.$procmux$269_Y[61]_new_inv_
.sym 50557 data[41]
.sym 50560 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 50561 cores_1.fsm_data[51]
.sym 50562 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 50563 dataOut[47]
.sym 50564 data[65]
.sym 50565 data[44]
.sym 50567 cores_1.fsm_data[52]
.sym 50568 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[51]
.sym 50569 data[60]
.sym 50570 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[52]
.sym 50572 data[78]
.sym 50573 data[98]
.sym 50574 cores_1.fsm_data[75]
.sym 50576 cores_1.fsm_data[50]
.sym 50577 cores_1.fsm_data[63]
.sym 50578 cores_1.fsm_data[47]
.sym 50579 data[61]
.sym 50580 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 50582 cores_1.fsm_data[73]
.sym 50584 $auto$alumacc.cc:474:replace_alu$872.C[56]
.sym 50607 cores_1.fsm_data[57]
.sym 50609 cores_1.fsm_data[60]
.sym 50611 cores_1.fsm_data[63]
.sym 50613 cores_1.fsm_data[59]
.sym 50615 cores_1.fsm_data[58]
.sym 50617 cores_1.fsm_data[56]
.sym 50618 cores_1.fsm_data[61]
.sym 50619 cores_1.fsm_data[62]
.sym 50621 $auto$alumacc.cc:474:replace_alu$872.C[57]
.sym 50623 cores_1.fsm_data[56]
.sym 50625 $auto$alumacc.cc:474:replace_alu$872.C[56]
.sym 50627 $auto$alumacc.cc:474:replace_alu$872.C[58]
.sym 50629 cores_1.fsm_data[57]
.sym 50631 $auto$alumacc.cc:474:replace_alu$872.C[57]
.sym 50633 $auto$alumacc.cc:474:replace_alu$872.C[59]
.sym 50635 cores_1.fsm_data[58]
.sym 50637 $auto$alumacc.cc:474:replace_alu$872.C[58]
.sym 50639 $auto$alumacc.cc:474:replace_alu$872.C[60]
.sym 50642 cores_1.fsm_data[59]
.sym 50643 $auto$alumacc.cc:474:replace_alu$872.C[59]
.sym 50645 $auto$alumacc.cc:474:replace_alu$872.C[61]
.sym 50648 cores_1.fsm_data[60]
.sym 50649 $auto$alumacc.cc:474:replace_alu$872.C[60]
.sym 50651 $auto$alumacc.cc:474:replace_alu$872.C[62]
.sym 50653 cores_1.fsm_data[61]
.sym 50655 $auto$alumacc.cc:474:replace_alu$872.C[61]
.sym 50657 $auto$alumacc.cc:474:replace_alu$872.C[63]
.sym 50659 cores_1.fsm_data[62]
.sym 50661 $auto$alumacc.cc:474:replace_alu$872.C[62]
.sym 50663 $auto$alumacc.cc:474:replace_alu$872.C[64]
.sym 50665 cores_1.fsm_data[63]
.sym 50667 $auto$alumacc.cc:474:replace_alu$872.C[63]
.sym 50671 cores_1.fsm_data[59]
.sym 50672 cores_1.fsm_data[78]
.sym 50673 $abc$16344$techmap\cores_1.$procmux$269_Y[71]_new_inv_
.sym 50674 $abc$16344$techmap\cores_1.$procmux$269_Y[68]_new_inv_
.sym 50675 cores_1.fsm_data[56]
.sym 50676 cores_1.fsm_data[70]
.sym 50677 $abc$16344$techmap\cores_1.$procmux$269_Y[59]_new_inv_
.sym 50678 $abc$16344$techmap\cores_1.$procmux$269_Y[70]_new_inv_
.sym 50683 cores_0.fsm_data[62]
.sym 50684 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 50686 cores_1.fsm_data[94]
.sym 50688 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 50689 cores_0.fsm_data[66]
.sym 50690 cores_0_io_dataOut[28]
.sym 50693 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[60]
.sym 50694 cores_1.fsm_data[57]
.sym 50695 cores_1.fsm_data[60]
.sym 50697 data[105]
.sym 50698 cores_1.fsm_data[70]
.sym 50701 cores_1.fsm_data[82]
.sym 50702 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 50703 cores_1.fsm_data[86]
.sym 50704 cores_1.fsm_data[81]
.sym 50705 cores_1.fsm_data[62]
.sym 50706 data[15]
.sym 50707 $auto$alumacc.cc:474:replace_alu$872.C[64]
.sym 50712 cores_1.fsm_data[67]
.sym 50713 cores_1.fsm_data[68]
.sym 50718 cores_1.fsm_data[71]
.sym 50720 cores_1.fsm_data[66]
.sym 50721 cores_1.fsm_data[65]
.sym 50727 cores_1.fsm_data[69]
.sym 50733 cores_1.fsm_data[70]
.sym 50743 cores_1.fsm_data[64]
.sym 50744 $auto$alumacc.cc:474:replace_alu$872.C[65]
.sym 50747 cores_1.fsm_data[64]
.sym 50748 $auto$alumacc.cc:474:replace_alu$872.C[64]
.sym 50750 $auto$alumacc.cc:474:replace_alu$872.C[66]
.sym 50752 cores_1.fsm_data[65]
.sym 50754 $auto$alumacc.cc:474:replace_alu$872.C[65]
.sym 50756 $auto$alumacc.cc:474:replace_alu$872.C[67]
.sym 50758 cores_1.fsm_data[66]
.sym 50760 $auto$alumacc.cc:474:replace_alu$872.C[66]
.sym 50762 $auto$alumacc.cc:474:replace_alu$872.C[68]
.sym 50764 cores_1.fsm_data[67]
.sym 50766 $auto$alumacc.cc:474:replace_alu$872.C[67]
.sym 50768 $auto$alumacc.cc:474:replace_alu$872.C[69]
.sym 50770 cores_1.fsm_data[68]
.sym 50772 $auto$alumacc.cc:474:replace_alu$872.C[68]
.sym 50774 $auto$alumacc.cc:474:replace_alu$872.C[70]
.sym 50776 cores_1.fsm_data[69]
.sym 50778 $auto$alumacc.cc:474:replace_alu$872.C[69]
.sym 50780 $auto$alumacc.cc:474:replace_alu$872.C[71]
.sym 50782 cores_1.fsm_data[70]
.sym 50784 $auto$alumacc.cc:474:replace_alu$872.C[70]
.sym 50786 $auto$alumacc.cc:474:replace_alu$872.C[72]
.sym 50788 cores_1.fsm_data[71]
.sym 50790 $auto$alumacc.cc:474:replace_alu$872.C[71]
.sym 50794 $abc$16344$techmap\cores_1.$procmux$269_Y[79]_new_inv_
.sym 50795 cores_1.fsm_data[79]
.sym 50796 $abc$16344$techmap\cores_1.$procmux$269_Y[75]_new_inv_
.sym 50797 $abc$16344$techmap\cores_1.$procmux$269_Y[78]_new_inv_
.sym 50798 cores_1.fsm_data[85]
.sym 50799 cores_1.fsm_data[74]
.sym 50800 $abc$16344$techmap\cores_1.$procmux$269_Y[74]_new_inv_
.sym 50801 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 50806 $PACKER_VCC_NET
.sym 50807 cores_1.fsm_data[68]
.sym 50808 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[69]
.sym 50809 dataAddr
.sym 50810 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[65]
.sym 50811 data[73]
.sym 50812 data[72]
.sym 50813 cores_1.fsm_data[59]
.sym 50814 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 50815 cores_1.fsm_data[69]
.sym 50816 cores_1.fsm_data[67]
.sym 50817 cores_1.fsm_data[65]
.sym 50822 data[84]
.sym 50830 $auto$alumacc.cc:474:replace_alu$872.C[72]
.sym 50836 cores_1.fsm_data[78]
.sym 50837 cores_1.fsm_data[77]
.sym 50839 cores_1.fsm_data[72]
.sym 50846 cores_1.fsm_data[75]
.sym 50847 cores_1.fsm_data[76]
.sym 50854 cores_1.fsm_data[73]
.sym 50860 cores_1.fsm_data[79]
.sym 50864 cores_1.fsm_data[74]
.sym 50867 $auto$alumacc.cc:474:replace_alu$872.C[73]
.sym 50870 cores_1.fsm_data[72]
.sym 50871 $auto$alumacc.cc:474:replace_alu$872.C[72]
.sym 50873 $auto$alumacc.cc:474:replace_alu$872.C[74]
.sym 50876 cores_1.fsm_data[73]
.sym 50877 $auto$alumacc.cc:474:replace_alu$872.C[73]
.sym 50879 $auto$alumacc.cc:474:replace_alu$872.C[75]
.sym 50882 cores_1.fsm_data[74]
.sym 50883 $auto$alumacc.cc:474:replace_alu$872.C[74]
.sym 50885 $auto$alumacc.cc:474:replace_alu$872.C[76]
.sym 50887 cores_1.fsm_data[75]
.sym 50889 $auto$alumacc.cc:474:replace_alu$872.C[75]
.sym 50891 $auto$alumacc.cc:474:replace_alu$872.C[77]
.sym 50893 cores_1.fsm_data[76]
.sym 50895 $auto$alumacc.cc:474:replace_alu$872.C[76]
.sym 50897 $auto$alumacc.cc:474:replace_alu$872.C[78]
.sym 50899 cores_1.fsm_data[77]
.sym 50901 $auto$alumacc.cc:474:replace_alu$872.C[77]
.sym 50903 $auto$alumacc.cc:474:replace_alu$872.C[79]
.sym 50905 cores_1.fsm_data[78]
.sym 50907 $auto$alumacc.cc:474:replace_alu$872.C[78]
.sym 50909 $auto$alumacc.cc:474:replace_alu$872.C[80]
.sym 50911 cores_1.fsm_data[79]
.sym 50913 $auto$alumacc.cc:474:replace_alu$872.C[79]
.sym 50917 cores_1.fsm_data[84]
.sym 50918 $abc$16344$techmap\cores_1.$procmux$269_Y[84]_new_inv_
.sym 50919 $abc$16344$techmap\cores_1.$procmux$269_Y[80]_new_inv_
.sym 50920 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 50921 cores_1.fsm_data[80]
.sym 50922 cores_1.fsm_data[83]
.sym 50923 $abc$16344$techmap\cores_1.$procmux$269_Y[83]_new_inv_
.sym 50924 $abc$16344$techmap\cores_1.$procmux$269_Y[85]_new_inv_
.sym 50929 cores_1.fsm_data[71]
.sym 50930 data[77]
.sym 50931 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[77]
.sym 50932 cores_0.fsm_data[80]
.sym 50933 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 50934 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 50936 cores_0.fsm_data[82]
.sym 50938 data[93]
.sym 50939 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 50941 cores_1.dataIncDec
.sym 50943 data[79]
.sym 50945 data[50]
.sym 50946 cores_1.fsm_data[44]
.sym 50949 cores_1_io_dataOut[61]
.sym 50950 data[85]
.sym 50951 cores_1.fsm_data[89]
.sym 50952 data[83]
.sym 50953 $auto$alumacc.cc:474:replace_alu$872.C[80]
.sym 50959 cores_1.fsm_data[87]
.sym 50967 cores_1.fsm_data[86]
.sym 50970 cores_1.fsm_data[85]
.sym 50973 cores_1.fsm_data[82]
.sym 50974 cores_1.fsm_data[81]
.sym 50978 cores_1.fsm_data[80]
.sym 50979 cores_1.fsm_data[83]
.sym 50982 cores_1.fsm_data[84]
.sym 50990 $auto$alumacc.cc:474:replace_alu$872.C[81]
.sym 50993 cores_1.fsm_data[80]
.sym 50994 $auto$alumacc.cc:474:replace_alu$872.C[80]
.sym 50996 $auto$alumacc.cc:474:replace_alu$872.C[82]
.sym 50998 cores_1.fsm_data[81]
.sym 51000 $auto$alumacc.cc:474:replace_alu$872.C[81]
.sym 51002 $auto$alumacc.cc:474:replace_alu$872.C[83]
.sym 51005 cores_1.fsm_data[82]
.sym 51006 $auto$alumacc.cc:474:replace_alu$872.C[82]
.sym 51008 $auto$alumacc.cc:474:replace_alu$872.C[84]
.sym 51011 cores_1.fsm_data[83]
.sym 51012 $auto$alumacc.cc:474:replace_alu$872.C[83]
.sym 51014 $auto$alumacc.cc:474:replace_alu$872.C[85]
.sym 51016 cores_1.fsm_data[84]
.sym 51018 $auto$alumacc.cc:474:replace_alu$872.C[84]
.sym 51020 $auto$alumacc.cc:474:replace_alu$872.C[86]
.sym 51023 cores_1.fsm_data[85]
.sym 51024 $auto$alumacc.cc:474:replace_alu$872.C[85]
.sym 51026 $auto$alumacc.cc:474:replace_alu$872.C[87]
.sym 51029 cores_1.fsm_data[86]
.sym 51030 $auto$alumacc.cc:474:replace_alu$872.C[86]
.sym 51032 $auto$alumacc.cc:474:replace_alu$872.C[88]
.sym 51035 cores_1.fsm_data[87]
.sym 51036 $auto$alumacc.cc:474:replace_alu$872.C[87]
.sym 51040 cores_1.fsm_data[92]
.sym 51041 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 51042 $abc$16344$techmap\cores_1.$procmux$269_Y[92]_new_inv_
.sym 51043 cores_1.fsm_data[89]
.sym 51044 cores_1.fsm_data[95]
.sym 51046 $abc$16344$techmap\cores_1.$procmux$269_Y[89]_new_inv_
.sym 51047 $abc$16344$techmap\cores_1.$procmux$269_Y[95]_new_inv_
.sym 51052 data[102]
.sym 51055 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 51056 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[81]
.sym 51058 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[82]
.sym 51059 cores_1.fsm_data[84]
.sym 51060 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 51061 data[94]
.sym 51063 cores_1.fsm_data[87]
.sym 51064 cores_1.fsm_data[50]
.sym 51066 data[98]
.sym 51070 cores_1.fsm_data[63]
.sym 51075 data[61]
.sym 51076 $auto$alumacc.cc:474:replace_alu$872.C[88]
.sym 51081 cores_1.fsm_data[90]
.sym 51086 cores_1.fsm_data[93]
.sym 51091 cores_1.fsm_data[94]
.sym 51094 cores_1.fsm_data[88]
.sym 51096 cores_1.fsm_data[91]
.sym 51105 cores_1.fsm_data[92]
.sym 51108 cores_1.fsm_data[89]
.sym 51109 cores_1.fsm_data[95]
.sym 51113 $auto$alumacc.cc:474:replace_alu$872.C[89]
.sym 51116 cores_1.fsm_data[88]
.sym 51117 $auto$alumacc.cc:474:replace_alu$872.C[88]
.sym 51119 $auto$alumacc.cc:474:replace_alu$872.C[90]
.sym 51121 cores_1.fsm_data[89]
.sym 51123 $auto$alumacc.cc:474:replace_alu$872.C[89]
.sym 51125 $auto$alumacc.cc:474:replace_alu$872.C[91]
.sym 51128 cores_1.fsm_data[90]
.sym 51129 $auto$alumacc.cc:474:replace_alu$872.C[90]
.sym 51131 $auto$alumacc.cc:474:replace_alu$872.C[92]
.sym 51133 cores_1.fsm_data[91]
.sym 51135 $auto$alumacc.cc:474:replace_alu$872.C[91]
.sym 51137 $auto$alumacc.cc:474:replace_alu$872.C[93]
.sym 51139 cores_1.fsm_data[92]
.sym 51141 $auto$alumacc.cc:474:replace_alu$872.C[92]
.sym 51143 $auto$alumacc.cc:474:replace_alu$872.C[94]
.sym 51146 cores_1.fsm_data[93]
.sym 51147 $auto$alumacc.cc:474:replace_alu$872.C[93]
.sym 51149 $auto$alumacc.cc:474:replace_alu$872.C[95]
.sym 51151 cores_1.fsm_data[94]
.sym 51153 $auto$alumacc.cc:474:replace_alu$872.C[94]
.sym 51155 $auto$alumacc.cc:474:replace_alu$872.C[96]
.sym 51158 cores_1.fsm_data[95]
.sym 51159 $auto$alumacc.cc:474:replace_alu$872.C[95]
.sym 51163 $abc$16344$techmap\cores_1.$procmux$269_Y[111]_new_inv_
.sym 51164 cores_1.fsm_data[111]
.sym 51165 cores_1.fsm_data[106]
.sym 51166 cores_1.fsm_data[101]
.sym 51167 cores_1.fsm_data[98]
.sym 51168 $abc$16344$techmap\cores_1.$procmux$269_Y[106]_new_inv_
.sym 51169 $abc$16344$techmap\cores_1.$procmux$269_Y[101]_new_inv_
.sym 51170 $abc$16344$techmap\cores_1.$procmux$269_Y[98]_new_inv_
.sym 51175 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[88]
.sym 51177 cores_1.fsm_data[94]
.sym 51178 data[101]
.sym 51179 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 51180 dataOut[96]
.sym 51181 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[90]
.sym 51182 cores_1.fsm_data[93]
.sym 51183 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[91]
.sym 51184 cores_1.fsm_data[91]
.sym 51189 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 51191 cores_1.fsm_data[70]
.sym 51194 data[105]
.sym 51199 $auto$alumacc.cc:474:replace_alu$872.C[96]
.sym 51205 cores_1.fsm_data[97]
.sym 51209 cores_1.fsm_data[96]
.sym 51211 cores_1.fsm_data[102]
.sym 51213 cores_1.fsm_data[103]
.sym 51215 cores_1.fsm_data[100]
.sym 51216 cores_1.fsm_data[99]
.sym 51231 cores_1.fsm_data[101]
.sym 51232 cores_1.fsm_data[98]
.sym 51236 $auto$alumacc.cc:474:replace_alu$872.C[97]
.sym 51238 cores_1.fsm_data[96]
.sym 51240 $auto$alumacc.cc:474:replace_alu$872.C[96]
.sym 51242 $auto$alumacc.cc:474:replace_alu$872.C[98]
.sym 51245 cores_1.fsm_data[97]
.sym 51246 $auto$alumacc.cc:474:replace_alu$872.C[97]
.sym 51248 $auto$alumacc.cc:474:replace_alu$872.C[99]
.sym 51250 cores_1.fsm_data[98]
.sym 51252 $auto$alumacc.cc:474:replace_alu$872.C[98]
.sym 51254 $auto$alumacc.cc:474:replace_alu$872.C[100]
.sym 51257 cores_1.fsm_data[99]
.sym 51258 $auto$alumacc.cc:474:replace_alu$872.C[99]
.sym 51260 $auto$alumacc.cc:474:replace_alu$872.C[101]
.sym 51263 cores_1.fsm_data[100]
.sym 51264 $auto$alumacc.cc:474:replace_alu$872.C[100]
.sym 51266 $auto$alumacc.cc:474:replace_alu$872.C[102]
.sym 51268 cores_1.fsm_data[101]
.sym 51270 $auto$alumacc.cc:474:replace_alu$872.C[101]
.sym 51272 $auto$alumacc.cc:474:replace_alu$872.C[103]
.sym 51274 cores_1.fsm_data[102]
.sym 51276 $auto$alumacc.cc:474:replace_alu$872.C[102]
.sym 51278 $auto$alumacc.cc:474:replace_alu$872.C[104]
.sym 51280 cores_1.fsm_data[103]
.sym 51282 $auto$alumacc.cc:474:replace_alu$872.C[103]
.sym 51286 $abc$16344$techmap\cores_1.$procmux$269_Y[110]_new_inv_
.sym 51287 $abc$16344$techmap\cores_1.$procmux$269_Y[108]_new_inv_
.sym 51288 $abc$16344$techmap\cores_1.$procmux$269_Y[107]_new_inv_
.sym 51289 cores_1.fsm_data[110]
.sym 51290 cores_1.fsm_data[107]
.sym 51291 cores_1.fsm_data[108]
.sym 51292 cores_1.fsm_data[105]
.sym 51293 $abc$16344$techmap\cores_1.$procmux$269_Y[105]_new_inv_
.sym 51294 data[101]
.sym 51299 cores_1.fsm_data[97]
.sym 51302 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[97]
.sym 51303 cores_1.fsm_data[100]
.sym 51304 dataAddr
.sym 51307 cores_1.fsm_data[102]
.sym 51308 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[100]
.sym 51309 $PACKER_VCC_NET
.sym 51318 data[84]
.sym 51319 $PACKER_VCC_NET
.sym 51322 $auto$alumacc.cc:474:replace_alu$872.C[104]
.sym 51329 cores_1.fsm_data[106]
.sym 51332 cores_1.fsm_data[104]
.sym 51333 cores_1.fsm_data[109]
.sym 51336 cores_1.fsm_data[111]
.sym 51347 cores_1.fsm_data[107]
.sym 51354 cores_1.fsm_data[110]
.sym 51356 cores_1.fsm_data[108]
.sym 51357 cores_1.fsm_data[105]
.sym 51359 $auto$alumacc.cc:474:replace_alu$872.C[105]
.sym 51361 cores_1.fsm_data[104]
.sym 51363 $auto$alumacc.cc:474:replace_alu$872.C[104]
.sym 51365 $auto$alumacc.cc:474:replace_alu$872.C[106]
.sym 51368 cores_1.fsm_data[105]
.sym 51369 $auto$alumacc.cc:474:replace_alu$872.C[105]
.sym 51371 $auto$alumacc.cc:474:replace_alu$872.C[107]
.sym 51374 cores_1.fsm_data[106]
.sym 51375 $auto$alumacc.cc:474:replace_alu$872.C[106]
.sym 51377 $auto$alumacc.cc:474:replace_alu$872.C[108]
.sym 51379 cores_1.fsm_data[107]
.sym 51381 $auto$alumacc.cc:474:replace_alu$872.C[107]
.sym 51383 $auto$alumacc.cc:474:replace_alu$872.C[109]
.sym 51386 cores_1.fsm_data[108]
.sym 51387 $auto$alumacc.cc:474:replace_alu$872.C[108]
.sym 51389 $auto$alumacc.cc:474:replace_alu$872.C[110]
.sym 51391 cores_1.fsm_data[109]
.sym 51393 $auto$alumacc.cc:474:replace_alu$872.C[109]
.sym 51395 $auto$alumacc.cc:474:replace_alu$872.C[111]
.sym 51398 cores_1.fsm_data[110]
.sym 51399 $auto$alumacc.cc:474:replace_alu$872.C[110]
.sym 51401 $auto$alumacc.cc:474:replace_alu$872.C[112]
.sym 51403 cores_1.fsm_data[111]
.sym 51405 $auto$alumacc.cc:474:replace_alu$872.C[111]
.sym 51409 $abc$16344$techmap\cores_1.$procmux$269_Y[119]_new_inv_
.sym 51410 $abc$16344$techmap\cores_1.$procmux$269_Y[118]_new_inv_
.sym 51411 $abc$16344$techmap\cores_1.$procmux$269_Y[117]_new_inv_
.sym 51412 cores_1.fsm_data[118]
.sym 51413 cores_1.fsm_data[117]
.sym 51414 $abc$16344$techmap\cores_1.$procmux$269_Y[116]_new_inv_
.sym 51415 cores_1.fsm_data[116]
.sym 51416 cores_1.fsm_data[119]
.sym 51421 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[104]
.sym 51422 cores_1.fsm_data[105]
.sym 51423 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[109]
.sym 51425 cores_0_io_dataOut[106]
.sym 51427 dataOut[96]
.sym 51428 cores_1.fsm_data[104]
.sym 51430 cores_0_io_dataOut[73]
.sym 51431 data[81]
.sym 51434 cores_1.fsm_data[44]
.sym 51435 cores_1.fsm_data[110]
.sym 51437 data[50]
.sym 51438 cores_1.fsm_data[123]
.sym 51439 data[107]
.sym 51440 data[125]
.sym 51441 data[118]
.sym 51443 cores_1.fsm_data[113]
.sym 51444 cores_1.fsm_data[124]
.sym 51445 $auto$alumacc.cc:474:replace_alu$872.C[112]
.sym 51456 cores_1.fsm_data[115]
.sym 51467 cores_1.fsm_data[114]
.sym 51468 cores_1.fsm_data[112]
.sym 51469 cores_1.fsm_data[113]
.sym 51473 cores_1.fsm_data[119]
.sym 51477 cores_1.fsm_data[118]
.sym 51478 cores_1.fsm_data[117]
.sym 51480 cores_1.fsm_data[116]
.sym 51482 $auto$alumacc.cc:474:replace_alu$872.C[113]
.sym 51485 cores_1.fsm_data[112]
.sym 51486 $auto$alumacc.cc:474:replace_alu$872.C[112]
.sym 51488 $auto$alumacc.cc:474:replace_alu$872.C[114]
.sym 51491 cores_1.fsm_data[113]
.sym 51492 $auto$alumacc.cc:474:replace_alu$872.C[113]
.sym 51494 $auto$alumacc.cc:474:replace_alu$872.C[115]
.sym 51496 cores_1.fsm_data[114]
.sym 51498 $auto$alumacc.cc:474:replace_alu$872.C[114]
.sym 51500 $auto$alumacc.cc:474:replace_alu$872.C[116]
.sym 51502 cores_1.fsm_data[115]
.sym 51504 $auto$alumacc.cc:474:replace_alu$872.C[115]
.sym 51506 $auto$alumacc.cc:474:replace_alu$872.C[117]
.sym 51508 cores_1.fsm_data[116]
.sym 51510 $auto$alumacc.cc:474:replace_alu$872.C[116]
.sym 51512 $auto$alumacc.cc:474:replace_alu$872.C[118]
.sym 51515 cores_1.fsm_data[117]
.sym 51516 $auto$alumacc.cc:474:replace_alu$872.C[117]
.sym 51518 $auto$alumacc.cc:474:replace_alu$872.C[119]
.sym 51521 cores_1.fsm_data[118]
.sym 51522 $auto$alumacc.cc:474:replace_alu$872.C[118]
.sym 51524 $auto$alumacc.cc:474:replace_alu$872.C[120]
.sym 51527 cores_1.fsm_data[119]
.sym 51528 $auto$alumacc.cc:474:replace_alu$872.C[119]
.sym 51532 $abc$16344$techmap\cores_1.$procmux$269_Y[112]_new_inv_
.sym 51533 cores_1.fsm_data[114]
.sym 51534 cores_1.fsm_data[112]
.sym 51535 cores_1.fsm_data[113]
.sym 51536 $abc$16344$techmap\cores_1.$procmux$269_Y[113]_new_inv_
.sym 51537 cores_1.fsm_data[125]
.sym 51538 $abc$16344$techmap\cores_1.$procmux$269_Y[125]_new_inv_
.sym 51539 $abc$16344$techmap\cores_1.$procmux$269_Y[114]_new_inv_
.sym 51545 cores_1.fsm_data[116]
.sym 51546 data[116]
.sym 51549 cores_1.fsm_data[119]
.sym 51550 dataAddr
.sym 51551 data[116]
.sym 51552 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[115]
.sym 51554 cores_0_io_dataOut[69]
.sym 51555 data[117]
.sym 51559 data[61]
.sym 51561 cores_1.fsm_data[50]
.sym 51562 cores_1.fsm_data[63]
.sym 51565 data[127]
.sym 51566 cores_1.fsm_data[119]
.sym 51568 $auto$alumacc.cc:474:replace_alu$872.C[120]
.sym 51573 cores_1.fsm_data[120]
.sym 51579 cores_1.fsm_data[122]
.sym 51582 cores_1.dataIncDec
.sym 51587 $auto$alumacc.cc:474:replace_alu$878.C[127]
.sym 51590 cores_1.fsm_data[126]
.sym 51594 cores_1.fsm_data[125]
.sym 51596 cores_1.fsm_data[121]
.sym 51598 cores_1.fsm_data[123]
.sym 51603 cores_1.fsm_data[127]
.sym 51604 cores_1.fsm_data[124]
.sym 51605 $auto$alumacc.cc:474:replace_alu$872.C[121]
.sym 51608 cores_1.fsm_data[120]
.sym 51609 $auto$alumacc.cc:474:replace_alu$872.C[120]
.sym 51611 $auto$alumacc.cc:474:replace_alu$872.C[122]
.sym 51614 cores_1.fsm_data[121]
.sym 51615 $auto$alumacc.cc:474:replace_alu$872.C[121]
.sym 51617 $auto$alumacc.cc:474:replace_alu$872.C[123]
.sym 51620 cores_1.fsm_data[122]
.sym 51621 $auto$alumacc.cc:474:replace_alu$872.C[122]
.sym 51623 $auto$alumacc.cc:474:replace_alu$872.C[124]
.sym 51625 cores_1.fsm_data[123]
.sym 51627 $auto$alumacc.cc:474:replace_alu$872.C[123]
.sym 51629 $auto$alumacc.cc:474:replace_alu$872.C[125]
.sym 51632 cores_1.fsm_data[124]
.sym 51633 $auto$alumacc.cc:474:replace_alu$872.C[124]
.sym 51635 $auto$alumacc.cc:474:replace_alu$872.C[126]
.sym 51638 cores_1.fsm_data[125]
.sym 51639 $auto$alumacc.cc:474:replace_alu$872.C[125]
.sym 51641 $auto$alumacc.cc:474:replace_alu$872.C[127]
.sym 51643 cores_1.fsm_data[126]
.sym 51645 $auto$alumacc.cc:474:replace_alu$872.C[126]
.sym 51648 cores_1.fsm_data[127]
.sym 51649 cores_1.dataIncDec
.sym 51650 $auto$alumacc.cc:474:replace_alu$878.C[127]
.sym 51651 $auto$alumacc.cc:474:replace_alu$872.C[127]
.sym 51655 $abc$16344$techmap\cores_1.$procmux$269_Y[123]_new_inv_
.sym 51656 $abc$16344$techmap\cores_1.$procmux$269_Y[121]_new_inv_
.sym 51657 $abc$16344$techmap\cores_1.$procmux$269_Y[124]_new_inv_
.sym 51658 $abc$16344$techmap\cores_1.$procmux$269_Y[120]_new_inv_
.sym 51659 $abc$16344$techmap\cores_1.$procmux$269_Y[122]_new_inv_
.sym 51660 $abc$16344$techmap\cores_1.$procmux$269_Y[126]_new_inv_
.sym 51661 cores_1.fsm_data[127]
.sym 51662 cores_1.fsm_data[121]
.sym 51668 cores_0_io_dataOut[114]
.sym 51672 cores_1_io_dataOut[89]
.sym 51675 $auto$alumacc.cc:474:replace_alu$878.C[127]
.sym 51676 cores_1.fsm_data[114]
.sym 51678 cores_1.dataIncDec
.sym 51681 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 51683 cores_1.fsm_data[70]
.sym 51696 cores_1.fsm_data[124]
.sym 51701 cores_1.fsm_data[125]
.sym 51704 cores_1.fsm_data[104]
.sym 51705 cores_1.fsm_data[59]
.sym 51706 cores_1.fsm_data[112]
.sym 51707 cores_1.fsm_data[110]
.sym 51711 cores_1.fsm_data[97]
.sym 51721 cores_1.fsm_data[50]
.sym 51729 cores_1.fsm_data[110]
.sym 51735 cores_1.fsm_data[104]
.sym 51741 cores_1.fsm_data[59]
.sym 51748 cores_1.fsm_data[97]
.sym 51753 cores_1.fsm_data[124]
.sym 51761 cores_1.fsm_data[125]
.sym 51768 cores_1.fsm_data[112]
.sym 51772 cores_1.fsm_data[50]
.sym 51775 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 51776 clk_$glb_clk
.sym 51777 reset_$glb_sr
.sym 51782 cores_1_io_dataOut[115]
.sym 51785 cores_1_io_dataOut[63]
.sym 51790 cores_1.fsm_data[120]
.sym 51792 cores_1.fsm_data[122]
.sym 51793 data[108]
.sym 51794 cores_1.fsm_data[126]
.sym 51795 cores_1_io_dataOut[81]
.sym 51800 cores_1.fsm_data[124]
.sym 51802 data[84]
.sym 51811 dataOut[70]
.sym 51823 cores_1.fsm_data[58]
.sym 51829 cores_1.fsm_data[103]
.sym 51833 cores_1.fsm_data[122]
.sym 51838 cores_1.fsm_data[119]
.sym 51843 cores_1.fsm_data[70]
.sym 51848 cores_1.fsm_data[126]
.sym 51853 cores_1.fsm_data[70]
.sym 51858 cores_1.fsm_data[122]
.sym 51873 cores_1.fsm_data[126]
.sym 51877 cores_1.fsm_data[103]
.sym 51888 cores_1.fsm_data[58]
.sym 51894 cores_1.fsm_data[119]
.sym 51898 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 51899 clk_$glb_clk
.sym 51900 reset_$glb_sr
.sym 51903 dataOut[90]
.sym 51904 dataOut[115]
.sym 51906 dataOut[63]
.sym 51915 dataAddr
.sym 51916 dataOut[68]
.sym 51920 cores_0_io_dataAddrValid
.sym 51925 data[122]
.sym 51927 dataOut[58]
.sym 51929 data[50]
.sym 51936 cores_1_io_dataOut[90]
.sym 51945 cores_0_io_dataOut[58]
.sym 51948 cores_1_io_dataOut[58]
.sym 51950 cores_1_io_dataOut[70]
.sym 51951 cores_0_io_dataOut[70]
.sym 51954 cores_1_io_dataOut[103]
.sym 51955 cores_0_io_dataOut[103]
.sym 51973 cores_0_io_dataAddrValid
.sym 51987 cores_0_io_dataAddrValid
.sym 51989 cores_0_io_dataOut[70]
.sym 51990 cores_1_io_dataOut[70]
.sym 52005 cores_0_io_dataOut[58]
.sym 52006 cores_0_io_dataAddrValid
.sym 52008 cores_1_io_dataOut[58]
.sym 52011 cores_0_io_dataOut[103]
.sym 52012 cores_1_io_dataOut[103]
.sym 52013 cores_0_io_dataAddrValid
.sym 52022 clk_$glb_clk
.sym 52024 dataMem[1][70]
.sym 52025 dataMem[1][63]
.sym 52026 dataMem[1][90]
.sym 52029 dataMem[1][115]
.sym 52038 dataAddr
.sym 52051 cores_0_io_dataAddrValid
.sym 52057 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 52067 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 52071 dataOut[103]
.sym 52072 dataOut[122]
.sym 52076 dataOut[59]
.sym 52078 dataOut[50]
.sym 52107 dataOut[59]
.sym 52117 dataOut[50]
.sym 52125 dataOut[122]
.sym 52131 dataOut[103]
.sym 52144 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 52145 clk_$glb_clk
.sym 52152 cores_1_io_dataOut[90]
.sym 52161 dataWriteEnable
.sym 52170 dataWriteAck
.sym 52189 dataAddr
.sym 52191 dataMem[0][50]
.sym 52192 dataMem[0][122]
.sym 52199 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 52209 dataMem[1][122]
.sym 52213 dataMem[1][50]
.sym 52222 dataAddr
.sym 52223 dataMem[0][122]
.sym 52224 dataMem[1][122]
.sym 52234 dataAddr
.sym 52235 dataMem[1][50]
.sym 52236 dataMem[0][50]
.sym 52267 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 52268 clk_$glb_clk
.sym 52269 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 52289 cores_1.fsm_data[90]
.sym 52421 LEDG_N
.sym 52549 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 52683 clk
.sym 52703 clk
.sym 52711 clk
.sym 52713 $abc$16344$auto$rtlil.cc:1981:NotGate$16058
.sym 52735 $abc$16344$auto$rtlil.cc:1981:NotGate$16058
.sym 52771 reset
.sym 52873 $abc$16344$auto$rtlil.cc:1981:NotGate$16058
.sym 52952 cores_1_io_dataOut[4]
.sym 52955 cores_0_io_dataAddrValid
.sym 52957 cores_0_io_dataOut[4]
.sym 52989 cores_0_io_dataAddrValid
.sym 52991 cores_0_io_dataOut[4]
.sym 52992 cores_1_io_dataOut[4]
.sym 53024 clk_$glb_clk
.sym 53030 dataMem[0][105]
.sym 53033 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53039 $abc$16344$auto$rtlil.cc:1981:NotGate$16058
.sym 53043 cores_0_io_dataAddrValid
.sym 53044 dataOut[4]
.sym 53057 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53070 dataMem[1][8]
.sym 53077 dataMem[0][8]
.sym 53078 dataMem[0][12]
.sym 53080 dataAddr
.sym 53086 dataMem[1][105]
.sym 53091 dataMem[1][12]
.sym 53094 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53095 dataMem[0][105]
.sym 53106 dataMem[1][8]
.sym 53107 dataAddr
.sym 53108 dataMem[0][8]
.sym 53119 dataMem[0][12]
.sym 53120 dataMem[1][12]
.sym 53121 dataAddr
.sym 53125 dataMem[1][105]
.sym 53126 dataAddr
.sym 53127 dataMem[0][105]
.sym 53146 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53147 clk_$glb_clk
.sym 53148 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 53149 dataMem[1][12]
.sym 53150 dataMem[1][23]
.sym 53151 dataMem[1][22]
.sym 53152 dataMem[1][105]
.sym 53153 dataMem[1][10]
.sym 53155 dataMem[1][9]
.sym 53156 dataMem[1][7]
.sym 53165 data[8]
.sym 53166 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53173 cores_0_io_dataOut[30]
.sym 53174 dataWriteEnable
.sym 53183 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53184 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 53193 dataOut[23]
.sym 53194 dataOut[9]
.sym 53196 dataOut[8]
.sym 53208 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 53212 dataOut[22]
.sym 53216 dataOut[10]
.sym 53217 dataOut[12]
.sym 53220 dataOut[78]
.sym 53226 dataOut[10]
.sym 53232 dataOut[9]
.sym 53235 dataOut[8]
.sym 53244 dataOut[12]
.sym 53250 dataOut[23]
.sym 53255 dataOut[78]
.sym 53261 dataOut[22]
.sym 53269 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 53270 clk_$glb_clk
.sym 53272 dataOut[30]
.sym 53275 dataOut[12]
.sym 53278 dataOut[22]
.sym 53288 data[98]
.sym 53296 data[78]
.sym 53297 cores_1.fsm_data[5]
.sym 53303 data[2]
.sym 53314 dataMem[1][23]
.sym 53315 dataMem[1][22]
.sym 53317 dataMem[0][23]
.sym 53319 dataMem[1][9]
.sym 53321 dataMem[0][10]
.sym 53322 dataMem[0][9]
.sym 53325 dataMem[1][10]
.sym 53326 dataMem[0][78]
.sym 53327 dataMem[0][22]
.sym 53330 dataAddr
.sym 53338 dataAddr
.sym 53340 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53344 dataMem[1][78]
.sym 53352 dataMem[0][22]
.sym 53353 dataMem[1][22]
.sym 53354 dataAddr
.sym 53358 dataMem[0][9]
.sym 53359 dataAddr
.sym 53360 dataMem[1][9]
.sym 53364 dataMem[1][23]
.sym 53366 dataAddr
.sym 53367 dataMem[0][23]
.sym 53370 dataMem[1][78]
.sym 53371 dataAddr
.sym 53372 dataMem[0][78]
.sym 53376 dataMem[1][10]
.sym 53377 dataAddr
.sym 53378 dataMem[0][10]
.sym 53392 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53393 clk_$glb_clk
.sym 53394 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 53395 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[1]_new_inv_
.sym 53396 cores_1_io_dataOut[12]
.sym 53397 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[2]_new_inv_
.sym 53398 cores_1_io_dataOut[45]
.sym 53399 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[0]_new_inv_
.sym 53400 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[3]_new_inv_
.sym 53401 $abc$16344$techmap\cores_1.$procmux$269_Y[2]_new_inv_
.sym 53402 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 53408 data[1]
.sym 53411 data[22]
.sym 53413 cores_0.fsm_data[3]
.sym 53414 data[3]
.sym 53420 data[9]
.sym 53421 data[3]
.sym 53422 cores_1.fsm_data[15]
.sym 53423 data[5]
.sym 53425 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 53426 data[10]
.sym 53428 data[17]
.sym 53429 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 53436 data[4]
.sym 53438 $abc$16344$techmap\cores_1.$procmux$269_Y[3]_new_inv_
.sym 53439 data[3]
.sym 53440 $abc$16344$techmap\cores_1.$procmux$269_Y[7]_new_inv_
.sym 53442 $abc$16344$techmap\cores_1.$procmux$269_Y[1]_new_inv_
.sym 53443 data[7]
.sym 53444 $abc$16344$techmap\cores_1.$procmux$269_Y[5]_new_inv_
.sym 53445 $abc$16344$techmap\cores_1.$procmux$269_Y[4]_new_inv_
.sym 53448 data[1]
.sym 53449 data[5]
.sym 53450 $abc$16344$techmap\cores_1.$procmux$269_Y[6]_new_inv_
.sym 53451 data[0]
.sym 53453 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53455 cores_1.fsm_data[0]
.sym 53458 $abc$16344$techmap\cores_1.$procmux$269_Y[2]_new_inv_
.sym 53463 data[2]
.sym 53467 data[6]
.sym 53469 $abc$16344$techmap\cores_1.$procmux$269_Y[7]_new_inv_
.sym 53470 data[7]
.sym 53472 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53475 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53477 data[1]
.sym 53478 $abc$16344$techmap\cores_1.$procmux$269_Y[1]_new_inv_
.sym 53481 data[4]
.sym 53483 $abc$16344$techmap\cores_1.$procmux$269_Y[4]_new_inv_
.sym 53484 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53487 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53489 cores_1.fsm_data[0]
.sym 53490 data[0]
.sym 53493 $abc$16344$techmap\cores_1.$procmux$269_Y[2]_new_inv_
.sym 53494 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53495 data[2]
.sym 53499 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53500 $abc$16344$techmap\cores_1.$procmux$269_Y[3]_new_inv_
.sym 53501 data[3]
.sym 53506 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53507 data[5]
.sym 53508 $abc$16344$techmap\cores_1.$procmux$269_Y[5]_new_inv_
.sym 53511 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53512 data[6]
.sym 53513 $abc$16344$techmap\cores_1.$procmux$269_Y[6]_new_inv_
.sym 53515 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 53516 clk_$glb_clk
.sym 53520 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[2]
.sym 53521 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 53522 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 53523 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 53524 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 53525 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 53531 data[16]
.sym 53532 cores_1.fsm_data[3]
.sym 53533 cores_1_io_dataOut[45]
.sym 53534 cores_1.fsm_data[1]
.sym 53535 data[18]
.sym 53536 data[1]
.sym 53538 cores_1.fsm_data[0]
.sym 53539 data[0]
.sym 53540 cores_1.fsm_data[2]
.sym 53542 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 53544 cores_0_io_dataAddrValid
.sym 53547 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 53548 data[19]
.sym 53550 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 53552 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 53561 data[8]
.sym 53562 data[14]
.sym 53563 $abc$16344$techmap\cores_1.$procmux$269_Y[9]_new_inv_
.sym 53565 $abc$16344$techmap\cores_1.$procmux$269_Y[15]_new_inv_
.sym 53566 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 53567 $abc$16344$techmap\cores_1.$procmux$269_Y[10]_new_inv_
.sym 53568 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 53569 data[12]
.sym 53572 data[13]
.sym 53573 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 53575 data[11]
.sym 53576 data[15]
.sym 53579 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53580 data[9]
.sym 53585 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 53586 data[10]
.sym 53589 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 53592 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53594 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 53595 data[14]
.sym 53598 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 53599 data[11]
.sym 53601 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53604 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53605 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 53606 data[13]
.sym 53610 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 53612 data[12]
.sym 53613 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53616 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53617 $abc$16344$techmap\cores_1.$procmux$269_Y[10]_new_inv_
.sym 53618 data[10]
.sym 53622 data[9]
.sym 53623 $abc$16344$techmap\cores_1.$procmux$269_Y[9]_new_inv_
.sym 53625 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53628 data[8]
.sym 53629 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 53630 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53635 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53636 data[15]
.sym 53637 $abc$16344$techmap\cores_1.$procmux$269_Y[15]_new_inv_
.sym 53638 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 53639 clk_$glb_clk
.sym 53641 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 53642 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[9]
.sym 53643 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[10]
.sym 53644 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[11]
.sym 53645 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[12]
.sym 53646 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[13]
.sym 53647 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[14]
.sym 53648 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[15]
.sym 53656 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 53657 dataOut[10]
.sym 53663 dataAddr
.sym 53665 cores_1.dataIncDec
.sym 53668 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 53669 data[28]
.sym 53670 dataWriteEnable
.sym 53671 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 53673 cores_1.dataIncDec
.sym 53676 cores_1.fsm_data[45]
.sym 53683 cores_1.dataIncDec
.sym 53684 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[10]
.sym 53689 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 53691 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[9]
.sym 53692 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53693 data[23]
.sym 53694 $abc$16344$techmap\cores_1.$procmux$269_Y[17]_new_inv_
.sym 53697 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[15]
.sym 53698 data[17]
.sym 53699 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[9]
.sym 53700 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[10]
.sym 53702 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 53705 data[16]
.sym 53707 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 53708 data[19]
.sym 53709 data[18]
.sym 53712 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 53713 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[15]
.sym 53715 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[10]
.sym 53716 cores_1.dataIncDec
.sym 53717 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[10]
.sym 53721 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 53722 data[23]
.sym 53723 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53727 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 53728 data[16]
.sym 53730 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53733 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 53734 data[18]
.sym 53735 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53740 cores_1.dataIncDec
.sym 53741 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[9]
.sym 53742 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[9]
.sym 53745 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53746 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 53747 data[19]
.sym 53751 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[15]
.sym 53752 cores_1.dataIncDec
.sym 53753 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[15]
.sym 53757 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53759 $abc$16344$techmap\cores_1.$procmux$269_Y[17]_new_inv_
.sym 53760 data[17]
.sym 53761 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 53762 clk_$glb_clk
.sym 53764 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[16]
.sym 53765 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[17]
.sym 53766 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[18]
.sym 53767 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[19]
.sym 53768 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[20]
.sym 53769 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[21]
.sym 53770 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[22]
.sym 53771 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[23]
.sym 53776 cores_0.fsm_data[26]
.sym 53778 data[26]
.sym 53780 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 53782 cores_1_io_dataOut[33]
.sym 53783 $PACKER_VCC_NET
.sym 53784 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 53795 data[2]
.sym 53797 cores_1_io_dataOut[31]
.sym 53805 cores_1.fsm_data[21]
.sym 53806 cores_1.fsm_data[23]
.sym 53807 cores_1.fsm_data[16]
.sym 53808 cores_1.fsm_data[18]
.sym 53809 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53810 cores_1.fsm_data[20]
.sym 53811 data[20]
.sym 53812 cores_1.fsm_data[17]
.sym 53813 data[22]
.sym 53814 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[17]
.sym 53815 $abc$16344$techmap\cores_1.$procmux$269_Y[20]_new_inv_
.sym 53816 data[30]
.sym 53817 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53818 cores_1.fsm_data[19]
.sym 53819 $abc$16344$techmap\cores_1.$procmux$269_Y[28]_new_inv_
.sym 53820 data[21]
.sym 53821 $abc$16344$techmap\cores_1.$procmux$269_Y[21]_new_inv_
.sym 53822 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[17]
.sym 53825 cores_1.dataIncDec
.sym 53827 cores_1.fsm_data[22]
.sym 53829 data[28]
.sym 53831 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 53833 $abc$16344$techmap\cores_1.$procmux$269_Y[22]_new_inv_
.sym 53838 data[21]
.sym 53840 $abc$16344$techmap\cores_1.$procmux$269_Y[21]_new_inv_
.sym 53841 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53844 $abc$16344$techmap\cores_1.$procmux$269_Y[28]_new_inv_
.sym 53845 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53846 data[28]
.sym 53850 cores_1.fsm_data[16]
.sym 53851 cores_1.fsm_data[18]
.sym 53852 cores_1.fsm_data[19]
.sym 53853 cores_1.fsm_data[17]
.sym 53856 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 53857 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53859 data[30]
.sym 53862 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[17]
.sym 53863 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[17]
.sym 53864 cores_1.dataIncDec
.sym 53868 $abc$16344$techmap\cores_1.$procmux$269_Y[20]_new_inv_
.sym 53869 data[20]
.sym 53870 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53874 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53875 data[22]
.sym 53877 $abc$16344$techmap\cores_1.$procmux$269_Y[22]_new_inv_
.sym 53880 cores_1.fsm_data[23]
.sym 53881 cores_1.fsm_data[21]
.sym 53882 cores_1.fsm_data[20]
.sym 53883 cores_1.fsm_data[22]
.sym 53884 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 53885 clk_$glb_clk
.sym 53887 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 53888 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[25]
.sym 53889 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[26]
.sym 53890 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[27]
.sym 53891 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[28]
.sym 53892 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[29]
.sym 53893 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[30]
.sym 53894 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[31]
.sym 53899 dataMem[1][21]
.sym 53901 $abc$16344$techmap\cores_1.$procmux$269_Y[20]_new_inv_
.sym 53902 data[30]
.sym 53903 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 53905 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53907 data[20]
.sym 53908 data[21]
.sym 53909 cores_0_io_dataOut[32]
.sym 53910 cores_0.fsm_data[39]
.sym 53911 data[31]
.sym 53915 cores_1.fsm_data[15]
.sym 53917 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 53918 cores_1.fsm_data[33]
.sym 53922 cores_1.fsm_data[40]
.sym 53928 $abc$16344$techmap\cores_1.$procmux$269_Y[27]_new_inv_
.sym 53929 cores_1.fsm_data[28]
.sym 53931 cores_1.fsm_data[30]
.sym 53932 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[28]
.sym 53933 cores_1.dataIncDec
.sym 53934 cores_1.fsm_data[25]
.sym 53935 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 53936 cores_1.fsm_data[26]
.sym 53937 data[31]
.sym 53938 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[4]_new_inv_
.sym 53939 data[29]
.sym 53940 cores_1.fsm_data[24]
.sym 53941 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[6]_new_inv_
.sym 53942 data[27]
.sym 53943 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[5]_new_inv_
.sym 53944 $abc$16344$techmap\cores_1.$procmux$269_Y[24]_new_inv_
.sym 53945 data[24]
.sym 53946 cores_1.fsm_data[29]
.sym 53947 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53948 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[28]
.sym 53952 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[7]_new_inv_
.sym 53953 cores_1.fsm_data[31]
.sym 53955 cores_1.fsm_data[27]
.sym 53956 $abc$16344$techmap\cores_1.$procmux$269_Y[29]_new_inv_
.sym 53961 cores_1.fsm_data[29]
.sym 53962 cores_1.fsm_data[28]
.sym 53963 cores_1.fsm_data[31]
.sym 53964 cores_1.fsm_data[30]
.sym 53967 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53968 data[31]
.sym 53969 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 53974 $abc$16344$techmap\cores_1.$procmux$269_Y[29]_new_inv_
.sym 53975 data[29]
.sym 53976 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53979 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53980 $abc$16344$techmap\cores_1.$procmux$269_Y[27]_new_inv_
.sym 53981 data[27]
.sym 53986 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 53987 $abc$16344$techmap\cores_1.$procmux$269_Y[24]_new_inv_
.sym 53988 data[24]
.sym 53991 cores_1.fsm_data[26]
.sym 53992 cores_1.fsm_data[25]
.sym 53993 cores_1.fsm_data[24]
.sym 53994 cores_1.fsm_data[27]
.sym 53997 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[28]
.sym 53999 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[28]
.sym 54000 cores_1.dataIncDec
.sym 54003 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[4]_new_inv_
.sym 54004 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[5]_new_inv_
.sym 54005 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[7]_new_inv_
.sym 54006 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[6]_new_inv_
.sym 54007 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54008 clk_$glb_clk
.sym 54010 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[32]
.sym 54011 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[33]
.sym 54012 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[34]
.sym 54013 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[35]
.sym 54014 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[36]
.sym 54015 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[37]
.sym 54016 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[38]
.sym 54017 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[39]
.sym 54023 data[36]
.sym 54025 data[34]
.sym 54027 $abc$16344$new_n2066_
.sym 54030 cores_1.fsm_data[32]
.sym 54032 $abc$16344$techmap\cores_1.$procmux$269_Y[27]_new_inv_
.sym 54033 cores_0.fsm_data[41]
.sym 54035 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 54037 $abc$16344$new_n2111_
.sym 54044 cores_1.fsm_data[53]
.sym 54051 data[35]
.sym 54052 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[25]
.sym 54054 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[35]
.sym 54056 $abc$16344$techmap\cores_1.$procmux$269_Y[35]_new_inv_
.sym 54058 $abc$16344$techmap\cores_1.$procmux$269_Y[25]_new_inv_
.sym 54059 data[26]
.sym 54060 $abc$16344$techmap\cores_1.$procmux$269_Y[40]_new_inv_
.sym 54061 data[40]
.sym 54062 data[25]
.sym 54063 data[33]
.sym 54065 $abc$16344$techmap\cores_1.$procmux$269_Y[33]_new_inv_
.sym 54066 cores_1.dataIncDec
.sym 54069 data[46]
.sym 54071 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54072 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 54076 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[25]
.sym 54078 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[35]
.sym 54082 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 54084 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 54085 data[26]
.sym 54086 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54090 data[33]
.sym 54092 $abc$16344$techmap\cores_1.$procmux$269_Y[33]_new_inv_
.sym 54093 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54096 data[35]
.sym 54097 $abc$16344$techmap\cores_1.$procmux$269_Y[35]_new_inv_
.sym 54098 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54102 data[40]
.sym 54103 $abc$16344$techmap\cores_1.$procmux$269_Y[40]_new_inv_
.sym 54105 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54108 data[46]
.sym 54110 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54111 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 54115 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[35]
.sym 54116 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[35]
.sym 54117 cores_1.dataIncDec
.sym 54120 data[25]
.sym 54121 $abc$16344$techmap\cores_1.$procmux$269_Y[25]_new_inv_
.sym 54122 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54127 cores_1.dataIncDec
.sym 54128 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[25]
.sym 54129 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[25]
.sym 54130 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54131 clk_$glb_clk
.sym 54133 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[40]
.sym 54134 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[41]
.sym 54135 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[42]
.sym 54136 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[43]
.sym 54137 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[44]
.sym 54138 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[45]
.sym 54139 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[46]
.sym 54140 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[47]
.sym 54145 data[35]
.sym 54148 data[25]
.sym 54149 cores_1.fsm_data[33]
.sym 54151 cores_1.fsm_data[35]
.sym 54154 cores_1.dataIncDec
.sym 54155 data[26]
.sym 54157 cores_1.dataIncDec
.sym 54160 cores_1.fsm_data[45]
.sym 54164 cores_1.dataIncDec
.sym 54167 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 54174 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[40]
.sym 54175 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[41]
.sym 54176 cores_1.fsm_data[31]
.sym 54179 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[45]
.sym 54180 cores_1.dataIncDec
.sym 54182 cores_1.fsm_data[44]
.sym 54183 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[33]
.sym 54186 cores_1.fsm_data[46]
.sym 54187 cores_1.fsm_data[47]
.sym 54188 cores_1.dataIncDec
.sym 54189 cores_1.fsm_data[45]
.sym 54190 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[40]
.sym 54191 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[41]
.sym 54195 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[45]
.sym 54199 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[33]
.sym 54201 cores_1.fsm_data[52]
.sym 54204 cores_1.fsm_data[53]
.sym 54207 cores_1.fsm_data[47]
.sym 54208 cores_1.fsm_data[44]
.sym 54209 cores_1.fsm_data[45]
.sym 54210 cores_1.fsm_data[46]
.sym 54213 cores_1.dataIncDec
.sym 54214 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[40]
.sym 54216 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[40]
.sym 54221 cores_1.fsm_data[31]
.sym 54228 cores_1.fsm_data[52]
.sym 54232 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[45]
.sym 54233 cores_1.dataIncDec
.sym 54234 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[45]
.sym 54239 cores_1.fsm_data[53]
.sym 54243 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[33]
.sym 54245 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[33]
.sym 54246 cores_1.dataIncDec
.sym 54249 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[41]
.sym 54250 cores_1.dataIncDec
.sym 54251 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[41]
.sym 54253 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 54254 clk_$glb_clk
.sym 54255 reset_$glb_sr
.sym 54256 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[48]
.sym 54257 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 54258 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[50]
.sym 54259 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[51]
.sym 54260 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[52]
.sym 54261 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[53]
.sym 54262 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[54]
.sym 54263 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[55]
.sym 54268 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[11]_new_inv_
.sym 54269 $PACKER_VCC_NET
.sym 54270 cores_1_io_dataOut[53]
.sym 54271 cores_0.fsm_data[53]
.sym 54276 cores_1_io_dataOut[52]
.sym 54277 cores_1.fsm_data[47]
.sym 54278 cores_1.fsm_data[34]
.sym 54279 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[42]
.sym 54281 cores_1_io_dataOut[31]
.sym 54288 cores_1.fsm_data[58]
.sym 54291 data[2]
.sym 54298 $abc$16344$techmap\cores_1.$procmux$269_Y[47]_new_inv_
.sym 54299 data[41]
.sym 54300 $abc$16344$techmap\cores_1.$procmux$269_Y[50]_new_inv_
.sym 54301 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[44]
.sym 54302 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54303 data[47]
.sym 54304 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[47]
.sym 54306 data[45]
.sym 54307 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[50]
.sym 54309 $abc$16344$techmap\cores_1.$procmux$269_Y[45]_new_inv_
.sym 54310 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54311 data[44]
.sym 54312 $abc$16344$techmap\cores_1.$procmux$269_Y[41]_new_inv_
.sym 54315 $abc$16344$techmap\cores_1.$procmux$269_Y[44]_new_inv_
.sym 54317 cores_1.dataIncDec
.sym 54320 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[47]
.sym 54322 data[50]
.sym 54323 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[50]
.sym 54325 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[44]
.sym 54330 $abc$16344$techmap\cores_1.$procmux$269_Y[44]_new_inv_
.sym 54332 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54333 data[44]
.sym 54336 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[47]
.sym 54337 cores_1.dataIncDec
.sym 54338 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[47]
.sym 54342 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[44]
.sym 54343 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[44]
.sym 54344 cores_1.dataIncDec
.sym 54348 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[50]
.sym 54350 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[50]
.sym 54351 cores_1.dataIncDec
.sym 54354 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54355 $abc$16344$techmap\cores_1.$procmux$269_Y[50]_new_inv_
.sym 54356 data[50]
.sym 54361 data[47]
.sym 54362 $abc$16344$techmap\cores_1.$procmux$269_Y[47]_new_inv_
.sym 54363 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54366 $abc$16344$techmap\cores_1.$procmux$269_Y[41]_new_inv_
.sym 54367 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54368 data[41]
.sym 54373 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54374 $abc$16344$techmap\cores_1.$procmux$269_Y[45]_new_inv_
.sym 54375 data[45]
.sym 54376 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54377 clk_$glb_clk
.sym 54379 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[56]
.sym 54380 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[57]
.sym 54381 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[58]
.sym 54382 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[59]
.sym 54383 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[60]
.sym 54384 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[61]
.sym 54385 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[62]
.sym 54386 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[63]
.sym 54391 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 54392 data[75]
.sym 54397 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54398 cores_1.fsm_data[62]
.sym 54399 data[47]
.sym 54400 cores_1.fsm_data[60]
.sym 54401 cores_1.fsm_data[50]
.sym 54407 cores_1.fsm_data[15]
.sym 54410 cores_1.fsm_data[78]
.sym 54412 cores_1.fsm_data[41]
.sym 54420 cores_1.fsm_data[59]
.sym 54421 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[57]
.sym 54423 data[57]
.sym 54424 $abc$16344$techmap\cores_1.$procmux$269_Y[63]_new_inv_
.sym 54425 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[61]
.sym 54427 $abc$16344$techmap\cores_1.$procmux$269_Y[61]_new_inv_
.sym 54428 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[56]
.sym 54429 cores_1.dataIncDec
.sym 54431 $abc$16344$techmap\cores_1.$procmux$269_Y[57]_new_inv_
.sym 54432 cores_1.fsm_data[56]
.sym 54435 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[63]
.sym 54436 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[56]
.sym 54437 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[57]
.sym 54438 cores_1.fsm_data[57]
.sym 54439 data[63]
.sym 54441 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[61]
.sym 54442 data[61]
.sym 54443 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[63]
.sym 54447 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54448 cores_1.fsm_data[58]
.sym 54453 cores_1.fsm_data[59]
.sym 54454 cores_1.fsm_data[56]
.sym 54455 cores_1.fsm_data[57]
.sym 54456 cores_1.fsm_data[58]
.sym 54459 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[56]
.sym 54460 cores_1.dataIncDec
.sym 54462 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[56]
.sym 54465 $abc$16344$techmap\cores_1.$procmux$269_Y[57]_new_inv_
.sym 54467 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54468 data[57]
.sym 54471 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[57]
.sym 54473 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[57]
.sym 54474 cores_1.dataIncDec
.sym 54477 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[63]
.sym 54478 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[63]
.sym 54479 cores_1.dataIncDec
.sym 54483 $abc$16344$techmap\cores_1.$procmux$269_Y[61]_new_inv_
.sym 54484 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54486 data[61]
.sym 54489 $abc$16344$techmap\cores_1.$procmux$269_Y[63]_new_inv_
.sym 54491 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54492 data[63]
.sym 54495 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[61]
.sym 54497 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[61]
.sym 54498 cores_1.dataIncDec
.sym 54499 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54500 clk_$glb_clk
.sym 54502 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 54503 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[65]
.sym 54504 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[66]
.sym 54505 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[67]
.sym 54506 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[68]
.sym 54507 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[69]
.sym 54508 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[70]
.sym 54509 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[71]
.sym 54515 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 54516 cores_1.fsm_data[61]
.sym 54519 data[57]
.sym 54521 $PACKER_VCC_NET
.sym 54528 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 54529 cores_1.fsm_data[60]
.sym 54533 cores_1.fsm_data[62]
.sym 54544 cores_1.dataIncDec
.sym 54546 $abc$16344$techmap\cores_1.$procmux$269_Y[78]_new_inv_
.sym 54547 data[78]
.sym 54549 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[70]
.sym 54550 $abc$16344$techmap\cores_1.$procmux$269_Y[70]_new_inv_
.sym 54552 $abc$16344$techmap\cores_1.$procmux$269_Y[56]_new_inv_
.sym 54554 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[59]
.sym 54555 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[68]
.sym 54557 $abc$16344$techmap\cores_1.$procmux$269_Y[59]_new_inv_
.sym 54558 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[71]
.sym 54562 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[59]
.sym 54564 data[56]
.sym 54565 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[70]
.sym 54566 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[71]
.sym 54570 data[59]
.sym 54571 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[68]
.sym 54572 data[70]
.sym 54573 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54574 cores_1.dataIncDec
.sym 54576 data[59]
.sym 54577 $abc$16344$techmap\cores_1.$procmux$269_Y[59]_new_inv_
.sym 54579 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54582 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54583 data[78]
.sym 54584 $abc$16344$techmap\cores_1.$procmux$269_Y[78]_new_inv_
.sym 54588 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[71]
.sym 54589 cores_1.dataIncDec
.sym 54591 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[71]
.sym 54594 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[68]
.sym 54596 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[68]
.sym 54597 cores_1.dataIncDec
.sym 54601 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54602 $abc$16344$techmap\cores_1.$procmux$269_Y[56]_new_inv_
.sym 54603 data[56]
.sym 54606 $abc$16344$techmap\cores_1.$procmux$269_Y[70]_new_inv_
.sym 54608 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54609 data[70]
.sym 54612 cores_1.dataIncDec
.sym 54614 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[59]
.sym 54615 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[59]
.sym 54619 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[70]
.sym 54620 cores_1.dataIncDec
.sym 54621 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[70]
.sym 54622 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54623 clk_$glb_clk
.sym 54625 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[72]
.sym 54626 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[73]
.sym 54627 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[74]
.sym 54628 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[75]
.sym 54629 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[76]
.sym 54630 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[77]
.sym 54631 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[78]
.sym 54632 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[79]
.sym 54637 cores_0_io_dataOut[83]
.sym 54638 cores_1.dataIncDec
.sym 54641 cores_1.fsm_data[67]
.sym 54642 cores_1_io_dataOut[61]
.sym 54643 data[83]
.sym 54645 $abc$16344$techmap\cores_1.$procmux$269_Y[68]_new_inv_
.sym 54646 cores_1_io_dataOut[87]
.sym 54647 data[85]
.sym 54649 cores_1.fsm_data[92]
.sym 54651 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 54653 cores_1.fsm_data[88]
.sym 54657 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 54658 data[70]
.sym 54660 cores_1.dataIncDec
.sym 54666 $abc$16344$techmap\cores_1.$procmux$269_Y[79]_new_inv_
.sym 54667 cores_1.dataIncDec
.sym 54669 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54672 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[78]
.sym 54673 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[79]
.sym 54674 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[72]
.sym 54676 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[74]
.sym 54677 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[75]
.sym 54680 $abc$16344$techmap\cores_1.$procmux$269_Y[74]_new_inv_
.sym 54681 $abc$16344$techmap\cores_1.$procmux$269_Y[85]_new_inv_
.sym 54682 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[72]
.sym 54684 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[74]
.sym 54685 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[75]
.sym 54686 data[74]
.sym 54688 data[79]
.sym 54695 data[85]
.sym 54696 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[78]
.sym 54697 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[79]
.sym 54699 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[79]
.sym 54700 cores_1.dataIncDec
.sym 54702 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[79]
.sym 54706 $abc$16344$techmap\cores_1.$procmux$269_Y[79]_new_inv_
.sym 54707 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54708 data[79]
.sym 54712 cores_1.dataIncDec
.sym 54713 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[75]
.sym 54714 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[75]
.sym 54717 cores_1.dataIncDec
.sym 54718 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[78]
.sym 54719 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[78]
.sym 54723 data[85]
.sym 54725 $abc$16344$techmap\cores_1.$procmux$269_Y[85]_new_inv_
.sym 54726 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54729 $abc$16344$techmap\cores_1.$procmux$269_Y[74]_new_inv_
.sym 54731 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54732 data[74]
.sym 54736 cores_1.dataIncDec
.sym 54737 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[74]
.sym 54738 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[74]
.sym 54741 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[72]
.sym 54742 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[72]
.sym 54743 cores_1.dataIncDec
.sym 54745 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54746 clk_$glb_clk
.sym 54748 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[80]
.sym 54749 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[81]
.sym 54750 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[82]
.sym 54751 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[83]
.sym 54752 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[84]
.sym 54753 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[85]
.sym 54754 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[86]
.sym 54755 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[87]
.sym 54760 cores_1.dataIncDec
.sym 54761 cores_1.fsm_data[76]
.sym 54762 cores_1.fsm_data[74]
.sym 54763 cores_1.fsm_data[73]
.sym 54764 cores_1.fsm_data[79]
.sym 54765 cores_1.fsm_data[75]
.sym 54766 $abc$16344$techmap\cores_1.$procmux$269_Y[75]_new_inv_
.sym 54769 $PACKER_VCC_NET
.sym 54770 data[83]
.sym 54771 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 54774 cores_1.fsm_data[83]
.sym 54778 data[95]
.sym 54780 cores_1.fsm_data[98]
.sym 54783 data[92]
.sym 54789 data[84]
.sym 54792 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[83]
.sym 54794 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[85]
.sym 54796 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[87]
.sym 54797 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[80]
.sym 54798 data[80]
.sym 54799 $abc$16344$techmap\cores_1.$procmux$269_Y[80]_new_inv_
.sym 54800 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54801 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[84]
.sym 54806 $abc$16344$techmap\cores_1.$procmux$269_Y[84]_new_inv_
.sym 54808 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[83]
.sym 54809 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[84]
.sym 54811 $abc$16344$techmap\cores_1.$procmux$269_Y[83]_new_inv_
.sym 54812 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[87]
.sym 54813 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[80]
.sym 54815 data[83]
.sym 54818 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[85]
.sym 54820 cores_1.dataIncDec
.sym 54822 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54824 data[84]
.sym 54825 $abc$16344$techmap\cores_1.$procmux$269_Y[84]_new_inv_
.sym 54829 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[84]
.sym 54830 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[84]
.sym 54831 cores_1.dataIncDec
.sym 54835 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[80]
.sym 54836 cores_1.dataIncDec
.sym 54837 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[80]
.sym 54840 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[87]
.sym 54841 cores_1.dataIncDec
.sym 54842 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[87]
.sym 54846 data[80]
.sym 54848 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54849 $abc$16344$techmap\cores_1.$procmux$269_Y[80]_new_inv_
.sym 54853 $abc$16344$techmap\cores_1.$procmux$269_Y[83]_new_inv_
.sym 54854 data[83]
.sym 54855 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54858 cores_1.dataIncDec
.sym 54859 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[83]
.sym 54861 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[83]
.sym 54865 cores_1.dataIncDec
.sym 54866 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[85]
.sym 54867 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[85]
.sym 54868 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54869 clk_$glb_clk
.sym 54871 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[88]
.sym 54872 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[89]
.sym 54873 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[90]
.sym 54874 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[91]
.sym 54875 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[92]
.sym 54876 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[93]
.sym 54877 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[94]
.sym 54878 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[95]
.sym 54883 cores_1.fsm_data[84]
.sym 54884 data[80]
.sym 54885 cores_1.fsm_data[83]
.sym 54888 cores_1.fsm_data[81]
.sym 54890 cores_0.fsm_data[101]
.sym 54892 cores_1.fsm_data[82]
.sym 54893 cores_1.fsm_data[80]
.sym 54894 cores_1.fsm_data[86]
.sym 54895 cores_1.fsm_data[15]
.sym 54902 cores_1.fsm_data[111]
.sym 54903 cores_1.fsm_data[92]
.sym 54904 cores_1.fsm_data[106]
.sym 54913 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[89]
.sym 54916 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[92]
.sym 54919 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[95]
.sym 54922 $abc$16344$techmap\cores_1.$procmux$269_Y[92]_new_inv_
.sym 54924 cores_1.dataIncDec
.sym 54925 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[93]
.sym 54927 $abc$16344$techmap\cores_1.$procmux$269_Y[95]_new_inv_
.sym 54930 cores_1.dataIncDec
.sym 54932 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[92]
.sym 54933 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[93]
.sym 54934 $abc$16344$techmap\cores_1.$procmux$269_Y[89]_new_inv_
.sym 54935 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[95]
.sym 54937 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[89]
.sym 54938 data[95]
.sym 54941 data[89]
.sym 54942 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54943 data[92]
.sym 54946 $abc$16344$techmap\cores_1.$procmux$269_Y[92]_new_inv_
.sym 54947 data[92]
.sym 54948 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54952 cores_1.dataIncDec
.sym 54953 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[93]
.sym 54954 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[93]
.sym 54957 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[92]
.sym 54959 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[92]
.sym 54960 cores_1.dataIncDec
.sym 54963 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54964 $abc$16344$techmap\cores_1.$procmux$269_Y[89]_new_inv_
.sym 54966 data[89]
.sym 54969 $abc$16344$techmap\cores_1.$procmux$269_Y[95]_new_inv_
.sym 54970 data[95]
.sym 54972 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 54981 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[89]
.sym 54982 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[89]
.sym 54983 cores_1.dataIncDec
.sym 54987 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[95]
.sym 54989 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[95]
.sym 54990 cores_1.dataIncDec
.sym 54991 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 54992 clk_$glb_clk
.sym 54994 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 54995 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[97]
.sym 54996 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[98]
.sym 54997 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[99]
.sym 54998 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[100]
.sym 54999 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[101]
.sym 55000 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[102]
.sym 55001 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[103]
.sym 55006 cores_1.fsm_data[93]
.sym 55009 $abc$16344$new_n2066_
.sym 55010 cores_1.fsm_data[91]
.sym 55012 $PACKER_VCC_NET
.sym 55014 cores_1.fsm_data[89]
.sym 55015 cores_0.fsm_data[109]
.sym 55016 cores_1.fsm_data[95]
.sym 55017 cores_1.fsm_data[94]
.sym 55019 cores_1.fsm_data[105]
.sym 55025 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 55027 data[89]
.sym 55040 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[101]
.sym 55041 data[98]
.sym 55042 $abc$16344$techmap\cores_1.$procmux$269_Y[98]_new_inv_
.sym 55044 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[98]
.sym 55045 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[98]
.sym 55046 data[101]
.sym 55048 $abc$16344$techmap\cores_1.$procmux$269_Y[106]_new_inv_
.sym 55049 $abc$16344$techmap\cores_1.$procmux$269_Y[101]_new_inv_
.sym 55050 cores_1.dataIncDec
.sym 55051 data[111]
.sym 55053 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[106]
.sym 55054 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55057 data[106]
.sym 55058 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[111]
.sym 55059 $abc$16344$techmap\cores_1.$procmux$269_Y[111]_new_inv_
.sym 55061 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[106]
.sym 55064 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[101]
.sym 55066 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[111]
.sym 55068 cores_1.dataIncDec
.sym 55069 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[111]
.sym 55070 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[111]
.sym 55074 $abc$16344$techmap\cores_1.$procmux$269_Y[111]_new_inv_
.sym 55075 data[111]
.sym 55076 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55080 $abc$16344$techmap\cores_1.$procmux$269_Y[106]_new_inv_
.sym 55082 data[106]
.sym 55083 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55086 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55088 $abc$16344$techmap\cores_1.$procmux$269_Y[101]_new_inv_
.sym 55089 data[101]
.sym 55092 data[98]
.sym 55093 $abc$16344$techmap\cores_1.$procmux$269_Y[98]_new_inv_
.sym 55095 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55099 cores_1.dataIncDec
.sym 55100 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[106]
.sym 55101 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[106]
.sym 55104 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[101]
.sym 55106 cores_1.dataIncDec
.sym 55107 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[101]
.sym 55111 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[98]
.sym 55112 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[98]
.sym 55113 cores_1.dataIncDec
.sym 55114 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 55115 clk_$glb_clk
.sym 55117 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[104]
.sym 55118 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[105]
.sym 55119 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[106]
.sym 55120 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[107]
.sym 55121 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[108]
.sym 55122 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[109]
.sym 55123 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[110]
.sym 55124 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[111]
.sym 55129 dataAddr
.sym 55130 cores_1.dataIncDec
.sym 55131 data[100]
.sym 55132 data[107]
.sym 55133 cores_1.fsm_data[111]
.sym 55134 data[79]
.sym 55135 cores_1.fsm_data[106]
.sym 55136 cores_1.fsm_data[89]
.sym 55137 cores_1.fsm_data[101]
.sym 55138 cores_1.dataIncDec
.sym 55139 cores_1.fsm_data[98]
.sym 55140 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[98]
.sym 55142 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55144 cores_1.dataIncDec
.sym 55145 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55148 data[119]
.sym 55150 data[70]
.sym 55159 $abc$16344$techmap\cores_1.$procmux$269_Y[108]_new_inv_
.sym 55161 data[105]
.sym 55162 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[108]
.sym 55164 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55165 $abc$16344$techmap\cores_1.$procmux$269_Y[105]_new_inv_
.sym 55166 $abc$16344$techmap\cores_1.$procmux$269_Y[110]_new_inv_
.sym 55167 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[105]
.sym 55168 cores_1.dataIncDec
.sym 55169 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[107]
.sym 55172 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[110]
.sym 55175 data[108]
.sym 55176 data[107]
.sym 55177 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[107]
.sym 55180 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[110]
.sym 55182 data[110]
.sym 55183 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[105]
.sym 55184 $abc$16344$techmap\cores_1.$procmux$269_Y[107]_new_inv_
.sym 55186 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[108]
.sym 55191 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[110]
.sym 55192 cores_1.dataIncDec
.sym 55194 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[110]
.sym 55197 cores_1.dataIncDec
.sym 55198 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[108]
.sym 55199 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[108]
.sym 55204 cores_1.dataIncDec
.sym 55205 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[107]
.sym 55206 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[107]
.sym 55209 $abc$16344$techmap\cores_1.$procmux$269_Y[110]_new_inv_
.sym 55211 data[110]
.sym 55212 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55215 data[107]
.sym 55217 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55218 $abc$16344$techmap\cores_1.$procmux$269_Y[107]_new_inv_
.sym 55221 $abc$16344$techmap\cores_1.$procmux$269_Y[108]_new_inv_
.sym 55222 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55223 data[108]
.sym 55227 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55228 data[105]
.sym 55230 $abc$16344$techmap\cores_1.$procmux$269_Y[105]_new_inv_
.sym 55234 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[105]
.sym 55235 cores_1.dataIncDec
.sym 55236 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[105]
.sym 55237 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 55238 clk_$glb_clk
.sym 55240 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[112]
.sym 55241 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[113]
.sym 55242 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[114]
.sym 55243 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[115]
.sym 55244 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[116]
.sym 55245 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[117]
.sym 55246 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[118]
.sym 55247 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[119]
.sym 55252 $PACKER_VCC_NET
.sym 55254 cores_1.fsm_data[108]
.sym 55255 dataOut[111]
.sym 55256 data[109]
.sym 55257 $PACKER_VCC_NET
.sym 55258 cores_1.dataIncDec
.sym 55260 cores_1.fsm_data[110]
.sym 55262 cores_1.fsm_data[107]
.sym 55281 data[116]
.sym 55284 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55285 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[116]
.sym 55286 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[117]
.sym 55293 data[117]
.sym 55295 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[118]
.sym 55296 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[119]
.sym 55297 $abc$16344$techmap\cores_1.$procmux$269_Y[119]_new_inv_
.sym 55298 $abc$16344$techmap\cores_1.$procmux$269_Y[118]_new_inv_
.sym 55299 $abc$16344$techmap\cores_1.$procmux$269_Y[117]_new_inv_
.sym 55301 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[116]
.sym 55302 $abc$16344$techmap\cores_1.$procmux$269_Y[116]_new_inv_
.sym 55303 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[118]
.sym 55304 cores_1.dataIncDec
.sym 55306 data[118]
.sym 55308 data[119]
.sym 55310 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[117]
.sym 55312 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[119]
.sym 55314 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[119]
.sym 55315 cores_1.dataIncDec
.sym 55316 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[119]
.sym 55320 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[118]
.sym 55322 cores_1.dataIncDec
.sym 55323 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[118]
.sym 55326 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[117]
.sym 55327 cores_1.dataIncDec
.sym 55329 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[117]
.sym 55332 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55333 data[118]
.sym 55334 $abc$16344$techmap\cores_1.$procmux$269_Y[118]_new_inv_
.sym 55338 $abc$16344$techmap\cores_1.$procmux$269_Y[117]_new_inv_
.sym 55339 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55341 data[117]
.sym 55345 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[116]
.sym 55346 cores_1.dataIncDec
.sym 55347 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[116]
.sym 55350 data[116]
.sym 55351 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55353 $abc$16344$techmap\cores_1.$procmux$269_Y[116]_new_inv_
.sym 55356 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55357 data[119]
.sym 55359 $abc$16344$techmap\cores_1.$procmux$269_Y[119]_new_inv_
.sym 55360 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 55361 clk_$glb_clk
.sym 55363 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[120]
.sym 55364 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[121]
.sym 55365 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[122]
.sym 55366 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[123]
.sym 55367 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[124]
.sym 55368 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[125]
.sym 55369 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[126]
.sym 55370 $auto$alumacc.cc:474:replace_alu$878.C[127]
.sym 55375 cores_0_io_dataOut[95]
.sym 55376 cores_0_io_dataOut[79]
.sym 55378 cores_0_io_dataOut[42]
.sym 55379 $abc$16344$new_n2111_
.sym 55380 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55382 cores_0.fsm_data[117]
.sym 55383 cores_1.fsm_data[118]
.sym 55385 cores_1.fsm_data[117]
.sym 55395 cores_1.fsm_data[115]
.sym 55404 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[112]
.sym 55405 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[113]
.sym 55406 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[114]
.sym 55407 data[125]
.sym 55409 data[114]
.sym 55412 $abc$16344$techmap\cores_1.$procmux$269_Y[112]_new_inv_
.sym 55414 cores_1.dataIncDec
.sym 55415 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55416 cores_1.dataIncDec
.sym 55417 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[125]
.sym 55422 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[114]
.sym 55426 $abc$16344$techmap\cores_1.$procmux$269_Y[125]_new_inv_
.sym 55427 $abc$16344$techmap\cores_1.$procmux$269_Y[114]_new_inv_
.sym 55428 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[112]
.sym 55429 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[113]
.sym 55430 data[113]
.sym 55431 data[112]
.sym 55432 $abc$16344$techmap\cores_1.$procmux$269_Y[113]_new_inv_
.sym 55433 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[125]
.sym 55438 cores_1.dataIncDec
.sym 55439 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[112]
.sym 55440 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[112]
.sym 55443 data[114]
.sym 55444 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55445 $abc$16344$techmap\cores_1.$procmux$269_Y[114]_new_inv_
.sym 55449 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55451 data[112]
.sym 55452 $abc$16344$techmap\cores_1.$procmux$269_Y[112]_new_inv_
.sym 55455 data[113]
.sym 55457 $abc$16344$techmap\cores_1.$procmux$269_Y[113]_new_inv_
.sym 55458 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55462 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[113]
.sym 55463 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[113]
.sym 55464 cores_1.dataIncDec
.sym 55467 data[125]
.sym 55468 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55470 $abc$16344$techmap\cores_1.$procmux$269_Y[125]_new_inv_
.sym 55473 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[125]
.sym 55475 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[125]
.sym 55476 cores_1.dataIncDec
.sym 55480 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[114]
.sym 55481 cores_1.dataIncDec
.sym 55482 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[114]
.sym 55483 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 55484 clk_$glb_clk
.sym 55486 cores_1.fsm_data[124]
.sym 55487 cores_1.fsm_data[122]
.sym 55488 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[30]_new_inv_
.sym 55489 cores_1.fsm_data[123]
.sym 55490 cores_1.fsm_data[120]
.sym 55491 cores_1.fsm_data[126]
.sym 55492 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[31]_new_inv_
.sym 55493 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[28]_new_inv_
.sym 55502 $PACKER_VCC_NET
.sym 55503 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55507 cores_0_io_dataOut[123]
.sym 55513 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 55519 data[89]
.sym 55528 $abc$16344$techmap\cores_1.$procmux$269_Y[121]_new_inv_
.sym 55530 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[123]
.sym 55533 cores_1.dataIncDec
.sym 55535 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[120]
.sym 55536 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[121]
.sym 55537 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[122]
.sym 55539 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[124]
.sym 55540 data[127]
.sym 55541 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[126]
.sym 55544 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[121]
.sym 55545 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[122]
.sym 55546 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[123]
.sym 55550 $abc$16344$techmap\cores_1.$procmux$269_Y[127]_new_inv_
.sym 55551 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[120]
.sym 55552 data[121]
.sym 55554 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55555 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[124]
.sym 55557 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[126]
.sym 55560 cores_1.dataIncDec
.sym 55561 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[123]
.sym 55563 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[123]
.sym 55566 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[121]
.sym 55567 cores_1.dataIncDec
.sym 55569 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[121]
.sym 55573 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[124]
.sym 55574 cores_1.dataIncDec
.sym 55575 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[124]
.sym 55578 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[120]
.sym 55580 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[120]
.sym 55581 cores_1.dataIncDec
.sym 55584 cores_1.dataIncDec
.sym 55585 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[122]
.sym 55586 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[122]
.sym 55590 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[126]
.sym 55592 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[126]
.sym 55593 cores_1.dataIncDec
.sym 55596 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55597 $abc$16344$techmap\cores_1.$procmux$269_Y[127]_new_inv_
.sym 55598 data[127]
.sym 55603 data[121]
.sym 55604 $abc$16344$techmap\cores_1.$procmux$269_Y[121]_new_inv_
.sym 55605 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 55606 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 55607 clk_$glb_clk
.sym 55614 dataMem[0][90]
.sym 55615 dataMem[0][89]
.sym 55616 dataMem[0][68]
.sym 55622 data[122]
.sym 55624 cores_1.fsm_data[123]
.sym 55625 data[120]
.sym 55627 data[118]
.sym 55628 cores_1.fsm_data[124]
.sym 55629 cores_1.dataIncDec
.sym 55630 data[107]
.sym 55633 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55634 data[70]
.sym 55635 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55636 data[126]
.sym 55639 cores_1.fsm_data[126]
.sym 55644 dataOut[115]
.sym 55665 cores_1.fsm_data[63]
.sym 55667 cores_1.fsm_data[115]
.sym 55708 cores_1.fsm_data[115]
.sym 55726 cores_1.fsm_data[63]
.sym 55729 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 55730 clk_$glb_clk
.sym 55731 reset_$glb_sr
.sym 55732 data[2]
.sym 55736 data[89]
.sym 55738 data[90]
.sym 55744 cores_0_io_dataAddrValid
.sym 55747 cores_1._zz_10_
.sym 55748 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 55755 dataOut[120]
.sym 55763 dataAddr
.sym 55777 cores_1_io_dataOut[115]
.sym 55785 cores_0_io_dataOut[90]
.sym 55788 cores_1_io_dataOut[63]
.sym 55799 cores_1_io_dataOut[90]
.sym 55801 cores_0_io_dataOut[115]
.sym 55803 cores_0_io_dataOut[63]
.sym 55804 cores_0_io_dataAddrValid
.sym 55819 cores_1_io_dataOut[90]
.sym 55820 cores_0_io_dataAddrValid
.sym 55821 cores_0_io_dataOut[90]
.sym 55825 cores_1_io_dataOut[115]
.sym 55826 cores_0_io_dataOut[115]
.sym 55827 cores_0_io_dataAddrValid
.sym 55836 cores_0_io_dataOut[63]
.sym 55837 cores_1_io_dataOut[63]
.sym 55839 cores_0_io_dataAddrValid
.sym 55853 clk_$glb_clk
.sym 55855 data[70]
.sym 55860 data[63]
.sym 55861 data[115]
.sym 55867 dataAddr
.sym 55868 dataWriteAck
.sym 55873 cores_0_io_dataOut[90]
.sym 55899 dataOut[115]
.sym 55906 dataOut[90]
.sym 55907 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55909 dataOut[63]
.sym 55922 dataOut[70]
.sym 55930 dataOut[70]
.sym 55936 dataOut[63]
.sym 55942 dataOut[90]
.sym 55961 dataOut[115]
.sym 55975 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 55976 clk_$glb_clk
.sym 56000 dataOut[70]
.sym 56027 cores_1.fsm_data[90]
.sym 56082 cores_1.fsm_data[90]
.sym 56098 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 56099 clk_$glb_clk
.sym 56100 reset_$glb_sr
.sym 56116 LEDG_N
.sym 56514 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 56515 LEDG_N
.sym 56529 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 56537 LEDG_N
.sym 56708 data[2]
.sym 56740 dataOut[105]
.sym 56754 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 56799 fsm_stateReg
.sym 56845 fsm_stateReg
.sym 56857 fsm_stateReg
.sym 56868 dataWriteEnable
.sym 56886 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 56907 dataOut[105]
.sym 56914 fsm_stateReg
.sym 56924 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 56926 dataWriteEnable
.sym 56957 dataOut[105]
.sym 56972 fsm_stateReg
.sym 56973 dataWriteEnable
.sym 56976 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 56977 clk_$glb_clk
.sym 56984 data[98]
.sym 56985 data[7]
.sym 56993 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 57004 cores_0_io_dataOut[22]
.sym 57005 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57006 data[98]
.sym 57008 dataOut[30]
.sym 57010 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 57014 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57023 dataOut[12]
.sym 57031 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57034 dataOut[22]
.sym 57036 dataOut[9]
.sym 57043 dataOut[105]
.sym 57046 dataOut[7]
.sym 57050 dataOut[23]
.sym 57051 dataOut[10]
.sym 57056 dataOut[12]
.sym 57061 dataOut[23]
.sym 57066 dataOut[22]
.sym 57071 dataOut[105]
.sym 57077 dataOut[10]
.sym 57091 dataOut[9]
.sym 57097 dataOut[7]
.sym 57099 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57100 clk_$glb_clk
.sym 57105 cores_1_io_dataOut[23]
.sym 57108 cores_1_io_dataOut[0]
.sym 57117 data[5]
.sym 57118 dataOut[1]
.sym 57126 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57128 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 57129 dataOut[105]
.sym 57137 dataOut[10]
.sym 57147 cores_0_io_dataOut[30]
.sym 57151 cores_0_io_dataAddrValid
.sym 57152 cores_1_io_dataOut[12]
.sym 57164 cores_0_io_dataOut[22]
.sym 57168 cores_1_io_dataOut[22]
.sym 57172 cores_1_io_dataOut[30]
.sym 57174 cores_0_io_dataOut[12]
.sym 57176 cores_1_io_dataOut[30]
.sym 57177 cores_0_io_dataAddrValid
.sym 57178 cores_0_io_dataOut[30]
.sym 57194 cores_0_io_dataAddrValid
.sym 57195 cores_0_io_dataOut[12]
.sym 57197 cores_1_io_dataOut[12]
.sym 57212 cores_1_io_dataOut[22]
.sym 57213 cores_0_io_dataAddrValid
.sym 57215 cores_0_io_dataOut[22]
.sym 57223 clk_$glb_clk
.sym 57226 cores_0_io_dataOut[16]
.sym 57227 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[1]
.sym 57228 $abc$16344$techmap\cores_1.$procmux$269_Y[1]_new_inv_
.sym 57229 cores_0_io_dataOut[10]
.sym 57232 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[1]
.sym 57237 cores_0.fsm_data[5]
.sym 57239 cores_0_io_dataOut[5]
.sym 57245 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57247 cores_0_io_dataAddrValid
.sym 57249 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 57254 cores_1.fsm_data[23]
.sym 57255 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 57256 cores_0_io_dataOut[36]
.sym 57258 cores_1_io_dataOut[30]
.sym 57266 cores_1.fsm_data[7]
.sym 57267 cores_1.dataIncDec
.sym 57268 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[2]
.sym 57269 cores_1.fsm_data[0]
.sym 57270 cores_1.fsm_data[2]
.sym 57271 cores_1.fsm_data[3]
.sym 57272 cores_1.fsm_data[5]
.sym 57273 cores_1.fsm_data[6]
.sym 57274 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[1]_new_inv_
.sym 57275 cores_1.fsm_data[1]
.sym 57276 cores_1.fsm_data[4]
.sym 57277 cores_1.fsm_data[45]
.sym 57279 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[3]_new_inv_
.sym 57282 cores_1.fsm_data[14]
.sym 57283 cores_1.fsm_data[11]
.sym 57284 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[2]_new_inv_
.sym 57285 cores_1.fsm_data[12]
.sym 57286 cores_1.fsm_data[10]
.sym 57288 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 57292 cores_1.fsm_data[13]
.sym 57294 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[0]_new_inv_
.sym 57295 cores_1.fsm_data[9]
.sym 57296 cores_1.fsm_data[8]
.sym 57297 cores_1.fsm_data[15]
.sym 57299 cores_1.fsm_data[5]
.sym 57300 cores_1.fsm_data[6]
.sym 57301 cores_1.fsm_data[7]
.sym 57302 cores_1.fsm_data[4]
.sym 57307 cores_1.fsm_data[12]
.sym 57311 cores_1.fsm_data[10]
.sym 57312 cores_1.fsm_data[8]
.sym 57313 cores_1.fsm_data[9]
.sym 57314 cores_1.fsm_data[11]
.sym 57320 cores_1.fsm_data[45]
.sym 57323 cores_1.fsm_data[1]
.sym 57324 cores_1.fsm_data[3]
.sym 57325 cores_1.fsm_data[2]
.sym 57326 cores_1.fsm_data[0]
.sym 57329 cores_1.fsm_data[12]
.sym 57330 cores_1.fsm_data[15]
.sym 57331 cores_1.fsm_data[13]
.sym 57332 cores_1.fsm_data[14]
.sym 57335 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 57336 cores_1.dataIncDec
.sym 57337 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[2]
.sym 57341 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[0]_new_inv_
.sym 57342 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[3]_new_inv_
.sym 57343 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[1]_new_inv_
.sym 57344 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[2]_new_inv_
.sym 57345 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 57346 clk_$glb_clk
.sym 57347 reset_$glb_sr
.sym 57348 dataOut[36]
.sym 57350 dataOut[31]
.sym 57353 dataOut[10]
.sym 57354 dataOut[16]
.sym 57361 cores_1.dataIncDec
.sym 57363 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57365 cores_1.fsm_data[45]
.sym 57367 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57368 cores_0.fsm_data[20]
.sym 57370 cores_0.fsm_data[2]
.sym 57371 cores_1.dataIncDec
.sym 57374 cores_0.fsm_data[10]
.sym 57377 cores_1_io_dataOut[22]
.sym 57383 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57405 cores_1.fsm_data[7]
.sym 57406 cores_1.fsm_data[1]
.sym 57409 cores_1.fsm_data[2]
.sym 57410 cores_1.fsm_data[3]
.sym 57411 cores_1.fsm_data[5]
.sym 57412 cores_1.fsm_data[6]
.sym 57413 $PACKER_VCC_NET
.sym 57415 cores_1.fsm_data[4]
.sym 57416 cores_1.fsm_data[0]
.sym 57418 $PACKER_VCC_NET
.sym 57421 $nextpnr_ICESTORM_LC_9$O
.sym 57424 cores_1.fsm_data[0]
.sym 57427 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 57429 $PACKER_VCC_NET
.sym 57430 cores_1.fsm_data[1]
.sym 57433 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 57435 $PACKER_VCC_NET
.sym 57436 cores_1.fsm_data[2]
.sym 57437 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 57439 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 57441 $PACKER_VCC_NET
.sym 57442 cores_1.fsm_data[3]
.sym 57443 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 57445 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 57447 cores_1.fsm_data[4]
.sym 57448 $PACKER_VCC_NET
.sym 57449 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 57451 $auto$alumacc.cc:474:replace_alu$878.C[6]
.sym 57453 cores_1.fsm_data[5]
.sym 57454 $PACKER_VCC_NET
.sym 57455 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 57457 $auto$alumacc.cc:474:replace_alu$878.C[7]
.sym 57459 cores_1.fsm_data[6]
.sym 57460 $PACKER_VCC_NET
.sym 57461 $auto$alumacc.cc:474:replace_alu$878.C[6]
.sym 57463 $auto$alumacc.cc:474:replace_alu$878.C[8]
.sym 57465 cores_1.fsm_data[7]
.sym 57466 $PACKER_VCC_NET
.sym 57467 $auto$alumacc.cc:474:replace_alu$878.C[7]
.sym 57471 cores_1_io_dataOut[16]
.sym 57472 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 57473 cores_1_io_dataOut[10]
.sym 57474 cores_1_io_dataOut[36]
.sym 57475 cores_1_io_dataOut[30]
.sym 57476 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 57477 cores_1_io_dataOut[33]
.sym 57478 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 57483 cores_1.fsm_data[5]
.sym 57484 dataOut[16]
.sym 57493 cores_1_io_dataOut[31]
.sym 57496 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57502 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 57503 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 57506 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57507 $auto$alumacc.cc:474:replace_alu$878.C[8]
.sym 57512 $PACKER_VCC_NET
.sym 57520 $PACKER_VCC_NET
.sym 57529 cores_1.fsm_data[11]
.sym 57532 cores_1.fsm_data[10]
.sym 57533 cores_1.fsm_data[9]
.sym 57534 cores_1.fsm_data[8]
.sym 57536 cores_1.fsm_data[14]
.sym 57538 cores_1.fsm_data[13]
.sym 57539 cores_1.fsm_data[12]
.sym 57543 cores_1.fsm_data[15]
.sym 57544 $auto$alumacc.cc:474:replace_alu$878.C[9]
.sym 57546 $PACKER_VCC_NET
.sym 57547 cores_1.fsm_data[8]
.sym 57548 $auto$alumacc.cc:474:replace_alu$878.C[8]
.sym 57550 $auto$alumacc.cc:474:replace_alu$878.C[10]
.sym 57552 $PACKER_VCC_NET
.sym 57553 cores_1.fsm_data[9]
.sym 57554 $auto$alumacc.cc:474:replace_alu$878.C[9]
.sym 57556 $auto$alumacc.cc:474:replace_alu$878.C[11]
.sym 57558 $PACKER_VCC_NET
.sym 57559 cores_1.fsm_data[10]
.sym 57560 $auto$alumacc.cc:474:replace_alu$878.C[10]
.sym 57562 $auto$alumacc.cc:474:replace_alu$878.C[12]
.sym 57564 $PACKER_VCC_NET
.sym 57565 cores_1.fsm_data[11]
.sym 57566 $auto$alumacc.cc:474:replace_alu$878.C[11]
.sym 57568 $auto$alumacc.cc:474:replace_alu$878.C[13]
.sym 57570 $PACKER_VCC_NET
.sym 57571 cores_1.fsm_data[12]
.sym 57572 $auto$alumacc.cc:474:replace_alu$878.C[12]
.sym 57574 $auto$alumacc.cc:474:replace_alu$878.C[14]
.sym 57576 $PACKER_VCC_NET
.sym 57577 cores_1.fsm_data[13]
.sym 57578 $auto$alumacc.cc:474:replace_alu$878.C[13]
.sym 57580 $auto$alumacc.cc:474:replace_alu$878.C[15]
.sym 57582 cores_1.fsm_data[14]
.sym 57583 $PACKER_VCC_NET
.sym 57584 $auto$alumacc.cc:474:replace_alu$878.C[14]
.sym 57586 $auto$alumacc.cc:474:replace_alu$878.C[16]
.sym 57588 cores_1.fsm_data[15]
.sym 57589 $PACKER_VCC_NET
.sym 57590 $auto$alumacc.cc:474:replace_alu$878.C[15]
.sym 57594 cores_1_io_dataOut[20]
.sym 57595 $abc$16344$techmap\cores_1.$procmux$269_Y[20]_new_inv_
.sym 57596 cores_1_io_dataOut[22]
.sym 57597 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 57598 cores_1_io_dataOut[28]
.sym 57599 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 57600 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 57601 cores_1_io_dataOut[37]
.sym 57607 data[31]
.sym 57609 cores_1.fsm_data[33]
.sym 57611 data[3]
.sym 57613 data[20]
.sym 57615 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 57617 dataOut[21]
.sym 57618 cores_1.fsm_data[38]
.sym 57619 cores_1.fsm_data[10]
.sym 57620 cores_1.fsm_data[32]
.sym 57622 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57624 $PACKER_VCC_NET
.sym 57625 dataOut[105]
.sym 57626 cores_1.fsm_data[39]
.sym 57628 cores_1.fsm_data[37]
.sym 57629 $PACKER_VCC_NET
.sym 57630 $auto$alumacc.cc:474:replace_alu$878.C[16]
.sym 57635 cores_1.fsm_data[21]
.sym 57641 cores_1.fsm_data[22]
.sym 57642 $PACKER_VCC_NET
.sym 57648 cores_1.fsm_data[20]
.sym 57650 $PACKER_VCC_NET
.sym 57652 cores_1.fsm_data[23]
.sym 57661 cores_1.fsm_data[16]
.sym 57662 cores_1.fsm_data[18]
.sym 57664 cores_1.fsm_data[19]
.sym 57666 cores_1.fsm_data[17]
.sym 57667 $auto$alumacc.cc:474:replace_alu$878.C[17]
.sym 57669 cores_1.fsm_data[16]
.sym 57670 $PACKER_VCC_NET
.sym 57671 $auto$alumacc.cc:474:replace_alu$878.C[16]
.sym 57673 $auto$alumacc.cc:474:replace_alu$878.C[18]
.sym 57675 cores_1.fsm_data[17]
.sym 57676 $PACKER_VCC_NET
.sym 57677 $auto$alumacc.cc:474:replace_alu$878.C[17]
.sym 57679 $auto$alumacc.cc:474:replace_alu$878.C[19]
.sym 57681 $PACKER_VCC_NET
.sym 57682 cores_1.fsm_data[18]
.sym 57683 $auto$alumacc.cc:474:replace_alu$878.C[18]
.sym 57685 $auto$alumacc.cc:474:replace_alu$878.C[20]
.sym 57687 cores_1.fsm_data[19]
.sym 57688 $PACKER_VCC_NET
.sym 57689 $auto$alumacc.cc:474:replace_alu$878.C[19]
.sym 57691 $auto$alumacc.cc:474:replace_alu$878.C[21]
.sym 57693 $PACKER_VCC_NET
.sym 57694 cores_1.fsm_data[20]
.sym 57695 $auto$alumacc.cc:474:replace_alu$878.C[20]
.sym 57697 $auto$alumacc.cc:474:replace_alu$878.C[22]
.sym 57699 cores_1.fsm_data[21]
.sym 57700 $PACKER_VCC_NET
.sym 57701 $auto$alumacc.cc:474:replace_alu$878.C[21]
.sym 57703 $auto$alumacc.cc:474:replace_alu$878.C[23]
.sym 57705 $PACKER_VCC_NET
.sym 57706 cores_1.fsm_data[22]
.sym 57707 $auto$alumacc.cc:474:replace_alu$878.C[22]
.sym 57709 $auto$alumacc.cc:474:replace_alu$878.C[24]
.sym 57711 $PACKER_VCC_NET
.sym 57712 cores_1.fsm_data[23]
.sym 57713 $auto$alumacc.cc:474:replace_alu$878.C[23]
.sym 57717 $abc$16344$techmap\cores_1.$procmux$269_Y[27]_new_inv_
.sym 57718 $abc$16344$techmap\cores_1.$procmux$269_Y[32]_new_inv_
.sym 57719 cores_1.fsm_data[39]
.sym 57720 cores_1.fsm_data[37]
.sym 57721 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 57722 cores_1.fsm_data[36]
.sym 57723 cores_1.fsm_data[38]
.sym 57724 cores_1.fsm_data[32]
.sym 57730 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 57731 cores_0.fsm_data[37]
.sym 57732 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 57733 $abc$16344$new_n2111_
.sym 57734 cores_1_io_dataOut[37]
.sym 57738 dataOut[37]
.sym 57740 cores_0_io_dataAddrValid
.sym 57743 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 57747 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 57753 $auto$alumacc.cc:474:replace_alu$878.C[24]
.sym 57761 cores_1.fsm_data[27]
.sym 57762 cores_1.fsm_data[24]
.sym 57767 cores_1.fsm_data[31]
.sym 57768 cores_1.fsm_data[29]
.sym 57774 cores_1.fsm_data[26]
.sym 57775 cores_1.fsm_data[28]
.sym 57784 $PACKER_VCC_NET
.sym 57785 cores_1.fsm_data[30]
.sym 57788 cores_1.fsm_data[25]
.sym 57789 $PACKER_VCC_NET
.sym 57790 $auto$alumacc.cc:474:replace_alu$878.C[25]
.sym 57792 $PACKER_VCC_NET
.sym 57793 cores_1.fsm_data[24]
.sym 57794 $auto$alumacc.cc:474:replace_alu$878.C[24]
.sym 57796 $auto$alumacc.cc:474:replace_alu$878.C[26]
.sym 57798 $PACKER_VCC_NET
.sym 57799 cores_1.fsm_data[25]
.sym 57800 $auto$alumacc.cc:474:replace_alu$878.C[25]
.sym 57802 $auto$alumacc.cc:474:replace_alu$878.C[27]
.sym 57804 $PACKER_VCC_NET
.sym 57805 cores_1.fsm_data[26]
.sym 57806 $auto$alumacc.cc:474:replace_alu$878.C[26]
.sym 57808 $auto$alumacc.cc:474:replace_alu$878.C[28]
.sym 57810 $PACKER_VCC_NET
.sym 57811 cores_1.fsm_data[27]
.sym 57812 $auto$alumacc.cc:474:replace_alu$878.C[27]
.sym 57814 $auto$alumacc.cc:474:replace_alu$878.C[29]
.sym 57816 cores_1.fsm_data[28]
.sym 57817 $PACKER_VCC_NET
.sym 57818 $auto$alumacc.cc:474:replace_alu$878.C[28]
.sym 57820 $auto$alumacc.cc:474:replace_alu$878.C[30]
.sym 57822 $PACKER_VCC_NET
.sym 57823 cores_1.fsm_data[29]
.sym 57824 $auto$alumacc.cc:474:replace_alu$878.C[29]
.sym 57826 $auto$alumacc.cc:474:replace_alu$878.C[31]
.sym 57828 $PACKER_VCC_NET
.sym 57829 cores_1.fsm_data[30]
.sym 57830 $auto$alumacc.cc:474:replace_alu$878.C[30]
.sym 57832 $auto$alumacc.cc:474:replace_alu$878.C[32]
.sym 57834 cores_1.fsm_data[31]
.sym 57835 $PACKER_VCC_NET
.sym 57836 $auto$alumacc.cc:474:replace_alu$878.C[31]
.sym 57840 $abc$16344$techmap\cores_1.$procmux$269_Y[39]_new_inv_
.sym 57841 $abc$16344$techmap\cores_1.$procmux$269_Y[34]_new_inv_
.sym 57842 $abc$16344$techmap\cores_1.$procmux$269_Y[36]_new_inv_
.sym 57843 $abc$16344$techmap\cores_1.$procmux$269_Y[38]_new_inv_
.sym 57844 $abc$16344$techmap\cores_1.$procmux$269_Y[37]_new_inv_
.sym 57845 cores_0_io_dataOut[67]
.sym 57846 cores_0_io_dataOut[75]
.sym 57847 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[8]_new_inv_
.sym 57852 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 57853 cores_1.dataIncDec
.sym 57855 cores_1.dataIncDec
.sym 57856 data[32]
.sym 57858 data[38]
.sym 57859 data[28]
.sym 57866 cores_1.fsm_data[54]
.sym 57869 cores_0.fsm_data[75]
.sym 57871 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57876 $auto$alumacc.cc:474:replace_alu$878.C[32]
.sym 57883 cores_1.fsm_data[39]
.sym 57888 cores_1.fsm_data[32]
.sym 57890 cores_1.fsm_data[33]
.sym 57891 cores_1.fsm_data[35]
.sym 57892 cores_1.fsm_data[37]
.sym 57894 cores_1.fsm_data[36]
.sym 57895 cores_1.fsm_data[38]
.sym 57899 $PACKER_VCC_NET
.sym 57905 cores_1.fsm_data[34]
.sym 57907 $PACKER_VCC_NET
.sym 57913 $auto$alumacc.cc:474:replace_alu$878.C[33]
.sym 57915 cores_1.fsm_data[32]
.sym 57916 $PACKER_VCC_NET
.sym 57917 $auto$alumacc.cc:474:replace_alu$878.C[32]
.sym 57919 $auto$alumacc.cc:474:replace_alu$878.C[34]
.sym 57921 cores_1.fsm_data[33]
.sym 57922 $PACKER_VCC_NET
.sym 57923 $auto$alumacc.cc:474:replace_alu$878.C[33]
.sym 57925 $auto$alumacc.cc:474:replace_alu$878.C[35]
.sym 57927 cores_1.fsm_data[34]
.sym 57928 $PACKER_VCC_NET
.sym 57929 $auto$alumacc.cc:474:replace_alu$878.C[34]
.sym 57931 $auto$alumacc.cc:474:replace_alu$878.C[36]
.sym 57933 $PACKER_VCC_NET
.sym 57934 cores_1.fsm_data[35]
.sym 57935 $auto$alumacc.cc:474:replace_alu$878.C[35]
.sym 57937 $auto$alumacc.cc:474:replace_alu$878.C[37]
.sym 57939 $PACKER_VCC_NET
.sym 57940 cores_1.fsm_data[36]
.sym 57941 $auto$alumacc.cc:474:replace_alu$878.C[36]
.sym 57943 $auto$alumacc.cc:474:replace_alu$878.C[38]
.sym 57945 cores_1.fsm_data[37]
.sym 57946 $PACKER_VCC_NET
.sym 57947 $auto$alumacc.cc:474:replace_alu$878.C[37]
.sym 57949 $auto$alumacc.cc:474:replace_alu$878.C[39]
.sym 57951 cores_1.fsm_data[38]
.sym 57952 $PACKER_VCC_NET
.sym 57953 $auto$alumacc.cc:474:replace_alu$878.C[38]
.sym 57955 $auto$alumacc.cc:474:replace_alu$878.C[40]
.sym 57957 cores_1.fsm_data[39]
.sym 57958 $PACKER_VCC_NET
.sym 57959 $auto$alumacc.cc:474:replace_alu$878.C[39]
.sym 57963 cores_1.fsm_data[34]
.sym 57964 cores_1.fsm_data[43]
.sym 57965 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[13]_new_inv_
.sym 57966 cores_1.fsm_data[42]
.sym 57967 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 57968 cores_1.fsm_data[48]
.sym 57969 $abc$16344$techmap\cores_1.$procmux$269_Y[43]_new_inv_
.sym 57970 cores_1.fsm_data[54]
.sym 57975 data[43]
.sym 57976 data[38]
.sym 57978 data[51]
.sym 57982 cores_0.fsm_data[38]
.sym 57983 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 57987 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 57988 cores_1.fsm_data[55]
.sym 57990 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 57992 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57994 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 57999 $auto$alumacc.cc:474:replace_alu$878.C[40]
.sym 58008 $PACKER_VCC_NET
.sym 58016 $PACKER_VCC_NET
.sym 58020 cores_1.fsm_data[44]
.sym 58023 cores_1.fsm_data[42]
.sym 58024 cores_1.fsm_data[46]
.sym 58026 cores_1.fsm_data[41]
.sym 58027 cores_1.fsm_data[45]
.sym 58029 cores_1.fsm_data[43]
.sym 58031 cores_1.fsm_data[40]
.sym 58033 cores_1.fsm_data[47]
.sym 58036 $auto$alumacc.cc:474:replace_alu$878.C[41]
.sym 58038 $PACKER_VCC_NET
.sym 58039 cores_1.fsm_data[40]
.sym 58040 $auto$alumacc.cc:474:replace_alu$878.C[40]
.sym 58042 $auto$alumacc.cc:474:replace_alu$878.C[42]
.sym 58044 cores_1.fsm_data[41]
.sym 58045 $PACKER_VCC_NET
.sym 58046 $auto$alumacc.cc:474:replace_alu$878.C[41]
.sym 58048 $auto$alumacc.cc:474:replace_alu$878.C[43]
.sym 58050 cores_1.fsm_data[42]
.sym 58051 $PACKER_VCC_NET
.sym 58052 $auto$alumacc.cc:474:replace_alu$878.C[42]
.sym 58054 $auto$alumacc.cc:474:replace_alu$878.C[44]
.sym 58056 cores_1.fsm_data[43]
.sym 58057 $PACKER_VCC_NET
.sym 58058 $auto$alumacc.cc:474:replace_alu$878.C[43]
.sym 58060 $auto$alumacc.cc:474:replace_alu$878.C[45]
.sym 58062 $PACKER_VCC_NET
.sym 58063 cores_1.fsm_data[44]
.sym 58064 $auto$alumacc.cc:474:replace_alu$878.C[44]
.sym 58066 $auto$alumacc.cc:474:replace_alu$878.C[46]
.sym 58068 $PACKER_VCC_NET
.sym 58069 cores_1.fsm_data[45]
.sym 58070 $auto$alumacc.cc:474:replace_alu$878.C[45]
.sym 58072 $auto$alumacc.cc:474:replace_alu$878.C[47]
.sym 58074 $PACKER_VCC_NET
.sym 58075 cores_1.fsm_data[46]
.sym 58076 $auto$alumacc.cc:474:replace_alu$878.C[46]
.sym 58078 $auto$alumacc.cc:474:replace_alu$878.C[48]
.sym 58080 cores_1.fsm_data[47]
.sym 58081 $PACKER_VCC_NET
.sym 58082 $auto$alumacc.cc:474:replace_alu$878.C[47]
.sym 58086 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[3]_new_inv_
.sym 58087 $abc$16344$techmap\cores_1.$procmux$269_Y[48]_new_inv_
.sym 58088 cores_1.fsm_data[51]
.sym 58089 $abc$16344$techmap\cores_1.$procmux$269_Y[52]_new_inv_
.sym 58090 cores_1.fsm_data[52]
.sym 58091 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[12]_new_inv_
.sym 58092 $abc$16344$techmap\cores_1.$procmux$269_Y[54]_new_inv_
.sym 58093 $abc$16344$techmap\cores_1.$procmux$269_Y[51]_new_inv_
.sym 58098 cores_0_io_dataAddrValid
.sym 58099 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 58103 cores_1.fsm_data[54]
.sym 58104 cores_1.fsm_data[40]
.sym 58105 data[54]
.sym 58108 cores_1.fsm_data[41]
.sym 58109 cores_0.fsm_data[60]
.sym 58110 $PACKER_VCC_NET
.sym 58112 dataOut[105]
.sym 58113 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 58114 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 58115 cores_1.fsm_data[58]
.sym 58116 $PACKER_VCC_NET
.sym 58117 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 58118 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58120 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58122 $auto$alumacc.cc:474:replace_alu$878.C[48]
.sym 58128 $PACKER_VCC_NET
.sym 58131 cores_1.fsm_data[49]
.sym 58132 cores_1.fsm_data[48]
.sym 58134 $PACKER_VCC_NET
.sym 58136 $PACKER_VCC_NET
.sym 58139 cores_1.fsm_data[50]
.sym 58141 cores_1.fsm_data[53]
.sym 58142 cores_1.fsm_data[54]
.sym 58147 cores_1.fsm_data[52]
.sym 58148 cores_1.fsm_data[55]
.sym 58153 cores_1.fsm_data[51]
.sym 58159 $auto$alumacc.cc:474:replace_alu$878.C[49]
.sym 58161 cores_1.fsm_data[48]
.sym 58162 $PACKER_VCC_NET
.sym 58163 $auto$alumacc.cc:474:replace_alu$878.C[48]
.sym 58165 $auto$alumacc.cc:474:replace_alu$878.C[50]
.sym 58167 cores_1.fsm_data[49]
.sym 58168 $PACKER_VCC_NET
.sym 58169 $auto$alumacc.cc:474:replace_alu$878.C[49]
.sym 58171 $auto$alumacc.cc:474:replace_alu$878.C[51]
.sym 58173 cores_1.fsm_data[50]
.sym 58174 $PACKER_VCC_NET
.sym 58175 $auto$alumacc.cc:474:replace_alu$878.C[50]
.sym 58177 $auto$alumacc.cc:474:replace_alu$878.C[52]
.sym 58179 $PACKER_VCC_NET
.sym 58180 cores_1.fsm_data[51]
.sym 58181 $auto$alumacc.cc:474:replace_alu$878.C[51]
.sym 58183 $auto$alumacc.cc:474:replace_alu$878.C[53]
.sym 58185 $PACKER_VCC_NET
.sym 58186 cores_1.fsm_data[52]
.sym 58187 $auto$alumacc.cc:474:replace_alu$878.C[52]
.sym 58189 $auto$alumacc.cc:474:replace_alu$878.C[54]
.sym 58191 $PACKER_VCC_NET
.sym 58192 cores_1.fsm_data[53]
.sym 58193 $auto$alumacc.cc:474:replace_alu$878.C[53]
.sym 58195 $auto$alumacc.cc:474:replace_alu$878.C[55]
.sym 58197 $PACKER_VCC_NET
.sym 58198 cores_1.fsm_data[54]
.sym 58199 $auto$alumacc.cc:474:replace_alu$878.C[54]
.sym 58201 $auto$alumacc.cc:474:replace_alu$878.C[56]
.sym 58203 $PACKER_VCC_NET
.sym 58204 cores_1.fsm_data[55]
.sym 58205 $auto$alumacc.cc:474:replace_alu$878.C[55]
.sym 58209 $abc$16344$techmap\cores_1.$procmux$269_Y[62]_new_inv_
.sym 58210 $abc$16344$techmap\cores_1.$procmux$269_Y[67]_new_inv_
.sym 58211 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58212 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58213 $abc$16344$techmap\cores_1.$procmux$269_Y[60]_new_inv_
.sym 58214 cores_1.fsm_stateReg[2]
.sym 58215 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[15]_new_inv_
.sym 58216 cores_1.fsm_stateReg[3]
.sym 58220 data[2]
.sym 58221 cores_1.fsm_data[62]
.sym 58222 data[52]
.sym 58223 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[53]
.sym 58224 data[62]
.sym 58225 cores_1.fsm_data[60]
.sym 58227 cores_1.fsm_data[49]
.sym 58228 data[53]
.sym 58229 cores_1.fsm_data[53]
.sym 58230 data[41]
.sym 58231 data[67]
.sym 58232 cores_1.fsm_data[51]
.sym 58236 cores_1.fsm_stateReg[2]
.sym 58237 cores_1.fsm_data[52]
.sym 58240 cores_1.fsm_stateReg[3]
.sym 58241 cores_1.fsm_data[68]
.sym 58245 $auto$alumacc.cc:474:replace_alu$878.C[56]
.sym 58250 $PACKER_VCC_NET
.sym 58255 cores_1.fsm_data[61]
.sym 58260 cores_1.fsm_data[57]
.sym 58264 cores_1.fsm_data[63]
.sym 58266 cores_1.fsm_data[59]
.sym 58269 cores_1.fsm_data[62]
.sym 58270 cores_1.fsm_data[56]
.sym 58275 cores_1.fsm_data[58]
.sym 58276 $PACKER_VCC_NET
.sym 58281 cores_1.fsm_data[60]
.sym 58282 $auto$alumacc.cc:474:replace_alu$878.C[57]
.sym 58284 $PACKER_VCC_NET
.sym 58285 cores_1.fsm_data[56]
.sym 58286 $auto$alumacc.cc:474:replace_alu$878.C[56]
.sym 58288 $auto$alumacc.cc:474:replace_alu$878.C[58]
.sym 58290 $PACKER_VCC_NET
.sym 58291 cores_1.fsm_data[57]
.sym 58292 $auto$alumacc.cc:474:replace_alu$878.C[57]
.sym 58294 $auto$alumacc.cc:474:replace_alu$878.C[59]
.sym 58296 $PACKER_VCC_NET
.sym 58297 cores_1.fsm_data[58]
.sym 58298 $auto$alumacc.cc:474:replace_alu$878.C[58]
.sym 58300 $auto$alumacc.cc:474:replace_alu$878.C[60]
.sym 58302 cores_1.fsm_data[59]
.sym 58303 $PACKER_VCC_NET
.sym 58304 $auto$alumacc.cc:474:replace_alu$878.C[59]
.sym 58306 $auto$alumacc.cc:474:replace_alu$878.C[61]
.sym 58308 $PACKER_VCC_NET
.sym 58309 cores_1.fsm_data[60]
.sym 58310 $auto$alumacc.cc:474:replace_alu$878.C[60]
.sym 58312 $auto$alumacc.cc:474:replace_alu$878.C[62]
.sym 58314 $PACKER_VCC_NET
.sym 58315 cores_1.fsm_data[61]
.sym 58316 $auto$alumacc.cc:474:replace_alu$878.C[61]
.sym 58318 $auto$alumacc.cc:474:replace_alu$878.C[63]
.sym 58320 cores_1.fsm_data[62]
.sym 58321 $PACKER_VCC_NET
.sym 58322 $auto$alumacc.cc:474:replace_alu$878.C[62]
.sym 58324 $auto$alumacc.cc:474:replace_alu$878.C[64]
.sym 58326 $PACKER_VCC_NET
.sym 58327 cores_1.fsm_data[63]
.sym 58328 $auto$alumacc.cc:474:replace_alu$878.C[63]
.sym 58332 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[16]_new_inv_
.sym 58333 cores_1.fsm_data[66]
.sym 58334 cores_1.fsm_data[68]
.sym 58335 $abc$16344$techmap\cores_1.$procmux$269_Y[66]_new_inv_
.sym 58336 $abc$16344$techmap\cores_1.$procmux$269_Y[65]_new_inv_
.sym 58337 cores_1.fsm_data[69]
.sym 58338 cores_1.fsm_data[65]
.sym 58339 $abc$16344$techmap\cores_1.$procmux$269_Y[69]_new_inv_
.sym 58343 data[70]
.sym 58347 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58349 cores_0.fsm_data[85]
.sym 58351 cores_0.fsm_data[77]
.sym 58353 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 58355 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58356 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58358 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58359 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 58360 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 58362 $abc$16344$new_n2111_
.sym 58363 dataMem[0][68]
.sym 58364 cores_0.fsm_data[69]
.sym 58366 $abc$16344$new_n2066_
.sym 58367 data[69]
.sym 58368 $auto$alumacc.cc:474:replace_alu$878.C[64]
.sym 58376 cores_1.fsm_data[71]
.sym 58384 cores_1.fsm_data[64]
.sym 58386 cores_1.fsm_data[70]
.sym 58388 cores_1.fsm_data[67]
.sym 58389 $PACKER_VCC_NET
.sym 58390 cores_1.fsm_data[66]
.sym 58394 cores_1.fsm_data[69]
.sym 58395 cores_1.fsm_data[65]
.sym 58397 $PACKER_VCC_NET
.sym 58399 cores_1.fsm_data[68]
.sym 58405 $auto$alumacc.cc:474:replace_alu$878.C[65]
.sym 58407 $PACKER_VCC_NET
.sym 58408 cores_1.fsm_data[64]
.sym 58409 $auto$alumacc.cc:474:replace_alu$878.C[64]
.sym 58411 $auto$alumacc.cc:474:replace_alu$878.C[66]
.sym 58413 cores_1.fsm_data[65]
.sym 58414 $PACKER_VCC_NET
.sym 58415 $auto$alumacc.cc:474:replace_alu$878.C[65]
.sym 58417 $auto$alumacc.cc:474:replace_alu$878.C[67]
.sym 58419 cores_1.fsm_data[66]
.sym 58420 $PACKER_VCC_NET
.sym 58421 $auto$alumacc.cc:474:replace_alu$878.C[66]
.sym 58423 $auto$alumacc.cc:474:replace_alu$878.C[68]
.sym 58425 cores_1.fsm_data[67]
.sym 58426 $PACKER_VCC_NET
.sym 58427 $auto$alumacc.cc:474:replace_alu$878.C[67]
.sym 58429 $auto$alumacc.cc:474:replace_alu$878.C[69]
.sym 58431 cores_1.fsm_data[68]
.sym 58432 $PACKER_VCC_NET
.sym 58433 $auto$alumacc.cc:474:replace_alu$878.C[68]
.sym 58435 $auto$alumacc.cc:474:replace_alu$878.C[70]
.sym 58437 $PACKER_VCC_NET
.sym 58438 cores_1.fsm_data[69]
.sym 58439 $auto$alumacc.cc:474:replace_alu$878.C[69]
.sym 58441 $auto$alumacc.cc:474:replace_alu$878.C[71]
.sym 58443 $PACKER_VCC_NET
.sym 58444 cores_1.fsm_data[70]
.sym 58445 $auto$alumacc.cc:474:replace_alu$878.C[70]
.sym 58447 $auto$alumacc.cc:474:replace_alu$878.C[72]
.sym 58449 $PACKER_VCC_NET
.sym 58450 cores_1.fsm_data[71]
.sym 58451 $auto$alumacc.cc:474:replace_alu$878.C[71]
.sym 58455 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[19]_new_inv_
.sym 58456 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[17]_new_inv_
.sym 58457 cores_0.fsm_data[69]
.sym 58458 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[18]_new_inv_
.sym 58459 cores_0.fsm_data[82]
.sym 58460 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 58461 $abc$16344$techmap\cores_1.$procmux$269_Y[77]_new_inv_
.sym 58462 cores_0.fsm_data[80]
.sym 58467 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 58471 data[66]
.sym 58472 cores_1.fsm_data[64]
.sym 58473 data[65]
.sym 58475 cores_0_io_dataOut[65]
.sym 58476 cores_1.fsm_data[64]
.sym 58477 cores_1.fsm_data[83]
.sym 58478 cores_1.fsm_data[98]
.sym 58479 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 58481 data[68]
.sym 58484 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 58486 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58489 data[63]
.sym 58491 $auto$alumacc.cc:474:replace_alu$878.C[72]
.sym 58498 $PACKER_VCC_NET
.sym 58500 cores_1.fsm_data[76]
.sym 58501 cores_1.fsm_data[74]
.sym 58502 cores_1.fsm_data[75]
.sym 58505 cores_1.fsm_data[79]
.sym 58506 cores_1.fsm_data[77]
.sym 58508 cores_1.fsm_data[72]
.sym 58510 cores_1.fsm_data[73]
.sym 58513 cores_1.fsm_data[78]
.sym 58522 $PACKER_VCC_NET
.sym 58528 $auto$alumacc.cc:474:replace_alu$878.C[73]
.sym 58530 cores_1.fsm_data[72]
.sym 58531 $PACKER_VCC_NET
.sym 58532 $auto$alumacc.cc:474:replace_alu$878.C[72]
.sym 58534 $auto$alumacc.cc:474:replace_alu$878.C[74]
.sym 58536 $PACKER_VCC_NET
.sym 58537 cores_1.fsm_data[73]
.sym 58538 $auto$alumacc.cc:474:replace_alu$878.C[73]
.sym 58540 $auto$alumacc.cc:474:replace_alu$878.C[75]
.sym 58542 cores_1.fsm_data[74]
.sym 58543 $PACKER_VCC_NET
.sym 58544 $auto$alumacc.cc:474:replace_alu$878.C[74]
.sym 58546 $auto$alumacc.cc:474:replace_alu$878.C[76]
.sym 58548 cores_1.fsm_data[75]
.sym 58549 $PACKER_VCC_NET
.sym 58550 $auto$alumacc.cc:474:replace_alu$878.C[75]
.sym 58552 $auto$alumacc.cc:474:replace_alu$878.C[77]
.sym 58554 $PACKER_VCC_NET
.sym 58555 cores_1.fsm_data[76]
.sym 58556 $auto$alumacc.cc:474:replace_alu$878.C[76]
.sym 58558 $auto$alumacc.cc:474:replace_alu$878.C[78]
.sym 58560 $PACKER_VCC_NET
.sym 58561 cores_1.fsm_data[77]
.sym 58562 $auto$alumacc.cc:474:replace_alu$878.C[77]
.sym 58564 $auto$alumacc.cc:474:replace_alu$878.C[79]
.sym 58566 cores_1.fsm_data[78]
.sym 58567 $PACKER_VCC_NET
.sym 58568 $auto$alumacc.cc:474:replace_alu$878.C[78]
.sym 58570 $auto$alumacc.cc:474:replace_alu$878.C[80]
.sym 58572 cores_1.fsm_data[79]
.sym 58573 $PACKER_VCC_NET
.sym 58574 $auto$alumacc.cc:474:replace_alu$878.C[79]
.sym 58578 $abc$16344$techmap\cores_1.$procmux$269_Y[81]_new_inv_
.sym 58579 $abc$16344$techmap\cores_1.$procmux$269_Y[86]_new_inv_
.sym 58580 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[21]_new_inv_
.sym 58583 $abc$16344$techmap\cores_1.$procmux$269_Y[82]_new_inv_
.sym 58584 data[42]
.sym 58585 data[68]
.sym 58591 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 58592 cores_1.fsm_data[77]
.sym 58594 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[73]
.sym 58595 cores_0.fsm_data[80]
.sym 58596 cores_1.fsm_data[72]
.sym 58597 cores_0.fsm_data[91]
.sym 58598 cores_1.fsm_data[78]
.sym 58600 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[76]
.sym 58601 cores_0.fsm_data[69]
.sym 58604 dataOut[105]
.sym 58605 cores_1.fsm_data[70]
.sym 58608 $PACKER_VCC_NET
.sym 58609 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 58610 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58612 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 58614 $auto$alumacc.cc:474:replace_alu$878.C[80]
.sym 58619 cores_1.fsm_data[84]
.sym 58621 cores_1.fsm_data[82]
.sym 58623 cores_1.fsm_data[80]
.sym 58624 cores_1.fsm_data[83]
.sym 58626 $PACKER_VCC_NET
.sym 58631 cores_1.fsm_data[86]
.sym 58633 cores_1.fsm_data[81]
.sym 58634 $PACKER_VCC_NET
.sym 58644 cores_1.fsm_data[87]
.sym 58647 cores_1.fsm_data[85]
.sym 58651 $auto$alumacc.cc:474:replace_alu$878.C[81]
.sym 58653 $PACKER_VCC_NET
.sym 58654 cores_1.fsm_data[80]
.sym 58655 $auto$alumacc.cc:474:replace_alu$878.C[80]
.sym 58657 $auto$alumacc.cc:474:replace_alu$878.C[82]
.sym 58659 $PACKER_VCC_NET
.sym 58660 cores_1.fsm_data[81]
.sym 58661 $auto$alumacc.cc:474:replace_alu$878.C[81]
.sym 58663 $auto$alumacc.cc:474:replace_alu$878.C[83]
.sym 58665 $PACKER_VCC_NET
.sym 58666 cores_1.fsm_data[82]
.sym 58667 $auto$alumacc.cc:474:replace_alu$878.C[82]
.sym 58669 $auto$alumacc.cc:474:replace_alu$878.C[84]
.sym 58671 $PACKER_VCC_NET
.sym 58672 cores_1.fsm_data[83]
.sym 58673 $auto$alumacc.cc:474:replace_alu$878.C[83]
.sym 58675 $auto$alumacc.cc:474:replace_alu$878.C[85]
.sym 58677 $PACKER_VCC_NET
.sym 58678 cores_1.fsm_data[84]
.sym 58679 $auto$alumacc.cc:474:replace_alu$878.C[84]
.sym 58681 $auto$alumacc.cc:474:replace_alu$878.C[86]
.sym 58683 $PACKER_VCC_NET
.sym 58684 cores_1.fsm_data[85]
.sym 58685 $auto$alumacc.cc:474:replace_alu$878.C[85]
.sym 58687 $auto$alumacc.cc:474:replace_alu$878.C[87]
.sym 58689 cores_1.fsm_data[86]
.sym 58690 $PACKER_VCC_NET
.sym 58691 $auto$alumacc.cc:474:replace_alu$878.C[86]
.sym 58693 $auto$alumacc.cc:474:replace_alu$878.C[88]
.sym 58695 cores_1.fsm_data[87]
.sym 58696 $PACKER_VCC_NET
.sym 58697 $auto$alumacc.cc:474:replace_alu$878.C[87]
.sym 58701 cores_1.fsm_data[88]
.sym 58702 cores_1.fsm_data[90]
.sym 58703 $abc$16344$techmap\cores_1.$procmux$269_Y[94]_new_inv_
.sym 58704 $abc$16344$techmap\cores_1.$procmux$269_Y[88]_new_inv_
.sym 58705 cores_1.fsm_data[93]
.sym 58706 cores_1.fsm_data[91]
.sym 58707 $abc$16344$techmap\cores_1.$procmux$269_Y[90]_new_inv_
.sym 58708 $abc$16344$techmap\cores_1.$procmux$269_Y[91]_new_inv_
.sym 58714 dataMem[0][42]
.sym 58715 dataMem[1][42]
.sym 58716 data[97]
.sym 58719 cores_1.fsm_data[86]
.sym 58720 data[96]
.sym 58726 cores_1.fsm_data[85]
.sym 58729 cores_1.fsm_stateReg[2]
.sym 58733 cores_1.fsm_stateReg[3]
.sym 58736 cores_1.fsm_stateReg[2]
.sym 58737 $auto$alumacc.cc:474:replace_alu$878.C[88]
.sym 58742 cores_1.fsm_data[92]
.sym 58743 $PACKER_VCC_NET
.sym 58745 cores_1.fsm_data[89]
.sym 58746 cores_1.fsm_data[95]
.sym 58751 $PACKER_VCC_NET
.sym 58754 cores_1.fsm_data[94]
.sym 58758 cores_1.fsm_data[88]
.sym 58759 cores_1.fsm_data[90]
.sym 58770 cores_1.fsm_data[93]
.sym 58771 cores_1.fsm_data[91]
.sym 58774 $auto$alumacc.cc:474:replace_alu$878.C[89]
.sym 58776 $PACKER_VCC_NET
.sym 58777 cores_1.fsm_data[88]
.sym 58778 $auto$alumacc.cc:474:replace_alu$878.C[88]
.sym 58780 $auto$alumacc.cc:474:replace_alu$878.C[90]
.sym 58782 $PACKER_VCC_NET
.sym 58783 cores_1.fsm_data[89]
.sym 58784 $auto$alumacc.cc:474:replace_alu$878.C[89]
.sym 58786 $auto$alumacc.cc:474:replace_alu$878.C[91]
.sym 58788 cores_1.fsm_data[90]
.sym 58789 $PACKER_VCC_NET
.sym 58790 $auto$alumacc.cc:474:replace_alu$878.C[90]
.sym 58792 $auto$alumacc.cc:474:replace_alu$878.C[92]
.sym 58794 cores_1.fsm_data[91]
.sym 58795 $PACKER_VCC_NET
.sym 58796 $auto$alumacc.cc:474:replace_alu$878.C[91]
.sym 58798 $auto$alumacc.cc:474:replace_alu$878.C[93]
.sym 58800 $PACKER_VCC_NET
.sym 58801 cores_1.fsm_data[92]
.sym 58802 $auto$alumacc.cc:474:replace_alu$878.C[92]
.sym 58804 $auto$alumacc.cc:474:replace_alu$878.C[94]
.sym 58806 $PACKER_VCC_NET
.sym 58807 cores_1.fsm_data[93]
.sym 58808 $auto$alumacc.cc:474:replace_alu$878.C[93]
.sym 58810 $auto$alumacc.cc:474:replace_alu$878.C[95]
.sym 58812 cores_1.fsm_data[94]
.sym 58813 $PACKER_VCC_NET
.sym 58814 $auto$alumacc.cc:474:replace_alu$878.C[94]
.sym 58816 $auto$alumacc.cc:474:replace_alu$878.C[96]
.sym 58818 cores_1.fsm_data[95]
.sym 58819 $PACKER_VCC_NET
.sym 58820 $auto$alumacc.cc:474:replace_alu$878.C[95]
.sym 58824 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[24]_new_inv_
.sym 58825 $abc$16344$techmap\cores_1.$procmux$269_Y[100]_new_inv_
.sym 58826 cores_1.fsm_data[97]
.sym 58827 cores_1.fsm_data[100]
.sym 58828 $abc$16344$techmap\cores_1.$procmux$269_Y[102]_new_inv_
.sym 58829 cores_1.fsm_data[102]
.sym 58830 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[25]_new_inv_
.sym 58831 $abc$16344$techmap\cores_1.$procmux$269_Y[97]_new_inv_
.sym 58836 cores_0.fsm_data[111]
.sym 58837 cores_1.fsm_data[92]
.sym 58843 cores_1.fsm_data[88]
.sym 58844 cores_0_io_dataOut[100]
.sym 58845 cores_1.dataIncDec
.sym 58847 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 58848 data[88]
.sym 58850 cores_1.fsm_data[115]
.sym 58851 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 58852 data[89]
.sym 58853 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 58855 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58858 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58859 dataMem[0][68]
.sym 58860 $auto$alumacc.cc:474:replace_alu$878.C[96]
.sym 58869 cores_1.fsm_data[98]
.sym 58876 cores_1.fsm_data[101]
.sym 58882 $PACKER_VCC_NET
.sym 58886 cores_1.fsm_data[102]
.sym 58888 cores_1.fsm_data[103]
.sym 58890 $PACKER_VCC_NET
.sym 58891 cores_1.fsm_data[97]
.sym 58892 cores_1.fsm_data[100]
.sym 58894 cores_1.fsm_data[99]
.sym 58896 cores_1.fsm_data[96]
.sym 58897 $auto$alumacc.cc:474:replace_alu$878.C[97]
.sym 58899 $PACKER_VCC_NET
.sym 58900 cores_1.fsm_data[96]
.sym 58901 $auto$alumacc.cc:474:replace_alu$878.C[96]
.sym 58903 $auto$alumacc.cc:474:replace_alu$878.C[98]
.sym 58905 $PACKER_VCC_NET
.sym 58906 cores_1.fsm_data[97]
.sym 58907 $auto$alumacc.cc:474:replace_alu$878.C[97]
.sym 58909 $auto$alumacc.cc:474:replace_alu$878.C[99]
.sym 58911 $PACKER_VCC_NET
.sym 58912 cores_1.fsm_data[98]
.sym 58913 $auto$alumacc.cc:474:replace_alu$878.C[98]
.sym 58915 $auto$alumacc.cc:474:replace_alu$878.C[100]
.sym 58917 cores_1.fsm_data[99]
.sym 58918 $PACKER_VCC_NET
.sym 58919 $auto$alumacc.cc:474:replace_alu$878.C[99]
.sym 58921 $auto$alumacc.cc:474:replace_alu$878.C[101]
.sym 58923 $PACKER_VCC_NET
.sym 58924 cores_1.fsm_data[100]
.sym 58925 $auto$alumacc.cc:474:replace_alu$878.C[100]
.sym 58927 $auto$alumacc.cc:474:replace_alu$878.C[102]
.sym 58929 cores_1.fsm_data[101]
.sym 58930 $PACKER_VCC_NET
.sym 58931 $auto$alumacc.cc:474:replace_alu$878.C[101]
.sym 58933 $auto$alumacc.cc:474:replace_alu$878.C[103]
.sym 58935 cores_1.fsm_data[102]
.sym 58936 $PACKER_VCC_NET
.sym 58937 $auto$alumacc.cc:474:replace_alu$878.C[102]
.sym 58939 $auto$alumacc.cc:474:replace_alu$878.C[104]
.sym 58941 $PACKER_VCC_NET
.sym 58942 cores_1.fsm_data[103]
.sym 58943 $auto$alumacc.cc:474:replace_alu$878.C[103]
.sym 58947 cores_1.fsm_data[109]
.sym 58948 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[26]_new_inv_
.sym 58949 $abc$16344$techmap\cores_1.$procmux$269_Y[104]_new_inv_
.sym 58950 $abc$16344$techmap\cores_1.$procmux$269_Y[109]_new_inv_
.sym 58951 cores_1.fsm_data[104]
.sym 58952 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[6]_new_inv_
.sym 58953 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[27]_new_inv_
.sym 58954 cores_1.fsm_data[115]
.sym 58959 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 58961 dataMem[0][106]
.sym 58963 data[95]
.sym 58966 data[97]
.sym 58968 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 58970 data[91]
.sym 58973 data[90]
.sym 58974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 58977 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 58978 data[104]
.sym 58981 data[63]
.sym 58982 cores_0_io_dataOut[108]
.sym 58983 $auto$alumacc.cc:474:replace_alu$878.C[104]
.sym 58991 cores_1.fsm_data[110]
.sym 58993 $PACKER_VCC_NET
.sym 58994 $PACKER_VCC_NET
.sym 59000 cores_1.fsm_data[107]
.sym 59001 cores_1.fsm_data[108]
.sym 59002 cores_1.fsm_data[105]
.sym 59004 cores_1.fsm_data[109]
.sym 59005 cores_1.fsm_data[111]
.sym 59008 cores_1.fsm_data[104]
.sym 59014 cores_1.fsm_data[106]
.sym 59020 $auto$alumacc.cc:474:replace_alu$878.C[105]
.sym 59022 $PACKER_VCC_NET
.sym 59023 cores_1.fsm_data[104]
.sym 59024 $auto$alumacc.cc:474:replace_alu$878.C[104]
.sym 59026 $auto$alumacc.cc:474:replace_alu$878.C[106]
.sym 59028 $PACKER_VCC_NET
.sym 59029 cores_1.fsm_data[105]
.sym 59030 $auto$alumacc.cc:474:replace_alu$878.C[105]
.sym 59032 $auto$alumacc.cc:474:replace_alu$878.C[107]
.sym 59034 cores_1.fsm_data[106]
.sym 59035 $PACKER_VCC_NET
.sym 59036 $auto$alumacc.cc:474:replace_alu$878.C[106]
.sym 59038 $auto$alumacc.cc:474:replace_alu$878.C[108]
.sym 59040 $PACKER_VCC_NET
.sym 59041 cores_1.fsm_data[107]
.sym 59042 $auto$alumacc.cc:474:replace_alu$878.C[107]
.sym 59044 $auto$alumacc.cc:474:replace_alu$878.C[109]
.sym 59046 $PACKER_VCC_NET
.sym 59047 cores_1.fsm_data[108]
.sym 59048 $auto$alumacc.cc:474:replace_alu$878.C[108]
.sym 59050 $auto$alumacc.cc:474:replace_alu$878.C[110]
.sym 59052 cores_1.fsm_data[109]
.sym 59053 $PACKER_VCC_NET
.sym 59054 $auto$alumacc.cc:474:replace_alu$878.C[109]
.sym 59056 $auto$alumacc.cc:474:replace_alu$878.C[111]
.sym 59058 cores_1.fsm_data[110]
.sym 59059 $PACKER_VCC_NET
.sym 59060 $auto$alumacc.cc:474:replace_alu$878.C[110]
.sym 59062 $auto$alumacc.cc:474:replace_alu$878.C[112]
.sym 59064 $PACKER_VCC_NET
.sym 59065 cores_1.fsm_data[111]
.sym 59066 $auto$alumacc.cc:474:replace_alu$878.C[111]
.sym 59070 cores_1_io_dataOut[116]
.sym 59071 cores_1_io_dataOut[105]
.sym 59072 $abc$16344$techmap\cores_1.$procmux$269_Y[115]_new_inv_
.sym 59073 cores_1_io_dataOut[123]
.sym 59074 cores_1_io_dataOut[118]
.sym 59075 cores_1_io_dataOut[114]
.sym 59076 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[29]_new_inv_
.sym 59077 cores_1_io_dataOut[108]
.sym 59082 dataOut[106]
.sym 59085 cores_0_io_dataAddrValid
.sym 59086 dataOut[79]
.sym 59087 cores_1.fsm_data[115]
.sym 59089 cores_1.fsm_data[109]
.sym 59090 cores_1.fsm_data[111]
.sym 59092 cores_1.fsm_data[106]
.sym 59094 $PACKER_VCC_NET
.sym 59095 data[115]
.sym 59096 dataOut[105]
.sym 59098 cores_1_io_dataOut[97]
.sym 59100 cores_1.fsm_data[123]
.sym 59101 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 59102 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 59103 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 59104 cores_1.fsm_data[115]
.sym 59106 $auto$alumacc.cc:474:replace_alu$878.C[112]
.sym 59112 $PACKER_VCC_NET
.sym 59115 cores_1.fsm_data[117]
.sym 59118 cores_1.fsm_data[115]
.sym 59120 $PACKER_VCC_NET
.sym 59122 cores_1.fsm_data[118]
.sym 59125 cores_1.fsm_data[116]
.sym 59126 cores_1.fsm_data[119]
.sym 59128 cores_1.fsm_data[114]
.sym 59130 cores_1.fsm_data[113]
.sym 59137 cores_1.fsm_data[112]
.sym 59143 $auto$alumacc.cc:474:replace_alu$878.C[113]
.sym 59145 cores_1.fsm_data[112]
.sym 59146 $PACKER_VCC_NET
.sym 59147 $auto$alumacc.cc:474:replace_alu$878.C[112]
.sym 59149 $auto$alumacc.cc:474:replace_alu$878.C[114]
.sym 59151 $PACKER_VCC_NET
.sym 59152 cores_1.fsm_data[113]
.sym 59153 $auto$alumacc.cc:474:replace_alu$878.C[113]
.sym 59155 $auto$alumacc.cc:474:replace_alu$878.C[115]
.sym 59157 cores_1.fsm_data[114]
.sym 59158 $PACKER_VCC_NET
.sym 59159 $auto$alumacc.cc:474:replace_alu$878.C[114]
.sym 59161 $auto$alumacc.cc:474:replace_alu$878.C[116]
.sym 59163 $PACKER_VCC_NET
.sym 59164 cores_1.fsm_data[115]
.sym 59165 $auto$alumacc.cc:474:replace_alu$878.C[115]
.sym 59167 $auto$alumacc.cc:474:replace_alu$878.C[117]
.sym 59169 cores_1.fsm_data[116]
.sym 59170 $PACKER_VCC_NET
.sym 59171 $auto$alumacc.cc:474:replace_alu$878.C[116]
.sym 59173 $auto$alumacc.cc:474:replace_alu$878.C[118]
.sym 59175 cores_1.fsm_data[117]
.sym 59176 $PACKER_VCC_NET
.sym 59177 $auto$alumacc.cc:474:replace_alu$878.C[117]
.sym 59179 $auto$alumacc.cc:474:replace_alu$878.C[119]
.sym 59181 $PACKER_VCC_NET
.sym 59182 cores_1.fsm_data[118]
.sym 59183 $auto$alumacc.cc:474:replace_alu$878.C[118]
.sym 59185 $auto$alumacc.cc:474:replace_alu$878.C[120]
.sym 59187 cores_1.fsm_data[119]
.sym 59188 $PACKER_VCC_NET
.sym 59189 $auto$alumacc.cc:474:replace_alu$878.C[119]
.sym 59193 dataOut[89]
.sym 59194 dataOut[97]
.sym 59195 dataOut[114]
.sym 59196 dataOut[118]
.sym 59197 dataOut[123]
.sym 59198 dataOut[108]
.sym 59199 dataOut[116]
.sym 59200 dataOut[105]
.sym 59205 cores_1.fsm_data[105]
.sym 59206 dataOut[102]
.sym 59216 cores_0_io_dataAddrValid
.sym 59218 cores_1.fsm_stateReg[3]
.sym 59219 data[108]
.sym 59220 dataOut[108]
.sym 59221 cores_1.fsm_stateReg[2]
.sym 59223 cores_1.fsm_data[108]
.sym 59224 cores_1.fsm_data[122]
.sym 59225 cores_1.fsm_stateReg[3]
.sym 59226 dataOut[89]
.sym 59228 cores_1.fsm_stateReg[2]
.sym 59229 $auto$alumacc.cc:474:replace_alu$878.C[120]
.sym 59235 cores_1.fsm_data[122]
.sym 59239 cores_1.fsm_data[126]
.sym 59241 $PACKER_VCC_NET
.sym 59242 cores_1.fsm_data[124]
.sym 59245 cores_1.fsm_data[123]
.sym 59246 cores_1.fsm_data[120]
.sym 59247 cores_1.fsm_data[125]
.sym 59249 $PACKER_VCC_NET
.sym 59265 cores_1.fsm_data[121]
.sym 59266 $auto$alumacc.cc:474:replace_alu$878.C[121]
.sym 59268 cores_1.fsm_data[120]
.sym 59269 $PACKER_VCC_NET
.sym 59270 $auto$alumacc.cc:474:replace_alu$878.C[120]
.sym 59272 $auto$alumacc.cc:474:replace_alu$878.C[122]
.sym 59274 cores_1.fsm_data[121]
.sym 59275 $PACKER_VCC_NET
.sym 59276 $auto$alumacc.cc:474:replace_alu$878.C[121]
.sym 59278 $auto$alumacc.cc:474:replace_alu$878.C[123]
.sym 59280 cores_1.fsm_data[122]
.sym 59281 $PACKER_VCC_NET
.sym 59282 $auto$alumacc.cc:474:replace_alu$878.C[122]
.sym 59284 $auto$alumacc.cc:474:replace_alu$878.C[124]
.sym 59286 cores_1.fsm_data[123]
.sym 59287 $PACKER_VCC_NET
.sym 59288 $auto$alumacc.cc:474:replace_alu$878.C[123]
.sym 59290 $auto$alumacc.cc:474:replace_alu$878.C[125]
.sym 59292 cores_1.fsm_data[124]
.sym 59293 $PACKER_VCC_NET
.sym 59294 $auto$alumacc.cc:474:replace_alu$878.C[124]
.sym 59296 $auto$alumacc.cc:474:replace_alu$878.C[126]
.sym 59298 cores_1.fsm_data[125]
.sym 59299 $PACKER_VCC_NET
.sym 59300 $auto$alumacc.cc:474:replace_alu$878.C[125]
.sym 59302 $nextpnr_ICESTORM_LC_10$I3
.sym 59304 cores_1.fsm_data[126]
.sym 59305 $PACKER_VCC_NET
.sym 59306 $auto$alumacc.cc:474:replace_alu$878.C[126]
.sym 59312 $nextpnr_ICESTORM_LC_10$I3
.sym 59316 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[7]_new_inv_
.sym 59317 $abc$16344$new_n2183_
.sym 59319 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 59320 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 59321 data[120]
.sym 59322 data[118]
.sym 59323 data[108]
.sym 59328 cores_0_io_dataOut[105]
.sym 59329 dataOut[116]
.sym 59331 cores_0_io_dataOut[118]
.sym 59332 cores_0_io_dataOut[116]
.sym 59335 cores_0_io_dataOut[107]
.sym 59336 cores_0_io_dataOut[76]
.sym 59339 cores_1.dataIncDec
.sym 59342 dataOut[118]
.sym 59343 dataMem[0][68]
.sym 59344 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59345 data[118]
.sym 59346 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 59347 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 59348 data[89]
.sym 59351 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59357 data[123]
.sym 59359 $abc$16344$techmap\cores_1.$procmux$269_Y[124]_new_inv_
.sym 59360 cores_1.fsm_data[123]
.sym 59361 data[122]
.sym 59362 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59364 data[120]
.sym 59365 $abc$16344$techmap\cores_1.$procmux$269_Y[123]_new_inv_
.sym 59366 cores_1.fsm_data[122]
.sym 59367 data[124]
.sym 59368 $abc$16344$techmap\cores_1.$procmux$269_Y[120]_new_inv_
.sym 59369 $abc$16344$techmap\cores_1.$procmux$269_Y[122]_new_inv_
.sym 59370 $abc$16344$techmap\cores_1.$procmux$269_Y[126]_new_inv_
.sym 59371 cores_1.fsm_data[127]
.sym 59372 cores_1.fsm_data[121]
.sym 59373 cores_1.fsm_data[124]
.sym 59376 cores_1.fsm_data[115]
.sym 59378 cores_1.fsm_data[125]
.sym 59380 data[126]
.sym 59382 cores_1.fsm_data[114]
.sym 59383 cores_1.fsm_data[112]
.sym 59384 cores_1.fsm_data[113]
.sym 59385 cores_1.fsm_data[120]
.sym 59386 cores_1.fsm_data[126]
.sym 59390 $abc$16344$techmap\cores_1.$procmux$269_Y[124]_new_inv_
.sym 59391 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59393 data[124]
.sym 59396 $abc$16344$techmap\cores_1.$procmux$269_Y[122]_new_inv_
.sym 59397 data[122]
.sym 59398 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59402 cores_1.fsm_data[121]
.sym 59403 cores_1.fsm_data[120]
.sym 59404 cores_1.fsm_data[122]
.sym 59405 cores_1.fsm_data[123]
.sym 59408 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59409 data[123]
.sym 59410 $abc$16344$techmap\cores_1.$procmux$269_Y[123]_new_inv_
.sym 59415 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59416 $abc$16344$techmap\cores_1.$procmux$269_Y[120]_new_inv_
.sym 59417 data[120]
.sym 59420 data[126]
.sym 59422 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 59423 $abc$16344$techmap\cores_1.$procmux$269_Y[126]_new_inv_
.sym 59426 cores_1.fsm_data[126]
.sym 59427 cores_1.fsm_data[127]
.sym 59428 cores_1.fsm_data[124]
.sym 59429 cores_1.fsm_data[125]
.sym 59432 cores_1.fsm_data[112]
.sym 59433 cores_1.fsm_data[113]
.sym 59434 cores_1.fsm_data[115]
.sym 59435 cores_1.fsm_data[114]
.sym 59436 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 59437 clk_$glb_clk
.sym 59439 dataMem[1][108]
.sym 59440 dataMem[1][89]
.sym 59441 $abc$16344$new_n2191_
.sym 59442 dataMem[1][120]
.sym 59443 dataMem[1][118]
.sym 59444 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 59445 $abc$16344$new_n2190_
.sym 59446 dataMem[1][68]
.sym 59451 data[123]
.sym 59452 dataMem[0][120]
.sym 59453 data[124]
.sym 59455 dataMem[1][73]
.sym 59459 dataAddr
.sym 59464 data[90]
.sym 59465 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59466 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 59468 data[2]
.sym 59469 data[120]
.sym 59473 data[63]
.sym 59496 dataOut[89]
.sym 59499 dataOut[68]
.sym 59506 dataOut[90]
.sym 59507 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 59543 dataOut[90]
.sym 59549 dataOut[89]
.sym 59555 dataOut[68]
.sym 59559 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 59560 clk_$glb_clk
.sym 59565 dataMem[1][2]
.sym 59587 data[115]
.sym 59605 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59608 dataAddr
.sym 59609 dataMem[0][89]
.sym 59612 dataMem[1][89]
.sym 59616 dataMem[0][90]
.sym 59619 dataMem[0][2]
.sym 59621 dataMem[1][90]
.sym 59630 dataMem[1][2]
.sym 59636 dataMem[0][2]
.sym 59638 dataMem[1][2]
.sym 59639 dataAddr
.sym 59660 dataMem[1][89]
.sym 59662 dataMem[0][89]
.sym 59663 dataAddr
.sym 59672 dataMem[0][90]
.sym 59674 dataMem[1][90]
.sym 59675 dataAddr
.sym 59682 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59683 clk_$glb_clk
.sym 59684 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 59685 dataMem[0][2]
.sym 59686 dataMem[0][63]
.sym 59689 dataMem[0][70]
.sym 59691 dataMem[0][115]
.sym 59726 dataMem[1][70]
.sym 59727 dataMem[1][63]
.sym 59729 dataAddr
.sym 59737 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59739 dataMem[1][115]
.sym 59751 dataMem[0][63]
.sym 59754 dataMem[0][70]
.sym 59756 dataMem[0][115]
.sym 59760 dataAddr
.sym 59761 dataMem[1][70]
.sym 59762 dataMem[0][70]
.sym 59789 dataAddr
.sym 59791 dataMem[1][63]
.sym 59792 dataMem[0][63]
.sym 59795 dataMem[1][115]
.sym 59796 dataAddr
.sym 59798 dataMem[0][115]
.sym 59805 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 59806 clk_$glb_clk
.sym 59807 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 59826 dataOut[115]
.sym 59835 dataOut[63]
.sym 59944 LED4
.sym 60523 reset
.sym 60530 LEDR_N
.sym 60576 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 60687 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 60690 dataMem[1][98]
.sym 60703 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 60755 $PACKER_VCC_NET
.sym 60768 $PACKER_VCC_NET
.sym 60807 clk_$glb_clk
.sym 60808 reset_$glb_sr
.sym 60809 dataMem[0][7]
.sym 60813 dataMem[0][98]
.sym 60829 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 60835 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 60837 data[7]
.sym 60843 cores_1.fsm_data[0]
.sym 60852 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 60854 dataMem[1][98]
.sym 60865 dataMem[1][7]
.sym 60866 dataMem[0][7]
.sym 60871 dataAddr
.sym 60878 dataMem[0][98]
.sym 60913 dataAddr
.sym 60914 dataMem[1][98]
.sym 60915 dataMem[0][98]
.sym 60919 dataMem[0][7]
.sym 60920 dataAddr
.sym 60921 dataMem[1][7]
.sym 60929 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 60930 clk_$glb_clk
.sym 60931 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 60932 cores_0_io_dataOut[0]
.sym 60933 cores_0_io_dataOut[5]
.sym 60934 cores_0_io_dataOut[3]
.sym 60943 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 60947 dataOut[1]
.sym 60948 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 60957 dataAddr
.sym 60959 $PACKER_VCC_NET
.sym 60964 cores_0.fsm_data[16]
.sym 60998 cores_1.fsm_data[23]
.sym 61003 cores_1.fsm_data[0]
.sym 61027 cores_1.fsm_data[23]
.sym 61043 cores_1.fsm_data[0]
.sym 61052 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 61053 clk_$glb_clk
.sym 61054 reset_$glb_sr
.sym 61060 dataOut[3]
.sym 61061 dataOut[0]
.sym 61073 cores_0_io_dataOut[18]
.sym 61076 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 61079 cores_0_io_dataAddrValid
.sym 61098 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[1]
.sym 61108 cores_1.dataIncDec
.sym 61114 cores_1.fsm_data[1]
.sym 61118 cores_0.fsm_data[10]
.sym 61119 $PACKER_VCC_NET
.sym 61124 cores_0.fsm_data[16]
.sym 61126 cores_1.fsm_data[0]
.sym 61127 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[1]
.sym 61135 cores_0.fsm_data[16]
.sym 61143 cores_1.fsm_data[1]
.sym 61144 cores_1.fsm_data[0]
.sym 61147 cores_1.dataIncDec
.sym 61148 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[1]
.sym 61150 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[1]
.sym 61155 cores_0.fsm_data[10]
.sym 61171 $PACKER_VCC_NET
.sym 61172 cores_1.fsm_data[1]
.sym 61173 cores_1.fsm_data[0]
.sym 61175 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 61176 clk_$glb_clk
.sym 61177 reset_$glb_sr
.sym 61178 cores_1_io_dataOut[3]
.sym 61181 cores_1_io_dataOut[2]
.sym 61192 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 61206 cores_1.fsm_data[30]
.sym 61210 dataOut[36]
.sym 61221 cores_1_io_dataOut[10]
.sym 61222 cores_1_io_dataOut[36]
.sym 61224 cores_1_io_dataOut[31]
.sym 61227 cores_1_io_dataOut[16]
.sym 61228 cores_0_io_dataOut[16]
.sym 61230 cores_0_io_dataOut[36]
.sym 61231 cores_0_io_dataOut[10]
.sym 61239 cores_0_io_dataAddrValid
.sym 61247 cores_0_io_dataOut[31]
.sym 61252 cores_0_io_dataAddrValid
.sym 61254 cores_0_io_dataOut[36]
.sym 61255 cores_1_io_dataOut[36]
.sym 61265 cores_1_io_dataOut[31]
.sym 61266 cores_0_io_dataAddrValid
.sym 61267 cores_0_io_dataOut[31]
.sym 61283 cores_1_io_dataOut[10]
.sym 61284 cores_0_io_dataOut[10]
.sym 61285 cores_0_io_dataAddrValid
.sym 61288 cores_0_io_dataOut[16]
.sym 61290 cores_0_io_dataAddrValid
.sym 61291 cores_1_io_dataOut[16]
.sym 61299 clk_$glb_clk
.sym 61301 dataMem[0][3]
.sym 61303 dataMem[0][31]
.sym 61304 dataMem[0][21]
.sym 61305 dataMem[0][36]
.sym 61315 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61319 dataOut[31]
.sym 61325 cores_1.dataIncDec
.sym 61327 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 61329 cores_1.dataIncDec
.sym 61332 data[39]
.sym 61333 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 61335 cores_1.fsm_data[36]
.sym 61336 cores_1.dataIncDec
.sym 61342 cores_1.fsm_data[36]
.sym 61345 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[11]
.sym 61346 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[12]
.sym 61348 cores_1.fsm_data[33]
.sym 61351 cores_1.dataIncDec
.sym 61355 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[13]
.sym 61360 cores_1.dataIncDec
.sym 61361 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[11]
.sym 61362 cores_1.fsm_data[16]
.sym 61363 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[12]
.sym 61365 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[13]
.sym 61366 cores_1.fsm_data[30]
.sym 61371 cores_1.fsm_data[10]
.sym 61375 cores_1.fsm_data[16]
.sym 61381 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[11]
.sym 61382 cores_1.dataIncDec
.sym 61383 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[11]
.sym 61389 cores_1.fsm_data[10]
.sym 61394 cores_1.fsm_data[36]
.sym 61400 cores_1.fsm_data[30]
.sym 61405 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[13]
.sym 61406 cores_1.dataIncDec
.sym 61408 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[13]
.sym 61411 cores_1.fsm_data[33]
.sym 61417 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[12]
.sym 61418 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[12]
.sym 61420 cores_1.dataIncDec
.sym 61421 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 61422 clk_$glb_clk
.sym 61423 reset_$glb_sr
.sym 61425 cores_0.fsm_data[37]
.sym 61430 cores_0.fsm_data[39]
.sym 61448 cores_1_io_dataOut[28]
.sym 61449 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 61453 dataAddr
.sym 61457 cores_1.fsm_data[39]
.sym 61459 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 61465 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[16]
.sym 61467 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[18]
.sym 61468 cores_1.fsm_data[37]
.sym 61469 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[20]
.sym 61471 cores_1.fsm_data[20]
.sym 61476 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[19]
.sym 61482 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[18]
.sym 61483 cores_1.fsm_data[28]
.sym 61484 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[19]
.sym 61485 cores_1.dataIncDec
.sym 61486 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[16]
.sym 61489 cores_1.dataIncDec
.sym 61493 cores_1.fsm_data[22]
.sym 61494 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[20]
.sym 61496 cores_1.dataIncDec
.sym 61498 cores_1.fsm_data[20]
.sym 61504 cores_1.dataIncDec
.sym 61505 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[20]
.sym 61507 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[20]
.sym 61511 cores_1.fsm_data[22]
.sym 61516 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[16]
.sym 61517 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[16]
.sym 61519 cores_1.dataIncDec
.sym 61522 cores_1.fsm_data[28]
.sym 61529 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[18]
.sym 61530 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[18]
.sym 61531 cores_1.dataIncDec
.sym 61534 cores_1.dataIncDec
.sym 61535 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[19]
.sym 61536 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[19]
.sym 61540 cores_1.fsm_data[37]
.sym 61544 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 61545 clk_$glb_clk
.sym 61546 reset_$glb_sr
.sym 61547 dataMem[0][75]
.sym 61549 dataMem[0][52]
.sym 61553 dataMem[0][37]
.sym 61554 dataMem[0][28]
.sym 61559 cores_1_io_dataOut[20]
.sym 61565 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 61566 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 61568 cores_0.fsm_data[37]
.sym 61569 $abc$16344$new_n2066_
.sym 61571 cores_1.fsm_data[34]
.sym 61573 cores_0.fsm_data[67]
.sym 61575 cores_0_io_dataAddrValid
.sym 61581 cores_1.fsm_data[48]
.sym 61588 data[39]
.sym 61589 $abc$16344$techmap\cores_1.$procmux$269_Y[32]_new_inv_
.sym 61590 data[37]
.sym 61591 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[27]
.sym 61592 cores_1.dataIncDec
.sym 61594 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 61595 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[31]
.sym 61596 $abc$16344$techmap\cores_1.$procmux$269_Y[39]_new_inv_
.sym 61597 data[38]
.sym 61598 $abc$16344$techmap\cores_1.$procmux$269_Y[36]_new_inv_
.sym 61599 $abc$16344$techmap\cores_1.$procmux$269_Y[38]_new_inv_
.sym 61600 $abc$16344$techmap\cores_1.$procmux$269_Y[37]_new_inv_
.sym 61602 cores_1.dataIncDec
.sym 61603 data[32]
.sym 61609 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 61612 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[32]
.sym 61613 data[36]
.sym 61615 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[27]
.sym 61616 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61621 cores_1.dataIncDec
.sym 61622 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[27]
.sym 61623 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[27]
.sym 61627 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 61628 cores_1.dataIncDec
.sym 61629 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[32]
.sym 61634 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61635 data[39]
.sym 61636 $abc$16344$techmap\cores_1.$procmux$269_Y[39]_new_inv_
.sym 61639 $abc$16344$techmap\cores_1.$procmux$269_Y[37]_new_inv_
.sym 61641 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61642 data[37]
.sym 61645 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 61646 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[31]
.sym 61648 cores_1.dataIncDec
.sym 61651 $abc$16344$techmap\cores_1.$procmux$269_Y[36]_new_inv_
.sym 61653 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61654 data[36]
.sym 61657 data[38]
.sym 61659 $abc$16344$techmap\cores_1.$procmux$269_Y[38]_new_inv_
.sym 61660 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61663 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61664 data[32]
.sym 61665 $abc$16344$techmap\cores_1.$procmux$269_Y[32]_new_inv_
.sym 61667 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 61668 clk_$glb_clk
.sym 61670 dataOut[47]
.sym 61671 dataOut[28]
.sym 61675 dataOut[52]
.sym 61676 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[9]_new_inv_
.sym 61677 dataOut[75]
.sym 61683 dataMem[0][37]
.sym 61684 data[37]
.sym 61686 cores_0.fsm_data[47]
.sym 61690 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 61693 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61697 data[52]
.sym 61701 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61702 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61703 dataOut[47]
.sym 61714 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 61715 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 61718 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[39]
.sym 61719 cores_1.fsm_data[34]
.sym 61721 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[34]
.sym 61723 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[36]
.sym 61724 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[37]
.sym 61725 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[38]
.sym 61726 cores_1.fsm_data[32]
.sym 61729 cores_1.fsm_data[33]
.sym 61731 cores_0.fsm_data[75]
.sym 61733 cores_0.fsm_data[67]
.sym 61734 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[37]
.sym 61736 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[34]
.sym 61739 cores_1.fsm_data[35]
.sym 61740 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[36]
.sym 61742 cores_1.dataIncDec
.sym 61744 cores_1.dataIncDec
.sym 61745 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[39]
.sym 61747 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 61750 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[34]
.sym 61751 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[34]
.sym 61753 cores_1.dataIncDec
.sym 61756 cores_1.dataIncDec
.sym 61757 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[36]
.sym 61758 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[36]
.sym 61763 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 61764 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[38]
.sym 61765 cores_1.dataIncDec
.sym 61768 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[37]
.sym 61770 cores_1.dataIncDec
.sym 61771 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[37]
.sym 61775 cores_0.fsm_data[67]
.sym 61782 cores_0.fsm_data[75]
.sym 61786 cores_1.fsm_data[35]
.sym 61787 cores_1.fsm_data[32]
.sym 61788 cores_1.fsm_data[34]
.sym 61789 cores_1.fsm_data[33]
.sym 61790 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 61791 clk_$glb_clk
.sym 61792 reset_$glb_sr
.sym 61794 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[10]_new_inv_
.sym 61795 cores_1_io_dataOut[41]
.sym 61796 cores_1_io_dataOut[47]
.sym 61797 $abc$16344$techmap\cores_1.$procmux$269_Y[42]_new_inv_
.sym 61798 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[2]_new_inv_
.sym 61800 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 61806 cores_1.fsm_data[38]
.sym 61807 cores_0_io_dataOut[67]
.sym 61809 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61811 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 61812 cores_0.fsm_data[51]
.sym 61813 cores_0_io_dataOut[47]
.sym 61814 cores_0_io_dataOut[52]
.sym 61817 cores_1.dataIncDec
.sym 61818 data[42]
.sym 61820 cores_1.dataIncDec
.sym 61821 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61823 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 61826 data[34]
.sym 61827 cores_0_io_dataOut[28]
.sym 61828 cores_1.dataIncDec
.sym 61834 data[42]
.sym 61835 $abc$16344$techmap\cores_1.$procmux$269_Y[34]_new_inv_
.sym 61836 cores_1.dataIncDec
.sym 61837 data[34]
.sym 61838 cores_1.fsm_data[52]
.sym 61840 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[46]
.sym 61841 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 61842 data[54]
.sym 61843 $abc$16344$techmap\cores_1.$procmux$269_Y[48]_new_inv_
.sym 61844 data[48]
.sym 61845 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[43]
.sym 61846 data[43]
.sym 61848 $abc$16344$techmap\cores_1.$procmux$269_Y[54]_new_inv_
.sym 61849 cores_1.fsm_data[54]
.sym 61853 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[43]
.sym 61857 cores_1.fsm_data[53]
.sym 61858 cores_1.fsm_data[55]
.sym 61861 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61862 $abc$16344$techmap\cores_1.$procmux$269_Y[42]_new_inv_
.sym 61864 $abc$16344$techmap\cores_1.$procmux$269_Y[43]_new_inv_
.sym 61868 $abc$16344$techmap\cores_1.$procmux$269_Y[34]_new_inv_
.sym 61869 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61870 data[34]
.sym 61873 data[43]
.sym 61875 $abc$16344$techmap\cores_1.$procmux$269_Y[43]_new_inv_
.sym 61876 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61879 cores_1.fsm_data[52]
.sym 61880 cores_1.fsm_data[53]
.sym 61881 cores_1.fsm_data[54]
.sym 61882 cores_1.fsm_data[55]
.sym 61886 data[42]
.sym 61887 $abc$16344$techmap\cores_1.$procmux$269_Y[42]_new_inv_
.sym 61888 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61891 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[46]
.sym 61893 cores_1.dataIncDec
.sym 61894 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 61898 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61899 data[48]
.sym 61900 $abc$16344$techmap\cores_1.$procmux$269_Y[48]_new_inv_
.sym 61903 cores_1.dataIncDec
.sym 61904 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[43]
.sym 61905 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[43]
.sym 61909 $abc$16344$techmap\cores_1.$procmux$269_Y[54]_new_inv_
.sym 61910 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61911 data[54]
.sym 61913 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 61914 clk_$glb_clk
.sym 61916 cores_1.fsm_data[67]
.sym 61917 $abc$16344$techmap\cores_1.$procmux$269_Y[53]_new_inv_
.sym 61919 $abc$16344$techmap\cores_1.$procmux$269_Y[49]_new_inv_
.sym 61920 cores_1.fsm_data[62]
.sym 61921 cores_1.fsm_data[60]
.sym 61922 cores_1.fsm_data[49]
.sym 61923 cores_1.fsm_data[53]
.sym 61927 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61930 data[48]
.sym 61932 cores_1.fsm_data[43]
.sym 61934 data[43]
.sym 61936 data[49]
.sym 61937 cores_1_io_dataOut[94]
.sym 61939 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 61940 dataAddr
.sym 61941 cores_1_io_dataOut[75]
.sym 61943 cores_1.fsm_data[42]
.sym 61947 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 61949 cores_1.fsm_data[67]
.sym 61950 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 61951 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 61957 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 61959 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[13]_new_inv_
.sym 61960 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[51]
.sym 61961 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[52]
.sym 61962 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[12]_new_inv_
.sym 61963 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[15]_new_inv_
.sym 61964 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 61965 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[48]
.sym 61967 data[52]
.sym 61968 $abc$16344$techmap\cores_1.$procmux$269_Y[52]_new_inv_
.sym 61969 data[51]
.sym 61970 cores_1.fsm_data[48]
.sym 61971 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[54]
.sym 61973 cores_1.fsm_data[50]
.sym 61974 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 61976 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[51]
.sym 61977 cores_1.dataIncDec
.sym 61978 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[52]
.sym 61981 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 61983 cores_1.fsm_data[51]
.sym 61987 cores_1.fsm_data[49]
.sym 61988 $abc$16344$techmap\cores_1.$procmux$269_Y[51]_new_inv_
.sym 61990 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[15]_new_inv_
.sym 61991 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[12]_new_inv_
.sym 61992 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[13]_new_inv_
.sym 61993 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 61997 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 61998 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[48]
.sym 61999 cores_1.dataIncDec
.sym 62002 $abc$16344$techmap\cores_1.$procmux$269_Y[51]_new_inv_
.sym 62003 data[51]
.sym 62005 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62009 cores_1.dataIncDec
.sym 62010 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[52]
.sym 62011 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[52]
.sym 62015 data[52]
.sym 62016 $abc$16344$techmap\cores_1.$procmux$269_Y[52]_new_inv_
.sym 62017 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62020 cores_1.fsm_data[51]
.sym 62021 cores_1.fsm_data[50]
.sym 62022 cores_1.fsm_data[49]
.sym 62023 cores_1.fsm_data[48]
.sym 62027 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[54]
.sym 62028 cores_1.dataIncDec
.sym 62029 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 62032 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[51]
.sym 62034 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[51]
.sym 62035 cores_1.dataIncDec
.sym 62036 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 62037 clk_$glb_clk
.sym 62040 cores_1_io_dataOut[60]
.sym 62041 cores_1_io_dataOut[42]
.sym 62051 data[60]
.sym 62052 cores_1.fsm_data[49]
.sym 62053 data[49]
.sym 62056 cores_1.fsm_data[53]
.sym 62057 data[51]
.sym 62060 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 62061 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 62064 $abc$16344$new_n2181_
.sym 62065 cores_1.fsm_stateReg[2]
.sym 62069 cores_1.fsm_stateReg[3]
.sym 62071 cores_1.fsm_stateNext[2]
.sym 62080 cores_1.fsm_data[63]
.sym 62081 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 62082 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 62084 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[60]
.sym 62087 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 62088 $abc$16344$new_n2181_
.sym 62089 cores_1.dataIncDec
.sym 62090 cores_1.dataIncDec
.sym 62091 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 62092 cores_1.fsm_data[62]
.sym 62093 cores_1.fsm_data[60]
.sym 62094 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[62]
.sym 62097 cores_1.fsm_stateNext[2]
.sym 62098 cores_1.dataIncDec
.sym 62099 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[67]
.sym 62100 dataAddr
.sym 62105 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 62106 cores_1.fsm_data[61]
.sym 62107 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 62109 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[60]
.sym 62113 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 62114 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[62]
.sym 62115 cores_1.dataIncDec
.sym 62119 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[67]
.sym 62120 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 62122 cores_1.dataIncDec
.sym 62125 dataAddr
.sym 62126 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 62133 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 62134 dataAddr
.sym 62137 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[60]
.sym 62139 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[60]
.sym 62140 cores_1.dataIncDec
.sym 62145 cores_1.fsm_stateNext[2]
.sym 62149 cores_1.fsm_data[60]
.sym 62150 cores_1.fsm_data[62]
.sym 62151 cores_1.fsm_data[63]
.sym 62152 cores_1.fsm_data[61]
.sym 62155 $abc$16344$new_n2181_
.sym 62156 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 62157 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 62158 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 62160 clk_$glb_clk
.sym 62161 reset_$glb_sr
.sym 62162 cores_1_io_dataOut[75]
.sym 62163 cores_1_io_dataOut[98]
.sym 62164 cores_1_io_dataOut[65]
.sym 62165 cores_1_io_dataOut[61]
.sym 62166 cores_1_io_dataOut[66]
.sym 62167 cores_1_io_dataOut[87]
.sym 62168 cores_1_io_dataOut[72]
.sym 62169 cores_1_io_dataOut[83]
.sym 62174 cores_1.fsm_data[63]
.sym 62175 cores_0.fsm_data[72]
.sym 62180 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62182 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62186 data[80]
.sym 62187 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62188 data[82]
.sym 62189 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62193 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62197 dataMem[1][68]
.sym 62203 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 62204 data[65]
.sym 62205 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[66]
.sym 62206 $abc$16344$techmap\cores_1.$procmux$269_Y[66]_new_inv_
.sym 62209 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62210 data[66]
.sym 62212 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[65]
.sym 62213 cores_1.fsm_data[64]
.sym 62216 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[69]
.sym 62217 cores_1.fsm_data[65]
.sym 62218 $abc$16344$techmap\cores_1.$procmux$269_Y[69]_new_inv_
.sym 62219 cores_1.fsm_data[67]
.sym 62220 cores_1.dataIncDec
.sym 62223 $abc$16344$techmap\cores_1.$procmux$269_Y[65]_new_inv_
.sym 62225 $abc$16344$techmap\cores_1.$procmux$269_Y[68]_new_inv_
.sym 62226 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[65]
.sym 62228 cores_1.fsm_data[66]
.sym 62229 data[69]
.sym 62233 data[68]
.sym 62234 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[69]
.sym 62236 cores_1.fsm_data[66]
.sym 62237 cores_1.fsm_data[64]
.sym 62238 cores_1.fsm_data[67]
.sym 62239 cores_1.fsm_data[65]
.sym 62242 $abc$16344$techmap\cores_1.$procmux$269_Y[66]_new_inv_
.sym 62243 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62244 data[66]
.sym 62248 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62249 data[68]
.sym 62250 $abc$16344$techmap\cores_1.$procmux$269_Y[68]_new_inv_
.sym 62254 cores_1.dataIncDec
.sym 62255 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 62257 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[66]
.sym 62261 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[65]
.sym 62262 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[65]
.sym 62263 cores_1.dataIncDec
.sym 62267 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62268 data[69]
.sym 62269 $abc$16344$techmap\cores_1.$procmux$269_Y[69]_new_inv_
.sym 62272 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62273 data[65]
.sym 62274 $abc$16344$techmap\cores_1.$procmux$269_Y[65]_new_inv_
.sym 62279 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[69]
.sym 62280 cores_1.dataIncDec
.sym 62281 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[69]
.sym 62282 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 62283 clk_$glb_clk
.sym 62285 $abc$16344$techmap\cores_1.$procmux$269_Y[76]_new_inv_
.sym 62286 cores_1.fsm_data[77]
.sym 62287 cores_1.fsm_data[76]
.sym 62288 cores_1.fsm_data[75]
.sym 62290 $abc$16344$techmap\cores_1.$procmux$269_Y[73]_new_inv_
.sym 62291 cores_1.fsm_data[72]
.sym 62292 cores_1.fsm_data[73]
.sym 62297 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 62299 cores_0_io_dataAddrValid
.sym 62301 cores_1.fsm_data[66]
.sym 62302 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62307 cores_1.fsm_data[87]
.sym 62308 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62309 cores_1.dataIncDec
.sym 62310 data[42]
.sym 62311 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 62312 cores_1.dataIncDec
.sym 62313 cores_1.fsm_data[94]
.sym 62316 cores_1.fsm_data[69]
.sym 62317 data[93]
.sym 62319 cores_1.fsm_data[81]
.sym 62320 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62326 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 62328 cores_1.fsm_data[68]
.sym 62329 cores_1.fsm_data[78]
.sym 62330 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 62331 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[77]
.sym 62334 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[16]_new_inv_
.sym 62335 cores_1.fsm_data[76]
.sym 62336 $abc$16344$new_n2111_
.sym 62337 cores_1.fsm_data[73]
.sym 62339 cores_1.fsm_data[69]
.sym 62340 $abc$16344$new_n2066_
.sym 62341 data[69]
.sym 62342 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[19]_new_inv_
.sym 62343 cores_1.fsm_data[77]
.sym 62344 cores_1.fsm_data[79]
.sym 62345 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[18]_new_inv_
.sym 62346 data[80]
.sym 62347 cores_1.fsm_data[71]
.sym 62348 data[82]
.sym 62349 cores_1.fsm_data[70]
.sym 62350 cores_1.dataIncDec
.sym 62351 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[17]_new_inv_
.sym 62352 cores_1.fsm_data[74]
.sym 62353 cores_1.fsm_data[75]
.sym 62355 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 62356 cores_1.fsm_data[72]
.sym 62357 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[77]
.sym 62359 cores_1.fsm_data[79]
.sym 62360 cores_1.fsm_data[78]
.sym 62361 cores_1.fsm_data[76]
.sym 62362 cores_1.fsm_data[77]
.sym 62365 cores_1.fsm_data[71]
.sym 62366 cores_1.fsm_data[69]
.sym 62367 cores_1.fsm_data[70]
.sym 62368 cores_1.fsm_data[68]
.sym 62371 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 62372 $abc$16344$new_n2111_
.sym 62373 data[69]
.sym 62374 $abc$16344$new_n2066_
.sym 62377 cores_1.fsm_data[74]
.sym 62378 cores_1.fsm_data[73]
.sym 62379 cores_1.fsm_data[72]
.sym 62380 cores_1.fsm_data[75]
.sym 62383 data[82]
.sym 62384 $abc$16344$new_n2111_
.sym 62385 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 62386 $abc$16344$new_n2066_
.sym 62389 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[16]_new_inv_
.sym 62390 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[19]_new_inv_
.sym 62391 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[18]_new_inv_
.sym 62392 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[17]_new_inv_
.sym 62396 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[77]
.sym 62397 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[77]
.sym 62398 cores_1.dataIncDec
.sym 62401 $abc$16344$new_n2111_
.sym 62402 data[80]
.sym 62403 $abc$16344$new_n2066_
.sym 62404 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 62405 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 62406 clk_$glb_clk
.sym 62408 cores_1.fsm_data[94]
.sym 62409 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[20]_new_inv_
.sym 62411 cores_1.fsm_data[81]
.sym 62413 cores_1.fsm_data[82]
.sym 62414 cores_1.fsm_data[86]
.sym 62420 cores_1.fsm_data[85]
.sym 62421 cores_1.fsm_data[72]
.sym 62425 cores_1.fsm_data[73]
.sym 62428 cores_0.fsm_data[94]
.sym 62429 cores_1.fsm_data[77]
.sym 62430 cores_0.fsm_data[82]
.sym 62431 cores_1.fsm_data[76]
.sym 62432 data[91]
.sym 62434 data[73]
.sym 62438 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 62439 cores_1.fsm_data[90]
.sym 62441 dataAddr
.sym 62442 cores_1.fsm_data[73]
.sym 62443 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62450 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 62451 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 62452 dataAddr
.sym 62453 dataMem[0][42]
.sym 62455 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[86]
.sym 62458 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[81]
.sym 62459 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[82]
.sym 62463 dataMem[0][68]
.sym 62464 dataMem[1][42]
.sym 62465 cores_1.fsm_data[84]
.sym 62467 dataMem[1][68]
.sym 62469 cores_1.dataIncDec
.sym 62472 cores_1.dataIncDec
.sym 62474 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[82]
.sym 62477 cores_1.fsm_data[87]
.sym 62478 cores_1.fsm_data[85]
.sym 62479 cores_1.fsm_data[86]
.sym 62480 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[81]
.sym 62482 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[81]
.sym 62483 cores_1.dataIncDec
.sym 62484 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[81]
.sym 62488 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 62489 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[86]
.sym 62491 cores_1.dataIncDec
.sym 62494 cores_1.fsm_data[85]
.sym 62495 cores_1.fsm_data[86]
.sym 62496 cores_1.fsm_data[84]
.sym 62497 cores_1.fsm_data[87]
.sym 62513 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[82]
.sym 62514 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[82]
.sym 62515 cores_1.dataIncDec
.sym 62518 dataMem[0][42]
.sym 62520 dataMem[1][42]
.sym 62521 dataAddr
.sym 62524 dataAddr
.sym 62525 dataMem[1][68]
.sym 62526 dataMem[0][68]
.sym 62528 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 62529 clk_$glb_clk
.sym 62530 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 62534 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[22]_new_inv_
.sym 62535 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[5]_new_inv_
.sym 62536 cores_0.fsm_data[109]
.sym 62538 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[23]_new_inv_
.sym 62543 data[96]
.sym 62544 cores_1.fsm_data[86]
.sym 62545 data[69]
.sym 62548 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62551 cores_0.fsm_data[98]
.sym 62552 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62554 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 62558 cores_1.fsm_data[77]
.sym 62560 $abc$16344$new_n2181_
.sym 62561 cores_1.fsm_stateReg[3]
.sym 62563 cores_1.fsm_stateNext[2]
.sym 62564 data[81]
.sym 62565 cores_1.fsm_stateReg[2]
.sym 62572 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[88]
.sym 62573 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 62574 cores_1.dataIncDec
.sym 62575 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[91]
.sym 62576 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 62579 $abc$16344$techmap\cores_1.$procmux$269_Y[91]_new_inv_
.sym 62580 data[90]
.sym 62582 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[90]
.sym 62583 $abc$16344$techmap\cores_1.$procmux$269_Y[88]_new_inv_
.sym 62586 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[94]
.sym 62589 data[93]
.sym 62591 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[91]
.sym 62592 data[91]
.sym 62593 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[88]
.sym 62597 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[90]
.sym 62599 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62600 data[88]
.sym 62602 $abc$16344$techmap\cores_1.$procmux$269_Y[90]_new_inv_
.sym 62605 $abc$16344$techmap\cores_1.$procmux$269_Y[88]_new_inv_
.sym 62607 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62608 data[88]
.sym 62611 $abc$16344$techmap\cores_1.$procmux$269_Y[90]_new_inv_
.sym 62612 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62613 data[90]
.sym 62618 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 62619 cores_1.dataIncDec
.sym 62620 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[94]
.sym 62623 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[88]
.sym 62624 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[88]
.sym 62626 cores_1.dataIncDec
.sym 62629 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 62630 data[93]
.sym 62631 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62636 data[91]
.sym 62637 $abc$16344$techmap\cores_1.$procmux$269_Y[91]_new_inv_
.sym 62638 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62641 cores_1.dataIncDec
.sym 62642 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[90]
.sym 62643 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[90]
.sym 62647 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[91]
.sym 62648 cores_1.dataIncDec
.sym 62649 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[91]
.sym 62651 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 62652 clk_$glb_clk
.sym 62654 cores_1_io_dataOut[111]
.sym 62655 cores_1_io_dataOut[106]
.sym 62656 cores_1_io_dataOut[79]
.sym 62657 cores_1_io_dataOut[89]
.sym 62658 cores_1_io_dataOut[77]
.sym 62659 cores_1_io_dataOut[100]
.sym 62660 cores_1_io_dataOut[73]
.sym 62661 cores_1_io_dataOut[95]
.sym 62666 cores_1.fsm_data[88]
.sym 62667 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 62670 cores_1.fsm_data[90]
.sym 62673 data[76]
.sym 62676 data[90]
.sym 62679 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 62680 data[102]
.sym 62682 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[5]_new_inv_
.sym 62685 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62687 cores_0_io_dataOut[69]
.sym 62689 dataMem[1][68]
.sym 62695 data[97]
.sym 62696 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[97]
.sym 62697 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 62698 cores_1.fsm_data[99]
.sym 62700 cores_1.fsm_data[102]
.sym 62701 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[102]
.sym 62704 cores_1.fsm_data[96]
.sym 62705 cores_1.fsm_data[103]
.sym 62706 data[102]
.sym 62707 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[100]
.sym 62709 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62712 cores_1.dataIncDec
.sym 62713 cores_1.fsm_data[97]
.sym 62715 $abc$16344$techmap\cores_1.$procmux$269_Y[102]_new_inv_
.sym 62717 cores_1.fsm_data[101]
.sym 62718 $abc$16344$techmap\cores_1.$procmux$269_Y[97]_new_inv_
.sym 62719 cores_1.fsm_data[98]
.sym 62720 $abc$16344$techmap\cores_1.$procmux$269_Y[100]_new_inv_
.sym 62721 data[100]
.sym 62722 cores_1.fsm_data[100]
.sym 62724 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[100]
.sym 62726 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[97]
.sym 62728 cores_1.fsm_data[97]
.sym 62729 cores_1.fsm_data[99]
.sym 62730 cores_1.fsm_data[96]
.sym 62731 cores_1.fsm_data[98]
.sym 62734 cores_1.dataIncDec
.sym 62736 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[100]
.sym 62737 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[100]
.sym 62740 data[97]
.sym 62741 $abc$16344$techmap\cores_1.$procmux$269_Y[97]_new_inv_
.sym 62743 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62746 data[100]
.sym 62748 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62749 $abc$16344$techmap\cores_1.$procmux$269_Y[100]_new_inv_
.sym 62752 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[102]
.sym 62753 cores_1.dataIncDec
.sym 62754 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 62759 data[102]
.sym 62760 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62761 $abc$16344$techmap\cores_1.$procmux$269_Y[102]_new_inv_
.sym 62764 cores_1.fsm_data[101]
.sym 62765 cores_1.fsm_data[103]
.sym 62766 cores_1.fsm_data[100]
.sym 62767 cores_1.fsm_data[102]
.sym 62770 cores_1.dataIncDec
.sym 62772 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[97]
.sym 62773 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[97]
.sym 62774 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 62775 clk_$glb_clk
.sym 62777 dataOut[2]
.sym 62778 dataOut[73]
.sym 62779 dataOut[69]
.sym 62780 dataOut[95]
.sym 62781 dataOut[106]
.sym 62782 dataOut[79]
.sym 62783 dataOut[42]
.sym 62784 dataOut[111]
.sym 62790 cores_1.fsm_data[96]
.sym 62791 cores_1.fsm_data[103]
.sym 62792 cores_1.fsm_data[99]
.sym 62797 cores_1_io_dataOut[91]
.sym 62801 cores_1.dataIncDec
.sym 62803 cores_1_io_dataOut[89]
.sym 62804 cores_1.fsm_data[81]
.sym 62806 dataOut[42]
.sym 62807 cores_1.fsm_data[114]
.sym 62808 cores_1.dataIncDec
.sym 62809 cores_1.fsm_data[69]
.sym 62810 dataOut[2]
.sym 62811 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 62812 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62818 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[104]
.sym 62820 $abc$16344$techmap\cores_1.$procmux$269_Y[104]_new_inv_
.sym 62821 $abc$16344$techmap\cores_1.$procmux$269_Y[109]_new_inv_
.sym 62823 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[109]
.sym 62824 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[27]_new_inv_
.sym 62826 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[24]_new_inv_
.sym 62827 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[26]_new_inv_
.sym 62828 $abc$16344$techmap\cores_1.$procmux$269_Y[115]_new_inv_
.sym 62829 cores_1.fsm_data[111]
.sym 62830 cores_1.fsm_data[104]
.sym 62831 cores_1.fsm_data[106]
.sym 62832 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[25]_new_inv_
.sym 62834 cores_1.fsm_data[107]
.sym 62836 data[109]
.sym 62838 cores_1.dataIncDec
.sym 62839 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[104]
.sym 62840 cores_1.fsm_data[110]
.sym 62842 cores_1.fsm_data[109]
.sym 62844 cores_1.fsm_data[108]
.sym 62845 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62846 cores_1.fsm_data[105]
.sym 62847 data[115]
.sym 62848 data[104]
.sym 62849 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[109]
.sym 62851 data[109]
.sym 62853 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62854 $abc$16344$techmap\cores_1.$procmux$269_Y[109]_new_inv_
.sym 62857 cores_1.fsm_data[104]
.sym 62858 cores_1.fsm_data[107]
.sym 62859 cores_1.fsm_data[105]
.sym 62860 cores_1.fsm_data[106]
.sym 62863 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[104]
.sym 62864 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[104]
.sym 62865 cores_1.dataIncDec
.sym 62869 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[109]
.sym 62870 cores_1.dataIncDec
.sym 62872 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[109]
.sym 62875 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62876 data[104]
.sym 62877 $abc$16344$techmap\cores_1.$procmux$269_Y[104]_new_inv_
.sym 62881 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[24]_new_inv_
.sym 62882 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[26]_new_inv_
.sym 62883 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[25]_new_inv_
.sym 62884 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[27]_new_inv_
.sym 62887 cores_1.fsm_data[110]
.sym 62888 cores_1.fsm_data[108]
.sym 62889 cores_1.fsm_data[111]
.sym 62890 cores_1.fsm_data[109]
.sym 62893 $abc$16344$techmap\cores_1.$procmux$269_Y[115]_new_inv_
.sym 62894 data[115]
.sym 62896 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62897 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 62898 clk_$glb_clk
.sym 62900 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 62901 cores_1_io_dataOut[81]
.sym 62903 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 62904 cores_1_io_dataOut[69]
.sym 62905 cores_1_io_dataOut[117]
.sym 62907 cores_1_io_dataOut[107]
.sym 62912 cores_1.fsm_data[109]
.sym 62915 cores_0_io_dataOut[93]
.sym 62918 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 62921 dataOut[73]
.sym 62923 dataOut[69]
.sym 62924 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[7]_new_inv_
.sym 62925 data[73]
.sym 62926 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 62931 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 62932 cores_1.fsm_data[90]
.sym 62935 cores_1_io_dataOut[81]
.sym 62944 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[115]
.sym 62946 cores_1.fsm_data[105]
.sym 62957 cores_1.fsm_data[117]
.sym 62959 cores_1.fsm_data[108]
.sym 62961 cores_1.dataIncDec
.sym 62963 cores_1.fsm_data[119]
.sym 62964 cores_1.fsm_data[123]
.sym 62967 cores_1.fsm_data[114]
.sym 62968 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[115]
.sym 62969 cores_1.fsm_data[116]
.sym 62971 cores_1.fsm_data[118]
.sym 62975 cores_1.fsm_data[116]
.sym 62980 cores_1.fsm_data[105]
.sym 62986 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[115]
.sym 62988 cores_1.dataIncDec
.sym 62989 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[115]
.sym 62992 cores_1.fsm_data[123]
.sym 62999 cores_1.fsm_data[118]
.sym 63004 cores_1.fsm_data[114]
.sym 63010 cores_1.fsm_data[119]
.sym 63011 cores_1.fsm_data[118]
.sym 63012 cores_1.fsm_data[117]
.sym 63013 cores_1.fsm_data[116]
.sym 63017 cores_1.fsm_data[108]
.sym 63020 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 63021 clk_$glb_clk
.sym 63022 reset_$glb_sr
.sym 63023 $abc$16344$new_n2194_
.sym 63024 dataMem[0][118]
.sym 63025 dataMem[0][108]
.sym 63026 $abc$16344$new_n2137_
.sym 63027 dataMem[0][123]
.sym 63028 dataMem[0][114]
.sym 63029 $abc$16344$new_n2181_
.sym 63030 cores_1.fsm_stateNext[2]
.sym 63038 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 63049 cores_1.fsm_stateReg[3]
.sym 63050 cores_1.fsm_stateReg[2]
.sym 63052 $abc$16344$new_n2181_
.sym 63054 cores_1.fsm_stateNext[2]
.sym 63056 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[29]_new_inv_
.sym 63057 cores_0_io_dataAddrValid
.sym 63058 cores_1.fsm_stateReg[3]
.sym 63064 cores_1_io_dataOut[116]
.sym 63066 cores_0_io_dataOut[97]
.sym 63067 cores_0_io_dataOut[89]
.sym 63068 cores_1_io_dataOut[118]
.sym 63069 cores_1_io_dataOut[114]
.sym 63071 cores_0_io_dataOut[116]
.sym 63072 cores_1_io_dataOut[97]
.sym 63073 cores_1_io_dataOut[105]
.sym 63074 cores_0_io_dataOut[108]
.sym 63075 cores_1_io_dataOut[123]
.sym 63077 cores_0_io_dataOut[105]
.sym 63078 cores_0_io_dataOut[118]
.sym 63079 cores_1_io_dataOut[108]
.sym 63083 cores_0_io_dataAddrValid
.sym 63084 cores_0_io_dataOut[114]
.sym 63086 cores_1_io_dataOut[89]
.sym 63087 cores_0_io_dataOut[123]
.sym 63097 cores_1_io_dataOut[89]
.sym 63098 cores_0_io_dataOut[89]
.sym 63100 cores_0_io_dataAddrValid
.sym 63103 cores_0_io_dataAddrValid
.sym 63105 cores_1_io_dataOut[97]
.sym 63106 cores_0_io_dataOut[97]
.sym 63110 cores_0_io_dataAddrValid
.sym 63111 cores_0_io_dataOut[114]
.sym 63112 cores_1_io_dataOut[114]
.sym 63115 cores_0_io_dataOut[118]
.sym 63116 cores_1_io_dataOut[118]
.sym 63117 cores_0_io_dataAddrValid
.sym 63122 cores_0_io_dataAddrValid
.sym 63123 cores_1_io_dataOut[123]
.sym 63124 cores_0_io_dataOut[123]
.sym 63127 cores_0_io_dataAddrValid
.sym 63128 cores_1_io_dataOut[108]
.sym 63129 cores_0_io_dataOut[108]
.sym 63133 cores_1_io_dataOut[116]
.sym 63134 cores_0_io_dataOut[116]
.sym 63136 cores_0_io_dataAddrValid
.sym 63140 cores_0_io_dataOut[105]
.sym 63141 cores_0_io_dataAddrValid
.sym 63142 cores_1_io_dataOut[105]
.sym 63144 clk_$glb_clk
.sym 63146 data[73]
.sym 63148 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 63149 $abc$16344$new_n2195_
.sym 63150 data[123]
.sym 63151 data[107]
.sym 63152 $abc$16344$new_n2198_
.sym 63153 cores_1.fsm_stateNext[1]
.sym 63160 cores_0_io_dataOut[97]
.sym 63161 cores_0_io_dataOut[89]
.sym 63162 dataOut[97]
.sym 63163 data[114]
.sym 63164 dataOut[114]
.sym 63168 dataOut[123]
.sym 63172 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 63173 dataMem[1][68]
.sym 63187 cores_1.fsm_stateReg[2]
.sym 63188 dataMem[0][118]
.sym 63189 dataMem[0][108]
.sym 63190 dataMem[1][120]
.sym 63191 dataMem[1][118]
.sym 63192 cores_1.fsm_stateReg[3]
.sym 63193 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[31]_new_inv_
.sym 63194 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[28]_new_inv_
.sym 63195 dataMem[1][108]
.sym 63197 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[30]_new_inv_
.sym 63198 dataAddr
.sym 63199 dataMem[0][120]
.sym 63202 cores_1.fsm_stateReg[2]
.sym 63205 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 63212 $abc$16344$new_n2183_
.sym 63214 cores_1.fsm_stateReg[1]
.sym 63216 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[29]_new_inv_
.sym 63217 cores_1.fsm_stateReg[0]
.sym 63220 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[31]_new_inv_
.sym 63221 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[30]_new_inv_
.sym 63222 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[29]_new_inv_
.sym 63223 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[28]_new_inv_
.sym 63226 cores_1.fsm_stateReg[3]
.sym 63227 cores_1.fsm_stateReg[2]
.sym 63238 cores_1.fsm_stateReg[3]
.sym 63239 cores_1.fsm_stateReg[1]
.sym 63240 cores_1.fsm_stateReg[0]
.sym 63241 cores_1.fsm_stateReg[2]
.sym 63244 cores_1.fsm_stateReg[1]
.sym 63246 $abc$16344$new_n2183_
.sym 63247 cores_1.fsm_stateReg[0]
.sym 63250 dataMem[0][120]
.sym 63252 dataMem[1][120]
.sym 63253 dataAddr
.sym 63256 dataMem[1][118]
.sym 63257 dataMem[0][118]
.sym 63258 dataAddr
.sym 63263 dataAddr
.sym 63264 dataMem[1][108]
.sym 63265 dataMem[0][108]
.sym 63266 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 63267 clk_$glb_clk
.sym 63268 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 63269 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 63270 $abc$16344$new_n2189_
.sym 63271 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 63272 cores_1.fsm_stateReg[1]
.sym 63273 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 63274 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 63275 cores_1.fsm_stateReg[0]
.sym 63276 cores_1._zz_10_
.sym 63282 dataMem[1][123]
.sym 63290 dataAddr
.sym 63301 dataWriteAck
.sym 63303 dataOut[2]
.sym 63304 dataWriteEnable
.sym 63311 cores_1.fsm_stateReg[3]
.sym 63312 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 63318 dataOut[89]
.sym 63319 $abc$16344$new_n2183_
.sym 63320 dataOut[108]
.sym 63323 cores_1.fsm_stateReg[2]
.sym 63324 dataOut[118]
.sym 63328 dataWriteAck
.sym 63329 cores_1.fsm_stateReg[1]
.sym 63332 cores_1.fsm_stateReg[0]
.sym 63335 dataOut[120]
.sym 63336 $abc$16344$new_n2191_
.sym 63339 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 63340 dataOut[68]
.sym 63344 dataOut[108]
.sym 63351 dataOut[89]
.sym 63355 cores_1.fsm_stateReg[2]
.sym 63356 cores_1.fsm_stateReg[3]
.sym 63357 cores_1.fsm_stateReg[0]
.sym 63358 cores_1.fsm_stateReg[1]
.sym 63362 dataOut[120]
.sym 63370 dataOut[118]
.sym 63374 cores_1.fsm_stateReg[0]
.sym 63375 cores_1.fsm_stateReg[1]
.sym 63376 $abc$16344$new_n2183_
.sym 63379 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 63380 $abc$16344$new_n2191_
.sym 63381 dataWriteAck
.sym 63387 dataOut[68]
.sym 63389 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 63390 clk_$glb_clk
.sym 63394 dataWriteAck
.sym 63399 $abc$16344$new_n2199_
.sym 63417 cores_1.fsm_data[90]
.sym 63444 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 63463 dataOut[2]
.sym 63484 dataOut[2]
.sym 63512 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 63513 clk_$glb_clk
.sym 63520 state[2]
.sym 63558 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 63565 dataOut[115]
.sym 63572 dataOut[70]
.sym 63575 dataOut[2]
.sym 63587 dataOut[63]
.sym 63590 dataOut[2]
.sym 63598 dataOut[63]
.sym 63613 dataOut[70]
.sym 63625 dataOut[115]
.sym 63635 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 63636 clk_$glb_clk
.sym 63640 LED3
.sym 63645 LEDG_N
.sym 63652 data[2]
.sym 63784 LED3
.sym 64248 cores_1_io_dataOut[2]
.sym 64253 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 64364 LED5
.sym 64392 LEDR_N
.sym 64414 dataOut[98]
.sym 64437 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 64459 dataWriteEnable
.sym 64488 dataWriteEnable
.sym 64514 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 64515 clk_$glb_clk
.sym 64516 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 64524 state[4]
.sym 64529 dataMem[0][4]
.sym 64534 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 64548 _zz_3_
.sym 64559 fsm_stateReg
.sym 64569 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 64572 _zz_3_
.sym 64580 dataOut[98]
.sym 64597 fsm_stateReg
.sym 64599 _zz_3_
.sym 64617 dataOut[98]
.sym 64637 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 64638 clk_$glb_clk
.sym 64640 _zz_7_[7]
.sym 64641 _zz_7_[5]
.sym 64642 $abc$16344$new_n2340_
.sym 64644 $abc$16344$new_n2338_
.sym 64645 _zz_7_[4]
.sym 64646 _zz_7_[6]
.sym 64647 $abc$16344$new_n2337_
.sym 64656 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 64674 cores_0_io_dataAddrValid
.sym 64692 dataOut[98]
.sym 64694 dataOut[7]
.sym 64708 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 64716 dataOut[7]
.sym 64738 dataOut[98]
.sym 64760 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 64761 clk_$glb_clk
.sym 64763 _zz_7_[9]
.sym 64764 _zz_7_[13]
.sym 64765 _zz_7_[14]
.sym 64766 _zz_3_
.sym 64767 $abc$16344$new_n2342_
.sym 64768 _zz_7_[15]
.sym 64769 _zz_7_[8]
.sym 64770 _zz_7_[10]
.sym 64778 data[5]
.sym 64782 dataOut[7]
.sym 64783 data[4]
.sym 64788 dataOut[0]
.sym 64789 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 64808 cores_0.fsm_data[0]
.sym 64820 cores_0.fsm_data[5]
.sym 64821 cores_0.fsm_data[3]
.sym 64839 cores_0.fsm_data[0]
.sym 64846 cores_0.fsm_data[5]
.sym 64852 cores_0.fsm_data[3]
.sym 64883 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 64884 clk_$glb_clk
.sym 64885 reset_$glb_sr
.sym 64886 cores_0_io_dataOut[20]
.sym 64904 cores_0.fsm_data[0]
.sym 64911 dataOut[98]
.sym 64912 dataOut[3]
.sym 64927 cores_0_io_dataOut[0]
.sym 64929 cores_0_io_dataOut[3]
.sym 64935 cores_1_io_dataOut[3]
.sym 64946 cores_0_io_dataAddrValid
.sym 64957 cores_1_io_dataOut[0]
.sym 64990 cores_0_io_dataAddrValid
.sym 64991 cores_0_io_dataOut[3]
.sym 64992 cores_1_io_dataOut[3]
.sym 64997 cores_0_io_dataAddrValid
.sym 64998 cores_0_io_dataOut[0]
.sym 64999 cores_1_io_dataOut[0]
.sym 65007 clk_$glb_clk
.sym 65009 dataMem[1][3]
.sym 65013 dataMem[1][31]
.sym 65015 dataMem[1][1]
.sym 65025 data[4]
.sym 65026 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65031 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65033 data[1]
.sym 65039 data[21]
.sym 65040 dataMem[1][21]
.sym 65043 data[3]
.sym 65072 cores_1.fsm_data[3]
.sym 65079 cores_1.fsm_data[2]
.sym 65083 cores_1.fsm_data[3]
.sym 65102 cores_1.fsm_data[2]
.sym 65129 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 65130 clk_$glb_clk
.sym 65131 reset_$glb_sr
.sym 65133 data[21]
.sym 65134 data[31]
.sym 65135 data[3]
.sym 65138 data[1]
.sym 65146 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65158 cores_1.fsm_data[3]
.sym 65161 data[1]
.sym 65164 $abc$16344$new_n2066_
.sym 65165 cores_1.fsm_data[2]
.sym 65184 dataOut[3]
.sym 65189 dataOut[36]
.sym 65190 dataOut[21]
.sym 65191 dataOut[31]
.sym 65200 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65206 dataOut[3]
.sym 65220 dataOut[31]
.sym 65226 dataOut[21]
.sym 65232 dataOut[36]
.sym 65252 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65253 clk_$glb_clk
.sym 65256 dataMem[1][37]
.sym 65261 dataMem[1][36]
.sym 65271 cores_1.fsm_data[18]
.sym 65275 cores_1.fsm_data[34]
.sym 65276 data[21]
.sym 65278 data[31]
.sym 65282 dataAddr
.sym 65284 dataMem[0][36]
.sym 65286 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 65297 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 65299 data[39]
.sym 65304 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 65309 $abc$16344$new_n2066_
.sym 65314 $abc$16344$new_n2111_
.sym 65321 data[37]
.sym 65324 $abc$16344$new_n2066_
.sym 65335 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 65336 $abc$16344$new_n2111_
.sym 65337 $abc$16344$new_n2066_
.sym 65338 data[37]
.sym 65365 $abc$16344$new_n2066_
.sym 65366 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 65367 $abc$16344$new_n2111_
.sym 65368 data[39]
.sym 65375 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 65376 clk_$glb_clk
.sym 65379 data[37]
.sym 65380 data[75]
.sym 65382 data[28]
.sym 65383 data[36]
.sym 65394 dataOut[32]
.sym 65396 dataOut[38]
.sym 65401 dataOut[36]
.sym 65403 cores_1_io_dataOut[52]
.sym 65410 dataOut[98]
.sym 65411 cores_0.fsm_data[39]
.sym 65420 dataOut[28]
.sym 65425 dataOut[37]
.sym 65426 dataOut[75]
.sym 65430 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65432 dataOut[52]
.sym 65455 dataOut[75]
.sym 65466 dataOut[52]
.sym 65490 dataOut[37]
.sym 65496 dataOut[28]
.sym 65498 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65499 clk_$glb_clk
.sym 65501 dataMem[1][28]
.sym 65502 dataMem[1][51]
.sym 65505 dataMem[1][52]
.sym 65506 dataMem[1][53]
.sym 65507 dataMem[1][75]
.sym 65511 cores_1_io_dataOut[2]
.sym 65514 data[39]
.sym 65515 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65516 cores_0.fsm_data[43]
.sym 65517 data[34]
.sym 65518 cores_0.fsm_data[34]
.sym 65521 dataOut[37]
.sym 65525 data[75]
.sym 65526 dataMem[0][52]
.sym 65536 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65544 cores_0_io_dataOut[52]
.sym 65545 cores_1_io_dataOut[47]
.sym 65550 cores_0_io_dataAddrValid
.sym 65551 cores_1_io_dataOut[28]
.sym 65553 cores_0_io_dataOut[47]
.sym 65555 cores_1_io_dataOut[75]
.sym 65556 cores_0_io_dataOut[75]
.sym 65561 cores_1.fsm_data[37]
.sym 65563 cores_1_io_dataOut[52]
.sym 65564 cores_1.fsm_data[38]
.sym 65568 cores_1.fsm_data[39]
.sym 65571 cores_1.fsm_data[36]
.sym 65572 cores_0_io_dataOut[28]
.sym 65576 cores_1_io_dataOut[47]
.sym 65577 cores_0_io_dataOut[47]
.sym 65578 cores_0_io_dataAddrValid
.sym 65581 cores_0_io_dataOut[28]
.sym 65582 cores_1_io_dataOut[28]
.sym 65583 cores_0_io_dataAddrValid
.sym 65605 cores_0_io_dataAddrValid
.sym 65606 cores_0_io_dataOut[52]
.sym 65607 cores_1_io_dataOut[52]
.sym 65611 cores_1.fsm_data[38]
.sym 65612 cores_1.fsm_data[37]
.sym 65613 cores_1.fsm_data[36]
.sym 65614 cores_1.fsm_data[39]
.sym 65617 cores_0_io_dataOut[75]
.sym 65618 cores_1_io_dataOut[75]
.sym 65619 cores_0_io_dataAddrValid
.sym 65622 clk_$glb_clk
.sym 65624 cores_1_io_dataOut[62]
.sym 65625 cores_1_io_dataOut[51]
.sym 65629 cores_1_io_dataOut[67]
.sym 65630 cores_1_io_dataOut[49]
.sym 65631 cores_1_io_dataOut[48]
.sym 65636 dataOut[47]
.sym 65637 cores_1.fsm_data[26]
.sym 65638 cores_0.fsm_data[48]
.sym 65640 cores_1.fsm_data[39]
.sym 65641 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65643 cores_1_io_dataOut[75]
.sym 65646 data[85]
.sym 65652 dataMem[1][52]
.sym 65654 dataMem[1][53]
.sym 65672 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 65674 cores_1.fsm_data[43]
.sym 65676 cores_1.fsm_data[42]
.sym 65677 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 65679 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[9]_new_inv_
.sym 65681 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[3]_new_inv_
.sym 65682 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[10]_new_inv_
.sym 65683 cores_1.fsm_data[47]
.sym 65685 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[42]
.sym 65686 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[2]_new_inv_
.sym 65689 cores_1.fsm_data[41]
.sym 65690 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 65691 cores_1.dataIncDec
.sym 65693 cores_1.fsm_data[40]
.sym 65694 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[11]_new_inv_
.sym 65696 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[8]_new_inv_
.sym 65704 cores_1.fsm_data[40]
.sym 65705 cores_1.fsm_data[42]
.sym 65706 cores_1.fsm_data[41]
.sym 65707 cores_1.fsm_data[43]
.sym 65713 cores_1.fsm_data[41]
.sym 65717 cores_1.fsm_data[47]
.sym 65722 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[42]
.sym 65723 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 65725 cores_1.dataIncDec
.sym 65728 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[9]_new_inv_
.sym 65729 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[11]_new_inv_
.sym 65730 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[10]_new_inv_
.sym 65731 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[8]_new_inv_
.sym 65740 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[2]_new_inv_
.sym 65741 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 65742 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 65743 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[3]_new_inv_
.sym 65744 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 65745 clk_$glb_clk
.sym 65746 reset_$glb_sr
.sym 65749 data[52]
.sym 65751 data[53]
.sym 65753 data[51]
.sym 65757 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 65758 data[86]
.sym 65760 cores_1_io_dataOut[49]
.sym 65761 cores_0.fsm_data[49]
.sym 65762 cores_1.fsm_data[48]
.sym 65763 dataOut[41]
.sym 65764 cores_1_io_dataOut[48]
.sym 65765 cores_1_io_dataOut[41]
.sym 65766 data[48]
.sym 65768 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 65774 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 65776 cores_1.dataIncDec
.sym 65777 cores_1.dataIncDec
.sym 65779 cores_1.fsm_data[67]
.sym 65782 dataAddr
.sym 65789 $abc$16344$techmap\cores_1.$procmux$269_Y[53]_new_inv_
.sym 65790 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[53]
.sym 65797 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 65798 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 65799 $abc$16344$techmap\cores_1.$procmux$269_Y[49]_new_inv_
.sym 65800 cores_1.dataIncDec
.sym 65801 data[60]
.sym 65802 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65803 data[49]
.sym 65804 data[67]
.sym 65808 data[53]
.sym 65812 $abc$16344$techmap\cores_1.$procmux$269_Y[62]_new_inv_
.sym 65813 $abc$16344$techmap\cores_1.$procmux$269_Y[67]_new_inv_
.sym 65814 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[53]
.sym 65815 data[62]
.sym 65816 $abc$16344$techmap\cores_1.$procmux$269_Y[60]_new_inv_
.sym 65821 $abc$16344$techmap\cores_1.$procmux$269_Y[67]_new_inv_
.sym 65822 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65823 data[67]
.sym 65827 cores_1.dataIncDec
.sym 65829 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[53]
.sym 65830 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[53]
.sym 65839 cores_1.dataIncDec
.sym 65840 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 65841 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 65846 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65847 data[62]
.sym 65848 $abc$16344$techmap\cores_1.$procmux$269_Y[62]_new_inv_
.sym 65851 $abc$16344$techmap\cores_1.$procmux$269_Y[60]_new_inv_
.sym 65853 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65854 data[60]
.sym 65857 data[49]
.sym 65859 $abc$16344$techmap\cores_1.$procmux$269_Y[49]_new_inv_
.sym 65860 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65863 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65865 $abc$16344$techmap\cores_1.$procmux$269_Y[53]_new_inv_
.sym 65866 data[53]
.sym 65867 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 65868 clk_$glb_clk
.sym 65870 cores_0_io_dataOut[60]
.sym 65872 cores_0_io_dataOut[72]
.sym 65874 cores_0_io_dataOut[2]
.sym 65875 cores_0_io_dataOut[66]
.sym 65876 cores_0_io_dataOut[62]
.sym 65882 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65883 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 65886 data[65]
.sym 65888 data[60]
.sym 65890 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 65891 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 65892 dataOut[47]
.sym 65893 data[52]
.sym 65894 dataOut[98]
.sym 65918 cores_1.fsm_data[42]
.sym 65924 cores_1.fsm_data[60]
.sym 65951 cores_1.fsm_data[60]
.sym 65959 cores_1.fsm_data[42]
.sym 65990 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 65991 clk_$glb_clk
.sym 65992 reset_$glb_sr
.sym 65993 dataOut[60]
.sym 65994 dataOut[66]
.sym 65995 dataOut[65]
.sym 65998 dataOut[72]
.sym 65999 dataOut[98]
.sym 66000 dataOut[83]
.sym 66009 dataMem[0][65]
.sym 66010 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 66014 cores_0.fsm_data[66]
.sym 66015 cores_0.fsm_data[62]
.sym 66017 data[75]
.sym 66018 cores_1_io_dataOut[42]
.sym 66020 dataOut[72]
.sym 66021 cores_0_io_dataOut[2]
.sym 66028 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66037 cores_1.fsm_data[75]
.sym 66039 cores_1.fsm_data[87]
.sym 66040 cores_1.fsm_data[65]
.sym 66043 cores_1.fsm_data[66]
.sym 66048 cores_1.fsm_data[72]
.sym 66050 cores_1.fsm_data[83]
.sym 66056 cores_1.fsm_data[61]
.sym 66059 cores_1.fsm_data[98]
.sym 66068 cores_1.fsm_data[75]
.sym 66074 cores_1.fsm_data[98]
.sym 66081 cores_1.fsm_data[65]
.sym 66088 cores_1.fsm_data[61]
.sym 66093 cores_1.fsm_data[66]
.sym 66097 cores_1.fsm_data[87]
.sym 66106 cores_1.fsm_data[72]
.sym 66112 cores_1.fsm_data[83]
.sym 66113 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 66114 clk_$glb_clk
.sym 66115 reset_$glb_sr
.sym 66120 cores_1_io_dataOut[76]
.sym 66123 cores_1_io_dataOut[85]
.sym 66128 dataOut[85]
.sym 66129 data[72]
.sym 66133 dataOut[83]
.sym 66134 dataOut[94]
.sym 66138 dataAddr
.sym 66140 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 66141 data[76]
.sym 66142 cores_1.fsm_data[61]
.sym 66145 cores_1.fsm_data[94]
.sym 66148 dataMem[1][69]
.sym 66157 data[76]
.sym 66160 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66162 data[77]
.sym 66163 $abc$16344$techmap\cores_1.$procmux$269_Y[77]_new_inv_
.sym 66167 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 66168 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66171 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 66173 $abc$16344$techmap\cores_1.$procmux$269_Y[76]_new_inv_
.sym 66174 $abc$16344$techmap\cores_1.$procmux$269_Y[75]_new_inv_
.sym 66175 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[73]
.sym 66177 data[75]
.sym 66179 data[73]
.sym 66181 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[76]
.sym 66182 cores_1.dataIncDec
.sym 66183 data[72]
.sym 66185 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 66186 $abc$16344$techmap\cores_1.$procmux$269_Y[73]_new_inv_
.sym 66190 cores_1.dataIncDec
.sym 66191 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[76]
.sym 66193 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 66196 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66197 $abc$16344$techmap\cores_1.$procmux$269_Y[77]_new_inv_
.sym 66198 data[77]
.sym 66202 data[76]
.sym 66203 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66204 $abc$16344$techmap\cores_1.$procmux$269_Y[76]_new_inv_
.sym 66208 $abc$16344$techmap\cores_1.$procmux$269_Y[75]_new_inv_
.sym 66210 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66211 data[75]
.sym 66221 cores_1.dataIncDec
.sym 66222 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 66223 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[73]
.sym 66227 data[72]
.sym 66228 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66229 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 66233 $abc$16344$techmap\cores_1.$procmux$269_Y[73]_new_inv_
.sym 66234 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66235 data[73]
.sym 66236 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 66237 clk_$glb_clk
.sym 66240 data[69]
.sym 66241 data[102]
.sym 66243 data[96]
.sym 66253 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 66255 cores_1.fsm_data[77]
.sym 66258 data[77]
.sym 66259 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 66260 data[93]
.sym 66263 cores_1.dataIncDec
.sym 66265 data[109]
.sym 66266 dataAddr
.sym 66267 cores_1_io_dataOut[76]
.sym 66268 cores_1.dataIncDec
.sym 66269 data[72]
.sym 66274 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 66282 data[82]
.sym 66284 data[94]
.sym 66285 cores_1.fsm_data[82]
.sym 66288 $abc$16344$techmap\cores_1.$procmux$269_Y[81]_new_inv_
.sym 66289 $abc$16344$techmap\cores_1.$procmux$269_Y[86]_new_inv_
.sym 66293 $abc$16344$techmap\cores_1.$procmux$269_Y[82]_new_inv_
.sym 66294 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66301 cores_1.fsm_data[80]
.sym 66303 data[86]
.sym 66306 $abc$16344$techmap\cores_1.$procmux$269_Y[94]_new_inv_
.sym 66307 cores_1.fsm_data[81]
.sym 66309 data[81]
.sym 66311 cores_1.fsm_data[83]
.sym 66313 data[94]
.sym 66314 $abc$16344$techmap\cores_1.$procmux$269_Y[94]_new_inv_
.sym 66316 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66319 cores_1.fsm_data[80]
.sym 66320 cores_1.fsm_data[81]
.sym 66321 cores_1.fsm_data[82]
.sym 66322 cores_1.fsm_data[83]
.sym 66331 $abc$16344$techmap\cores_1.$procmux$269_Y[81]_new_inv_
.sym 66332 data[81]
.sym 66333 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66343 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66344 data[82]
.sym 66346 $abc$16344$techmap\cores_1.$procmux$269_Y[82]_new_inv_
.sym 66349 $abc$16344$techmap\cores_1.$procmux$269_Y[86]_new_inv_
.sym 66350 data[86]
.sym 66352 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66359 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664_$glb_ce
.sym 66360 clk_$glb_clk
.sym 66362 cores_0_io_dataOut[111]
.sym 66363 cores_0_io_dataOut[109]
.sym 66366 cores_0_io_dataOut[101]
.sym 66376 data[82]
.sym 66378 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 66380 data[94]
.sym 66382 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66384 data[80]
.sym 66385 data[102]
.sym 66387 cores_1.dataIncDec
.sym 66388 dataOut[73]
.sym 66389 cores_1.fsm_data[79]
.sym 66393 cores_1.fsm_data[82]
.sym 66395 cores_0_io_dataOut[111]
.sym 66397 dataMem[1][96]
.sym 66403 cores_1.fsm_data[94]
.sym 66404 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[20]_new_inv_
.sym 66408 cores_1.fsm_data[91]
.sym 66411 cores_1.fsm_data[88]
.sym 66412 cores_1.fsm_data[90]
.sym 66414 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[22]_new_inv_
.sym 66415 cores_1.fsm_data[93]
.sym 66416 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 66418 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[23]_new_inv_
.sym 66420 cores_1.fsm_data[92]
.sym 66425 data[109]
.sym 66426 $abc$16344$new_n2111_
.sym 66429 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[21]_new_inv_
.sym 66430 cores_1.fsm_data[89]
.sym 66432 cores_1.fsm_data[95]
.sym 66433 $abc$16344$new_n2066_
.sym 66454 cores_1.fsm_data[88]
.sym 66455 cores_1.fsm_data[89]
.sym 66456 cores_1.fsm_data[91]
.sym 66457 cores_1.fsm_data[90]
.sym 66460 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[23]_new_inv_
.sym 66461 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[20]_new_inv_
.sym 66462 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[22]_new_inv_
.sym 66463 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[21]_new_inv_
.sym 66466 $abc$16344$new_n2111_
.sym 66467 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 66468 $abc$16344$new_n2066_
.sym 66469 data[109]
.sym 66478 cores_1.fsm_data[93]
.sym 66479 cores_1.fsm_data[94]
.sym 66480 cores_1.fsm_data[92]
.sym 66481 cores_1.fsm_data[95]
.sym 66482 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10083_$glb_ce
.sym 66483 clk_$glb_clk
.sym 66485 cores_1_io_dataOut[93]
.sym 66487 cores_1_io_dataOut[82]
.sym 66488 cores_1_io_dataOut[109]
.sym 66491 cores_1_io_dataOut[101]
.sym 66492 cores_1_io_dataOut[91]
.sym 66500 data[101]
.sym 66502 dataOut[96]
.sym 66503 dataOut[42]
.sym 66504 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 66508 data[93]
.sym 66509 cores_0_io_dataOut[79]
.sym 66510 cores_0_io_dataOut[95]
.sym 66511 cores_1_io_dataOut[42]
.sym 66512 $abc$16344$new_n2111_
.sym 66513 cores_0_io_dataOut[2]
.sym 66515 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66519 cores_0_io_dataOut[42]
.sym 66520 cores_0.fsm_data[101]
.sym 66529 cores_1.fsm_data[73]
.sym 66537 cores_1.fsm_data[100]
.sym 66541 cores_1.fsm_data[77]
.sym 66542 cores_1.fsm_data[89]
.sym 66546 cores_1.fsm_data[95]
.sym 66549 cores_1.fsm_data[79]
.sym 66551 cores_1.fsm_data[106]
.sym 66557 cores_1.fsm_data[111]
.sym 66559 cores_1.fsm_data[111]
.sym 66568 cores_1.fsm_data[106]
.sym 66574 cores_1.fsm_data[79]
.sym 66580 cores_1.fsm_data[89]
.sym 66585 cores_1.fsm_data[77]
.sym 66592 cores_1.fsm_data[100]
.sym 66596 cores_1.fsm_data[73]
.sym 66604 cores_1.fsm_data[95]
.sym 66605 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 66606 clk_$glb_clk
.sym 66607 reset_$glb_sr
.sym 66608 dataMem[1][102]
.sym 66611 dataMem[1][42]
.sym 66613 dataMem[1][96]
.sym 66614 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 66615 dataMem[1][69]
.sym 66616 cores_1_io_dataOut[77]
.sym 66621 data[91]
.sym 66622 cores_1_io_dataOut[100]
.sym 66624 dataOut[101]
.sym 66628 dataOut[100]
.sym 66630 dataAddr
.sym 66632 cores_1.fsm_data[95]
.sym 66633 cores_1.fsm_data[93]
.sym 66635 cores_1.fsm_data[91]
.sym 66636 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 66637 $PACKER_VCC_NET
.sym 66639 dataMem[1][69]
.sym 66640 data[76]
.sym 66643 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66651 cores_1_io_dataOut[79]
.sym 66653 cores_1_io_dataOut[69]
.sym 66655 cores_1_io_dataOut[73]
.sym 66656 cores_0_io_dataOut[73]
.sym 66657 cores_1_io_dataOut[111]
.sym 66658 cores_1_io_dataOut[106]
.sym 66659 cores_0_io_dataOut[106]
.sym 66662 cores_0_io_dataOut[69]
.sym 66664 cores_1_io_dataOut[95]
.sym 66665 cores_0_io_dataOut[111]
.sym 66668 cores_0_io_dataAddrValid
.sym 66669 cores_0_io_dataOut[79]
.sym 66670 cores_0_io_dataOut[95]
.sym 66671 cores_1_io_dataOut[42]
.sym 66673 cores_0_io_dataOut[2]
.sym 66678 cores_1_io_dataOut[2]
.sym 66679 cores_0_io_dataOut[42]
.sym 66683 cores_0_io_dataAddrValid
.sym 66684 cores_1_io_dataOut[2]
.sym 66685 cores_0_io_dataOut[2]
.sym 66688 cores_0_io_dataAddrValid
.sym 66690 cores_0_io_dataOut[73]
.sym 66691 cores_1_io_dataOut[73]
.sym 66694 cores_0_io_dataOut[69]
.sym 66695 cores_0_io_dataAddrValid
.sym 66696 cores_1_io_dataOut[69]
.sym 66700 cores_0_io_dataAddrValid
.sym 66701 cores_1_io_dataOut[95]
.sym 66702 cores_0_io_dataOut[95]
.sym 66707 cores_0_io_dataOut[106]
.sym 66708 cores_1_io_dataOut[106]
.sym 66709 cores_0_io_dataAddrValid
.sym 66712 cores_0_io_dataAddrValid
.sym 66713 cores_0_io_dataOut[79]
.sym 66715 cores_1_io_dataOut[79]
.sym 66718 cores_1_io_dataOut[42]
.sym 66719 cores_0_io_dataOut[42]
.sym 66721 cores_0_io_dataAddrValid
.sym 66724 cores_0_io_dataAddrValid
.sym 66726 cores_1_io_dataOut[111]
.sym 66727 cores_0_io_dataOut[111]
.sym 66729 clk_$glb_clk
.sym 66731 cores_0_io_dataOut[117]
.sym 66745 cores_0_io_dataOut[106]
.sym 66747 dataMem[1][101]
.sym 66749 dataOut[96]
.sym 66751 dataOut[95]
.sym 66752 cores_0_io_dataOut[73]
.sym 66755 cores_1.dataIncDec
.sym 66759 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 66764 cores_1_io_dataOut[76]
.sym 66765 data[107]
.sym 66766 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 66775 $abc$16344$new_n2137_
.sym 66778 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 66784 cores_1.fsm_data[69]
.sym 66785 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[5]_new_inv_
.sym 66786 $abc$16344$new_n2181_
.sym 66787 cores_1.fsm_data[81]
.sym 66789 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[7]_new_inv_
.sym 66792 cores_1.fsm_data[107]
.sym 66793 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[6]_new_inv_
.sym 66801 cores_1.fsm_data[117]
.sym 66805 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[5]_new_inv_
.sym 66806 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[6]_new_inv_
.sym 66807 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 66808 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[7]_new_inv_
.sym 66812 cores_1.fsm_data[81]
.sym 66823 $abc$16344$new_n2181_
.sym 66825 $abc$16344$new_n2137_
.sym 66830 cores_1.fsm_data[69]
.sym 66836 cores_1.fsm_data[117]
.sym 66850 cores_1.fsm_data[107]
.sym 66851 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 66852 clk_$glb_clk
.sym 66853 reset_$glb_sr
.sym 66856 dataOut[107]
.sym 66857 cores_1.dataIncEnable
.sym 66859 dataOut[76]
.sym 66860 cores_1.dataIncDec
.sym 66867 data[117]
.sym 66868 cores_1_io_dataOut[117]
.sym 66870 data[116]
.sym 66872 dataAddr
.sym 66878 cores_1.fsm_data[107]
.sym 66880 dataOut[73]
.sym 66881 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 66883 cores_1.dataIncDec
.sym 66885 cores_0_io_dataAddrValid
.sym 66886 dataOut[120]
.sym 66897 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 66898 dataOut[118]
.sym 66899 dataOut[123]
.sym 66903 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 66905 dataOut[114]
.sym 66906 $abc$16344$new_n2195_
.sym 66908 dataOut[108]
.sym 66909 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 66911 $abc$16344$new_n2194_
.sym 66914 cores_1.dataIncEnable
.sym 66915 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 66917 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 66922 cores_1.dataIncEnable
.sym 66925 $abc$16344$new_n2181_
.sym 66926 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 66929 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 66930 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 66931 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 66936 dataOut[118]
.sym 66942 dataOut[108]
.sym 66946 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 66947 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 66948 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 66949 cores_1.dataIncEnable
.sym 66954 dataOut[123]
.sym 66960 dataOut[114]
.sym 66964 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 66965 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 66966 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 66967 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 66970 $abc$16344$new_n2181_
.sym 66971 $abc$16344$new_n2194_
.sym 66972 cores_1.dataIncEnable
.sym 66973 $abc$16344$new_n2195_
.sym 66974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 66975 clk_$glb_clk
.sym 66977 dataMem[0][107]
.sym 66978 $abc$16344$new_n2764_
.sym 66979 dataMem[0][120]
.sym 66980 dataMem[0][76]
.sym 66981 dataMem[0][73]
.sym 66983 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 66984 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 66990 cores_1.dataIncDec
.sym 66991 dataMem[0][114]
.sym 67004 cores_1._zz_10_
.sym 67005 dataWriteAck
.sym 67012 cores_1.fsm_stateNext[2]
.sym 67018 dataMem[1][107]
.sym 67019 $abc$16344$new_n2183_
.sym 67020 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 67021 cores_1.fsm_stateReg[1]
.sym 67022 dataMem[0][123]
.sym 67024 cores_1.fsm_stateReg[0]
.sym 67025 cores_1.fsm_stateReg[2]
.sym 67027 $abc$16344$new_n2189_
.sym 67028 dataAddr
.sym 67029 $abc$16344$new_n2137_
.sym 67030 dataMem[1][123]
.sym 67031 dataWriteAck
.sym 67032 $abc$16344$new_n2181_
.sym 67033 cores_1.fsm_stateReg[3]
.sym 67034 dataMem[0][107]
.sym 67036 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 67038 dataMem[0][73]
.sym 67040 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 67044 dataMem[1][73]
.sym 67048 $abc$16344$new_n2198_
.sym 67052 dataMem[1][73]
.sym 67053 dataMem[0][73]
.sym 67054 dataAddr
.sym 67063 cores_1.fsm_stateReg[0]
.sym 67064 cores_1.fsm_stateReg[2]
.sym 67065 cores_1.fsm_stateReg[3]
.sym 67066 cores_1.fsm_stateReg[1]
.sym 67069 $abc$16344$new_n2198_
.sym 67070 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 67072 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 67075 dataMem[0][123]
.sym 67076 dataMem[1][123]
.sym 67078 dataAddr
.sym 67082 dataMem[1][107]
.sym 67083 dataAddr
.sym 67084 dataMem[0][107]
.sym 67087 dataWriteAck
.sym 67088 $abc$16344$new_n2183_
.sym 67089 cores_1.fsm_stateReg[0]
.sym 67090 cores_1.fsm_stateReg[1]
.sym 67094 $abc$16344$new_n2137_
.sym 67095 $abc$16344$new_n2181_
.sym 67096 $abc$16344$new_n2189_
.sym 67097 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 67098 clk_$glb_clk
.sym 67099 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 67101 cores_1.op[0]
.sym 67102 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[2]
.sym 67103 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13209
.sym 67104 cores_1.op[2]
.sym 67105 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 67106 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 67107 cores_1.op[1]
.sym 67120 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 67122 dataMem[1][107]
.sym 67127 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 67129 $PACKER_VCC_NET
.sym 67143 cores_1.fsm_stateReg[2]
.sym 67147 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 67148 $abc$16344$new_n2199_
.sym 67151 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 67152 cores_1.fsm_stateReg[3]
.sym 67155 $abc$16344$new_n2190_
.sym 67156 cores_1.fsm_stateNext[1]
.sym 67157 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 67160 cores_1.fsm_stateReg[1]
.sym 67166 $abc$16344$new_n2183_
.sym 67171 cores_1.fsm_stateReg[0]
.sym 67172 cores_1.fsm_stateNext[2]
.sym 67174 cores_1.fsm_stateReg[2]
.sym 67175 cores_1.fsm_stateReg[1]
.sym 67176 cores_1.fsm_stateReg[3]
.sym 67177 cores_1.fsm_stateReg[0]
.sym 67181 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 67182 $abc$16344$new_n2190_
.sym 67183 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 67186 cores_1.fsm_stateReg[2]
.sym 67187 cores_1.fsm_stateReg[0]
.sym 67188 cores_1.fsm_stateReg[3]
.sym 67189 cores_1.fsm_stateReg[1]
.sym 67193 cores_1.fsm_stateNext[1]
.sym 67198 cores_1.fsm_stateReg[2]
.sym 67199 cores_1.fsm_stateReg[1]
.sym 67200 cores_1.fsm_stateReg[3]
.sym 67201 cores_1.fsm_stateReg[0]
.sym 67204 cores_1.fsm_stateReg[1]
.sym 67206 cores_1.fsm_stateReg[0]
.sym 67207 $abc$16344$new_n2183_
.sym 67211 $abc$16344$new_n2199_
.sym 67213 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 67216 $abc$16344$new_n2199_
.sym 67217 cores_1.fsm_stateNext[2]
.sym 67219 cores_1.fsm_stateNext[1]
.sym 67221 clk_$glb_clk
.sym 67222 reset_$glb_sr
.sym 67225 $abc$16344$new_n2762_
.sym 67226 cores_1_io_codeAddr[2]
.sym 67227 cores_1_io_codeAddr[1]
.sym 67228 $abc$16344$new_n2760_
.sym 67229 cores_1_io_codeAddr[0]
.sym 67230 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[1]
.sym 67233 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 67244 dataAddr
.sym 67266 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 67276 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 67279 dataWriteEnable
.sym 67282 dataWriteAck
.sym 67285 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 67311 dataWriteEnable
.sym 67339 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 67340 dataWriteAck
.sym 67341 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 67342 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 67344 clk_$glb_clk
.sym 67345 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 67350 state[3]
.sym 67360 dataAddr
.sym 67371 dataWriteAck
.sym 67394 data[2]
.sym 67400 state[2]
.sym 67452 data[2]
.sym 67453 state[2]
.sym 67467 clk_$glb_clk
.sym 67468 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 67471 LED4
.sym 67515 state[2]
.sym 67528 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 67531 dataWriteAck
.sym 67558 state[2]
.sym 67587 dataWriteAck
.sym 67589 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 67590 clk_$glb_clk
.sym 67591 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 68036 LEDR_N
.sym 68047 LEDR_N
.sym 68193 dataMem[0][4]
.sym 68230 LED5
.sym 68237 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 68273 state[4]
.sym 68293 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 68338 state[4]
.sym 68345 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 68346 clk_$glb_clk
.sym 68347 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 68348 _zz_7_[3]
.sym 68350 _zz_7_[2]
.sym 68351 _zz_7_[0]
.sym 68352 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$1261[0]_new_inv_
.sym 68353 _zz_7_[1]
.sym 68355 $abc$16344$add$BrainStem.v:861$158_Y[1]
.sym 68366 dataOut[4]
.sym 68378 _zz_3_
.sym 68390 data[4]
.sym 68420 state[4]
.sym 68466 data[4]
.sym 68467 state[4]
.sym 68469 clk_$glb_clk
.sym 68470 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 68473 $abc$16344$add$BrainStem.v:861$158_Y[2]
.sym 68474 $abc$16344$add$BrainStem.v:861$158_Y[3]
.sym 68475 $abc$16344$add$BrainStem.v:861$158_Y[4]
.sym 68476 $abc$16344$add$BrainStem.v:861$158_Y[5]
.sym 68477 $abc$16344$add$BrainStem.v:861$158_Y[6]
.sym 68478 $abc$16344$add$BrainStem.v:861$158_Y[7]
.sym 68481 cores_0_io_dataAddrValid
.sym 68486 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 68488 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 68491 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 68494 data[4]
.sym 68495 cores_0_io_dataOut[20]
.sym 68506 $abc$16344$new_n2339_
.sym 68513 $abc$16344$new_n2339_
.sym 68515 _zz_3_
.sym 68516 $abc$16344$new_n2342_
.sym 68519 _zz_7_[10]
.sym 68520 _zz_7_[7]
.sym 68524 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$1261[0]_new_inv_
.sym 68525 _zz_7_[4]
.sym 68526 _zz_7_[8]
.sym 68527 $abc$16344$new_n2337_
.sym 68530 $abc$16344$new_n2340_
.sym 68532 $abc$16344$add$BrainStem.v:861$158_Y[4]
.sym 68533 $abc$16344$add$BrainStem.v:861$158_Y[5]
.sym 68534 _zz_7_[6]
.sym 68535 $abc$16344$add$BrainStem.v:861$158_Y[7]
.sym 68537 _zz_7_[5]
.sym 68540 $abc$16344$new_n2338_
.sym 68542 $abc$16344$add$BrainStem.v:861$158_Y[6]
.sym 68545 $abc$16344$new_n2337_
.sym 68546 $abc$16344$add$BrainStem.v:861$158_Y[7]
.sym 68548 _zz_3_
.sym 68551 $abc$16344$add$BrainStem.v:861$158_Y[5]
.sym 68553 _zz_3_
.sym 68554 $abc$16344$new_n2337_
.sym 68557 _zz_7_[6]
.sym 68558 _zz_7_[10]
.sym 68559 _zz_7_[4]
.sym 68560 _zz_7_[7]
.sym 68569 $abc$16344$new_n2340_
.sym 68570 $abc$16344$new_n2339_
.sym 68572 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$1261[0]_new_inv_
.sym 68576 $abc$16344$new_n2337_
.sym 68577 _zz_3_
.sym 68578 $abc$16344$add$BrainStem.v:861$158_Y[4]
.sym 68581 $abc$16344$new_n2337_
.sym 68582 _zz_3_
.sym 68584 $abc$16344$add$BrainStem.v:861$158_Y[6]
.sym 68587 _zz_7_[8]
.sym 68588 $abc$16344$new_n2342_
.sym 68589 $abc$16344$new_n2338_
.sym 68590 _zz_7_[5]
.sym 68592 clk_$glb_clk
.sym 68593 reset_$glb_sr
.sym 68594 $abc$16344$add$BrainStem.v:861$158_Y[8]
.sym 68595 $abc$16344$add$BrainStem.v:861$158_Y[9]
.sym 68596 $abc$16344$add$BrainStem.v:861$158_Y[10]
.sym 68597 $abc$16344$add$BrainStem.v:861$158_Y[11]
.sym 68598 $abc$16344$add$BrainStem.v:861$158_Y[12]
.sym 68599 $abc$16344$add$BrainStem.v:861$158_Y[13]
.sym 68600 $abc$16344$add$BrainStem.v:861$158_Y[14]
.sym 68601 $abc$16344$add$BrainStem.v:861$158_Y[15]
.sym 68620 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 68629 $abc$16344$new_n2337_
.sym 68644 _zz_7_[13]
.sym 68645 _zz_7_[14]
.sym 68648 _zz_7_[15]
.sym 68650 $abc$16344$new_n2337_
.sym 68651 $abc$16344$add$BrainStem.v:861$158_Y[8]
.sym 68654 _zz_3_
.sym 68656 $abc$16344$add$BrainStem.v:861$158_Y[13]
.sym 68658 $abc$16344$add$BrainStem.v:861$158_Y[15]
.sym 68659 _zz_7_[9]
.sym 68660 $abc$16344$add$BrainStem.v:861$158_Y[9]
.sym 68661 $abc$16344$add$BrainStem.v:861$158_Y[10]
.sym 68665 $abc$16344$add$BrainStem.v:861$158_Y[14]
.sym 68668 $abc$16344$new_n2337_
.sym 68669 _zz_3_
.sym 68670 $abc$16344$add$BrainStem.v:861$158_Y[9]
.sym 68674 _zz_3_
.sym 68675 $abc$16344$new_n2337_
.sym 68676 $abc$16344$add$BrainStem.v:861$158_Y[13]
.sym 68680 $abc$16344$new_n2337_
.sym 68681 _zz_3_
.sym 68683 $abc$16344$add$BrainStem.v:861$158_Y[14]
.sym 68687 $abc$16344$new_n2337_
.sym 68688 _zz_3_
.sym 68692 _zz_7_[13]
.sym 68693 _zz_7_[14]
.sym 68694 _zz_7_[15]
.sym 68695 _zz_7_[9]
.sym 68698 _zz_3_
.sym 68699 $abc$16344$new_n2337_
.sym 68700 $abc$16344$add$BrainStem.v:861$158_Y[15]
.sym 68704 $abc$16344$new_n2337_
.sym 68706 $abc$16344$add$BrainStem.v:861$158_Y[8]
.sym 68707 _zz_3_
.sym 68710 $abc$16344$add$BrainStem.v:861$158_Y[10]
.sym 68712 _zz_3_
.sym 68713 $abc$16344$new_n2337_
.sym 68715 clk_$glb_clk
.sym 68716 reset_$glb_sr
.sym 68717 $abc$16344$add$BrainStem.v:861$158_Y[16]
.sym 68718 _zz_7_[17]
.sym 68719 _zz_7_[16]
.sym 68721 _zz_7_[12]
.sym 68722 $abc$16344$new_n2339_
.sym 68723 _zz_7_[11]
.sym 68747 dataOut[1]
.sym 68785 cores_0.fsm_data[20]
.sym 68791 cores_0.fsm_data[20]
.sym 68837 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 68838 clk_$glb_clk
.sym 68839 reset_$glb_sr
.sym 68840 dataMem[0][0]
.sym 68846 dataMem[0][1]
.sym 68855 data[0]
.sym 68859 data[16]
.sym 68861 data[18]
.sym 68871 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 68872 cores_0_io_dataAddrValid
.sym 68899 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 68901 dataOut[31]
.sym 68907 dataOut[1]
.sym 68910 dataOut[3]
.sym 68914 dataOut[3]
.sym 68940 dataOut[31]
.sym 68953 dataOut[1]
.sym 68960 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 68961 clk_$glb_clk
.sym 68964 state[1]
.sym 68973 data[3]
.sym 68975 dataOut[0]
.sym 68982 dataMem[0][0]
.sym 68987 cores_0.fsm_data[2]
.sym 68994 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 68995 cores_0_io_dataOut[20]
.sym 68997 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 68998 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69004 dataMem[0][3]
.sym 69006 dataMem[0][31]
.sym 69007 dataMem[0][21]
.sym 69008 dataMem[1][31]
.sym 69010 dataMem[1][1]
.sym 69012 dataMem[1][3]
.sym 69015 dataMem[1][21]
.sym 69018 dataMem[0][1]
.sym 69027 dataAddr
.sym 69031 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69043 dataMem[0][21]
.sym 69045 dataAddr
.sym 69046 dataMem[1][21]
.sym 69049 dataMem[1][31]
.sym 69050 dataAddr
.sym 69051 dataMem[0][31]
.sym 69055 dataAddr
.sym 69056 dataMem[0][3]
.sym 69057 dataMem[1][3]
.sym 69074 dataMem[0][1]
.sym 69075 dataMem[1][1]
.sym 69076 dataAddr
.sym 69083 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69084 clk_$glb_clk
.sym 69085 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 69089 dataOut[34]
.sym 69091 dataOut[32]
.sym 69092 dataOut[38]
.sym 69093 dataOut[20]
.sym 69100 data[26]
.sym 69108 cores_0.fsm_data[26]
.sym 69111 cores_1_io_dataOut[38]
.sym 69112 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 69114 cores_0.fsm_data[38]
.sym 69131 dataOut[36]
.sym 69145 dataOut[37]
.sym 69154 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69169 dataOut[37]
.sym 69196 dataOut[36]
.sym 69206 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69207 clk_$glb_clk
.sym 69210 cores_0_io_dataOut[47]
.sym 69211 cores_0_io_dataOut[43]
.sym 69212 cores_0_io_dataOut[38]
.sym 69214 cores_0_io_dataOut[51]
.sym 69215 cores_0_io_dataOut[34]
.sym 69216 cores_0_io_dataOut[41]
.sym 69222 cores_1_io_dataOut[32]
.sym 69226 dataOut[20]
.sym 69227 cores_0_io_dataOut[32]
.sym 69229 data[20]
.sym 69231 cores_1_io_dataOut[34]
.sym 69236 cores_0_io_dataOut[51]
.sym 69240 cores_0_io_dataOut[41]
.sym 69250 dataMem[1][28]
.sym 69251 dataMem[1][37]
.sym 69256 dataMem[1][75]
.sym 69257 dataAddr
.sym 69258 dataMem[0][75]
.sym 69259 dataMem[0][36]
.sym 69261 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69264 dataMem[1][36]
.sym 69265 dataMem[0][28]
.sym 69275 dataMem[0][37]
.sym 69289 dataMem[1][37]
.sym 69290 dataMem[0][37]
.sym 69291 dataAddr
.sym 69295 dataMem[1][75]
.sym 69296 dataAddr
.sym 69298 dataMem[0][75]
.sym 69307 dataMem[0][28]
.sym 69308 dataAddr
.sym 69309 dataMem[1][28]
.sym 69313 dataAddr
.sym 69314 dataMem[0][36]
.sym 69315 dataMem[1][36]
.sym 69329 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69330 clk_$glb_clk
.sym 69331 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 69332 cores_1_io_dataOut[38]
.sym 69336 cores_1_io_dataOut[26]
.sym 69337 cores_1_io_dataOut[39]
.sym 69346 data[36]
.sym 69347 data[34]
.sym 69352 cores_1.fsm_data[32]
.sym 69355 cores_0.fsm_data[41]
.sym 69356 cores_0_io_dataOut[43]
.sym 69364 cores_1.fsm_data[51]
.sym 69366 dataMem[1][51]
.sym 69374 dataOut[28]
.sym 69380 dataOut[75]
.sym 69386 dataOut[52]
.sym 69391 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69392 dataOut[51]
.sym 69397 dataOut[53]
.sym 69407 dataOut[28]
.sym 69414 dataOut[51]
.sym 69430 dataOut[52]
.sym 69436 dataOut[53]
.sym 69445 dataOut[75]
.sym 69452 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69453 clk_$glb_clk
.sym 69455 dataOut[53]
.sym 69456 dataOut[62]
.sym 69457 dataOut[67]
.sym 69458 dataOut[51]
.sym 69460 dataOut[41]
.sym 69461 dataOut[43]
.sym 69467 data[26]
.sym 69478 dataAddr
.sym 69481 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69484 dataOut[43]
.sym 69485 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69486 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69487 cores_0.fsm_data[2]
.sym 69502 cores_1.fsm_data[48]
.sym 69512 cores_1.fsm_data[67]
.sym 69516 cores_1.fsm_data[62]
.sym 69524 cores_1.fsm_data[51]
.sym 69526 cores_1.fsm_data[49]
.sym 69529 cores_1.fsm_data[62]
.sym 69537 cores_1.fsm_data[51]
.sym 69562 cores_1.fsm_data[67]
.sym 69568 cores_1.fsm_data[49]
.sym 69572 cores_1.fsm_data[48]
.sym 69575 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 69576 clk_$glb_clk
.sym 69577 reset_$glb_sr
.sym 69583 data[66]
.sym 69585 data[43]
.sym 69591 cores_0_io_dataOut[53]
.sym 69593 cores_0.fsm_data[53]
.sym 69594 cores_0.fsm_data[39]
.sym 69598 cores_1_io_dataOut[53]
.sym 69601 dataOut[67]
.sym 69603 cores_0_io_dataOut[62]
.sym 69604 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 69605 data[66]
.sym 69606 data[51]
.sym 69609 data[43]
.sym 69610 dataAddr
.sym 69619 dataMem[0][52]
.sym 69627 dataMem[1][52]
.sym 69629 dataMem[1][53]
.sym 69637 dataAddr
.sym 69638 dataMem[1][51]
.sym 69643 dataMem[0][53]
.sym 69645 dataMem[0][51]
.sym 69646 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69664 dataMem[0][52]
.sym 69665 dataMem[1][52]
.sym 69666 dataAddr
.sym 69677 dataMem[0][53]
.sym 69678 dataAddr
.sym 69679 dataMem[1][53]
.sym 69688 dataAddr
.sym 69689 dataMem[0][51]
.sym 69691 dataMem[1][51]
.sym 69698 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69699 clk_$glb_clk
.sym 69700 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 69701 dataMem[0][53]
.sym 69702 dataMem[0][43]
.sym 69703 dataMem[0][51]
.sym 69706 dataMem[0][65]
.sym 69707 dataMem[0][66]
.sym 69714 dataMem[1][43]
.sym 69725 cores_0_io_dataAddrValid
.sym 69728 cores_0.fsm_data[60]
.sym 69744 cores_0.fsm_data[60]
.sym 69747 cores_0.fsm_data[62]
.sym 69752 cores_0.fsm_data[66]
.sym 69759 cores_0.fsm_data[2]
.sym 69767 cores_0.fsm_data[72]
.sym 69775 cores_0.fsm_data[60]
.sym 69789 cores_0.fsm_data[72]
.sym 69800 cores_0.fsm_data[2]
.sym 69807 cores_0.fsm_data[66]
.sym 69814 cores_0.fsm_data[62]
.sym 69821 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 69822 clk_$glb_clk
.sym 69823 reset_$glb_sr
.sym 69828 dataOut[85]
.sym 69830 dataOut[94]
.sym 69865 cores_0_io_dataOut[60]
.sym 69867 cores_0_io_dataOut[72]
.sym 69870 cores_0_io_dataOut[66]
.sym 69872 cores_1_io_dataOut[83]
.sym 69873 cores_0_io_dataOut[83]
.sym 69874 cores_1_io_dataOut[98]
.sym 69875 cores_1_io_dataOut[65]
.sym 69877 cores_1_io_dataOut[66]
.sym 69879 cores_1_io_dataOut[72]
.sym 69882 cores_1_io_dataOut[60]
.sym 69885 cores_0_io_dataAddrValid
.sym 69889 cores_0_io_dataOut[98]
.sym 69892 cores_0_io_dataOut[65]
.sym 69898 cores_0_io_dataAddrValid
.sym 69899 cores_1_io_dataOut[60]
.sym 69900 cores_0_io_dataOut[60]
.sym 69904 cores_1_io_dataOut[66]
.sym 69906 cores_0_io_dataOut[66]
.sym 69907 cores_0_io_dataAddrValid
.sym 69910 cores_0_io_dataOut[65]
.sym 69912 cores_0_io_dataAddrValid
.sym 69913 cores_1_io_dataOut[65]
.sym 69929 cores_0_io_dataOut[72]
.sym 69930 cores_1_io_dataOut[72]
.sym 69931 cores_0_io_dataAddrValid
.sym 69934 cores_0_io_dataAddrValid
.sym 69936 cores_1_io_dataOut[98]
.sym 69937 cores_0_io_dataOut[98]
.sym 69940 cores_1_io_dataOut[83]
.sym 69941 cores_0_io_dataAddrValid
.sym 69942 cores_0_io_dataOut[83]
.sym 69945 clk_$glb_clk
.sym 69947 cores_0_io_dataOut[98]
.sym 69948 cores_0_io_dataOut[77]
.sym 69950 cores_0_io_dataOut[85]
.sym 69952 cores_0_io_dataOut[94]
.sym 69953 cores_0_io_dataOut[82]
.sym 69959 dataOut[60]
.sym 69960 data[83]
.sym 69961 dataOut[72]
.sym 69963 dataOut[66]
.sym 69966 data[85]
.sym 69968 data[72]
.sym 69969 cores_0_io_dataOut[83]
.sym 69970 data[109]
.sym 69972 dataOut[65]
.sym 69973 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 69975 dataOut[85]
.sym 69978 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 69980 cores_0.fsm_data[85]
.sym 69981 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 69982 cores_0.fsm_data[77]
.sym 69998 cores_1.fsm_data[76]
.sym 70004 cores_1.fsm_data[85]
.sym 70048 cores_1.fsm_data[76]
.sym 70066 cores_1.fsm_data[85]
.sym 70067 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 70068 clk_$glb_clk
.sym 70069 reset_$glb_sr
.sym 70073 dataMem[1][82]
.sym 70092 data[83]
.sym 70094 dataAddr
.sym 70095 dataOut[82]
.sym 70098 dataMem[0][106]
.sym 70101 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 70102 cores_0_io_dataOut[82]
.sym 70123 dataMem[1][69]
.sym 70128 dataMem[0][102]
.sym 70129 dataAddr
.sym 70131 dataMem[1][102]
.sym 70133 dataMem[0][69]
.sym 70134 dataMem[0][96]
.sym 70138 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 70142 dataMem[1][96]
.sym 70151 dataAddr
.sym 70152 dataMem[1][69]
.sym 70153 dataMem[0][69]
.sym 70156 dataAddr
.sym 70157 dataMem[0][102]
.sym 70158 dataMem[1][102]
.sym 70168 dataMem[1][96]
.sym 70170 dataAddr
.sym 70171 dataMem[0][96]
.sym 70190 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 70191 clk_$glb_clk
.sym 70192 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 70193 dataMem[0][106]
.sym 70194 dataMem[0][102]
.sym 70195 dataMem[0][42]
.sym 70199 dataMem[0][69]
.sym 70200 dataMem[0][96]
.sym 70209 dataOut[72]
.sym 70212 data[80]
.sym 70215 cores_1.fsm_data[80]
.sym 70217 dataMem[1][102]
.sym 70218 dataOut[106]
.sym 70220 cores_0_io_dataOut[77]
.sym 70221 cores_0_io_dataAddrValid
.sym 70227 cores_1.fsm_data[109]
.sym 70239 cores_0.fsm_data[109]
.sym 70257 cores_0.fsm_data[101]
.sym 70263 cores_0.fsm_data[111]
.sym 70269 cores_0.fsm_data[111]
.sym 70275 cores_0.fsm_data[109]
.sym 70292 cores_0.fsm_data[101]
.sym 70313 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 70314 clk_$glb_clk
.sym 70315 reset_$glb_sr
.sym 70316 dataOut[82]
.sym 70318 dataOut[77]
.sym 70319 dataOut[93]
.sym 70321 dataOut[101]
.sym 70322 dataOut[109]
.sym 70323 dataOut[100]
.sym 70340 dataMem[0][42]
.sym 70346 dataOut[102]
.sym 70351 dataMem[1][42]
.sym 70360 cores_1.fsm_data[82]
.sym 70367 cores_1.fsm_data[101]
.sym 70378 cores_1.fsm_data[93]
.sym 70380 cores_1.fsm_data[91]
.sym 70387 cores_1.fsm_data[109]
.sym 70393 cores_1.fsm_data[93]
.sym 70403 cores_1.fsm_data[82]
.sym 70410 cores_1.fsm_data[109]
.sym 70427 cores_1.fsm_data[101]
.sym 70432 cores_1.fsm_data[91]
.sym 70436 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 70437 clk_$glb_clk
.sym 70438 reset_$glb_sr
.sym 70444 dataMem[1][101]
.sym 70449 data[3]
.sym 70452 dataOut[109]
.sym 70455 cores_1.fsm_data[101]
.sym 70456 data[79]
.sym 70458 dataOut[82]
.sym 70460 data[100]
.sym 70462 dataAddr
.sym 70470 cores_0_io_dataOut[100]
.sym 70473 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 70474 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 70482 dataOut[69]
.sym 70489 dataOut[96]
.sym 70494 dataOut[42]
.sym 70498 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 70499 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 70504 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 70506 dataOut[102]
.sym 70516 dataOut[102]
.sym 70531 dataOut[42]
.sym 70546 dataOut[96]
.sym 70550 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 70552 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 70558 dataOut[69]
.sym 70559 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 70560 clk_$glb_clk
.sym 70562 dataOut[117]
.sym 70577 data[109]
.sym 70589 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 70593 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 70597 dataAddr
.sym 70616 cores_0.fsm_data[117]
.sym 70638 cores_0.fsm_data[117]
.sym 70682 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 70683 clk_$glb_clk
.sym 70684 reset_$glb_sr
.sym 70687 data[76]
.sym 70688 data[114]
.sym 70704 cores_0.fsm_data[117]
.sym 70711 cores_1.op[0]
.sym 70713 cores_1_io_codeAddr[2]
.sym 70727 $abc$16344$new_n2764_
.sym 70729 cores_1.op[0]
.sym 70731 cores_1_io_dataOut[76]
.sym 70732 cores_1.dataIncDec
.sym 70742 cores_0_io_dataOut[107]
.sym 70745 cores_1.dataIncEnable
.sym 70748 cores_0_io_dataAddrValid
.sym 70749 cores_1_io_dataOut[107]
.sym 70753 cores_0_io_dataOut[76]
.sym 70757 cores_1._zz_10_
.sym 70771 cores_0_io_dataOut[107]
.sym 70772 cores_1_io_dataOut[107]
.sym 70773 cores_0_io_dataAddrValid
.sym 70777 $abc$16344$new_n2764_
.sym 70779 cores_1.dataIncEnable
.sym 70780 cores_1._zz_10_
.sym 70789 cores_1_io_dataOut[76]
.sym 70790 cores_0_io_dataAddrValid
.sym 70792 cores_0_io_dataOut[76]
.sym 70795 cores_1._zz_10_
.sym 70796 $abc$16344$new_n2764_
.sym 70797 cores_1.dataIncDec
.sym 70798 cores_1.op[0]
.sym 70806 clk_$glb_clk
.sym 70808 dataMem[1][107]
.sym 70810 dataMem[1][123]
.sym 70811 dataMem[1][73]
.sym 70812 dataMem[1][76]
.sym 70829 dataMem[1][114]
.sym 70831 data[76]
.sym 70850 cores_1.op[0]
.sym 70851 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 70853 cores_1.op[2]
.sym 70855 dataOut[73]
.sym 70856 cores_1.op[1]
.sym 70859 dataOut[107]
.sym 70860 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 70861 dataOut[120]
.sym 70862 dataOut[76]
.sym 70883 dataOut[107]
.sym 70888 cores_1.op[1]
.sym 70889 cores_1.op[2]
.sym 70891 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 70897 dataOut[120]
.sym 70901 dataOut[76]
.sym 70906 dataOut[73]
.sym 70919 cores_1.op[0]
.sym 70920 cores_1.op[2]
.sym 70921 cores_1.op[1]
.sym 70924 cores_1.op[0]
.sym 70926 cores_1.op[1]
.sym 70927 cores_1.op[2]
.sym 70928 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 70929 clk_$glb_clk
.sym 70932 LED2
.sym 70974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 70976 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 70977 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 70978 cores_1_io_codeAddr[0]
.sym 70979 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 70980 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 70983 cores_1_io_codeAddr[2]
.sym 70984 cores_1_io_codeAddr[1]
.sym 70985 cores_1_io_codeAddr[2]
.sym 70986 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 70987 cores_1._zz_10_
.sym 71004 $nextpnr_ICESTORM_LC_1$O
.sym 71007 cores_1_io_codeAddr[0]
.sym 71010 $auto$alumacc.cc:474:replace_alu$869.C[2]
.sym 71013 cores_1_io_codeAddr[1]
.sym 71014 cores_1_io_codeAddr[0]
.sym 71017 cores_1_io_codeAddr[2]
.sym 71020 $auto$alumacc.cc:474:replace_alu$869.C[2]
.sym 71023 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 71024 cores_1._zz_10_
.sym 71025 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 71026 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 71029 cores_1_io_codeAddr[0]
.sym 71035 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 71037 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 71042 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 71044 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 71048 cores_1_io_codeAddr[0]
.sym 71049 cores_1_io_codeAddr[1]
.sym 71051 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 71052 clk_$glb_clk
.sym 71053 cores_1_io_codeAddr[2]
.sym 71056 state[0]
.sym 71085 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 71089 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 71097 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[2]
.sym 71098 cores_1_io_codeAddr[2]
.sym 71100 $abc$16344$new_n2760_
.sym 71101 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 71104 $PACKER_VCC_NET
.sym 71106 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13209
.sym 71108 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 71109 cores_1_io_codeAddr[0]
.sym 71118 cores_1._zz_10_
.sym 71121 $abc$16344$new_n2762_
.sym 71123 cores_1_io_codeAddr[1]
.sym 71126 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[1]
.sym 71127 $nextpnr_ICESTORM_LC_8$O
.sym 71129 cores_1_io_codeAddr[0]
.sym 71133 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 71135 $PACKER_VCC_NET
.sym 71136 cores_1_io_codeAddr[1]
.sym 71141 cores_1_io_codeAddr[2]
.sym 71142 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 71143 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 71146 $abc$16344$new_n2762_
.sym 71147 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[2]
.sym 71148 cores_1._zz_10_
.sym 71149 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 71152 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 71153 $abc$16344$new_n2760_
.sym 71154 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[1]
.sym 71155 cores_1._zz_10_
.sym 71158 cores_1_io_codeAddr[0]
.sym 71159 $PACKER_VCC_NET
.sym 71160 cores_1_io_codeAddr[1]
.sym 71161 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 71164 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 71165 cores_1_io_codeAddr[0]
.sym 71166 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 71167 cores_1._zz_10_
.sym 71170 cores_1_io_codeAddr[1]
.sym 71172 cores_1_io_codeAddr[0]
.sym 71174 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13209
.sym 71175 clk_$glb_clk
.sym 71180 LED1
.sym 71195 dataAddr
.sym 71199 data[0]
.sym 71204 cores_1_io_codeAddr[2]
.sym 71230 state[3]
.sym 71236 data[3]
.sym 71275 data[3]
.sym 71278 state[3]
.sym 71298 clk_$glb_clk
.sym 71299 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 71353 state[3]
.sym 71359 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 71387 state[3]
.sym 71420 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 71421 clk_$glb_clk
.sym 71422 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 71570 LED4
.sym 71870 LED5
.sym 71884 LED5
.sym 72076 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 72106 dataOut[4]
.sym 72124 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 72154 dataOut[4]
.sym 72176 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 72177 clk_$glb_clk
.sym 72220 _zz_7_[3]
.sym 72222 _zz_7_[2]
.sym 72223 $abc$16344$add$BrainStem.v:861$158_Y[3]
.sym 72227 $abc$16344$add$BrainStem.v:861$158_Y[1]
.sym 72230 $abc$16344$add$BrainStem.v:861$158_Y[2]
.sym 72239 _zz_7_[0]
.sym 72241 _zz_7_[1]
.sym 72243 $abc$16344$new_n2337_
.sym 72251 _zz_3_
.sym 72253 _zz_3_
.sym 72254 $abc$16344$add$BrainStem.v:861$158_Y[3]
.sym 72256 $abc$16344$new_n2337_
.sym 72265 _zz_3_
.sym 72266 $abc$16344$add$BrainStem.v:861$158_Y[2]
.sym 72268 $abc$16344$new_n2337_
.sym 72271 _zz_7_[0]
.sym 72274 _zz_3_
.sym 72277 _zz_7_[3]
.sym 72278 _zz_7_[1]
.sym 72279 _zz_7_[2]
.sym 72280 _zz_7_[0]
.sym 72283 $abc$16344$add$BrainStem.v:861$158_Y[1]
.sym 72285 $abc$16344$new_n2337_
.sym 72286 _zz_3_
.sym 72295 _zz_7_[1]
.sym 72297 _zz_7_[0]
.sym 72300 clk_$glb_clk
.sym 72301 reset_$glb_sr
.sym 72322 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 72343 _zz_7_[7]
.sym 72344 _zz_7_[5]
.sym 72345 _zz_7_[2]
.sym 72348 _zz_7_[1]
.sym 72349 _zz_7_[6]
.sym 72351 _zz_7_[3]
.sym 72354 _zz_7_[0]
.sym 72356 _zz_7_[4]
.sym 72375 $nextpnr_ICESTORM_LC_2$O
.sym 72378 _zz_7_[0]
.sym 72381 $auto$alumacc.cc:474:replace_alu$851.C[2]
.sym 72384 _zz_7_[1]
.sym 72387 $auto$alumacc.cc:474:replace_alu$851.C[3]
.sym 72390 _zz_7_[2]
.sym 72391 $auto$alumacc.cc:474:replace_alu$851.C[2]
.sym 72393 $auto$alumacc.cc:474:replace_alu$851.C[4]
.sym 72396 _zz_7_[3]
.sym 72397 $auto$alumacc.cc:474:replace_alu$851.C[3]
.sym 72399 $auto$alumacc.cc:474:replace_alu$851.C[5]
.sym 72402 _zz_7_[4]
.sym 72403 $auto$alumacc.cc:474:replace_alu$851.C[4]
.sym 72405 $auto$alumacc.cc:474:replace_alu$851.C[6]
.sym 72408 _zz_7_[5]
.sym 72409 $auto$alumacc.cc:474:replace_alu$851.C[5]
.sym 72411 $auto$alumacc.cc:474:replace_alu$851.C[7]
.sym 72414 _zz_7_[6]
.sym 72415 $auto$alumacc.cc:474:replace_alu$851.C[6]
.sym 72417 $auto$alumacc.cc:474:replace_alu$851.C[8]
.sym 72419 _zz_7_[7]
.sym 72421 $auto$alumacc.cc:474:replace_alu$851.C[7]
.sym 72442 data[5]
.sym 72461 $auto$alumacc.cc:474:replace_alu$851.C[8]
.sym 72468 _zz_7_[14]
.sym 72471 _zz_7_[15]
.sym 72472 _zz_7_[11]
.sym 72474 _zz_7_[9]
.sym 72475 _zz_7_[13]
.sym 72478 _zz_7_[12]
.sym 72480 _zz_7_[8]
.sym 72481 _zz_7_[10]
.sym 72498 $auto$alumacc.cc:474:replace_alu$851.C[9]
.sym 72500 _zz_7_[8]
.sym 72502 $auto$alumacc.cc:474:replace_alu$851.C[8]
.sym 72504 $auto$alumacc.cc:474:replace_alu$851.C[10]
.sym 72507 _zz_7_[9]
.sym 72508 $auto$alumacc.cc:474:replace_alu$851.C[9]
.sym 72510 $auto$alumacc.cc:474:replace_alu$851.C[11]
.sym 72513 _zz_7_[10]
.sym 72514 $auto$alumacc.cc:474:replace_alu$851.C[10]
.sym 72516 $auto$alumacc.cc:474:replace_alu$851.C[12]
.sym 72518 _zz_7_[11]
.sym 72520 $auto$alumacc.cc:474:replace_alu$851.C[11]
.sym 72522 $auto$alumacc.cc:474:replace_alu$851.C[13]
.sym 72524 _zz_7_[12]
.sym 72526 $auto$alumacc.cc:474:replace_alu$851.C[12]
.sym 72528 $auto$alumacc.cc:474:replace_alu$851.C[14]
.sym 72530 _zz_7_[13]
.sym 72532 $auto$alumacc.cc:474:replace_alu$851.C[13]
.sym 72534 $auto$alumacc.cc:474:replace_alu$851.C[15]
.sym 72537 _zz_7_[14]
.sym 72538 $auto$alumacc.cc:474:replace_alu$851.C[14]
.sym 72540 $auto$alumacc.cc:474:replace_alu$851.C[16]
.sym 72543 _zz_7_[15]
.sym 72544 $auto$alumacc.cc:474:replace_alu$851.C[15]
.sym 72558 state[1]
.sym 72562 cores_0_io_dataOut[5]
.sym 72564 cores_0_io_dataAddrValid
.sym 72568 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 72573 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 72577 dataOut[1]
.sym 72584 $auto$alumacc.cc:474:replace_alu$851.C[16]
.sym 72590 _zz_7_[17]
.sym 72591 _zz_7_[16]
.sym 72592 $abc$16344$add$BrainStem.v:861$158_Y[11]
.sym 72593 $abc$16344$add$BrainStem.v:861$158_Y[12]
.sym 72604 $abc$16344$new_n2337_
.sym 72608 _zz_3_
.sym 72611 _zz_7_[11]
.sym 72613 $abc$16344$add$BrainStem.v:861$158_Y[16]
.sym 72617 _zz_7_[12]
.sym 72621 $auto$alumacc.cc:474:replace_alu$851.C[17]
.sym 72624 _zz_7_[16]
.sym 72625 $auto$alumacc.cc:474:replace_alu$851.C[16]
.sym 72628 _zz_7_[17]
.sym 72629 $abc$16344$new_n2337_
.sym 72630 _zz_3_
.sym 72631 $auto$alumacc.cc:474:replace_alu$851.C[17]
.sym 72634 $abc$16344$new_n2337_
.sym 72635 $abc$16344$add$BrainStem.v:861$158_Y[16]
.sym 72637 _zz_3_
.sym 72646 $abc$16344$new_n2337_
.sym 72648 $abc$16344$add$BrainStem.v:861$158_Y[12]
.sym 72649 _zz_3_
.sym 72652 _zz_7_[12]
.sym 72653 _zz_7_[11]
.sym 72654 _zz_7_[17]
.sym 72655 _zz_7_[16]
.sym 72658 $abc$16344$new_n2337_
.sym 72659 $abc$16344$add$BrainStem.v:861$158_Y[11]
.sym 72661 _zz_3_
.sym 72669 clk_$glb_clk
.sym 72670 reset_$glb_sr
.sym 72691 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 72692 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 72701 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 72717 dataOut[0]
.sym 72730 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 72737 dataOut[1]
.sym 72748 dataOut[0]
.sym 72783 dataOut[1]
.sym 72791 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 72792 clk_$glb_clk
.sym 72806 cores_1.fsm_data[5]
.sym 72807 dataOut[16]
.sym 72819 dataOut[38]
.sym 72820 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 72829 dataOut[34]
.sym 72844 state[1]
.sym 72849 data[1]
.sym 72874 data[1]
.sym 72875 state[1]
.sym 72915 clk_$glb_clk
.sym 72916 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 72940 data[20]
.sym 72948 cores_0_io_dataOut[47]
.sym 72951 cores_0.fsm_data[51]
.sym 72959 cores_0_io_dataOut[32]
.sym 72961 cores_0_io_dataOut[38]
.sym 72962 cores_1_io_dataOut[32]
.sym 72967 cores_0_io_dataAddrValid
.sym 72970 cores_0_io_dataOut[20]
.sym 72971 cores_1_io_dataOut[34]
.sym 72972 cores_0_io_dataOut[34]
.sym 72974 cores_1_io_dataOut[38]
.sym 72979 cores_1_io_dataOut[20]
.sym 73009 cores_0_io_dataOut[34]
.sym 73010 cores_1_io_dataOut[34]
.sym 73012 cores_0_io_dataAddrValid
.sym 73022 cores_0_io_dataAddrValid
.sym 73023 cores_0_io_dataOut[32]
.sym 73024 cores_1_io_dataOut[32]
.sym 73027 cores_0_io_dataAddrValid
.sym 73028 cores_0_io_dataOut[38]
.sym 73029 cores_1_io_dataOut[38]
.sym 73033 cores_1_io_dataOut[20]
.sym 73035 cores_0_io_dataOut[20]
.sym 73036 cores_0_io_dataAddrValid
.sym 73038 clk_$glb_clk
.sym 73054 dataOut[32]
.sym 73060 dataOut[34]
.sym 73063 cores_0_io_dataAddrValid
.sym 73065 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 73085 cores_0.fsm_data[41]
.sym 73089 cores_0.fsm_data[38]
.sym 73100 cores_0.fsm_data[34]
.sym 73104 cores_0.fsm_data[47]
.sym 73108 cores_0.fsm_data[43]
.sym 73111 cores_0.fsm_data[51]
.sym 73122 cores_0.fsm_data[47]
.sym 73126 cores_0.fsm_data[43]
.sym 73134 cores_0.fsm_data[38]
.sym 73146 cores_0.fsm_data[51]
.sym 73153 cores_0.fsm_data[34]
.sym 73159 cores_0.fsm_data[41]
.sym 73160 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 73161 clk_$glb_clk
.sym 73162 reset_$glb_sr
.sym 73176 data[38]
.sym 73178 data[32]
.sym 73188 dataOut[43]
.sym 73193 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 73194 dataOut[62]
.sym 73196 dataOut[67]
.sym 73222 cores_1.fsm_data[39]
.sym 73229 cores_1.fsm_data[26]
.sym 73232 cores_1.fsm_data[38]
.sym 73240 cores_1.fsm_data[38]
.sym 73263 cores_1.fsm_data[26]
.sym 73268 cores_1.fsm_data[39]
.sym 73283 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 73284 clk_$glb_clk
.sym 73285 reset_$glb_sr
.sym 73298 dataOut[49]
.sym 73299 data[38]
.sym 73300 cores_1_io_dataOut[39]
.sym 73308 cores_1_io_dataOut[26]
.sym 73312 dataOut[41]
.sym 73314 dataMem[1][66]
.sym 73317 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 73318 dataOut[53]
.sym 73327 cores_1_io_dataOut[62]
.sym 73329 cores_0_io_dataOut[51]
.sym 73330 cores_1_io_dataOut[43]
.sym 73331 cores_0_io_dataOut[43]
.sym 73332 cores_1_io_dataOut[67]
.sym 73335 cores_0_io_dataAddrValid
.sym 73336 cores_1_io_dataOut[51]
.sym 73338 cores_1_io_dataOut[53]
.sym 73339 cores_0_io_dataOut[53]
.sym 73341 cores_0_io_dataOut[41]
.sym 73347 cores_1_io_dataOut[41]
.sym 73348 cores_0_io_dataOut[62]
.sym 73358 cores_0_io_dataOut[67]
.sym 73361 cores_0_io_dataOut[53]
.sym 73362 cores_1_io_dataOut[53]
.sym 73363 cores_0_io_dataAddrValid
.sym 73366 cores_0_io_dataOut[62]
.sym 73367 cores_1_io_dataOut[62]
.sym 73368 cores_0_io_dataAddrValid
.sym 73373 cores_1_io_dataOut[67]
.sym 73374 cores_0_io_dataOut[67]
.sym 73375 cores_0_io_dataAddrValid
.sym 73379 cores_0_io_dataOut[51]
.sym 73380 cores_0_io_dataAddrValid
.sym 73381 cores_1_io_dataOut[51]
.sym 73390 cores_0_io_dataAddrValid
.sym 73391 cores_1_io_dataOut[41]
.sym 73392 cores_0_io_dataOut[41]
.sym 73396 cores_0_io_dataOut[43]
.sym 73397 cores_0_io_dataAddrValid
.sym 73399 cores_1_io_dataOut[43]
.sym 73407 clk_$glb_clk
.sym 73424 cores_1_io_dataOut[43]
.sym 73425 dataOut[62]
.sym 73431 cores_0_io_dataAddrValid
.sym 73436 dataOut[51]
.sym 73438 cores_0_io_dataAddrValid
.sym 73444 cores_0_io_dataOut[67]
.sym 73451 dataMem[0][43]
.sym 73456 dataMem[0][66]
.sym 73462 dataMem[1][43]
.sym 73474 dataMem[1][66]
.sym 73475 dataAddr
.sym 73477 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 73514 dataAddr
.sym 73515 dataMem[1][66]
.sym 73516 dataMem[0][66]
.sym 73525 dataMem[1][43]
.sym 73526 dataAddr
.sym 73527 dataMem[0][43]
.sym 73529 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 73530 clk_$glb_clk
.sym 73531 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 73547 data[62]
.sym 73551 data[67]
.sym 73553 data[41]
.sym 73557 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 73562 cores_1_io_dataOut[94]
.sym 73567 data[43]
.sym 73585 dataOut[43]
.sym 73590 dataOut[53]
.sym 73596 dataOut[51]
.sym 73598 dataOut[66]
.sym 73599 dataOut[65]
.sym 73600 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 73607 dataOut[53]
.sym 73612 dataOut[43]
.sym 73619 dataOut[51]
.sym 73638 dataOut[65]
.sym 73642 dataOut[66]
.sym 73652 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 73653 clk_$glb_clk
.sym 73667 dataOut[65]
.sym 73669 dataOut[85]
.sym 73678 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 73685 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 73686 cores_0.fsm_data[98]
.sym 73699 cores_0_io_dataOut[85]
.sym 73700 cores_0_io_dataAddrValid
.sym 73701 cores_0_io_dataOut[94]
.sym 73722 cores_1_io_dataOut[94]
.sym 73727 cores_1_io_dataOut[85]
.sym 73753 cores_0_io_dataAddrValid
.sym 73754 cores_0_io_dataOut[85]
.sym 73755 cores_1_io_dataOut[85]
.sym 73765 cores_0_io_dataAddrValid
.sym 73766 cores_1_io_dataOut[94]
.sym 73768 cores_0_io_dataOut[94]
.sym 73776 clk_$glb_clk
.sym 73800 data[65]
.sym 73807 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 73812 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 73835 cores_0.fsm_data[85]
.sym 73838 cores_0.fsm_data[94]
.sym 73840 cores_0.fsm_data[82]
.sym 73845 cores_0.fsm_data[77]
.sym 73846 cores_0.fsm_data[98]
.sym 73854 cores_0.fsm_data[98]
.sym 73860 cores_0.fsm_data[77]
.sym 73873 cores_0.fsm_data[85]
.sym 73884 cores_0.fsm_data[94]
.sym 73891 cores_0.fsm_data[82]
.sym 73898 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 73899 clk_$glb_clk
.sym 73900 reset_$glb_sr
.sym 73917 cores_0_io_dataOut[77]
.sym 73920 cores_0.fsm_data[91]
.sym 73921 cores_0.fsm_data[80]
.sym 73927 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 73958 dataOut[82]
.sym 73960 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 73996 dataOut[82]
.sym 74021 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74022 clk_$glb_clk
.sym 74034 state[1]
.sym 74041 data[97]
.sym 74044 dataMem[1][82]
.sym 74049 dataOut[109]
.sym 74051 dataOut[100]
.sym 74053 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 74056 dataOut[69]
.sym 74057 dataOut[77]
.sym 74058 cores_0_io_dataOut[93]
.sym 74059 dataOut[93]
.sym 74076 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 74082 dataOut[69]
.sym 74083 dataOut[102]
.sym 74089 dataOut[106]
.sym 74092 dataOut[96]
.sym 74093 dataOut[42]
.sym 74101 dataOut[106]
.sym 74107 dataOut[102]
.sym 74111 dataOut[42]
.sym 74135 dataOut[69]
.sym 74141 dataOut[96]
.sym 74144 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 74145 clk_$glb_clk
.sym 74163 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74188 cores_0_io_dataAddrValid
.sym 74191 cores_1_io_dataOut[109]
.sym 74195 cores_0_io_dataOut[77]
.sym 74196 cores_1_io_dataOut[93]
.sym 74197 cores_0_io_dataOut[82]
.sym 74198 cores_1_io_dataOut[82]
.sym 74200 cores_1_io_dataOut[77]
.sym 74202 cores_1_io_dataOut[101]
.sym 74205 cores_0_io_dataOut[109]
.sym 74208 cores_0_io_dataOut[101]
.sym 74214 cores_1_io_dataOut[100]
.sym 74215 cores_0_io_dataOut[100]
.sym 74218 cores_0_io_dataOut[93]
.sym 74221 cores_0_io_dataOut[82]
.sym 74223 cores_0_io_dataAddrValid
.sym 74224 cores_1_io_dataOut[82]
.sym 74234 cores_1_io_dataOut[77]
.sym 74235 cores_0_io_dataAddrValid
.sym 74236 cores_0_io_dataOut[77]
.sym 74239 cores_1_io_dataOut[93]
.sym 74240 cores_0_io_dataAddrValid
.sym 74241 cores_0_io_dataOut[93]
.sym 74251 cores_1_io_dataOut[101]
.sym 74252 cores_0_io_dataAddrValid
.sym 74254 cores_0_io_dataOut[101]
.sym 74258 cores_1_io_dataOut[109]
.sym 74259 cores_0_io_dataAddrValid
.sym 74260 cores_0_io_dataOut[109]
.sym 74263 cores_1_io_dataOut[100]
.sym 74264 cores_0_io_dataAddrValid
.sym 74266 cores_0_io_dataOut[100]
.sym 74268 clk_$glb_clk
.sym 74289 data[97]
.sym 74290 data[95]
.sym 74293 data[91]
.sym 74297 dataOut[93]
.sym 74298 data[76]
.sym 74300 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74324 dataOut[101]
.sym 74329 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74375 dataOut[101]
.sym 74390 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74391 clk_$glb_clk
.sym 74408 cores_0_io_dataAddrValid
.sym 74412 dataOut[79]
.sym 74419 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74442 cores_0_io_dataOut[117]
.sym 74447 cores_0_io_dataAddrValid
.sym 74452 cores_1_io_dataOut[117]
.sym 74467 cores_0_io_dataAddrValid
.sym 74469 cores_1_io_dataOut[117]
.sym 74470 cores_0_io_dataOut[117]
.sym 74514 clk_$glb_clk
.sym 74526 LED2
.sym 74528 dataOut[117]
.sym 74535 cores_0_io_dataAddrValid
.sym 74546 dataOut[73]
.sym 74561 dataMem[1][76]
.sym 74567 dataMem[1][114]
.sym 74568 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 74572 dataAddr
.sym 74576 dataMem[0][76]
.sym 74583 dataMem[0][114]
.sym 74602 dataMem[1][76]
.sym 74603 dataMem[0][76]
.sym 74604 dataAddr
.sym 74608 dataMem[1][114]
.sym 74610 dataMem[0][114]
.sym 74611 dataAddr
.sym 74636 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 74637 clk_$glb_clk
.sym 74638 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 74662 dataOut[116]
.sym 74691 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74698 dataOut[107]
.sym 74701 dataOut[76]
.sym 74706 dataOut[73]
.sym 74709 dataOut[123]
.sym 74713 dataOut[107]
.sym 74725 dataOut[123]
.sym 74733 dataOut[73]
.sym 74740 dataOut[76]
.sym 74759 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 74760 clk_$glb_clk
.sym 74776 dataAddr
.sym 74782 dataMem[1][73]
.sym 74795 dataOut[123]
.sym 74821 state[1]
.sym 74830 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 74843 state[1]
.sym 74882 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 74883 clk_$glb_clk
.sym 74884 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 74931 data[0]
.sym 74936 state[0]
.sym 74972 state[0]
.sym 74974 data[0]
.sym 75006 clk_$glb_clk
.sym 75007 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 75018 LED1
.sym 75051 state[0]
.sym 75060 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 75101 state[0]
.sym 75128 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9234
.sym 75129 clk_$glb_clk
.sym 75130 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 75404 LED3
.sym 75668 LED1
.sym 75671 LED2
.sym 75682 LED2
.sym 75690 LED1
.sym 75693 LED4
.sym 75697 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 75721 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$11664
.sym 75803 dataMem[1][4]
.sym 75883 data[4]
.sym 75943 data[4]
.sym 75987 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 76046 dataMem[0][5]
.sym 76096 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 76097 dataMem[0][4]
.sym 76101 data[4]
.sym 76146 dataOut[18]
.sym 76148 dataOut[5]
.sym 76187 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 76196 cores_1_io_dataOut[18]
.sym 76202 cores_1_io_dataOut[5]
.sym 76247 data[16]
.sym 76248 data[18]
.sym 76250 data[0]
.sym 76291 cores_0_io_dataOut[18]
.sym 76298 cores_1.fsm_data[34]
.sym 76300 cores_1.fsm_data[18]
.sym 76345 cores_1_io_dataOut[18]
.sym 76348 cores_1_io_dataOut[5]
.sym 76350 cores_1_io_dataOut[34]
.sym 76395 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 76447 cores_0_io_dataOut[26]
.sym 76491 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 76551 cores_1_io_dataOut[32]
.sym 76651 dataMem[1][39]
.sym 76654 dataMem[1][38]
.sym 76655 dataMem[1][32]
.sym 76656 dataMem[1][34]
.sym 76705 cores_1_io_dataOut[49]
.sym 76712 cores_0_io_dataOut[26]
.sym 76713 cores_1_io_dataOut[48]
.sym 76753 dataOut[26]
.sym 76756 dataOut[39]
.sym 76757 dataOut[49]
.sym 76760 dataOut[48]
.sym 76795 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 76801 dataOut[34]
.sym 76803 dataOut[38]
.sym 76807 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 76810 dataOut[32]
.sym 76856 cores_0_io_dataOut[48]
.sym 76857 cores_0_io_dataOut[53]
.sym 76858 cores_0_io_dataOut[39]
.sym 76862 cores_0_io_dataOut[49]
.sym 76902 dataOut[48]
.sym 76903 cores_0_io_dataAddrValid
.sym 76904 dataOut[26]
.sym 76959 dataMem[1][43]
.sym 76960 dataMem[1][62]
.sym 76962 dataMem[1][41]
.sym 76963 dataMem[1][67]
.sym 77001 cores_1.fsm_data[43]
.sym 77004 data[49]
.sym 77008 data[48]
.sym 77013 cores_0.fsm_data[48]
.sym 77015 dataAddr
.sym 77016 dataOut[94]
.sym 77019 dataOut[83]
.sym 77020 data[85]
.sym 77059 dataMem[1][66]
.sym 77060 dataMem[1][94]
.sym 77061 dataMem[1][85]
.sym 77062 dataMem[1][65]
.sym 77064 dataMem[1][60]
.sym 77065 dataMem[1][72]
.sym 77066 dataMem[1][83]
.sym 77101 dataOut[43]
.sym 77103 data[49]
.sym 77105 dataOut[67]
.sym 77107 data[60]
.sym 77109 dataOut[62]
.sym 77116 dataOut[41]
.sym 77161 data[65]
.sym 77163 data[83]
.sym 77165 data[85]
.sym 77166 data[72]
.sym 77167 data[94]
.sym 77207 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77208 dataOut[41]
.sym 77210 dataMem[1][66]
.sym 77212 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 77220 data[94]
.sym 77224 data[65]
.sym 77264 dataMem[0][100]
.sym 77265 dataMem[0][85]
.sym 77267 dataMem[0][72]
.sym 77268 dataMem[0][94]
.sym 77269 dataMem[0][82]
.sym 77270 dataMem[0][83]
.sym 77312 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 77319 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77320 dataMem[0][65]
.sym 77369 data[80]
.sym 77370 data[82]
.sym 77372 data[100]
.sym 77411 dataOut[100]
.sym 77422 dataAddr
.sym 77423 dataOut[85]
.sym 77426 dataOut[100]
.sym 77427 dataOut[94]
.sym 77428 dataOut[83]
.sym 77467 dataMem[1][80]
.sym 77469 dataMem[1][93]
.sym 77470 dataMem[1][100]
.sym 77471 dataMem[1][109]
.sym 77514 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77518 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 77521 data[93]
.sym 77525 data[77]
.sym 77530 dataMem[1][101]
.sym 77569 data[77]
.sym 77570 data[109]
.sym 77572 data[79]
.sym 77573 data[101]
.sym 77575 data[93]
.sym 77576 data[95]
.sym 77614 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77620 dataOut[93]
.sym 77626 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77629 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 77671 dataMem[0][77]
.sym 77673 dataMem[0][95]
.sym 77674 dataMem[0][79]
.sym 77675 dataMem[0][101]
.sym 77677 dataMem[0][93]
.sym 77678 dataMem[0][109]
.sym 77717 cores_1_io_dataOut[91]
.sym 77729 data[101]
.sym 77733 data[93]
.sym 77775 dataMem[0][117]
.sym 77819 dataOut[77]
.sym 77821 dataOut[93]
.sym 77823 dataOut[109]
.sym 77830 dataAddr
.sym 77833 dataOut[101]
.sym 77880 dataMem[1][114]
.sym 77935 dataAddr
.sym 77978 dataAddr
.sym 78019 dataOut[114]
.sym 78026 dataOut[97]
.sym 78028 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 78042 dataAddr
.sym 78130 dataAddr
.sym 78868 LED4
.sym 78871 LED3
.sym 78881 LED4
.sym 78887 LED3
.sym 79092 dataAddr
.sym 79139 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 79153 dataOut[4]
.sym 79187 dataOut[4]
.sym 79207 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 79208 clk_$glb_clk
.sym 79255 dataMem[1][4]
.sym 79259 dataAddr
.sym 79267 dataMem[0][4]
.sym 79278 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79320 dataMem[1][4]
.sym 79321 dataAddr
.sym 79322 dataMem[0][4]
.sym 79330 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79331 clk_$glb_clk
.sym 79332 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 79336 data[5]
.sym 79389 dataOut[5]
.sym 79392 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 79452 dataOut[5]
.sym 79453 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 79454 clk_$glb_clk
.sym 79459 dataMem[1][5]
.sym 79460 dataMem[1][18]
.sym 79471 data[5]
.sym 79482 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79484 dataMem[0][0]
.sym 79487 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79488 dataAddr
.sym 79490 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79506 cores_0_io_dataOut[18]
.sym 79515 cores_0_io_dataOut[5]
.sym 79521 cores_1_io_dataOut[18]
.sym 79523 cores_0_io_dataAddrValid
.sym 79527 cores_1_io_dataOut[5]
.sym 79560 cores_0_io_dataAddrValid
.sym 79561 cores_0_io_dataOut[18]
.sym 79562 cores_1_io_dataOut[18]
.sym 79572 cores_1_io_dataOut[5]
.sym 79573 cores_0_io_dataOut[5]
.sym 79574 cores_0_io_dataAddrValid
.sym 79577 clk_$glb_clk
.sym 79580 dataMem[0][16]
.sym 79584 dataMem[0][18]
.sym 79624 dataMem[1][18]
.sym 79631 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79640 dataMem[1][0]
.sym 79642 dataMem[1][16]
.sym 79644 dataMem[0][0]
.sym 79645 dataMem[0][16]
.sym 79648 dataAddr
.sym 79649 dataMem[0][18]
.sym 79677 dataMem[1][16]
.sym 79679 dataMem[0][16]
.sym 79680 dataAddr
.sym 79683 dataAddr
.sym 79684 dataMem[1][18]
.sym 79686 dataMem[0][18]
.sym 79695 dataAddr
.sym 79697 dataMem[0][0]
.sym 79698 dataMem[1][0]
.sym 79699 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79700 clk_$glb_clk
.sym 79701 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 79706 dataMem[1][0]
.sym 79708 dataMem[1][16]
.sym 79722 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 79726 data[20]
.sym 79728 cores_1_io_dataOut[34]
.sym 79737 data[0]
.sym 79750 cores_1.fsm_data[18]
.sym 79756 cores_1.fsm_data[34]
.sym 79759 cores_1.fsm_data[5]
.sym 79777 cores_1.fsm_data[18]
.sym 79795 cores_1.fsm_data[5]
.sym 79809 cores_1.fsm_data[34]
.sym 79822 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 79823 clk_$glb_clk
.sym 79824 reset_$glb_sr
.sym 79831 data[20]
.sym 79850 cores_1.fsm_data[32]
.sym 79856 data[34]
.sym 79887 cores_0.fsm_data[26]
.sym 79902 cores_0.fsm_data[26]
.sym 79945 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 79946 clk_$glb_clk
.sym 79947 reset_$glb_sr
.sym 79948 dataMem[0][38]
.sym 79952 dataMem[0][34]
.sym 79954 dataMem[0][32]
.sym 79955 dataMem[0][20]
.sym 79960 cores_0_io_dataOut[26]
.sym 79973 dataAddr
.sym 79974 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79975 dataAddr
.sym 79978 data[26]
.sym 79979 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 79980 dataAddr
.sym 79982 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80010 cores_1.fsm_data[32]
.sym 80035 cores_1.fsm_data[32]
.sym 80068 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 80069 clk_$glb_clk
.sym 80070 reset_$glb_sr
.sym 80072 data[26]
.sym 80073 data[38]
.sym 80074 data[34]
.sym 80077 data[39]
.sym 80078 data[32]
.sym 80091 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 80092 dataOut[38]
.sym 80106 data[26]
.sym 80114 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80115 dataOut[39]
.sym 80121 dataOut[34]
.sym 80123 dataOut[38]
.sym 80135 dataOut[32]
.sym 80146 dataOut[39]
.sym 80166 dataOut[38]
.sym 80172 dataOut[32]
.sym 80176 dataOut[34]
.sym 80191 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80192 clk_$glb_clk
.sym 80198 dataMem[0][62]
.sym 80200 dataMem[0][26]
.sym 80201 dataMem[0][39]
.sym 80207 data[39]
.sym 80208 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80209 data[34]
.sym 80218 data[0]
.sym 80236 cores_0_io_dataOut[48]
.sym 80238 cores_0_io_dataOut[39]
.sym 80239 cores_1_io_dataOut[49]
.sym 80242 cores_0_io_dataOut[49]
.sym 80244 cores_0_io_dataAddrValid
.sym 80246 cores_0_io_dataOut[26]
.sym 80247 cores_1_io_dataOut[48]
.sym 80259 cores_1_io_dataOut[26]
.sym 80261 cores_1_io_dataOut[39]
.sym 80268 cores_0_io_dataOut[26]
.sym 80269 cores_1_io_dataOut[26]
.sym 80270 cores_0_io_dataAddrValid
.sym 80286 cores_1_io_dataOut[39]
.sym 80287 cores_0_io_dataAddrValid
.sym 80288 cores_0_io_dataOut[39]
.sym 80292 cores_1_io_dataOut[49]
.sym 80294 cores_0_io_dataAddrValid
.sym 80295 cores_0_io_dataOut[49]
.sym 80310 cores_1_io_dataOut[48]
.sym 80311 cores_0_io_dataAddrValid
.sym 80312 cores_0_io_dataOut[48]
.sym 80315 clk_$glb_clk
.sym 80324 cores_1_io_dataOut[43]
.sym 80334 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 80337 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 80339 dataOut[49]
.sym 80345 dataMem[0][62]
.sym 80372 cores_0.fsm_data[49]
.sym 80380 cores_0.fsm_data[53]
.sym 80381 cores_0.fsm_data[39]
.sym 80388 cores_0.fsm_data[48]
.sym 80399 cores_0.fsm_data[48]
.sym 80405 cores_0.fsm_data[53]
.sym 80411 cores_0.fsm_data[39]
.sym 80433 cores_0.fsm_data[49]
.sym 80437 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 80438 clk_$glb_clk
.sym 80439 reset_$glb_sr
.sym 80444 data[67]
.sym 80445 data[41]
.sym 80446 data[60]
.sym 80447 data[62]
.sym 80449 dataAddr
.sym 80450 dataAddr
.sym 80456 data[48]
.sym 80460 cores_0.fsm_data[49]
.sym 80465 dataOut[60]
.sym 80466 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80467 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80469 dataOut[72]
.sym 80471 dataAddr
.sym 80472 dataAddr
.sym 80473 dataOut[66]
.sym 80474 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80484 dataOut[62]
.sym 80486 dataOut[43]
.sym 80488 dataOut[67]
.sym 80492 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80504 dataOut[41]
.sym 80529 dataOut[43]
.sym 80532 dataOut[62]
.sym 80544 dataOut[41]
.sym 80551 dataOut[67]
.sym 80560 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80561 clk_$glb_clk
.sym 80563 dataMem[0][67]
.sym 80565 dataMem[0][60]
.sym 80566 dataMem[0][41]
.sym 80576 data[60]
.sym 80580 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80590 dataOut[67]
.sym 80596 data[83]
.sym 80606 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80613 dataOut[94]
.sym 80616 dataOut[83]
.sym 80622 dataOut[85]
.sym 80625 dataOut[60]
.sym 80628 dataOut[65]
.sym 80629 dataOut[72]
.sym 80633 dataOut[66]
.sym 80637 dataOut[66]
.sym 80646 dataOut[94]
.sym 80651 dataOut[85]
.sym 80655 dataOut[65]
.sym 80667 dataOut[60]
.sym 80675 dataOut[72]
.sym 80681 dataOut[83]
.sym 80683 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 80684 clk_$glb_clk
.sym 80713 dataOut[72]
.sym 80718 data[0]
.sym 80728 dataMem[1][94]
.sym 80729 dataMem[1][85]
.sym 80730 dataMem[1][65]
.sym 80732 dataMem[0][94]
.sym 80734 dataMem[0][83]
.sym 80737 dataMem[0][85]
.sym 80738 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80739 dataMem[0][72]
.sym 80740 dataAddr
.sym 80741 dataMem[1][72]
.sym 80742 dataMem[1][83]
.sym 80750 dataMem[0][65]
.sym 80761 dataMem[1][65]
.sym 80762 dataAddr
.sym 80763 dataMem[0][65]
.sym 80772 dataMem[1][83]
.sym 80774 dataAddr
.sym 80775 dataMem[0][83]
.sym 80784 dataMem[1][85]
.sym 80785 dataMem[0][85]
.sym 80786 dataAddr
.sym 80790 dataMem[1][72]
.sym 80791 dataAddr
.sym 80792 dataMem[0][72]
.sym 80796 dataAddr
.sym 80797 dataMem[1][94]
.sym 80799 dataMem[0][94]
.sym 80806 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80807 clk_$glb_clk
.sym 80808 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 80810 cores_0_io_dataOut[91]
.sym 80813 cores_0_io_dataOut[80]
.sym 80823 data[72]
.sym 80865 dataOut[100]
.sym 80866 dataOut[85]
.sym 80870 dataOut[94]
.sym 80873 dataOut[72]
.sym 80874 dataOut[82]
.sym 80877 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 80879 dataOut[83]
.sym 80892 dataOut[100]
.sym 80895 dataOut[85]
.sym 80908 dataOut[72]
.sym 80916 dataOut[94]
.sym 80922 dataOut[82]
.sym 80926 dataOut[83]
.sym 80929 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 80930 clk_$glb_clk
.sym 80936 dataMem[0][80]
.sym 80956 dataOut[109]
.sym 80958 data[109]
.sym 80960 dataOut[82]
.sym 80962 data[100]
.sym 80963 dataAddr
.sym 80966 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80967 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80974 dataMem[0][100]
.sym 80975 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 80981 dataMem[1][80]
.sym 80984 dataMem[1][100]
.sym 80987 dataMem[0][82]
.sym 80991 dataAddr
.sym 81001 dataMem[0][80]
.sym 81003 dataMem[1][82]
.sym 81030 dataAddr
.sym 81031 dataMem[0][80]
.sym 81033 dataMem[1][80]
.sym 81036 dataMem[1][82]
.sym 81038 dataMem[0][82]
.sym 81039 dataAddr
.sym 81048 dataMem[0][100]
.sym 81049 dataMem[1][100]
.sym 81051 dataAddr
.sym 81052 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 81053 clk_$glb_clk
.sym 81054 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 81055 dataMem[0][91]
.sym 81069 data[82]
.sym 81077 data[80]
.sym 81086 data[109]
.sym 81098 dataOut[80]
.sym 81099 dataOut[100]
.sym 81106 dataOut[93]
.sym 81114 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 81116 dataOut[109]
.sym 81129 dataOut[80]
.sym 81142 dataOut[93]
.sym 81147 dataOut[100]
.sym 81155 dataOut[109]
.sym 81175 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 81176 clk_$glb_clk
.sym 81184 data[91]
.sym 81194 dataOut[80]
.sym 81206 data[0]
.sym 81221 dataMem[0][95]
.sym 81223 dataMem[1][109]
.sym 81225 dataMem[0][93]
.sym 81226 dataAddr
.sym 81227 dataMem[0][77]
.sym 81229 dataMem[1][93]
.sym 81230 dataMem[0][79]
.sym 81231 dataMem[0][101]
.sym 81232 dataMem[1][101]
.sym 81234 dataMem[0][109]
.sym 81237 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 81239 dataMem[1][79]
.sym 81241 dataMem[1][77]
.sym 81246 dataMem[1][95]
.sym 81252 dataMem[1][77]
.sym 81253 dataMem[0][77]
.sym 81255 dataAddr
.sym 81258 dataAddr
.sym 81259 dataMem[0][109]
.sym 81261 dataMem[1][109]
.sym 81271 dataMem[0][79]
.sym 81272 dataAddr
.sym 81273 dataMem[1][79]
.sym 81277 dataAddr
.sym 81278 dataMem[1][101]
.sym 81279 dataMem[0][101]
.sym 81289 dataMem[1][93]
.sym 81290 dataMem[0][93]
.sym 81291 dataAddr
.sym 81295 dataMem[0][95]
.sym 81296 dataAddr
.sym 81297 dataMem[1][95]
.sym 81298 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 81299 clk_$glb_clk
.sym 81300 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 81304 dataMem[1][95]
.sym 81305 dataMem[1][79]
.sym 81307 dataMem[1][77]
.sym 81308 dataMem[1][117]
.sym 81314 data[91]
.sym 81322 dataAddr
.sym 81343 dataOut[95]
.sym 81344 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 81351 dataOut[93]
.sym 81353 dataOut[109]
.sym 81357 dataOut[77]
.sym 81363 dataOut[79]
.sym 81368 dataOut[101]
.sym 81377 dataOut[77]
.sym 81388 dataOut[95]
.sym 81395 dataOut[79]
.sym 81400 dataOut[101]
.sym 81411 dataOut[93]
.sym 81418 dataOut[109]
.sym 81421 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 81422 clk_$glb_clk
.sym 81424 data[117]
.sym 81425 data[97]
.sym 81427 data[116]
.sym 81447 dataOut[95]
.sym 81450 dataAddr
.sym 81467 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 81489 dataOut[117]
.sym 81513 dataOut[117]
.sym 81544 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 81545 clk_$glb_clk
.sym 81548 dataMem[1][116]
.sym 81552 dataMem[1][97]
.sym 81562 data[116]
.sym 81563 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 81566 data[117]
.sym 81590 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 81601 dataOut[114]
.sym 81654 dataOut[114]
.sym 81667 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 81668 clk_$glb_clk
.sym 81703 data[0]
.sym 81704 dataAddr
.sym 81736 dataAddr
.sym 81753 dataAddr
.sym 81791 clk_$glb_clk
.sym 81792 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 83195 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 83208 dataMem[1][5]
.sym 83212 dataMem[0][5]
.sym 83223 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83225 dataAddr
.sym 83256 dataMem[1][5]
.sym 83257 dataAddr
.sym 83258 dataMem[0][5]
.sym 83284 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83285 clk_$glb_clk
.sym 83286 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 83311 dataOut[16]
.sym 83333 dataOut[18]
.sym 83335 dataOut[5]
.sym 83355 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 83381 dataOut[5]
.sym 83386 dataOut[18]
.sym 83407 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 83408 clk_$glb_clk
.sym 83462 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 83471 dataOut[16]
.sym 83472 dataOut[18]
.sym 83493 dataOut[16]
.sym 83514 dataOut[18]
.sym 83530 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 83531 clk_$glb_clk
.sym 83564 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83585 dataOut[0]
.sym 83592 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 83594 dataOut[16]
.sym 83631 dataOut[0]
.sym 83643 dataOut[16]
.sym 83653 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 83654 clk_$glb_clk
.sym 83673 dataOut[0]
.sym 83686 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83712 dataMem[0][20]
.sym 83723 dataMem[1][20]
.sym 83724 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83725 dataAddr
.sym 83766 dataMem[0][20]
.sym 83767 dataMem[1][20]
.sym 83769 dataAddr
.sym 83776 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83777 clk_$glb_clk
.sym 83778 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 83781 dataMem[1][20]
.sym 83810 dataOut[49]
.sym 83812 data[38]
.sym 83822 dataOut[38]
.sym 83826 dataOut[20]
.sym 83831 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 83843 dataOut[32]
.sym 83847 dataOut[34]
.sym 83855 dataOut[38]
.sym 83877 dataOut[34]
.sym 83890 dataOut[32]
.sym 83896 dataOut[20]
.sym 83899 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 83900 clk_$glb_clk
.sym 83904 dataMem[1][26]
.sym 83905 dataMem[1][49]
.sym 83909 dataMem[1][48]
.sym 83922 dataOut[20]
.sym 83929 dataOut[62]
.sym 83943 dataMem[1][39]
.sym 83946 dataMem[1][38]
.sym 83947 dataMem[0][34]
.sym 83948 dataMem[1][34]
.sym 83949 dataMem[0][26]
.sym 83950 dataAddr
.sym 83951 dataMem[0][38]
.sym 83954 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 83955 dataMem[1][32]
.sym 83956 dataAddr
.sym 83957 dataMem[0][32]
.sym 83958 dataMem[0][39]
.sym 83969 dataMem[1][26]
.sym 83982 dataAddr
.sym 83984 dataMem[1][26]
.sym 83985 dataMem[0][26]
.sym 83989 dataMem[0][38]
.sym 83990 dataAddr
.sym 83991 dataMem[1][38]
.sym 83995 dataAddr
.sym 83996 dataMem[1][34]
.sym 83997 dataMem[0][34]
.sym 84012 dataMem[1][39]
.sym 84013 dataAddr
.sym 84014 dataMem[0][39]
.sym 84018 dataMem[1][32]
.sym 84020 dataMem[0][32]
.sym 84021 dataAddr
.sym 84022 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 84023 clk_$glb_clk
.sym 84024 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 84029 dataMem[0][48]
.sym 84031 dataMem[0][49]
.sym 84051 dataMem[1][49]
.sym 84069 dataOut[39]
.sym 84074 dataOut[26]
.sym 84077 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84089 dataOut[62]
.sym 84124 dataOut[62]
.sym 84138 dataOut[26]
.sym 84143 dataOut[39]
.sym 84145 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84146 clk_$glb_clk
.sym 84151 data[49]
.sym 84153 data[48]
.sym 84183 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 84215 cores_1.fsm_data[43]
.sym 84266 cores_1.fsm_data[43]
.sym 84268 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 84269 clk_$glb_clk
.sym 84270 reset_$glb_sr
.sym 84312 dataMem[0][67]
.sym 84315 dataMem[0][41]
.sym 84320 dataMem[0][62]
.sym 84322 dataMem[0][60]
.sym 84323 dataMem[1][62]
.sym 84325 dataMem[1][41]
.sym 84326 dataMem[1][67]
.sym 84329 dataAddr
.sym 84330 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 84341 dataMem[1][60]
.sym 84369 dataMem[0][67]
.sym 84370 dataMem[1][67]
.sym 84372 dataAddr
.sym 84375 dataAddr
.sym 84376 dataMem[1][41]
.sym 84377 dataMem[0][41]
.sym 84381 dataMem[1][60]
.sym 84382 dataAddr
.sym 84384 dataMem[0][60]
.sym 84387 dataAddr
.sym 84388 dataMem[1][62]
.sym 84389 dataMem[0][62]
.sym 84391 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 84392 clk_$glb_clk
.sym 84393 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 84448 dataOut[60]
.sym 84453 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84454 dataOut[41]
.sym 84461 dataOut[67]
.sym 84471 dataOut[67]
.sym 84482 dataOut[60]
.sym 84486 dataOut[41]
.sym 84514 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84515 clk_$glb_clk
.sym 84664 cores_0_io_dataOut[80]
.sym 84667 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 84671 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 84674 cores_0_io_dataOut[91]
.sym 84705 cores_0.fsm_data[91]
.sym 84708 cores_0.fsm_data[80]
.sym 84722 cores_0.fsm_data[91]
.sym 84740 cores_0.fsm_data[80]
.sym 84760 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245_$glb_ce
.sym 84761 clk_$glb_clk
.sym 84762 reset_$glb_sr
.sym 84768 cores_1_io_dataOut[80]
.sym 84831 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84833 dataOut[80]
.sym 84861 dataOut[80]
.sym 84883 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84884 clk_$glb_clk
.sym 84889 dataOut[91]
.sym 84891 dataOut[80]
.sym 84904 cores_1.fsm_data[80]
.sym 84920 cores_0_io_dataAddrValid
.sym 84946 dataOut[91]
.sym 84954 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 84961 dataOut[91]
.sym 85006 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 85007 clk_$glb_clk
.sym 85015 dataMem[1][91]
.sym 85034 dataOut[117]
.sym 85035 data[97]
.sym 85050 dataMem[0][91]
.sym 85058 dataAddr
.sym 85061 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 85080 dataMem[1][91]
.sym 85119 dataMem[0][91]
.sym 85120 dataMem[1][91]
.sym 85122 dataAddr
.sym 85129 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 85130 clk_$glb_clk
.sym 85131 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 85154 dataAddr
.sym 85158 dataOut[116]
.sym 85163 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 85167 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 85185 dataOut[95]
.sym 85189 dataOut[79]
.sym 85191 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 85194 dataOut[117]
.sym 85199 dataOut[77]
.sym 85226 dataOut[95]
.sym 85232 dataOut[79]
.sym 85245 dataOut[77]
.sym 85250 dataOut[117]
.sym 85252 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 85253 clk_$glb_clk
.sym 85255 dataMem[0][116]
.sym 85257 dataMem[0][97]
.sym 85289 data[97]
.sym 85297 dataMem[1][116]
.sym 85298 dataMem[0][117]
.sym 85309 dataMem[1][97]
.sym 85311 dataMem[1][117]
.sym 85312 dataMem[0][116]
.sym 85315 dataAddr
.sym 85322 dataMem[0][97]
.sym 85323 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 85329 dataMem[0][117]
.sym 85330 dataAddr
.sym 85331 dataMem[1][117]
.sym 85335 dataMem[0][97]
.sym 85337 dataAddr
.sym 85338 dataMem[1][97]
.sym 85347 dataMem[1][116]
.sym 85349 dataAddr
.sym 85350 dataMem[0][116]
.sym 85375 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 85376 clk_$glb_clk
.sym 85377 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 85437 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 85440 dataOut[97]
.sym 85447 dataOut[116]
.sym 85460 dataOut[116]
.sym 85484 dataOut[97]
.sym 85498 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 85499 clk_$glb_clk
.sym 87518 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 87636 dataOut[48]
.sym 87638 dataOut[26]
.sym 87662 dataOut[20]
.sym 87678 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 87696 dataOut[20]
.sym 87730 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 87731 clk_$glb_clk
.sym 87763 dataMem[1][48]
.sym 87785 dataOut[49]
.sym 87792 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 87796 dataOut[48]
.sym 87798 dataOut[26]
.sym 87822 dataOut[26]
.sym 87826 dataOut[49]
.sym 87850 dataOut[48]
.sym 87853 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 87854 clk_$glb_clk
.sym 87891 data[49]
.sym 87913 dataOut[49]
.sym 87924 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 87927 dataOut[48]
.sym 87957 dataOut[48]
.sym 87968 dataOut[49]
.sym 87976 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 87977 clk_$glb_clk
.sym 88024 dataMem[0][48]
.sym 88025 dataAddr
.sym 88026 dataMem[1][49]
.sym 88034 dataMem[0][49]
.sym 88035 dataMem[1][48]
.sym 88038 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 88071 dataAddr
.sym 88072 dataMem[1][49]
.sym 88073 dataMem[0][49]
.sym 88084 dataMem[1][48]
.sym 88085 dataAddr
.sym 88086 dataMem[0][48]
.sym 88099 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 88100 clk_$glb_clk
.sym 88101 $abc$16344$auto$rtlil.cc:1981:NotGate$16058_$glb_sr
.sym 88621 cores_1_io_dataOut[91]
.sym 88629 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 88636 cores_1.fsm_data[80]
.sym 88700 cores_1.fsm_data[80]
.sym 88714 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022_$glb_ce
.sym 88715 clk_$glb_clk
.sym 88716 reset_$glb_sr
.sym 88759 cores_0_io_dataOut[80]
.sym 88769 cores_0_io_dataOut[91]
.sym 88771 cores_1_io_dataOut[80]
.sym 88781 cores_1_io_dataOut[91]
.sym 88785 cores_0_io_dataAddrValid
.sym 88809 cores_1_io_dataOut[91]
.sym 88810 cores_0_io_dataOut[91]
.sym 88812 cores_0_io_dataAddrValid
.sym 88822 cores_1_io_dataOut[80]
.sym 88823 cores_0_io_dataOut[80]
.sym 88824 cores_0_io_dataAddrValid
.sym 88838 clk_$glb_clk
.sym 88892 dataOut[91]
.sym 88899 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 88950 dataOut[91]
.sym 88960 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 88961 clk_$glb_clk
.sym 88991 dataOut[97]
.sym 89133 dataOut[116]
.sym 89145 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 89151 dataOut[97]
.sym 89162 dataOut[116]
.sym 89173 dataOut[97]
.sym 89206 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$7296
.sym 89207 clk_$glb_clk
.sym 105575 dataOut[35]
.sym 105599 dataOut[24]
.sym 105611 dataOut[35]
.sym 105631 dataOut[24]
.sym 105655 dataOut[29]
.sym 105703 dataOut[57]
.sym 105719 dataOut[86]
.sym 105727 dataOut[64]
.sym 105759 dataOut[25]
.sym 105775 dataOut[25]
.sym 105787 dataOut[56]
.sym 105791 dataOut[87]
.sym 105903 dataOut[92]
.sym 105979 dataOut[125]
.sym 105992 cores_0_io_codeAddr[0]
.sym 105997 cores_0_io_codeAddr[1]
.sym 105998 cores_0_io_codeAddr[0]
.sym 106001 cores_0_io_codeAddr[2]
.sym 106002 $auto$alumacc.cc:474:replace_alu$857.C[2]
.sym 106017 cores_0_io_codeAddr[0]
.sym 106018 cores_0_io_codeAddr[1]
.sym 106022 cores_0_io_codeAddr[0]
.sym 106024 cores_0_io_codeAddr[0]
.sym 106028 cores_0_io_codeAddr[1]
.sym 106029 $PACKER_VCC_NET
.sym 106032 cores_0_io_codeAddr[2]
.sym 106033 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 106034 $auto$alumacc.cc:474:replace_alu$863.C[2]
.sym 106037 cores_0_io_codeAddr[1]
.sym 106038 cores_0_io_codeAddr[0]
.sym 106039 $abc$16344$new_n2496_
.sym 106040 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[2]
.sym 106041 cores_0._zz_10_
.sym 106042 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 106043 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 106044 cores_0_io_codeAddr[1]
.sym 106045 $PACKER_VCC_NET
.sym 106046 cores_0_io_codeAddr[0]
.sym 106047 $abc$16344$new_n2494_
.sym 106048 $abc$16344$techmap\cores_0.$add$BrainStem.v:302$44_Y[1]
.sym 106049 cores_0._zz_10_
.sym 106050 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 106051 cores_0_io_codeAddr[0]
.sym 106052 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 106053 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 106054 cores_0._zz_10_
.sym 106411 dataOut[45]
.sym 106419 dataOut[33]
.sym 106447 dataOut[27]
.sym 106451 dataOut[55]
.sym 106463 dataOut[30]
.sym 106476 dataAddr
.sym 106477 dataMem[1][55]
.sym 106478 dataMem[0][55]
.sym 106492 dataAddr
.sym 106493 dataMem[1][30]
.sym 106494 dataMem[0][30]
.sym 106496 dataAddr
.sym 106497 dataMem[1][27]
.sym 106498 dataMem[0][27]
.sym 106503 dataOut[55]
.sym 106507 dataOut[27]
.sym 106527 dataOut[30]
.sym 106540 cores_0_io_dataAddrValid
.sym 106541 cores_0_io_dataOut[24]
.sym 106542 cores_1_io_dataOut[24]
.sym 106544 cores_0_io_dataAddrValid
.sym 106545 cores_0_io_dataOut[35]
.sym 106546 cores_1_io_dataOut[35]
.sym 106572 dataAddr
.sym 106573 dataMem[1][35]
.sym 106574 dataMem[0][35]
.sym 106584 dataAddr
.sym 106585 dataMem[1][29]
.sym 106586 dataMem[0][29]
.sym 106592 dataAddr
.sym 106593 dataMem[1][24]
.sym 106594 dataMem[0][24]
.sym 106599 dataOut[29]
.sym 106607 dataOut[40]
.sym 106611 dataOut[54]
.sym 106615 dataOut[47]
.sym 106632 dataAddr
.sym 106633 dataMem[1][40]
.sym 106634 dataMem[0][40]
.sym 106636 dataAddr
.sym 106637 dataMem[1][57]
.sym 106638 dataMem[0][57]
.sym 106640 dataAddr
.sym 106641 dataMem[1][64]
.sym 106642 dataMem[0][64]
.sym 106648 dataAddr
.sym 106649 dataMem[1][86]
.sym 106650 dataMem[0][86]
.sym 106656 dataAddr
.sym 106657 dataMem[1][47]
.sym 106658 dataMem[0][47]
.sym 106660 dataAddr
.sym 106661 dataMem[1][54]
.sym 106662 dataMem[0][54]
.sym 106663 dataOut[57]
.sym 106667 dataOut[86]
.sym 106671 dataOut[40]
.sym 106675 dataOut[47]
.sym 106683 dataOut[54]
.sym 106687 dataOut[64]
.sym 106707 cores_1.fsm_data[57]
.sym 106728 dataAddr
.sym 106729 dataMem[1][87]
.sym 106730 dataMem[0][87]
.sym 106732 dataAddr
.sym 106733 dataMem[1][25]
.sym 106734 dataMem[0][25]
.sym 106756 dataAddr
.sym 106757 dataMem[1][56]
.sym 106758 dataMem[0][56]
.sym 106775 dataOut[87]
.sym 106779 dataOut[56]
.sym 106791 dataOut[88]
.sym 106807 dataOut[46]
.sym 106823 dataOut[88]
.sym 106827 dataOut[46]
.sym 106876 dataAddr
.sym 106877 dataMem[1][92]
.sym 106878 dataMem[0][92]
.sym 106880 dataAddr
.sym 106881 dataMem[1][111]
.sym 106882 dataMem[0][111]
.sym 106887 dataOut[111]
.sym 106911 dataOut[92]
.sym 106940 dataAddr
.sym 106941 dataMem[1][125]
.sym 106942 dataMem[0][125]
.sym 106952 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 106953 cores_0.op[1]
.sym 106954 cores_0.op[2]
.sym 106956 cores_0.op[2]
.sym 106957 cores_0.op[0]
.sym 106958 cores_0.op[1]
.sym 106960 cores_0.fsm_stateNext[1]
.sym 106961 cores_0.fsm_stateNext[2]
.sym 106962 cores_0.fsm_stateNext[0]
.sym 106963 $abc$16344$new_n2130_
.sym 106964 $abc$16344$new_n2111_
.sym 106965 cores_0.dataIncEnable
.sym 106966 $abc$16344$new_n2067_
.sym 106971 $abc$16344$new_n2126_
.sym 106972 cores_0.dataIncEnable
.sym 106973 $abc$16344$new_n2111_
.sym 106974 $abc$16344$new_n2067_
.sym 106976 cores_0.op[2]
.sym 106977 cores_0.op[1]
.sym 106978 cores_0.op[0]
.sym 106980 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 106981 cores_0.fsm_stateNext[1]
.sym 106982 cores_0.fsm_stateNext[0]
.sym 106983 cores_0.fsm_stateNext[2]
.sym 106987 cores_0.fsm_stateReg[0]
.sym 106988 cores_0.fsm_stateReg[2]
.sym 106989 cores_0.fsm_stateReg[3]
.sym 106990 cores_0.fsm_stateReg[1]
.sym 106993 $abc$16344$new_n2134_
.sym 106994 cores_0._zz_10_
.sym 106995 cores_0.fsm_stateNext[0]
.sym 106999 cores_0.fsm_stateReg[0]
.sym 107000 cores_0.fsm_stateReg[1]
.sym 107001 $abc$16344$new_n2113_
.sym 107002 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 107005 $abc$16344$new_n2128_
.sym 107006 $abc$16344$new_n2127_
.sym 107007 cores_0.fsm_stateReg[3]
.sym 107008 cores_0.fsm_stateReg[0]
.sym 107009 cores_0.fsm_stateReg[1]
.sym 107010 cores_0.fsm_stateReg[2]
.sym 107012 $abc$16344$new_n2127_
.sym 107013 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 107014 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 107045 cores_0.fsm_stateReg[2]
.sym 107046 cores_0.fsm_stateReg[3]
.sym 107340 dataAddr
.sym 107341 dataMem[1][45]
.sym 107342 dataMem[0][45]
.sym 107371 dataOut[11]
.sym 107379 dataOut[45]
.sym 107391 dataOut[33]
.sym 107428 cores_0_io_dataAddrValid
.sym 107429 cores_0_io_dataOut[45]
.sym 107430 cores_1_io_dataOut[45]
.sym 107440 cores_0_io_dataAddrValid
.sym 107441 cores_0_io_dataOut[33]
.sym 107442 cores_1_io_dataOut[33]
.sym 107444 cores_0_io_dataAddrValid
.sym 107445 cores_0_io_dataOut[21]
.sym 107446 cores_1_io_dataOut[21]
.sym 107460 cores_0_io_dataAddrValid
.sym 107461 cores_0_io_dataOut[27]
.sym 107462 cores_1_io_dataOut[27]
.sym 107463 cores_0.fsm_data[33]
.sym 107475 cores_0.fsm_data[29]
.sym 107479 cores_0.fsm_data[27]
.sym 107487 cores_0.fsm_data[21]
.sym 107499 cores_0.fsm_data[24]
.sym 107507 cores_0.fsm_data[35]
.sym 107531 cores_1.fsm_data[24]
.sym 107535 cores_1.fsm_data[35]
.sym 107539 cores_1.fsm_data[27]
.sym 107543 cores_1.fsm_data[21]
.sym 107551 cores_1.fsm_data[29]
.sym 107564 cores_0_io_dataAddrValid
.sym 107565 cores_0_io_dataOut[40]
.sym 107566 cores_1_io_dataOut[40]
.sym 107572 cores_0_io_dataAddrValid
.sym 107573 cores_0_io_dataOut[29]
.sym 107574 cores_1_io_dataOut[29]
.sym 107584 cores_0_io_dataAddrValid
.sym 107585 cores_0_io_dataOut[54]
.sym 107586 cores_1_io_dataOut[54]
.sym 107591 cores_0.fsm_data[57]
.sym 107595 cores_0.fsm_data[64]
.sym 107599 cores_0.fsm_data[54]
.sym 107611 cores_0.fsm_data[40]
.sym 107615 cores_0.fsm_data[56]
.sym 107636 cores_0_io_dataAddrValid
.sym 107637 cores_0_io_dataOut[86]
.sym 107638 cores_1_io_dataOut[86]
.sym 107640 cores_0_io_dataAddrValid
.sym 107641 cores_0_io_dataOut[57]
.sym 107642 cores_1_io_dataOut[57]
.sym 107648 cores_0_io_dataAddrValid
.sym 107649 cores_0_io_dataOut[64]
.sym 107650 cores_1_io_dataOut[64]
.sym 107667 cores_0.fsm_data[25]
.sym 107696 cores_0_io_dataAddrValid
.sym 107697 cores_0_io_dataOut[25]
.sym 107698 cores_1_io_dataOut[25]
.sym 107708 cores_0_io_dataAddrValid
.sym 107709 cores_0_io_dataOut[56]
.sym 107710 cores_1_io_dataOut[56]
.sym 107716 cores_0_io_dataAddrValid
.sym 107717 cores_0_io_dataOut[87]
.sym 107718 cores_1_io_dataOut[87]
.sym 107723 cores_1.fsm_data[56]
.sym 107756 dataAddr
.sym 107757 dataMem[1][46]
.sym 107758 dataMem[0][46]
.sym 107768 dataAddr
.sym 107769 dataMem[1][88]
.sym 107770 dataMem[0][88]
.sym 107788 cores_0_io_dataAddrValid
.sym 107789 cores_0_io_dataOut[88]
.sym 107790 cores_1_io_dataOut[88]
.sym 107812 cores_0_io_dataAddrValid
.sym 107813 cores_0_io_dataOut[46]
.sym 107814 cores_1_io_dataOut[46]
.sym 107815 dataOut[111]
.sym 107839 dataOut[106]
.sym 107868 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2863[0]_new_
.sym 107869 $abc$16344$new_n2066_
.sym 107870 $abc$16344$new_n2111_
.sym 107875 cores_1.fsm_data[102]
.sym 107883 dataOut[125]
.sym 107888 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 107889 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 107890 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 107899 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 107900 $abc$16344$auto$wreduce.cc:454:run$797[2]_new_inv_
.sym 107901 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[1]_new_inv_
.sym 107902 $abc$16344$auto$simplemap.cc:168:logic_reduce$4135[0]_new_inv_
.sym 107909 cores_0.dataIncEnable
.sym 107910 $abc$16344$new_n2067_
.sym 107912 $abc$16344$new_n2498_
.sym 107913 cores_0.dataIncEnable
.sym 107914 cores_0._zz_10_
.sym 107916 $abc$16344$techmap\cores_0.$logic_not$BrainStem.v:330$54_Y_new_inv_
.sym 107917 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$5479[0]_new_
.sym 107918 $abc$16344$new_n2111_
.sym 107923 $abc$16344$new_n2120_
.sym 107924 $abc$16344$new_n2111_
.sym 107925 cores_0.dataIncEnable
.sym 107926 $abc$16344$new_n2067_
.sym 107935 $abc$16344$new_n2498_
.sym 107936 cores_0.op[0]
.sym 107937 cores_0.dataIncDec
.sym 107938 cores_0._zz_10_
.sym 107943 $abc$16344$new_n2113_
.sym 107944 cores_0.fsm_stateReg[0]
.sym 107945 cores_0.fsm_stateReg[1]
.sym 107946 dataWriteAck
.sym 107947 cores_0.fsm_stateNext[1]
.sym 107953 $abc$16344$new_n3022_
.sym 107954 $abc$16344$techmap$techmap\cores_0.$procmux$738.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 107957 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 107958 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 107959 cores_0.fsm_stateReg[3]
.sym 107960 cores_0.fsm_stateReg[0]
.sym 107961 cores_0.fsm_stateReg[1]
.sym 107962 cores_0.fsm_stateReg[2]
.sym 107963 cores_0.fsm_stateReg[0]
.sym 107964 cores_0.fsm_stateReg[3]
.sym 107965 cores_0.fsm_stateReg[1]
.sym 107966 cores_0.fsm_stateReg[2]
.sym 107968 $abc$16344$new_n2121_
.sym 107969 $abc$16344$techmap\cores_0.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 107970 $abc$16344$auto$simplemap.cc:309:simplemap_lut$1302_new_
.sym 107972 $abc$16344$new_n2113_
.sym 107973 cores_0.fsm_stateReg[0]
.sym 107974 cores_0.fsm_stateReg[1]
.sym 107975 cores_0.fsm_stateReg[2]
.sym 107976 cores_0.fsm_stateReg[1]
.sym 107977 cores_0.fsm_stateReg[3]
.sym 107978 cores_0.fsm_stateReg[0]
.sym 107981 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 107982 cores_0.fsm_stateReg[0]
.sym 107984 cores_0.fsm_stateReg[0]
.sym 107985 $abc$16344$new_n2113_
.sym 107986 cores_0.fsm_stateReg[1]
.sym 107987 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 107992 cores_0.fsm_stateReg[1]
.sym 107993 cores_0.fsm_stateReg[3]
.sym 107994 cores_0.fsm_stateReg[2]
.sym 107997 cores_0.fsm_stateReg[0]
.sym 107998 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14013
.sym 108003 $abc$16344$new_n2123_
.sym 108004 $abc$16344$auto$simplemap.cc:250:simplemap_eqne$14015[0]
.sym 108005 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 108006 dataWriteAck
.sym 108049 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$13245
.sym 108050 cores_0._zz_10_
.sym 108059 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 108315 dataOut[11]
.sym 108344 dataAddr
.sym 108345 dataMem[1][11]
.sym 108346 dataMem[0][11]
.sym 108348 dataAddr
.sym 108349 dataMem[1][33]
.sym 108350 dataMem[0][33]
.sym 108359 cores_0.fsm_data[31]
.sym 108364 cores_0.dataIncDec
.sym 108365 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[10]
.sym 108366 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[10]
.sym 108372 cores_0.dataIncDec
.sym 108373 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[13]
.sym 108374 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[13]
.sym 108375 cores_0.fsm_data[11]
.sym 108379 cores_0.fsm_data[45]
.sym 108383 cores_0.fsm_data[17]
.sym 108392 cores_0.dataIncDec
.sym 108393 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[17]
.sym 108394 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[17]
.sym 108396 cores_0_io_dataAddrValid
.sym 108397 cores_0_io_dataOut[55]
.sym 108398 cores_1_io_dataOut[55]
.sym 108404 cores_0.dataIncDec
.sym 108405 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[20]
.sym 108406 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[20]
.sym 108408 cores_0.dataIncDec
.sym 108409 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[21]
.sym 108410 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[21]
.sym 108412 cores_0_io_dataAddrValid
.sym 108413 cores_0_io_dataOut[11]
.sym 108414 cores_1_io_dataOut[11]
.sym 108416 cores_0_io_dataAddrValid
.sym 108417 cores_0_io_dataOut[78]
.sym 108418 cores_1_io_dataOut[78]
.sym 108419 cores_0.fsm_data[23]
.sym 108420 cores_0.fsm_data[22]
.sym 108421 cores_0.fsm_data[21]
.sym 108422 cores_0.fsm_data[20]
.sym 108423 cores_0.fsm_data[27]
.sym 108424 cores_0.fsm_data[26]
.sym 108425 cores_0.fsm_data[25]
.sym 108426 cores_0.fsm_data[24]
.sym 108427 $abc$16344$new_n2111_
.sym 108428 $abc$16344$new_n2066_
.sym 108429 data[30]
.sym 108430 $abc$16344$techmap\cores_0.$procmux$515_Y[30]_new_inv_
.sym 108432 cores_0.dataIncDec
.sym 108433 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[29]
.sym 108434 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[29]
.sym 108435 $abc$16344$new_n2111_
.sym 108436 $abc$16344$new_n2066_
.sym 108437 data[33]
.sym 108438 $abc$16344$techmap\cores_0.$procmux$515_Y[33]_new_inv_
.sym 108439 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[6]_new_inv_
.sym 108440 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[7]_new_inv_
.sym 108441 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[4]_new_inv_
.sym 108442 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[5]_new_inv_
.sym 108443 cores_0.fsm_data[31]
.sym 108444 cores_0.fsm_data[30]
.sym 108445 cores_0.fsm_data[29]
.sym 108446 cores_0.fsm_data[28]
.sym 108447 $abc$16344$new_n2111_
.sym 108448 $abc$16344$new_n2066_
.sym 108449 data[29]
.sym 108450 $abc$16344$techmap\cores_0.$procmux$515_Y[29]_new_inv_
.sym 108452 cores_0.dataIncDec
.sym 108453 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[30]
.sym 108454 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[30]
.sym 108456 cores_0.dataIncDec
.sym 108457 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[33]
.sym 108458 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[33]
.sym 108459 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[2]_new_inv_
.sym 108460 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[3]_new_inv_
.sym 108461 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[0]_new_inv_
.sym 108462 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[1]_new_inv_
.sym 108464 cores_0.dataIncDec
.sym 108465 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[34]
.sym 108466 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[34]
.sym 108467 cores_0.fsm_data[78]
.sym 108471 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[10]_new_inv_
.sym 108472 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[11]_new_inv_
.sym 108473 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[8]_new_inv_
.sym 108474 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[9]_new_inv_
.sym 108475 cores_0.fsm_data[55]
.sym 108479 cores_0.fsm_data[32]
.sym 108483 cores_0.fsm_data[35]
.sym 108484 cores_0.fsm_data[34]
.sym 108485 cores_0.fsm_data[33]
.sym 108486 cores_0.fsm_data[32]
.sym 108488 cores_0.dataIncDec
.sym 108489 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[45]
.sym 108490 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[45]
.sym 108491 $abc$16344$new_n2111_
.sym 108492 $abc$16344$new_n2066_
.sym 108493 data[45]
.sym 108494 $abc$16344$techmap\cores_0.$procmux$515_Y[45]_new_inv_
.sym 108496 cores_0.dataIncDec
.sym 108497 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[47]
.sym 108498 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[47]
.sym 108500 cores_0.dataIncDec
.sym 108501 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[46]
.sym 108502 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[46]
.sym 108503 $abc$16344$new_n2111_
.sym 108504 $abc$16344$new_n2066_
.sym 108505 data[47]
.sym 108506 $abc$16344$techmap\cores_0.$procmux$515_Y[47]_new_inv_
.sym 108507 $abc$16344$new_n2111_
.sym 108508 $abc$16344$new_n2066_
.sym 108509 data[44]
.sym 108510 $abc$16344$techmap\cores_0.$procmux$515_Y[44]_new_inv_
.sym 108511 cores_0.fsm_data[47]
.sym 108512 cores_0.fsm_data[46]
.sym 108513 cores_0.fsm_data[45]
.sym 108514 cores_0.fsm_data[44]
.sym 108516 cores_0.dataIncDec
.sym 108517 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[44]
.sym 108518 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[44]
.sym 108523 $abc$16344$new_n2111_
.sym 108524 $abc$16344$new_n2066_
.sym 108525 data[46]
.sym 108526 $abc$16344$techmap\cores_0.$procmux$515_Y[46]_new_inv_
.sym 108536 cores_0.dataIncDec
.sym 108537 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[54]
.sym 108538 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[54]
.sym 108539 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[14]_new_inv_
.sym 108540 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[15]_new_inv_
.sym 108541 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[12]_new_inv_
.sym 108542 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[13]_new_inv_
.sym 108551 $abc$16344$new_n2111_
.sym 108552 $abc$16344$new_n2066_
.sym 108553 data[56]
.sym 108554 $abc$16344$techmap\cores_0.$procmux$515_Y[56]_new_inv_
.sym 108556 cores_0.dataIncDec
.sym 108557 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[59]
.sym 108558 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[59]
.sym 108559 $abc$16344$new_n2111_
.sym 108560 $abc$16344$new_n2066_
.sym 108561 data[60]
.sym 108562 $abc$16344$techmap\cores_0.$procmux$515_Y[60]_new_inv_
.sym 108563 cores_0.fsm_data[63]
.sym 108564 cores_0.fsm_data[62]
.sym 108565 cores_0.fsm_data[61]
.sym 108566 cores_0.fsm_data[60]
.sym 108567 cores_0.fsm_data[59]
.sym 108568 cores_0.fsm_data[58]
.sym 108569 cores_0.fsm_data[57]
.sym 108570 cores_0.fsm_data[56]
.sym 108572 cores_0.dataIncDec
.sym 108573 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[56]
.sym 108574 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[56]
.sym 108576 cores_0.dataIncDec
.sym 108577 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[63]
.sym 108578 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[63]
.sym 108580 cores_0.dataIncDec
.sym 108581 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[61]
.sym 108582 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[61]
.sym 108584 cores_0.dataIncDec
.sym 108585 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[64]
.sym 108586 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[64]
.sym 108587 $abc$16344$new_n2111_
.sym 108588 $abc$16344$new_n2066_
.sym 108589 data[59]
.sym 108590 $abc$16344$techmap\cores_0.$procmux$515_Y[59]_new_inv_
.sym 108591 $abc$16344$new_n2111_
.sym 108592 $abc$16344$new_n2066_
.sym 108593 data[64]
.sym 108594 $abc$16344$techmap\cores_0.$procmux$515_Y[64]_new_inv_
.sym 108599 $abc$16344$new_n2111_
.sym 108600 $abc$16344$new_n2066_
.sym 108601 data[61]
.sym 108602 $abc$16344$techmap\cores_0.$procmux$515_Y[61]_new_inv_
.sym 108603 $abc$16344$new_n2111_
.sym 108604 $abc$16344$new_n2066_
.sym 108605 data[63]
.sym 108606 $abc$16344$techmap\cores_0.$procmux$515_Y[63]_new_inv_
.sym 108608 cores_0.dataIncDec
.sym 108609 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[66]
.sym 108610 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[66]
.sym 108611 cores_0.fsm_data[67]
.sym 108612 cores_0.fsm_data[66]
.sym 108613 cores_0.fsm_data[65]
.sym 108614 cores_0.fsm_data[64]
.sym 108619 $abc$16344$new_n2111_
.sym 108620 $abc$16344$new_n2066_
.sym 108621 data[85]
.sym 108622 $abc$16344$techmap\cores_0.$procmux$515_Y[85]_new_inv_
.sym 108643 $abc$16344$new_n2111_
.sym 108644 $abc$16344$new_n2066_
.sym 108645 data[86]
.sym 108646 $abc$16344$techmap\cores_0.$procmux$515_Y[86]_new_inv_
.sym 108647 cores_0.fsm_data[87]
.sym 108648 cores_0.fsm_data[86]
.sym 108649 cores_0.fsm_data[85]
.sym 108650 cores_0.fsm_data[84]
.sym 108651 cores_0.fsm_data[65]
.sym 108656 cores_0.dataIncDec
.sym 108657 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[86]
.sym 108658 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[86]
.sym 108660 cores_0.dataIncDec
.sym 108661 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[85]
.sym 108662 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[85]
.sym 108663 cores_0.fsm_data[87]
.sym 108667 cores_0.fsm_data[86]
.sym 108671 cores_0.fsm_data[83]
.sym 108676 cores_0.dataIncDec
.sym 108677 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[83]
.sym 108678 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[83]
.sym 108679 $abc$16344$new_n2111_
.sym 108680 $abc$16344$new_n2066_
.sym 108681 data[83]
.sym 108682 $abc$16344$techmap\cores_0.$procmux$515_Y[83]_new_inv_
.sym 108683 cores_0.fsm_data[91]
.sym 108684 cores_0.fsm_data[90]
.sym 108685 cores_0.fsm_data[89]
.sym 108686 cores_0.fsm_data[88]
.sym 108688 cores_0.dataIncDec
.sym 108689 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[92]
.sym 108690 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[92]
.sym 108691 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[22]_new_inv_
.sym 108692 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[23]_new_inv_
.sym 108693 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[20]_new_inv_
.sym 108694 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[21]_new_inv_
.sym 108696 cores_0.dataIncDec
.sym 108697 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[84]
.sym 108698 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[84]
.sym 108699 cores_0.fsm_data[83]
.sym 108700 cores_0.fsm_data[82]
.sym 108701 cores_0.fsm_data[81]
.sym 108702 cores_0.fsm_data[80]
.sym 108704 cores_0.dataIncDec
.sym 108705 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[88]
.sym 108706 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[88]
.sym 108707 cores_0.fsm_data[95]
.sym 108708 cores_0.fsm_data[94]
.sym 108709 cores_0.fsm_data[93]
.sym 108710 cores_0.fsm_data[92]
.sym 108711 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[6]_new_inv_
.sym 108712 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[7]_new_inv_
.sym 108713 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[4]_new_inv_
.sym 108714 $abc$16344$auto$simplemap.cc:168:logic_reduce$4121[5]_new_inv_
.sym 108719 $abc$16344$new_n2111_
.sym 108720 $abc$16344$new_n2066_
.sym 108721 data[84]
.sym 108722 $abc$16344$techmap\cores_0.$procmux$515_Y[84]_new_inv_
.sym 108723 $abc$16344$new_n2111_
.sym 108724 $abc$16344$new_n2066_
.sym 108725 data[92]
.sym 108726 $abc$16344$techmap\cores_0.$procmux$515_Y[92]_new_inv_
.sym 108727 $abc$16344$new_n2111_
.sym 108728 $abc$16344$new_n2066_
.sym 108729 data[88]
.sym 108730 $abc$16344$techmap\cores_0.$procmux$515_Y[88]_new_inv_
.sym 108732 cores_0.dataIncDec
.sym 108733 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[99]
.sym 108734 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[99]
.sym 108735 $abc$16344$new_n2111_
.sym 108736 $abc$16344$new_n2066_
.sym 108737 data[99]
.sym 108738 $abc$16344$techmap\cores_0.$procmux$515_Y[99]_new_inv_
.sym 108743 cores_0.fsm_data[103]
.sym 108744 cores_0.fsm_data[102]
.sym 108745 cores_0.fsm_data[101]
.sym 108746 cores_0.fsm_data[100]
.sym 108747 cores_0.fsm_data[46]
.sym 108751 cores_0.fsm_data[88]
.sym 108755 cores_0.fsm_data[99]
.sym 108759 cores_0.fsm_data[68]
.sym 108763 cores_0.fsm_data[108]
.sym 108767 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[26]_new_inv_
.sym 108768 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[27]_new_inv_
.sym 108769 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[24]_new_inv_
.sym 108770 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[25]_new_inv_
.sym 108771 cores_0.fsm_data[81]
.sym 108775 cores_0.fsm_data[107]
.sym 108776 cores_0.fsm_data[106]
.sym 108777 cores_0.fsm_data[105]
.sym 108778 cores_0.fsm_data[104]
.sym 108804 dataAddr
.sym 108805 dataMem[1][106]
.sym 108806 dataMem[0][106]
.sym 108815 cores_1.fsm_data[68]
.sym 108823 cores_1.fsm_data[99]
.sym 108835 cores_1.fsm_data[92]
.sym 108844 cores_0_io_dataAddrValid
.sym 108845 cores_0_io_dataOut[102]
.sym 108846 cores_1_io_dataOut[102]
.sym 108852 cores_0_io_dataAddrValid
.sym 108853 cores_0_io_dataOut[125]
.sym 108854 cores_1_io_dataOut[125]
.sym 108860 cores_0_io_dataAddrValid
.sym 108861 cores_0_io_dataOut[99]
.sym 108862 cores_1_io_dataOut[99]
.sym 108864 cores_0_io_dataAddrValid
.sym 108865 cores_0_io_dataOut[68]
.sym 108866 cores_1_io_dataOut[68]
.sym 108868 cores_0_io_dataAddrValid
.sym 108869 cores_0_io_dataOut[92]
.sym 108870 cores_1_io_dataOut[92]
.sym 108875 cores_0.fsm_data[92]
.sym 108879 cores_0.fsm_data[102]
.sym 108883 cores_0.fsm_data[125]
.sym 108928 dataAddr
.sym 108929 dataMem[1][81]
.sym 108930 dataMem[0][81]
.sym 108932 dataAddr
.sym 108933 dataMem[1][44]
.sym 108934 dataMem[0][44]
.sym 108935 dataOut[74]
.sym 108939 dataOut[44]
.sym 108943 dataOut[15]
.sym 108947 dataOut[81]
.sym 108951 dataOut[127]
.sym 108955 dataOut[124]
.sym 108959 dataOut[110]
.sym 108963 dataOut[99]
.sym 109211 dataOut[19]
.sym 109219 dataOut[14]
.sym 109227 dataOut[14]
.sym 109247 dataOut[17]
.sym 109255 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[2]_new_inv_
.sym 109256 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[3]_new_inv_
.sym 109257 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[0]_new_inv_
.sym 109258 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[1]_new_inv_
.sym 109260 cores_0.dataIncDec
.sym 109261 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[6]
.sym 109262 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[6]
.sym 109267 cores_0.fsm_data[3]
.sym 109268 cores_0.fsm_data[2]
.sym 109269 cores_0.fsm_data[1]
.sym 109270 cores_0.fsm_data[0]
.sym 109271 cores_0.fsm_data[7]
.sym 109272 cores_0.fsm_data[6]
.sym 109273 cores_0.fsm_data[5]
.sym 109274 cores_0.fsm_data[4]
.sym 109280 cores_0_io_dataAddrValid
.sym 109281 cores_0_io_dataOut[17]
.sym 109282 cores_1_io_dataOut[17]
.sym 109283 cores_0.fsm_data[11]
.sym 109284 cores_0.fsm_data[10]
.sym 109285 cores_0.fsm_data[9]
.sym 109286 cores_0.fsm_data[8]
.sym 109288 cores_0.fsm_data[0]
.sym 109292 cores_0.fsm_data[1]
.sym 109293 $PACKER_VCC_NET
.sym 109296 cores_0.fsm_data[2]
.sym 109297 $PACKER_VCC_NET
.sym 109298 $auto$alumacc.cc:474:replace_alu$866.C[2]
.sym 109300 cores_0.fsm_data[3]
.sym 109301 $PACKER_VCC_NET
.sym 109302 $auto$alumacc.cc:474:replace_alu$866.C[3]
.sym 109304 cores_0.fsm_data[4]
.sym 109305 $PACKER_VCC_NET
.sym 109306 $auto$alumacc.cc:474:replace_alu$866.C[4]
.sym 109308 cores_0.fsm_data[5]
.sym 109309 $PACKER_VCC_NET
.sym 109310 $auto$alumacc.cc:474:replace_alu$866.C[5]
.sym 109312 cores_0.fsm_data[6]
.sym 109313 $PACKER_VCC_NET
.sym 109314 $auto$alumacc.cc:474:replace_alu$866.C[6]
.sym 109316 cores_0.fsm_data[7]
.sym 109317 $PACKER_VCC_NET
.sym 109318 $auto$alumacc.cc:474:replace_alu$866.C[7]
.sym 109320 cores_0.fsm_data[8]
.sym 109321 $PACKER_VCC_NET
.sym 109322 $auto$alumacc.cc:474:replace_alu$866.C[8]
.sym 109324 cores_0.fsm_data[9]
.sym 109325 $PACKER_VCC_NET
.sym 109326 $auto$alumacc.cc:474:replace_alu$866.C[9]
.sym 109328 cores_0.fsm_data[10]
.sym 109329 $PACKER_VCC_NET
.sym 109330 $auto$alumacc.cc:474:replace_alu$866.C[10]
.sym 109332 cores_0.fsm_data[11]
.sym 109333 $PACKER_VCC_NET
.sym 109334 $auto$alumacc.cc:474:replace_alu$866.C[11]
.sym 109336 cores_0.fsm_data[12]
.sym 109337 $PACKER_VCC_NET
.sym 109338 $auto$alumacc.cc:474:replace_alu$866.C[12]
.sym 109340 cores_0.fsm_data[13]
.sym 109341 $PACKER_VCC_NET
.sym 109342 $auto$alumacc.cc:474:replace_alu$866.C[13]
.sym 109344 cores_0.fsm_data[14]
.sym 109345 $PACKER_VCC_NET
.sym 109346 $auto$alumacc.cc:474:replace_alu$866.C[14]
.sym 109348 cores_0.fsm_data[15]
.sym 109349 $PACKER_VCC_NET
.sym 109350 $auto$alumacc.cc:474:replace_alu$866.C[15]
.sym 109352 cores_0.fsm_data[16]
.sym 109353 $PACKER_VCC_NET
.sym 109354 $auto$alumacc.cc:474:replace_alu$866.C[16]
.sym 109356 cores_0.fsm_data[17]
.sym 109357 $PACKER_VCC_NET
.sym 109358 $auto$alumacc.cc:474:replace_alu$866.C[17]
.sym 109360 cores_0.fsm_data[18]
.sym 109361 $PACKER_VCC_NET
.sym 109362 $auto$alumacc.cc:474:replace_alu$866.C[18]
.sym 109364 cores_0.fsm_data[19]
.sym 109365 $PACKER_VCC_NET
.sym 109366 $auto$alumacc.cc:474:replace_alu$866.C[19]
.sym 109368 cores_0.fsm_data[20]
.sym 109369 $PACKER_VCC_NET
.sym 109370 $auto$alumacc.cc:474:replace_alu$866.C[20]
.sym 109372 cores_0.fsm_data[21]
.sym 109373 $PACKER_VCC_NET
.sym 109374 $auto$alumacc.cc:474:replace_alu$866.C[21]
.sym 109376 cores_0.fsm_data[22]
.sym 109377 $PACKER_VCC_NET
.sym 109378 $auto$alumacc.cc:474:replace_alu$866.C[22]
.sym 109380 cores_0.fsm_data[23]
.sym 109381 $PACKER_VCC_NET
.sym 109382 $auto$alumacc.cc:474:replace_alu$866.C[23]
.sym 109384 cores_0.fsm_data[24]
.sym 109385 $PACKER_VCC_NET
.sym 109386 $auto$alumacc.cc:474:replace_alu$866.C[24]
.sym 109388 cores_0.fsm_data[25]
.sym 109389 $PACKER_VCC_NET
.sym 109390 $auto$alumacc.cc:474:replace_alu$866.C[25]
.sym 109392 cores_0.fsm_data[26]
.sym 109393 $PACKER_VCC_NET
.sym 109394 $auto$alumacc.cc:474:replace_alu$866.C[26]
.sym 109396 cores_0.fsm_data[27]
.sym 109397 $PACKER_VCC_NET
.sym 109398 $auto$alumacc.cc:474:replace_alu$866.C[27]
.sym 109400 cores_0.fsm_data[28]
.sym 109401 $PACKER_VCC_NET
.sym 109402 $auto$alumacc.cc:474:replace_alu$866.C[28]
.sym 109404 cores_0.fsm_data[29]
.sym 109405 $PACKER_VCC_NET
.sym 109406 $auto$alumacc.cc:474:replace_alu$866.C[29]
.sym 109408 cores_0.fsm_data[30]
.sym 109409 $PACKER_VCC_NET
.sym 109410 $auto$alumacc.cc:474:replace_alu$866.C[30]
.sym 109412 cores_0.fsm_data[31]
.sym 109413 $PACKER_VCC_NET
.sym 109414 $auto$alumacc.cc:474:replace_alu$866.C[31]
.sym 109416 cores_0.fsm_data[32]
.sym 109417 $PACKER_VCC_NET
.sym 109418 $auto$alumacc.cc:474:replace_alu$866.C[32]
.sym 109420 cores_0.fsm_data[33]
.sym 109421 $PACKER_VCC_NET
.sym 109422 $auto$alumacc.cc:474:replace_alu$866.C[33]
.sym 109424 cores_0.fsm_data[34]
.sym 109425 $PACKER_VCC_NET
.sym 109426 $auto$alumacc.cc:474:replace_alu$866.C[34]
.sym 109428 cores_0.fsm_data[35]
.sym 109429 $PACKER_VCC_NET
.sym 109430 $auto$alumacc.cc:474:replace_alu$866.C[35]
.sym 109432 cores_0.fsm_data[36]
.sym 109433 $PACKER_VCC_NET
.sym 109434 $auto$alumacc.cc:474:replace_alu$866.C[36]
.sym 109436 cores_0.fsm_data[37]
.sym 109437 $PACKER_VCC_NET
.sym 109438 $auto$alumacc.cc:474:replace_alu$866.C[37]
.sym 109440 cores_0.fsm_data[38]
.sym 109441 $PACKER_VCC_NET
.sym 109442 $auto$alumacc.cc:474:replace_alu$866.C[38]
.sym 109444 cores_0.fsm_data[39]
.sym 109445 $PACKER_VCC_NET
.sym 109446 $auto$alumacc.cc:474:replace_alu$866.C[39]
.sym 109448 cores_0.fsm_data[40]
.sym 109449 $PACKER_VCC_NET
.sym 109450 $auto$alumacc.cc:474:replace_alu$866.C[40]
.sym 109452 cores_0.fsm_data[41]
.sym 109453 $PACKER_VCC_NET
.sym 109454 $auto$alumacc.cc:474:replace_alu$866.C[41]
.sym 109456 cores_0.fsm_data[42]
.sym 109457 $PACKER_VCC_NET
.sym 109458 $auto$alumacc.cc:474:replace_alu$866.C[42]
.sym 109460 cores_0.fsm_data[43]
.sym 109461 $PACKER_VCC_NET
.sym 109462 $auto$alumacc.cc:474:replace_alu$866.C[43]
.sym 109464 cores_0.fsm_data[44]
.sym 109465 $PACKER_VCC_NET
.sym 109466 $auto$alumacc.cc:474:replace_alu$866.C[44]
.sym 109468 cores_0.fsm_data[45]
.sym 109469 $PACKER_VCC_NET
.sym 109470 $auto$alumacc.cc:474:replace_alu$866.C[45]
.sym 109472 cores_0.fsm_data[46]
.sym 109473 $PACKER_VCC_NET
.sym 109474 $auto$alumacc.cc:474:replace_alu$866.C[46]
.sym 109476 cores_0.fsm_data[47]
.sym 109477 $PACKER_VCC_NET
.sym 109478 $auto$alumacc.cc:474:replace_alu$866.C[47]
.sym 109480 cores_0.fsm_data[48]
.sym 109481 $PACKER_VCC_NET
.sym 109482 $auto$alumacc.cc:474:replace_alu$866.C[48]
.sym 109484 cores_0.fsm_data[49]
.sym 109485 $PACKER_VCC_NET
.sym 109486 $auto$alumacc.cc:474:replace_alu$866.C[49]
.sym 109488 cores_0.fsm_data[50]
.sym 109489 $PACKER_VCC_NET
.sym 109490 $auto$alumacc.cc:474:replace_alu$866.C[50]
.sym 109492 cores_0.fsm_data[51]
.sym 109493 $PACKER_VCC_NET
.sym 109494 $auto$alumacc.cc:474:replace_alu$866.C[51]
.sym 109496 cores_0.fsm_data[52]
.sym 109497 $PACKER_VCC_NET
.sym 109498 $auto$alumacc.cc:474:replace_alu$866.C[52]
.sym 109500 cores_0.fsm_data[53]
.sym 109501 $PACKER_VCC_NET
.sym 109502 $auto$alumacc.cc:474:replace_alu$866.C[53]
.sym 109504 cores_0.fsm_data[54]
.sym 109505 $PACKER_VCC_NET
.sym 109506 $auto$alumacc.cc:474:replace_alu$866.C[54]
.sym 109508 cores_0.fsm_data[55]
.sym 109509 $PACKER_VCC_NET
.sym 109510 $auto$alumacc.cc:474:replace_alu$866.C[55]
.sym 109512 cores_0.fsm_data[56]
.sym 109513 $PACKER_VCC_NET
.sym 109514 $auto$alumacc.cc:474:replace_alu$866.C[56]
.sym 109516 cores_0.fsm_data[57]
.sym 109517 $PACKER_VCC_NET
.sym 109518 $auto$alumacc.cc:474:replace_alu$866.C[57]
.sym 109520 cores_0.fsm_data[58]
.sym 109521 $PACKER_VCC_NET
.sym 109522 $auto$alumacc.cc:474:replace_alu$866.C[58]
.sym 109524 cores_0.fsm_data[59]
.sym 109525 $PACKER_VCC_NET
.sym 109526 $auto$alumacc.cc:474:replace_alu$866.C[59]
.sym 109528 cores_0.fsm_data[60]
.sym 109529 $PACKER_VCC_NET
.sym 109530 $auto$alumacc.cc:474:replace_alu$866.C[60]
.sym 109532 cores_0.fsm_data[61]
.sym 109533 $PACKER_VCC_NET
.sym 109534 $auto$alumacc.cc:474:replace_alu$866.C[61]
.sym 109536 cores_0.fsm_data[62]
.sym 109537 $PACKER_VCC_NET
.sym 109538 $auto$alumacc.cc:474:replace_alu$866.C[62]
.sym 109540 cores_0.fsm_data[63]
.sym 109541 $PACKER_VCC_NET
.sym 109542 $auto$alumacc.cc:474:replace_alu$866.C[63]
.sym 109544 cores_0.fsm_data[64]
.sym 109545 $PACKER_VCC_NET
.sym 109546 $auto$alumacc.cc:474:replace_alu$866.C[64]
.sym 109548 cores_0.fsm_data[65]
.sym 109549 $PACKER_VCC_NET
.sym 109550 $auto$alumacc.cc:474:replace_alu$866.C[65]
.sym 109552 cores_0.fsm_data[66]
.sym 109553 $PACKER_VCC_NET
.sym 109554 $auto$alumacc.cc:474:replace_alu$866.C[66]
.sym 109556 cores_0.fsm_data[67]
.sym 109557 $PACKER_VCC_NET
.sym 109558 $auto$alumacc.cc:474:replace_alu$866.C[67]
.sym 109560 cores_0.fsm_data[68]
.sym 109561 $PACKER_VCC_NET
.sym 109562 $auto$alumacc.cc:474:replace_alu$866.C[68]
.sym 109564 cores_0.fsm_data[69]
.sym 109565 $PACKER_VCC_NET
.sym 109566 $auto$alumacc.cc:474:replace_alu$866.C[69]
.sym 109568 cores_0.fsm_data[70]
.sym 109569 $PACKER_VCC_NET
.sym 109570 $auto$alumacc.cc:474:replace_alu$866.C[70]
.sym 109572 cores_0.fsm_data[71]
.sym 109573 $PACKER_VCC_NET
.sym 109574 $auto$alumacc.cc:474:replace_alu$866.C[71]
.sym 109576 cores_0.fsm_data[72]
.sym 109577 $PACKER_VCC_NET
.sym 109578 $auto$alumacc.cc:474:replace_alu$866.C[72]
.sym 109580 cores_0.fsm_data[73]
.sym 109581 $PACKER_VCC_NET
.sym 109582 $auto$alumacc.cc:474:replace_alu$866.C[73]
.sym 109584 cores_0.fsm_data[74]
.sym 109585 $PACKER_VCC_NET
.sym 109586 $auto$alumacc.cc:474:replace_alu$866.C[74]
.sym 109588 cores_0.fsm_data[75]
.sym 109589 $PACKER_VCC_NET
.sym 109590 $auto$alumacc.cc:474:replace_alu$866.C[75]
.sym 109592 cores_0.fsm_data[76]
.sym 109593 $PACKER_VCC_NET
.sym 109594 $auto$alumacc.cc:474:replace_alu$866.C[76]
.sym 109596 cores_0.fsm_data[77]
.sym 109597 $PACKER_VCC_NET
.sym 109598 $auto$alumacc.cc:474:replace_alu$866.C[77]
.sym 109600 cores_0.fsm_data[78]
.sym 109601 $PACKER_VCC_NET
.sym 109602 $auto$alumacc.cc:474:replace_alu$866.C[78]
.sym 109604 cores_0.fsm_data[79]
.sym 109605 $PACKER_VCC_NET
.sym 109606 $auto$alumacc.cc:474:replace_alu$866.C[79]
.sym 109608 cores_0.fsm_data[80]
.sym 109609 $PACKER_VCC_NET
.sym 109610 $auto$alumacc.cc:474:replace_alu$866.C[80]
.sym 109612 cores_0.fsm_data[81]
.sym 109613 $PACKER_VCC_NET
.sym 109614 $auto$alumacc.cc:474:replace_alu$866.C[81]
.sym 109616 cores_0.fsm_data[82]
.sym 109617 $PACKER_VCC_NET
.sym 109618 $auto$alumacc.cc:474:replace_alu$866.C[82]
.sym 109620 cores_0.fsm_data[83]
.sym 109621 $PACKER_VCC_NET
.sym 109622 $auto$alumacc.cc:474:replace_alu$866.C[83]
.sym 109624 cores_0.fsm_data[84]
.sym 109625 $PACKER_VCC_NET
.sym 109626 $auto$alumacc.cc:474:replace_alu$866.C[84]
.sym 109628 cores_0.fsm_data[85]
.sym 109629 $PACKER_VCC_NET
.sym 109630 $auto$alumacc.cc:474:replace_alu$866.C[85]
.sym 109632 cores_0.fsm_data[86]
.sym 109633 $PACKER_VCC_NET
.sym 109634 $auto$alumacc.cc:474:replace_alu$866.C[86]
.sym 109636 cores_0.fsm_data[87]
.sym 109637 $PACKER_VCC_NET
.sym 109638 $auto$alumacc.cc:474:replace_alu$866.C[87]
.sym 109640 cores_0.fsm_data[88]
.sym 109641 $PACKER_VCC_NET
.sym 109642 $auto$alumacc.cc:474:replace_alu$866.C[88]
.sym 109644 cores_0.fsm_data[89]
.sym 109645 $PACKER_VCC_NET
.sym 109646 $auto$alumacc.cc:474:replace_alu$866.C[89]
.sym 109648 cores_0.fsm_data[90]
.sym 109649 $PACKER_VCC_NET
.sym 109650 $auto$alumacc.cc:474:replace_alu$866.C[90]
.sym 109652 cores_0.fsm_data[91]
.sym 109653 $PACKER_VCC_NET
.sym 109654 $auto$alumacc.cc:474:replace_alu$866.C[91]
.sym 109656 cores_0.fsm_data[92]
.sym 109657 $PACKER_VCC_NET
.sym 109658 $auto$alumacc.cc:474:replace_alu$866.C[92]
.sym 109660 cores_0.fsm_data[93]
.sym 109661 $PACKER_VCC_NET
.sym 109662 $auto$alumacc.cc:474:replace_alu$866.C[93]
.sym 109664 cores_0.fsm_data[94]
.sym 109665 $PACKER_VCC_NET
.sym 109666 $auto$alumacc.cc:474:replace_alu$866.C[94]
.sym 109668 cores_0.fsm_data[95]
.sym 109669 $PACKER_VCC_NET
.sym 109670 $auto$alumacc.cc:474:replace_alu$866.C[95]
.sym 109672 cores_0.fsm_data[96]
.sym 109673 $PACKER_VCC_NET
.sym 109674 $auto$alumacc.cc:474:replace_alu$866.C[96]
.sym 109676 cores_0.fsm_data[97]
.sym 109677 $PACKER_VCC_NET
.sym 109678 $auto$alumacc.cc:474:replace_alu$866.C[97]
.sym 109680 cores_0.fsm_data[98]
.sym 109681 $PACKER_VCC_NET
.sym 109682 $auto$alumacc.cc:474:replace_alu$866.C[98]
.sym 109684 cores_0.fsm_data[99]
.sym 109685 $PACKER_VCC_NET
.sym 109686 $auto$alumacc.cc:474:replace_alu$866.C[99]
.sym 109688 cores_0.fsm_data[100]
.sym 109689 $PACKER_VCC_NET
.sym 109690 $auto$alumacc.cc:474:replace_alu$866.C[100]
.sym 109692 cores_0.fsm_data[101]
.sym 109693 $PACKER_VCC_NET
.sym 109694 $auto$alumacc.cc:474:replace_alu$866.C[101]
.sym 109696 cores_0.fsm_data[102]
.sym 109697 $PACKER_VCC_NET
.sym 109698 $auto$alumacc.cc:474:replace_alu$866.C[102]
.sym 109700 cores_0.fsm_data[103]
.sym 109701 $PACKER_VCC_NET
.sym 109702 $auto$alumacc.cc:474:replace_alu$866.C[103]
.sym 109704 cores_0.fsm_data[104]
.sym 109705 $PACKER_VCC_NET
.sym 109706 $auto$alumacc.cc:474:replace_alu$866.C[104]
.sym 109708 cores_0.fsm_data[105]
.sym 109709 $PACKER_VCC_NET
.sym 109710 $auto$alumacc.cc:474:replace_alu$866.C[105]
.sym 109712 cores_0.fsm_data[106]
.sym 109713 $PACKER_VCC_NET
.sym 109714 $auto$alumacc.cc:474:replace_alu$866.C[106]
.sym 109716 cores_0.fsm_data[107]
.sym 109717 $PACKER_VCC_NET
.sym 109718 $auto$alumacc.cc:474:replace_alu$866.C[107]
.sym 109720 cores_0.fsm_data[108]
.sym 109721 $PACKER_VCC_NET
.sym 109722 $auto$alumacc.cc:474:replace_alu$866.C[108]
.sym 109724 cores_0.fsm_data[109]
.sym 109725 $PACKER_VCC_NET
.sym 109726 $auto$alumacc.cc:474:replace_alu$866.C[109]
.sym 109728 cores_0.fsm_data[110]
.sym 109729 $PACKER_VCC_NET
.sym 109730 $auto$alumacc.cc:474:replace_alu$866.C[110]
.sym 109732 cores_0.fsm_data[111]
.sym 109733 $PACKER_VCC_NET
.sym 109734 $auto$alumacc.cc:474:replace_alu$866.C[111]
.sym 109736 cores_0.fsm_data[112]
.sym 109737 $PACKER_VCC_NET
.sym 109738 $auto$alumacc.cc:474:replace_alu$866.C[112]
.sym 109740 cores_0.fsm_data[113]
.sym 109741 $PACKER_VCC_NET
.sym 109742 $auto$alumacc.cc:474:replace_alu$866.C[113]
.sym 109744 cores_0.fsm_data[114]
.sym 109745 $PACKER_VCC_NET
.sym 109746 $auto$alumacc.cc:474:replace_alu$866.C[114]
.sym 109748 cores_0.fsm_data[115]
.sym 109749 $PACKER_VCC_NET
.sym 109750 $auto$alumacc.cc:474:replace_alu$866.C[115]
.sym 109752 cores_0.fsm_data[116]
.sym 109753 $PACKER_VCC_NET
.sym 109754 $auto$alumacc.cc:474:replace_alu$866.C[116]
.sym 109756 cores_0.fsm_data[117]
.sym 109757 $PACKER_VCC_NET
.sym 109758 $auto$alumacc.cc:474:replace_alu$866.C[117]
.sym 109760 cores_0.fsm_data[118]
.sym 109761 $PACKER_VCC_NET
.sym 109762 $auto$alumacc.cc:474:replace_alu$866.C[118]
.sym 109764 cores_0.fsm_data[119]
.sym 109765 $PACKER_VCC_NET
.sym 109766 $auto$alumacc.cc:474:replace_alu$866.C[119]
.sym 109768 cores_0.fsm_data[120]
.sym 109769 $PACKER_VCC_NET
.sym 109770 $auto$alumacc.cc:474:replace_alu$866.C[120]
.sym 109772 cores_0.fsm_data[121]
.sym 109773 $PACKER_VCC_NET
.sym 109774 $auto$alumacc.cc:474:replace_alu$866.C[121]
.sym 109776 cores_0.fsm_data[122]
.sym 109777 $PACKER_VCC_NET
.sym 109778 $auto$alumacc.cc:474:replace_alu$866.C[122]
.sym 109780 cores_0.fsm_data[123]
.sym 109781 $PACKER_VCC_NET
.sym 109782 $auto$alumacc.cc:474:replace_alu$866.C[123]
.sym 109784 cores_0.fsm_data[124]
.sym 109785 $PACKER_VCC_NET
.sym 109786 $auto$alumacc.cc:474:replace_alu$866.C[124]
.sym 109788 cores_0.fsm_data[125]
.sym 109789 $PACKER_VCC_NET
.sym 109790 $auto$alumacc.cc:474:replace_alu$866.C[125]
.sym 109792 cores_0.fsm_data[126]
.sym 109793 $PACKER_VCC_NET
.sym 109794 $auto$alumacc.cc:474:replace_alu$866.C[126]
.sym 109798 $nextpnr_ICESTORM_LC_6$I3
.sym 109807 $abc$16344$new_n2111_
.sym 109808 $abc$16344$new_n2066_
.sym 109809 data[124]
.sym 109810 $abc$16344$techmap\cores_0.$procmux$515_Y[124]_new_inv_
.sym 109811 $abc$16344$new_n2111_
.sym 109812 $abc$16344$new_n2066_
.sym 109813 data[125]
.sym 109814 $abc$16344$techmap\cores_0.$procmux$515_Y[125]_new_inv_
.sym 109815 $abc$16344$new_n2111_
.sym 109816 $abc$16344$new_n2066_
.sym 109817 data[119]
.sym 109818 $abc$16344$techmap\cores_0.$procmux$515_Y[119]_new_inv_
.sym 109823 cores_0.fsm_data[119]
.sym 109824 cores_0.fsm_data[118]
.sym 109825 cores_0.fsm_data[117]
.sym 109826 cores_0.fsm_data[116]
.sym 109827 $abc$16344$new_n2111_
.sym 109828 $abc$16344$new_n2066_
.sym 109829 data[116]
.sym 109830 $abc$16344$techmap\cores_0.$procmux$515_Y[116]_new_inv_
.sym 109831 cores_0.fsm_data[110]
.sym 109839 cores_0.fsm_data[74]
.sym 109843 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[30]_new_inv_
.sym 109844 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[31]_new_inv_
.sym 109845 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[28]_new_inv_
.sym 109846 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[29]_new_inv_
.sym 109847 cores_0.fsm_data[15]
.sym 109851 cores_0.fsm_data[124]
.sym 109859 cores_0.fsm_data[44]
.sym 109868 cores_0_io_dataAddrValid
.sym 109869 cores_0_io_dataOut[15]
.sym 109870 cores_1_io_dataOut[15]
.sym 109876 cores_0_io_dataAddrValid
.sym 109877 cores_0_io_dataOut[110]
.sym 109878 cores_1_io_dataOut[110]
.sym 109880 cores_0_io_dataAddrValid
.sym 109881 cores_0_io_dataOut[44]
.sym 109882 cores_1_io_dataOut[44]
.sym 109884 cores_0_io_dataAddrValid
.sym 109885 cores_0_io_dataOut[124]
.sym 109886 cores_1_io_dataOut[124]
.sym 109888 cores_0_io_dataAddrValid
.sym 109889 cores_0_io_dataOut[74]
.sym 109890 cores_1_io_dataOut[74]
.sym 109892 cores_0_io_dataAddrValid
.sym 109893 cores_0_io_dataOut[81]
.sym 109894 cores_1_io_dataOut[81]
.sym 109895 dataOut[44]
.sym 109899 dataOut[81]
.sym 109903 dataOut[124]
.sym 109907 dataOut[99]
.sym 109911 dataOut[110]
.sym 109915 dataOut[127]
.sym 109919 dataOut[74]
.sym 109923 dataOut[15]
.sym 109944 dataAddr
.sym 109945 dataMem[1][99]
.sym 109946 dataMem[0][99]
.sym 109966 dataWriteAck
.sym 109979 cores_1_io_dataWriteEnable
.sym 110011 $abc$16344$auto$wreduce.cc:454:run$796[2]
.sym 110171 dataOut[19]
.sym 110184 dataAddr
.sym 110185 dataMem[1][13]
.sym 110186 dataMem[0][13]
.sym 110192 dataAddr
.sym 110193 dataMem[1][17]
.sym 110194 dataMem[0][17]
.sym 110200 dataAddr
.sym 110201 dataMem[1][6]
.sym 110202 dataMem[0][6]
.sym 110204 dataAddr
.sym 110205 dataMem[1][14]
.sym 110206 dataMem[0][14]
.sym 110212 dataAddr
.sym 110213 dataMem[1][19]
.sym 110214 dataMem[0][19]
.sym 110215 $abc$16344$new_n2111_
.sym 110216 $abc$16344$new_n2066_
.sym 110217 data[5]
.sym 110218 $abc$16344$techmap\cores_0.$procmux$515_Y[5]_new_inv_
.sym 110219 $abc$16344$new_n2111_
.sym 110220 $abc$16344$new_n2066_
.sym 110221 data[2]
.sym 110222 $abc$16344$techmap\cores_0.$procmux$515_Y[2]_new_inv_
.sym 110223 $abc$16344$new_n2111_
.sym 110224 $abc$16344$new_n2066_
.sym 110225 data[6]
.sym 110226 $abc$16344$techmap\cores_0.$procmux$515_Y[6]_new_inv_
.sym 110228 cores_0.dataIncDec
.sym 110229 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[7]
.sym 110230 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[7]
.sym 110231 $abc$16344$new_n2111_
.sym 110232 $abc$16344$new_n2066_
.sym 110233 data[1]
.sym 110234 $abc$16344$techmap\cores_0.$procmux$515_Y[1]_new_inv_
.sym 110235 $abc$16344$new_n2111_
.sym 110236 $abc$16344$new_n2066_
.sym 110237 data[4]
.sym 110238 $abc$16344$techmap\cores_0.$procmux$515_Y[4]_new_inv_
.sym 110239 $abc$16344$new_n2111_
.sym 110240 $abc$16344$new_n2066_
.sym 110241 data[7]
.sym 110242 $abc$16344$techmap\cores_0.$procmux$515_Y[7]_new_inv_
.sym 110244 cores_0.dataIncDec
.sym 110245 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[4]
.sym 110246 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[4]
.sym 110247 $abc$16344$new_n2111_
.sym 110248 $abc$16344$new_n2066_
.sym 110249 data[8]
.sym 110250 $abc$16344$techmap\cores_0.$procmux$515_Y[8]_new_inv_
.sym 110251 $abc$16344$new_n2111_
.sym 110252 $abc$16344$new_n2066_
.sym 110253 data[9]
.sym 110254 $abc$16344$techmap\cores_0.$procmux$515_Y[9]_new_inv_
.sym 110255 $abc$16344$new_n2111_
.sym 110256 $abc$16344$new_n2066_
.sym 110257 data[3]
.sym 110258 $abc$16344$techmap\cores_0.$procmux$515_Y[3]_new_inv_
.sym 110260 cores_0.dataIncDec
.sym 110261 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[3]
.sym 110262 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[3]
.sym 110263 $abc$16344$new_n2111_
.sym 110264 $abc$16344$new_n2066_
.sym 110265 data[10]
.sym 110266 $abc$16344$techmap\cores_0.$procmux$515_Y[10]_new_inv_
.sym 110267 cores_0.fsm_data[15]
.sym 110268 cores_0.fsm_data[14]
.sym 110269 cores_0.fsm_data[13]
.sym 110270 cores_0.fsm_data[12]
.sym 110271 $abc$16344$new_n2111_
.sym 110272 $abc$16344$new_n2066_
.sym 110273 data[0]
.sym 110274 cores_0.fsm_data[0]
.sym 110275 $abc$16344$new_n2111_
.sym 110276 $abc$16344$new_n2066_
.sym 110277 data[11]
.sym 110278 $abc$16344$techmap\cores_0.$procmux$515_Y[11]_new_inv_
.sym 110280 cores_0.dataIncDec
.sym 110281 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[18]
.sym 110282 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[18]
.sym 110283 $abc$16344$new_n2111_
.sym 110284 $abc$16344$new_n2066_
.sym 110285 data[15]
.sym 110286 $abc$16344$techmap\cores_0.$procmux$515_Y[15]_new_inv_
.sym 110288 cores_0.dataIncDec
.sym 110289 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[14]
.sym 110290 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[14]
.sym 110291 $abc$16344$new_n2111_
.sym 110292 $abc$16344$new_n2066_
.sym 110293 data[12]
.sym 110294 $abc$16344$techmap\cores_0.$procmux$515_Y[12]_new_inv_
.sym 110295 $abc$16344$new_n2111_
.sym 110296 $abc$16344$new_n2066_
.sym 110297 data[18]
.sym 110298 $abc$16344$techmap\cores_0.$procmux$515_Y[18]_new_inv_
.sym 110299 $abc$16344$new_n2111_
.sym 110300 $abc$16344$new_n2066_
.sym 110301 data[14]
.sym 110302 $abc$16344$techmap\cores_0.$procmux$515_Y[14]_new_inv_
.sym 110304 cores_0.dataIncDec
.sym 110305 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[8]
.sym 110306 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[8]
.sym 110307 $abc$16344$new_n2111_
.sym 110308 $abc$16344$new_n2066_
.sym 110309 data[13]
.sym 110310 $abc$16344$techmap\cores_0.$procmux$515_Y[13]_new_inv_
.sym 110311 $abc$16344$new_n2111_
.sym 110312 $abc$16344$new_n2066_
.sym 110313 data[17]
.sym 110314 $abc$16344$techmap\cores_0.$procmux$515_Y[17]_new_inv_
.sym 110315 cores_0.fsm_data[19]
.sym 110316 cores_0.fsm_data[18]
.sym 110317 cores_0.fsm_data[17]
.sym 110318 cores_0.fsm_data[16]
.sym 110319 $abc$16344$new_n2111_
.sym 110320 $abc$16344$new_n2066_
.sym 110321 data[16]
.sym 110322 $abc$16344$techmap\cores_0.$procmux$515_Y[16]_new_inv_
.sym 110323 $abc$16344$new_n2111_
.sym 110324 $abc$16344$new_n2066_
.sym 110325 data[19]
.sym 110326 $abc$16344$techmap\cores_0.$procmux$515_Y[19]_new_inv_
.sym 110327 $abc$16344$new_n2111_
.sym 110328 $abc$16344$new_n2066_
.sym 110329 data[23]
.sym 110330 $abc$16344$techmap\cores_0.$procmux$515_Y[23]_new_inv_
.sym 110331 $abc$16344$new_n2111_
.sym 110332 $abc$16344$new_n2066_
.sym 110333 data[20]
.sym 110334 $abc$16344$techmap\cores_0.$procmux$515_Y[20]_new_inv_
.sym 110335 $abc$16344$new_n2111_
.sym 110336 $abc$16344$new_n2066_
.sym 110337 data[22]
.sym 110338 $abc$16344$techmap\cores_0.$procmux$515_Y[22]_new_inv_
.sym 110340 cores_0.dataIncDec
.sym 110341 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[19]
.sym 110342 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[19]
.sym 110343 $abc$16344$new_n2111_
.sym 110344 $abc$16344$new_n2066_
.sym 110345 data[26]
.sym 110346 $abc$16344$techmap\cores_0.$procmux$515_Y[26]_new_inv_
.sym 110348 cores_0.dataIncDec
.sym 110349 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[28]
.sym 110350 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[28]
.sym 110352 cores_0.dataIncDec
.sym 110353 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[27]
.sym 110354 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[27]
.sym 110355 $abc$16344$new_n2111_
.sym 110356 $abc$16344$new_n2066_
.sym 110357 data[31]
.sym 110358 $abc$16344$techmap\cores_0.$procmux$515_Y[31]_new_inv_
.sym 110360 cores_0.dataIncDec
.sym 110361 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[26]
.sym 110362 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[26]
.sym 110363 $abc$16344$new_n2111_
.sym 110364 $abc$16344$new_n2066_
.sym 110365 data[21]
.sym 110366 $abc$16344$techmap\cores_0.$procmux$515_Y[21]_new_inv_
.sym 110368 cores_0.dataIncDec
.sym 110369 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[25]
.sym 110370 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[25]
.sym 110371 $abc$16344$new_n2111_
.sym 110372 $abc$16344$new_n2066_
.sym 110373 data[27]
.sym 110374 $abc$16344$techmap\cores_0.$procmux$515_Y[27]_new_inv_
.sym 110375 $abc$16344$new_n2111_
.sym 110376 $abc$16344$new_n2066_
.sym 110377 data[24]
.sym 110378 $abc$16344$techmap\cores_0.$procmux$515_Y[24]_new_inv_
.sym 110380 cores_0.dataIncDec
.sym 110381 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[32]
.sym 110382 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[32]
.sym 110383 $abc$16344$new_n2111_
.sym 110384 $abc$16344$new_n2066_
.sym 110385 data[28]
.sym 110386 $abc$16344$techmap\cores_0.$procmux$515_Y[28]_new_inv_
.sym 110387 cores_0.fsm_data[39]
.sym 110388 cores_0.fsm_data[38]
.sym 110389 cores_0.fsm_data[37]
.sym 110390 cores_0.fsm_data[36]
.sym 110392 cores_0.dataIncDec
.sym 110393 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[35]
.sym 110394 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[35]
.sym 110395 $abc$16344$new_n2111_
.sym 110396 $abc$16344$new_n2066_
.sym 110397 data[32]
.sym 110398 $abc$16344$techmap\cores_0.$procmux$515_Y[32]_new_inv_
.sym 110399 $abc$16344$new_n2111_
.sym 110400 $abc$16344$new_n2066_
.sym 110401 data[25]
.sym 110402 $abc$16344$techmap\cores_0.$procmux$515_Y[25]_new_inv_
.sym 110403 $abc$16344$new_n2111_
.sym 110404 $abc$16344$new_n2066_
.sym 110405 data[35]
.sym 110406 $abc$16344$techmap\cores_0.$procmux$515_Y[35]_new_inv_
.sym 110408 cores_0.dataIncDec
.sym 110409 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[41]
.sym 110410 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[41]
.sym 110411 $abc$16344$new_n2111_
.sym 110412 $abc$16344$new_n2066_
.sym 110413 data[34]
.sym 110414 $abc$16344$techmap\cores_0.$procmux$515_Y[34]_new_inv_
.sym 110415 $abc$16344$new_n2111_
.sym 110416 $abc$16344$new_n2066_
.sym 110417 data[55]
.sym 110418 $abc$16344$techmap\cores_0.$procmux$515_Y[55]_new_inv_
.sym 110419 $abc$16344$new_n2111_
.sym 110420 $abc$16344$new_n2066_
.sym 110421 data[41]
.sym 110422 $abc$16344$techmap\cores_0.$procmux$515_Y[41]_new_inv_
.sym 110424 cores_0.dataIncDec
.sym 110425 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[40]
.sym 110426 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[40]
.sym 110427 $abc$16344$new_n2111_
.sym 110428 $abc$16344$new_n2066_
.sym 110429 data[36]
.sym 110430 $abc$16344$techmap\cores_0.$procmux$515_Y[36]_new_inv_
.sym 110431 $abc$16344$new_n2111_
.sym 110432 $abc$16344$new_n2066_
.sym 110433 data[42]
.sym 110434 $abc$16344$techmap\cores_0.$procmux$515_Y[42]_new_inv_
.sym 110435 $abc$16344$new_n2111_
.sym 110436 $abc$16344$new_n2066_
.sym 110437 data[40]
.sym 110438 $abc$16344$techmap\cores_0.$procmux$515_Y[40]_new_inv_
.sym 110439 cores_0.fsm_data[43]
.sym 110440 cores_0.fsm_data[42]
.sym 110441 cores_0.fsm_data[41]
.sym 110442 cores_0.fsm_data[40]
.sym 110443 cores_0.fsm_data[55]
.sym 110444 cores_0.fsm_data[54]
.sym 110445 cores_0.fsm_data[53]
.sym 110446 cores_0.fsm_data[52]
.sym 110448 cores_0.dataIncDec
.sym 110449 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[51]
.sym 110450 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[51]
.sym 110452 cores_0.dataIncDec
.sym 110453 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[52]
.sym 110454 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[52]
.sym 110456 cores_0.dataIncDec
.sym 110457 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[53]
.sym 110458 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[53]
.sym 110460 cores_0.dataIncDec
.sym 110461 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[49]
.sym 110462 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[49]
.sym 110463 cores_0.fsm_data[52]
.sym 110468 cores_0.dataIncDec
.sym 110469 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[55]
.sym 110470 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[55]
.sym 110472 cores_0.dataIncDec
.sym 110473 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[60]
.sym 110474 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[60]
.sym 110475 $abc$16344$new_n2111_
.sym 110476 $abc$16344$new_n2066_
.sym 110477 data[57]
.sym 110478 $abc$16344$techmap\cores_0.$procmux$515_Y[57]_new_inv_
.sym 110479 $abc$16344$new_n2111_
.sym 110480 $abc$16344$new_n2066_
.sym 110481 data[52]
.sym 110482 $abc$16344$techmap\cores_0.$procmux$515_Y[52]_new_inv_
.sym 110483 $abc$16344$new_n2111_
.sym 110484 $abc$16344$new_n2066_
.sym 110485 data[54]
.sym 110486 $abc$16344$techmap\cores_0.$procmux$515_Y[54]_new_inv_
.sym 110487 $abc$16344$new_n2111_
.sym 110488 $abc$16344$new_n2066_
.sym 110489 data[53]
.sym 110490 $abc$16344$techmap\cores_0.$procmux$515_Y[53]_new_inv_
.sym 110492 cores_0.dataIncDec
.sym 110493 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[58]
.sym 110494 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[58]
.sym 110495 $abc$16344$new_n2111_
.sym 110496 $abc$16344$new_n2066_
.sym 110497 data[67]
.sym 110498 $abc$16344$techmap\cores_0.$procmux$515_Y[67]_new_inv_
.sym 110500 cores_0.dataIncDec
.sym 110501 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[57]
.sym 110502 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[57]
.sym 110504 cores_0.dataIncDec
.sym 110505 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[71]
.sym 110506 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[71]
.sym 110508 cores_0.dataIncDec
.sym 110509 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[65]
.sym 110510 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[65]
.sym 110511 cores_1.fsm_data[86]
.sym 110520 cores_0.dataIncDec
.sym 110521 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[69]
.sym 110522 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[69]
.sym 110524 cores_0.dataIncDec
.sym 110525 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[67]
.sym 110526 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[67]
.sym 110527 cores_1.fsm_data[88]
.sym 110532 cores_0.dataIncDec
.sym 110533 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[70]
.sym 110534 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[70]
.sym 110535 cores_0.fsm_data[71]
.sym 110536 cores_0.fsm_data[70]
.sym 110537 cores_0.fsm_data[69]
.sym 110538 cores_0.fsm_data[68]
.sym 110540 cores_0.dataIncDec
.sym 110541 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[74]
.sym 110542 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[74]
.sym 110544 cores_0.dataIncDec
.sym 110545 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[78]
.sym 110546 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[78]
.sym 110547 $abc$16344$new_n2111_
.sym 110548 $abc$16344$new_n2066_
.sym 110549 data[70]
.sym 110550 $abc$16344$techmap\cores_0.$procmux$515_Y[70]_new_inv_
.sym 110551 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[18]_new_inv_
.sym 110552 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[19]_new_inv_
.sym 110553 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[16]_new_inv_
.sym 110554 $abc$16344$auto$simplemap.cc:168:logic_reduce$4071[17]_new_inv_
.sym 110555 $abc$16344$new_n2111_
.sym 110556 $abc$16344$new_n2066_
.sym 110557 data[78]
.sym 110558 $abc$16344$techmap\cores_0.$procmux$515_Y[78]_new_inv_
.sym 110559 cores_0.fsm_data[79]
.sym 110560 cores_0.fsm_data[78]
.sym 110561 cores_0.fsm_data[77]
.sym 110562 cores_0.fsm_data[76]
.sym 110563 cores_0.fsm_data[75]
.sym 110564 cores_0.fsm_data[74]
.sym 110565 cores_0.fsm_data[73]
.sym 110566 cores_0.fsm_data[72]
.sym 110568 cores_0.dataIncDec
.sym 110569 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[82]
.sym 110570 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[82]
.sym 110571 $abc$16344$new_n2111_
.sym 110572 $abc$16344$new_n2066_
.sym 110573 data[87]
.sym 110574 $abc$16344$techmap\cores_0.$procmux$515_Y[87]_new_inv_
.sym 110576 cores_0.dataIncDec
.sym 110577 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[87]
.sym 110578 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[87]
.sym 110579 $abc$16344$new_n2111_
.sym 110580 $abc$16344$new_n2066_
.sym 110581 data[79]
.sym 110582 $abc$16344$techmap\cores_0.$procmux$515_Y[79]_new_inv_
.sym 110583 $abc$16344$new_n2111_
.sym 110584 $abc$16344$new_n2066_
.sym 110585 data[74]
.sym 110586 $abc$16344$techmap\cores_0.$procmux$515_Y[74]_new_inv_
.sym 110587 $abc$16344$new_n2111_
.sym 110588 $abc$16344$new_n2066_
.sym 110589 data[71]
.sym 110590 $abc$16344$techmap\cores_0.$procmux$515_Y[71]_new_inv_
.sym 110592 cores_0.dataIncDec
.sym 110593 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[81]
.sym 110594 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[81]
.sym 110596 cores_0.dataIncDec
.sym 110597 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[79]
.sym 110598 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[79]
.sym 110600 cores_0.dataIncDec
.sym 110601 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[93]
.sym 110602 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[93]
.sym 110603 $abc$16344$new_n2111_
.sym 110604 $abc$16344$new_n2066_
.sym 110605 data[95]
.sym 110606 $abc$16344$techmap\cores_0.$procmux$515_Y[95]_new_inv_
.sym 110608 cores_0.dataIncDec
.sym 110609 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[90]
.sym 110610 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[90]
.sym 110612 cores_0.dataIncDec
.sym 110613 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[95]
.sym 110614 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[95]
.sym 110616 cores_0.dataIncDec
.sym 110617 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[91]
.sym 110618 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[91]
.sym 110619 $abc$16344$new_n2111_
.sym 110620 $abc$16344$new_n2066_
.sym 110621 data[81]
.sym 110622 $abc$16344$techmap\cores_0.$procmux$515_Y[81]_new_inv_
.sym 110623 $abc$16344$new_n2111_
.sym 110624 $abc$16344$new_n2066_
.sym 110625 data[91]
.sym 110626 $abc$16344$techmap\cores_0.$procmux$515_Y[91]_new_inv_
.sym 110631 $abc$16344$new_n2111_
.sym 110632 $abc$16344$new_n2066_
.sym 110633 data[111]
.sym 110634 $abc$16344$techmap\cores_0.$procmux$515_Y[111]_new_inv_
.sym 110636 cores_0.dataIncDec
.sym 110637 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[102]
.sym 110638 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[102]
.sym 110639 $abc$16344$new_n2111_
.sym 110640 $abc$16344$new_n2066_
.sym 110641 data[100]
.sym 110642 $abc$16344$techmap\cores_0.$procmux$515_Y[100]_new_inv_
.sym 110644 cores_0.dataIncDec
.sym 110645 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[111]
.sym 110646 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[111]
.sym 110647 $abc$16344$new_n2111_
.sym 110648 $abc$16344$new_n2066_
.sym 110649 data[102]
.sym 110650 $abc$16344$techmap\cores_0.$procmux$515_Y[102]_new_inv_
.sym 110652 cores_0.dataIncDec
.sym 110653 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[103]
.sym 110654 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[103]
.sym 110655 $abc$16344$new_n2111_
.sym 110656 $abc$16344$new_n2066_
.sym 110657 data[103]
.sym 110658 $abc$16344$techmap\cores_0.$procmux$515_Y[103]_new_inv_
.sym 110660 cores_0.dataIncDec
.sym 110661 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[100]
.sym 110662 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[100]
.sym 110664 cores_0.dataIncDec
.sym 110665 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[110]
.sym 110666 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[110]
.sym 110668 cores_0.dataIncDec
.sym 110669 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[108]
.sym 110670 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[108]
.sym 110672 cores_0.dataIncDec
.sym 110673 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[107]
.sym 110674 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[107]
.sym 110676 cores_0.dataIncDec
.sym 110677 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[109]
.sym 110678 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[109]
.sym 110680 cores_0.dataIncDec
.sym 110681 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[104]
.sym 110682 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[104]
.sym 110683 cores_0.fsm_data[111]
.sym 110684 cores_0.fsm_data[110]
.sym 110685 cores_0.fsm_data[109]
.sym 110686 cores_0.fsm_data[108]
.sym 110688 cores_0.dataIncDec
.sym 110689 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[106]
.sym 110690 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[106]
.sym 110692 cores_0.dataIncDec
.sym 110693 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[105]
.sym 110694 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[105]
.sym 110695 $abc$16344$new_n2111_
.sym 110696 $abc$16344$new_n2066_
.sym 110697 data[104]
.sym 110698 $abc$16344$techmap\cores_0.$procmux$515_Y[104]_new_inv_
.sym 110699 $abc$16344$new_n2111_
.sym 110700 $abc$16344$new_n2066_
.sym 110701 data[110]
.sym 110702 $abc$16344$techmap\cores_0.$procmux$515_Y[110]_new_inv_
.sym 110703 $abc$16344$new_n2111_
.sym 110704 $abc$16344$new_n2066_
.sym 110705 data[105]
.sym 110706 $abc$16344$techmap\cores_0.$procmux$515_Y[105]_new_inv_
.sym 110708 cores_0.dataIncDec
.sym 110709 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[113]
.sym 110710 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[113]
.sym 110711 $abc$16344$new_n2111_
.sym 110712 $abc$16344$new_n2066_
.sym 110713 data[107]
.sym 110714 $abc$16344$techmap\cores_0.$procmux$515_Y[107]_new_inv_
.sym 110715 $abc$16344$new_n2111_
.sym 110716 $abc$16344$new_n2066_
.sym 110717 data[113]
.sym 110718 $abc$16344$techmap\cores_0.$procmux$515_Y[113]_new_inv_
.sym 110719 $abc$16344$new_n2111_
.sym 110720 $abc$16344$new_n2066_
.sym 110721 data[108]
.sym 110722 $abc$16344$techmap\cores_0.$procmux$515_Y[108]_new_inv_
.sym 110723 $abc$16344$new_n2111_
.sym 110724 $abc$16344$new_n2066_
.sym 110725 data[106]
.sym 110726 $abc$16344$techmap\cores_0.$procmux$515_Y[106]_new_inv_
.sym 110728 cores_0.dataIncDec
.sym 110729 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[115]
.sym 110730 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[115]
.sym 110732 cores_0.dataIncDec
.sym 110733 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[116]
.sym 110734 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[116]
.sym 110736 cores_0.dataIncDec
.sym 110737 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[122]
.sym 110738 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[122]
.sym 110740 cores_0.dataIncDec
.sym 110741 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[114]
.sym 110742 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[114]
.sym 110744 cores_0.dataIncDec
.sym 110745 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[119]
.sym 110746 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[119]
.sym 110748 cores_0.dataIncDec
.sym 110749 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[117]
.sym 110750 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[117]
.sym 110752 cores_0.dataIncDec
.sym 110753 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[112]
.sym 110754 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[112]
.sym 110756 cores_0.dataIncDec
.sym 110757 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[118]
.sym 110758 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[118]
.sym 110760 cores_0.dataIncDec
.sym 110761 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[126]
.sym 110762 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[126]
.sym 110763 $abc$16344$new_n2111_
.sym 110764 $abc$16344$new_n2066_
.sym 110765 data[117]
.sym 110766 $abc$16344$techmap\cores_0.$procmux$515_Y[117]_new_inv_
.sym 110768 cores_0.dataIncDec
.sym 110769 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[121]
.sym 110770 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[121]
.sym 110772 cores_0.dataIncDec
.sym 110773 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[123]
.sym 110774 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[123]
.sym 110776 cores_0.dataIncDec
.sym 110777 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[125]
.sym 110778 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[125]
.sym 110779 $abc$16344$new_n2111_
.sym 110780 $abc$16344$new_n2066_
.sym 110781 data[122]
.sym 110782 $abc$16344$techmap\cores_0.$procmux$515_Y[122]_new_inv_
.sym 110784 cores_0.dataIncDec
.sym 110785 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[124]
.sym 110786 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[124]
.sym 110787 $abc$16344$new_n2111_
.sym 110788 $abc$16344$new_n2066_
.sym 110789 data[118]
.sym 110790 $abc$16344$techmap\cores_0.$procmux$515_Y[118]_new_inv_
.sym 110791 cores_0.fsm_data[113]
.sym 110795 cores_0.fsm_data[123]
.sym 110796 cores_0.fsm_data[122]
.sym 110797 cores_0.fsm_data[121]
.sym 110798 cores_0.fsm_data[120]
.sym 110799 cores_0.fsm_data[127]
.sym 110803 cores_0.fsm_data[84]
.sym 110807 cores_0.fsm_data[127]
.sym 110808 cores_0.fsm_data[126]
.sym 110809 cores_0.fsm_data[125]
.sym 110810 cores_0.fsm_data[124]
.sym 110811 cores_0.fsm_data[115]
.sym 110812 cores_0.fsm_data[114]
.sym 110813 cores_0.fsm_data[113]
.sym 110814 cores_0.fsm_data[112]
.sym 110815 cores_0.fsm_data[104]
.sym 110819 cores_0.fsm_data[61]
.sym 110824 cores_0_io_dataAddrValid
.sym 110825 cores_0_io_dataOut[113]
.sym 110826 cores_1_io_dataOut[113]
.sym 110828 cores_0_io_dataAddrValid
.sym 110829 cores_0_io_dataOut[84]
.sym 110830 cores_1_io_dataOut[84]
.sym 110832 cores_0_io_dataAddrValid
.sym 110833 cores_0_io_dataOut[112]
.sym 110834 cores_1_io_dataOut[112]
.sym 110836 cores_0_io_dataAddrValid
.sym 110837 cores_0_io_dataOut[104]
.sym 110838 cores_1_io_dataOut[104]
.sym 110840 cores_0_io_dataAddrValid
.sym 110841 cores_0_io_dataOut[127]
.sym 110842 cores_1_io_dataOut[127]
.sym 110852 cores_0_io_dataAddrValid
.sym 110853 cores_0_io_dataOut[61]
.sym 110854 cores_1_io_dataOut[61]
.sym 110856 dataAddr
.sym 110857 dataMem[1][74]
.sym 110858 dataMem[0][74]
.sym 110860 dataAddr
.sym 110861 dataMem[1][127]
.sym 110862 dataMem[0][127]
.sym 110864 dataAddr
.sym 110865 dataMem[1][110]
.sym 110866 dataMem[0][110]
.sym 110868 dataAddr
.sym 110869 dataMem[1][124]
.sym 110870 dataMem[0][124]
.sym 110872 dataAddr
.sym 110873 dataMem[1][61]
.sym 110874 dataMem[0][61]
.sym 110876 dataAddr
.sym 110877 dataMem[1][71]
.sym 110878 dataMem[0][71]
.sym 110880 dataAddr
.sym 110881 dataMem[1][15]
.sym 110882 dataMem[0][15]
.sym 110884 dataAddr
.sym 110885 dataMem[1][113]
.sym 110886 dataMem[0][113]
.sym 110899 dataOut[84]
.sym 110903 dataOut[113]
.sym 110907 dataOut[71]
.sym 110911 dataOut[61]
.sym 110935 dataOut[112]
.sym 110939 dataOut[104]
.sym 110953 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 110954 cores_1._zz_10_
.sym 110955 dataOut[112]
.sym 110959 dataOut[121]
.sym 110967 dataOut[104]
.sym 111115 dataOut[13]
.sym 111139 dataOut[6]
.sym 111155 dataOut[13]
.sym 111163 dataOut[6]
.sym 111167 dataOut[17]
.sym 111175 cores_0.fsm_data[9]
.sym 111180 cores_0.dataIncDec
.sym 111181 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[5]
.sym 111182 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[5]
.sym 111183 cores_0.fsm_data[8]
.sym 111187 cores_0.fsm_data[7]
.sym 111192 cores_0.dataIncDec
.sym 111193 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[2]
.sym 111194 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[2]
.sym 111195 cores_0.fsm_data[6]
.sym 111201 cores_0.fsm_data[1]
.sym 111202 cores_0.fsm_data[0]
.sym 111204 cores_0.dataIncDec
.sym 111205 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[1]
.sym 111206 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[1]
.sym 111208 cores_0.fsm_data[0]
.sym 111213 cores_0.fsm_data[1]
.sym 111217 cores_0.fsm_data[2]
.sym 111218 $auto$alumacc.cc:474:replace_alu$860.C[2]
.sym 111221 cores_0.fsm_data[3]
.sym 111222 $auto$alumacc.cc:474:replace_alu$860.C[3]
.sym 111225 cores_0.fsm_data[4]
.sym 111226 $auto$alumacc.cc:474:replace_alu$860.C[4]
.sym 111229 cores_0.fsm_data[5]
.sym 111230 $auto$alumacc.cc:474:replace_alu$860.C[5]
.sym 111233 cores_0.fsm_data[6]
.sym 111234 $auto$alumacc.cc:474:replace_alu$860.C[6]
.sym 111237 cores_0.fsm_data[7]
.sym 111238 $auto$alumacc.cc:474:replace_alu$860.C[7]
.sym 111241 cores_0.fsm_data[8]
.sym 111242 $auto$alumacc.cc:474:replace_alu$860.C[8]
.sym 111245 cores_0.fsm_data[9]
.sym 111246 $auto$alumacc.cc:474:replace_alu$860.C[9]
.sym 111249 cores_0.fsm_data[10]
.sym 111250 $auto$alumacc.cc:474:replace_alu$860.C[10]
.sym 111253 cores_0.fsm_data[11]
.sym 111254 $auto$alumacc.cc:474:replace_alu$860.C[11]
.sym 111257 cores_0.fsm_data[12]
.sym 111258 $auto$alumacc.cc:474:replace_alu$860.C[12]
.sym 111261 cores_0.fsm_data[13]
.sym 111262 $auto$alumacc.cc:474:replace_alu$860.C[13]
.sym 111265 cores_0.fsm_data[14]
.sym 111266 $auto$alumacc.cc:474:replace_alu$860.C[14]
.sym 111269 cores_0.fsm_data[15]
.sym 111270 $auto$alumacc.cc:474:replace_alu$860.C[15]
.sym 111273 cores_0.fsm_data[16]
.sym 111274 $auto$alumacc.cc:474:replace_alu$860.C[16]
.sym 111277 cores_0.fsm_data[17]
.sym 111278 $auto$alumacc.cc:474:replace_alu$860.C[17]
.sym 111281 cores_0.fsm_data[18]
.sym 111282 $auto$alumacc.cc:474:replace_alu$860.C[18]
.sym 111285 cores_0.fsm_data[19]
.sym 111286 $auto$alumacc.cc:474:replace_alu$860.C[19]
.sym 111289 cores_0.fsm_data[20]
.sym 111290 $auto$alumacc.cc:474:replace_alu$860.C[20]
.sym 111293 cores_0.fsm_data[21]
.sym 111294 $auto$alumacc.cc:474:replace_alu$860.C[21]
.sym 111297 cores_0.fsm_data[22]
.sym 111298 $auto$alumacc.cc:474:replace_alu$860.C[22]
.sym 111301 cores_0.fsm_data[23]
.sym 111302 $auto$alumacc.cc:474:replace_alu$860.C[23]
.sym 111305 cores_0.fsm_data[24]
.sym 111306 $auto$alumacc.cc:474:replace_alu$860.C[24]
.sym 111309 cores_0.fsm_data[25]
.sym 111310 $auto$alumacc.cc:474:replace_alu$860.C[25]
.sym 111313 cores_0.fsm_data[26]
.sym 111314 $auto$alumacc.cc:474:replace_alu$860.C[26]
.sym 111317 cores_0.fsm_data[27]
.sym 111318 $auto$alumacc.cc:474:replace_alu$860.C[27]
.sym 111321 cores_0.fsm_data[28]
.sym 111322 $auto$alumacc.cc:474:replace_alu$860.C[28]
.sym 111325 cores_0.fsm_data[29]
.sym 111326 $auto$alumacc.cc:474:replace_alu$860.C[29]
.sym 111329 cores_0.fsm_data[30]
.sym 111330 $auto$alumacc.cc:474:replace_alu$860.C[30]
.sym 111333 cores_0.fsm_data[31]
.sym 111334 $auto$alumacc.cc:474:replace_alu$860.C[31]
.sym 111337 cores_0.fsm_data[32]
.sym 111338 $auto$alumacc.cc:474:replace_alu$860.C[32]
.sym 111341 cores_0.fsm_data[33]
.sym 111342 $auto$alumacc.cc:474:replace_alu$860.C[33]
.sym 111345 cores_0.fsm_data[34]
.sym 111346 $auto$alumacc.cc:474:replace_alu$860.C[34]
.sym 111349 cores_0.fsm_data[35]
.sym 111350 $auto$alumacc.cc:474:replace_alu$860.C[35]
.sym 111353 cores_0.fsm_data[36]
.sym 111354 $auto$alumacc.cc:474:replace_alu$860.C[36]
.sym 111357 cores_0.fsm_data[37]
.sym 111358 $auto$alumacc.cc:474:replace_alu$860.C[37]
.sym 111361 cores_0.fsm_data[38]
.sym 111362 $auto$alumacc.cc:474:replace_alu$860.C[38]
.sym 111365 cores_0.fsm_data[39]
.sym 111366 $auto$alumacc.cc:474:replace_alu$860.C[39]
.sym 111369 cores_0.fsm_data[40]
.sym 111370 $auto$alumacc.cc:474:replace_alu$860.C[40]
.sym 111373 cores_0.fsm_data[41]
.sym 111374 $auto$alumacc.cc:474:replace_alu$860.C[41]
.sym 111377 cores_0.fsm_data[42]
.sym 111378 $auto$alumacc.cc:474:replace_alu$860.C[42]
.sym 111381 cores_0.fsm_data[43]
.sym 111382 $auto$alumacc.cc:474:replace_alu$860.C[43]
.sym 111385 cores_0.fsm_data[44]
.sym 111386 $auto$alumacc.cc:474:replace_alu$860.C[44]
.sym 111389 cores_0.fsm_data[45]
.sym 111390 $auto$alumacc.cc:474:replace_alu$860.C[45]
.sym 111393 cores_0.fsm_data[46]
.sym 111394 $auto$alumacc.cc:474:replace_alu$860.C[46]
.sym 111397 cores_0.fsm_data[47]
.sym 111398 $auto$alumacc.cc:474:replace_alu$860.C[47]
.sym 111401 cores_0.fsm_data[48]
.sym 111402 $auto$alumacc.cc:474:replace_alu$860.C[48]
.sym 111405 cores_0.fsm_data[49]
.sym 111406 $auto$alumacc.cc:474:replace_alu$860.C[49]
.sym 111409 cores_0.fsm_data[50]
.sym 111410 $auto$alumacc.cc:474:replace_alu$860.C[50]
.sym 111413 cores_0.fsm_data[51]
.sym 111414 $auto$alumacc.cc:474:replace_alu$860.C[51]
.sym 111417 cores_0.fsm_data[52]
.sym 111418 $auto$alumacc.cc:474:replace_alu$860.C[52]
.sym 111421 cores_0.fsm_data[53]
.sym 111422 $auto$alumacc.cc:474:replace_alu$860.C[53]
.sym 111425 cores_0.fsm_data[54]
.sym 111426 $auto$alumacc.cc:474:replace_alu$860.C[54]
.sym 111429 cores_0.fsm_data[55]
.sym 111430 $auto$alumacc.cc:474:replace_alu$860.C[55]
.sym 111433 cores_0.fsm_data[56]
.sym 111434 $auto$alumacc.cc:474:replace_alu$860.C[56]
.sym 111437 cores_0.fsm_data[57]
.sym 111438 $auto$alumacc.cc:474:replace_alu$860.C[57]
.sym 111441 cores_0.fsm_data[58]
.sym 111442 $auto$alumacc.cc:474:replace_alu$860.C[58]
.sym 111445 cores_0.fsm_data[59]
.sym 111446 $auto$alumacc.cc:474:replace_alu$860.C[59]
.sym 111449 cores_0.fsm_data[60]
.sym 111450 $auto$alumacc.cc:474:replace_alu$860.C[60]
.sym 111453 cores_0.fsm_data[61]
.sym 111454 $auto$alumacc.cc:474:replace_alu$860.C[61]
.sym 111457 cores_0.fsm_data[62]
.sym 111458 $auto$alumacc.cc:474:replace_alu$860.C[62]
.sym 111461 cores_0.fsm_data[63]
.sym 111462 $auto$alumacc.cc:474:replace_alu$860.C[63]
.sym 111465 cores_0.fsm_data[64]
.sym 111466 $auto$alumacc.cc:474:replace_alu$860.C[64]
.sym 111469 cores_0.fsm_data[65]
.sym 111470 $auto$alumacc.cc:474:replace_alu$860.C[65]
.sym 111473 cores_0.fsm_data[66]
.sym 111474 $auto$alumacc.cc:474:replace_alu$860.C[66]
.sym 111477 cores_0.fsm_data[67]
.sym 111478 $auto$alumacc.cc:474:replace_alu$860.C[67]
.sym 111481 cores_0.fsm_data[68]
.sym 111482 $auto$alumacc.cc:474:replace_alu$860.C[68]
.sym 111485 cores_0.fsm_data[69]
.sym 111486 $auto$alumacc.cc:474:replace_alu$860.C[69]
.sym 111489 cores_0.fsm_data[70]
.sym 111490 $auto$alumacc.cc:474:replace_alu$860.C[70]
.sym 111493 cores_0.fsm_data[71]
.sym 111494 $auto$alumacc.cc:474:replace_alu$860.C[71]
.sym 111497 cores_0.fsm_data[72]
.sym 111498 $auto$alumacc.cc:474:replace_alu$860.C[72]
.sym 111501 cores_0.fsm_data[73]
.sym 111502 $auto$alumacc.cc:474:replace_alu$860.C[73]
.sym 111505 cores_0.fsm_data[74]
.sym 111506 $auto$alumacc.cc:474:replace_alu$860.C[74]
.sym 111509 cores_0.fsm_data[75]
.sym 111510 $auto$alumacc.cc:474:replace_alu$860.C[75]
.sym 111513 cores_0.fsm_data[76]
.sym 111514 $auto$alumacc.cc:474:replace_alu$860.C[76]
.sym 111517 cores_0.fsm_data[77]
.sym 111518 $auto$alumacc.cc:474:replace_alu$860.C[77]
.sym 111521 cores_0.fsm_data[78]
.sym 111522 $auto$alumacc.cc:474:replace_alu$860.C[78]
.sym 111525 cores_0.fsm_data[79]
.sym 111526 $auto$alumacc.cc:474:replace_alu$860.C[79]
.sym 111529 cores_0.fsm_data[80]
.sym 111530 $auto$alumacc.cc:474:replace_alu$860.C[80]
.sym 111533 cores_0.fsm_data[81]
.sym 111534 $auto$alumacc.cc:474:replace_alu$860.C[81]
.sym 111537 cores_0.fsm_data[82]
.sym 111538 $auto$alumacc.cc:474:replace_alu$860.C[82]
.sym 111541 cores_0.fsm_data[83]
.sym 111542 $auto$alumacc.cc:474:replace_alu$860.C[83]
.sym 111545 cores_0.fsm_data[84]
.sym 111546 $auto$alumacc.cc:474:replace_alu$860.C[84]
.sym 111549 cores_0.fsm_data[85]
.sym 111550 $auto$alumacc.cc:474:replace_alu$860.C[85]
.sym 111553 cores_0.fsm_data[86]
.sym 111554 $auto$alumacc.cc:474:replace_alu$860.C[86]
.sym 111557 cores_0.fsm_data[87]
.sym 111558 $auto$alumacc.cc:474:replace_alu$860.C[87]
.sym 111561 cores_0.fsm_data[88]
.sym 111562 $auto$alumacc.cc:474:replace_alu$860.C[88]
.sym 111565 cores_0.fsm_data[89]
.sym 111566 $auto$alumacc.cc:474:replace_alu$860.C[89]
.sym 111569 cores_0.fsm_data[90]
.sym 111570 $auto$alumacc.cc:474:replace_alu$860.C[90]
.sym 111573 cores_0.fsm_data[91]
.sym 111574 $auto$alumacc.cc:474:replace_alu$860.C[91]
.sym 111577 cores_0.fsm_data[92]
.sym 111578 $auto$alumacc.cc:474:replace_alu$860.C[92]
.sym 111581 cores_0.fsm_data[93]
.sym 111582 $auto$alumacc.cc:474:replace_alu$860.C[93]
.sym 111585 cores_0.fsm_data[94]
.sym 111586 $auto$alumacc.cc:474:replace_alu$860.C[94]
.sym 111589 cores_0.fsm_data[95]
.sym 111590 $auto$alumacc.cc:474:replace_alu$860.C[95]
.sym 111593 cores_0.fsm_data[96]
.sym 111594 $auto$alumacc.cc:474:replace_alu$860.C[96]
.sym 111597 cores_0.fsm_data[97]
.sym 111598 $auto$alumacc.cc:474:replace_alu$860.C[97]
.sym 111601 cores_0.fsm_data[98]
.sym 111602 $auto$alumacc.cc:474:replace_alu$860.C[98]
.sym 111605 cores_0.fsm_data[99]
.sym 111606 $auto$alumacc.cc:474:replace_alu$860.C[99]
.sym 111609 cores_0.fsm_data[100]
.sym 111610 $auto$alumacc.cc:474:replace_alu$860.C[100]
.sym 111613 cores_0.fsm_data[101]
.sym 111614 $auto$alumacc.cc:474:replace_alu$860.C[101]
.sym 111617 cores_0.fsm_data[102]
.sym 111618 $auto$alumacc.cc:474:replace_alu$860.C[102]
.sym 111621 cores_0.fsm_data[103]
.sym 111622 $auto$alumacc.cc:474:replace_alu$860.C[103]
.sym 111625 cores_0.fsm_data[104]
.sym 111626 $auto$alumacc.cc:474:replace_alu$860.C[104]
.sym 111629 cores_0.fsm_data[105]
.sym 111630 $auto$alumacc.cc:474:replace_alu$860.C[105]
.sym 111633 cores_0.fsm_data[106]
.sym 111634 $auto$alumacc.cc:474:replace_alu$860.C[106]
.sym 111637 cores_0.fsm_data[107]
.sym 111638 $auto$alumacc.cc:474:replace_alu$860.C[107]
.sym 111641 cores_0.fsm_data[108]
.sym 111642 $auto$alumacc.cc:474:replace_alu$860.C[108]
.sym 111645 cores_0.fsm_data[109]
.sym 111646 $auto$alumacc.cc:474:replace_alu$860.C[109]
.sym 111649 cores_0.fsm_data[110]
.sym 111650 $auto$alumacc.cc:474:replace_alu$860.C[110]
.sym 111653 cores_0.fsm_data[111]
.sym 111654 $auto$alumacc.cc:474:replace_alu$860.C[111]
.sym 111657 cores_0.fsm_data[112]
.sym 111658 $auto$alumacc.cc:474:replace_alu$860.C[112]
.sym 111661 cores_0.fsm_data[113]
.sym 111662 $auto$alumacc.cc:474:replace_alu$860.C[113]
.sym 111665 cores_0.fsm_data[114]
.sym 111666 $auto$alumacc.cc:474:replace_alu$860.C[114]
.sym 111669 cores_0.fsm_data[115]
.sym 111670 $auto$alumacc.cc:474:replace_alu$860.C[115]
.sym 111673 cores_0.fsm_data[116]
.sym 111674 $auto$alumacc.cc:474:replace_alu$860.C[116]
.sym 111677 cores_0.fsm_data[117]
.sym 111678 $auto$alumacc.cc:474:replace_alu$860.C[117]
.sym 111681 cores_0.fsm_data[118]
.sym 111682 $auto$alumacc.cc:474:replace_alu$860.C[118]
.sym 111685 cores_0.fsm_data[119]
.sym 111686 $auto$alumacc.cc:474:replace_alu$860.C[119]
.sym 111689 cores_0.fsm_data[120]
.sym 111690 $auto$alumacc.cc:474:replace_alu$860.C[120]
.sym 111693 cores_0.fsm_data[121]
.sym 111694 $auto$alumacc.cc:474:replace_alu$860.C[121]
.sym 111697 cores_0.fsm_data[122]
.sym 111698 $auto$alumacc.cc:474:replace_alu$860.C[122]
.sym 111701 cores_0.fsm_data[123]
.sym 111702 $auto$alumacc.cc:474:replace_alu$860.C[123]
.sym 111705 cores_0.fsm_data[124]
.sym 111706 $auto$alumacc.cc:474:replace_alu$860.C[124]
.sym 111709 cores_0.fsm_data[125]
.sym 111710 $auto$alumacc.cc:474:replace_alu$860.C[125]
.sym 111713 cores_0.fsm_data[126]
.sym 111714 $auto$alumacc.cc:474:replace_alu$860.C[126]
.sym 111715 cores_0.dataIncDec
.sym 111716 $auto$alumacc.cc:474:replace_alu$866.C[127]
.sym 111717 cores_0.fsm_data[127]
.sym 111718 $auto$alumacc.cc:474:replace_alu$860.C[127]
.sym 111719 $abc$16344$new_n2111_
.sym 111720 $abc$16344$new_n2066_
.sym 111721 data[112]
.sym 111722 $abc$16344$techmap\cores_0.$procmux$515_Y[112]_new_inv_
.sym 111723 $abc$16344$new_n2111_
.sym 111724 $abc$16344$new_n2066_
.sym 111725 data[120]
.sym 111726 $abc$16344$techmap\cores_0.$procmux$515_Y[120]_new_inv_
.sym 111727 $abc$16344$new_n2111_
.sym 111728 $abc$16344$new_n2066_
.sym 111729 data[126]
.sym 111730 $abc$16344$techmap\cores_0.$procmux$515_Y[126]_new_inv_
.sym 111731 $abc$16344$new_n2111_
.sym 111732 $abc$16344$new_n2066_
.sym 111733 data[121]
.sym 111734 $abc$16344$techmap\cores_0.$procmux$515_Y[121]_new_inv_
.sym 111735 $abc$16344$new_n2111_
.sym 111736 $abc$16344$new_n2066_
.sym 111737 data[123]
.sym 111738 $abc$16344$techmap\cores_0.$procmux$515_Y[123]_new_inv_
.sym 111739 $abc$16344$new_n2111_
.sym 111740 $abc$16344$new_n2066_
.sym 111741 data[114]
.sym 111742 $abc$16344$techmap\cores_0.$procmux$515_Y[114]_new_inv_
.sym 111743 $abc$16344$new_n2111_
.sym 111744 $abc$16344$new_n2066_
.sym 111745 data[127]
.sym 111746 $abc$16344$techmap\cores_0.$procmux$515_Y[127]_new_inv_
.sym 111747 $abc$16344$new_n2111_
.sym 111748 $abc$16344$new_n2066_
.sym 111749 data[115]
.sym 111750 $abc$16344$techmap\cores_0.$procmux$515_Y[115]_new_inv_
.sym 111751 cores_0.fsm_data[112]
.sym 111755 cores_0.fsm_data[120]
.sym 111759 cores_0.fsm_data[105]
.sym 111763 cores_0.fsm_data[116]
.sym 111767 cores_0.fsm_data[118]
.sym 111771 cores_0.fsm_data[71]
.sym 111775 cores_0.fsm_data[121]
.sym 111779 cores_0.fsm_data[122]
.sym 111783 cores_1.fsm_data[113]
.sym 111787 cores_1.fsm_data[120]
.sym 111791 cores_1.fsm_data[74]
.sym 111795 cores_1.fsm_data[121]
.sym 111799 cores_1.fsm_data[127]
.sym 111803 cores_1.fsm_data[71]
.sym 111811 cores_1.fsm_data[44]
.sym 111816 cores_0_io_dataAddrValid
.sym 111817 cores_0_io_dataOut[121]
.sym 111818 cores_1_io_dataOut[121]
.sym 111840 cores_0_io_dataAddrValid
.sym 111841 cores_0_io_dataOut[120]
.sym 111842 cores_1_io_dataOut[120]
.sym 111844 cores_0_io_dataAddrValid
.sym 111845 cores_0_io_dataOut[71]
.sym 111846 cores_1_io_dataOut[71]
.sym 111847 dataOut[126]
.sym 111851 dataOut[113]
.sym 111859 dataOut[121]
.sym 111863 dataOut[84]
.sym 111867 dataOut[71]
.sym 111871 dataOut[119]
.sym 111875 dataOut[61]
.sym 111880 dataAddr
.sym 111881 dataMem[1][119]
.sym 111882 dataMem[0][119]
.sym 111884 dataAddr
.sym 111885 dataMem[1][103]
.sym 111886 dataMem[0][103]
.sym 111888 dataAddr
.sym 111889 dataMem[1][121]
.sym 111890 dataMem[0][121]
.sym 111892 dataAddr
.sym 111893 dataMem[1][104]
.sym 111894 dataMem[0][104]
.sym 111896 dataAddr
.sym 111897 dataMem[1][126]
.sym 111898 dataMem[0][126]
.sym 111900 dataAddr
.sym 111901 dataMem[1][112]
.sym 111902 dataMem[0][112]
.sym 111904 dataAddr
.sym 111905 dataMem[1][84]
.sym 111906 dataMem[0][84]
.sym 111908 dataAddr
.sym 111909 dataMem[1][59]
.sym 111910 dataMem[0][59]
.sym 111911 dataOut[58]
.sym 112072 cores_0_io_dataAddrValid
.sym 112073 cores_0_io_dataOut[19]
.sym 112074 cores_1_io_dataOut[19]
.sym 112103 cores_0.fsm_data[4]
.sym 112123 cores_0.fsm_data[19]
.sym 112131 cores_0.fsm_data[1]
.sym 112136 cores_0.fsm_data[1]
.sym 112137 $PACKER_VCC_NET
.sym 112138 cores_0.fsm_data[0]
.sym 112144 cores_0_io_dataAddrValid
.sym 112145 cores_0_io_dataOut[13]
.sym 112146 cores_1_io_dataOut[13]
.sym 112148 cores_0_io_dataAddrValid
.sym 112149 cores_0_io_dataOut[6]
.sym 112150 cores_1_io_dataOut[6]
.sym 112156 cores_0_io_dataAddrValid
.sym 112157 cores_0_io_dataOut[14]
.sym 112158 cores_1_io_dataOut[14]
.sym 112167 cores_0.fsm_data[13]
.sym 112175 cores_0.fsm_data[23]
.sym 112183 cores_0.fsm_data[18]
.sym 112187 cores_0.fsm_data[12]
.sym 112195 cores_0.fsm_data[14]
.sym 112199 cores_0.fsm_data[22]
.sym 112208 cores_0.dataIncDec
.sym 112209 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[12]
.sym 112210 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[12]
.sym 112212 cores_0.dataIncDec
.sym 112213 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[9]
.sym 112214 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[9]
.sym 112216 cores_0.dataIncDec
.sym 112217 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[11]
.sym 112218 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[11]
.sym 112220 cores_0.dataIncDec
.sym 112221 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[15]
.sym 112222 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[15]
.sym 112223 cores_0.fsm_data[30]
.sym 112235 cores_1.fsm_data[11]
.sym 112239 cores_1.fsm_data[17]
.sym 112243 cores_1.fsm_data[78]
.sym 112247 cores_1.fsm_data[55]
.sym 112252 cores_0.dataIncDec
.sym 112253 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[23]
.sym 112254 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[23]
.sym 112256 cores_0.dataIncDec
.sym 112257 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[22]
.sym 112258 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[22]
.sym 112260 cores_0.dataIncDec
.sym 112261 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[16]
.sym 112262 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[16]
.sym 112264 cores_1.dataIncDec
.sym 112265 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[8]
.sym 112266 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[8]
.sym 112272 cores_0.dataIncDec
.sym 112273 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[24]
.sym 112274 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[24]
.sym 112275 cores_0.fsm_data[36]
.sym 112279 cores_0.fsm_data[37]
.sym 112284 cores_0.dataIncDec
.sym 112285 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[31]
.sym 112286 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[31]
.sym 112288 cores_1.dataIncDec
.sym 112289 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[14]
.sym 112290 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[14]
.sym 112296 cores_1.dataIncDec
.sym 112297 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[23]
.sym 112298 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[23]
.sym 112300 cores_0.dataIncDec
.sym 112301 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[37]
.sym 112302 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[37]
.sym 112304 cores_0.dataIncDec
.sym 112305 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[39]
.sym 112306 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[39]
.sym 112308 cores_0_io_dataAddrValid
.sym 112309 cores_0_io_dataOut[37]
.sym 112310 cores_1_io_dataOut[37]
.sym 112312 cores_1.dataIncDec
.sym 112313 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[21]
.sym 112314 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[21]
.sym 112316 cores_0.dataIncDec
.sym 112317 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[36]
.sym 112318 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[36]
.sym 112320 cores_1.dataIncDec
.sym 112321 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[22]
.sym 112322 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[22]
.sym 112324 cores_0.dataIncDec
.sym 112325 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[38]
.sym 112326 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[38]
.sym 112328 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112329 $abc$16344$techmap\cores_1.$procmux$269_Y[55]_new_inv_
.sym 112330 data[55]
.sym 112332 cores_1.dataIncDec
.sym 112333 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[30]
.sym 112334 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[30]
.sym 112336 cores_1.dataIncDec
.sym 112337 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[29]
.sym 112338 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[29]
.sym 112340 cores_0.dataIncDec
.sym 112341 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[42]
.sym 112342 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[42]
.sym 112344 cores_1.dataIncDec
.sym 112345 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[24]
.sym 112346 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[24]
.sym 112348 cores_1.dataIncDec
.sym 112349 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[26]
.sym 112350 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[26]
.sym 112356 cores_0.dataIncDec
.sym 112357 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[43]
.sym 112358 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[43]
.sym 112359 $abc$16344$new_n2111_
.sym 112360 $abc$16344$new_n2066_
.sym 112361 data[38]
.sym 112362 $abc$16344$techmap\cores_0.$procmux$515_Y[38]_new_inv_
.sym 112363 $abc$16344$new_n2111_
.sym 112364 $abc$16344$new_n2066_
.sym 112365 data[51]
.sym 112366 $abc$16344$techmap\cores_0.$procmux$515_Y[51]_new_inv_
.sym 112368 cores_0.dataIncDec
.sym 112369 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[48]
.sym 112370 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[48]
.sym 112372 cores_0.dataIncDec
.sym 112373 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[50]
.sym 112374 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[50]
.sym 112375 $abc$16344$new_n2111_
.sym 112376 $abc$16344$new_n2066_
.sym 112377 data[50]
.sym 112378 $abc$16344$techmap\cores_0.$procmux$515_Y[50]_new_inv_
.sym 112379 $abc$16344$new_n2111_
.sym 112380 $abc$16344$new_n2066_
.sym 112381 data[48]
.sym 112382 $abc$16344$techmap\cores_0.$procmux$515_Y[48]_new_inv_
.sym 112383 $abc$16344$new_n2111_
.sym 112384 $abc$16344$new_n2066_
.sym 112385 data[43]
.sym 112386 $abc$16344$techmap\cores_0.$procmux$515_Y[43]_new_inv_
.sym 112387 $abc$16344$new_n2111_
.sym 112388 $abc$16344$new_n2066_
.sym 112389 data[49]
.sym 112390 $abc$16344$techmap\cores_0.$procmux$515_Y[49]_new_inv_
.sym 112395 cores_0.fsm_data[51]
.sym 112396 cores_0.fsm_data[50]
.sym 112397 cores_0.fsm_data[49]
.sym 112398 cores_0.fsm_data[48]
.sym 112399 cores_1.fsm_data[94]
.sym 112407 cores_1.fsm_data[54]
.sym 112411 cores_1.fsm_data[40]
.sym 112416 cores_0.dataIncDec
.sym 112417 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[62]
.sym 112418 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[62]
.sym 112419 cores_1.fsm_data[64]
.sym 112424 cores_1.dataIncDec
.sym 112425 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[55]
.sym 112426 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[55]
.sym 112427 $abc$16344$new_n2111_
.sym 112428 $abc$16344$new_n2066_
.sym 112429 data[68]
.sym 112430 $abc$16344$techmap\cores_0.$procmux$515_Y[68]_new_inv_
.sym 112431 $abc$16344$new_n2111_
.sym 112432 $abc$16344$new_n2066_
.sym 112433 data[75]
.sym 112434 $abc$16344$techmap\cores_0.$procmux$515_Y[75]_new_inv_
.sym 112435 $abc$16344$new_n2111_
.sym 112436 $abc$16344$new_n2066_
.sym 112437 data[66]
.sym 112438 $abc$16344$techmap\cores_0.$procmux$515_Y[66]_new_inv_
.sym 112439 $abc$16344$new_n2111_
.sym 112440 $abc$16344$new_n2066_
.sym 112441 data[65]
.sym 112442 $abc$16344$techmap\cores_0.$procmux$515_Y[65]_new_inv_
.sym 112443 $abc$16344$new_n2111_
.sym 112444 $abc$16344$new_n2066_
.sym 112445 data[58]
.sym 112446 $abc$16344$techmap\cores_0.$procmux$515_Y[58]_new_inv_
.sym 112447 $abc$16344$new_n2111_
.sym 112448 $abc$16344$new_n2066_
.sym 112449 data[62]
.sym 112450 $abc$16344$techmap\cores_0.$procmux$515_Y[62]_new_inv_
.sym 112452 cores_0.dataIncDec
.sym 112453 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[68]
.sym 112454 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[68]
.sym 112455 $abc$16344$new_n2111_
.sym 112456 $abc$16344$new_n2066_
.sym 112457 data[73]
.sym 112458 $abc$16344$techmap\cores_0.$procmux$515_Y[73]_new_inv_
.sym 112460 cores_0.dataIncDec
.sym 112461 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[73]
.sym 112462 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[73]
.sym 112463 $abc$16344$new_n2111_
.sym 112464 $abc$16344$new_n2066_
.sym 112465 data[77]
.sym 112466 $abc$16344$techmap\cores_0.$procmux$515_Y[77]_new_inv_
.sym 112468 cores_0.dataIncDec
.sym 112469 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[72]
.sym 112470 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[72]
.sym 112472 cores_1.dataIncDec
.sym 112473 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[58]
.sym 112474 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[58]
.sym 112475 $abc$16344$new_n2111_
.sym 112476 $abc$16344$new_n2066_
.sym 112477 data[72]
.sym 112478 $abc$16344$techmap\cores_0.$procmux$515_Y[72]_new_inv_
.sym 112480 cores_0.dataIncDec
.sym 112481 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[77]
.sym 112482 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[77]
.sym 112484 cores_0.dataIncDec
.sym 112485 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[75]
.sym 112486 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[75]
.sym 112488 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112489 $abc$16344$techmap\cores_1.$procmux$269_Y[87]_new_inv_
.sym 112490 data[87]
.sym 112492 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112493 $abc$16344$techmap\cores_1.$procmux$269_Y[64]_new_inv_
.sym 112494 data[64]
.sym 112496 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112497 $abc$16344$techmap\cores_1.$procmux$269_Y[58]_new_inv_
.sym 112498 data[58]
.sym 112500 cores_1.dataIncDec
.sym 112501 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[64]
.sym 112502 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[64]
.sym 112504 cores_0.dataIncDec
.sym 112505 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[76]
.sym 112506 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[76]
.sym 112512 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112513 $abc$16344$techmap\cores_1.$procmux$269_Y[71]_new_inv_
.sym 112514 data[71]
.sym 112516 cores_0.dataIncDec
.sym 112517 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[80]
.sym 112518 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[80]
.sym 112520 cores_0.dataIncDec
.sym 112521 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[89]
.sym 112522 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[89]
.sym 112523 $abc$16344$new_n2111_
.sym 112524 $abc$16344$new_n2066_
.sym 112525 data[90]
.sym 112526 $abc$16344$techmap\cores_0.$procmux$515_Y[90]_new_inv_
.sym 112527 $abc$16344$new_n2111_
.sym 112528 $abc$16344$new_n2066_
.sym 112529 data[93]
.sym 112530 $abc$16344$techmap\cores_0.$procmux$515_Y[93]_new_inv_
.sym 112531 $abc$16344$new_n2111_
.sym 112532 $abc$16344$new_n2066_
.sym 112533 data[94]
.sym 112534 $abc$16344$techmap\cores_0.$procmux$515_Y[94]_new_inv_
.sym 112535 $abc$16344$new_n2111_
.sym 112536 $abc$16344$new_n2066_
.sym 112537 data[76]
.sym 112538 $abc$16344$techmap\cores_0.$procmux$515_Y[76]_new_inv_
.sym 112544 cores_0.dataIncDec
.sym 112545 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[94]
.sym 112546 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[94]
.sym 112547 $abc$16344$new_n2111_
.sym 112548 $abc$16344$new_n2066_
.sym 112549 data[89]
.sym 112550 $abc$16344$techmap\cores_0.$procmux$515_Y[89]_new_inv_
.sym 112552 cores_0.dataIncDec
.sym 112553 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[101]
.sym 112554 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[101]
.sym 112555 $abc$16344$new_n2111_
.sym 112556 $abc$16344$new_n2066_
.sym 112557 data[97]
.sym 112558 $abc$16344$techmap\cores_0.$procmux$515_Y[97]_new_inv_
.sym 112560 cores_0.dataIncDec
.sym 112561 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[98]
.sym 112562 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[98]
.sym 112563 $abc$16344$new_n2111_
.sym 112564 $abc$16344$new_n2066_
.sym 112565 data[98]
.sym 112566 $abc$16344$techmap\cores_0.$procmux$515_Y[98]_new_inv_
.sym 112568 cores_0.dataIncDec
.sym 112569 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[96]
.sym 112570 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[96]
.sym 112571 $abc$16344$new_n2111_
.sym 112572 $abc$16344$new_n2066_
.sym 112573 data[101]
.sym 112574 $abc$16344$techmap\cores_0.$procmux$515_Y[101]_new_inv_
.sym 112575 $abc$16344$new_n2111_
.sym 112576 $abc$16344$new_n2066_
.sym 112577 data[96]
.sym 112578 $abc$16344$techmap\cores_0.$procmux$515_Y[96]_new_inv_
.sym 112580 cores_0.dataIncDec
.sym 112581 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[97]
.sym 112582 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[97]
.sym 112591 cores_0.fsm_data[28]
.sym 112599 cores_0.fsm_data[73]
.sym 112603 cores_0.fsm_data[93]
.sym 112607 cores_0.fsm_data[99]
.sym 112608 cores_0.fsm_data[98]
.sym 112609 cores_0.fsm_data[97]
.sym 112610 cores_0.fsm_data[96]
.sym 112611 cores_0.fsm_data[100]
.sym 112616 cores_1.dataIncDec
.sym 112617 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[99]
.sym 112618 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[99]
.sym 112620 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112621 $abc$16344$techmap\cores_1.$procmux$269_Y[103]_new_inv_
.sym 112622 data[103]
.sym 112624 cores_1.dataIncDec
.sym 112625 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[96]
.sym 112626 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[96]
.sym 112628 cores_1.dataIncDec
.sym 112629 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[103]
.sym 112630 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[103]
.sym 112632 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112633 $abc$16344$techmap\cores_1.$procmux$269_Y[99]_new_inv_
.sym 112634 data[99]
.sym 112636 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 112637 $abc$16344$techmap\cores_1.$procmux$269_Y[96]_new_inv_
.sym 112638 data[96]
.sym 112647 cores_1.fsm_data[46]
.sym 112651 cores_1.fsm_data[96]
.sym 112660 cores_0.dataIncDec
.sym 112661 $abc$16344$techmap\cores_0.$add$BrainStem.v:344$69_Y[120]
.sym 112662 $abc$16344$techmap\cores_0.$sub$BrainStem.v:346$70_Y[120]
.sym 112667 cores_1.fsm_data[84]
.sym 112671 cores_1.fsm_data[25]
.sym 112675 cores_1.fsm_data[15]
.sym 112679 cores_0.fsm_data[42]
.sym 112683 cores_0.fsm_data[79]
.sym 112687 cores_0.fsm_data[96]
.sym 112691 cores_0.fsm_data[106]
.sym 112695 cores_0.fsm_data[69]
.sym 112699 cores_0.fsm_data[59]
.sym 112703 cores_0.fsm_data[95]
.sym 112707 cores_0.fsm_data[50]
.sym 112711 cores_0.fsm_data[107]
.sym 112719 cores_0.fsm_data[114]
.sym 112727 cores_0.fsm_data[89]
.sym 112731 cores_0.fsm_data[97]
.sym 112735 cores_0.fsm_data[123]
.sym 112739 cores_0.fsm_data[76]
.sym 112751 cores_0.fsm_data[126]
.sym 112771 cores_0.fsm_data[119]
.sym 112776 cores_0_io_dataAddrValid
.sym 112777 cores_0_io_dataOut[119]
.sym 112778 cores_1_io_dataOut[119]
.sym 112780 cores_0_io_dataAddrValid
.sym 112781 cores_0_io_dataOut[59]
.sym 112782 cores_1_io_dataOut[59]
.sym 112784 cores_0_io_dataAddrValid
.sym 112785 cores_0_io_dataOut[50]
.sym 112786 cores_1_io_dataOut[50]
.sym 112788 cores_0_io_dataAddrValid
.sym 112789 cores_0_io_dataOut[122]
.sym 112790 cores_1_io_dataOut[122]
.sym 112792 cores_0_io_dataAddrValid
.sym 112793 cores_0_io_dataOut[126]
.sym 112794 cores_1_io_dataOut[126]
.sym 112796 cores_0_io_dataAddrValid
.sym 112797 cores_0_io_dataOut[96]
.sym 112798 cores_1_io_dataOut[96]
.sym 112811 cores_0.fsm_data[70]
.sym 112815 cores_0.fsm_data[115]
.sym 112819 cores_0.fsm_data[58]
.sym 112827 cores_0.fsm_data[103]
.sym 112831 cores_0.fsm_data[90]
.sym 112835 cores_0.fsm_data[63]
.sym 112843 dataOut[50]
.sym 112847 dataOut[103]
.sym 112851 dataOut[59]
.sym 112855 dataOut[119]
.sym 112859 dataOut[122]
.sym 112863 dataOut[126]
.sym 112867 dataOut[58]
.sym 112884 dataAddr
.sym 112885 dataMem[1][58]
.sym 112886 dataMem[0][58]
.sym 113031 cores_1.fsm_data[4]
.sym 113051 cores_1.fsm_data[19]
.sym 113075 dataOut[8]
.sym 113100 cores_0_io_dataAddrValid
.sym 113101 cores_0_io_dataOut[7]
.sym 113102 cores_1_io_dataOut[7]
.sym 113108 cores_0_io_dataAddrValid
.sym 113109 cores_0_io_dataOut[23]
.sym 113110 cores_1_io_dataOut[23]
.sym 113112 cores_0_io_dataAddrValid
.sym 113113 cores_0_io_dataOut[9]
.sym 113114 cores_1_io_dataOut[9]
.sym 113120 cores_0_io_dataAddrValid
.sym 113121 cores_0_io_dataOut[8]
.sym 113122 cores_1_io_dataOut[8]
.sym 113124 cores_0_io_dataAddrValid
.sym 113125 cores_0_io_dataOut[1]
.sym 113126 cores_1_io_dataOut[1]
.sym 113127 cores_1.fsm_data[14]
.sym 113131 cores_1.fsm_data[1]
.sym 113135 cores_1.fsm_data[9]
.sym 113139 cores_1.fsm_data[6]
.sym 113143 cores_1.fsm_data[13]
.sym 113151 cores_1.fsm_data[8]
.sym 113155 cores_1.fsm_data[7]
.sym 113160 cores_1.dataIncDec
.sym 113161 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[5]
.sym 113162 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[5]
.sym 113164 cores_1.dataIncDec
.sym 113165 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[4]
.sym 113166 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[4]
.sym 113168 cores_1.dataIncDec
.sym 113169 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[3]
.sym 113170 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[3]
.sym 113176 cores_1.dataIncDec
.sym 113177 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[7]
.sym 113178 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[7]
.sym 113179 dataOut[21]
.sym 113184 cores_1.dataIncDec
.sym 113185 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[6]
.sym 113186 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[6]
.sym 113187 dataOut[78]
.sym 113192 cores_1.fsm_data[0]
.sym 113197 cores_1.fsm_data[1]
.sym 113201 cores_1.fsm_data[2]
.sym 113202 $auto$alumacc.cc:474:replace_alu$872.C[2]
.sym 113205 cores_1.fsm_data[3]
.sym 113206 $auto$alumacc.cc:474:replace_alu$872.C[3]
.sym 113209 cores_1.fsm_data[4]
.sym 113210 $auto$alumacc.cc:474:replace_alu$872.C[4]
.sym 113213 cores_1.fsm_data[5]
.sym 113214 $auto$alumacc.cc:474:replace_alu$872.C[5]
.sym 113217 cores_1.fsm_data[6]
.sym 113218 $auto$alumacc.cc:474:replace_alu$872.C[6]
.sym 113221 cores_1.fsm_data[7]
.sym 113222 $auto$alumacc.cc:474:replace_alu$872.C[7]
.sym 113225 cores_1.fsm_data[8]
.sym 113226 $auto$alumacc.cc:474:replace_alu$872.C[8]
.sym 113229 cores_1.fsm_data[9]
.sym 113230 $auto$alumacc.cc:474:replace_alu$872.C[9]
.sym 113233 cores_1.fsm_data[10]
.sym 113234 $auto$alumacc.cc:474:replace_alu$872.C[10]
.sym 113237 cores_1.fsm_data[11]
.sym 113238 $auto$alumacc.cc:474:replace_alu$872.C[11]
.sym 113241 cores_1.fsm_data[12]
.sym 113242 $auto$alumacc.cc:474:replace_alu$872.C[12]
.sym 113245 cores_1.fsm_data[13]
.sym 113246 $auto$alumacc.cc:474:replace_alu$872.C[13]
.sym 113249 cores_1.fsm_data[14]
.sym 113250 $auto$alumacc.cc:474:replace_alu$872.C[14]
.sym 113253 cores_1.fsm_data[15]
.sym 113254 $auto$alumacc.cc:474:replace_alu$872.C[15]
.sym 113257 cores_1.fsm_data[16]
.sym 113258 $auto$alumacc.cc:474:replace_alu$872.C[16]
.sym 113261 cores_1.fsm_data[17]
.sym 113262 $auto$alumacc.cc:474:replace_alu$872.C[17]
.sym 113265 cores_1.fsm_data[18]
.sym 113266 $auto$alumacc.cc:474:replace_alu$872.C[18]
.sym 113269 cores_1.fsm_data[19]
.sym 113270 $auto$alumacc.cc:474:replace_alu$872.C[19]
.sym 113273 cores_1.fsm_data[20]
.sym 113274 $auto$alumacc.cc:474:replace_alu$872.C[20]
.sym 113277 cores_1.fsm_data[21]
.sym 113278 $auto$alumacc.cc:474:replace_alu$872.C[21]
.sym 113281 cores_1.fsm_data[22]
.sym 113282 $auto$alumacc.cc:474:replace_alu$872.C[22]
.sym 113285 cores_1.fsm_data[23]
.sym 113286 $auto$alumacc.cc:474:replace_alu$872.C[23]
.sym 113289 cores_1.fsm_data[24]
.sym 113290 $auto$alumacc.cc:474:replace_alu$872.C[24]
.sym 113293 cores_1.fsm_data[25]
.sym 113294 $auto$alumacc.cc:474:replace_alu$872.C[25]
.sym 113297 cores_1.fsm_data[26]
.sym 113298 $auto$alumacc.cc:474:replace_alu$872.C[26]
.sym 113301 cores_1.fsm_data[27]
.sym 113302 $auto$alumacc.cc:474:replace_alu$872.C[27]
.sym 113305 cores_1.fsm_data[28]
.sym 113306 $auto$alumacc.cc:474:replace_alu$872.C[28]
.sym 113309 cores_1.fsm_data[29]
.sym 113310 $auto$alumacc.cc:474:replace_alu$872.C[29]
.sym 113313 cores_1.fsm_data[30]
.sym 113314 $auto$alumacc.cc:474:replace_alu$872.C[30]
.sym 113317 cores_1.fsm_data[31]
.sym 113318 $auto$alumacc.cc:474:replace_alu$872.C[31]
.sym 113321 cores_1.fsm_data[32]
.sym 113322 $auto$alumacc.cc:474:replace_alu$872.C[32]
.sym 113325 cores_1.fsm_data[33]
.sym 113326 $auto$alumacc.cc:474:replace_alu$872.C[33]
.sym 113329 cores_1.fsm_data[34]
.sym 113330 $auto$alumacc.cc:474:replace_alu$872.C[34]
.sym 113333 cores_1.fsm_data[35]
.sym 113334 $auto$alumacc.cc:474:replace_alu$872.C[35]
.sym 113337 cores_1.fsm_data[36]
.sym 113338 $auto$alumacc.cc:474:replace_alu$872.C[36]
.sym 113341 cores_1.fsm_data[37]
.sym 113342 $auto$alumacc.cc:474:replace_alu$872.C[37]
.sym 113345 cores_1.fsm_data[38]
.sym 113346 $auto$alumacc.cc:474:replace_alu$872.C[38]
.sym 113349 cores_1.fsm_data[39]
.sym 113350 $auto$alumacc.cc:474:replace_alu$872.C[39]
.sym 113353 cores_1.fsm_data[40]
.sym 113354 $auto$alumacc.cc:474:replace_alu$872.C[40]
.sym 113357 cores_1.fsm_data[41]
.sym 113358 $auto$alumacc.cc:474:replace_alu$872.C[41]
.sym 113361 cores_1.fsm_data[42]
.sym 113362 $auto$alumacc.cc:474:replace_alu$872.C[42]
.sym 113365 cores_1.fsm_data[43]
.sym 113366 $auto$alumacc.cc:474:replace_alu$872.C[43]
.sym 113369 cores_1.fsm_data[44]
.sym 113370 $auto$alumacc.cc:474:replace_alu$872.C[44]
.sym 113373 cores_1.fsm_data[45]
.sym 113374 $auto$alumacc.cc:474:replace_alu$872.C[45]
.sym 113377 cores_1.fsm_data[46]
.sym 113378 $auto$alumacc.cc:474:replace_alu$872.C[46]
.sym 113381 cores_1.fsm_data[47]
.sym 113382 $auto$alumacc.cc:474:replace_alu$872.C[47]
.sym 113385 cores_1.fsm_data[48]
.sym 113386 $auto$alumacc.cc:474:replace_alu$872.C[48]
.sym 113389 cores_1.fsm_data[49]
.sym 113390 $auto$alumacc.cc:474:replace_alu$872.C[49]
.sym 113393 cores_1.fsm_data[50]
.sym 113394 $auto$alumacc.cc:474:replace_alu$872.C[50]
.sym 113397 cores_1.fsm_data[51]
.sym 113398 $auto$alumacc.cc:474:replace_alu$872.C[51]
.sym 113401 cores_1.fsm_data[52]
.sym 113402 $auto$alumacc.cc:474:replace_alu$872.C[52]
.sym 113405 cores_1.fsm_data[53]
.sym 113406 $auto$alumacc.cc:474:replace_alu$872.C[53]
.sym 113409 cores_1.fsm_data[54]
.sym 113410 $auto$alumacc.cc:474:replace_alu$872.C[54]
.sym 113413 cores_1.fsm_data[55]
.sym 113414 $auto$alumacc.cc:474:replace_alu$872.C[55]
.sym 113417 cores_1.fsm_data[56]
.sym 113418 $auto$alumacc.cc:474:replace_alu$872.C[56]
.sym 113421 cores_1.fsm_data[57]
.sym 113422 $auto$alumacc.cc:474:replace_alu$872.C[57]
.sym 113425 cores_1.fsm_data[58]
.sym 113426 $auto$alumacc.cc:474:replace_alu$872.C[58]
.sym 113429 cores_1.fsm_data[59]
.sym 113430 $auto$alumacc.cc:474:replace_alu$872.C[59]
.sym 113433 cores_1.fsm_data[60]
.sym 113434 $auto$alumacc.cc:474:replace_alu$872.C[60]
.sym 113437 cores_1.fsm_data[61]
.sym 113438 $auto$alumacc.cc:474:replace_alu$872.C[61]
.sym 113441 cores_1.fsm_data[62]
.sym 113442 $auto$alumacc.cc:474:replace_alu$872.C[62]
.sym 113445 cores_1.fsm_data[63]
.sym 113446 $auto$alumacc.cc:474:replace_alu$872.C[63]
.sym 113449 cores_1.fsm_data[64]
.sym 113450 $auto$alumacc.cc:474:replace_alu$872.C[64]
.sym 113453 cores_1.fsm_data[65]
.sym 113454 $auto$alumacc.cc:474:replace_alu$872.C[65]
.sym 113457 cores_1.fsm_data[66]
.sym 113458 $auto$alumacc.cc:474:replace_alu$872.C[66]
.sym 113461 cores_1.fsm_data[67]
.sym 113462 $auto$alumacc.cc:474:replace_alu$872.C[67]
.sym 113465 cores_1.fsm_data[68]
.sym 113466 $auto$alumacc.cc:474:replace_alu$872.C[68]
.sym 113469 cores_1.fsm_data[69]
.sym 113470 $auto$alumacc.cc:474:replace_alu$872.C[69]
.sym 113473 cores_1.fsm_data[70]
.sym 113474 $auto$alumacc.cc:474:replace_alu$872.C[70]
.sym 113477 cores_1.fsm_data[71]
.sym 113478 $auto$alumacc.cc:474:replace_alu$872.C[71]
.sym 113481 cores_1.fsm_data[72]
.sym 113482 $auto$alumacc.cc:474:replace_alu$872.C[72]
.sym 113485 cores_1.fsm_data[73]
.sym 113486 $auto$alumacc.cc:474:replace_alu$872.C[73]
.sym 113489 cores_1.fsm_data[74]
.sym 113490 $auto$alumacc.cc:474:replace_alu$872.C[74]
.sym 113493 cores_1.fsm_data[75]
.sym 113494 $auto$alumacc.cc:474:replace_alu$872.C[75]
.sym 113497 cores_1.fsm_data[76]
.sym 113498 $auto$alumacc.cc:474:replace_alu$872.C[76]
.sym 113501 cores_1.fsm_data[77]
.sym 113502 $auto$alumacc.cc:474:replace_alu$872.C[77]
.sym 113505 cores_1.fsm_data[78]
.sym 113506 $auto$alumacc.cc:474:replace_alu$872.C[78]
.sym 113509 cores_1.fsm_data[79]
.sym 113510 $auto$alumacc.cc:474:replace_alu$872.C[79]
.sym 113513 cores_1.fsm_data[80]
.sym 113514 $auto$alumacc.cc:474:replace_alu$872.C[80]
.sym 113517 cores_1.fsm_data[81]
.sym 113518 $auto$alumacc.cc:474:replace_alu$872.C[81]
.sym 113521 cores_1.fsm_data[82]
.sym 113522 $auto$alumacc.cc:474:replace_alu$872.C[82]
.sym 113525 cores_1.fsm_data[83]
.sym 113526 $auto$alumacc.cc:474:replace_alu$872.C[83]
.sym 113529 cores_1.fsm_data[84]
.sym 113530 $auto$alumacc.cc:474:replace_alu$872.C[84]
.sym 113533 cores_1.fsm_data[85]
.sym 113534 $auto$alumacc.cc:474:replace_alu$872.C[85]
.sym 113537 cores_1.fsm_data[86]
.sym 113538 $auto$alumacc.cc:474:replace_alu$872.C[86]
.sym 113541 cores_1.fsm_data[87]
.sym 113542 $auto$alumacc.cc:474:replace_alu$872.C[87]
.sym 113545 cores_1.fsm_data[88]
.sym 113546 $auto$alumacc.cc:474:replace_alu$872.C[88]
.sym 113549 cores_1.fsm_data[89]
.sym 113550 $auto$alumacc.cc:474:replace_alu$872.C[89]
.sym 113553 cores_1.fsm_data[90]
.sym 113554 $auto$alumacc.cc:474:replace_alu$872.C[90]
.sym 113557 cores_1.fsm_data[91]
.sym 113558 $auto$alumacc.cc:474:replace_alu$872.C[91]
.sym 113561 cores_1.fsm_data[92]
.sym 113562 $auto$alumacc.cc:474:replace_alu$872.C[92]
.sym 113565 cores_1.fsm_data[93]
.sym 113566 $auto$alumacc.cc:474:replace_alu$872.C[93]
.sym 113569 cores_1.fsm_data[94]
.sym 113570 $auto$alumacc.cc:474:replace_alu$872.C[94]
.sym 113573 cores_1.fsm_data[95]
.sym 113574 $auto$alumacc.cc:474:replace_alu$872.C[95]
.sym 113577 cores_1.fsm_data[96]
.sym 113578 $auto$alumacc.cc:474:replace_alu$872.C[96]
.sym 113581 cores_1.fsm_data[97]
.sym 113582 $auto$alumacc.cc:474:replace_alu$872.C[97]
.sym 113585 cores_1.fsm_data[98]
.sym 113586 $auto$alumacc.cc:474:replace_alu$872.C[98]
.sym 113589 cores_1.fsm_data[99]
.sym 113590 $auto$alumacc.cc:474:replace_alu$872.C[99]
.sym 113593 cores_1.fsm_data[100]
.sym 113594 $auto$alumacc.cc:474:replace_alu$872.C[100]
.sym 113597 cores_1.fsm_data[101]
.sym 113598 $auto$alumacc.cc:474:replace_alu$872.C[101]
.sym 113601 cores_1.fsm_data[102]
.sym 113602 $auto$alumacc.cc:474:replace_alu$872.C[102]
.sym 113605 cores_1.fsm_data[103]
.sym 113606 $auto$alumacc.cc:474:replace_alu$872.C[103]
.sym 113609 cores_1.fsm_data[104]
.sym 113610 $auto$alumacc.cc:474:replace_alu$872.C[104]
.sym 113613 cores_1.fsm_data[105]
.sym 113614 $auto$alumacc.cc:474:replace_alu$872.C[105]
.sym 113617 cores_1.fsm_data[106]
.sym 113618 $auto$alumacc.cc:474:replace_alu$872.C[106]
.sym 113621 cores_1.fsm_data[107]
.sym 113622 $auto$alumacc.cc:474:replace_alu$872.C[107]
.sym 113625 cores_1.fsm_data[108]
.sym 113626 $auto$alumacc.cc:474:replace_alu$872.C[108]
.sym 113629 cores_1.fsm_data[109]
.sym 113630 $auto$alumacc.cc:474:replace_alu$872.C[109]
.sym 113633 cores_1.fsm_data[110]
.sym 113634 $auto$alumacc.cc:474:replace_alu$872.C[110]
.sym 113637 cores_1.fsm_data[111]
.sym 113638 $auto$alumacc.cc:474:replace_alu$872.C[111]
.sym 113641 cores_1.fsm_data[112]
.sym 113642 $auto$alumacc.cc:474:replace_alu$872.C[112]
.sym 113645 cores_1.fsm_data[113]
.sym 113646 $auto$alumacc.cc:474:replace_alu$872.C[113]
.sym 113649 cores_1.fsm_data[114]
.sym 113650 $auto$alumacc.cc:474:replace_alu$872.C[114]
.sym 113653 cores_1.fsm_data[115]
.sym 113654 $auto$alumacc.cc:474:replace_alu$872.C[115]
.sym 113657 cores_1.fsm_data[116]
.sym 113658 $auto$alumacc.cc:474:replace_alu$872.C[116]
.sym 113661 cores_1.fsm_data[117]
.sym 113662 $auto$alumacc.cc:474:replace_alu$872.C[117]
.sym 113665 cores_1.fsm_data[118]
.sym 113666 $auto$alumacc.cc:474:replace_alu$872.C[118]
.sym 113669 cores_1.fsm_data[119]
.sym 113670 $auto$alumacc.cc:474:replace_alu$872.C[119]
.sym 113673 cores_1.fsm_data[120]
.sym 113674 $auto$alumacc.cc:474:replace_alu$872.C[120]
.sym 113677 cores_1.fsm_data[121]
.sym 113678 $auto$alumacc.cc:474:replace_alu$872.C[121]
.sym 113681 cores_1.fsm_data[122]
.sym 113682 $auto$alumacc.cc:474:replace_alu$872.C[122]
.sym 113685 cores_1.fsm_data[123]
.sym 113686 $auto$alumacc.cc:474:replace_alu$872.C[123]
.sym 113689 cores_1.fsm_data[124]
.sym 113690 $auto$alumacc.cc:474:replace_alu$872.C[124]
.sym 113693 cores_1.fsm_data[125]
.sym 113694 $auto$alumacc.cc:474:replace_alu$872.C[125]
.sym 113697 cores_1.fsm_data[126]
.sym 113698 $auto$alumacc.cc:474:replace_alu$872.C[126]
.sym 113699 cores_1.dataIncDec
.sym 113700 $auto$alumacc.cc:474:replace_alu$878.C[127]
.sym 113701 cores_1.fsm_data[127]
.sym 113702 $auto$alumacc.cc:474:replace_alu$872.C[127]
.sym 113703 cores_1.fsm_data[110]
.sym 113707 cores_1.fsm_data[104]
.sym 113711 cores_1.fsm_data[59]
.sym 113715 cores_1.fsm_data[97]
.sym 113719 cores_1.fsm_data[124]
.sym 113723 cores_1.fsm_data[125]
.sym 113727 cores_1.fsm_data[112]
.sym 113731 cores_1.fsm_data[50]
.sym 113735 cores_1.fsm_data[70]
.sym 113739 cores_1.fsm_data[122]
.sym 113747 cores_1.fsm_data[126]
.sym 113751 cores_1.fsm_data[103]
.sym 113759 cores_1.fsm_data[58]
.sym 113763 cores_1.fsm_data[119]
.sym 113776 cores_0_io_dataAddrValid
.sym 113777 cores_0_io_dataOut[70]
.sym 113778 cores_1_io_dataOut[70]
.sym 113788 cores_0_io_dataAddrValid
.sym 113789 cores_0_io_dataOut[58]
.sym 113790 cores_1_io_dataOut[58]
.sym 113792 cores_0_io_dataAddrValid
.sym 113793 cores_0_io_dataOut[103]
.sym 113794 cores_1_io_dataOut[103]
.sym 113803 dataOut[59]
.sym 113811 dataOut[50]
.sym 113815 dataOut[122]
.sym 113819 dataOut[103]
.sym 113832 dataAddr
.sym 113833 dataMem[1][122]
.sym 113834 dataMem[0][122]
.sym 113840 dataAddr
.sym 113841 dataMem[1][50]
.sym 113842 dataMem[0][50]
.sym 114000 cores_0_io_dataAddrValid
.sym 114001 cores_0_io_dataOut[4]
.sym 114002 cores_1_io_dataOut[4]
.sym 114028 dataAddr
.sym 114029 dataMem[1][8]
.sym 114030 dataMem[0][8]
.sym 114036 dataAddr
.sym 114037 dataMem[1][12]
.sym 114038 dataMem[0][12]
.sym 114040 dataAddr
.sym 114041 dataMem[1][105]
.sym 114042 dataMem[0][105]
.sym 114055 dataOut[10]
.sym 114059 dataOut[9]
.sym 114063 dataOut[8]
.sym 114067 dataOut[12]
.sym 114071 dataOut[23]
.sym 114075 dataOut[78]
.sym 114079 dataOut[22]
.sym 114092 dataAddr
.sym 114093 dataMem[1][22]
.sym 114094 dataMem[0][22]
.sym 114096 dataAddr
.sym 114097 dataMem[1][9]
.sym 114098 dataMem[0][9]
.sym 114100 dataAddr
.sym 114101 dataMem[1][23]
.sym 114102 dataMem[0][23]
.sym 114104 dataAddr
.sym 114105 dataMem[1][78]
.sym 114106 dataMem[0][78]
.sym 114108 dataAddr
.sym 114109 dataMem[1][10]
.sym 114110 dataMem[0][10]
.sym 114120 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114121 $abc$16344$techmap\cores_1.$procmux$269_Y[7]_new_inv_
.sym 114122 data[7]
.sym 114124 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114125 $abc$16344$techmap\cores_1.$procmux$269_Y[1]_new_inv_
.sym 114126 data[1]
.sym 114128 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114129 $abc$16344$techmap\cores_1.$procmux$269_Y[4]_new_inv_
.sym 114130 data[4]
.sym 114132 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114133 cores_1.fsm_data[0]
.sym 114134 data[0]
.sym 114136 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114137 $abc$16344$techmap\cores_1.$procmux$269_Y[2]_new_inv_
.sym 114138 data[2]
.sym 114140 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114141 $abc$16344$techmap\cores_1.$procmux$269_Y[3]_new_inv_
.sym 114142 data[3]
.sym 114144 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114145 $abc$16344$techmap\cores_1.$procmux$269_Y[5]_new_inv_
.sym 114146 data[5]
.sym 114148 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114149 $abc$16344$techmap\cores_1.$procmux$269_Y[6]_new_inv_
.sym 114150 data[6]
.sym 114152 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114153 $abc$16344$techmap\cores_1.$procmux$269_Y[14]_new_inv_
.sym 114154 data[14]
.sym 114156 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114157 $abc$16344$techmap\cores_1.$procmux$269_Y[11]_new_inv_
.sym 114158 data[11]
.sym 114160 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114161 $abc$16344$techmap\cores_1.$procmux$269_Y[13]_new_inv_
.sym 114162 data[13]
.sym 114164 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114165 $abc$16344$techmap\cores_1.$procmux$269_Y[12]_new_inv_
.sym 114166 data[12]
.sym 114168 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114169 $abc$16344$techmap\cores_1.$procmux$269_Y[10]_new_inv_
.sym 114170 data[10]
.sym 114172 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114173 $abc$16344$techmap\cores_1.$procmux$269_Y[9]_new_inv_
.sym 114174 data[9]
.sym 114176 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114177 $abc$16344$techmap\cores_1.$procmux$269_Y[8]_new_inv_
.sym 114178 data[8]
.sym 114180 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114181 $abc$16344$techmap\cores_1.$procmux$269_Y[15]_new_inv_
.sym 114182 data[15]
.sym 114184 cores_1.dataIncDec
.sym 114185 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[10]
.sym 114186 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[10]
.sym 114188 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114189 $abc$16344$techmap\cores_1.$procmux$269_Y[23]_new_inv_
.sym 114190 data[23]
.sym 114192 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114193 $abc$16344$techmap\cores_1.$procmux$269_Y[16]_new_inv_
.sym 114194 data[16]
.sym 114196 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114197 $abc$16344$techmap\cores_1.$procmux$269_Y[18]_new_inv_
.sym 114198 data[18]
.sym 114200 cores_1.dataIncDec
.sym 114201 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[9]
.sym 114202 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[9]
.sym 114204 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114205 $abc$16344$techmap\cores_1.$procmux$269_Y[19]_new_inv_
.sym 114206 data[19]
.sym 114208 cores_1.dataIncDec
.sym 114209 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[15]
.sym 114210 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[15]
.sym 114212 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114213 $abc$16344$techmap\cores_1.$procmux$269_Y[17]_new_inv_
.sym 114214 data[17]
.sym 114216 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114217 $abc$16344$techmap\cores_1.$procmux$269_Y[21]_new_inv_
.sym 114218 data[21]
.sym 114220 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114221 $abc$16344$techmap\cores_1.$procmux$269_Y[28]_new_inv_
.sym 114222 data[28]
.sym 114223 cores_1.fsm_data[19]
.sym 114224 cores_1.fsm_data[18]
.sym 114225 cores_1.fsm_data[17]
.sym 114226 cores_1.fsm_data[16]
.sym 114228 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114229 $abc$16344$techmap\cores_1.$procmux$269_Y[30]_new_inv_
.sym 114230 data[30]
.sym 114232 cores_1.dataIncDec
.sym 114233 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[17]
.sym 114234 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[17]
.sym 114236 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114237 $abc$16344$techmap\cores_1.$procmux$269_Y[20]_new_inv_
.sym 114238 data[20]
.sym 114240 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114241 $abc$16344$techmap\cores_1.$procmux$269_Y[22]_new_inv_
.sym 114242 data[22]
.sym 114243 cores_1.fsm_data[23]
.sym 114244 cores_1.fsm_data[22]
.sym 114245 cores_1.fsm_data[21]
.sym 114246 cores_1.fsm_data[20]
.sym 114247 cores_1.fsm_data[31]
.sym 114248 cores_1.fsm_data[30]
.sym 114249 cores_1.fsm_data[29]
.sym 114250 cores_1.fsm_data[28]
.sym 114252 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114253 $abc$16344$techmap\cores_1.$procmux$269_Y[31]_new_inv_
.sym 114254 data[31]
.sym 114256 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114257 $abc$16344$techmap\cores_1.$procmux$269_Y[29]_new_inv_
.sym 114258 data[29]
.sym 114260 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114261 $abc$16344$techmap\cores_1.$procmux$269_Y[27]_new_inv_
.sym 114262 data[27]
.sym 114264 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114265 $abc$16344$techmap\cores_1.$procmux$269_Y[24]_new_inv_
.sym 114266 data[24]
.sym 114267 cores_1.fsm_data[27]
.sym 114268 cores_1.fsm_data[26]
.sym 114269 cores_1.fsm_data[25]
.sym 114270 cores_1.fsm_data[24]
.sym 114272 cores_1.dataIncDec
.sym 114273 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[28]
.sym 114274 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[28]
.sym 114275 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[6]_new_inv_
.sym 114276 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[7]_new_inv_
.sym 114277 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[4]_new_inv_
.sym 114278 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[5]_new_inv_
.sym 114280 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114281 $abc$16344$techmap\cores_1.$procmux$269_Y[26]_new_inv_
.sym 114282 data[26]
.sym 114284 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114285 $abc$16344$techmap\cores_1.$procmux$269_Y[33]_new_inv_
.sym 114286 data[33]
.sym 114288 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114289 $abc$16344$techmap\cores_1.$procmux$269_Y[35]_new_inv_
.sym 114290 data[35]
.sym 114292 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114293 $abc$16344$techmap\cores_1.$procmux$269_Y[40]_new_inv_
.sym 114294 data[40]
.sym 114296 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114297 $abc$16344$techmap\cores_1.$procmux$269_Y[46]_new_inv_
.sym 114298 data[46]
.sym 114300 cores_1.dataIncDec
.sym 114301 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[35]
.sym 114302 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[35]
.sym 114304 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114305 $abc$16344$techmap\cores_1.$procmux$269_Y[25]_new_inv_
.sym 114306 data[25]
.sym 114308 cores_1.dataIncDec
.sym 114309 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[25]
.sym 114310 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[25]
.sym 114311 cores_1.fsm_data[47]
.sym 114312 cores_1.fsm_data[46]
.sym 114313 cores_1.fsm_data[45]
.sym 114314 cores_1.fsm_data[44]
.sym 114316 cores_1.dataIncDec
.sym 114317 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[40]
.sym 114318 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[40]
.sym 114319 cores_1.fsm_data[31]
.sym 114323 cores_1.fsm_data[52]
.sym 114328 cores_1.dataIncDec
.sym 114329 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[45]
.sym 114330 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[45]
.sym 114331 cores_1.fsm_data[53]
.sym 114336 cores_1.dataIncDec
.sym 114337 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[33]
.sym 114338 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[33]
.sym 114340 cores_1.dataIncDec
.sym 114341 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[41]
.sym 114342 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[41]
.sym 114344 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114345 $abc$16344$techmap\cores_1.$procmux$269_Y[44]_new_inv_
.sym 114346 data[44]
.sym 114348 cores_1.dataIncDec
.sym 114349 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[47]
.sym 114350 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[47]
.sym 114352 cores_1.dataIncDec
.sym 114353 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[44]
.sym 114354 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[44]
.sym 114356 cores_1.dataIncDec
.sym 114357 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[50]
.sym 114358 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[50]
.sym 114360 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114361 $abc$16344$techmap\cores_1.$procmux$269_Y[50]_new_inv_
.sym 114362 data[50]
.sym 114364 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114365 $abc$16344$techmap\cores_1.$procmux$269_Y[47]_new_inv_
.sym 114366 data[47]
.sym 114368 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114369 $abc$16344$techmap\cores_1.$procmux$269_Y[41]_new_inv_
.sym 114370 data[41]
.sym 114372 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114373 $abc$16344$techmap\cores_1.$procmux$269_Y[45]_new_inv_
.sym 114374 data[45]
.sym 114375 cores_1.fsm_data[59]
.sym 114376 cores_1.fsm_data[58]
.sym 114377 cores_1.fsm_data[57]
.sym 114378 cores_1.fsm_data[56]
.sym 114380 cores_1.dataIncDec
.sym 114381 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[56]
.sym 114382 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[56]
.sym 114384 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114385 $abc$16344$techmap\cores_1.$procmux$269_Y[57]_new_inv_
.sym 114386 data[57]
.sym 114388 cores_1.dataIncDec
.sym 114389 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[57]
.sym 114390 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[57]
.sym 114392 cores_1.dataIncDec
.sym 114393 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[63]
.sym 114394 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[63]
.sym 114396 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114397 $abc$16344$techmap\cores_1.$procmux$269_Y[61]_new_inv_
.sym 114398 data[61]
.sym 114400 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114401 $abc$16344$techmap\cores_1.$procmux$269_Y[63]_new_inv_
.sym 114402 data[63]
.sym 114404 cores_1.dataIncDec
.sym 114405 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[61]
.sym 114406 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[61]
.sym 114408 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114409 $abc$16344$techmap\cores_1.$procmux$269_Y[59]_new_inv_
.sym 114410 data[59]
.sym 114412 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114413 $abc$16344$techmap\cores_1.$procmux$269_Y[78]_new_inv_
.sym 114414 data[78]
.sym 114416 cores_1.dataIncDec
.sym 114417 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[71]
.sym 114418 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[71]
.sym 114420 cores_1.dataIncDec
.sym 114421 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[68]
.sym 114422 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[68]
.sym 114424 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114425 $abc$16344$techmap\cores_1.$procmux$269_Y[56]_new_inv_
.sym 114426 data[56]
.sym 114428 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114429 $abc$16344$techmap\cores_1.$procmux$269_Y[70]_new_inv_
.sym 114430 data[70]
.sym 114432 cores_1.dataIncDec
.sym 114433 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[59]
.sym 114434 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[59]
.sym 114436 cores_1.dataIncDec
.sym 114437 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[70]
.sym 114438 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[70]
.sym 114440 cores_1.dataIncDec
.sym 114441 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[79]
.sym 114442 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[79]
.sym 114444 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114445 $abc$16344$techmap\cores_1.$procmux$269_Y[79]_new_inv_
.sym 114446 data[79]
.sym 114448 cores_1.dataIncDec
.sym 114449 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[75]
.sym 114450 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[75]
.sym 114452 cores_1.dataIncDec
.sym 114453 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[78]
.sym 114454 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[78]
.sym 114456 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114457 $abc$16344$techmap\cores_1.$procmux$269_Y[85]_new_inv_
.sym 114458 data[85]
.sym 114460 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114461 $abc$16344$techmap\cores_1.$procmux$269_Y[74]_new_inv_
.sym 114462 data[74]
.sym 114464 cores_1.dataIncDec
.sym 114465 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[74]
.sym 114466 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[74]
.sym 114468 cores_1.dataIncDec
.sym 114469 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[72]
.sym 114470 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[72]
.sym 114472 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114473 $abc$16344$techmap\cores_1.$procmux$269_Y[84]_new_inv_
.sym 114474 data[84]
.sym 114476 cores_1.dataIncDec
.sym 114477 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[84]
.sym 114478 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[84]
.sym 114480 cores_1.dataIncDec
.sym 114481 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[80]
.sym 114482 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[80]
.sym 114484 cores_1.dataIncDec
.sym 114485 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[87]
.sym 114486 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[87]
.sym 114488 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114489 $abc$16344$techmap\cores_1.$procmux$269_Y[80]_new_inv_
.sym 114490 data[80]
.sym 114492 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114493 $abc$16344$techmap\cores_1.$procmux$269_Y[83]_new_inv_
.sym 114494 data[83]
.sym 114496 cores_1.dataIncDec
.sym 114497 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[83]
.sym 114498 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[83]
.sym 114500 cores_1.dataIncDec
.sym 114501 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[85]
.sym 114502 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[85]
.sym 114504 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114505 $abc$16344$techmap\cores_1.$procmux$269_Y[92]_new_inv_
.sym 114506 data[92]
.sym 114508 cores_1.dataIncDec
.sym 114509 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[93]
.sym 114510 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[93]
.sym 114512 cores_1.dataIncDec
.sym 114513 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[92]
.sym 114514 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[92]
.sym 114516 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114517 $abc$16344$techmap\cores_1.$procmux$269_Y[89]_new_inv_
.sym 114518 data[89]
.sym 114520 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114521 $abc$16344$techmap\cores_1.$procmux$269_Y[95]_new_inv_
.sym 114522 data[95]
.sym 114528 cores_1.dataIncDec
.sym 114529 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[89]
.sym 114530 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[89]
.sym 114532 cores_1.dataIncDec
.sym 114533 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[95]
.sym 114534 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[95]
.sym 114536 cores_1.dataIncDec
.sym 114537 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[111]
.sym 114538 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[111]
.sym 114540 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114541 $abc$16344$techmap\cores_1.$procmux$269_Y[111]_new_inv_
.sym 114542 data[111]
.sym 114544 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114545 $abc$16344$techmap\cores_1.$procmux$269_Y[106]_new_inv_
.sym 114546 data[106]
.sym 114548 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114549 $abc$16344$techmap\cores_1.$procmux$269_Y[101]_new_inv_
.sym 114550 data[101]
.sym 114552 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114553 $abc$16344$techmap\cores_1.$procmux$269_Y[98]_new_inv_
.sym 114554 data[98]
.sym 114556 cores_1.dataIncDec
.sym 114557 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[106]
.sym 114558 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[106]
.sym 114560 cores_1.dataIncDec
.sym 114561 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[101]
.sym 114562 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[101]
.sym 114564 cores_1.dataIncDec
.sym 114565 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[98]
.sym 114566 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[98]
.sym 114568 cores_1.dataIncDec
.sym 114569 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[110]
.sym 114570 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[110]
.sym 114572 cores_1.dataIncDec
.sym 114573 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[108]
.sym 114574 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[108]
.sym 114576 cores_1.dataIncDec
.sym 114577 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[107]
.sym 114578 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[107]
.sym 114580 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114581 $abc$16344$techmap\cores_1.$procmux$269_Y[110]_new_inv_
.sym 114582 data[110]
.sym 114584 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114585 $abc$16344$techmap\cores_1.$procmux$269_Y[107]_new_inv_
.sym 114586 data[107]
.sym 114588 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114589 $abc$16344$techmap\cores_1.$procmux$269_Y[108]_new_inv_
.sym 114590 data[108]
.sym 114592 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114593 $abc$16344$techmap\cores_1.$procmux$269_Y[105]_new_inv_
.sym 114594 data[105]
.sym 114596 cores_1.dataIncDec
.sym 114597 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[105]
.sym 114598 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[105]
.sym 114600 cores_1.dataIncDec
.sym 114601 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[119]
.sym 114602 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[119]
.sym 114604 cores_1.dataIncDec
.sym 114605 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[118]
.sym 114606 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[118]
.sym 114608 cores_1.dataIncDec
.sym 114609 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[117]
.sym 114610 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[117]
.sym 114612 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114613 $abc$16344$techmap\cores_1.$procmux$269_Y[118]_new_inv_
.sym 114614 data[118]
.sym 114616 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114617 $abc$16344$techmap\cores_1.$procmux$269_Y[117]_new_inv_
.sym 114618 data[117]
.sym 114620 cores_1.dataIncDec
.sym 114621 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[116]
.sym 114622 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[116]
.sym 114624 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114625 $abc$16344$techmap\cores_1.$procmux$269_Y[116]_new_inv_
.sym 114626 data[116]
.sym 114628 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114629 $abc$16344$techmap\cores_1.$procmux$269_Y[119]_new_inv_
.sym 114630 data[119]
.sym 114632 cores_1.dataIncDec
.sym 114633 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[112]
.sym 114634 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[112]
.sym 114636 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114637 $abc$16344$techmap\cores_1.$procmux$269_Y[114]_new_inv_
.sym 114638 data[114]
.sym 114640 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114641 $abc$16344$techmap\cores_1.$procmux$269_Y[112]_new_inv_
.sym 114642 data[112]
.sym 114644 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114645 $abc$16344$techmap\cores_1.$procmux$269_Y[113]_new_inv_
.sym 114646 data[113]
.sym 114648 cores_1.dataIncDec
.sym 114649 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[113]
.sym 114650 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[113]
.sym 114652 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114653 $abc$16344$techmap\cores_1.$procmux$269_Y[125]_new_inv_
.sym 114654 data[125]
.sym 114656 cores_1.dataIncDec
.sym 114657 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[125]
.sym 114658 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[125]
.sym 114660 cores_1.dataIncDec
.sym 114661 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[114]
.sym 114662 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[114]
.sym 114664 cores_1.dataIncDec
.sym 114665 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[123]
.sym 114666 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[123]
.sym 114668 cores_1.dataIncDec
.sym 114669 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[121]
.sym 114670 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[121]
.sym 114672 cores_1.dataIncDec
.sym 114673 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[124]
.sym 114674 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[124]
.sym 114676 cores_1.dataIncDec
.sym 114677 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[120]
.sym 114678 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[120]
.sym 114680 cores_1.dataIncDec
.sym 114681 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[122]
.sym 114682 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[122]
.sym 114684 cores_1.dataIncDec
.sym 114685 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[126]
.sym 114686 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[126]
.sym 114688 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114689 $abc$16344$techmap\cores_1.$procmux$269_Y[127]_new_inv_
.sym 114690 data[127]
.sym 114692 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 114693 $abc$16344$techmap\cores_1.$procmux$269_Y[121]_new_inv_
.sym 114694 data[121]
.sym 114711 cores_1.fsm_data[115]
.sym 114723 cores_1.fsm_data[63]
.sym 114736 cores_0_io_dataAddrValid
.sym 114737 cores_0_io_dataOut[90]
.sym 114738 cores_1_io_dataOut[90]
.sym 114740 cores_0_io_dataAddrValid
.sym 114741 cores_0_io_dataOut[115]
.sym 114742 cores_1_io_dataOut[115]
.sym 114748 cores_0_io_dataAddrValid
.sym 114749 cores_0_io_dataOut[63]
.sym 114750 cores_1_io_dataOut[63]
.sym 114759 dataOut[70]
.sym 114763 dataOut[63]
.sym 114767 dataOut[90]
.sym 114779 dataOut[115]
.sym 114811 cores_1.fsm_data[90]
.sym 114978 fsm_stateReg
.sym 114999 dataOut[105]
.sym 115013 dataWriteEnable
.sym 115014 fsm_stateReg
.sym 115015 dataOut[12]
.sym 115019 dataOut[23]
.sym 115023 dataOut[22]
.sym 115027 dataOut[105]
.sym 115031 dataOut[10]
.sym 115039 dataOut[9]
.sym 115043 dataOut[7]
.sym 115048 cores_0_io_dataAddrValid
.sym 115049 cores_0_io_dataOut[30]
.sym 115050 cores_1_io_dataOut[30]
.sym 115060 cores_0_io_dataAddrValid
.sym 115061 cores_0_io_dataOut[12]
.sym 115062 cores_1_io_dataOut[12]
.sym 115072 cores_0_io_dataAddrValid
.sym 115073 cores_0_io_dataOut[22]
.sym 115074 cores_1_io_dataOut[22]
.sym 115079 cores_1.fsm_data[7]
.sym 115080 cores_1.fsm_data[6]
.sym 115081 cores_1.fsm_data[5]
.sym 115082 cores_1.fsm_data[4]
.sym 115083 cores_1.fsm_data[12]
.sym 115087 cores_1.fsm_data[11]
.sym 115088 cores_1.fsm_data[10]
.sym 115089 cores_1.fsm_data[9]
.sym 115090 cores_1.fsm_data[8]
.sym 115091 cores_1.fsm_data[45]
.sym 115095 cores_1.fsm_data[3]
.sym 115096 cores_1.fsm_data[2]
.sym 115097 cores_1.fsm_data[1]
.sym 115098 cores_1.fsm_data[0]
.sym 115099 cores_1.fsm_data[15]
.sym 115100 cores_1.fsm_data[14]
.sym 115101 cores_1.fsm_data[13]
.sym 115102 cores_1.fsm_data[12]
.sym 115104 cores_1.dataIncDec
.sym 115105 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[2]
.sym 115106 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[2]
.sym 115107 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[2]_new_inv_
.sym 115108 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[3]_new_inv_
.sym 115109 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[0]_new_inv_
.sym 115110 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[1]_new_inv_
.sym 115112 cores_1.fsm_data[0]
.sym 115116 cores_1.fsm_data[1]
.sym 115117 $PACKER_VCC_NET
.sym 115120 cores_1.fsm_data[2]
.sym 115121 $PACKER_VCC_NET
.sym 115122 $auto$alumacc.cc:474:replace_alu$878.C[2]
.sym 115124 cores_1.fsm_data[3]
.sym 115125 $PACKER_VCC_NET
.sym 115126 $auto$alumacc.cc:474:replace_alu$878.C[3]
.sym 115128 cores_1.fsm_data[4]
.sym 115129 $PACKER_VCC_NET
.sym 115130 $auto$alumacc.cc:474:replace_alu$878.C[4]
.sym 115132 cores_1.fsm_data[5]
.sym 115133 $PACKER_VCC_NET
.sym 115134 $auto$alumacc.cc:474:replace_alu$878.C[5]
.sym 115136 cores_1.fsm_data[6]
.sym 115137 $PACKER_VCC_NET
.sym 115138 $auto$alumacc.cc:474:replace_alu$878.C[6]
.sym 115140 cores_1.fsm_data[7]
.sym 115141 $PACKER_VCC_NET
.sym 115142 $auto$alumacc.cc:474:replace_alu$878.C[7]
.sym 115144 cores_1.fsm_data[8]
.sym 115145 $PACKER_VCC_NET
.sym 115146 $auto$alumacc.cc:474:replace_alu$878.C[8]
.sym 115148 cores_1.fsm_data[9]
.sym 115149 $PACKER_VCC_NET
.sym 115150 $auto$alumacc.cc:474:replace_alu$878.C[9]
.sym 115152 cores_1.fsm_data[10]
.sym 115153 $PACKER_VCC_NET
.sym 115154 $auto$alumacc.cc:474:replace_alu$878.C[10]
.sym 115156 cores_1.fsm_data[11]
.sym 115157 $PACKER_VCC_NET
.sym 115158 $auto$alumacc.cc:474:replace_alu$878.C[11]
.sym 115160 cores_1.fsm_data[12]
.sym 115161 $PACKER_VCC_NET
.sym 115162 $auto$alumacc.cc:474:replace_alu$878.C[12]
.sym 115164 cores_1.fsm_data[13]
.sym 115165 $PACKER_VCC_NET
.sym 115166 $auto$alumacc.cc:474:replace_alu$878.C[13]
.sym 115168 cores_1.fsm_data[14]
.sym 115169 $PACKER_VCC_NET
.sym 115170 $auto$alumacc.cc:474:replace_alu$878.C[14]
.sym 115172 cores_1.fsm_data[15]
.sym 115173 $PACKER_VCC_NET
.sym 115174 $auto$alumacc.cc:474:replace_alu$878.C[15]
.sym 115176 cores_1.fsm_data[16]
.sym 115177 $PACKER_VCC_NET
.sym 115178 $auto$alumacc.cc:474:replace_alu$878.C[16]
.sym 115180 cores_1.fsm_data[17]
.sym 115181 $PACKER_VCC_NET
.sym 115182 $auto$alumacc.cc:474:replace_alu$878.C[17]
.sym 115184 cores_1.fsm_data[18]
.sym 115185 $PACKER_VCC_NET
.sym 115186 $auto$alumacc.cc:474:replace_alu$878.C[18]
.sym 115188 cores_1.fsm_data[19]
.sym 115189 $PACKER_VCC_NET
.sym 115190 $auto$alumacc.cc:474:replace_alu$878.C[19]
.sym 115192 cores_1.fsm_data[20]
.sym 115193 $PACKER_VCC_NET
.sym 115194 $auto$alumacc.cc:474:replace_alu$878.C[20]
.sym 115196 cores_1.fsm_data[21]
.sym 115197 $PACKER_VCC_NET
.sym 115198 $auto$alumacc.cc:474:replace_alu$878.C[21]
.sym 115200 cores_1.fsm_data[22]
.sym 115201 $PACKER_VCC_NET
.sym 115202 $auto$alumacc.cc:474:replace_alu$878.C[22]
.sym 115204 cores_1.fsm_data[23]
.sym 115205 $PACKER_VCC_NET
.sym 115206 $auto$alumacc.cc:474:replace_alu$878.C[23]
.sym 115208 cores_1.fsm_data[24]
.sym 115209 $PACKER_VCC_NET
.sym 115210 $auto$alumacc.cc:474:replace_alu$878.C[24]
.sym 115212 cores_1.fsm_data[25]
.sym 115213 $PACKER_VCC_NET
.sym 115214 $auto$alumacc.cc:474:replace_alu$878.C[25]
.sym 115216 cores_1.fsm_data[26]
.sym 115217 $PACKER_VCC_NET
.sym 115218 $auto$alumacc.cc:474:replace_alu$878.C[26]
.sym 115220 cores_1.fsm_data[27]
.sym 115221 $PACKER_VCC_NET
.sym 115222 $auto$alumacc.cc:474:replace_alu$878.C[27]
.sym 115224 cores_1.fsm_data[28]
.sym 115225 $PACKER_VCC_NET
.sym 115226 $auto$alumacc.cc:474:replace_alu$878.C[28]
.sym 115228 cores_1.fsm_data[29]
.sym 115229 $PACKER_VCC_NET
.sym 115230 $auto$alumacc.cc:474:replace_alu$878.C[29]
.sym 115232 cores_1.fsm_data[30]
.sym 115233 $PACKER_VCC_NET
.sym 115234 $auto$alumacc.cc:474:replace_alu$878.C[30]
.sym 115236 cores_1.fsm_data[31]
.sym 115237 $PACKER_VCC_NET
.sym 115238 $auto$alumacc.cc:474:replace_alu$878.C[31]
.sym 115240 cores_1.fsm_data[32]
.sym 115241 $PACKER_VCC_NET
.sym 115242 $auto$alumacc.cc:474:replace_alu$878.C[32]
.sym 115244 cores_1.fsm_data[33]
.sym 115245 $PACKER_VCC_NET
.sym 115246 $auto$alumacc.cc:474:replace_alu$878.C[33]
.sym 115248 cores_1.fsm_data[34]
.sym 115249 $PACKER_VCC_NET
.sym 115250 $auto$alumacc.cc:474:replace_alu$878.C[34]
.sym 115252 cores_1.fsm_data[35]
.sym 115253 $PACKER_VCC_NET
.sym 115254 $auto$alumacc.cc:474:replace_alu$878.C[35]
.sym 115256 cores_1.fsm_data[36]
.sym 115257 $PACKER_VCC_NET
.sym 115258 $auto$alumacc.cc:474:replace_alu$878.C[36]
.sym 115260 cores_1.fsm_data[37]
.sym 115261 $PACKER_VCC_NET
.sym 115262 $auto$alumacc.cc:474:replace_alu$878.C[37]
.sym 115264 cores_1.fsm_data[38]
.sym 115265 $PACKER_VCC_NET
.sym 115266 $auto$alumacc.cc:474:replace_alu$878.C[38]
.sym 115268 cores_1.fsm_data[39]
.sym 115269 $PACKER_VCC_NET
.sym 115270 $auto$alumacc.cc:474:replace_alu$878.C[39]
.sym 115272 cores_1.fsm_data[40]
.sym 115273 $PACKER_VCC_NET
.sym 115274 $auto$alumacc.cc:474:replace_alu$878.C[40]
.sym 115276 cores_1.fsm_data[41]
.sym 115277 $PACKER_VCC_NET
.sym 115278 $auto$alumacc.cc:474:replace_alu$878.C[41]
.sym 115280 cores_1.fsm_data[42]
.sym 115281 $PACKER_VCC_NET
.sym 115282 $auto$alumacc.cc:474:replace_alu$878.C[42]
.sym 115284 cores_1.fsm_data[43]
.sym 115285 $PACKER_VCC_NET
.sym 115286 $auto$alumacc.cc:474:replace_alu$878.C[43]
.sym 115288 cores_1.fsm_data[44]
.sym 115289 $PACKER_VCC_NET
.sym 115290 $auto$alumacc.cc:474:replace_alu$878.C[44]
.sym 115292 cores_1.fsm_data[45]
.sym 115293 $PACKER_VCC_NET
.sym 115294 $auto$alumacc.cc:474:replace_alu$878.C[45]
.sym 115296 cores_1.fsm_data[46]
.sym 115297 $PACKER_VCC_NET
.sym 115298 $auto$alumacc.cc:474:replace_alu$878.C[46]
.sym 115300 cores_1.fsm_data[47]
.sym 115301 $PACKER_VCC_NET
.sym 115302 $auto$alumacc.cc:474:replace_alu$878.C[47]
.sym 115304 cores_1.fsm_data[48]
.sym 115305 $PACKER_VCC_NET
.sym 115306 $auto$alumacc.cc:474:replace_alu$878.C[48]
.sym 115308 cores_1.fsm_data[49]
.sym 115309 $PACKER_VCC_NET
.sym 115310 $auto$alumacc.cc:474:replace_alu$878.C[49]
.sym 115312 cores_1.fsm_data[50]
.sym 115313 $PACKER_VCC_NET
.sym 115314 $auto$alumacc.cc:474:replace_alu$878.C[50]
.sym 115316 cores_1.fsm_data[51]
.sym 115317 $PACKER_VCC_NET
.sym 115318 $auto$alumacc.cc:474:replace_alu$878.C[51]
.sym 115320 cores_1.fsm_data[52]
.sym 115321 $PACKER_VCC_NET
.sym 115322 $auto$alumacc.cc:474:replace_alu$878.C[52]
.sym 115324 cores_1.fsm_data[53]
.sym 115325 $PACKER_VCC_NET
.sym 115326 $auto$alumacc.cc:474:replace_alu$878.C[53]
.sym 115328 cores_1.fsm_data[54]
.sym 115329 $PACKER_VCC_NET
.sym 115330 $auto$alumacc.cc:474:replace_alu$878.C[54]
.sym 115332 cores_1.fsm_data[55]
.sym 115333 $PACKER_VCC_NET
.sym 115334 $auto$alumacc.cc:474:replace_alu$878.C[55]
.sym 115336 cores_1.fsm_data[56]
.sym 115337 $PACKER_VCC_NET
.sym 115338 $auto$alumacc.cc:474:replace_alu$878.C[56]
.sym 115340 cores_1.fsm_data[57]
.sym 115341 $PACKER_VCC_NET
.sym 115342 $auto$alumacc.cc:474:replace_alu$878.C[57]
.sym 115344 cores_1.fsm_data[58]
.sym 115345 $PACKER_VCC_NET
.sym 115346 $auto$alumacc.cc:474:replace_alu$878.C[58]
.sym 115348 cores_1.fsm_data[59]
.sym 115349 $PACKER_VCC_NET
.sym 115350 $auto$alumacc.cc:474:replace_alu$878.C[59]
.sym 115352 cores_1.fsm_data[60]
.sym 115353 $PACKER_VCC_NET
.sym 115354 $auto$alumacc.cc:474:replace_alu$878.C[60]
.sym 115356 cores_1.fsm_data[61]
.sym 115357 $PACKER_VCC_NET
.sym 115358 $auto$alumacc.cc:474:replace_alu$878.C[61]
.sym 115360 cores_1.fsm_data[62]
.sym 115361 $PACKER_VCC_NET
.sym 115362 $auto$alumacc.cc:474:replace_alu$878.C[62]
.sym 115364 cores_1.fsm_data[63]
.sym 115365 $PACKER_VCC_NET
.sym 115366 $auto$alumacc.cc:474:replace_alu$878.C[63]
.sym 115368 cores_1.fsm_data[64]
.sym 115369 $PACKER_VCC_NET
.sym 115370 $auto$alumacc.cc:474:replace_alu$878.C[64]
.sym 115372 cores_1.fsm_data[65]
.sym 115373 $PACKER_VCC_NET
.sym 115374 $auto$alumacc.cc:474:replace_alu$878.C[65]
.sym 115376 cores_1.fsm_data[66]
.sym 115377 $PACKER_VCC_NET
.sym 115378 $auto$alumacc.cc:474:replace_alu$878.C[66]
.sym 115380 cores_1.fsm_data[67]
.sym 115381 $PACKER_VCC_NET
.sym 115382 $auto$alumacc.cc:474:replace_alu$878.C[67]
.sym 115384 cores_1.fsm_data[68]
.sym 115385 $PACKER_VCC_NET
.sym 115386 $auto$alumacc.cc:474:replace_alu$878.C[68]
.sym 115388 cores_1.fsm_data[69]
.sym 115389 $PACKER_VCC_NET
.sym 115390 $auto$alumacc.cc:474:replace_alu$878.C[69]
.sym 115392 cores_1.fsm_data[70]
.sym 115393 $PACKER_VCC_NET
.sym 115394 $auto$alumacc.cc:474:replace_alu$878.C[70]
.sym 115396 cores_1.fsm_data[71]
.sym 115397 $PACKER_VCC_NET
.sym 115398 $auto$alumacc.cc:474:replace_alu$878.C[71]
.sym 115400 cores_1.fsm_data[72]
.sym 115401 $PACKER_VCC_NET
.sym 115402 $auto$alumacc.cc:474:replace_alu$878.C[72]
.sym 115404 cores_1.fsm_data[73]
.sym 115405 $PACKER_VCC_NET
.sym 115406 $auto$alumacc.cc:474:replace_alu$878.C[73]
.sym 115408 cores_1.fsm_data[74]
.sym 115409 $PACKER_VCC_NET
.sym 115410 $auto$alumacc.cc:474:replace_alu$878.C[74]
.sym 115412 cores_1.fsm_data[75]
.sym 115413 $PACKER_VCC_NET
.sym 115414 $auto$alumacc.cc:474:replace_alu$878.C[75]
.sym 115416 cores_1.fsm_data[76]
.sym 115417 $PACKER_VCC_NET
.sym 115418 $auto$alumacc.cc:474:replace_alu$878.C[76]
.sym 115420 cores_1.fsm_data[77]
.sym 115421 $PACKER_VCC_NET
.sym 115422 $auto$alumacc.cc:474:replace_alu$878.C[77]
.sym 115424 cores_1.fsm_data[78]
.sym 115425 $PACKER_VCC_NET
.sym 115426 $auto$alumacc.cc:474:replace_alu$878.C[78]
.sym 115428 cores_1.fsm_data[79]
.sym 115429 $PACKER_VCC_NET
.sym 115430 $auto$alumacc.cc:474:replace_alu$878.C[79]
.sym 115432 cores_1.fsm_data[80]
.sym 115433 $PACKER_VCC_NET
.sym 115434 $auto$alumacc.cc:474:replace_alu$878.C[80]
.sym 115436 cores_1.fsm_data[81]
.sym 115437 $PACKER_VCC_NET
.sym 115438 $auto$alumacc.cc:474:replace_alu$878.C[81]
.sym 115440 cores_1.fsm_data[82]
.sym 115441 $PACKER_VCC_NET
.sym 115442 $auto$alumacc.cc:474:replace_alu$878.C[82]
.sym 115444 cores_1.fsm_data[83]
.sym 115445 $PACKER_VCC_NET
.sym 115446 $auto$alumacc.cc:474:replace_alu$878.C[83]
.sym 115448 cores_1.fsm_data[84]
.sym 115449 $PACKER_VCC_NET
.sym 115450 $auto$alumacc.cc:474:replace_alu$878.C[84]
.sym 115452 cores_1.fsm_data[85]
.sym 115453 $PACKER_VCC_NET
.sym 115454 $auto$alumacc.cc:474:replace_alu$878.C[85]
.sym 115456 cores_1.fsm_data[86]
.sym 115457 $PACKER_VCC_NET
.sym 115458 $auto$alumacc.cc:474:replace_alu$878.C[86]
.sym 115460 cores_1.fsm_data[87]
.sym 115461 $PACKER_VCC_NET
.sym 115462 $auto$alumacc.cc:474:replace_alu$878.C[87]
.sym 115464 cores_1.fsm_data[88]
.sym 115465 $PACKER_VCC_NET
.sym 115466 $auto$alumacc.cc:474:replace_alu$878.C[88]
.sym 115468 cores_1.fsm_data[89]
.sym 115469 $PACKER_VCC_NET
.sym 115470 $auto$alumacc.cc:474:replace_alu$878.C[89]
.sym 115472 cores_1.fsm_data[90]
.sym 115473 $PACKER_VCC_NET
.sym 115474 $auto$alumacc.cc:474:replace_alu$878.C[90]
.sym 115476 cores_1.fsm_data[91]
.sym 115477 $PACKER_VCC_NET
.sym 115478 $auto$alumacc.cc:474:replace_alu$878.C[91]
.sym 115480 cores_1.fsm_data[92]
.sym 115481 $PACKER_VCC_NET
.sym 115482 $auto$alumacc.cc:474:replace_alu$878.C[92]
.sym 115484 cores_1.fsm_data[93]
.sym 115485 $PACKER_VCC_NET
.sym 115486 $auto$alumacc.cc:474:replace_alu$878.C[93]
.sym 115488 cores_1.fsm_data[94]
.sym 115489 $PACKER_VCC_NET
.sym 115490 $auto$alumacc.cc:474:replace_alu$878.C[94]
.sym 115492 cores_1.fsm_data[95]
.sym 115493 $PACKER_VCC_NET
.sym 115494 $auto$alumacc.cc:474:replace_alu$878.C[95]
.sym 115496 cores_1.fsm_data[96]
.sym 115497 $PACKER_VCC_NET
.sym 115498 $auto$alumacc.cc:474:replace_alu$878.C[96]
.sym 115500 cores_1.fsm_data[97]
.sym 115501 $PACKER_VCC_NET
.sym 115502 $auto$alumacc.cc:474:replace_alu$878.C[97]
.sym 115504 cores_1.fsm_data[98]
.sym 115505 $PACKER_VCC_NET
.sym 115506 $auto$alumacc.cc:474:replace_alu$878.C[98]
.sym 115508 cores_1.fsm_data[99]
.sym 115509 $PACKER_VCC_NET
.sym 115510 $auto$alumacc.cc:474:replace_alu$878.C[99]
.sym 115512 cores_1.fsm_data[100]
.sym 115513 $PACKER_VCC_NET
.sym 115514 $auto$alumacc.cc:474:replace_alu$878.C[100]
.sym 115516 cores_1.fsm_data[101]
.sym 115517 $PACKER_VCC_NET
.sym 115518 $auto$alumacc.cc:474:replace_alu$878.C[101]
.sym 115520 cores_1.fsm_data[102]
.sym 115521 $PACKER_VCC_NET
.sym 115522 $auto$alumacc.cc:474:replace_alu$878.C[102]
.sym 115524 cores_1.fsm_data[103]
.sym 115525 $PACKER_VCC_NET
.sym 115526 $auto$alumacc.cc:474:replace_alu$878.C[103]
.sym 115528 cores_1.fsm_data[104]
.sym 115529 $PACKER_VCC_NET
.sym 115530 $auto$alumacc.cc:474:replace_alu$878.C[104]
.sym 115532 cores_1.fsm_data[105]
.sym 115533 $PACKER_VCC_NET
.sym 115534 $auto$alumacc.cc:474:replace_alu$878.C[105]
.sym 115536 cores_1.fsm_data[106]
.sym 115537 $PACKER_VCC_NET
.sym 115538 $auto$alumacc.cc:474:replace_alu$878.C[106]
.sym 115540 cores_1.fsm_data[107]
.sym 115541 $PACKER_VCC_NET
.sym 115542 $auto$alumacc.cc:474:replace_alu$878.C[107]
.sym 115544 cores_1.fsm_data[108]
.sym 115545 $PACKER_VCC_NET
.sym 115546 $auto$alumacc.cc:474:replace_alu$878.C[108]
.sym 115548 cores_1.fsm_data[109]
.sym 115549 $PACKER_VCC_NET
.sym 115550 $auto$alumacc.cc:474:replace_alu$878.C[109]
.sym 115552 cores_1.fsm_data[110]
.sym 115553 $PACKER_VCC_NET
.sym 115554 $auto$alumacc.cc:474:replace_alu$878.C[110]
.sym 115556 cores_1.fsm_data[111]
.sym 115557 $PACKER_VCC_NET
.sym 115558 $auto$alumacc.cc:474:replace_alu$878.C[111]
.sym 115560 cores_1.fsm_data[112]
.sym 115561 $PACKER_VCC_NET
.sym 115562 $auto$alumacc.cc:474:replace_alu$878.C[112]
.sym 115564 cores_1.fsm_data[113]
.sym 115565 $PACKER_VCC_NET
.sym 115566 $auto$alumacc.cc:474:replace_alu$878.C[113]
.sym 115568 cores_1.fsm_data[114]
.sym 115569 $PACKER_VCC_NET
.sym 115570 $auto$alumacc.cc:474:replace_alu$878.C[114]
.sym 115572 cores_1.fsm_data[115]
.sym 115573 $PACKER_VCC_NET
.sym 115574 $auto$alumacc.cc:474:replace_alu$878.C[115]
.sym 115576 cores_1.fsm_data[116]
.sym 115577 $PACKER_VCC_NET
.sym 115578 $auto$alumacc.cc:474:replace_alu$878.C[116]
.sym 115580 cores_1.fsm_data[117]
.sym 115581 $PACKER_VCC_NET
.sym 115582 $auto$alumacc.cc:474:replace_alu$878.C[117]
.sym 115584 cores_1.fsm_data[118]
.sym 115585 $PACKER_VCC_NET
.sym 115586 $auto$alumacc.cc:474:replace_alu$878.C[118]
.sym 115588 cores_1.fsm_data[119]
.sym 115589 $PACKER_VCC_NET
.sym 115590 $auto$alumacc.cc:474:replace_alu$878.C[119]
.sym 115592 cores_1.fsm_data[120]
.sym 115593 $PACKER_VCC_NET
.sym 115594 $auto$alumacc.cc:474:replace_alu$878.C[120]
.sym 115596 cores_1.fsm_data[121]
.sym 115597 $PACKER_VCC_NET
.sym 115598 $auto$alumacc.cc:474:replace_alu$878.C[121]
.sym 115600 cores_1.fsm_data[122]
.sym 115601 $PACKER_VCC_NET
.sym 115602 $auto$alumacc.cc:474:replace_alu$878.C[122]
.sym 115604 cores_1.fsm_data[123]
.sym 115605 $PACKER_VCC_NET
.sym 115606 $auto$alumacc.cc:474:replace_alu$878.C[123]
.sym 115608 cores_1.fsm_data[124]
.sym 115609 $PACKER_VCC_NET
.sym 115610 $auto$alumacc.cc:474:replace_alu$878.C[124]
.sym 115612 cores_1.fsm_data[125]
.sym 115613 $PACKER_VCC_NET
.sym 115614 $auto$alumacc.cc:474:replace_alu$878.C[125]
.sym 115616 cores_1.fsm_data[126]
.sym 115617 $PACKER_VCC_NET
.sym 115618 $auto$alumacc.cc:474:replace_alu$878.C[126]
.sym 115622 $nextpnr_ICESTORM_LC_10$I3
.sym 115624 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 115625 $abc$16344$techmap\cores_1.$procmux$269_Y[124]_new_inv_
.sym 115626 data[124]
.sym 115628 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 115629 $abc$16344$techmap\cores_1.$procmux$269_Y[122]_new_inv_
.sym 115630 data[122]
.sym 115631 cores_1.fsm_data[123]
.sym 115632 cores_1.fsm_data[122]
.sym 115633 cores_1.fsm_data[121]
.sym 115634 cores_1.fsm_data[120]
.sym 115636 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 115637 $abc$16344$techmap\cores_1.$procmux$269_Y[123]_new_inv_
.sym 115638 data[123]
.sym 115640 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 115641 $abc$16344$techmap\cores_1.$procmux$269_Y[120]_new_inv_
.sym 115642 data[120]
.sym 115644 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 115645 $abc$16344$techmap\cores_1.$procmux$269_Y[126]_new_inv_
.sym 115646 data[126]
.sym 115647 cores_1.fsm_data[127]
.sym 115648 cores_1.fsm_data[126]
.sym 115649 cores_1.fsm_data[125]
.sym 115650 cores_1.fsm_data[124]
.sym 115651 cores_1.fsm_data[115]
.sym 115652 cores_1.fsm_data[114]
.sym 115653 cores_1.fsm_data[113]
.sym 115654 cores_1.fsm_data[112]
.sym 115675 dataOut[90]
.sym 115679 dataOut[89]
.sym 115683 dataOut[68]
.sym 115688 dataAddr
.sym 115689 dataMem[1][2]
.sym 115690 dataMem[0][2]
.sym 115704 dataAddr
.sym 115705 dataMem[1][89]
.sym 115706 dataMem[0][89]
.sym 115712 dataAddr
.sym 115713 dataMem[1][90]
.sym 115714 dataMem[0][90]
.sym 115720 dataAddr
.sym 115721 dataMem[1][70]
.sym 115722 dataMem[0][70]
.sym 115740 dataAddr
.sym 115741 dataMem[1][63]
.sym 115742 dataMem[0][63]
.sym 115744 dataAddr
.sym 115745 dataMem[1][115]
.sym 115746 dataMem[0][115]
.sym 115947 $PACKER_VCC_NET
.sym 115996 dataAddr
.sym 115997 dataMem[1][98]
.sym 115998 dataMem[0][98]
.sym 116000 dataAddr
.sym 116001 dataMem[1][7]
.sym 116002 dataMem[0][7]
.sym 116019 cores_1.fsm_data[23]
.sym 116031 cores_1.fsm_data[0]
.sym 116043 cores_0.fsm_data[16]
.sym 116049 cores_1.fsm_data[1]
.sym 116050 cores_1.fsm_data[0]
.sym 116052 cores_1.dataIncDec
.sym 116053 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[1]
.sym 116054 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[1]
.sym 116055 cores_0.fsm_data[10]
.sym 116068 cores_1.fsm_data[1]
.sym 116069 $PACKER_VCC_NET
.sym 116070 cores_1.fsm_data[0]
.sym 116072 cores_0_io_dataAddrValid
.sym 116073 cores_0_io_dataOut[36]
.sym 116074 cores_1_io_dataOut[36]
.sym 116080 cores_0_io_dataAddrValid
.sym 116081 cores_0_io_dataOut[31]
.sym 116082 cores_1_io_dataOut[31]
.sym 116092 cores_0_io_dataAddrValid
.sym 116093 cores_0_io_dataOut[10]
.sym 116094 cores_1_io_dataOut[10]
.sym 116096 cores_0_io_dataAddrValid
.sym 116097 cores_0_io_dataOut[16]
.sym 116098 cores_1_io_dataOut[16]
.sym 116103 cores_1.fsm_data[16]
.sym 116108 cores_1.dataIncDec
.sym 116109 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[11]
.sym 116110 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[11]
.sym 116111 cores_1.fsm_data[10]
.sym 116115 cores_1.fsm_data[36]
.sym 116119 cores_1.fsm_data[30]
.sym 116124 cores_1.dataIncDec
.sym 116125 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[13]
.sym 116126 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[13]
.sym 116127 cores_1.fsm_data[33]
.sym 116132 cores_1.dataIncDec
.sym 116133 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[12]
.sym 116134 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[12]
.sym 116135 cores_1.fsm_data[20]
.sym 116140 cores_1.dataIncDec
.sym 116141 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[20]
.sym 116142 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[20]
.sym 116143 cores_1.fsm_data[22]
.sym 116148 cores_1.dataIncDec
.sym 116149 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[16]
.sym 116150 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[16]
.sym 116151 cores_1.fsm_data[28]
.sym 116156 cores_1.dataIncDec
.sym 116157 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[18]
.sym 116158 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[18]
.sym 116160 cores_1.dataIncDec
.sym 116161 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[19]
.sym 116162 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[19]
.sym 116163 cores_1.fsm_data[37]
.sym 116168 cores_1.dataIncDec
.sym 116169 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[27]
.sym 116170 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[27]
.sym 116172 cores_1.dataIncDec
.sym 116173 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[32]
.sym 116174 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[32]
.sym 116176 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116177 $abc$16344$techmap\cores_1.$procmux$269_Y[39]_new_inv_
.sym 116178 data[39]
.sym 116180 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116181 $abc$16344$techmap\cores_1.$procmux$269_Y[37]_new_inv_
.sym 116182 data[37]
.sym 116184 cores_1.dataIncDec
.sym 116185 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[31]
.sym 116186 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[31]
.sym 116188 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116189 $abc$16344$techmap\cores_1.$procmux$269_Y[36]_new_inv_
.sym 116190 data[36]
.sym 116192 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116193 $abc$16344$techmap\cores_1.$procmux$269_Y[38]_new_inv_
.sym 116194 data[38]
.sym 116196 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116197 $abc$16344$techmap\cores_1.$procmux$269_Y[32]_new_inv_
.sym 116198 data[32]
.sym 116200 cores_1.dataIncDec
.sym 116201 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[39]
.sym 116202 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[39]
.sym 116204 cores_1.dataIncDec
.sym 116205 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[34]
.sym 116206 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[34]
.sym 116208 cores_1.dataIncDec
.sym 116209 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[36]
.sym 116210 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[36]
.sym 116212 cores_1.dataIncDec
.sym 116213 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[38]
.sym 116214 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[38]
.sym 116216 cores_1.dataIncDec
.sym 116217 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[37]
.sym 116218 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[37]
.sym 116219 cores_0.fsm_data[67]
.sym 116223 cores_0.fsm_data[75]
.sym 116227 cores_1.fsm_data[35]
.sym 116228 cores_1.fsm_data[34]
.sym 116229 cores_1.fsm_data[33]
.sym 116230 cores_1.fsm_data[32]
.sym 116232 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116233 $abc$16344$techmap\cores_1.$procmux$269_Y[34]_new_inv_
.sym 116234 data[34]
.sym 116236 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116237 $abc$16344$techmap\cores_1.$procmux$269_Y[43]_new_inv_
.sym 116238 data[43]
.sym 116239 cores_1.fsm_data[55]
.sym 116240 cores_1.fsm_data[54]
.sym 116241 cores_1.fsm_data[53]
.sym 116242 cores_1.fsm_data[52]
.sym 116244 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116245 $abc$16344$techmap\cores_1.$procmux$269_Y[42]_new_inv_
.sym 116246 data[42]
.sym 116248 cores_1.dataIncDec
.sym 116249 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[46]
.sym 116250 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[46]
.sym 116252 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116253 $abc$16344$techmap\cores_1.$procmux$269_Y[48]_new_inv_
.sym 116254 data[48]
.sym 116256 cores_1.dataIncDec
.sym 116257 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[43]
.sym 116258 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[43]
.sym 116260 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116261 $abc$16344$techmap\cores_1.$procmux$269_Y[54]_new_inv_
.sym 116262 data[54]
.sym 116263 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[14]_new_inv_
.sym 116264 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[15]_new_inv_
.sym 116265 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[12]_new_inv_
.sym 116266 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[13]_new_inv_
.sym 116268 cores_1.dataIncDec
.sym 116269 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[48]
.sym 116270 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[48]
.sym 116272 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116273 $abc$16344$techmap\cores_1.$procmux$269_Y[51]_new_inv_
.sym 116274 data[51]
.sym 116276 cores_1.dataIncDec
.sym 116277 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[52]
.sym 116278 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[52]
.sym 116280 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116281 $abc$16344$techmap\cores_1.$procmux$269_Y[52]_new_inv_
.sym 116282 data[52]
.sym 116283 cores_1.fsm_data[51]
.sym 116284 cores_1.fsm_data[50]
.sym 116285 cores_1.fsm_data[49]
.sym 116286 cores_1.fsm_data[48]
.sym 116288 cores_1.dataIncDec
.sym 116289 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[54]
.sym 116290 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[54]
.sym 116292 cores_1.dataIncDec
.sym 116293 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[51]
.sym 116294 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[51]
.sym 116296 cores_1.dataIncDec
.sym 116297 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[62]
.sym 116298 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[62]
.sym 116300 cores_1.dataIncDec
.sym 116301 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[67]
.sym 116302 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[67]
.sym 116305 dataAddr
.sym 116306 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 116309 dataAddr
.sym 116310 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$8082
.sym 116312 cores_1.dataIncDec
.sym 116313 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[60]
.sym 116314 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[60]
.sym 116315 cores_1.fsm_stateNext[2]
.sym 116319 cores_1.fsm_data[63]
.sym 116320 cores_1.fsm_data[62]
.sym 116321 cores_1.fsm_data[61]
.sym 116322 cores_1.fsm_data[60]
.sym 116323 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 116324 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$6436[0]_new_
.sym 116325 $abc$16344$new_n2181_
.sym 116326 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 116327 cores_1.fsm_data[67]
.sym 116328 cores_1.fsm_data[66]
.sym 116329 cores_1.fsm_data[65]
.sym 116330 cores_1.fsm_data[64]
.sym 116332 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116333 $abc$16344$techmap\cores_1.$procmux$269_Y[66]_new_inv_
.sym 116334 data[66]
.sym 116336 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116337 $abc$16344$techmap\cores_1.$procmux$269_Y[68]_new_inv_
.sym 116338 data[68]
.sym 116340 cores_1.dataIncDec
.sym 116341 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[66]
.sym 116342 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[66]
.sym 116344 cores_1.dataIncDec
.sym 116345 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[65]
.sym 116346 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[65]
.sym 116348 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116349 $abc$16344$techmap\cores_1.$procmux$269_Y[69]_new_inv_
.sym 116350 data[69]
.sym 116352 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116353 $abc$16344$techmap\cores_1.$procmux$269_Y[65]_new_inv_
.sym 116354 data[65]
.sym 116356 cores_1.dataIncDec
.sym 116357 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[69]
.sym 116358 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[69]
.sym 116359 cores_1.fsm_data[79]
.sym 116360 cores_1.fsm_data[78]
.sym 116361 cores_1.fsm_data[77]
.sym 116362 cores_1.fsm_data[76]
.sym 116363 cores_1.fsm_data[71]
.sym 116364 cores_1.fsm_data[70]
.sym 116365 cores_1.fsm_data[69]
.sym 116366 cores_1.fsm_data[68]
.sym 116367 $abc$16344$new_n2111_
.sym 116368 $abc$16344$new_n2066_
.sym 116369 data[69]
.sym 116370 $abc$16344$techmap\cores_0.$procmux$515_Y[69]_new_inv_
.sym 116371 cores_1.fsm_data[75]
.sym 116372 cores_1.fsm_data[74]
.sym 116373 cores_1.fsm_data[73]
.sym 116374 cores_1.fsm_data[72]
.sym 116375 $abc$16344$new_n2111_
.sym 116376 $abc$16344$new_n2066_
.sym 116377 data[82]
.sym 116378 $abc$16344$techmap\cores_0.$procmux$515_Y[82]_new_inv_
.sym 116379 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[18]_new_inv_
.sym 116380 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[19]_new_inv_
.sym 116381 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[16]_new_inv_
.sym 116382 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[17]_new_inv_
.sym 116384 cores_1.dataIncDec
.sym 116385 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[77]
.sym 116386 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[77]
.sym 116387 $abc$16344$new_n2111_
.sym 116388 $abc$16344$new_n2066_
.sym 116389 data[80]
.sym 116390 $abc$16344$techmap\cores_0.$procmux$515_Y[80]_new_inv_
.sym 116392 cores_1.dataIncDec
.sym 116393 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[81]
.sym 116394 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[81]
.sym 116396 cores_1.dataIncDec
.sym 116397 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[86]
.sym 116398 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[86]
.sym 116399 cores_1.fsm_data[87]
.sym 116400 cores_1.fsm_data[86]
.sym 116401 cores_1.fsm_data[85]
.sym 116402 cores_1.fsm_data[84]
.sym 116412 cores_1.dataIncDec
.sym 116413 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[82]
.sym 116414 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[82]
.sym 116416 dataAddr
.sym 116417 dataMem[1][42]
.sym 116418 dataMem[0][42]
.sym 116420 dataAddr
.sym 116421 dataMem[1][68]
.sym 116422 dataMem[0][68]
.sym 116424 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116425 $abc$16344$techmap\cores_1.$procmux$269_Y[88]_new_inv_
.sym 116426 data[88]
.sym 116428 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116429 $abc$16344$techmap\cores_1.$procmux$269_Y[90]_new_inv_
.sym 116430 data[90]
.sym 116432 cores_1.dataIncDec
.sym 116433 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[94]
.sym 116434 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[94]
.sym 116436 cores_1.dataIncDec
.sym 116437 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[88]
.sym 116438 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[88]
.sym 116440 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116441 $abc$16344$techmap\cores_1.$procmux$269_Y[93]_new_inv_
.sym 116442 data[93]
.sym 116444 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116445 $abc$16344$techmap\cores_1.$procmux$269_Y[91]_new_inv_
.sym 116446 data[91]
.sym 116448 cores_1.dataIncDec
.sym 116449 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[90]
.sym 116450 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[90]
.sym 116452 cores_1.dataIncDec
.sym 116453 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[91]
.sym 116454 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[91]
.sym 116455 cores_1.fsm_data[99]
.sym 116456 cores_1.fsm_data[98]
.sym 116457 cores_1.fsm_data[97]
.sym 116458 cores_1.fsm_data[96]
.sym 116460 cores_1.dataIncDec
.sym 116461 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[100]
.sym 116462 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[100]
.sym 116464 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116465 $abc$16344$techmap\cores_1.$procmux$269_Y[97]_new_inv_
.sym 116466 data[97]
.sym 116468 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116469 $abc$16344$techmap\cores_1.$procmux$269_Y[100]_new_inv_
.sym 116470 data[100]
.sym 116472 cores_1.dataIncDec
.sym 116473 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[102]
.sym 116474 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[102]
.sym 116476 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116477 $abc$16344$techmap\cores_1.$procmux$269_Y[102]_new_inv_
.sym 116478 data[102]
.sym 116479 cores_1.fsm_data[103]
.sym 116480 cores_1.fsm_data[102]
.sym 116481 cores_1.fsm_data[101]
.sym 116482 cores_1.fsm_data[100]
.sym 116484 cores_1.dataIncDec
.sym 116485 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[97]
.sym 116486 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[97]
.sym 116488 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116489 $abc$16344$techmap\cores_1.$procmux$269_Y[109]_new_inv_
.sym 116490 data[109]
.sym 116491 cores_1.fsm_data[107]
.sym 116492 cores_1.fsm_data[106]
.sym 116493 cores_1.fsm_data[105]
.sym 116494 cores_1.fsm_data[104]
.sym 116496 cores_1.dataIncDec
.sym 116497 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[104]
.sym 116498 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[104]
.sym 116500 cores_1.dataIncDec
.sym 116501 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[109]
.sym 116502 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[109]
.sym 116504 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116505 $abc$16344$techmap\cores_1.$procmux$269_Y[104]_new_inv_
.sym 116506 data[104]
.sym 116507 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[26]_new_inv_
.sym 116508 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[27]_new_inv_
.sym 116509 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[24]_new_inv_
.sym 116510 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[25]_new_inv_
.sym 116511 cores_1.fsm_data[111]
.sym 116512 cores_1.fsm_data[110]
.sym 116513 cores_1.fsm_data[109]
.sym 116514 cores_1.fsm_data[108]
.sym 116516 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 116517 $abc$16344$techmap\cores_1.$procmux$269_Y[115]_new_inv_
.sym 116518 data[115]
.sym 116519 cores_1.fsm_data[116]
.sym 116523 cores_1.fsm_data[105]
.sym 116528 cores_1.dataIncDec
.sym 116529 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[115]
.sym 116530 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[115]
.sym 116531 cores_1.fsm_data[123]
.sym 116535 cores_1.fsm_data[118]
.sym 116539 cores_1.fsm_data[114]
.sym 116543 cores_1.fsm_data[119]
.sym 116544 cores_1.fsm_data[118]
.sym 116545 cores_1.fsm_data[117]
.sym 116546 cores_1.fsm_data[116]
.sym 116547 cores_1.fsm_data[108]
.sym 116552 cores_0_io_dataAddrValid
.sym 116553 cores_0_io_dataOut[89]
.sym 116554 cores_1_io_dataOut[89]
.sym 116556 cores_0_io_dataAddrValid
.sym 116557 cores_0_io_dataOut[97]
.sym 116558 cores_1_io_dataOut[97]
.sym 116560 cores_0_io_dataAddrValid
.sym 116561 cores_0_io_dataOut[114]
.sym 116562 cores_1_io_dataOut[114]
.sym 116564 cores_0_io_dataAddrValid
.sym 116565 cores_0_io_dataOut[118]
.sym 116566 cores_1_io_dataOut[118]
.sym 116568 cores_0_io_dataAddrValid
.sym 116569 cores_0_io_dataOut[123]
.sym 116570 cores_1_io_dataOut[123]
.sym 116572 cores_0_io_dataAddrValid
.sym 116573 cores_0_io_dataOut[108]
.sym 116574 cores_1_io_dataOut[108]
.sym 116576 cores_0_io_dataAddrValid
.sym 116577 cores_0_io_dataOut[116]
.sym 116578 cores_1_io_dataOut[116]
.sym 116580 cores_0_io_dataAddrValid
.sym 116581 cores_0_io_dataOut[105]
.sym 116582 cores_1_io_dataOut[105]
.sym 116583 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[30]_new_inv_
.sym 116584 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[31]_new_inv_
.sym 116585 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[28]_new_inv_
.sym 116586 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[29]_new_inv_
.sym 116589 cores_1.fsm_stateReg[2]
.sym 116590 cores_1.fsm_stateReg[3]
.sym 116595 cores_1.fsm_stateReg[3]
.sym 116596 cores_1.fsm_stateReg[0]
.sym 116597 cores_1.fsm_stateReg[1]
.sym 116598 cores_1.fsm_stateReg[2]
.sym 116600 $abc$16344$new_n2183_
.sym 116601 cores_1.fsm_stateReg[0]
.sym 116602 cores_1.fsm_stateReg[1]
.sym 116604 dataAddr
.sym 116605 dataMem[1][120]
.sym 116606 dataMem[0][120]
.sym 116608 dataAddr
.sym 116609 dataMem[1][118]
.sym 116610 dataMem[0][118]
.sym 116612 dataAddr
.sym 116613 dataMem[1][108]
.sym 116614 dataMem[0][108]
.sym 116615 dataOut[108]
.sym 116619 dataOut[89]
.sym 116623 cores_1.fsm_stateReg[1]
.sym 116624 cores_1.fsm_stateReg[3]
.sym 116625 cores_1.fsm_stateReg[0]
.sym 116626 cores_1.fsm_stateReg[2]
.sym 116627 dataOut[120]
.sym 116631 dataOut[118]
.sym 116636 cores_1.fsm_stateReg[0]
.sym 116637 $abc$16344$new_n2183_
.sym 116638 cores_1.fsm_stateReg[1]
.sym 116640 $abc$16344$new_n2191_
.sym 116641 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 116642 dataWriteAck
.sym 116643 dataOut[68]
.sym 116659 dataOut[2]
.sym 116679 dataOut[2]
.sym 116683 dataOut[63]
.sym 116695 dataOut[70]
.sym 116703 dataOut[115]
.sym 116883 dataWriteEnable
.sym 116909 fsm_stateReg
.sym 116910 _zz_3_
.sym 116919 dataOut[98]
.sym 116935 dataOut[7]
.sym 116951 dataOut[98]
.sym 116967 cores_0.fsm_data[0]
.sym 116971 cores_0.fsm_data[5]
.sym 116975 cores_0.fsm_data[3]
.sym 117020 cores_0_io_dataAddrValid
.sym 117021 cores_0_io_dataOut[3]
.sym 117022 cores_1_io_dataOut[3]
.sym 117024 cores_0_io_dataAddrValid
.sym 117025 cores_1_io_dataOut[0]
.sym 117026 cores_0_io_dataOut[0]
.sym 117031 cores_1.fsm_data[3]
.sym 117043 cores_1.fsm_data[2]
.sym 117063 dataOut[3]
.sym 117071 dataOut[31]
.sym 117075 dataOut[21]
.sym 117079 dataOut[36]
.sym 117099 $abc$16344$new_n2111_
.sym 117100 $abc$16344$new_n2066_
.sym 117101 data[37]
.sym 117102 $abc$16344$techmap\cores_0.$procmux$515_Y[37]_new_inv_
.sym 117119 $abc$16344$new_n2111_
.sym 117120 $abc$16344$new_n2066_
.sym 117121 data[39]
.sym 117122 $abc$16344$techmap\cores_0.$procmux$515_Y[39]_new_inv_
.sym 117127 dataOut[75]
.sym 117135 dataOut[52]
.sym 117151 dataOut[37]
.sym 117155 dataOut[28]
.sym 117160 cores_0_io_dataAddrValid
.sym 117161 cores_0_io_dataOut[47]
.sym 117162 cores_1_io_dataOut[47]
.sym 117164 cores_0_io_dataAddrValid
.sym 117165 cores_0_io_dataOut[28]
.sym 117166 cores_1_io_dataOut[28]
.sym 117180 cores_0_io_dataAddrValid
.sym 117181 cores_0_io_dataOut[52]
.sym 117182 cores_1_io_dataOut[52]
.sym 117183 cores_1.fsm_data[39]
.sym 117184 cores_1.fsm_data[38]
.sym 117185 cores_1.fsm_data[37]
.sym 117186 cores_1.fsm_data[36]
.sym 117188 cores_0_io_dataAddrValid
.sym 117189 cores_0_io_dataOut[75]
.sym 117190 cores_1_io_dataOut[75]
.sym 117195 cores_1.fsm_data[43]
.sym 117196 cores_1.fsm_data[42]
.sym 117197 cores_1.fsm_data[41]
.sym 117198 cores_1.fsm_data[40]
.sym 117199 cores_1.fsm_data[41]
.sym 117203 cores_1.fsm_data[47]
.sym 117208 cores_1.dataIncDec
.sym 117209 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[42]
.sym 117210 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[42]
.sym 117211 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[10]_new_inv_
.sym 117212 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[11]_new_inv_
.sym 117213 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[8]_new_inv_
.sym 117214 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[9]_new_inv_
.sym 117219 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[2]_new_inv_
.sym 117220 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[3]_new_inv_
.sym 117221 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[0]_new_inv_
.sym 117222 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[1]_new_inv_
.sym 117224 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117225 $abc$16344$techmap\cores_1.$procmux$269_Y[67]_new_inv_
.sym 117226 data[67]
.sym 117228 cores_1.dataIncDec
.sym 117229 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[53]
.sym 117230 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[53]
.sym 117236 cores_1.dataIncDec
.sym 117237 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[49]
.sym 117238 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[49]
.sym 117240 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117241 $abc$16344$techmap\cores_1.$procmux$269_Y[62]_new_inv_
.sym 117242 data[62]
.sym 117244 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117245 $abc$16344$techmap\cores_1.$procmux$269_Y[60]_new_inv_
.sym 117246 data[60]
.sym 117248 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117249 $abc$16344$techmap\cores_1.$procmux$269_Y[49]_new_inv_
.sym 117250 data[49]
.sym 117252 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117253 $abc$16344$techmap\cores_1.$procmux$269_Y[53]_new_inv_
.sym 117254 data[53]
.sym 117259 cores_1.fsm_data[60]
.sym 117263 cores_1.fsm_data[42]
.sym 117287 cores_1.fsm_data[75]
.sym 117291 cores_1.fsm_data[98]
.sym 117295 cores_1.fsm_data[65]
.sym 117299 cores_1.fsm_data[61]
.sym 117303 cores_1.fsm_data[66]
.sym 117307 cores_1.fsm_data[87]
.sym 117311 cores_1.fsm_data[72]
.sym 117315 cores_1.fsm_data[83]
.sym 117320 cores_1.dataIncDec
.sym 117321 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[76]
.sym 117322 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[76]
.sym 117324 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117325 $abc$16344$techmap\cores_1.$procmux$269_Y[77]_new_inv_
.sym 117326 data[77]
.sym 117328 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117329 $abc$16344$techmap\cores_1.$procmux$269_Y[76]_new_inv_
.sym 117330 data[76]
.sym 117332 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117333 $abc$16344$techmap\cores_1.$procmux$269_Y[75]_new_inv_
.sym 117334 data[75]
.sym 117340 cores_1.dataIncDec
.sym 117341 $abc$16344$techmap\cores_1.$add$BrainStem.v:663$139_Y[73]
.sym 117342 $abc$16344$techmap\cores_1.$sub$BrainStem.v:665$140_Y[73]
.sym 117344 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117345 $abc$16344$techmap\cores_1.$procmux$269_Y[72]_new_inv_
.sym 117346 data[72]
.sym 117348 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117349 $abc$16344$techmap\cores_1.$procmux$269_Y[73]_new_inv_
.sym 117350 data[73]
.sym 117352 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117353 $abc$16344$techmap\cores_1.$procmux$269_Y[94]_new_inv_
.sym 117354 data[94]
.sym 117355 cores_1.fsm_data[83]
.sym 117356 cores_1.fsm_data[82]
.sym 117357 cores_1.fsm_data[81]
.sym 117358 cores_1.fsm_data[80]
.sym 117364 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117365 $abc$16344$techmap\cores_1.$procmux$269_Y[81]_new_inv_
.sym 117366 data[81]
.sym 117372 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117373 $abc$16344$techmap\cores_1.$procmux$269_Y[82]_new_inv_
.sym 117374 data[82]
.sym 117376 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117377 $abc$16344$techmap\cores_1.$procmux$269_Y[86]_new_inv_
.sym 117378 data[86]
.sym 117395 cores_1.fsm_data[91]
.sym 117396 cores_1.fsm_data[90]
.sym 117397 cores_1.fsm_data[89]
.sym 117398 cores_1.fsm_data[88]
.sym 117399 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[22]_new_inv_
.sym 117400 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[23]_new_inv_
.sym 117401 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[20]_new_inv_
.sym 117402 $abc$16344$auto$simplemap.cc:168:logic_reduce$5350[21]_new_inv_
.sym 117403 $abc$16344$new_n2111_
.sym 117404 $abc$16344$new_n2066_
.sym 117405 data[109]
.sym 117406 $abc$16344$techmap\cores_0.$procmux$515_Y[109]_new_inv_
.sym 117411 cores_1.fsm_data[95]
.sym 117412 cores_1.fsm_data[94]
.sym 117413 cores_1.fsm_data[93]
.sym 117414 cores_1.fsm_data[92]
.sym 117415 cores_1.fsm_data[111]
.sym 117419 cores_1.fsm_data[106]
.sym 117423 cores_1.fsm_data[79]
.sym 117427 cores_1.fsm_data[89]
.sym 117431 cores_1.fsm_data[77]
.sym 117435 cores_1.fsm_data[100]
.sym 117439 cores_1.fsm_data[73]
.sym 117443 cores_1.fsm_data[95]
.sym 117448 cores_0_io_dataAddrValid
.sym 117449 cores_0_io_dataOut[2]
.sym 117450 cores_1_io_dataOut[2]
.sym 117452 cores_0_io_dataAddrValid
.sym 117453 cores_0_io_dataOut[73]
.sym 117454 cores_1_io_dataOut[73]
.sym 117456 cores_0_io_dataAddrValid
.sym 117457 cores_0_io_dataOut[69]
.sym 117458 cores_1_io_dataOut[69]
.sym 117460 cores_0_io_dataAddrValid
.sym 117461 cores_0_io_dataOut[95]
.sym 117462 cores_1_io_dataOut[95]
.sym 117464 cores_0_io_dataAddrValid
.sym 117465 cores_0_io_dataOut[106]
.sym 117466 cores_1_io_dataOut[106]
.sym 117468 cores_0_io_dataAddrValid
.sym 117469 cores_0_io_dataOut[79]
.sym 117470 cores_1_io_dataOut[79]
.sym 117472 cores_0_io_dataAddrValid
.sym 117473 cores_0_io_dataOut[42]
.sym 117474 cores_1_io_dataOut[42]
.sym 117476 cores_0_io_dataAddrValid
.sym 117477 cores_0_io_dataOut[111]
.sym 117478 cores_1_io_dataOut[111]
.sym 117479 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[6]_new_inv_
.sym 117480 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[7]_new_inv_
.sym 117481 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[4]_new_inv_
.sym 117482 $abc$16344$auto$simplemap.cc:168:logic_reduce$5400[5]_new_inv_
.sym 117483 cores_1.fsm_data[81]
.sym 117493 $abc$16344$new_n2181_
.sym 117494 $abc$16344$new_n2137_
.sym 117495 cores_1.fsm_data[69]
.sym 117499 cores_1.fsm_data[117]
.sym 117507 cores_1.fsm_data[107]
.sym 117512 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 117513 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 117514 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 117515 dataOut[118]
.sym 117519 dataOut[108]
.sym 117523 cores_1.dataIncEnable
.sym 117524 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 117525 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 117526 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 117527 dataOut[123]
.sym 117531 dataOut[114]
.sym 117535 $abc$16344$techmap\cores_1.$logic_not$BrainStem.v:649$124_Y_new_inv_
.sym 117536 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 117537 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[1]_new_inv_
.sym 117538 $abc$16344$auto$simplemap.cc:168:logic_reduce$5414[0]_new_inv_
.sym 117539 $abc$16344$new_n2195_
.sym 117540 $abc$16344$new_n2181_
.sym 117541 cores_1.dataIncEnable
.sym 117542 $abc$16344$new_n2194_
.sym 117544 dataAddr
.sym 117545 dataMem[1][73]
.sym 117546 dataMem[0][73]
.sym 117551 cores_1.fsm_stateReg[0]
.sym 117552 cores_1.fsm_stateReg[1]
.sym 117553 cores_1.fsm_stateReg[3]
.sym 117554 cores_1.fsm_stateReg[2]
.sym 117556 $abc$16344$new_n2198_
.sym 117557 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 117558 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 117560 dataAddr
.sym 117561 dataMem[1][123]
.sym 117562 dataMem[0][123]
.sym 117564 dataAddr
.sym 117565 dataMem[1][107]
.sym 117566 dataMem[0][107]
.sym 117567 $abc$16344$new_n2183_
.sym 117568 cores_1.fsm_stateReg[0]
.sym 117569 cores_1.fsm_stateReg[1]
.sym 117570 dataWriteAck
.sym 117572 $abc$16344$new_n2189_
.sym 117573 $abc$16344$new_n2181_
.sym 117574 $abc$16344$new_n2137_
.sym 117575 cores_1.fsm_stateReg[0]
.sym 117576 cores_1.fsm_stateReg[3]
.sym 117577 cores_1.fsm_stateReg[1]
.sym 117578 cores_1.fsm_stateReg[2]
.sym 117580 $abc$16344$new_n2190_
.sym 117581 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 117582 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 117583 cores_1.fsm_stateReg[3]
.sym 117584 cores_1.fsm_stateReg[1]
.sym 117585 cores_1.fsm_stateReg[0]
.sym 117586 cores_1.fsm_stateReg[2]
.sym 117587 cores_1.fsm_stateNext[1]
.sym 117591 cores_1.fsm_stateReg[3]
.sym 117592 cores_1.fsm_stateReg[1]
.sym 117593 cores_1.fsm_stateReg[2]
.sym 117594 cores_1.fsm_stateReg[0]
.sym 117596 cores_1.fsm_stateReg[0]
.sym 117597 cores_1.fsm_stateReg[1]
.sym 117598 $abc$16344$new_n2183_
.sym 117601 $abc$16344$new_n2199_
.sym 117602 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 117604 $abc$16344$new_n2199_
.sym 117605 cores_1.fsm_stateNext[1]
.sym 117606 cores_1.fsm_stateNext[2]
.sym 117615 dataWriteEnable
.sym 117635 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$9297
.sym 117636 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 117637 $abc$16344$auto$dff2dffe.cc:158:make_patterns_logic$14022
.sym 117638 dataWriteAck
.sym 117661 state[2]
.sym 117662 data[2]
.sym 117679 state[2]
.sym 117699 dataWriteAck
.sym 117855 state[4]
.sym 117893 state[4]
.sym 117894 data[4]
.sym 117896 $abc$16344$add$BrainStem.v:861$158_Y[7]
.sym 117897 _zz_3_
.sym 117898 $abc$16344$new_n2337_
.sym 117900 $abc$16344$add$BrainStem.v:861$158_Y[5]
.sym 117901 _zz_3_
.sym 117902 $abc$16344$new_n2337_
.sym 117903 _zz_7_[10]
.sym 117904 _zz_7_[7]
.sym 117905 _zz_7_[6]
.sym 117906 _zz_7_[4]
.sym 117912 $abc$16344$auto$simplemap.cc:127:simplemap_reduce$1261[0]_new_inv_
.sym 117913 $abc$16344$new_n2340_
.sym 117914 $abc$16344$new_n2339_
.sym 117916 $abc$16344$add$BrainStem.v:861$158_Y[4]
.sym 117917 _zz_3_
.sym 117918 $abc$16344$new_n2337_
.sym 117920 $abc$16344$add$BrainStem.v:861$158_Y[6]
.sym 117921 _zz_3_
.sym 117922 $abc$16344$new_n2337_
.sym 117923 $abc$16344$new_n2342_
.sym 117924 $abc$16344$new_n2338_
.sym 117925 _zz_7_[8]
.sym 117926 _zz_7_[5]
.sym 117928 $abc$16344$add$BrainStem.v:861$158_Y[9]
.sym 117929 _zz_3_
.sym 117930 $abc$16344$new_n2337_
.sym 117932 $abc$16344$add$BrainStem.v:861$158_Y[13]
.sym 117933 _zz_3_
.sym 117934 $abc$16344$new_n2337_
.sym 117936 $abc$16344$add$BrainStem.v:861$158_Y[14]
.sym 117937 _zz_3_
.sym 117938 $abc$16344$new_n2337_
.sym 117941 $abc$16344$new_n2337_
.sym 117942 _zz_3_
.sym 117943 _zz_7_[15]
.sym 117944 _zz_7_[14]
.sym 117945 _zz_7_[13]
.sym 117946 _zz_7_[9]
.sym 117948 $abc$16344$add$BrainStem.v:861$158_Y[15]
.sym 117949 _zz_3_
.sym 117950 $abc$16344$new_n2337_
.sym 117952 $abc$16344$add$BrainStem.v:861$158_Y[8]
.sym 117953 _zz_3_
.sym 117954 $abc$16344$new_n2337_
.sym 117956 $abc$16344$add$BrainStem.v:861$158_Y[10]
.sym 117957 _zz_3_
.sym 117958 $abc$16344$new_n2337_
.sym 117959 cores_0.fsm_data[20]
.sym 117991 dataOut[3]
.sym 118007 dataOut[31]
.sym 118015 dataOut[1]
.sym 118028 dataAddr
.sym 118029 dataMem[1][21]
.sym 118030 dataMem[0][21]
.sym 118032 dataAddr
.sym 118033 dataMem[1][31]
.sym 118034 dataMem[0][31]
.sym 118036 dataAddr
.sym 118037 dataMem[1][3]
.sym 118038 dataMem[0][3]
.sym 118048 dataAddr
.sym 118049 dataMem[1][1]
.sym 118050 dataMem[0][1]
.sym 118059 dataOut[37]
.sym 118079 dataOut[36]
.sym 118092 dataAddr
.sym 118093 dataMem[1][37]
.sym 118094 dataMem[0][37]
.sym 118096 dataAddr
.sym 118097 dataMem[1][75]
.sym 118098 dataMem[0][75]
.sym 118104 dataAddr
.sym 118105 dataMem[1][28]
.sym 118106 dataMem[0][28]
.sym 118108 dataAddr
.sym 118109 dataMem[1][36]
.sym 118110 dataMem[0][36]
.sym 118119 dataOut[28]
.sym 118123 dataOut[51]
.sym 118135 dataOut[52]
.sym 118139 dataOut[53]
.sym 118143 dataOut[75]
.sym 118151 cores_1.fsm_data[62]
.sym 118155 cores_1.fsm_data[51]
.sym 118171 cores_1.fsm_data[67]
.sym 118175 cores_1.fsm_data[49]
.sym 118179 cores_1.fsm_data[48]
.sym 118192 dataAddr
.sym 118193 dataMem[1][52]
.sym 118194 dataMem[0][52]
.sym 118200 dataAddr
.sym 118201 dataMem[1][53]
.sym 118202 dataMem[0][53]
.sym 118208 dataAddr
.sym 118209 dataMem[1][51]
.sym 118210 dataMem[0][51]
.sym 118215 cores_0.fsm_data[60]
.sym 118223 cores_0.fsm_data[72]
.sym 118231 cores_0.fsm_data[2]
.sym 118235 cores_0.fsm_data[66]
.sym 118239 cores_0.fsm_data[62]
.sym 118248 cores_0_io_dataAddrValid
.sym 118249 cores_0_io_dataOut[60]
.sym 118250 cores_1_io_dataOut[60]
.sym 118252 cores_0_io_dataAddrValid
.sym 118253 cores_0_io_dataOut[66]
.sym 118254 cores_1_io_dataOut[66]
.sym 118256 cores_0_io_dataAddrValid
.sym 118257 cores_0_io_dataOut[65]
.sym 118258 cores_1_io_dataOut[65]
.sym 118268 cores_0_io_dataAddrValid
.sym 118269 cores_0_io_dataOut[72]
.sym 118270 cores_1_io_dataOut[72]
.sym 118272 cores_0_io_dataAddrValid
.sym 118273 cores_0_io_dataOut[98]
.sym 118274 cores_1_io_dataOut[98]
.sym 118276 cores_0_io_dataAddrValid
.sym 118277 cores_0_io_dataOut[83]
.sym 118278 cores_1_io_dataOut[83]
.sym 118295 cores_1.fsm_data[76]
.sym 118307 cores_1.fsm_data[85]
.sym 118316 dataAddr
.sym 118317 dataMem[1][69]
.sym 118318 dataMem[0][69]
.sym 118320 dataAddr
.sym 118321 dataMem[1][102]
.sym 118322 dataMem[0][102]
.sym 118328 dataAddr
.sym 118329 dataMem[1][96]
.sym 118330 dataMem[0][96]
.sym 118343 cores_0.fsm_data[111]
.sym 118347 cores_0.fsm_data[109]
.sym 118359 cores_0.fsm_data[101]
.sym 118375 cores_1.fsm_data[93]
.sym 118383 cores_1.fsm_data[82]
.sym 118387 cores_1.fsm_data[109]
.sym 118399 cores_1.fsm_data[101]
.sym 118403 cores_1.fsm_data[91]
.sym 118407 dataOut[102]
.sym 118419 dataOut[42]
.sym 118427 dataOut[96]
.sym 118433 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 118434 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3283_Y[0]_new_
.sym 118435 dataOut[69]
.sym 118439 cores_0.fsm_data[117]
.sym 118480 cores_0_io_dataAddrValid
.sym 118481 cores_0_io_dataOut[107]
.sym 118482 cores_1_io_dataOut[107]
.sym 118484 $abc$16344$new_n2764_
.sym 118485 cores_1.dataIncEnable
.sym 118486 cores_1._zz_10_
.sym 118492 cores_0_io_dataAddrValid
.sym 118493 cores_0_io_dataOut[76]
.sym 118494 cores_1_io_dataOut[76]
.sym 118495 $abc$16344$new_n2764_
.sym 118496 cores_1.op[0]
.sym 118497 cores_1.dataIncDec
.sym 118498 cores_1._zz_10_
.sym 118503 dataOut[107]
.sym 118508 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4316[0]_new_
.sym 118509 cores_1.op[1]
.sym 118510 cores_1.op[2]
.sym 118511 dataOut[120]
.sym 118515 dataOut[76]
.sym 118519 dataOut[73]
.sym 118528 cores_1.op[2]
.sym 118529 cores_1.op[1]
.sym 118530 cores_1.op[0]
.sym 118532 cores_1.op[2]
.sym 118533 cores_1.op[0]
.sym 118534 cores_1.op[1]
.sym 118536 cores_1_io_codeAddr[0]
.sym 118541 cores_1_io_codeAddr[1]
.sym 118542 cores_1_io_codeAddr[0]
.sym 118545 cores_1_io_codeAddr[2]
.sym 118546 $auto$alumacc.cc:474:replace_alu$869.C[2]
.sym 118547 $abc$16344$auto$simplemap.cc:309:simplemap_lut$4251_new_
.sym 118548 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 118549 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 118550 cores_1._zz_10_
.sym 118554 cores_1_io_codeAddr[0]
.sym 118557 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2224_new_
.sym 118558 $abc$16344$techmap\cores_1.$11\fsm_stateNext[3:0][3]_new_inv_
.sym 118561 $abc$16344$auto$simplemap.cc:309:simplemap_lut$2246_new_
.sym 118562 $abc$16344$auto$wreduce.cc:454:run$799[2]_new_inv_
.sym 118565 cores_1_io_codeAddr[0]
.sym 118566 cores_1_io_codeAddr[1]
.sym 118568 cores_1_io_codeAddr[0]
.sym 118572 cores_1_io_codeAddr[1]
.sym 118573 $PACKER_VCC_NET
.sym 118576 cores_1_io_codeAddr[2]
.sym 118577 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 118578 $auto$alumacc.cc:474:replace_alu$875.C[2]
.sym 118579 $abc$16344$new_n2762_
.sym 118580 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[2]
.sym 118581 cores_1._zz_10_
.sym 118582 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 118583 $abc$16344$new_n2760_
.sym 118584 $abc$16344$techmap\cores_1.$add$BrainStem.v:621$114_Y[1]
.sym 118585 cores_1._zz_10_
.sym 118586 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 118587 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 118588 cores_1_io_codeAddr[1]
.sym 118589 $PACKER_VCC_NET
.sym 118590 cores_1_io_codeAddr[0]
.sym 118591 cores_1_io_codeAddr[0]
.sym 118592 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3278_Y[3]_new_
.sym 118593 $abc$16344$techmap$techmap\cores_1.$procmux$492.$and$/usr/local/bin/../share/yosys/techmap.v:434$3280_Y[2]_new_
.sym 118594 cores_1._zz_10_
.sym 118597 cores_1_io_codeAddr[1]
.sym 118598 cores_1_io_codeAddr[0]
.sym 118617 state[3]
.sym 118618 data[3]
.sym 118639 state[3]
.sym 118807 dataOut[4]
.sym 118824 $abc$16344$add$BrainStem.v:861$158_Y[3]
.sym 118825 _zz_3_
.sym 118826 $abc$16344$new_n2337_
.sym 118832 $abc$16344$add$BrainStem.v:861$158_Y[2]
.sym 118833 _zz_3_
.sym 118834 $abc$16344$new_n2337_
.sym 118837 _zz_7_[0]
.sym 118838 _zz_3_
.sym 118839 _zz_7_[3]
.sym 118840 _zz_7_[2]
.sym 118841 _zz_7_[1]
.sym 118842 _zz_7_[0]
.sym 118844 $abc$16344$add$BrainStem.v:861$158_Y[1]
.sym 118845 _zz_3_
.sym 118846 $abc$16344$new_n2337_
.sym 118853 _zz_7_[1]
.sym 118854 _zz_7_[0]
.sym 118856 _zz_7_[0]
.sym 118861 _zz_7_[1]
.sym 118865 _zz_7_[2]
.sym 118866 $auto$alumacc.cc:474:replace_alu$851.C[2]
.sym 118869 _zz_7_[3]
.sym 118870 $auto$alumacc.cc:474:replace_alu$851.C[3]
.sym 118873 _zz_7_[4]
.sym 118874 $auto$alumacc.cc:474:replace_alu$851.C[4]
.sym 118877 _zz_7_[5]
.sym 118878 $auto$alumacc.cc:474:replace_alu$851.C[5]
.sym 118881 _zz_7_[6]
.sym 118882 $auto$alumacc.cc:474:replace_alu$851.C[6]
.sym 118885 _zz_7_[7]
.sym 118886 $auto$alumacc.cc:474:replace_alu$851.C[7]
.sym 118889 _zz_7_[8]
.sym 118890 $auto$alumacc.cc:474:replace_alu$851.C[8]
.sym 118893 _zz_7_[9]
.sym 118894 $auto$alumacc.cc:474:replace_alu$851.C[9]
.sym 118897 _zz_7_[10]
.sym 118898 $auto$alumacc.cc:474:replace_alu$851.C[10]
.sym 118901 _zz_7_[11]
.sym 118902 $auto$alumacc.cc:474:replace_alu$851.C[11]
.sym 118905 _zz_7_[12]
.sym 118906 $auto$alumacc.cc:474:replace_alu$851.C[12]
.sym 118909 _zz_7_[13]
.sym 118910 $auto$alumacc.cc:474:replace_alu$851.C[13]
.sym 118913 _zz_7_[14]
.sym 118914 $auto$alumacc.cc:474:replace_alu$851.C[14]
.sym 118917 _zz_7_[15]
.sym 118918 $auto$alumacc.cc:474:replace_alu$851.C[15]
.sym 118921 _zz_7_[16]
.sym 118922 $auto$alumacc.cc:474:replace_alu$851.C[16]
.sym 118923 _zz_3_
.sym 118924 $abc$16344$new_n2337_
.sym 118925 _zz_7_[17]
.sym 118926 $auto$alumacc.cc:474:replace_alu$851.C[17]
.sym 118928 $abc$16344$add$BrainStem.v:861$158_Y[16]
.sym 118929 _zz_3_
.sym 118930 $abc$16344$new_n2337_
.sym 118936 $abc$16344$add$BrainStem.v:861$158_Y[12]
.sym 118937 _zz_3_
.sym 118938 $abc$16344$new_n2337_
.sym 118939 _zz_7_[17]
.sym 118940 _zz_7_[16]
.sym 118941 _zz_7_[12]
.sym 118942 _zz_7_[11]
.sym 118944 $abc$16344$add$BrainStem.v:861$158_Y[11]
.sym 118945 _zz_3_
.sym 118946 $abc$16344$new_n2337_
.sym 118951 dataOut[0]
.sym 118975 dataOut[1]
.sym 118989 state[1]
.sym 118990 data[1]
.sym 119028 cores_0_io_dataAddrValid
.sym 119029 cores_0_io_dataOut[34]
.sym 119030 cores_1_io_dataOut[34]
.sym 119036 cores_0_io_dataAddrValid
.sym 119037 cores_0_io_dataOut[32]
.sym 119038 cores_1_io_dataOut[32]
.sym 119040 cores_0_io_dataAddrValid
.sym 119041 cores_0_io_dataOut[38]
.sym 119042 cores_1_io_dataOut[38]
.sym 119044 cores_0_io_dataAddrValid
.sym 119045 cores_0_io_dataOut[20]
.sym 119046 cores_1_io_dataOut[20]
.sym 119051 cores_0.fsm_data[47]
.sym 119055 cores_0.fsm_data[43]
.sym 119059 cores_0.fsm_data[38]
.sym 119067 cores_0.fsm_data[51]
.sym 119071 cores_0.fsm_data[34]
.sym 119075 cores_0.fsm_data[41]
.sym 119079 cores_1.fsm_data[38]
.sym 119095 cores_1.fsm_data[26]
.sym 119099 cores_1.fsm_data[39]
.sym 119112 cores_0_io_dataAddrValid
.sym 119113 cores_0_io_dataOut[53]
.sym 119114 cores_1_io_dataOut[53]
.sym 119116 cores_0_io_dataAddrValid
.sym 119117 cores_0_io_dataOut[62]
.sym 119118 cores_1_io_dataOut[62]
.sym 119120 cores_0_io_dataAddrValid
.sym 119121 cores_0_io_dataOut[67]
.sym 119122 cores_1_io_dataOut[67]
.sym 119124 cores_0_io_dataAddrValid
.sym 119125 cores_0_io_dataOut[51]
.sym 119126 cores_1_io_dataOut[51]
.sym 119132 cores_0_io_dataAddrValid
.sym 119133 cores_0_io_dataOut[41]
.sym 119134 cores_1_io_dataOut[41]
.sym 119136 cores_0_io_dataAddrValid
.sym 119137 cores_0_io_dataOut[43]
.sym 119138 cores_1_io_dataOut[43]
.sym 119164 dataAddr
.sym 119165 dataMem[1][66]
.sym 119166 dataMem[0][66]
.sym 119172 dataAddr
.sym 119173 dataMem[1][43]
.sym 119174 dataMem[0][43]
.sym 119175 dataOut[53]
.sym 119179 dataOut[43]
.sym 119183 dataOut[51]
.sym 119195 dataOut[65]
.sym 119199 dataOut[66]
.sym 119224 cores_0_io_dataAddrValid
.sym 119225 cores_0_io_dataOut[85]
.sym 119226 cores_1_io_dataOut[85]
.sym 119232 cores_0_io_dataAddrValid
.sym 119233 cores_0_io_dataOut[94]
.sym 119234 cores_1_io_dataOut[94]
.sym 119239 cores_0.fsm_data[98]
.sym 119243 cores_0.fsm_data[77]
.sym 119251 cores_0.fsm_data[85]
.sym 119259 cores_0.fsm_data[94]
.sym 119263 cores_0.fsm_data[82]
.sym 119283 dataOut[82]
.sym 119303 dataOut[106]
.sym 119307 dataOut[102]
.sym 119311 dataOut[42]
.sym 119327 dataOut[69]
.sym 119331 dataOut[96]
.sym 119336 cores_0_io_dataAddrValid
.sym 119337 cores_0_io_dataOut[82]
.sym 119338 cores_1_io_dataOut[82]
.sym 119344 cores_0_io_dataAddrValid
.sym 119345 cores_0_io_dataOut[77]
.sym 119346 cores_1_io_dataOut[77]
.sym 119348 cores_0_io_dataAddrValid
.sym 119349 cores_0_io_dataOut[93]
.sym 119350 cores_1_io_dataOut[93]
.sym 119356 cores_0_io_dataAddrValid
.sym 119357 cores_0_io_dataOut[101]
.sym 119358 cores_1_io_dataOut[101]
.sym 119360 cores_0_io_dataAddrValid
.sym 119361 cores_0_io_dataOut[109]
.sym 119362 cores_1_io_dataOut[109]
.sym 119364 cores_0_io_dataAddrValid
.sym 119365 cores_0_io_dataOut[100]
.sym 119366 cores_1_io_dataOut[100]
.sym 119387 dataOut[101]
.sym 119400 cores_0_io_dataAddrValid
.sym 119401 cores_0_io_dataOut[117]
.sym 119402 cores_1_io_dataOut[117]
.sym 119440 dataAddr
.sym 119441 dataMem[1][76]
.sym 119442 dataMem[0][76]
.sym 119444 dataAddr
.sym 119445 dataMem[1][114]
.sym 119446 dataMem[0][114]
.sym 119463 dataOut[107]
.sym 119471 dataOut[123]
.sym 119475 dataOut[73]
.sym 119479 dataOut[76]
.sym 119499 state[1]
.sym 119537 state[0]
.sym 119538 data[0]
.sym 119571 state[0]
.sym 119767 dataOut[4]
.sym 119808 dataAddr
.sym 119809 dataMem[1][4]
.sym 119810 dataMem[0][4]
.sym 119843 dataOut[5]
.sym 119868 cores_0_io_dataAddrValid
.sym 119869 cores_0_io_dataOut[18]
.sym 119870 cores_1_io_dataOut[18]
.sym 119876 cores_0_io_dataAddrValid
.sym 119877 cores_0_io_dataOut[5]
.sym 119878 cores_1_io_dataOut[5]
.sym 119896 dataAddr
.sym 119897 dataMem[1][16]
.sym 119898 dataMem[0][16]
.sym 119900 dataAddr
.sym 119901 dataMem[1][18]
.sym 119902 dataMem[0][18]
.sym 119908 dataAddr
.sym 119909 dataMem[0][0]
.sym 119910 dataMem[1][0]
.sym 119911 cores_1.fsm_data[18]
.sym 119923 cores_1.fsm_data[5]
.sym 119931 cores_1.fsm_data[34]
.sym 119943 cores_0.fsm_data[26]
.sym 119983 cores_1.fsm_data[32]
.sym 120007 dataOut[39]
.sym 120019 dataOut[38]
.sym 120023 dataOut[32]
.sym 120027 dataOut[34]
.sym 120040 cores_0_io_dataAddrValid
.sym 120041 cores_0_io_dataOut[26]
.sym 120042 cores_1_io_dataOut[26]
.sym 120052 cores_0_io_dataAddrValid
.sym 120053 cores_0_io_dataOut[39]
.sym 120054 cores_1_io_dataOut[39]
.sym 120056 cores_0_io_dataAddrValid
.sym 120057 cores_0_io_dataOut[49]
.sym 120058 cores_1_io_dataOut[49]
.sym 120068 cores_0_io_dataAddrValid
.sym 120069 cores_0_io_dataOut[48]
.sym 120070 cores_1_io_dataOut[48]
.sym 120075 cores_0.fsm_data[48]
.sym 120079 cores_0.fsm_data[53]
.sym 120083 cores_0.fsm_data[39]
.sym 120099 cores_0.fsm_data[49]
.sym 120111 dataOut[43]
.sym 120115 dataOut[62]
.sym 120123 dataOut[41]
.sym 120127 dataOut[67]
.sym 120135 dataOut[66]
.sym 120139 dataOut[94]
.sym 120143 dataOut[85]
.sym 120147 dataOut[65]
.sym 120155 dataOut[60]
.sym 120159 dataOut[72]
.sym 120163 dataOut[83]
.sym 120168 dataAddr
.sym 120169 dataMem[1][65]
.sym 120170 dataMem[0][65]
.sym 120176 dataAddr
.sym 120177 dataMem[1][83]
.sym 120178 dataMem[0][83]
.sym 120184 dataAddr
.sym 120185 dataMem[1][85]
.sym 120186 dataMem[0][85]
.sym 120188 dataAddr
.sym 120189 dataMem[1][72]
.sym 120190 dataMem[0][72]
.sym 120192 dataAddr
.sym 120193 dataMem[1][94]
.sym 120194 dataMem[0][94]
.sym 120203 dataOut[100]
.sym 120207 dataOut[85]
.sym 120215 dataOut[72]
.sym 120219 dataOut[94]
.sym 120223 dataOut[82]
.sym 120227 dataOut[83]
.sym 120248 dataAddr
.sym 120249 dataMem[1][80]
.sym 120250 dataMem[0][80]
.sym 120252 dataAddr
.sym 120253 dataMem[1][82]
.sym 120254 dataMem[0][82]
.sym 120260 dataAddr
.sym 120261 dataMem[1][100]
.sym 120262 dataMem[0][100]
.sym 120263 dataOut[80]
.sym 120271 dataOut[93]
.sym 120275 dataOut[100]
.sym 120279 dataOut[109]
.sym 120296 dataAddr
.sym 120297 dataMem[1][77]
.sym 120298 dataMem[0][77]
.sym 120300 dataAddr
.sym 120301 dataMem[1][109]
.sym 120302 dataMem[0][109]
.sym 120308 dataAddr
.sym 120309 dataMem[1][79]
.sym 120310 dataMem[0][79]
.sym 120312 dataAddr
.sym 120313 dataMem[1][101]
.sym 120314 dataMem[0][101]
.sym 120320 dataAddr
.sym 120321 dataMem[1][93]
.sym 120322 dataMem[0][93]
.sym 120324 dataAddr
.sym 120325 dataMem[1][95]
.sym 120326 dataMem[0][95]
.sym 120327 dataOut[77]
.sym 120335 dataOut[95]
.sym 120339 dataOut[79]
.sym 120343 dataOut[101]
.sym 120351 dataOut[93]
.sym 120355 dataOut[109]
.sym 120367 dataOut[117]
.sym 120411 dataOut[114]
.sym 120430 dataAddr
.sym 120788 dataAddr
.sym 120789 dataMem[1][5]
.sym 120790 dataMem[0][5]
.sym 120819 dataOut[5]
.sym 120823 dataOut[18]
.sym 120843 dataOut[16]
.sym 120859 dataOut[18]
.sym 120887 dataOut[0]
.sym 120895 dataOut[16]
.sym 120928 dataAddr
.sym 120929 dataMem[1][20]
.sym 120930 dataMem[0][20]
.sym 120935 dataOut[38]
.sym 120951 dataOut[34]
.sym 120959 dataOut[32]
.sym 120963 dataOut[20]
.sym 120972 dataAddr
.sym 120973 dataMem[1][26]
.sym 120974 dataMem[0][26]
.sym 120976 dataAddr
.sym 120977 dataMem[1][38]
.sym 120978 dataMem[0][38]
.sym 120980 dataAddr
.sym 120981 dataMem[1][34]
.sym 120982 dataMem[0][34]
.sym 120992 dataAddr
.sym 120993 dataMem[1][39]
.sym 120994 dataMem[0][39]
.sym 120996 dataAddr
.sym 120997 dataMem[1][32]
.sym 120998 dataMem[0][32]
.sym 121015 dataOut[62]
.sym 121023 dataOut[26]
.sym 121027 dataOut[39]
.sym 121059 cores_1.fsm_data[43]
.sym 121080 dataAddr
.sym 121081 dataMem[1][67]
.sym 121082 dataMem[0][67]
.sym 121084 dataAddr
.sym 121085 dataMem[1][41]
.sym 121086 dataMem[0][41]
.sym 121088 dataAddr
.sym 121089 dataMem[1][60]
.sym 121090 dataMem[0][60]
.sym 121092 dataAddr
.sym 121093 dataMem[1][62]
.sym 121094 dataMem[0][62]
.sym 121095 dataOut[67]
.sym 121103 dataOut[60]
.sym 121107 dataOut[41]
.sym 121163 cores_0.fsm_data[91]
.sym 121175 cores_0.fsm_data[80]
.sym 121207 dataOut[80]
.sym 121223 dataOut[91]
.sym 121280 dataAddr
.sym 121281 dataMem[1][91]
.sym 121282 dataMem[0][91]
.sym 121299 dataOut[95]
.sym 121303 dataOut[79]
.sym 121311 dataOut[77]
.sym 121315 dataOut[117]
.sym 121320 dataAddr
.sym 121321 dataMem[1][117]
.sym 121322 dataMem[0][117]
.sym 121324 dataAddr
.sym 121325 dataMem[1][97]
.sym 121326 dataMem[0][97]
.sym 121332 dataAddr
.sym 121333 dataMem[1][116]
.sym 121334 dataMem[0][116]
.sym 121355 dataOut[116]
.sym 121371 dataOut[97]
.sym 121903 dataOut[20]
.sym 121935 dataOut[26]
.sym 121939 dataOut[49]
.sym 121955 dataOut[48]
.sym 121975 dataOut[48]
.sym 121983 dataOut[49]
.sym 122004 dataAddr
.sym 122005 dataMem[1][49]
.sym 122006 dataMem[0][49]
.sym 122012 dataAddr
.sym 122013 dataMem[1][48]
.sym 122014 dataMem[0][48]
.sym 122171 cores_1.fsm_data[80]
.sym 122196 cores_0_io_dataAddrValid
.sym 122197 cores_0_io_dataOut[91]
.sym 122198 cores_1_io_dataOut[91]
.sym 122204 cores_0_io_dataAddrValid
.sym 122205 cores_0_io_dataOut[80]
.sym 122206 cores_1_io_dataOut[80]
.sym 122239 dataOut[91]
.sym 122279 dataOut[116]
.sym 122287 dataOut[97]
