{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668347796626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668347796626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 13:56:36 2022 " "Processing started: Sun Nov 13 13:56:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668347796626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347796626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off serieEncoder -c serieEncoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347796626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668347797188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668347797188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 10 5 " "Found 10 design units, including 5 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopD-behavior " "Found design unit 1: flipFlopD-behavior" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ParReg_8bit-structure " "Found design unit 2: ParReg_8bit-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 count3b-structure " "Found design unit 3: count3b-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mem-behavior " "Found design unit 4: mem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 control-structure " "Found design unit 5: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "2 ParReg_8bit " "Found entity 2: ParReg_8bit" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "3 count3b " "Found entity 3: count3b" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem " "Found entity 4: mem" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347810421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 16 8 " "Found 16 design units, including 8 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateOr2-logicFunction " "Found design unit 5: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateAnd8-structure " "Found design unit 6: gateAnd8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 gateXor8-structure " "Found design unit 7: gateXor8-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 validOutput-structure " "Found design unit 8: validOutput-structure" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateOr2 " "Found entity 5: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateAnd8 " "Found entity 6: gateAnd8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "7 gateXor8 " "Found entity 7: gateXor8" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""} { "Info" "ISGN_ENTITY_NAME" "8 validOutput " "Found entity 8: validOutput" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347810421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_encoder-structure " "Found design unit 1: serial_encoder-structure" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810437 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_encoder " "Found entity 1: serial_encoder" {  } { { "serial_encoder.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668347810437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347810437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store.vhd 0 0 " "Found 0 design units, including 0 entities, in source file store.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347810437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "serial_encoder " "Elaborating entity \"serial_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668347810483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopD flipFlopD:ff " "Elaborating entity \"flipFlopD\" for hierarchy \"flipFlopD:ff\"" {  } { { "serial_encoder.vhd" "ff" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd8 gateAnd8:and8 " "Elaborating entity \"gateAnd8\" for hierarchy \"gateAnd8:and8\"" {  } { { "serial_encoder.vhd" "and8" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 gateAnd8:and8\|gateAnd2:bit7 " "Elaborating entity \"gateAnd2\" for hierarchy \"gateAnd8:and8\|gateAnd2:bit7\"" {  } { { "simpleLogic.vhd" "bit7" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor8 gateXor8:xor8 " "Elaborating entity \"gateXor8\" for hierarchy \"gateXor8:xor8\"" {  } { { "serial_encoder.vhd" "xor8" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 gateXor8:xor8\|gateXor2:bit7 " "Elaborating entity \"gateXor2\" for hierarchy \"gateXor8:xor8\|gateXor2:bit7\"" {  } { { "simpleLogic.vhd" "bit7" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ParReg_8bit ParReg_8bit:pr8 " "Elaborating entity \"ParReg_8bit\" for hierarchy \"ParReg_8bit:pr8\"" {  } { { "serial_encoder.vhd" "pr8" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count3b count3b:bc " "Elaborating entity \"count3b\" for hierarchy \"count3b:bc\"" {  } { { "serial_encoder.vhd" "bc" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "serial_encoder.vhd" "con" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem control:con\|mem:CountMem " "Elaborating entity \"mem\" for hierarchy \"control:con\|mem:CountMem\"" {  } { { "control.vhd" "CountMem" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validOutput validOutput:validOut " "Elaborating entity \"validOutput\" for hierarchy \"validOutput:validOut\"" {  } { { "serial_encoder.vhd" "validOut" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/serial_encoder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 validOutput:validOut\|gateOr2:or2 " "Elaborating entity \"gateOr2\" for hierarchy \"validOutput:validOut\|gateOr2:or2\"" {  } { { "simpleLogic.vhd" "or2" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/simpleLogic.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347810577 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "control:con\|mem:CountMem\|prog " "RAM logic \"control:con\|mem:CountMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "control.vhd" "prog" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668347810905 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668347810905 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control.vhd" "" { Text "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/serial/control.vhd" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1668347811155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1668347811155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668347811265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668347811765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668347811765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668347811858 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668347811858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668347811858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668347811858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668347811874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 13:56:51 2022 " "Processing ended: Sun Nov 13 13:56:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668347811874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668347811874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668347811874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668347811874 ""}
