[1] Gianni Antichi, Muhammad Shahbaz, Yilong Geng, Noa
Zilberman, Adam Covington, Marc Bruyere, Nick McKeown, Nick Feamster, Bob Felderman, Michaela Blott, Andrew W. Moore, and Philippe Owezarski. OSNT: Open
source network tester. IEEE Network, 28(5):6–12, 2014.
[2] Shadi Atalla, Andrea Bianco, Robert Birke, and Lucado
Giraudo. NetFPGA-based load balancer for a multi-stage
router architecture. In World Congress on Computer Applications and Information Systems, pages 1–6. IEEE, Jan
2014.
[3] Michael Attig and Gordon Brebner. 400 Gb/s Programmable Packet Parsing on a Single FPGA. In Symposium on Architectures for Networking and Communications Systems, pages 12–23. IEEE Computer Society,
2011.
[4] Joshua Auerbach, David F. Bacon, Perry Cheng, and Rodric Rabbah. Lime: A Java-compatible and Synthesizable Language for Heterogeneous Architectures. In Object Oriented Programming Systems Languages and Applications, pages 89–108. ACM, 2010.
[5] Pat Bosshart, Dan Daly, Glen Gibb, Martin Izzard, Nick
McKeown, Jennifer Rexford, Cole Schlesinger, Dan Talayco, Amin Vahdat, George Varghese, and David Walker.
P4: Programming protocol-independent packet processors. ACM SIGCOMM Computer Communication Review, 44(3):87–95, 2014.
[6] Gordon Brebner and Weirong Jiang. High-speed packet
processing using reconfigurable computing. IEEE Micro,
34(1):8–18, 2014.
[7] Kevin J Brown, Arvind K Sujeeth, HyoukJoong Lee,
Tiark Rompf, Hassan Chafi, Martin Odersky, and Kunle
Olukotun. A heterogeneous parallel framework for
domain-specific languages. In Parallel Architectures and
Compilation Techniques, pages 89–100. IEEE, Oct 2011.
[8] Adrian Caulfield, Eric Chung, Andrew Putnam, Hari
Angepat, Jeremy Fowers, Michael Haselman, Stephen
Heil, Matt Humphrey, Puneet Kaur, Joo-Young Kim,
Daniel Lo, Todd Massengill, Kalin Ovtcharov, Michael
Papamichael, Lisa Woods, Sitaram Lanka, Derek Chiou,
and Doug Burger. A Cloud-Scale Acceleration Architecture. In International Symposium on Microarchitecture.
IEEE, Oct 2016.
[9] Eric S. Chung, John D. Davis, and Jaewon Lee. Linqits: Big data on little clients. SIGARCH Comput. Archit.
News, 41(3):261–272, June 2013.
[10] Huynh Tu Dang, Pietro Bressana, Han Wang, Ki-Suh
Lee, Hakim Weatherspoon, Marco Canini, Fernando Pedone, and Robert Soulé. Network hardware-accelerated
consensus. CoRR, abs/1605.05619, 2016. URL: http:
//arxiv.org/abs/1605.05619.
[11] Jeffrey Dean and Luiz André Barroso. The tail at scale.
Commun. ACM, 56(2):74–80, February 2013.
[12] Vivado Hardware Debug. https://www.xilinx.com/
products/design-tools/vivado/debug.html.
[13] Ken Eguro. Automated Dynamic Reconfiguration for
High-Performance Regular Expression Searching. In International Conference on Field-Programmable Technology. IEEE, Dec 2009.
[14] Ken Eguro and Ramarathnam Venkatesan. FPGAs for
trusted cloud computing. In International Conference on
Field-Programmable Logic and Applications. IEEE, Aug
2012.
[15] Emu Project. http://www.cl.cam.ac.uk/research/
srg/netos/projects/emu/.
[16] Felix Engelmann, Thomas Lukaseder, Benjamin Erb,
Rens van der Heijden, and Frank Kargl. Dynamic packetfiltering in high-speed networks using NetFPGAs. In Int.
Conf. on Future Generation Communication Technologies, pages 55–59. IEEE, Aug 2014.
[17] Brad Fitzpatrick. Distributed caching with memcached.
Linux Journal, 2004(124), 2004.
[18] GDB
Remote
Serial
Protocol.
http:
//www.embecosm.com/appnotes/ean4/
embecosm-howto-rsp-server-ean4-issue-2.html.
[19] David Greaves and Satnam Singh. Distributing C# methods and threads over Ethernet-connected FPGAs using
Kiwi. In International Conference on Formal Methods
and Models for Codesign, pages 1–9. IEEE, July 2011.
[20] David J. Greaves and Satnam Singh. Designing application specific circuits with concurrent C# programs. In
Formal Methods and Models for Codesign, pages 21–30.
IEEE, July 2010.
[21] Matthew P Grosvenor, Malte Schwarzkopf, Ionel Gog,
Robert NM Watson, Andrew W Moore, Steven Hand,
and Jon Crowcroft. Queues don’t matter when you can
jump them! In Symposium on Networked Systems Design
and Implementation, pages 1–14. USENIX Association,
2015.
[22] Chuanxiong Guo, Lihua Yuan, Dong Xiang, Yingnong
Dang, Ray Huang, Dave Maltz, Zhaoyi Liu, Vin Wang,
Bin Pang, Hua Chen, Zhi-Wei Lin, and Varugis Kurien.
Pingmesh: A Large-Scale System for Data Center Network Latency Measurement and Analysis. SIGCOMM
Computer Communication Review, 45(4):139–152, August 2015.
[23] Jong Hun Han, Noa Zilberman, Bjoern A. Zeeb, Andreas Fiessler, and Andrew W. Moore. Prototyping RISC
based, reconfigurable networking applications in open
source. CoRR, abs/1612.05547, 2016. URL: http:
//arxiv.org/abs/1612.05547.
[24] Zsolt István, David Sidler, Gustavo Alonso, and Marko
Vukolic. Consensus in a Box: Inexpensive Coordination
in Hardware. In Symposium on Networked Systems Design and Implementation, pages 425–438. USENIX Association, 2016.
[25] Antoine Kaufmann, SImon Peter, Naveen Kr. Sharma,
Thomas Anderson, and Arvind Krishnamurthy. High Performance Packet Processing with FlexNIC. In Architectural Support for Programming Languages and Operating Systems, pages 67–81. ACM, 2016.
[26] Bojie Li, Kun Tan, Layong (Larry) Luo, Yanqing Peng,
Renqian Luo, Ningyi Xu, Yongqiang Xiong, Peng Cheng,
and Enhong Chen. ClickNP: Highly Flexible and High
Performance Network Processing with Reconfigurable
Hardware. In SIGCOMM, pages 1–14. ACM, 2016.
[27] Xiaozhou Li, Raghav Sethi, Michael Kaminsky, David G.
Andersen, and Michael J. Freedman. Be fast, cheap and in
control with switchkv. In Symposium on Networked Systems Design and Implementation, pages 31–44. USENIX
Association, March 2016.
[28] Grant Martin and Gary Smith. High-Level Synthesis:
Past, Present, and Future. IEEE Design Test of Computers, 26(4):18–25, July 2009.
[29] Maxeler MPC-N Series. https://www.maxeler.com/
products/mpc-nseries/.
[30] memaslap - Load testing and benchmarking a server.
http://docs.libmemcached.org/bin/memaslap.
html.
[31] Mininet. http://mininet.org/.
[32] ModelSim. https://www.mentor.com/products/fv/
modelsim/.
[33] Jad Naous, David Erickson, Adam Covington, Guido Appenzeller, and Nick McKeown. Implementing an OpenFlow switch on the NetFPGA platform. In Symposium on
Networked Systems Design and Implementation, pages 1–
9. ACM, 2008.
[34] Jian Ouyang, Shiding Lin, Wei Qi, Yong Wang, Bo Yu,
and Song Jiang. SDA: Software-defined accelerator for
large-scale DNN systems. In Hot Chips Symposium,
pages 1–23. IEEE, Aug 2014.
[35] Gregor N Purdy. Linux iptables Pocket Reference.
O’Reilly Media, 2004.
[36] Andrew Putnam, Adrian M Caulfield, Eric S Chung,
Derek Chiou, Kypros Constantinides, John Demme, Hadi
Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal,
Jan Gray, et al. A reconfigurable fabric for accelerating
large-scale datacenter services. In Int. Symp. on Computer Architecture, pages 13–24. IEEE, Jun 2014.
[37] Luigi Rizzo. Netmap: A Novel Framework for Fast
Packet I/O. In USENIX Annual Technical Conference.
USENIX Association, 2012.
[38] Christopher J. Rossbach, Yuan Yu, Jon Currey, JeanPhilippe Martin, and Dennis Fetterly. Dandelion: a Compiler and Runtime for Heterogeneous Systems. In Symposium on Operating Systems Principles. ACM, 2013.
[39] SDNet.
https://www.xilinx.com/products/
design-tools/software-zone/sdnet.html.
[40] Amazon Web Services. EC2 Instances (F1) with Programmable Hardware. https://goo.gl/fmEQPK.
[41] David Sidler, Gustavo Alonso, Michaela Blott, Kimon
Karras, Kees Vissers, and Raymond Carley. Scalable 10Gbps TCP/IP stack architecture for reconfigurable
hardware. In Annual International Symposium on FieldProgrammable Custom Computing Machines, pages 36–
43. IEEE, 2015.
[42] Vivado Simulator.
https://www.xilinx.com/
products/design-tools/vivado/simulator.html.
[43] Satnam Singh and David J. Greaves. Kiwi: Synthesis of FPGA Circuits from Parallel Programs. In FieldProgrammable Custom Computing Machines, pages 3–
12. IEEE, April 2008.
[44] Nik Sultana, Salvator Galea, David Greaves, Marcin Wójcik, Noa Zilberman, Richard Clegg, Luo Mai, Richard
Mortier, Peter Pietzuch, Jon Crowcroft, and Andrew W.
Moore. Extending programs with debug-related features, with application to hardware development. CoRR,
abs/1705.09902, 2017. URL: http://arxiv.org/abs/
1705.09902.
[45] NetFPGA SUME Reference Switch.
https:
//github.com/NetFPGA/NetFPGA-SUME-public/
wiki/NetFPGA-SUME-Reference-Learning-Switch.
[46] Yuta Tokusashi and Hiroki Matsutani. A Multilevel
NOSQL Cache Design Combining In-NIC and In-Kernel
Caches. In Symposium on High-Performance Interconnects, pages 60–67. IEEE, Aug 2016.
[47] Han Wang, Robert Soulé, Huynh Tu Dang, Ki Suh Lee,
Vishal Shrivastav, Nate Foster, and Hakim Weatherspoon.
P4FPGA : A Rapid Prototyping Framework for P4. In
Proceedings of the Symposium on SDN Research, pages
122–135. ACM, April 2017.
[48] Louis Woods, Jens Teubner, and Gustavo Alonso. Complex Event Detection at Wire Speed with FPGAs. VLDB
Endow., 3(1-2):660–669, September 2010.
[49] Noa Zilberman, Yury Audzevich, G. Adam Covington,
and Andrew W. Moore. NetFPGA SUME: Toward 100
Gbps as Research Commodity. IEEE Micro, 34(5):32–
41, Sept 2014.
[50] Noa Zilberman, Matthew P Grosvenor, Diana Popescu,
Neelakandan Manihatty-Bojan, Gianni Antichi, Marcin
Wójcik, and Andrew W Moore. Where has my time
gone? In Passive and Active Measurement, pages 201–
214. Springer, March 2017.
[51] Noa Zilberman, Philip M. Watts, Charalampos Rotsos,
and Andrew W. Moore. Reconfigurable Network Systems and Software-Defined Networking. Proceedings of
the IEEE, 103(7):1102–1124, July 2015.
[52] Data Plane Development Kit. http://dpdk.org/.
