Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 16 15:57:43 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} -master_clock {clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} [get_pins {u_pll_clk/u_pll_e3.CLKOUT1}] -add
create_generated_clock -name {clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} -master_clock {clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} [get_pins {u_pll_clk/u_pll_e3.CLKOUT0}] -add


Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_10                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_49                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N142                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N145_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N234_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[1]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_1      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_7      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME      | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk       | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n     | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+----------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst                | Clk_Inst_Name     | Net_Name        | Fanout     
+----------------------------------------------------------------------------------------------------------+
| CLKOUT1             | u_pll_clk/u_pll_e3             | clkbufg_3         | ntclkbufg_0     | 425        
| CLKOUT0             | u_pll_clk/u_pll_e3             | clkbufg_4         | ntclkbufg_1     | 411        
| TCK_USER            | u_CORES/u_GTP_SCANCHAIN_PG     | clkbufg_5         | ntclkbufg_2     | 286        
+----------------------------------------------------------------------------------------------------------+


Reset Signal:
+-----------------------------------------------------------------------------------------------------------------+
| Net_Name                                        | Rst_Source_Inst                                 | Fanout     
+-----------------------------------------------------------------------------------------------------------------+
| N5                                              | N5                                              | 108        
| N1                                              | N1                                              | 1          
| u_CORES/u_debug_core_0/N1                       | u_CORES/u_debug_core_0/N1                       | 345        
| u_CORES/u_debug_core_1/N1                       | u_CORES/u_debug_core_1/N1                       | 390        
| u_CORES/u_jtag_hub/N3                           | u_CORES/u_jtag_hub/N3                           | 1          
| _$$_GND_$$_                                     | _$$_GND_$$_                                     | 12         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0     | u_CORES/u_debug_core_0/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | u_CORES/u_debug_core_0/u_rd_addr_gen/N52        | 2          
| u_CORES/u_debug_core_1/u_hub_data_decode/N0     | u_CORES/u_debug_core_1/u_hub_data_decode/N0     | 66         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N52        | u_CORES/u_debug_core_1/u_rd_addr_gen/N52        | 2          
+-----------------------------------------------------------------------------------------------------------------+


CE Signal:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                           | CE_Source_Inst                                                         | Fanout     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_fifo_rd/N19                                                      | u_fifo_rd/N19                                                          | 1          
| u_fifo_wr/N23                                                      | u_fifo_wr/N23                                                          | 1          
| u_CORES/update_wire                                                | u_CORES/u_GTP_SCANCHAIN_PG                                             | 1          
| u_CORES/u_jtag_hub/N178                                            | u_CORES/u_jtag_hub/N178_0                                              | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N913                           | u_CORES/u_debug_core_0/u0_trig_unit/N913                               | 45         
| _$$_VCC_$$_                                                        | _$$_VCC_$$_                                                            | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                    | u_CORES/u_debug_core_0/u_Storage_Condition/N444                        | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                    | u_CORES/u_debug_core_0/u_Storage_Condition/N448                        | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                    | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                      | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                    | u_CORES/u_debug_core_0/u_Storage_Condition/N452                        | 11         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                      | u_CORES/u_debug_core_0/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [0]                                               | u_CORES/u_jtag_hub/cs.conf_sel[0]                                      | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                            | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                              | 12         
| u_CORES/u_debug_core_1/u0_trig_unit/N1580                          | u_CORES/u_debug_core_1/u0_trig_unit/N1580                              | 67         
| u_CORES/u_debug_core_1/u_Storage_Condition/N444                    | u_CORES/u_debug_core_1/u_Storage_Condition/N444                        | 12         
| u_CORES/u_debug_core_1/u_Storage_Condition/N448                    | u_CORES/u_debug_core_1/u_Storage_Condition/N448                        | 16         
| u_CORES/u_debug_core_1/u_Storage_Condition/N460                    | u_CORES/u_debug_core_1/u_Storage_Condition/N460_3                      | 12         
| u_CORES/u_debug_core_1/u_Storage_Condition/N452                    | u_CORES/u_debug_core_1/u_Storage_Condition/N452                        | 11         
| u_CORES/u_debug_core_1/u_Trigger_Condition/N147                    | u_CORES/u_debug_core_1/u_Trigger_Condition/N147                        | 3          
| u_CORES/u_debug_core_1/u_hub_data_decode/N368                      | u_CORES/u_debug_core_1/u_hub_data_decode/N368                          | 5          
| u_CORES/conf_sel [1]                                               | u_CORES/u_jtag_hub/cs.conf_sel[1]                                      | 5          
| u_CORES/u_debug_core_1/u_rd_addr_gen/N490                          | u_CORES/u_debug_core_1/u_rd_addr_gen/N490_3                            | 11         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N498                          | u_CORES/u_debug_core_1/u_rd_addr_gen/N498                              | 12         
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N67_1         | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N67_1             | 9          
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1          | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1              | 9          
| nt_fifo_rd_en                                                      | u_fifo_rd/fifo_rd_en                                                   | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv            | 6          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N273_inv     | 4          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/N510            | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/N510_inv            | 7          
| u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/N273     | u_CORES/u_debug_core_1/u_Storage_Condition/u_cfg_reg_file/N273_inv     | 4          
| u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/N182     | u_CORES/u_debug_core_1/u_Trigger_Condition/u_cfg_reg_file/N182_inv     | 2          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                  | Driver                                                                         | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                               | clkbufg_3                                                                      | 425        
| ntclkbufg_1                                                               | clkbufg_4                                                                      | 411        
| u_CORES/u_debug_core_1/N1                                                 | u_CORES/u_debug_core_1/N1                                                      | 390        
| u_CORES/u_debug_core_0/N1                                                 | u_CORES/u_debug_core_0/N1                                                      | 345        
| ntclkbufg_2                                                               | clkbufg_5                                                                      | 286        
| u_CORES/u_debug_core_0/data_start_d1                                      | u_CORES/u_debug_core_0/data_start_d1                                           | 110        
| u_CORES/u_debug_core_1/data_start_d1                                      | u_CORES/u_debug_core_1/data_start_d1                                           | 110        
| N5                                                                        | N5                                                                             | 108        
| u_CORES/u_debug_core_1/conf_rst                                           | u_CORES/u_debug_core_1/u_hub_data_decode/newrst.conf_rst                       | 97         
| u_CORES/u_debug_core_0/conf_rst                                           | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                       | 75         
| u_CORES/u_debug_core_1/u0_trig_unit/N1580                                 | u_CORES/u_debug_core_1/u0_trig_unit/N1580                                      | 67         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                               | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                    | 66         
| u_CORES/u_debug_core_1/u_hub_data_decode/N0                               | u_CORES/u_debug_core_1/u_hub_data_decode/N0                                    | 66         
| u_CORES/u_debug_core_0/u0_trig_unit/N913                                  | u_CORES/u_debug_core_0/u0_trig_unit/N913                                       | 45         
| u_CORES/u_debug_core_0/rst_trig [1]                                       | u_CORES/u_debug_core_0/rst_trig[1]                                             | 42         
| u_CORES/u_debug_core_1/rst_trig [1]                                       | u_CORES/u_debug_core_1/rst_trig[1]                                             | 42         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[15]                        | 39         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[14]                        | 39         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                        | 39         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                        | 39         
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[0]                    | 33         
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[1]                    | 30         
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[2]                    | 30         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                    | 28         
| nt_fifo_full                                                              | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 26         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                    | 26         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                    | 26         
| nt_fifo_empty                                                             | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 24         
| u_CORES/capt_o                                                            | u_CORES/u_GTP_SCANCHAIN_PG                                                     | 22         
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                  | 21         
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]            | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                  | 20         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                  | 17         
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [8]           | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[8]                 | 17         
| u_CORES/u_debug_core_0/conf_sel_o                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini               | 16         
| u_CORES/u_debug_core_1/u_Storage_Condition/N448                           | u_CORES/u_debug_core_1/u_Storage_Condition/N448                                | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/N448                           | u_CORES/u_debug_core_0/u_Storage_Condition/N448                                | 16         
| u_CORES/u_debug_core_1/conf_sel_o                                         | u_CORES/u_debug_core_1/u_hub_data_decode/newconfini.conf_sel_ini               | 15         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                  | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                        | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N501                                      | 14         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [13]                  | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[13]                        | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]                        | 13         
| u_CORES/u_debug_core_1/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_1/u_rd_addr_gen/rst_conf_d2                               | 13         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [12]                  | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[12]                        | 13         
| u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_1/u_Storage_Condition/conf_reg[11]                        | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                          | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                               | 13         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N501                                 | u_CORES/u_debug_core_1/u_rd_addr_gen/N501                                      | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11]                  | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]                        | 13         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_1/u_rd_addr_gen/N498                                      | 12         
| u_CORES/u_debug_core_1/u_Storage_Condition/N460                           | u_CORES/u_debug_core_1/u_Storage_Condition/N460_3                              | 12         
| u_CORES/u_debug_core_1/u_Storage_Condition/N444                           | u_CORES/u_debug_core_1/u_Storage_Condition/N444                                | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N444                           | u_CORES/u_debug_core_0/u_Storage_Condition/N444                                | 12         
| u_CORES/u_debug_core_0/u_Storage_Condition/N460                           | u_CORES/u_debug_core_0/u_Storage_Condition/N460_3                              | 12         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N498                                      | 12         
| u_CORES/u_debug_core_1/u_Storage_Condition/_N924                          | u_CORES/u_debug_core_1/u_Storage_Condition/N461_13                             | 11         
| u_CORES/u_debug_core_1/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_1/u_rd_addr_gen/N490_3                                    | 11         
| u_CORES/u_debug_core_1/u_Storage_Condition/N452                           | u_CORES/u_debug_core_1/u_Storage_Condition/N452                                | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N3470                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1                                    | 11         
| u_CORES/u_debug_core_1/u_rd_addr_gen/_N3510                               | u_CORES/u_debug_core_1/u_rd_addr_gen/N65_97                                    | 11         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N490                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5                                    | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N351                          | u_CORES/u_debug_core_0/u_Storage_Condition/N461_13                             | 11         
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [8]            | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N70[8]                    | 11         
| u_CORES/u_debug_core_1/u_rd_addr_gen/_N3498                               | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same_ram.ram_radr[10:0]_1          | 11         
| u_CORES/u_debug_core_0/u_Storage_Condition/N452                           | u_CORES/u_debug_core_0/u_Storage_Condition/N452                                | 11         
| u_CORES/shift_wire                                                        | u_CORES/u_GTP_SCANCHAIN_PG                                                     | 11         
| u_CORES/u_debug_core_1/conf_id_o [1]                                      | u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[1]                  | 10         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N3503                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N69_80                                    | 10         
| u_CORES/shift_d                                                           | u_CORES/u_jtag_hub/shift_dr_d                                                  | 10         
| u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt [4]            | u_CORES/u_debug_core_1/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]                  | 10         
| u_CORES/u_debug_core_0/conf_id_o [1]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]                  | 10         
| u_CORES/u_jtag_hub/data_ctrl                                              | u_CORES/u_jtag_hub/d_ctrl.data_ctrl                                            | 10         
| u_CORES/u_debug_core_0/conf_id_o [0]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]                  | 9          
| u_CORES/u_debug_core_0/conf_id_o [2]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]                  | 9          
| u_CORES/u_debug_core_0/conf_id_o [3]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]                  | 9          
| u_CORES/u_debug_core_0/conf_id_o [4]                                      | u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]                  | 9          
| u_CORES/u_debug_core_1/u_rd_addr_gen/_N3509                               | u_CORES/u_debug_core_1/u_rd_addr_gen/N65_96                                    | 9          
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr[5]_cpy         | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N91_9_cpy                 | 9          
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1                 | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N0_1                      | 9          
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N67_1                | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N67_1                     | 9          
| u_CORES/u_jtag_hub/N178                                                   | u_CORES/u_jtag_hub/N178_0                                                      | 9          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N3502                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N69_79                                    | 9          
| u_CORES/u_debug_core_0/_N3506                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N1207_1                               | 8          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]            | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                  | 8          
| nt_fifo_wr_en                                                             | u_fifo_wr/fifo_wr_en                                                           | 8          
| u_CORES/u_debug_core_1/conf_id_o [0]                                      | u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[0]                  | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                    | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]                    | 8          
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [5]                          | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[5]                    | 8          
| u_CORES/u_debug_core_1/u_rd_addr_gen/counter [6]                          | u_CORES/u_debug_core_1/u_rd_addr_gen/confck_same.counter[6]                    | 8          
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N195                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3                                 | 8          
| u_CORES/u_debug_core_0/u_hub_data_decode/N258                             | u_CORES/u_debug_core_0/u_hub_data_decode/N258_7                                | 8          
| u_CORES/u_debug_core_1/conf_id_o [2]                                      | u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[2]                  | 8          
| u_CORES/u_debug_core_1/u_rd_addr_gen/_N208                                | u_CORES/u_debug_core_1/u_rd_addr_gen/N487_14_3                                 | 8          
| u_CORES/u_debug_core_1/conf_id_o [3]                                      | u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[3]                  | 8          
| nt_fifo_wr_data[0]                                                        | u_fifo_wr/fifo_wr_data[0]                                                      | 8          
| u_CORES/u_debug_core_1/conf_id_o [4]                                      | u_CORES/u_debug_core_1/u_hub_data_decode/id_sample.conf_id[4]                  | 8          
| u_CORES/u_debug_core_1/u_rd_addr_gen/_N3531                               | u_CORES/u_debug_core_1/u_rd_addr_gen/N65_169                                   | 7          
| u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [8]           | u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[8]                 | 7          
| u_CORES/u_debug_core_1/u_hub_data_decode/N258                             | u_CORES/u_debug_core_1/u_hub_data_decode/N258_7                                | 7          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2]     | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]           | 7          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 1136     | 33840         | 4                  
| LUT                   | 1171     | 22560         | 6                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 6.5      | 60            | 11                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 22       | 226           | 10                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.20 sec.


Inputs and Outputs :
+-----------------------------------------------------------------+
| Type       | File Name                                         
+-----------------------------------------------------------------+
| Input      | E:/PDS/ip_fifo/prj/synthesize/ip_fifo_syn.adf     
|            | E:/PDS/ip_fifo/prj/synthesize/ip_fifo_syn.fic     
| Output     | E:/PDS/ip_fifo/prj/device_map/ip_fifo_map.adf     
|            | E:/PDS/ip_fifo/prj/device_map/ip_fifo_dmr.prt     
|            | E:/PDS/ip_fifo/prj/device_map/ip_fifo.dmr         
|            | E:/PDS/ip_fifo/prj/device_map/dmr.db              
+-----------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 231 MB
Total CPU time to dev_map completion : 0h:0m:3s
Process Total CPU time to dev_map completion : 0h:0m:3s
Total real time to dev_map completion : 0h:0m:18s
