{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@309:328@HdlStmProcess", "  assign dma_rst_s = dma_rst_m2;\n\n  // DMA beat counter\n\n  assign dma_xfer_init = dma_xfer_req & ~dma_xfer_req_d;\n  always @(posedge dma_clk) begin\n    dma_xfer_req_d <= dma_xfer_req;\n    if ((dma_rst_s == 1'b1) || (dma_xfer_init == 1'b1)) begin\n      dma_last_beats <= 4'b0;\n    end else begin\n      if ((dma_ready == 1'b1) && (dma_valid == 1'b1)) begin\n        dma_last_beats <= (dma_last_beats < MEM_RATIO-1) ? dma_last_beats + 1 : 0;\n      end\n    end\n  end\n\n  // Write address generation for the asymmetric memory\n\n  assign dma_mem_addr_diff_s = {1'b1, dma_mem_waddr} - dma_mem_raddr_s;\n  assign dma_mem_raddr_s = (MEM_RATIO == 1) ?  dma_mem_raddr :\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[320, "        dma_last_beats <= (dma_last_beats < MEM_RATIO-1) ? dma_last_beats + 1 : 0;\n"]], "Add": [[320, "        dma_last_beats <= (dma_last_beats < MEM_RATIO-1) ? dma_last_beats + 4'b1 : 4'b0;\n"]]}}