

================================================================
== Vitis HLS Report for 'pe_array'
================================================================
* Date:           Mon Mar  8 16:16:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       11|       11|  0.110 us|  0.110 us|    6|    6|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%A_inter_0_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 15 'alloca' 'A_inter_0_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_inter_0_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 16 'alloca' 'A_inter_0_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_inter_0_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 17 'alloca' 'A_inter_0_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_inter_0_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 18 'alloca' 'A_inter_0_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_inter_1_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 19 'alloca' 'A_inter_1_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_inter_1_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 20 'alloca' 'A_inter_1_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_inter_1_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 21 'alloca' 'A_inter_1_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_inter_1_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 22 'alloca' 'A_inter_1_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_inter_2_0_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 23 'alloca' 'A_inter_2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_inter_2_1_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 24 'alloca' 'A_inter_2_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_inter_2_2_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 25 'alloca' 'A_inter_2_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_inter_2_3_V = alloca i64 1" [source/systolic_array.cpp:69]   --->   Operation 26 'alloca' 'A_inter_2_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_inter_0_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 27 'alloca' 'B_inter_0_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_inter_0_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 28 'alloca' 'B_inter_0_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_inter_0_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 29 'alloca' 'B_inter_0_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_inter_1_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 30 'alloca' 'B_inter_1_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_inter_1_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 31 'alloca' 'B_inter_1_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_inter_1_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 32 'alloca' 'B_inter_1_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_inter_2_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 33 'alloca' 'B_inter_2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_inter_2_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 34 'alloca' 'B_inter_2_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_inter_2_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 35 'alloca' 'B_inter_2_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_inter_3_0_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 36 'alloca' 'B_inter_3_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_inter_3_1_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 37 'alloca' 'B_inter_3_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_inter_3_2_V = alloca i64 1" [source/systolic_array.cpp:71]   --->   Operation 38 'alloca' 'B_inter_3_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a13, i32 %A_inter_0_0_V, i32 %A_0" [source/systolic_array.cpp:80]   --->   Operation 39 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a14, i32 %A_inter_1_0_V, i32 %A_1" [source/systolic_array.cpp:80]   --->   Operation 40 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln80 = call void @load_a15, i32 %A_inter_2_0_V, i32 %A_2" [source/systolic_array.cpp:80]   --->   Operation 41 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b16, i32 %B_inter_0_0_V" [source/systolic_array.cpp:87]   --->   Operation 42 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b17, i32 %B_inter_0_1_V" [source/systolic_array.cpp:87]   --->   Operation 43 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln87 = call void @load_b18, i32 %B_inter_0_2_V" [source/systolic_array.cpp:87]   --->   Operation 44 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a13, i32 %A_inter_0_0_V, i32 %A_0" [source/systolic_array.cpp:80]   --->   Operation 45 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a14, i32 %A_inter_1_0_V, i32 %A_1" [source/systolic_array.cpp:80]   --->   Operation 46 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln80 = call void @load_a15, i32 %A_inter_2_0_V, i32 %A_2" [source/systolic_array.cpp:80]   --->   Operation 47 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b16, i32 %B_inter_0_0_V" [source/systolic_array.cpp:87]   --->   Operation 48 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b17, i32 %B_inter_0_1_V" [source/systolic_array.cpp:87]   --->   Operation 49 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln87 = call void @load_b18, i32 %B_inter_0_2_V" [source/systolic_array.cpp:87]   --->   Operation 50 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE19, i32 %A_inter_0_0_V, i32 %B_inter_0_0_V, i32 %A_inter_0_1_V, i32 %B_inter_1_0_V" [source/systolic_array.cpp:98]   --->   Operation 51 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE19, i32 %A_inter_0_0_V, i32 %B_inter_0_0_V, i32 %A_inter_0_1_V, i32 %B_inter_1_0_V" [source/systolic_array.cpp:98]   --->   Operation 52 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE20, i32 %A_inter_0_1_V, i32 %B_inter_0_1_V, i32 %A_inter_0_2_V, i32 %B_inter_1_1_V" [source/systolic_array.cpp:98]   --->   Operation 53 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE22, i32 %A_inter_1_0_V, i32 %B_inter_1_0_V, i32 %A_inter_1_1_V, i32 %B_inter_2_0_V" [source/systolic_array.cpp:98]   --->   Operation 54 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE20, i32 %A_inter_0_1_V, i32 %B_inter_0_1_V, i32 %A_inter_0_2_V, i32 %B_inter_1_1_V" [source/systolic_array.cpp:98]   --->   Operation 55 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE22, i32 %A_inter_1_0_V, i32 %B_inter_1_0_V, i32 %A_inter_1_1_V, i32 %B_inter_2_0_V" [source/systolic_array.cpp:98]   --->   Operation 56 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE21, i32 %A_inter_0_2_V, i32 %B_inter_0_2_V, i32 %A_inter_0_3_V, i32 %B_inter_1_2_V" [source/systolic_array.cpp:98]   --->   Operation 57 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE23, i32 %A_inter_1_1_V, i32 %B_inter_1_1_V, i32 %A_inter_1_2_V, i32 %B_inter_2_1_V" [source/systolic_array.cpp:98]   --->   Operation 58 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE25, i32 %A_inter_2_0_V, i32 %B_inter_2_0_V, i32 %A_inter_2_1_V, i32 %B_inter_3_0_V" [source/systolic_array.cpp:98]   --->   Operation 59 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE21, i32 %A_inter_0_2_V, i32 %B_inter_0_2_V, i32 %A_inter_0_3_V, i32 %B_inter_1_2_V" [source/systolic_array.cpp:98]   --->   Operation 60 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE23, i32 %A_inter_1_1_V, i32 %B_inter_1_1_V, i32 %A_inter_1_2_V, i32 %B_inter_2_1_V" [source/systolic_array.cpp:98]   --->   Operation 61 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE25, i32 %A_inter_2_0_V, i32 %B_inter_2_0_V, i32 %A_inter_2_1_V, i32 %B_inter_3_0_V" [source/systolic_array.cpp:98]   --->   Operation 62 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 63 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE24, i32 %A_inter_1_2_V, i32 %B_inter_1_2_V, i32 %A_inter_1_3_V, i32 %B_inter_2_2_V" [source/systolic_array.cpp:98]   --->   Operation 63 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE26, i32 %A_inter_2_1_V, i32 %B_inter_2_1_V, i32 %A_inter_2_2_V, i32 %B_inter_3_1_V" [source/systolic_array.cpp:98]   --->   Operation 64 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a28, i32 %A_inter_0_3_V" [source/systolic_array.cpp:106]   --->   Operation 65 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b31, i32 %B_inter_3_0_V" [source/systolic_array.cpp:112]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE24, i32 %A_inter_1_2_V, i32 %B_inter_1_2_V, i32 %A_inter_1_3_V, i32 %B_inter_2_2_V" [source/systolic_array.cpp:98]   --->   Operation 67 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE26, i32 %A_inter_2_1_V, i32 %B_inter_2_1_V, i32 %A_inter_2_2_V, i32 %B_inter_3_1_V" [source/systolic_array.cpp:98]   --->   Operation 68 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a28, i32 %A_inter_0_3_V" [source/systolic_array.cpp:106]   --->   Operation 69 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b31, i32 %B_inter_3_0_V" [source/systolic_array.cpp:112]   --->   Operation 70 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln98 = call void @PE27, i32 %A_inter_2_2_V, i32 %B_inter_2_2_V, i32 %A_inter_2_3_V, i32 %B_inter_3_2_V" [source/systolic_array.cpp:98]   --->   Operation 71 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a29, i32 %A_inter_1_3_V" [source/systolic_array.cpp:106]   --->   Operation 72 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b32, i32 %B_inter_3_1_V" [source/systolic_array.cpp:112]   --->   Operation 73 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln98 = call void @PE27, i32 %A_inter_2_2_V, i32 %B_inter_2_2_V, i32 %A_inter_2_3_V, i32 %B_inter_3_2_V" [source/systolic_array.cpp:98]   --->   Operation 74 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a29, i32 %A_inter_1_3_V" [source/systolic_array.cpp:106]   --->   Operation 75 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b32, i32 %B_inter_3_1_V" [source/systolic_array.cpp:112]   --->   Operation 76 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a30, i32 %A_inter_2_3_V" [source/systolic_array.cpp:106]   --->   Operation 77 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 78 [2/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b33, i32 %B_inter_3_2_V" [source/systolic_array.cpp:112]   --->   Operation 78 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 79 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_0_V, i32 %A_inter_0_0_V"   --->   Operation 80 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%empty_20 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_1_V, i32 %A_inter_0_1_V"   --->   Operation 82 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%empty_21 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_2_V, i32 %A_inter_0_2_V"   --->   Operation 84 'specchannel' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty_22 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_0_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_0_3_V, i32 %A_inter_0_3_V"   --->   Operation 86 'specchannel' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_0_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%empty_23 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_0_V, i32 %A_inter_1_0_V"   --->   Operation 88 'specchannel' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%empty_24 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_1_V, i32 %A_inter_1_1_V"   --->   Operation 90 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_2_V, i32 %A_inter_1_2_V"   --->   Operation 92 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_1_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_1_3_V, i32 %A_inter_1_3_V"   --->   Operation 94 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_1_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_0_V, i32 %A_inter_2_0_V"   --->   Operation 96 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_1_V, i32 %A_inter_2_1_V"   --->   Operation 98 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_2_V, i32 %A_inter_2_2_V"   --->   Operation 100 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @A_inter_LF_2_NF_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %A_inter_2_3_V, i32 %A_inter_2_3_V"   --->   Operation 102 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_inter_2_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_0_V, i32 %B_inter_0_0_V"   --->   Operation 104 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_1_V, i32 %B_inter_0_1_V"   --->   Operation 106 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_0_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_0_2_V, i32 %B_inter_0_2_V"   --->   Operation 108 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_0_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_0_V, i32 %B_inter_1_0_V"   --->   Operation 110 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_1_V, i32 %B_inter_1_1_V"   --->   Operation 112 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_1_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_1_2_V, i32 %B_inter_1_2_V"   --->   Operation 114 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_1_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_0_V, i32 %B_inter_2_0_V"   --->   Operation 116 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_1_V, i32 %B_inter_2_1_V"   --->   Operation 118 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_2_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_2_2_V, i32 %B_inter_2_2_V"   --->   Operation 120 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_2_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_0_V, i32 %B_inter_3_0_V"   --->   Operation 122 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_1_V, i32 %B_inter_3_1_V"   --->   Operation 124 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @B_inter_LF_3_NF_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %B_inter_3_2_V, i32 %B_inter_3_2_V"   --->   Operation 126 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_inter_3_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln106 = call void @drain_a30, i32 %A_inter_2_3_V" [source/systolic_array.cpp:106]   --->   Operation 128 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln112 = call void @drain_b33, i32 %B_inter_3_2_V" [source/systolic_array.cpp:112]   --->   Operation 129 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [source/systolic_array.cpp:115]   --->   Operation 130 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
