{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:49:21 2018 " "Info: Processing started: Tue Jan 09 16:49:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Word_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Word_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Word_test-Word_test_arch " "Info: Found design unit 1: Word_test-Word_test_arch" {  } { { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Word_test " "Info: Found entity 1: Word_test" {  } { { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder_Read_Word.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Decoder_Read_Word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_Reader-Decoder_Reader_arch " "Info: Found design unit 1: Decoder_Reader-Decoder_Reader_arch" {  } { { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Reader " "Info: Found entity 1: Decoder_Reader" {  } { { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Base_step_count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Base_step_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Step_count-Step_count_arch " "Info: Found design unit 1: Step_count-Step_count_arch" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Step_count " "Info: Found entity 1: Step_count" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Base_SW_Rad.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Base_SW_Rad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Base_SW_Rad-Main_ARCH_Base_SW_Rad " "Info: Found design unit 1: Base_SW_Rad-Main_ARCH_Base_SW_Rad" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Base_SW_Rad " "Info: Found entity 1: Base_SW_Rad" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Div_F2M.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Div_F2M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_F2M-div_f2m_arch " "Info: Found design unit 1: DIV_F2M-div_f2m_arch" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DIV_F2M " "Info: Found entity 1: DIV_F2M" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ERROR_BUFFER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ERROR_BUFFER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_buffer-Error_buffer_arch " "Info: Found design unit 1: Error_buffer-Error_buffer_arch" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Error_buffer " "Info: Found entity 1: Error_buffer" {  } { { "../ERROR_BUFFER.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/ERROR_BUFFER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_buffer-Form_buffer_arch " "Info: Found design unit 1: Form_buffer-Form_buffer_arch" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_buffer " "Info: Found entity 1: Form_buffer" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Form_word.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Form_word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Form_word-Form_word_arch " "Info: Found design unit 1: Form_word-Form_word_arch" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Form_word " "Info: Found entity 1: Form_word" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SW_Count_Coder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Coder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW_Count_Coder-Main_ARCH_COUNT_CODER " "Info: Found design unit 1: SW_Count_Coder-Main_ARCH_COUNT_CODER" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SW_Count_Coder " "Info: Found entity 1: SW_Count_Coder" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SW_Count_Decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../SW_Count_Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SW_Count_Decoder-Main_ARCH_SW_Count_Decoder " "Info: Found design unit 1: SW_Count_Decoder-Main_ARCH_SW_Count_Decoder" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SW_Count_Decoder " "Info: Found entity 1: SW_Count_Decoder" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Base_SW_Rad " "Info: Elaborating entity \"Base_SW_Rad\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_Count_Coder SW_Count_Coder:Coder " "Info: Elaborating entity \"SW_Count_Coder\" for hierarchy \"SW_Count_Coder:Coder\"" {  } { { "../Base_SW_Rad.vhd" "Coder" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[15\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[15\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[14\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[14\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[13\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[13\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[12\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[12\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[11\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[11\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[10\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[10\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[9\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[9\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[8\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[8\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[7\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[7\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[6\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[6\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[5\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[5\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[4\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[4\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[3\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[3\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[2\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[2\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[1\] SW_Count_Coder.vhd(23) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[1\]\" at SW_Count_Coder.vhd(23)" {  } { { "../SW_Count_Coder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_F2M SW_Count_Coder:Coder\|DIV_F2M:DIV " "Info: Elaborating entity \"DIV_F2M\" for hierarchy \"SW_Count_Coder:Coder\|DIV_F2M:DIV\"" {  } { { "../SW_Count_Coder.vhd" "DIV" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Step_count SW_Count_Coder:Coder\|Step_count:COUNT " "Info: Elaborating entity \"Step_count\" for hierarchy \"SW_Count_Coder:Coder\|Step_count:COUNT\"" {  } { { "../SW_Count_Coder.vhd" "COUNT" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Form_buffer SW_Count_Coder:Coder\|Form_buffer:Form_buffer " "Info: Elaborating entity \"Form_buffer\" for hierarchy \"SW_Count_Coder:Coder\|Form_buffer:Form_buffer\"" {  } { { "../SW_Count_Coder.vhd" "Form_buffer" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Form_word SW_Count_Coder:Coder\|Form_word:Form_word " "Info: Elaborating entity \"Form_word\" for hierarchy \"SW_Count_Coder:Coder\|Form_word:Form_word\"" {  } { { "../SW_Count_Coder.vhd" "Form_word" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUT_WORD Form_word.vhd(50) " "Warning (10631): VHDL Process Statement warning at Form_word.vhd(50): inferring latch(es) for signal or variable \"OUT_WORD\", which holds its previous value in one or more paths through the process" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT_WORD Form_word.vhd(50) " "Info (10041): Inferred latch for \"OUT_WORD\" at Form_word.vhd(50)" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Word_test SW_Count_Coder:Coder\|Word_test:Word_test " "Info: Elaborating entity \"Word_test\" for hierarchy \"SW_Count_Coder:Coder\|Word_test:Word_test\"" {  } { { "../SW_Count_Coder.vhd" "Word_test" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Coder.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_Count_Decoder SW_Count_Decoder:DEecoder " "Info: Elaborating entity \"SW_Count_Decoder\" for hierarchy \"SW_Count_Decoder:DEecoder\"" {  } { { "../Base_SW_Rad.vhd" "DEecoder" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status SW_Count_Decoder.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at SW_Count_Decoder.vhd(18): object \"status\" assigned a value but never read" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[15\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[15\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[14\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[14\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[13\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[13\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[12\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[12\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[11\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[11\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[10\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[10\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[9\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[9\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[8\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[8\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[7\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[7\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[6\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[6\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[5\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[5\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[4\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[4\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[3\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[3\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TEST\[2\] SW_Count_Decoder.vhd(13) " "Warning (10873): Using initial value X (don't care) for net \"TEST\[2\]\" at SW_Count_Decoder.vhd(13)" {  } { { "../SW_Count_Decoder.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Reader SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD " "Info: Elaborating entity \"Decoder_Reader\" for hierarchy \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\"" {  } { { "../SW_Count_Decoder.vhd" "READ_WORD" { Text "E:/Project/SWork/SW_rad_vhdl/SW_Count_Decoder.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status Decoder_Read_Word.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at Decoder_Read_Word.vhd(15): object \"status\" assigned a value but never read" {  } { { "Decoder_Read_Word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/Decoder_Read_Word.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD " "Warning: Latch SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "OUT_COUNT\[0\] GND " "Warning (13410): Pin \"OUT_COUNT\[0\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OUT_COUNT\[1\] GND " "Warning (13410): Pin \"OUT_COUNT\[1\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OUT_COUNT\[2\] GND " "Warning (13410): Pin \"OUT_COUNT\[2\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[1\] GND " "Warning (13410): Pin \"TEST_CODER\[1\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[2\] GND " "Warning (13410): Pin \"TEST_CODER\[2\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[3\] GND " "Warning (13410): Pin \"TEST_CODER\[3\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[4\] GND " "Warning (13410): Pin \"TEST_CODER\[4\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[5\] GND " "Warning (13410): Pin \"TEST_CODER\[5\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[6\] GND " "Warning (13410): Pin \"TEST_CODER\[6\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[7\] GND " "Warning (13410): Pin \"TEST_CODER\[7\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[8\] GND " "Warning (13410): Pin \"TEST_CODER\[8\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[9\] GND " "Warning (13410): Pin \"TEST_CODER\[9\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[10\] GND " "Warning (13410): Pin \"TEST_CODER\[10\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[11\] GND " "Warning (13410): Pin \"TEST_CODER\[11\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[12\] GND " "Warning (13410): Pin \"TEST_CODER\[12\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[13\] GND " "Warning (13410): Pin \"TEST_CODER\[13\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[14\] GND " "Warning (13410): Pin \"TEST_CODER\[14\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_CODER\[15\] GND " "Warning (13410): Pin \"TEST_CODER\[15\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[1\] GND " "Warning (13410): Pin \"TEST_DECODER\[1\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[2\] GND " "Warning (13410): Pin \"TEST_DECODER\[2\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[3\] GND " "Warning (13410): Pin \"TEST_DECODER\[3\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[4\] GND " "Warning (13410): Pin \"TEST_DECODER\[4\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[5\] GND " "Warning (13410): Pin \"TEST_DECODER\[5\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[6\] GND " "Warning (13410): Pin \"TEST_DECODER\[6\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[7\] GND " "Warning (13410): Pin \"TEST_DECODER\[7\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[8\] GND " "Warning (13410): Pin \"TEST_DECODER\[8\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[9\] GND " "Warning (13410): Pin \"TEST_DECODER\[9\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[10\] GND " "Warning (13410): Pin \"TEST_DECODER\[10\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[11\] GND " "Warning (13410): Pin \"TEST_DECODER\[11\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[12\] GND " "Warning (13410): Pin \"TEST_DECODER\[12\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[13\] GND " "Warning (13410): Pin \"TEST_DECODER\[13\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[14\] GND " "Warning (13410): Pin \"TEST_DECODER\[14\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "TEST_DECODER\[15\] GND " "Warning (13410): Pin \"TEST_DECODER\[15\]\" is stuck at GND" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../Base_step_count.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_step_count.vhd" 20 -1 0 } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[0\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[1\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[2\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|word_inner\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count_status\[0\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count_status\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|sync_inner\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[2\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[1\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[0\] " "Info: Register \"SW_Count_Decoder:DEecoder\|Decoder_Reader:READ_WORD\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Info: Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Info: Implemented 53 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:49:22 2018 " "Info: Processing ended: Tue Jan 09 16:49:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:49:22 2018 " "Info: Processing started: Tue Jan 09 16:49:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Rad_Base EPF10K30EFC256-3 " "Info: Selected device EPF10K30EFC256-3 for design \"Rad_Base\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Jan 09 2018 16:49:23 " "Info: Started fitting attempt 1 on Tue Jan 09 2018 at 16:49:23" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:49:23 2018 " "Info: Processing ended: Tue Jan 09 16:49:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:49:24 2018 " "Info: Processing started: Tue Jan 09 16:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:49:24 2018 " "Info: Processing ended: Tue Jan 09 16:49:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:49:25 2018 " "Info: Processing started: Tue Jan 09 16:49:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD " "Warning: Node \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" is a latch" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30 " "Info: Detected gated clock \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30\" as buffer" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m\" as buffer" {  } { { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 28 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M " "Info: Detected ripple clock \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M\" as buffer" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 11 -1 0 } } { "d:/program files/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] register SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 47.62 MHz 21.0 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 47.62 MHz between source register \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]\" and destination register \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns + Longest register register " "Info: + Longest register to register delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] 1 REG LC7_F2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_F2; Fanout = 7; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 1.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|Equal1~0 2 COMB LC2_F2 4 " "Info: 2: + IC(0.300 ns) + CELL(1.600 ns) = 1.900 ns; Loc. = LC2_F2; Fanout = 4; COMB Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|Equal1~0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 } "NODE_NAME" } } { "d:/program files/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(1.400 ns) 4.200 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24 3 COMB LC1_F1 1 " "Info: 3: + IC(0.900 ns) + CELL(1.400 ns) = 4.200 ns; Loc. = LC1_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~24'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 6.100 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~25 4 COMB LC2_F1 1 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 6.100 ns; Loc. = LC2_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~25'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 8.000 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~27 5 COMB LC6_F1 1 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 8.000 ns; Loc. = LC6_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~27'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 9.900 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~29 6 COMB LC8_F1 1 " "Info: 6: + IC(0.300 ns) + CELL(1.600 ns) = 9.900 ns; Loc. = LC8_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~29'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.600 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 7 REG LC3_F1 1 " "Info: 7: + IC(0.300 ns) + CELL(1.400 ns) = 11.600 ns; Loc. = LC3_F1; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.200 ns ( 79.31 % ) " "Info: Total cell delay = 9.200 ns ( 79.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 20.69 % ) " "Info: Total interconnect delay = 2.400 ns ( 20.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.300ns 0.900ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.400ns 1.600ns 1.600ns 1.600ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.100 ns - Smallest " "Info: - Smallest clock skew is 5.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] 2 REG LC7_F2 7 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC7_F2; Fanout = 7; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 4.600 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30 3 COMB LC5_F2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 4.600 ns; Loc. = LC5_F2; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 7.500 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 4 REG LC3_F1 1 " "Info: 4: + IC(1.300 ns) + CELL(1.600 ns) = 7.500 ns; Loc. = LC3_F1; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 73.33 % ) " "Info: Total cell delay = 5.500 ns ( 73.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 26.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 26.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] 2 REG LC7_F2 7 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_F2; Fanout = 7; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.600ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.500 ns + " "Info: + Micro setup delay of destination is 3.500 ns" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|DIV_F2M:DIV|Equal1~0 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~24 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.300ns 0.900ns 0.300ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.600ns 1.400ns 1.600ns 1.600ns 1.600ns 1.400ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.600ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SW_Count_Coder:Coder\|DIV_F2M:DIV\|number SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\] CLK 1.8 ns " "Info: Found hold time violation between source  pin or register \"SW_Count_Coder:Coder\|DIV_F2M:DIV\|number\" and destination pin or register \"SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\]\" for clock \"CLK\" (Hold time is 1.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.300 ns + Largest " "Info: + Largest clock skew is 3.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m 2 REG LC2_C24 4 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC2_C24; Fanout = 4; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 5.700 ns SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\] 3 REG LC2_F7 1 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC2_F7; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 43.86 % ) " "Info: Total cell delay = 2.500 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 56.14 % ) " "Info: Total interconnect delay = 3.200 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|number 2 REG LC3_F17 6 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC3_F17; Fanout = 6; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|number'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|number } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|number } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|number {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|number } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|number {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns - " "Info: - Micro clock to output delay of source is 0.500 ns" {  } { { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns - Shortest register register " "Info: - Shortest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|number 1 REG LC3_F17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_F17; Fanout = 6; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|number'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_Count_Coder:Coder|DIV_F2M:DIV|number } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.800 ns) 2.300 ns SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\] 2 REG LC2_F7 1 " "Info: 2: + IC(1.500 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = LC2_F7; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|number SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 34.78 % ) " "Info: Total cell delay = 0.800 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 65.22 % ) " "Info: Total interconnect delay = 1.500 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|number SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|number {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] {} } { 0.000ns 1.500ns } { 0.000ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|number } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|number {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|number SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|number {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[0] {} } { 0.000ns 1.500ns } { 0.000ns 0.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD ERROR_WORD\[1\] CLK 7.800 ns register " "Info: tsu for register \"SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD\" (data pin = \"ERROR_WORD\[1\]\", clock pin = \"CLK\") is 7.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.800 ns + Longest pin register " "Info: + Longest pin to register delay is 11.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns ERROR_WORD\[1\] 1 PIN PIN_A9 6 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_A9; Fanout = 6; PIN Node = 'ERROR_WORD\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ERROR_WORD[1] } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.600 ns) 3.700 ns SW_Count_Coder:Coder\|Form_word:Form_word\|Equal0~0 2 COMB LC3_F7 3 " "Info: 2: + IC(0.100 ns) + CELL(1.600 ns) = 3.700 ns; Loc. = LC3_F7; Fanout = 3; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|Equal0~0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 } "NODE_NAME" } } { "d:/program files/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/altera/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.600 ns) 6.300 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~25 3 COMB LC2_F1 1 " "Info: 3: + IC(1.000 ns) + CELL(1.600 ns) = 6.300 ns; Loc. = LC2_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~25'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 8.200 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~27 4 COMB LC6_F1 1 " "Info: 4: + IC(0.300 ns) + CELL(1.600 ns) = 8.200 ns; Loc. = LC6_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~27'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 10.100 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~29 5 COMB LC8_F1 1 " "Info: 5: + IC(0.300 ns) + CELL(1.600 ns) = 10.100 ns; Loc. = LC8_F1; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~29'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 11.800 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 6 REG LC3_F1 1 " "Info: 6: + IC(0.300 ns) + CELL(1.400 ns) = 11.800 ns; Loc. = LC3_F1; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.800 ns ( 83.05 % ) " "Info: Total cell delay = 9.800 ns ( 83.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 16.95 % ) " "Info: Total interconnect delay = 2.000 ns ( 16.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.100ns 1.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 2.000ns 1.600ns 1.600ns 1.600ns 1.600ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.500 ns + " "Info: + Micro setup delay of destination is 3.500 ns" {  } { { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\] 2 REG LC7_F2 7 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC7_F2; Fanout = 7; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|counter\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 4.600 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30 3 COMB LC5_F2 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 4.600 ns; Loc. = LC5_F2; Fanout = 1; COMB Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD~30'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.600 ns) 7.500 ns SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD 4 REG LC3_F1 1 " "Info: 4: + IC(1.300 ns) + CELL(1.600 ns) = 7.500 ns; Loc. = LC3_F1; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Form_word:Form_word\|OUT_WORD'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "../Form_word.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_word.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.500 ns ( 73.33 % ) " "Info: Total cell delay = 5.500 ns ( 73.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 26.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 26.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.600ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "11.800 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Form_word:Form_word|Equal0~0 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~25 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~27 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~29 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.100ns 1.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 2.000ns 1.600ns 1.600ns 1.600ns 1.600ns 1.400ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|counter[0] {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD~30 {} SW_Count_Coder:Coder|Form_word:Form_word|OUT_WORD {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.400ns 1.600ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK TEST_CODER_BUFFER_2\[0\] SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\] 15.400 ns register " "Info: tco from clock \"CLK\" to destination pin \"TEST_CODER_BUFFER_2\[0\]\" through register \"SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\]\" is 15.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M 2 REG LC1_F2 12 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC1_F2; Fanout = 12; REG Node = 'SW_Count_Coder:Coder\|DIV_F2M:DIV\|F2M'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M } "NODE_NAME" } } { "../Div_F2M.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Div_F2M.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.000 ns) 6.400 ns SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\] 3 REG LC8_F6 5 " "Info: 3: + IC(3.500 ns) + CELL(0.000 ns) = 6.400 ns; Loc. = LC8_F6; Fanout = 5; REG Node = 'SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] } "NODE_NAME" } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 39.06 % ) " "Info: Total cell delay = 2.500 ns ( 39.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 60.94 % ) " "Info: Total interconnect delay = 3.900 ns ( 60.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|F2M {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] {} } { 0.000ns 0.000ns 0.400ns 3.500ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.500 ns + Longest register pin " "Info: + Longest register to pin delay is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\] 1 REG LC8_F6 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_F6; Fanout = 5; REG Node = 'SW_Count_Coder:Coder\|Form_buffer:Form_buffer\|buffer_temp_2\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] } "NODE_NAME" } } { "../Form_buffer.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Form_buffer.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(6.300 ns) 8.500 ns TEST_CODER_BUFFER_2\[0\] 2 PIN PIN_N14 0 " "Info: 2: + IC(2.200 ns) + CELL(6.300 ns) = 8.500 ns; Loc. = PIN_N14; Fanout = 0; PIN Node = 'TEST_CODER_BUFFER_2\[0\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] TEST_CODER_BUFFER_2[0] } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.300 ns ( 74.12 % ) " "Info: Total cell delay = 6.300 ns ( 74.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 25.88 % ) " "Info: Total interconnect delay = 2.200 ns ( 25.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] TEST_CODER_BUFFER_2[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] {} TEST_CODER_BUFFER_2[0] {} } { 0.000ns 2.200ns } { 0.000ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { CLK SW_Count_Coder:Coder|DIV_F2M:DIV|F2M SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|DIV_F2M:DIV|F2M {} SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] {} } { 0.000ns 0.000ns 0.400ns 3.500ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] TEST_CODER_BUFFER_2[0] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { SW_Count_Coder:Coder|Form_buffer:Form_buffer|buffer_temp_2[0] {} TEST_CODER_BUFFER_2[0] {} } { 0.000ns 2.200ns } { 0.000ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\] ERROR_WORD\[1\] CLK 3.900 ns register " "Info: th for register \"SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\]\" (data pin = \"ERROR_WORD\[1\]\", clock pin = \"CLK\") is 3.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.700 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 5.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_L8 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_L8; Fanout = 12; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m 2 REG LC2_C24 4 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC2_C24; Fanout = 4; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|inner_f2m'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 5.700 ns SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\] 3 REG LC7_F7 1 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 5.700 ns; Loc. = LC7_F7; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 43.86 % ) " "Info: Total cell delay = 2.500 ns ( 43.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.200 ns ( 56.14 % ) " "Info: Total interconnect delay = 3.200 ns ( 56.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns ERROR_WORD\[1\] 1 PIN PIN_A9 6 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_A9; Fanout = 6; PIN Node = 'ERROR_WORD\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ERROR_WORD[1] } "NODE_NAME" } } { "../Base_SW_Rad.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Base_SW_Rad.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.100 ns SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\] 2 REG LC7_F7 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC7_F7; Fanout = 1; REG Node = 'SW_Count_Coder:Coder\|Word_test:Word_test\|OUT_WORD\[1\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "../Word_test.vhd" "" { Text "E:/Project/SWork/SW_rad_vhdl/Word_test.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 96.77 % ) " "Info: Total cell delay = 3.000 ns ( 96.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 3.23 % ) " "Info: Total interconnect delay = 0.100 ns ( 3.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { CLK SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "5.700 ns" { CLK {} CLK~out {} SW_Count_Coder:Coder|Word_test:Word_test|inner_f2m {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] {} } { 0.000ns 0.000ns 0.400ns 2.800ns } { 0.000ns 2.000ns 0.500ns 0.000ns } "" } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ERROR_WORD[1] SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] } "NODE_NAME" } } { "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { ERROR_WORD[1] {} ERROR_WORD[1]~out {} SW_Count_Coder:Coder|Word_test:Word_test|OUT_WORD[1] {} } { 0.000ns 0.000ns 0.100ns } { 0.000ns 2.000ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:49:25 2018 " "Info: Processing ended: Tue Jan 09 16:49:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 09 16:49:26 2018 " "Info: Processing started: Tue Jan 09 16:49:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Rad_Base -c Rad_Base" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Rad_Base.vho Rad_Base_vhd.sdo E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/simulation/modelsim/ simulation " "Info: Generated files \"Rad_Base.vho\" and \"Rad_Base_vhd.sdo\" in directory \"E:/Project/SWork/SW_rad_vhdl/Quartus_proj_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 09 16:49:26 2018 " "Info: Processing ended: Tue Jan 09 16:49:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Info: Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
