--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ucf.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_4 (SLICE_X19Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_3 (FF)
  Destination:          clkdiv/_5mcnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.305ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_3 to clkdiv/_5mcnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    SLICE_X19Y34.D1      net (fanout=2)        0.629   clkdiv/_5mcnt<3>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.446   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (1.150ns logic, 1.155ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_4 (FF)
  Destination:          clkdiv/_5mcnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_4 to clkdiv/_5mcnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.DQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    SLICE_X19Y34.D2      net (fanout=1)        0.587   clkdiv/_5mcnt<4>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.446   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.150ns logic, 1.113ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_0 (FF)
  Destination:          clkdiv/_5mcnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_0 to clkdiv/_5mcnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_0
    SLICE_X19Y34.D3      net (fanout=4)        0.495   clkdiv/_5mcnt<0>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.446   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (1.150ns logic, 1.021ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_3 (SLICE_X19Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_3 (FF)
  Destination:          clkdiv/_5mcnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.281ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_3 to clkdiv/_5mcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    SLICE_X19Y34.D1      net (fanout=2)        0.629   clkdiv/_5mcnt<3>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.422   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.281ns (1.126ns logic, 1.155ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_4 (FF)
  Destination:          clkdiv/_5mcnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_4 to clkdiv/_5mcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.DQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    SLICE_X19Y34.D2      net (fanout=1)        0.587   clkdiv/_5mcnt<4>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.422   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (1.126ns logic, 1.113ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_0 (FF)
  Destination:          clkdiv/_5mcnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_0 to clkdiv/_5mcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_0
    SLICE_X19Y34.D3      net (fanout=4)        0.495   clkdiv/_5mcnt<0>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.422   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (1.126ns logic, 1.021ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_1 (SLICE_X19Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_3 (FF)
  Destination:          clkdiv/_5mcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_3 to clkdiv/_5mcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    SLICE_X19Y34.D1      net (fanout=2)        0.629   clkdiv/_5mcnt<3>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.402   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.106ns logic, 1.155ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_4 (FF)
  Destination:          clkdiv/_5mcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_4 to clkdiv/_5mcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.DQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_4
    SLICE_X19Y34.D2      net (fanout=1)        0.587   clkdiv/_5mcnt<4>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.402   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (1.106ns logic, 1.113ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/_5mcnt_0 (FF)
  Destination:          clkdiv/_5mcnt_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/_5mcnt_0 to clkdiv/_5mcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.391   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_0
    SLICE_X19Y34.D3      net (fanout=4)        0.495   clkdiv/_5mcnt<0>
    SLICE_X19Y34.DMUX    Tilo                  0.313   clkdiv/clk5mhz
                                                       clkdiv/GND_4_o_clk5mhz_MUX_86_o<4>1
    SLICE_X19Y35.SR      net (fanout=2)        0.526   clkdiv/GND_4_o_clk5mhz_MUX_86_o
    SLICE_X19Y35.CLK     Tsrck                 0.402   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (1.106ns logic, 1.021ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clkdiv/p_0 (SLICE_X19Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/p_0 (FF)
  Destination:          clkdiv/p_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/p_0 to clkdiv/p_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y41.AQ      Tcko                  0.198   clkdiv/p<1>
                                                       clkdiv/p_0
    SLICE_X19Y41.A6      net (fanout=2)        0.023   clkdiv/p<0>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   clkdiv/p<1>
                                                       clkdiv/Mcount_p_xor<0>11_INV_0
                                                       clkdiv/p_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_0 (SLICE_X19Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/_5mcnt_0 (FF)
  Destination:          clkdiv/_5mcnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/_5mcnt_0 to clkdiv/_5mcnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.AQ      Tcko                  0.198   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_0
    SLICE_X19Y35.A6      net (fanout=4)        0.034   clkdiv/_5mcnt<0>
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   clkdiv/_5mcnt<4>
                                                       clkdiv/Mcount__5mcnt_xor<0>11_INV_0
                                                       clkdiv/_5mcnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/_5mcnt_3 (SLICE_X19Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkdiv/_5mcnt_3 (FF)
  Destination:          clkdiv/_5mcnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 10.000ns
  Destination Clock:    mclk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkdiv/_5mcnt_3 to clkdiv/_5mcnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y35.CQ      Tcko                  0.198   clkdiv/_5mcnt<4>
                                                       clkdiv/_5mcnt_3
    SLICE_X19Y35.C5      net (fanout=2)        0.056   clkdiv/_5mcnt<3>
    SLICE_X19Y35.CLK     Tah         (-Th)    -0.215   clkdiv/_5mcnt<4>
                                                       clkdiv/Result<3>41
                                                       clkdiv/_5mcnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.413ns logic, 0.056ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ram_mod/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    2.340|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 238 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   3.124ns{1}   (Maximum frequency: 320.102MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 20 22:14:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 427 MB



