// Seed: 3046759955
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2
);
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 _id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    input tri id_10,
    input wire id_11,
    output tri id_12,
    output tri0 id_13,
    input tri id_14,
    input wor id_15,
    input tri1 id_16,
    input wire id_17,
    output tri0 id_18,
    input tri0 id_19,
    output tri0 id_20
);
  xor primCall (id_2, id_15, id_11, id_5, id_3, id_0, id_14, id_16, id_17, id_19, id_10);
  assign id_7 = id_16;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_15
  );
  wire [1  ==  id_4 : 1] id_22;
endmodule
