ÿØÿÛ«symbol LM358LV
  «type: X»
  «description: Opamp with Supply»
  «library file: |.subckt LM358LV IN+ IN- VCC VEE OUT\n.model BB_SW VSWITCH(Ron=50 Roff=1e12 Von=700e-3 Voff=0)\n.model ESD_SW VSWITCH(Ron=50 Roff=1e12 Von=250e-3 Voff=0)\n.model OL_SW VSWITCH(Ron=1e-3 Roff=1e9 Von=900e-3 Voff=800e-3)\n.model OR_SW VSWITCH(Ron=10e-3 Roff=1e9 Von=1e-3 Voff=0)\n.model R_NOISELESS RES(T_ABS=-273.15)\nI_OS ESDn MID 7P\nI_B 31 MID 10P\nV_GRp 56 MID 195\nV_GRn 57 MID -195\nV_ISCp 50 MID 40\nV_ISCn 51 MID -40\nV_ORn 39 VCLP -1.45\nV11 55 38 0\nV_ORp 37 VCLP 1.5\nV12 54 36 0\nV4 27 OUT 0\nVCM_MIN 77 VEE_B -100M\nVCM_MAX 78 VCC_B -1.5\nI_Q VCC VEE 125U\nV_OS 85 31 2.99M\nC30 21 22 15.92U\nR85 22 MID R_NOISELESS 30K\nR84 22 21 R_NOISELESS 10K\nR83 21 MID R_NOISELESS 1\nGVCCS10 24 MID 23 MID -1\nC29 25 MID 19.89F\nR82 23 25 R_NOISELESS 10K\nR81 23 26 R_NOISELESS 70K\nR80 26 MID R_NOISELESS 1\nGVCCS9 26 MID 22 MID -3.8\nGVCCS4 21 MID CL_CLAMP 27 -87\nR79 28 MID R_NOISELESS 1\nXU1 29 MID MID 28 VCCS_LIM_ZO_0\nR78 29 MID R_NOISELESS 101\nC22 29 24 15.92F\nR65 29 24 R_NOISELESS 10K\nR64 24 MID R_NOISELESS 1\nR63 27 28 R_NOISELESS 400K\nXCLAWn MID VIMON VEE_B 30 VCCS_LIM_CLAW-_0\nXe_n ESDp 31 VNSE_0\nXi_nn ESDn MID FEMT_0_0\nXi_np MID 31 FEMT_0_0\nS5 VEE ESDp VEE ESDp S_VSWITCH_1\nS4 VEE ESDn VEE ESDn S_VSWITCH_2\nS2 ESDn VCC ESDn VCC S_VSWITCH_3\nS3 ESDp VCC ESDp VCC S_VSWITCH_4\nC28 32 MID 1P\nR77 33 32 R_NOISELESS 100\nC27 34 MID 1P\nR76 35 34 R_NOISELESS 100\nR75 MID 36 R_NOISELESS 1\nGVCCS8 36 MID 37 MID -1\nR74 38 MID R_NOISELESS 1\nGVCCS7 38 MID 39 MID -1\nC25 40 MID 25F\nR69 MID 40 R_NOISELESS 1MEG\nGVCCS6 40 MID VSENSE MID -1U\nC20 CLAMP MID 151.6N\nR68 MID CLAMP R_NOISELESS 1MEG\nXVCCS_LIM_2 41 MID MID CLAMP VCCS_LIM_2_0\nR44 MID 41 R_NOISELESS 1MEG\nXVCCS_LIM_1 42 43 MID 41 VCCS_LIM_1_0\nRdummy MID 27 R_NOISELESS 40K\nR61 MID 44 R_NOISELESS 273.3609\nC16 44 45 1.1018N\nR58 45 44 R_NOISELESS 100MEG\nGVCCS2 45 MID VEE_B MID -258.98M\nR57 MID 45 R_NOISELESS 1\nR56 MID 46 R_NOISELESS 273.3609\nC15 46 47 1.1018N\nR55 47 46 R_NOISELESS 100MEG\nGVCCS1 47 MID VCC_B MID -258.98M\nR54 MID 47 R_NOISELESS 1\nR49 MID 48 R_NOISELESS 337.4K\nC14 48 49 591.7F\nR48 49 48 R_NOISELESS 100MEG\nG_adjust 49 MID ESDp MID -44.81M\nRsrc MID 49 R_NOISELESS 1\nXIQPos VIMON MID MID VCC VCCS_LIMIT_IQ_0\nXIQNeg MID VIMON VEE MID VCCS_LIMIT_IQ_0\nC_DIFF ESDp ESDn 2P\nXCL_AMP 50 51 VIMON MID 52 53 CLAMP_AMP_LO_0\nSOR_SWp CLAMP 54 CLAMP 54 S_VSWITCH_5\nSOR_SWn 55 CLAMP 55 CLAMP S_VSWITCH_6\nXGR_AMP 56 57 58 MID 59 60 CLAMP_AMP_HI_0\nR39 56 MID R_NOISELESS 1T\nR37 57 MID R_NOISELESS 1T\nR42 VSENSE 58 R_NOISELESS 1M\nC19 58 MID 1F\nR38 59 MID R_NOISELESS 1\nR36 MID 60 R_NOISELESS 1\nR40 59 61 R_NOISELESS 1M\nR41 60 62 R_NOISELESS 1M\nC17 61 MID 1F\nC18 MID 62 1F\nXGR_SRC 61 62 CLAMP MID VCCS_LIM_GR_0\nR21 52 MID R_NOISELESS 1\nR20 MID 53 R_NOISELESS 1\nR29 52 63 R_NOISELESS 1M\nR30 53 64 R_NOISELESS 1M\nC9 63 MID 1F\nC8 MID 64 1F\nXCL_SRC 63 64 CL_CLAMP MID VCCS_LIM_4_0\nR22 50 MID R_NOISELESS 1T\nR19 MID 51 R_NOISELESS 1T\nXCLAWp VIMON MID 65 VCC_B VCCS_LIM_CLAW+_0\nR12 65 VCC_B R_NOISELESS 1K\nR16 65 66 R_NOISELESS 1M\nR13 VEE_B 30 R_NOISELESS 1K\nR17 67 30 R_NOISELESS 1M\nC6 67 MID 1F\nC5 MID 66 1F\nG2 VCC_CLP MID 66 MID -1M\nR15 VCC_CLP MID R_NOISELESS 1K\nG3 VEE_CLP MID 67 MID -1M\nR14 MID VEE_CLP R_NOISELESS 1K\nXCLAW_AMP VCC_CLP VEE_CLP VOUT_S MID 68 69 CLAMP_AMP_LO_0\nR26 VCC_CLP MID R_NOISELESS 1T\nR23 VEE_CLP MID R_NOISELESS 1T\nR25 68 MID R_NOISELESS 1\nR24 MID 69 R_NOISELESS 1\nR27 68 70 R_NOISELESS 1M\nR28 69 71 R_NOISELESS 1M\nC11 70 MID 1F\nC10 MID 71 1F\nXCLAW_SRC 70 71 CLAW_CLAMP MID VCCS_LIM_3_0\nH2 35 MID V11 -1\nH3 33 MID V12 1\nC12 SW_OL MID 100P\nR32 72 SW_OL R_NOISELESS 100\nR31 72 MID R_NOISELESS 1\nXOL_SENSE MID 72 34 32 OL_SENSE_0\nS1 21 22 SW_OL MID S_VSWITCH_7\nH1 73 MID V4 1K\nS7 VEE OUT VEE OUT S_VSWITCH_8\nS6 OUT VCC OUT VCC S_VSWITCH_9\nR11 MID 74 R_NOISELESS 1T\nR18 74 VOUT_S R_NOISELESS 100\nC7 VOUT_S MID 1P\nE5 74 MID OUT MID 1\nC13 VIMON MID 1N\nR33 73 VIMON R_NOISELESS 100\nR10 MID 73 R_NOISELESS 1T\nR47 75 VCLP R_NOISELESS 100\nC24 VCLP MID 100P\nE4 75 MID CL_CLAMP MID 1\nR46 MID CL_CLAMP R_NOISELESS 1K\nG9 CL_CLAMP MID CLAW_CLAMP MID -1M\nR45 MID CLAW_CLAMP R_NOISELESS 1K\nG8 CLAW_CLAMP MID 40 MID -1M\nR43 MID VSENSE R_NOISELESS 1K\nG15 VSENSE MID CLAMP MID -1M\nC4 42 MID 1F\nR9 42 76 R_NOISELESS 1M\nR7 MID 77 R_NOISELESS 1T\nR6 78 MID R_NOISELESS 1T\nR8 MID 76 R_NOISELESS 1\nXVCM_CLAMP 79 MID 76 MID 78 77 VCCS_EXT_LIM_0\nE1 MID 0 80 0 1\nR89 VEE_B 0 R_NOISELESS 1\nR5 81 VEE_B R_NOISELESS 1M\nC3 81 0 1F\nR60 80 81 R_NOISELESS 1MEG\nC1 80 0 1\nR3 80 0 R_NOISELESS 1T\nR59 82 80 R_NOISELESS 1MEG\nC2 82 0 1F\nR4 VCC_B 82 R_NOISELESS 1M\nR88 VCC_B 0 R_NOISELESS 1\nG17 VEE_B 0 VEE 0 -1\nG16 VCC_B 0 VCC 0 -1\nR_PSR 83 79 R_NOISELESS 1K\nG_PSR 79 83 46 44 -1M\nR2 43 ESDn R_NOISELESS 1M\nR1 83 84 R_NOISELESS 1M\nR_CMR 85 84 R_NOISELESS 1K\nG_CMR 84 85 48 MID -1M\nC_CMn ESDn MID 5.5P\nC_CMp MID ESDp 5.5P\nR53 ESDn MID R_NOISELESS 1T\nR52 MID ESDp R_NOISELESS 1T\nR35 IN- ESDn R_NOISELESS 10M\nR34 IN+ ESDp R_NOISELESS 10M\n.MODEL S_VSWITCH_1 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_2 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_3 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_4 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_5 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_6 VSWITCH (RON=10M ROFF=1T VON=10M VOFF=0)\n.MODEL S_VSWITCH_7 VSWITCH (RON=1M ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_8 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.MODEL S_VSWITCH_9 VSWITCH (RON=50 ROFF=1T VON=500M VOFF=100M)\n.ENDS LM358LV\n.SUBCKT VCCS_LIM_ZO_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 100\n.PARAM IPOS = 32E3\n.PARAM INEG = -32E3\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_CLAW-_0 VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} = (00.0000, 0.00001) (14.0000, 0.000379) (28.0000, 0.000877) (37.3333, 0.001382) (37.8000, 0.00142) (38.7333, 0.001493) (39.6667, 0.001583) (40.6000, 0.001703) (41.5333, 0.00191) (42.0000, 0.00204)\n.ENDS VCCS_LIM_CLAW-_0\n.SUBCKT VNSE_0 1 2\n.PARAM FLW=10\n.PARAM NLF=115\n.PARAM NVR=27\n.PARAM GLF={PWR(FLW,0.25)*NLF/1164}\n.PARAM RNV={1.184*PWR(NVR,2)}\n.MODEL DVN D KF={PWR(FLW,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVN\nD2 8 0 DVN\nE1 3 6 7 8 {GLF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNV}\nR5 5 0 {RNV}\nR6 3 4 1E9\nR7 4 0 1E9\nE3 1 2 3 4 1\n.ENDS\n.SUBCKT FEMT_0_0 1 2\n.PARAM FLWF=0.001\n.PARAM NLFF=23\n.PARAM NVRF=23\n.PARAM GLFF={PWR(FLWF,0.25)*NLFF/1164}\n.PARAM RNVF={1.184*PWR(NVRF,2)}\n.MODEL DVNF D KF={PWR(FLWF,0.5)/1E11} IS=1.0E-16\nI1 0 7 10E-3\nI2 0 8 10E-3\nD1 7 0 DVNF\nD2 8 0 DVNF\nE1 3 6 7 8 {GLFF}\nR1 3 0 1E9\nR2 3 0 1E9\nR3 3 6 1E9\nE2 6 4 5 0 10\nR4 5 0 {RNVF}\nR5 5 0 {RNVF}\nR6 3 4 1E9\nR7 4 0 1E9\nG1 1 2 3 4 1E-6\n.ENDS\n.SUBCKT VCCS_LIM_2_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 11.15E-3\n.PARAM IPOS = 0.263\n.PARAM INEG = -0.263\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_1_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-4\n.PARAM IPOS = .5\n.PARAM INEG = -.5\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIMIT_IQ_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1E-3\nG1 IOUT- IOUT+ VALUE={IF( (V(VC+,VC-)<=0),0,GAIN*V(VC+,VC-) )}\n.ENDS\n.SUBCKT CLAMP_AMP_LO_0 VC+ VC- VIN COM VO+ VO-\n.PARAM G=1\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n.SUBCKT CLAMP_AMP_HI_0 VC+ VC- VIN COM VO+ VO-\n.PARAM G=10\nGVO+ COM VO+ VALUE = {IF(V(VIN,COM)>V(VC+,COM),((V(VIN,COM)-V(VC+,COM))*G),0)}\nGVO- COM VO- VALUE = {IF(V(VIN,COM)<V(VC-,COM),((V(VC-,COM)-V(VIN,COM))*G),0)}\n.ENDS\n.SUBCKT VCCS_LIM_GR_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.55\n.PARAM INEG = -0.55\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_4_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 1.122\n.PARAM INEG = -1.122\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT VCCS_LIM_CLAW+_0 VC+ VC- IOUT+ IOUT-\nG1 IOUT+ IOUT- TABLE {ABS(V(VC+,VC-))} = (00.00, 0.000010) (13.67, 0.0003467) (27.33, 0.0007994) (36.44, 0.001309) (36.90, 0.001351) (37.81, 0.001455) (38.72, 0.001600) (39.63, 0.001812) (40.54, 0.002117) (41.00, 0.002292)\n.ENDS VCCS_LIM_CLAW+_0\n.SUBCKT VCCS_LIM_3_0 VC+ VC- IOUT+ IOUT-\n.PARAM GAIN = 1\n.PARAM IPOS = 0.47\n.PARAM INEG = -0.47\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VC+,VC-),INEG,IPOS)}\n.ENDS\n.SUBCKT OL_SENSE_0 COM SW+ OLN OLP\nGSW+ COM SW+ VALUE = {IF((V(OLN,COM)>10E-3 | V(OLP,COM)>10E-3),1,0)}\n.ENDS\n.SUBCKT VCCS_EXT_LIM_0 VIN+ VIN- IOUT- IOUT+ VP+ VP-\n.PARAM GAIN = 1\nG1 IOUT+ IOUT- VALUE={LIMIT(GAIN*V(VIN+,VIN-),V(VP-,VIN-), V(VP+,VIN-))}\n.ENDS»
  «shorted pins: false»
  «line (-150,200) (-50,200) 0 0 0x1000000 -1 -1»
  «line (-150,-200) (-50,-200) 0 0 0x1000000 -1 -1»
  «line (-100,150) (-100,250) 0 0 0x1000000 -1 -1»
  «line (-200,450) (-200,-450) 0 0 0x1000000 -1 -1»
  «line (-200,-450) (400,0) 0 0 0x1000000 -1 -1»
  «line (400,0) (-200,450) 0 0 0x1000000 -1 -1»
  «line (50,350) (150,350) 0 0 0x1000000 -1 -1»
  «line (100,300) (100,400) 0 0 0x1000000 -1 -1»
  «line (50,-350) (150,-350) 0 0 0x1000000 -1 -1»
  «text (400,450) 1 15 2 0x1000000 -1 -1 "X1"»
  «text (300,250) 1 7 0 0x1000000 -1 -1 "LM358LV"»
  «pin (-200,200) (20,0) 1 79 0 0x0 -1 "IN+"»
  «pin (-200,-200) (20,0) 1 79 0 0x0 -1 "IN-"»
  «pin (0,300) (20,0) 1 79 0 0x0 -1 "VCC"»
  «pin (0,-300) (-20,0) 1 79 0 0x0 -1 "VEE"»
  «pin (400,0) (-20,0) 1 79 0 0x0 -1 "out"»
»
