<dec f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='529' type='bool llvm::TargetTransformInfo::shouldFavorBackedgeIndex(const llvm::Loop * L) const'/>
<doc f='llvm/llvm/include/llvm/Analysis/TargetTransformInfo.h' l='527'>/// Return true if LSR should make efforts to generate indexed addressing
  /// modes that operate across loop iterations.</doc>
<def f='llvm/llvm/lib/Analysis/TargetTransformInfo.cpp' l='174' ll='176' type='bool llvm::TargetTransformInfo::shouldFavorBackedgeIndex(const llvm::Loop * L) const'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp' l='1265' u='c' c='_ZN12_GLOBAL__N_14Cost12RateRegisterERKNS_7FormulaEPKN4llvm4SCEVERNS4_15SmallPtrSetImplIS7_EE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/LoopStrengthReduce.cpp' l='5485' u='c' c='_ZN12_GLOBAL__N_111LSRInstanceC1EPN4llvm4LoopERNS1_7IVUsersERNS1_15ScalarEvolutionERNS1_13DominatorTreeERNS1_8LoopInfoERKNS1_19TargetTransformInfoE'/>
