; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lsx < %s | FileCheck %s --check-prefixes=CHECK,LA32
; RUN: llc --mtriple=loongarch64 --mattr=+lsx %s -o - | FileCheck %s --check-prefixes=CHECK,LA64

define void @load_zext_2i8_to_2i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_2i8_to_2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ld.h $a0, $a0, 0
; CHECK-NEXT:    vinsgr2vr.h $vr0, $a0, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    ret
entry:
  %A = load <2 x i8>, ptr %ptr
  %B = zext <2 x i8> %A to <2 x i64>
  store <2 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_2i16_to_2i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_2i16_to_2i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ld.w $a0, $a0, 0
; CHECK-NEXT:    vinsgr2vr.w $vr0, $a0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    ret
entry:
  %A = load <2 x i16>, ptr %ptr
  %B = zext <2 x i16> %A to <2 x i64>
  store <2 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_2i32_to_2i64(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_2i32_to_2i64:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vinsgr2vr.w $vr0, $a0, 1
; LA32-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_2i32_to_2i64:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    ret
entry:
  %A = load <2 x i32>, ptr %ptr
  %B = zext <2 x i32> %A to <2 x i64>
  store <2 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_4i8_to_4i32(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_4i8_to_4i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ld.w $a0, $a0, 0
; CHECK-NEXT:    vinsgr2vr.w $vr0, $a0, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    ret
entry:
  %A = load <4 x i8>, ptr %ptr
  %B = zext <4 x i8> %A to <4 x i32>
  store <4 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_4i8_to_4i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_4i8_to_4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    ld.w $a0, $a0, 0
; CHECK-NEXT:    vinsgr2vr.w $vr0, $a0, 0
; CHECK-NEXT:    vshuf4i.b $vr1, $vr0, 14
; CHECK-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <4 x i8>, ptr %ptr
  %B = zext <4 x i8> %A to <4 x i64>
  store <4 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_4i16_to_4i32(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_4i16_to_4i32:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vinsgr2vr.w $vr0, $a0, 1
; LA32-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_4i16_to_4i32:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    ret
entry:
  %A = load <4 x i16>, ptr %ptr
  %B = zext <4 x i16> %A to <4 x i32>
  store <4 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_4i16_to_4i64(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_4i16_to_4i64:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA32-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA32-NEXT:    vinsgr2vr.w $vr1, $a0, 0
; LA32-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA32-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; LA32-NEXT:    vst $vr1, $a1, 16
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_4i16_to_4i64:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vshuf4i.h $vr1, $vr0, 14
; LA64-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA64-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    vst $vr1, $a1, 16
; LA64-NEXT:    ret
entry:
  %A = load <4 x i16>, ptr %ptr
  %B = zext <4 x i16> %A to <4 x i64>
  store <4 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_4i32_to_4i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_4i32_to_4i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vshuf4i.w $vr1, $vr0, 14
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <4 x i32>, ptr %ptr
  %B = zext <4 x i32> %A to <4 x i64>
  store <4 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_8i8_to_8i16(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_8i8_to_8i16:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vinsgr2vr.w $vr0, $a0, 1
; LA32-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_8i8_to_8i16:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    ret
entry:
  %A = load <8 x i8>, ptr %ptr
  %B = zext <8 x i8> %A to <8 x i16>
  store <8 x i16> %B, ptr %dst
  ret void
}

define void @load_zext_8i8_to_8i32(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_8i8_to_8i32:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA32-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA32-NEXT:    vinsgr2vr.w $vr1, $a0, 0
; LA32-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; LA32-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA32-NEXT:    vst $vr1, $a1, 16
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_8i8_to_8i32:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vsrli.d $vr1, $vr0, 32
; LA64-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA64-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    vst $vr1, $a1, 16
; LA64-NEXT:    ret
entry:
  %A = load <8 x i8>, ptr %ptr
  %B = zext <8 x i8> %A to <8 x i32>
  store <8 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_8i8_to_8i64(ptr %ptr, ptr %dst) {
; LA32-LABEL: load_zext_8i8_to_8i64:
; LA32:       # %bb.0: # %entry
; LA32-NEXT:    ld.w $a2, $a0, 0
; LA32-NEXT:    ld.w $a0, $a0, 4
; LA32-NEXT:    vinsgr2vr.w $vr0, $a2, 0
; LA32-NEXT:    vinsgr2vr.w $vr0, $a0, 1
; LA32-NEXT:    vshuf4i.b $vr1, $vr0, 14
; LA32-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; LA32-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA32-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; LA32-NEXT:    vsrli.d $vr2, $vr0, 32
; LA32-NEXT:    vsllwil.hu.bu $vr2, $vr2, 0
; LA32-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; LA32-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; LA32-NEXT:    vsrli.d $vr3, $vr0, 48
; LA32-NEXT:    vsllwil.hu.bu $vr3, $vr3, 0
; LA32-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; LA32-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; LA32-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA32-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA32-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA32-NEXT:    vst $vr0, $a1, 0
; LA32-NEXT:    vst $vr3, $a1, 48
; LA32-NEXT:    vst $vr2, $a1, 32
; LA32-NEXT:    vst $vr1, $a1, 16
; LA32-NEXT:    ret
;
; LA64-LABEL: load_zext_8i8_to_8i64:
; LA64:       # %bb.0: # %entry
; LA64-NEXT:    ld.d $a0, $a0, 0
; LA64-NEXT:    vinsgr2vr.d $vr0, $a0, 0
; LA64-NEXT:    vshuf4i.b $vr1, $vr0, 14
; LA64-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; LA64-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; LA64-NEXT:    vsrli.d $vr2, $vr0, 32
; LA64-NEXT:    vsllwil.hu.bu $vr2, $vr2, 0
; LA64-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; LA64-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; LA64-NEXT:    vsrli.d $vr3, $vr0, 48
; LA64-NEXT:    vsllwil.hu.bu $vr3, $vr3, 0
; LA64-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; LA64-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; LA64-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; LA64-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; LA64-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; LA64-NEXT:    vst $vr0, $a1, 0
; LA64-NEXT:    vst $vr3, $a1, 48
; LA64-NEXT:    vst $vr2, $a1, 32
; LA64-NEXT:    vst $vr1, $a1, 16
; LA64-NEXT:    ret
entry:
  %A = load <8 x i8>, ptr %ptr
  %B = zext <8 x i8> %A to <8 x i64>
  store <8 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_8i16_to_8i32(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_8i16_to_8i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vbsrl.v $vr1, $vr0, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <8 x i16>, ptr %ptr
  %B = zext <8 x i16> %A to <8 x i32>
  store <8 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_8i16_to_8i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_8i16_to_8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vshuf4i.h $vr1, $vr0, 14
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vbsrl.v $vr2, $vr0, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; CHECK-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; CHECK-NEXT:    vbsrl.v $vr3, $vr0, 12
; CHECK-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr3, $a1, 48
; CHECK-NEXT:    vst $vr2, $a1, 32
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <8 x i16>, ptr %ptr
  %B = zext <8 x i16> %A to <8 x i64>
  store <8 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_8i32_to_8i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_8i32_to_8i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vld $vr1, $a0, 16
; CHECK-NEXT:    vshuf4i.w $vr2, $vr0, 14
; CHECK-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; CHECK-NEXT:    vshuf4i.w $vr3, $vr1, 14
; CHECK-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vst $vr1, $a1, 32
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr3, $a1, 48
; CHECK-NEXT:    vst $vr2, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <8 x i32>, ptr %ptr
  %B = zext <8 x i32> %A to <8 x i64>
  store <8 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_16i8_to_16i16(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_16i8_to_16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vbsrl.v $vr1, $vr0, 8
; CHECK-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <16 x i8>, ptr %ptr
  %B = zext <16 x i8> %A to <16 x i16>
  store <16 x i16> %B, ptr %dst
  ret void
}

define void @load_zext_16i8_to_16i32(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_16i8_to_16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vsrli.d $vr1, $vr0, 32
; CHECK-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vbsrl.v $vr2, $vr0, 8
; CHECK-NEXT:    vsllwil.hu.bu $vr2, $vr2, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; CHECK-NEXT:    vbsrl.v $vr3, $vr0, 12
; CHECK-NEXT:    vsllwil.hu.bu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr3, $a1, 48
; CHECK-NEXT:    vst $vr2, $a1, 32
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <16 x i8>, ptr %ptr
  %B = zext <16 x i8> %A to <16 x i32>
  store <16 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_16i8_to_16i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_16i8_to_16i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vshuf4i.b $vr1, $vr0, 14
; CHECK-NEXT:    vsllwil.hu.bu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vsrli.d $vr2, $vr0, 32
; CHECK-NEXT:    vsllwil.hu.bu $vr2, $vr2, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; CHECK-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; CHECK-NEXT:    vsrli.d $vr3, $vr0, 48
; CHECK-NEXT:    vsllwil.hu.bu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; CHECK-NEXT:    vbsrl.v $vr4, $vr0, 8
; CHECK-NEXT:    vsllwil.hu.bu $vr4, $vr4, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr4, $vr4, 0
; CHECK-NEXT:    vsllwil.du.wu $vr4, $vr4, 0
; CHECK-NEXT:    vbsrl.v $vr5, $vr0, 10
; CHECK-NEXT:    vsllwil.hu.bu $vr5, $vr5, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr5, $vr5, 0
; CHECK-NEXT:    vsllwil.du.wu $vr5, $vr5, 0
; CHECK-NEXT:    vbsrl.v $vr6, $vr0, 12
; CHECK-NEXT:    vsllwil.hu.bu $vr6, $vr6, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr6, $vr6, 0
; CHECK-NEXT:    vsllwil.du.wu $vr6, $vr6, 0
; CHECK-NEXT:    vbsrl.v $vr7, $vr0, 14
; CHECK-NEXT:    vsllwil.hu.bu $vr7, $vr7, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr7, $vr7, 0
; CHECK-NEXT:    vsllwil.du.wu $vr7, $vr7, 0
; CHECK-NEXT:    vsllwil.hu.bu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr7, $a1, 112
; CHECK-NEXT:    vst $vr6, $a1, 96
; CHECK-NEXT:    vst $vr5, $a1, 80
; CHECK-NEXT:    vst $vr4, $a1, 64
; CHECK-NEXT:    vst $vr3, $a1, 48
; CHECK-NEXT:    vst $vr2, $a1, 32
; CHECK-NEXT:    vst $vr1, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <16 x i8>, ptr %ptr
  %B = zext <16 x i8> %A to <16 x i64>
  store <16 x i64> %B, ptr %dst
  ret void
}

define void @load_zext_16i16_to_16i32(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_16i16_to_16i32:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vld $vr1, $a0, 16
; CHECK-NEXT:    vbsrl.v $vr2, $vr0, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; CHECK-NEXT:    vbsrl.v $vr3, $vr1, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vst $vr1, $a1, 32
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr3, $a1, 48
; CHECK-NEXT:    vst $vr2, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <16 x i16>, ptr %ptr
  %B = zext <16 x i16> %A to <16 x i32>
  store <16 x i32> %B, ptr %dst
  ret void
}

define void @load_zext_16i16_to_16i64(ptr %ptr, ptr %dst) {
; CHECK-LABEL: load_zext_16i16_to_16i64:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vld $vr0, $a0, 0
; CHECK-NEXT:    vld $vr1, $a0, 16
; CHECK-NEXT:    vshuf4i.h $vr2, $vr0, 14
; CHECK-NEXT:    vsllwil.wu.hu $vr2, $vr2, 0
; CHECK-NEXT:    vsllwil.du.wu $vr2, $vr2, 0
; CHECK-NEXT:    vbsrl.v $vr3, $vr0, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr3, $vr3, 0
; CHECK-NEXT:    vsllwil.du.wu $vr3, $vr3, 0
; CHECK-NEXT:    vbsrl.v $vr4, $vr0, 12
; CHECK-NEXT:    vsllwil.wu.hu $vr4, $vr4, 0
; CHECK-NEXT:    vsllwil.du.wu $vr4, $vr4, 0
; CHECK-NEXT:    vshuf4i.h $vr5, $vr1, 14
; CHECK-NEXT:    vsllwil.wu.hu $vr5, $vr5, 0
; CHECK-NEXT:    vsllwil.du.wu $vr5, $vr5, 0
; CHECK-NEXT:    vbsrl.v $vr6, $vr1, 8
; CHECK-NEXT:    vsllwil.wu.hu $vr6, $vr6, 0
; CHECK-NEXT:    vsllwil.du.wu $vr6, $vr6, 0
; CHECK-NEXT:    vbsrl.v $vr7, $vr1, 12
; CHECK-NEXT:    vsllwil.wu.hu $vr7, $vr7, 0
; CHECK-NEXT:    vsllwil.du.wu $vr7, $vr7, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.du.wu $vr0, $vr0, 0
; CHECK-NEXT:    vsllwil.wu.hu $vr1, $vr1, 0
; CHECK-NEXT:    vsllwil.du.wu $vr1, $vr1, 0
; CHECK-NEXT:    vst $vr1, $a1, 64
; CHECK-NEXT:    vst $vr0, $a1, 0
; CHECK-NEXT:    vst $vr7, $a1, 112
; CHECK-NEXT:    vst $vr6, $a1, 96
; CHECK-NEXT:    vst $vr5, $a1, 80
; CHECK-NEXT:    vst $vr4, $a1, 48
; CHECK-NEXT:    vst $vr3, $a1, 32
; CHECK-NEXT:    vst $vr2, $a1, 16
; CHECK-NEXT:    ret
entry:
  %A = load <16 x i16>, ptr %ptr
  %B = zext <16 x i16> %A to <16 x i64>
  store <16 x i64> %B, ptr %dst
  ret void
}
