# Map UART TX to JE1
set_property PACKAGE_PIN A6 [get_ports {UART0_TX_0}]
set_property IOSTANDARD LVCMOS33 [get_ports {UART0_TX_0}]

# Map UART RX to JE2
set_property PACKAGE_PIN G7 [get_ports {UART0_RX_0}]
set_property IOSTANDARD LVCMOS33 [get_ports {UART0_RX_0}]