

================================================================
== Vivado HLS Report for 'cholesky_inverse_top_2'
================================================================
* Date:           Wed Aug  8 19:07:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    30.588|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  151|  339|  151|  339|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_cholesky_alt4_fu_28         |cholesky_alt4         |   29|  137|   29|  137|   none  |
        |grp_back_substitute_alt_fu_36   |back_substitute_alt   |   51|  131|   51|  131|   none  |
        |grp_matrix_multiply_alt2_fu_42  |matrix_multiply_alt2  |   66|   66|   66|   66|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     27|    2655|    4873|    -|
|Memory           |        2|      -|      64|       8|    -|
|Multiplexer      |        -|      -|       -|     155|    -|
|Register         |        -|      -|       9|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|     27|    2728|    5036|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_back_substitute_alt_fu_36   |back_substitute_alt   |        0|      5|  1005|  1980|
    |grp_cholesky_alt4_fu_28         |cholesky_alt4         |        0|     17|  1237|  2233|
    |grp_matrix_multiply_alt2_fu_42  |matrix_multiply_alt2  |        0|      5|   413|   660|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        0|     27|  2655|  4873|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |U_U      |cholesky_inverse_mb6  |        0|  64|   8|    16|   32|     1|          512|
    |U_inv_U  |cholesky_inverse_ncg  |        2|   0|   0|    16|   32|     1|          512|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                      |        2|  64|   8|    32|   64|     2|         1024|
    +---------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |U_address0      |  15|          3|    4|         12|
    |U_ce0           |  15|          3|    1|          3|
    |U_inv_address0  |  15|          3|    4|         12|
    |U_inv_address1  |  15|          3|    4|         12|
    |U_inv_ce0       |  15|          3|    1|          3|
    |U_inv_ce1       |  15|          3|    1|          3|
    |U_inv_we0       |   9|          2|    1|          2|
    |U_inv_we1       |   9|          2|    1|          2|
    |U_we0           |   9|          2|    1|          2|
    |ap_NS_fsm       |  38|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           | 155|         31|   19|         58|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  6|   0|    6|          0|
    |grp_back_substitute_alt_fu_36_ap_start_reg   |  1|   0|    1|          0|
    |grp_cholesky_alt4_fu_28_ap_start_reg         |  1|   0|    1|          0|
    |grp_matrix_multiply_alt2_fu_42_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  9|   0|    9|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cholesky_inverse_top.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cholesky_inverse_top.2 | return value |
|A_address0         | out |    4|  ap_memory |            A           |     array    |
|A_ce0              | out |    1|  ap_memory |            A           |     array    |
|A_q0               |  in |   32|  ap_memory |            A           |     array    |
|InverseA_address0  | out |    4|  ap_memory |        InverseA        |     array    |
|InverseA_ce0       | out |    1|  ap_memory |        InverseA        |     array    |
|InverseA_we0       | out |    1|  ap_memory |        InverseA        |     array    |
|InverseA_d0        | out |   32|  ap_memory |        InverseA        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 7 [1/1] (0.67ns)   --->   "%U = alloca [16 x float], align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:138]   --->   Operation 7 'alloca' 'U' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "%U_inv = alloca [16 x float], align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:139]   --->   Operation 8 'alloca' 'U_inv' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%cholesky_success_wri = call fastcc i32 @cholesky_alt4([16 x float]* %A, [16 x float]* %U)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:625->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:144]   --->   Operation 9 'call' 'cholesky_success_wri' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%cholesky_success_wri = call fastcc i32 @cholesky_alt4([16 x float]* %A, [16 x float]* %U)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:625->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:144]   --->   Operation 10 'call' 'cholesky_success_wri' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @back_substitute_alt([16 x float]* %U, [16 x float]* %U_inv)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:326->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:148]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @back_substitute_alt([16 x float]* %U, [16 x float]* %U_inv)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_back_substitute.h:326->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:148]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @matrix_multiply_alt2([16 x float]* %U_inv, [16 x float]* %InverseA)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:137]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @matrix_multiply_alt2([16 x float]* %U_inv, [16 x float]* %InverseA)"   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "ret i32 %cholesky_success_wri" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky_inverse.h:153]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ InverseA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
U                    (alloca       ) [ 0011100]
U_inv                (alloca       ) [ 0011111]
cholesky_success_wri (call         ) [ 0001111]
StgValue_12          (call         ) [ 0000000]
StgValue_14          (specinterface) [ 0000000]
StgValue_15          (call         ) [ 0000000]
StgValue_16          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="InverseA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InverseA"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cholesky_alt4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="back_substitute_alt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_multiply_alt2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="U_alloca_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="U_inv_alloca_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U_inv/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_cholesky_alt4_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cholesky_success_wri/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_back_substitute_alt_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_matrix_multiply_alt2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/5 "/>
</bind>
</comp>

<comp id="49" class="1005" name="cholesky_success_wri_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="4"/>
<pin id="51" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cholesky_success_wri "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="4" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="20" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="52"><net_src comp="28" pin="3"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: InverseA | {5 6 }
 - Input state : 
	Port: cholesky_inverse_top.2 : A | {1 2 }
  - Chain level:
	State 1
		cholesky_success_wri : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |     grp_cholesky_alt4_fu_28    |    0    |    17   | 10.6085 |   1368  |   2089  |
|   call   |  grp_back_substitute_alt_fu_36 |    0    |    5    | 3.99225 |   985   |   1836  |
|          | grp_matrix_multiply_alt2_fu_42 |    0    |    5    |  2.624  |   432   |   576   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    27   | 17.2248 |   2785  |   4501  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|  U  |    0   |   64   |    8   |
|U_inv|    2   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    2   |   64   |    8   |
+-----+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cholesky_success_wri_reg_49|   32   |
+---------------------------+--------+
|           Total           |   32   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   27   |   17   |  2785  |  4501  |
|   Memory  |    2   |    -   |    -   |   64   |    8   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   27   |   17   |  2881  |  4509  |
+-----------+--------+--------+--------+--------+--------+
