Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan 19 11:09:43 2022
| Host         : labish-OptiPlex-9010 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zed_SPI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                 7460        0.017        0.000                      0                 7460        1.500        0.000                       0                  3810  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
Zed_SPI_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Zed_SPI_clk_wiz_1_0    {0.000 2.000}        4.000           250.000         
  clkfbout_Zed_SPI_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Zed_SPI_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Zed_SPI_clk_wiz_1_0                                                                                                                                                      1.500        0.000                       0                    16  
  clkfbout_Zed_SPI_clk_wiz_1_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                              0.652        0.000                      0                 7460        0.017        0.000                      0                 7460        4.020        0.000                       0                  3790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Zed_SPI_clk_wiz_1_0  clk_fpga_0                          0.010        0.000                      0                   14        0.035        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_fpga_0                                                  
(none)                        clkfbout_Zed_SPI_clk_wiz_1_0                                
(none)                                                      clk_fpga_0                    
(none)                                                      clk_out1_Zed_SPI_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1
  To Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Zed_SPI_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Zed_SPI_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X56Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X62Y94     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X62Y94     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X56Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X56Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X63Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X56Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X56Y92     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X67Y90     Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Zed_SPI_clk_wiz_1_0
  To Clock:  clkfbout_Zed_SPI_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Zed_SPI_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Zed_SPI_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 1.840ns (21.349%)  route 6.779ns (78.651%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.826    11.552    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.474    12.653    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[29]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[29]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 1.840ns (21.349%)  route 6.779ns (78.651%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.826    11.552    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.474    12.653    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[30]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[30]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 1.840ns (21.349%)  route 6.779ns (78.651%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.826    11.552    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.474    12.653    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y85         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[31]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X42Y85         FDRE (Setup_fdre_C_R)       -0.524    12.204    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[31]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.840ns (21.675%)  route 6.649ns (78.325%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.696    11.422    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[25]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.840ns (21.675%)  route 6.649ns (78.325%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.696    11.422    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[26]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.840ns (21.675%)  route 6.649ns (78.325%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.696    11.422    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[27]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.840ns (21.675%)  route 6.649ns (78.325%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.696    11.422    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.473    12.652    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y84         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X42Y84         FDRE (Setup_fdre_C_R)       -0.524    12.203    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[28]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 1.840ns (21.707%)  route 6.636ns (78.293%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.683    11.409    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[21]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524    12.202    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[21]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 1.840ns (21.707%)  route 6.636ns (78.293%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.683    11.409    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[22]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524    12.202    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[22]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 1.840ns (21.707%)  route 6.636ns (78.293%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.639     2.933    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[13]/Q
                         net (fo=6, routed)           0.826     4.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[13]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.339 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6/O
                         net (fo=2, routed)           0.608     4.947    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_6_n_0
    SLICE_X36Y82         LUT5 (Prop_lut5_I4_O)        0.116     5.063 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13/O
                         net (fo=4, routed)           0.875     5.938    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_13_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I0_O)        0.328     6.266 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2/O
                         net (fo=46, routed)          0.948     7.215    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[29]_i_2_n_0
    SLICE_X38Y78         LUT4 (Prop_lut4_I2_O)        0.116     7.331 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26/O
                         net (fo=1, routed)           0.611     7.941    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_26_n_0
    SLICE_X38Y79         LUT4 (Prop_lut4_I0_O)        0.328     8.269 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9/O
                         net (fo=2, routed)           0.856     9.125    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_9_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.249 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5/O
                         net (fo=3, routed)           0.847    10.097    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_5_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I1_O)        0.124    10.221 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.381    10.602    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.726 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.683    11.409    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.472    12.651    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[23]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X42Y83         FDRE (Setup_fdre_C_R)       -0.524    12.202    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[23]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -11.409    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.259ns (63.012%)  route 0.152ns (36.988%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.555     0.891    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.152     1.184    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[19]
    SLICE_X50Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.229 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.000     1.229    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[19]_i_2_n_0
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.073     1.302 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.302    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X50Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.820     1.186    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y93         FDRE (Hold_fdre_C_D)         0.134     1.285    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.355%)  route 0.150ns (37.645%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.552     0.888    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[16]/Q
                         net (fo=1, routed)           0.150     1.178    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[16]
    SLICE_X49Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.223 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[16]_i_2/O
                         net (fo=1, routed)           0.000     1.223    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[16]_i_2_n_0
    SLICE_X49Y94         MUXF7 (Prop_muxf7_I0_O)      0.062     1.285 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.285    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X49Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.824     1.190    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.260    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.248ns (68.157%)  route 0.116ns (31.843%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.635     0.971    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.116     1.228    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[24]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.273 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.000     1.273    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[24]_i_2_n_0
    SLICE_X50Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.335 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.335    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.821     1.187    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.134     1.286    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.427%)  route 0.223ns (54.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y92         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.223     1.251    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[2]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.296 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X45Y93         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.824     1.190    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y93         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.091     1.246    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.558     0.894    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y95         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.173    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X32Y95         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.825     1.191    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y95         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.750%)  route 0.113ns (33.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.656     0.992    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.113     1.233    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.099     1.332 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.332    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X29Y99         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.845     1.211    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.288ns (65.629%)  route 0.151ns (34.371%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.553     0.889    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[29]/Q
                         net (fo=1, routed)           0.151     1.167    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[29]
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.098     1.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           0.000     1.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X49Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.327 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.327    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.558     0.894    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.056     1.090    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X34Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.825     1.191    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.248ns (52.385%)  route 0.225ns (47.616%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.553     0.889    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg1_reg[21]/Q
                         net (fo=1, routed)           0.225     1.255    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[21]
    SLICE_X50Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.300 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.000     1.300    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[21]_i_2_n_0
    SLICE_X50Y89         MUXF7 (Prop_muxf7_I0_O)      0.062     1.362 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     1.362    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X50Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.818     1.184    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.134     1.283    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.274ns (60.257%)  route 0.181ns (39.743%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[22]/Q
                         net (fo=1, routed)           0.181     1.231    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg_n_0_[22]
    SLICE_X49Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.276 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.000     1.276    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X49Y90         MUXF7 (Prop_muxf7_I1_O)      0.065     1.341 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.341    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X49Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.823     1.189    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.105     1.259    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y91    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y91    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y91    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y93    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.806ns  (logic 0.642ns (22.879%)  route 2.164ns (77.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 9.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.717     9.720    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    10.238 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/Q
                         net (fo=1, routed)           2.164    12.402    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[6]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.526 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[6]_i_1/O
                         net (fo=1, routed)           0.000    12.526    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_25
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.540    12.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.262    12.457    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.079    12.536    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.765ns  (logic 0.580ns (20.975%)  route 2.185ns (79.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 9.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     9.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456    10.175 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/Q
                         net (fo=1, routed)           2.185    12.360    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[7]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.484 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[7]_i_2/O
                         net (fo=1, routed)           0.000    12.484    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_24
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.539    12.718    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]/C
                         clock pessimism              0.000    12.718    
                         clock uncertainty           -0.262    12.456    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.079    12.535    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[7]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.966%)  route 2.186ns (79.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 9.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     9.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456    10.175 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/Q
                         net (fo=1, routed)           2.186    12.361    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[5]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.485 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[5]_i_1/O
                         net (fo=1, routed)           0.000    12.485    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_26
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.539    12.718    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.000    12.718    
                         clock uncertainty           -0.262    12.456    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.081    12.537    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                         -12.485    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.756ns  (logic 0.642ns (23.297%)  route 2.114ns (76.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 9.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.717     9.720    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    10.238 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/Q
                         net (fo=1, routed)           2.114    12.352    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[4]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.476 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[4]_i_1/O
                         net (fo=1, routed)           0.000    12.476    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_27
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.540    12.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.262    12.457    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.079    12.536    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[4]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.676ns  (logic 0.580ns (21.674%)  route 2.096ns (78.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 9.717 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.714     9.717    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.456    10.173 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/Q
                         net (fo=1, routed)           2.096    12.269    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[10]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.393 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[10]_i_1/O
                         net (fo=1, routed)           0.000    12.393    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_21
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.536    12.715    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.262    12.453    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.029    12.482    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                         -12.393    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.009%)  route 2.032ns (75.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 9.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.717     9.720    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    10.238 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/Q
                         net (fo=1, routed)           2.032    12.270    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.394 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[1]_i_1/O
                         net (fo=1, routed)           0.000    12.394    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_30
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.540    12.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.262    12.457    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.077    12.534    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.671ns  (logic 0.580ns (21.712%)  route 2.091ns (78.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 9.719 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.716     9.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.456    10.175 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/Q
                         net (fo=1, routed)           2.091    12.266    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[3]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[3]_i_1/O
                         net (fo=1, routed)           0.000    12.390    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_28
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.539    12.718    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.000    12.718    
                         clock uncertainty           -0.262    12.456    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.077    12.533    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.674ns  (logic 0.642ns (24.012%)  route 2.032ns (75.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns = ( 9.720 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.717     9.720    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    10.238 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/Q
                         net (fo=1, routed)           2.032    12.270    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[2]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.394 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[2]_i_1/O
                         net (fo=1, routed)           0.000    12.394    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_29
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.540    12.719    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.000    12.719    
                         clock uncertainty           -0.262    12.457    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.081    12.538    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         12.538    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.210%)  route 2.031ns (77.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 9.717 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.714     9.717    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.456    10.173 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/Q
                         net (fo=1, routed)           2.031    12.204    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[9]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.328 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[9]_i_1/O
                         net (fo=1, routed)           0.000    12.328    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_22
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.536    12.715    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.262    12.453    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.031    12.484    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.598ns  (logic 0.580ns (22.324%)  route 2.018ns (77.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns = ( 9.717 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.714     9.717    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.456    10.173 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/Q
                         net (fo=1, routed)           2.018    12.191    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[8]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.315 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000    12.315    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_23
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.536    12.715    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.000    12.715    
                         clock uncertainty           -0.262    12.453    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.031    12.484    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  0.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.467ns (22.343%)  route 1.623ns (77.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.367     1.912 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/Q
                         net (fo=1, routed)           1.623     3.535    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[0]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.100     3.635 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[0]_i_1/O
                         net (fo=1, routed)           0.000     3.635    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_31
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.713     3.007    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]/C
                         clock pessimism              0.000     3.007    
                         clock uncertainty            0.262     3.269    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.331     3.600    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.451%)  route 0.880ns (82.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.580     0.582    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/Q
                         net (fo=1, routed)           0.880     1.603    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[12]
    SLICE_X66Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.648 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[12]_i_1/O
                         net (fo=1, routed)           0.000     1.648    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_19
    SLICE_X66Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.847     1.213    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.262     1.475    
    SLICE_X66Y91         FDRE (Hold_fdre_C_D)         0.120     1.595    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.370%)  route 0.885ns (82.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.580     0.582    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/Q
                         net (fo=1, routed)           0.885     1.608    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[13]
    SLICE_X66Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.653 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[13]_i_2/O
                         net (fo=1, routed)           0.000     1.653    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_18
    SLICE_X66Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.847     1.213    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X66Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.262     1.475    
    SLICE_X66Y91         FDRE (Hold_fdre_C_D)         0.121     1.596    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.186ns (17.831%)  route 0.857ns (82.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.578     0.580    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/Q
                         net (fo=1, routed)           0.857     1.578    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[8]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.623 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[8]_i_1/O
                         net (fo=1, routed)           0.000     1.623    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_23
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.846     1.212    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.262     1.474    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.092     1.566    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.484%)  route 0.864ns (80.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.581     0.583    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/Q
                         net (fo=1, routed)           0.864     1.610    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[2]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.655 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.655    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_29
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.262     1.476    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.121     1.597    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.478%)  route 0.864ns (80.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.581     0.583    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/Q
                         net (fo=1, routed)           0.864     1.611    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[1]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.656 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[1]_i_1/O
                         net (fo=1, routed)           0.000     1.656    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_30
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.262     1.476    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.120     1.596    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.209ns (19.405%)  route 0.868ns (80.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.581     0.583    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/Q
                         net (fo=1, routed)           0.868     1.615    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[6]
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.660 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[6]_i_1/O
                         net (fo=1, routed)           0.000     1.660    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_25
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.262     1.476    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.121     1.597    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.724%)  route 0.863ns (82.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.578     0.580    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/Q
                         net (fo=1, routed)           0.863     1.584    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[9]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.629 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[9]_i_1/O
                         net (fo=1, routed)           0.000     1.629    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_22
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.846     1.212    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.262     1.474    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.092     1.566    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.186ns (17.200%)  route 0.895ns (82.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.580     0.582    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/Q
                         net (fo=1, routed)           0.895     1.618    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[3]
    SLICE_X62Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.663 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[3]_i_1/O
                         net (fo=1, routed)           0.000     1.663    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_28
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.847     1.213    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.262     1.475    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.120     1.595    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.253%)  route 0.892ns (82.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.578     0.580    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/Q
                         net (fo=1, routed)           0.892     1.613    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/w_CMOS_Data[10]
    SLICE_X57Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.658 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/slv_reg5[10]_i_1/O
                         net (fo=1, routed)           0.000     1.658    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI_n_21
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.846     1.212    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.262     1.474    
    SLICE_X57Y92         FDRE (Hold_fdre_C_D)         0.091     1.565    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.093    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.124ns (9.474%)  route 1.185ns (90.526%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.875     0.875    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.999 r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.309     1.309    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y101        FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.700     2.879    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y101        FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.045ns (9.243%)  route 0.442ns (90.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.323     0.323    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.118     0.487    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y101        FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.931     1.297    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y101        FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 3.997ns (38.409%)  route 6.410ns (61.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.843     3.137    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y106        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=13, routed)          6.410    10.003    o_SPI_CS_1_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         3.541    13.544 r  o_SPI_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000    13.544    o_SPI_CS_1
    AB6                                                               r  o_SPI_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.337ns  (logic 4.044ns (39.117%)  route 6.293ns (60.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.844     3.138    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X36Y106        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           6.293     9.949    o_SPI_MOSI_1_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.526    13.475 r  o_SPI_MOSI_1_OBUF_inst/O
                         net (fo=0)                   0.000    13.475    o_SPI_MOSI_1
    R6                                                                r  o_SPI_MOSI_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.476ns  (logic 4.096ns (39.098%)  route 6.380ns (60.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.638     2.932    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     3.351 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/Q
                         net (fo=1, routed)           6.380     9.731    o_LED_0_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.677    13.408 r  o_LED_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.408    o_LED_0[7]
    U14                                                               r  o_LED_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 4.006ns (39.774%)  route 6.066ns (60.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.844     3.138    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y105        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           6.066     9.660    o_SPI_CLK_1_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    13.210 r  o_SPI_CLK_1_OBUF_inst/O
                         net (fo=0)                   0.000    13.210    o_SPI_CLK_1
    AB7                                                               r  o_SPI_CLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_GPIO_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 3.951ns (40.856%)  route 5.720ns (59.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.844     3.138    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/Q
                         net (fo=17, routed)          5.720     9.314    o_GPIO_0_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.495    12.810 r  o_GPIO_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.810    o_GPIO_0[1]
    W7                                                                r  o_GPIO_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.651ns  (logic 4.058ns (42.048%)  route 5.593ns (57.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.843     3.137    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X44Y106        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           5.593     9.186    o_SPI_Clk_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    12.788 r  o_SPI_Clk_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.788    o_SPI_Clk_0
    Y11                                                               r  o_SPI_Clk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 4.076ns (42.297%)  route 5.560ns (57.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.842     3.136    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X43Y107        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.456     3.592 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           5.560     9.152    o_SPI_MOSI_0_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    12.772 r  o_SPI_MOSI_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.772    o_SPI_MOSI_0
    AB11                                                              r  o_SPI_MOSI_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_GPIO_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.328ns  (logic 3.950ns (42.351%)  route 5.377ns (57.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.652     2.946    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[3]/Q
                         net (fo=2, routed)           5.377     8.779    o_GPIO_0_OBUF[3]
    V4                   OBUF (Prop_obuf_I_O)         3.494    12.274 r  o_GPIO_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.274    o_GPIO_0[3]
    V4                                                                r  o_GPIO_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.193ns  (logic 3.978ns (43.272%)  route 5.215ns (56.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.637     2.931    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X41Y78         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           5.215     8.602    o_SPI_MOSI_2_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.522    12.124 r  o_SPI_MOSI_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.124    o_SPI_MOSI_2
    T4                                                                r  o_SPI_MOSI_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 3.990ns (43.443%)  route 5.194ns (56.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.643     2.937    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=14, routed)          5.194     8.587    o_SPI_CS_2_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    12.121 r  o_SPI_CS_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.121    o_SPI_CS_2
    AA4                                                               r  o_SPI_CS_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.315ns (52.885%)  route 1.172ns (47.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.580     0.916    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X60Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           1.172     2.228    o_SPI_MOSI_3_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.174     3.403 r  o_SPI_MOSI_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.403    o_SPI_MOSI_3
    L17                                                               r  o_SPI_MOSI_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.351ns (52.758%)  route 1.210ns (47.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.578     0.914    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X58Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.164     1.078 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           1.210     2.287    o_SPI_Clk_3_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.187     3.475 r  o_SPI_Clk_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.475    o_SPI_Clk_3
    M17                                                               r  o_SPI_Clk_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.295ns (43.769%)  route 1.664ns (56.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.580     0.916    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X61Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=12, routed)          1.664     2.721    o_SPI_CS_3_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.875 r  o_SPI_CS_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.875    o_SPI_CS_3
    R21                                                               r  o_SPI_CS_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.372ns (45.410%)  route 1.649ns (54.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/Q
                         net (fo=1, routed)           1.649     2.677    o_LED_0_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.907 r  o_LED_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.907    o_LED_0[3]
    U21                                                               r  o_LED_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.150ns  (logic 1.356ns (43.045%)  route 1.794ns (56.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.141     1.028 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/Q
                         net (fo=1, routed)           1.794     2.821    o_LED_0_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.036 r  o_LED_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.036    o_LED_0[1]
    T21                                                               r  o_LED_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.364ns (42.401%)  route 1.853ns (57.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.141     1.028 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/Q
                         net (fo=1, routed)           1.853     2.881    o_LED_0_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.104 r  o_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.104    o_LED_0[0]
    T22                                                               r  o_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.145ns  (logic 1.457ns (46.319%)  route 1.688ns (53.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.637     0.973    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X43Y107        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=12, routed)          1.688     2.802    o_SPI_CS_0_OBUF
    AA11                 OBUF (Prop_obuf_I_O)         1.316     4.118 r  o_SPI_CS_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.118    o_SPI_CS_0
    AA11                                                              r  o_SPI_CS_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.394ns (42.985%)  route 1.849ns (57.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/Q
                         net (fo=1, routed)           1.849     2.864    o_LED_0_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.266     4.130 r  o_LED_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.130    o_LED_0[6]
    U19                                                               r  o_LED_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.373ns (42.038%)  route 1.893ns (57.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.551     0.887    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X53Y92         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.141     1.028 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/Q
                         net (fo=1, routed)           1.893     2.921    o_LED_0_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.153 r  o_LED_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.153    o_LED_0[2]
    U22                                                               r  o_LED_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_GPIO_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.295ns  (logic 1.347ns (40.889%)  route 1.948ns (59.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.559     0.895    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/Q
                         net (fo=1, routed)           1.948     2.983    o_GPIO_0_OBUF[4]
    W6                   OBUF (Prop_obuf_I_O)         1.206     4.190 r  o_GPIO_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.190    o_GPIO_0[4]
    W6                                                                r  o_GPIO_0[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Zed_SPI_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.806     6.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     3.013 f  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     4.902    Zed_SPI_i/clk_wiz_1/inst/clkfbout_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.003 f  Zed_SPI_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.803     6.806    Zed_SPI_i/clk_wiz_1/inst/clkfbout_buf_Zed_SPI_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clkfbout_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    Zed_SPI_i/clk_wiz_1/inst/clkfbout_buf_Zed_SPI_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.376ns  (logic 2.940ns (25.847%)  route 8.436ns (74.153%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.116     7.567    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X40Y100        LUT3 (Prop_lut3_I1_O)        0.152     7.719 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4/O
                         net (fo=13, routed)          1.195     8.914    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.326     9.240 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_11/O
                         net (fo=1, routed)           0.531     9.771    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.297 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.001    10.298    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.455 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.593    11.047    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/CO[0]
    SLICE_X40Y100        LUT5 (Prop_lut5_I3_O)        0.329    11.376 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_1/O
                         net (fo=1, routed)           0.000    11.376    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/p_2_out[1]
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.654     2.833    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.375ns  (logic 2.940ns (25.850%)  route 8.435ns (74.150%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.116     7.567    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X40Y100        LUT3 (Prop_lut3_I1_O)        0.152     7.719 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4/O
                         net (fo=13, routed)          1.195     8.914    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4_n_0
    SLICE_X43Y99         LUT6 (Prop_lut6_I1_O)        0.326     9.240 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_11/O
                         net (fo=1, routed)           0.531     9.771    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_11_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.297 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.001    10.298    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.455 f  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.592    11.046    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI_n_30
    SLICE_X40Y99         LUT5 (Prop_lut5_I4_O)        0.329    11.375 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_Rest_i_1/O
                         net (fo=1, routed)           0.000    11.375    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg_0
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.532ns  (logic 2.759ns (28.950%)  route 6.772ns (71.050%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.528    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.750 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.483     9.233    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[7]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.299     9.532 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.532    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[9]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.654     2.833    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.532ns  (logic 2.875ns (30.168%)  route 6.656ns (69.832%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.528    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.862 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.367     9.229    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[8]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.303     9.532 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.532    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[10]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.654     2.833    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.520ns  (logic 2.743ns (28.819%)  route 6.776ns (71.181%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.726 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.488     9.214    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[6]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.306     9.520 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.520    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[8]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.456ns  (logic 1.928ns (20.395%)  route 7.527ns (79.605%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.116     7.567    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X40Y100        LUT3 (Prop_lut3_I1_O)        0.152     7.719 f  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4/O
                         net (fo=13, routed)          1.411     9.130    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.326     9.456 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.456    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[2]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.446ns  (logic 1.928ns (20.417%)  route 7.517ns (79.583%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.116     7.567    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X40Y100        LUT3 (Prop_lut3_I1_O)        0.152     7.719 f  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4/O
                         net (fo=13, routed)          1.401     9.120    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_4_n_0
    SLICE_X42Y99         LUT5 (Prop_lut5_I4_O)        0.326     9.446 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.446    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.435ns  (logic 2.779ns (29.459%)  route 6.655ns (70.541%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.527 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.528    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.767 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.366     9.133    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[9]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.302     9.435 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.435    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_1_n_0
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.654     2.833    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.417ns  (logic 2.761ns (29.324%)  route 6.656ns (70.676%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.747 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.367     9.114    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[4]
    SLICE_X40Y99         LUT5 (Prop_lut5_I0_O)        0.303     9.417 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.417    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[6]_i_1_n_0
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.369ns  (logic 2.645ns (28.237%)  route 6.723ns (71.763%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          6.289     7.739    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.124     7.863 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.863    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.413 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.413    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.635 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[0]
                         net (fo=3, routed)           0.435     9.070    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[3]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.299     9.369 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.369    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[5]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.480     2.659    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.257ns (14.284%)  route 1.543ns (85.716%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.543     1.756    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.257ns (13.814%)  route 1.605ns (86.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.605     1.817    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.257ns (13.661%)  route 1.625ns (86.339%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.625     1.838    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[1]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.257ns (13.654%)  route 1.626ns (86.346%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.626     1.839    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.884 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.257ns (13.348%)  route 1.670ns (86.652%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.670     1.882    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.927 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.927    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.257ns (13.330%)  route 1.672ns (86.670%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.672     1.884    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[5]_i_1_n_0
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y93         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.009ns  (logic 0.257ns (12.802%)  route 1.752ns (87.198%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.752     1.964    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.009 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.009    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[6]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.012ns  (logic 0.257ns (12.785%)  route 1.754ns (87.215%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.754     1.967    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X64Y94         LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.012    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte[4]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.848     1.214    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X64Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_SPI_MISO_1
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.242ns (9.932%)  route 2.197ns (90.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  i_SPI_MISO_1 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_1
    T6                   IBUF (Prop_ibuf_I_O)         0.197     0.197 r  i_SPI_MISO_1_IBUF_inst/O
                         net (fo=8, routed)           2.197     2.395    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.045     2.440 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.440    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.912     1.278    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_SPI_MISO_1
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.242ns (9.912%)  route 2.202ns (90.088%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  i_SPI_MISO_1 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_1
    T6                   IBUF (Prop_ibuf_I_O)         0.197     0.197 r  i_SPI_MISO_1_IBUF_inst/O
                         net (fo=8, routed)           2.202     2.400    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.045     2.445 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.445    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.912     1.278    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_CMOS_Data_0[6]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 0.949ns (20.255%)  route 3.737ns (79.745%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i_CMOS_Data_0[6] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[6]
    G16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_CMOS_Data_0_IBUF[6]_inst/O
                         net (fo=1, routed)           3.737     4.686    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[6]
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.543     1.546    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[6]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[7]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.956ns (21.260%)  route 3.541ns (78.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_CMOS_Data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[7]
    G15                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  i_CMOS_Data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           3.541     4.497    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[7]
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[7]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[3]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 0.929ns (24.149%)  route 2.919ns (75.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  i_CMOS_Data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[3]
    G19                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  i_CMOS_Data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           2.919     3.848    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[3]
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[3]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[1]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.838ns  (logic 0.992ns (25.844%)  route 2.846ns (74.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  i_CMOS_Data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[1]
    E19                  IBUF (Prop_ibuf_I_O)         0.992     0.992 r  i_CMOS_Data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           2.846     3.838    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[1]
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.543     1.546    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[1]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[10]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.790ns  (logic 0.938ns (24.759%)  route 2.851ns (75.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  i_CMOS_Data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[10]
    K21                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  i_CMOS_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           2.851     3.790    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[10]
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.539     1.542    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[4]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 0.943ns (25.140%)  route 2.809ns (74.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  i_CMOS_Data_0[4] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[4]
    G21                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  i_CMOS_Data_0_IBUF[4]_inst/O
                         net (fo=1, routed)           2.809     3.753    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[4]
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.543     1.546    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[13]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 1.024ns (27.719%)  route 2.670ns (72.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_CMOS_Data_0[13] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[13]
    N17                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  i_CMOS_Data_0_IBUF[13]_inst/O
                         net (fo=1, routed)           2.670     3.694    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[13]
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[5]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 0.940ns (25.464%)  route 2.751ns (74.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  i_CMOS_Data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[5]
    G20                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  i_CMOS_Data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           2.751     3.691    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[5]
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[9]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.607ns  (logic 0.979ns (27.139%)  route 2.628ns (72.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  i_CMOS_Data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[9]
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  i_CMOS_Data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           2.628     3.607    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[9]
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.539     1.542    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[11]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.939ns (26.466%)  route 2.609ns (73.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  i_CMOS_Data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[11]
    J20                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  i_CMOS_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           2.609     3.548    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[11]
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          1.542     1.545    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_CMOS_Data_0[0]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.216ns (17.716%)  route 1.004ns (82.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  i_CMOS_Data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[0]
    E20                  IBUF (Prop_ibuf_I_O)         0.216     0.216 r  i_CMOS_Data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           1.004     1.220    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[0]
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.849     0.851    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[0]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[2]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.175ns (14.201%)  route 1.059ns (85.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  i_CMOS_Data_0[2] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[2]
    F19                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_CMOS_Data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           1.059     1.235    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[2]
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.850     0.852    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[2]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[8]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.161ns (12.344%)  route 1.144ns (87.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  i_CMOS_Data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[8]
    J17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  i_CMOS_Data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           1.144     1.305    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[8]
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.848     0.850    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[8]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[12]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.235ns (17.768%)  route 1.087ns (82.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_CMOS_Data_0[12] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[12]
    N18                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_CMOS_Data_0_IBUF[12]_inst/O
                         net (fo=1, routed)           1.087     1.322    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[12]
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.849     0.851    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[12]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[11]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.168ns (12.388%)  route 1.189ns (87.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  i_CMOS_Data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[11]
    J20                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_CMOS_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           1.189     1.357    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[11]
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.849     0.851    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[11]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[9]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.208ns (14.972%)  route 1.179ns (85.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  i_CMOS_Data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[9]
    J16                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  i_CMOS_Data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           1.179     1.387    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[9]
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.848     0.850    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[9]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[4]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.173ns (11.924%)  route 1.274ns (88.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  i_CMOS_Data_0[4] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[4]
    G21                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_CMOS_Data_0_IBUF[4]_inst/O
                         net (fo=1, routed)           1.274     1.447    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[4]
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.850     0.852    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X62Y94         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[4]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[5]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.169ns (11.594%)  route 1.288ns (88.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  i_CMOS_Data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[5]
    G20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  i_CMOS_Data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           1.288     1.457    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[5]
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.849     0.851    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X63Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[5]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[13]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.252ns (17.046%)  route 1.227ns (82.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_CMOS_Data_0[13] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[13]
    N17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_CMOS_Data_0_IBUF[13]_inst/O
                         net (fo=1, routed)           1.227     1.479    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[13]
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.849     0.851    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X67Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[13]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[10]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.167ns (11.274%)  route 1.317ns (88.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  i_CMOS_Data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[10]
    K21                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_CMOS_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           1.317     1.485    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Data[10]
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3791, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14, routed)          0.848     0.850    Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/i_CMOS_Clk
    SLICE_X56Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_Parallel_41B29_0/inst/PL_SPI_Parallel_41B29_v1_0_S00_AXI_inst/SPI/r_CMOS_value_reg[10]/C





