
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003491                       # Number of seconds simulated
sim_ticks                                  3490842942                       # Number of ticks simulated
final_tick                               531501622242                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31501                       # Simulator instruction rate (inst/s)
host_op_rate                                    39875                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108875                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882360                       # Number of bytes of host memory used
host_seconds                                 32062.96                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1278515986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        26752                       # Number of bytes read from this memory
system.physmem.bytes_read::total                32640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        31232                       # Number of bytes written to this memory
system.physmem.bytes_written::total             31232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          209                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   255                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             244                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  244                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1686699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      7663479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 9350177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1686699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1686699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8946836                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8946836                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8946836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1686699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      7663479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               18297013                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   13                       # Number of system calls
system.switch_cpus.numCycles                  8371327                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3193102                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2600428                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       211695                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1336622                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1242903                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           341110                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9377                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3290660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17445458                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3193102                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1584013                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3655197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1140438                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         444492                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1614324                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8316066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.599018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.376657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4660869     56.05%     56.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           254367      3.06%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           265038      3.19%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           419831      5.05%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           197786      2.38%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           282491      3.40%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           189891      2.28%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           139619      1.68%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1906174     22.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8316066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.381433                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.083954                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3464284                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        399794                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3498204                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         29085                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         924688                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       542962                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1031                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20845043                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          3969                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         924688                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3638791                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97583                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        78212                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3350824                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        225958                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       20095443                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            21                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         129965                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         66848                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     28131176                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      93701527                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     93701527                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17160386                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10970725                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3452                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1764                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            593609                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1869749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       965539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        10254                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       391956                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18831852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14950900                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26383                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6490883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     20061917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8316066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.797833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.926363                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2843843     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1796528     21.60%     55.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1219983     14.67%     70.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       801559      9.64%     80.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       720884      8.67%     88.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408426      4.91%     93.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       367043      4.41%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        80595      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        77205      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8316066                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112926     78.34%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15805     10.96%     89.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         15414     10.69%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12482173     83.49%     83.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       198735      1.33%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1484609      9.93%     94.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       783695      5.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14950900                       # Type of FU issued
system.switch_cpus.iq.rate                   1.785965                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              144145                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009641                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38388389                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25326327                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14524829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15095045                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        20857                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       746674                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       254727                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         924688                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57000                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         12619                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18835324                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        48087                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1869749                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       965539                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1755                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          10636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       127828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246264                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14680666                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1383727                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       270229                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2141703                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2087182                       # Number of branches executed
system.switch_cpus.iew.exec_stores             757976                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.753684                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14535728                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14524829                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9534190                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          27111750                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.735069                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.351663                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6522977                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213627                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7391378                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.665773                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.174160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2794282     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2107903     28.52%     66.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       837078     11.33%     77.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420762      5.69%     83.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       390019      5.28%     88.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       179010      2.42%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       193295      2.62%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        99112      1.34%     95.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       369917      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7391378                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12312361                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1833887                       # Number of memory references committed
system.switch_cpus.commit.loads               1123075                       # Number of loads committed
system.switch_cpus.commit.membars                1714                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777839                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11091626                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        369917                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25856630                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38596430                       # The number of ROB writes
system.switch_cpus.timesIdled                    3289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   55261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.837133                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.837133                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.194554                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.194554                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65915451                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20145552                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19184147                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                            255                       # number of replacements
system.l2.tagsinuse                      32765.791031                       # Cycle average of tags in use
system.l2.total_refs                           469898                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33019                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.231140                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          7589.108185                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      40.449752                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data      99.714277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             129.094951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           24907.423867                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.231601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.003043                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003940                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.760114                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999933                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4135                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4137                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1234                       # number of Writeback hits
system.l2.Writeback_hits::total                  1234                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    52                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4187                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4189                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4187                       # number of overall hits
system.l2.overall_hits::total                    4189                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          209                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   255                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          209                       # number of demand (read+write) misses
system.l2.demand_misses::total                    255                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          209                       # number of overall misses
system.l2.overall_misses::total                   255                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2079539                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      6961010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         9040549                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2079539                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      6961010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          9040549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2079539                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      6961010                       # number of overall miss cycles
system.l2.overall_miss_latency::total         9040549                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         4344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4392                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1234                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1234                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                52                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         4396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4444                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         4396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4444                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.958333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.048112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.058060                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.047543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057381                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.047543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057381                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 45207.369565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 33306.267943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 35453.133333                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 45207.369565                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 33306.267943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35453.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 45207.369565                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 33306.267943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35453.133333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  244                       # number of writebacks
system.l2.writebacks::total                       244                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          209                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              255                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              255                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1810324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      5760231                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      7570555                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1810324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      5760231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      7570555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1810324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      5760231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      7570555                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.048112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.058060                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.047543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.047543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057381                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39354.869565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27560.913876                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 29688.450980                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39354.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 27560.913876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29688.450980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39354.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 27560.913876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29688.450980                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                504.307589                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001623079                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    510                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1963966.821569                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.307589                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            462                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.067801                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.740385                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.808185                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1614264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1614264                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1614264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1614264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1614264                       # number of overall hits
system.cpu.icache.overall_hits::total         1614264                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3078533                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3078533                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3078533                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3078533                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3078533                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3078533                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1614324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1614324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1614324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1614324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1614324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1614324                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 51308.883333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51308.883333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 51308.883333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51308.883333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 51308.883333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51308.883333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2440399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2440399                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2440399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2440399                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2440399                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2440399                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50841.645833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50841.645833                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 50841.645833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50841.645833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 50841.645833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50841.645833                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   4396                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153341344                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4652                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               32962.455718                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   222.169099                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      33.830901                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.867848                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.132152                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1083768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1083768                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       707197                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         707197                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1716                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790965                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790965                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790965                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790965                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10818                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          166                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10984                       # number of overall misses
system.cpu.dcache.overall_misses::total         10984                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    256653764                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    256653764                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5232385                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5232385                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    261886149                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    261886149                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    261886149                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    261886149                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1094586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1094586                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1801949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1801949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1801949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1801949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006096                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006096                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006096                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006096                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23724.696247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23724.696247                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 31520.391566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31520.391566                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23842.511744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23842.511744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23842.511744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23842.511744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1234                       # number of writebacks
system.cpu.dcache.writebacks::total              1234                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6474                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6474                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          114                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6588                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6588                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6588                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         4344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           52                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         4396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         4396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4396                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     40418400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40418400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1135312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1135312                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     41553712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41553712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     41553712                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41553712                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003969                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002440                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002440                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002440                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002440                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9304.419890                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9304.419890                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 21832.923077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21832.923077                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9452.618744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9452.618744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9452.618744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9452.618744                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
