{"Processors":  [
	{
		"Processor ID": "84",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5200",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "85",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": ""
	},
	{
		"Processor ID": "212",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "L7200",
		"Processor Date": "",
		"Processor Clock [MHz]": "1330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.1",
		"FO4 Source": ""
	},
	{
		"Processor ID": "221",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E4400",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "222",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E6320",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "223",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E6420",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "224",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "L7300",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.975",
		"Voltage (high)": "1.062",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.062",
		"FO4 Source": ""
	},
	{
		"Processor ID": "225",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5300",
		"Processor Date": "",
		"Processor Clock [MHz]": "1730.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "226",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T7300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "237",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E6540",
		"Processor Date": "",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "238",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E6550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "239",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5250",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "240",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5450",
		"Processor Date": "",
		"Processor Clock [MHz]": "1660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "248",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T7250",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "251",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5470",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "262",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "L7700",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.2",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.2",
		"FO4 Source": ""
	},
	{
		"Processor ID": "263",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5550",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "269",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5270",
		"Processor Date": "",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "270",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T8300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "273",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5750",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "274",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T8100",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "275",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T9300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "276",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "U7700",
		"Processor Date": "",
		"Processor Clock [MHz]": "1330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.8",
		"Voltage (high)": "0.975",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "0.975",
		"FO4 Source": ""
	},
	{
		"Processor ID": "279",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "",
		"Processor Model": "E4700",
		"Processor Date": "",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": ""
	},
	{
		"Processor ID": "280",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "",
		"Processor Model": "E8190",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "286",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "",
		"Processor Model": "E8300",
		"Processor Date": "",
		"Processor Clock [MHz]": "2830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": ""
	},
	{
		"Processor ID": "289",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5670",
		"Processor Date": "",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": ""
	},
	{
		"Processor ID": "294",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P9500",
		"Processor Date": "",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "295",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5800",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "299",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SL9300",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "300",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SP9400",
		"Processor Date": "",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "303",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P7450",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "304",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P7350",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.062",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "314",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T9800",
		"Processor Date": "",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "315",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P8700",
		"Processor Date": "",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "317",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "",
		"Processor Model": "T5870",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "319",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P7370",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "321",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T9550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.212",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.212",
		"FO4 Source": ""
	},
	{
		"Processor ID": "334",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T6600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "335",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SP9600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "336",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SL9600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "17.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "337",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "SU9600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": ""
	},
	{
		"Processor ID": "338",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P9600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.212",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.212",
		"FO4 Source": ""
	},
	{
		"Processor ID": "340",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T6500",
		"Processor Date": "",
		"Processor Clock [MHz]": "2100.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "341",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P8800",
		"Processor Date": "",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "343",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T6400",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": ""
	},
	{
		"Processor ID": "359",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P7550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "362",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "T6670",
		"Processor Date": "",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "366",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P7570",
		"Processor Date": "",
		"Processor Clock [MHz]": "2260.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": ""
	},
	{
		"Processor ID": "367",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "",
		"Processor Model": "P9700",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "28.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.012",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": ""
	},
	{
		"Processor ID": "1083",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Allendale",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E4300",
		"Processor Date": "2007-01-01",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1821.0000000000007",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "11.119960430058775",
		"SpecFp2006 (average base)": "10.531954055722176",
		"x400_perlbench": "12.8990309451469",
		"x401_bzip2": "8.215928746938612",
		"x403_gcc": "8.174165716546186",
		"x429_mcf": "14.764714941917116",
		"x445_gobmk": "11.924504041250975",
		"x456_hmmer": "7.542455692277208",
		"x458_sjeng": "11.324477871865193",
		"x462_libquantum": "13.397574342357814",
		"x464_h264ref": "18.373454763784412",
		"x471_omnetpp": "9.749842845540432",
		"x473_astar": "8.225082254349447",
		"x483_xalancbmk": "13.871481130868636",
		"x410_bwaves": "16.29193272619555",
		"x416_gamess": "10.633229057479422",
		"x433_milc": "9.063654408312367",
		"x434_zeusmp": "10.832617441187615",
		"x435_gromacs": "10.333226036578099",
		"x436_cactusadm": "13.332998880499554",
		"x437_leslie3d": "9.025878039101519",
		"x444_namd": "9.116658132304577",
		"x447_dealii": "12.832728743467225",
		"x450_soplex": "9.736116993532764",
		"x453_povray": "12.566578092360082",
		"x454_calculix": "8.469702009795737",
		"x459_gemsfdtd": "8.769408932305321",
		"x465_tonto": "7.6860741154304835",
		"x470_lbm": "10.188803875417713",
		"x481_wrf": "11.166566965274022",
		"x482_sphinx3": "12.030733719342464",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1084",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E4500",
		"Processor Date": "2007-07-01",
		"Processor Clock [MHz]": "2200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1085",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E4600",
		"Processor Date": "2007-10-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "15.599999999999998",
		"SpecFp2006 (average base)": "15.599999999999998",
		"x400_perlbench": "15.3",
		"x401_bzip2": "11.1",
		"x403_gcc": "14.5",
		"x429_mcf": "16.6",
		"x445_gobmk": "15.2",
		"x456_hmmer": "12.5",
		"x458_sjeng": "14.2",
		"x462_libquantum": "31.7",
		"x464_h264ref": "24.4",
		"x471_omnetpp": "11.8",
		"x473_astar": "10.8",
		"x483_xalancbmk": "19.3",
		"x410_bwaves": "25.1",
		"x416_gamess": "17.1",
		"x433_milc": "10.8",
		"x434_zeusmp": "13.6",
		"x435_gromacs": "14.9",
		"x436_cactusadm": "26.2",
		"x437_leslie3d": "13.2",
		"x444_namd": "12.7",
		"x447_dealii": "23.2",
		"x450_soplex": "12.1",
		"x453_povray": "19.6",
		"x454_calculix": "12.8",
		"x459_gemsfdtd": "12.5",
		"x465_tonto": "15.0",
		"x470_lbm": "12.4",
		"x481_wrf": "18.3",
		"x482_sphinx3": "16.2",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1086",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6300",
		"Processor Date": "2006-07-01",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "167.0",
		"Die size (mm^2)": "111",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "1926.7679215200196",
		"SpecFp2000 (average base)": "1998.607835830863",
		"SpecInt2006 (average base)": "12.300000000000002",
		"SpecFp2006 (average base)": "11.600000000000001",
		"x400_perlbench": "13.9",
		"x401_bzip2": "9.55",
		"x403_gcc": "9.62",
		"x429_mcf": "17.4",
		"x445_gobmk": "12.5",
		"x456_hmmer": "7.89",
		"x458_sjeng": "11.8",
		"x462_libquantum": "14.8",
		"x464_h264ref": "19.5",
		"x471_omnetpp": "11.4",
		"x473_astar": "9.16",
		"x483_xalancbmk": "15.0",
		"x410_bwaves": "18.8",
		"x416_gamess": "11.1",
		"x433_milc": "10.6",
		"x434_zeusmp": "11.8",
		"x435_gromacs": "10.8",
		"x436_cactusadm": "14.0",
		"x437_leslie3d": "10.2",
		"x444_namd": "9.5",
		"x447_dealii": "13.5",
		"x450_soplex": "11.7",
		"x453_povray": "13.2",
		"x454_calculix": "8.95",
		"x459_gemsfdtd": "10.5",
		"x465_tonto": "8.35",
		"x470_lbm": "12.3",
		"x481_wrf": "12.0",
		"x482_sphinx3": "14.0",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1087",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6305",
		"Processor Date": "",
		"Processor Clock [MHz]": "1866.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "12.799999999999999",
		"SpecFp2006 (average base)": "12.799999999999999",
		"x400_perlbench": "12.1",
		"x401_bzip2": "8.95",
		"x403_gcc": "11.8",
		"x429_mcf": "15.2",
		"x445_gobmk": "11.9",
		"x456_hmmer": "9.72",
		"x458_sjeng": "11.2",
		"x462_libquantum": "27.6",
		"x464_h264ref": "18.7",
		"x471_omnetpp": "10.6",
		"x473_astar": "8.82",
		"x483_xalancbmk": "15.6",
		"x410_bwaves": "20.6",
		"x416_gamess": "13.2",
		"x433_milc": "9.6",
		"x434_zeusmp": "11.1",
		"x435_gromacs": "11.6",
		"x436_cactusadm": "21.7",
		"x437_leslie3d": "11.4",
		"x444_namd": "9.88",
		"x447_dealii": "18.3",
		"x450_soplex": "10.2",
		"x453_povray": "15.2",
		"x454_calculix": "9.93",
		"x459_gemsfdtd": "11.6",
		"x465_tonto": "11.9",
		"x470_lbm": "10.7",
		"x481_wrf": "15.0",
		"x482_sphinx3": "13.5",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.435740971357404",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1088",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6400",
		"Processor Date": "2006-07-01",
		"Processor Clock [MHz]": "2133.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2176.226625222557",
		"SpecFp2000 (average base)": "2202.761448019316",
		"SpecInt2006 (average base)": "13.600000000000001",
		"SpecFp2006 (average base)": "12.799999999999999",
		"x400_perlbench": "15.8",
		"x401_bzip2": "10.8",
		"x403_gcc": "10.4",
		"x429_mcf": "18.7",
		"x445_gobmk": "14.2",
		"x456_hmmer": "9.02",
		"x458_sjeng": "13.4",
		"x462_libquantum": "15.7",
		"x464_h264ref": "22.3",
		"x471_omnetpp": "12.2",
		"x473_astar": "10.3",
		"x483_xalancbmk": "16.7",
		"x410_bwaves": "19.8",
		"x416_gamess": "12.7",
		"x433_milc": "11.3",
		"x434_zeusmp": "13.1",
		"x435_gromacs": "12.4",
		"x436_cactusadm": "15.6",
		"x437_leslie3d": "11.0",
		"x444_namd": "10.9",
		"x447_dealii": "15.3",
		"x450_soplex": "12.5",
		"x453_povray": "15.1",
		"x454_calculix": "10.2",
		"x459_gemsfdtd": "11.1",
		"x465_tonto": "9.39",
		"x470_lbm": "12.9",
		"x481_wrf": "13.3",
		"x482_sphinx3": "15.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1089",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6405",
		"Processor Date": "",
		"Processor Clock [MHz]": "2133.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "14.1",
		"SpecFp2006 (average base)": "13.9",
		"x400_perlbench": "13.7",
		"x401_bzip2": "9.98",
		"x403_gcc": "12.9",
		"x429_mcf": "16.1",
		"x445_gobmk": "13.5",
		"x456_hmmer": "11.1",
		"x458_sjeng": "12.8",
		"x462_libquantum": "27.9",
		"x464_h264ref": "21.2",
		"x471_omnetpp": "11.3",
		"x473_astar": "9.82",
		"x483_xalancbmk": "17.2",
		"x410_bwaves": "20.5",
		"x416_gamess": "15.1",
		"x433_milc": "9.92",
		"x434_zeusmp": "12.2",
		"x435_gromacs": "13.2",
		"x436_cactusadm": "23.9",
		"x437_leslie3d": "11.9",
		"x444_namd": "11.3",
		"x447_dealii": "20.5",
		"x450_soplex": "10.7",
		"x453_povray": "17.4",
		"x454_calculix": "11.3",
		"x459_gemsfdtd": "11.8",
		"x465_tonto": "13.2",
		"x470_lbm": "10.9",
		"x481_wrf": "16.1",
		"x482_sphinx3": "14.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.435740971357404",
		"FO4 Delay Vdd [V]": "",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1090",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6600",
		"Processor Date": "2006-07-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2573.972664617101",
		"SpecFp2000 (average base)": "2534.233652786015",
		"SpecInt2006 (average base)": "15.799999999999997",
		"SpecFp2006 (average base)": "14.5",
		"x400_perlbench": "17.9",
		"x401_bzip2": "13.2",
		"x403_gcc": "11.9",
		"x429_mcf": "22.4",
		"x445_gobmk": "16.0",
		"x456_hmmer": "10.1",
		"x458_sjeng": "15.1",
		"x462_libquantum": "17.5",
		"x464_h264ref": "25.3",
		"x471_omnetpp": "14.2",
		"x473_astar": "12.2",
		"x483_xalancbmk": "19.5",
		"x410_bwaves": "20.9",
		"x416_gamess": "14.2",
		"x433_milc": "11.8",
		"x434_zeusmp": "14.6",
		"x435_gromacs": "14.0",
		"x436_cactusadm": "17.6",
		"x437_leslie3d": "12.6",
		"x444_namd": "12.2",
		"x447_dealii": "17.2",
		"x450_soplex": "14.5",
		"x453_povray": "17.0",
		"x454_calculix": "11.5",
		"x459_gemsfdtd": "12.3",
		"x465_tonto": "10.7",
		"x470_lbm": "15.1",
		"x481_wrf": "15.1",
		"x482_sphinx3": "19.6",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1091",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6700",
		"Processor Date": "2006-07-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2830.6961240621345",
		"SpecFp2000 (average base)": "2748.1554658836267",
		"SpecInt2006 (average base)": "17.59636848283174",
		"SpecFp2006 (average base)": "15.997275577788225",
		"x400_perlbench": "19.330539495875687",
		"x401_bzip2": "14.432795622497487",
		"x403_gcc": "12.094831934533019",
		"x429_mcf": "24.361531810134963",
		"x445_gobmk": "17.766604049136294",
		"x456_hmmer": "13.035014089940665",
		"x458_sjeng": "16.263753248121994",
		"x462_libquantum": "23.13932819374198",
		"x464_h264ref": "27.597718252872486",
		"x471_omnetpp": "15.165271591414006",
		"x473_astar": "13.566092000226899",
		"x483_xalancbmk": "21.432970982369028",
		"x410_bwaves": "22.587499286680202",
		"x416_gamess": "14.88661169928827",
		"x433_milc": "11.866009446130192",
		"x434_zeusmp": "15.966389078981107",
		"x435_gromacs": "15.466594724034497",
		"x436_cactusadm": "18.59768152394205",
		"x437_leslie3d": "14.349533992402042",
		"x444_namd": "13.766100368791763",
		"x447_dealii": "18.999824559783548",
		"x450_soplex": "15.13282044401913",
		"x453_povray": "19.03309927672839",
		"x454_calculix": "12.364440265700063",
		"x459_gemsfdtd": "12.766055897113095",
		"x465_tonto": "13.72361352855823",
		"x470_lbm": "16.645327801942155",
		"x481_wrf": "18.09032377606958",
		"x482_sphinx3": "22.90321776767853",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1092",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6750",
		"Processor Date": "2007-07-01",
		"Processor Clock [MHz]": "2666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.300000000000004",
		"SpecFp2006 (average base)": "17.100000000000005",
		"x400_perlbench": "19.3",
		"x401_bzip2": "14.4",
		"x403_gcc": "12.6",
		"x429_mcf": "26.1",
		"x445_gobmk": "18.0",
		"x456_hmmer": "14.1",
		"x458_sjeng": "16.1",
		"x462_libquantum": "27.0",
		"x464_h264ref": "27.5",
		"x471_omnetpp": "16.3",
		"x473_astar": "13.8",
		"x483_xalancbmk": "22.0",
		"x410_bwaves": "27.0",
		"x416_gamess": "14.5",
		"x433_milc": "13.6",
		"x434_zeusmp": "16.5",
		"x435_gromacs": "15.5",
		"x436_cactusadm": "19.0",
		"x437_leslie3d": "16.7",
		"x444_namd": "13.9",
		"x447_dealii": "19.4",
		"x450_soplex": "16.6",
		"x453_povray": "19.3",
		"x454_calculix": "12.3",
		"x459_gemsfdtd": "14.5",
		"x465_tonto": "15.1",
		"x470_lbm": "19.9",
		"x481_wrf": "19.9",
		"x482_sphinx3": "24.4",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1093",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Conroe",
		"Microarchitecture": "Core:Conroe",
		"Processor Model": "E6850",
		"Processor Date": "2007-07-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.5",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.29192507472502",
		"SpecFp2006 (average base)": "18.9470269259848",
		"x400_perlbench": "20.087067305872665",
		"x401_bzip2": "15.979195969337685",
		"x403_gcc": "15.9350965212061",
		"x429_mcf": "26.599346606287597",
		"x445_gobmk": "19.4539097482375",
		"x456_hmmer": "15.779949173955753",
		"x458_sjeng": "17.81961900173526",
		"x462_libquantum": "38.16121059386704",
		"x464_h264ref": "31.07913873125002",
		"x471_omnetpp": "15.98507009486937",
		"x473_astar": "14.978479779206673",
		"x483_xalancbmk": "22.918974899382764",
		"x410_bwaves": "29.514600655816178",
		"x416_gamess": "18.228121433886823",
		"x433_milc": "13.688447007601564",
		"x434_zeusmp": "18.32480488487803",
		"x435_gromacs": "17.98320782324334",
		"x436_cactusadm": "23.47455479064594",
		"x437_leslie3d": "17.88179014841617",
		"x444_namd": "15.639667901380962",
		"x447_dealii": "19.226632226942172",
		"x450_soplex": "16.670682619985218",
		"x453_povray": "22.035165606916475",
		"x454_calculix": "14.189796127784804",
		"x459_gemsfdtd": "15.664906128322103",
		"x465_tonto": "17.836317376643557",
		"x470_lbm": "19.81641874400008",
		"x481_wrf": "22.75345131048588",
		"x482_sphinx3": "25.987042946321722",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "10.409090909090903",
		"FO4 Delay Vdd [V]": "1.5",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1094",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E7200",
		"Processor Date": "2008-04-01",
		"Processor Clock [MHz]": "2530.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "228.0",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "19.600000000000005",
		"SpecFp2006 (average base)": "17.600000000000005",
		"x400_perlbench": "16.3",
		"x401_bzip2": "13.4",
		"x403_gcc": "16.1",
		"x429_mcf": "26.0",
		"x445_gobmk": "16.7",
		"x456_hmmer": "14.3",
		"x458_sjeng": "17.4",
		"x462_libquantum": "88.6",
		"x464_h264ref": "28.0",
		"x471_omnetpp": "14.2",
		"x473_astar": "12.6",
		"x483_xalancbmk": "18.7",
		"x410_bwaves": "27.4",
		"x416_gamess": "15.6",
		"x433_milc": "18.0",
		"x434_zeusmp": "21.0",
		"x435_gromacs": "15.6",
		"x436_cactusadm": "24.0",
		"x437_leslie3d": "15.8",
		"x444_namd": "13.0",
		"x447_dealii": "18.1",
		"x450_soplex": "14.6",
		"x453_povray": "19.2",
		"x454_calculix": "16.4",
		"x459_gemsfdtd": "16.3",
		"x465_tonto": "15.4",
		"x470_lbm": "15.8",
		"x481_wrf": "18.5",
		"x482_sphinx3": "20.3",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1095",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E7300",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "228.0",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.4",
		"SpecFp2006 (average base)": "18.2",
		"x400_perlbench": "17.2",
		"x401_bzip2": "14.1",
		"x403_gcc": "16.8",
		"x429_mcf": "26.5",
		"x445_gobmk": "17.6",
		"x456_hmmer": "15.1",
		"x458_sjeng": "18.3",
		"x462_libquantum": "90.5",
		"x464_h264ref": "29.4",
		"x471_omnetpp": "14.5",
		"x473_astar": "13.2",
		"x483_xalancbmk": "19.5",
		"x410_bwaves": "27.3",
		"x416_gamess": "16.4",
		"x433_milc": "18.3",
		"x434_zeusmp": "21.7",
		"x435_gromacs": "16.4",
		"x436_cactusadm": "25.1",
		"x437_leslie3d": "16.0",
		"x444_namd": "13.7",
		"x447_dealii": "19.0",
		"x450_soplex": "14.8",
		"x453_povray": "20.2",
		"x454_calculix": "17.2",
		"x459_gemsfdtd": "16.3",
		"x465_tonto": "16.1",
		"x470_lbm": "15.8",
		"x481_wrf": "19.2",
		"x482_sphinx3": "20.9",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1096",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale-3M",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E7400",
		"Processor Date": "2008-10-01",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "420.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "21.299529036586403",
		"SpecFp2006 (average base)": "20.04623636090971",
		"x400_perlbench": "18.396527778958976",
		"x401_bzip2": "14.766591308502491",
		"x403_gcc": "17.960403700894",
		"x429_mcf": "26.83304381805948",
		"x445_gobmk": "18.33327280053475",
		"x456_hmmer": "15.799999999999997",
		"x458_sjeng": "19.166608628263656",
		"x462_libquantum": "91.86636466080031",
		"x464_h264ref": "30.733080519636108",
		"x471_omnetpp": "14.633257518104003",
		"x473_astar": "13.297021964998173",
		"x483_xalancbmk": "22.217118792879933",
		"x410_bwaves": "29.30403482429974",
		"x416_gamess": "19.498248363369594",
		"x433_milc": "19.36086186057963",
		"x434_zeusmp": "23.714240701101403",
		"x435_gromacs": "17.99097489948909",
		"x436_cactusadm": "31.476021055598867",
		"x437_leslie3d": "16.698595505008186",
		"x444_namd": "14.993917533907123",
		"x447_dealii": "25.06423587539747",
		"x450_soplex": "15.231496324896531",
		"x453_povray": "22.159922823348534",
		"x454_calculix": "20.979844607011586",
		"x459_gemsfdtd": "16.831672112203957",
		"x465_tonto": "18.136216568940903",
		"x470_lbm": "15.395928535191633",
		"x481_wrf": "20.722666482510743",
		"x482_sphinx3": "20.995754243696446",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1097",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E7500",
		"Processor Date": "2009-01-01",
		"Processor Clock [MHz]": "2930.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "228.0",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1098",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E7600",
		"Processor Date": "2009-05-01",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "228.0",
		"Die size (mm^2)": "82",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.499999999999996",
		"SpecFp2006 (average base)": "20.100000000000005",
		"x400_perlbench": "19.5",
		"x401_bzip2": "16.0",
		"x403_gcc": "19.3",
		"x429_mcf": "28.4",
		"x445_gobmk": "20.1",
		"x456_hmmer": "17.2",
		"x458_sjeng": "20.9",
		"x462_libquantum": "80.7",
		"x464_h264ref": "34.1",
		"x471_omnetpp": "15.4",
		"x473_astar": "14.9",
		"x483_xalancbmk": "21.5",
		"x410_bwaves": "28.1",
		"x416_gamess": "18.9",
		"x433_milc": "19.2",
		"x434_zeusmp": "24.3",
		"x435_gromacs": "18.9",
		"x436_cactusadm": "28.5",
		"x437_leslie3d": "17.2",
		"x444_namd": "15.8",
		"x447_dealii": "21.7",
		"x450_soplex": "15.7",
		"x453_povray": "23.7",
		"x454_calculix": "19.7",
		"x459_gemsfdtd": "16.9",
		"x465_tonto": "18.6",
		"x470_lbm": "16.2",
		"x481_wrf": "21.3",
		"x482_sphinx3": "23.1",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1099",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E8200",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "2660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "20.612132349662417",
		"SpecFp2006 (average base)": "18.693314312876677",
		"x400_perlbench": "17.146428199482248",
		"x401_bzip2": "14.898657657654933",
		"x403_gcc": "18.998947339260667",
		"x429_mcf": "28.66583332122058",
		"x445_gobmk": "17.497428382479523",
		"x456_hmmer": "14.539601094940673",
		"x458_sjeng": "17.36519507520719",
		"x462_libquantum": "64.21370570213185",
		"x464_h264ref": "28.891521247590962",
		"x471_omnetpp": "17.199709299868996",
		"x473_astar": "14.145670715805595",
		"x483_xalancbmk": "21.049465551410087",
		"x410_bwaves": "28.046390142048583",
		"x416_gamess": "16.29969324864735",
		"x433_milc": "16.18332475111341",
		"x434_zeusmp": "20.502682751288916",
		"x435_gromacs": "16.197221984031707",
		"x436_cactusadm": "26.399242413372395",
		"x437_leslie3d": "17.3",
		"x444_namd": "13.749909090608563",
		"x447_dealii": "17.96635744941083",
		"x450_soplex": "16.743954132760877",
		"x453_povray": "20.04844133592435",
		"x454_calculix": "14.629422408283931",
		"x459_gemsfdtd": "16.147755261955144",
		"x465_tonto": "16.898816526609192",
		"x470_lbm": "19.19426997830342",
		"x481_wrf": "21.2602916254693",
		"x482_sphinx3": "27.793524425664334",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1100",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E8400",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "3000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.722819505717208",
		"SpecFp2006 (average base)": "20.768115671524768",
		"x400_perlbench": "19.257336853692813",
		"x401_bzip2": "16.73824901507866",
		"x403_gcc": "20.639075734089392",
		"x429_mcf": "29.69086301246066",
		"x445_gobmk": "19.538713618441168",
		"x456_hmmer": "16.449617884902697",
		"x458_sjeng": "19.60650159570361",
		"x462_libquantum": "70.33290509147642",
		"x464_h264ref": "32.553496467430136",
		"x471_omnetpp": "17.7351164535839",
		"x473_astar": "15.497085740800193",
		"x483_xalancbmk": "24.55640230692393",
		"x410_bwaves": "27.83352785115572",
		"x416_gamess": "20.44429897172169",
		"x433_milc": "16.540100669548934",
		"x434_zeusmp": "23.151583663248942",
		"x435_gromacs": "19.159872501469273",
		"x436_cactusadm": "31.8845991119753",
		"x437_leslie3d": "17.753378202285635",
		"x444_namd": "15.85578146742887",
		"x447_dealii": "22.886544639622958",
		"x450_soplex": "17.084059487838033",
		"x453_povray": "23.248063184522994",
		"x454_calculix": "18.81451814947385",
		"x459_gemsfdtd": "16.090741609940977",
		"x465_tonto": "20.126894324617194",
		"x470_lbm": "17.519258406597057",
		"x481_wrf": "22.781255566096956",
		"x482_sphinx3": "29.61815806673684",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1101",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E8500",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "3160.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "22.611783040612295",
		"SpecFp2006 (average base)": "21.034290784844078",
		"x400_perlbench": "20.21581293272651",
		"x401_bzip2": "17.5573375651675",
		"x403_gcc": "20.108478207914406",
		"x429_mcf": "29.90128877050403",
		"x445_gobmk": "20.59729537045814",
		"x456_hmmer": "16.931911947846555",
		"x458_sjeng": "19.691383648062914",
		"x462_libquantum": "50.72667674772195",
		"x464_h264ref": "33.910861587361666",
		"x471_omnetpp": "17.9991177874025",
		"x473_astar": "16.316467509819685",
		"x483_xalancbmk": "24.312595727159692",
		"x410_bwaves": "29.33007669001225",
		"x416_gamess": "21.3361323348897",
		"x433_milc": "14.532134407637086",
		"x434_zeusmp": "22.041543122544116",
		"x435_gromacs": "20.105910975493916",
		"x436_cactusadm": "29.39589759919683",
		"x437_leslie3d": "19.17442591288899",
		"x444_namd": "16.459320942277486",
		"x447_dealii": "19.279817713134026",
		"x450_soplex": "18.133386933109534",
		"x453_povray": "23.81293335158824",
		"x454_calculix": "16.56752848581566",
		"x459_gemsfdtd": "16.502011844251466",
		"x465_tonto": "21.26171782982265",
		"x470_lbm": "21.57869182106177",
		"x481_wrf": "24.9587577223538",
		"x482_sphinx3": "31.548314302099328",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1102",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Wolfdale",
		"Microarchitecture": "Core:Wolfdale",
		"Processor Model": "E8600",
		"Processor Date": "2008-08-01",
		"Processor Clock [MHz]": "3330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "65.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "0.85",
		"Voltage (high)": "1.3625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "25.43972249289011",
		"SpecFp2006 (average base)": "22.900183358362113",
		"x400_perlbench": "21.727274501483954",
		"x401_bzip2": "19.238526007878715",
		"x403_gcc": "19.004961753388574",
		"x429_mcf": "32.47834723227026",
		"x445_gobmk": "22.074844472009982",
		"x456_hmmer": "20.92589437603696",
		"x458_sjeng": "22.190707451574514",
		"x462_libquantum": "89.06871878542839",
		"x464_h264ref": "37.79096195013169",
		"x471_omnetpp": "18.57095179364347",
		"x473_astar": "17.789795229755335",
		"x483_xalancbmk": "24.969150593808074",
		"x410_bwaves": "31.096728029414617",
		"x416_gamess": "23.07660419441611",
		"x433_milc": "16.573203772892665",
		"x434_zeusmp": "26.586274642442003",
		"x435_gromacs": "21.7380187441694",
		"x436_cactusadm": "31.86862061454264",
		"x437_leslie3d": "19.982925346658362",
		"x444_namd": "17.79478293851019",
		"x447_dealii": "24.16208601363251",
		"x450_soplex": "19.039356769474804",
		"x453_povray": "25.84717452415208",
		"x454_calculix": "22.197696489188054",
		"x459_gemsfdtd": "18.49405135528624",
		"x465_tonto": "22.148252478152095",
		"x470_lbm": "19.14079780742498",
		"x481_wrf": "25.545640088729943",
		"x482_sphinx3": "32.84676538483221",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.3625",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1103",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn-3M",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "P8400",
		"Processor Date": "2008-06-01",
		"Processor Clock [MHz]": "2266.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.100000000000005",
		"SpecFp2006 (average base)": "16.099999999999998",
		"x400_perlbench": "15.0",
		"x401_bzip2": "11.2",
		"x403_gcc": "13.1",
		"x429_mcf": "21.6",
		"x445_gobmk": "14.4",
		"x456_hmmer": "15.3",
		"x458_sjeng": "15.5",
		"x462_libquantum": "69.9",
		"x464_h264ref": "24.7",
		"x471_omnetpp": "11.5",
		"x473_astar": "10.4",
		"x483_xalancbmk": "18.2",
		"x410_bwaves": "20.3",
		"x416_gamess": "16.8",
		"x433_milc": "13.8",
		"x434_zeusmp": "18.7",
		"x435_gromacs": "14.9",
		"x436_cactusadm": "26.0",
		"x437_leslie3d": "13.0",
		"x444_namd": "12.3",
		"x447_dealii": "22.2",
		"x450_soplex": "10.9",
		"x453_povray": "18.4",
		"x454_calculix": "18.0",
		"x459_gemsfdtd": "13.4",
		"x465_tonto": "15.3",
		"x470_lbm": "14.6",
		"x481_wrf": "16.5",
		"x482_sphinx3": "15.5",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1104",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "P8600",
		"Processor Date": "2008-06-13",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "25.0",
		"Instruction set width": "",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1105",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "SU9400",
		"Processor Date": "2008-09-01",
		"Processor Clock [MHz]": "1400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.15",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "3072",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.15",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1106",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7100",
		"Processor Date": "2008-05-01",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "11.763161952294622",
		"SpecFp2006 (average base)": "11.032016913085782",
		"x400_perlbench": "13.76172971540176",
		"x401_bzip2": "9.306910403293278",
		"x403_gcc": "8.163482239970861",
		"x429_mcf": "15.998533719797166",
		"x445_gobmk": "12.530060982368482",
		"x456_hmmer": "7.988142658071451",
		"x458_sjeng": "11.86319158579006",
		"x462_libquantum": "13.798298466959038",
		"x464_h264ref": "19.66151539252576",
		"x471_omnetpp": "10.155723110496687",
		"x473_astar": "8.92814014998115",
		"x483_xalancbmk": "14.46263865525653",
		"x410_bwaves": "16.432451113607538",
		"x416_gamess": "11.26392021723793",
		"x433_milc": "9.105731525967364",
		"x434_zeusmp": "11.464820025922966",
		"x435_gromacs": "10.962905351558115",
		"x436_cactusadm": "13.766100368791763",
		"x437_leslie3d": "9.40216251363199",
		"x444_namd": "9.637283551622986",
		"x447_dealii": "13.498260406849196",
		"x450_soplex": "10.431940756905709",
		"x453_povray": "13.496811318227557",
		"x454_calculix": "8.961362923618172",
		"x459_gemsfdtd": "9.329177872369387",
		"x465_tonto": "8.086131509047876",
		"x470_lbm": "10.498730005128067",
		"x481_wrf": "11.597973288409733",
		"x482_sphinx3": "12.998216717913145",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.573118279573837",
		"FO4 Delay Vdd [V]": "1.175",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1107",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7400",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "2167.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2283.999999999999",
		"SpecFp2000 (average base)": "2172.9999999999995",
		"SpecInt2006 (average base)": "13.542525613784155",
		"SpecFp2006 (average base)": "12.247448713915889",
		"x400_perlbench": "14.772609789742637",
		"x401_bzip2": "11.449890829173874",
		"x403_gcc": "10.783876853896283",
		"x429_mcf": "17.58180878066873",
		"x445_gobmk": "13.69854006819705",
		"x456_hmmer": "10.190878274221511",
		"x458_sjeng": "13.098473193468008",
		"x462_libquantum": "14.30139853301068",
		"x464_h264ref": "22.299103120977758",
		"x471_omnetpp": "10.947145746723207",
		"x473_astar": "10.398076745244767",
		"x483_xalancbmk": "17.281492991058382",
		"x410_bwaves": "15.431785379534022",
		"x416_gamess": "14.039943019827396",
		"x433_milc": "7.9294072918472285",
		"x434_zeusmp": "11.941524190822543",
		"x435_gromacs": "12.99038105676658",
		"x436_cactusadm": "18.452100151473275",
		"x437_leslie3d": "9.212681477181333",
		"x444_namd": "11.247221879201993",
		"x447_dealii": "17.565876010037186",
		"x450_soplex": "10.165677547512512",
		"x453_povray": "16.30950643030009",
		"x454_calculix": "10.683164325236227",
		"x459_gemsfdtd": "8.270489707387345",
		"x465_tonto": "11.16870628139177",
		"x470_lbm": "9.614156229227815",
		"x481_wrf": "13.186356585501546",
		"x482_sphinx3": "16.698802352264668",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1108",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T5500",
		"Processor Date": "2006-08-28",
		"Processor Clock [MHz]": "1667.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1109",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7200",
		"Processor Date": "2006-08-28",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1110",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7600",
		"Processor Date": "2006-08-01",
		"Processor Clock [MHz]": "2330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "34.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "2450.495868186683",
		"SpecFp2000 (average base)": "2299.49342247374",
		"SpecInt2006 (average base)": "14.198591479439079",
		"SpecFp2006 (average base)": "12.74754878398196",
		"x400_perlbench": "16.649324310613927",
		"x401_bzip2": "12.298373876248844",
		"x403_gcc": "9.244771495283159",
		"x429_mcf": "18.99052395275075",
		"x445_gobmk": "15.1",
		"x456_hmmer": "10.90642012761291",
		"x458_sjeng": "13.947759676736618",
		"x462_libquantum": "14.642404174178502",
		"x464_h264ref": "23.99812492675209",
		"x471_omnetpp": "11.7",
		"x473_astar": "11.399561395071302",
		"x483_xalancbmk": "17.03760546555765",
		"x410_bwaves": "17.02351315093333",
		"x416_gamess": "13.138493064274913",
		"x433_milc": "8.568506287562611",
		"x434_zeusmp": "13.1",
		"x435_gromacs": "13.449907062875937",
		"x436_cactusadm": "15.391880976670786",
		"x437_leslie3d": "10.735921013122256",
		"x444_namd": "11.949058540320237",
		"x447_dealii": "14.90570360633808",
		"x450_soplex": "11.349889867307082",
		"x453_povray": "16.54932022773141",
		"x454_calculix": "10.599528291391085",
		"x459_gemsfdtd": "9.15893006851783",
		"x465_tonto": "10.872810124342282",
		"x470_lbm": "11.69829047339824",
		"x481_wrf": "14.218298069740976",
		"x482_sphinx3": "18.582787734890587",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1111",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7700",
		"Processor Date": "2007-05-01",
		"Processor Clock [MHz]": "2400.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.0375",
		"Voltage (high)": "1.3",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "15.638232412452771",
		"SpecFp2006 (average base)": "14.208578017756679",
		"x400_perlbench": "17.2509622599335",
		"x401_bzip2": "13.119232414360276",
		"x403_gcc": "11.31172175420597",
		"x429_mcf": "21.215427957863515",
		"x445_gobmk": "16.221714725117987",
		"x456_hmmer": "11.61848780315033",
		"x458_sjeng": "14.916361546546318",
		"x462_libquantum": "17.966514081011486",
		"x464_h264ref": "25.635461560684302",
		"x471_omnetpp": "12.920878222383866",
		"x473_astar": "12.198360545581524",
		"x483_xalancbmk": "18.97260826637591",
		"x410_bwaves": "19.214731800212142",
		"x416_gamess": "14.875447025587194",
		"x433_milc": "9.808563714826693",
		"x434_zeusmp": "14.440204260612617",
		"x435_gromacs": "14.580356911989623",
		"x436_cactusadm": "17.734983577162705",
		"x437_leslie3d": "11.980689549408387",
		"x444_namd": "12.74599767484554",
		"x447_dealii": "16.370136548641504",
		"x450_soplex": "12.74911139137798",
		"x453_povray": "17.913346172761297",
		"x454_calculix": "11.614694272749475",
		"x459_gemsfdtd": "10.859204399691087",
		"x465_tonto": "12.296284443063769",
		"x470_lbm": "13.52885577329643",
		"x481_wrf": "15.87534502146803",
		"x482_sphinx3": "19.715807787232883",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.025925925932714",
		"FO4 Delay Vdd [V]": "1.3",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1112",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "T7800",
		"Processor Date": "2007-09-01",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "1.075",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "17.500000000000004",
		"SpecFp2006 (average base)": "15.799683541134614",
		"x400_perlbench": "16.4",
		"x401_bzip2": "13.999642852587348",
		"x403_gcc": "12.2",
		"x429_mcf": "23.149946004256684",
		"x445_gobmk": "17.199709299868996",
		"x456_hmmer": "14.549914089093447",
		"x458_sjeng": "16.29969324864735",
		"x462_libquantum": "31.59430328397827",
		"x464_h264ref": "26.849581002317336",
		"x471_omnetpp": "13.949910393977447",
		"x473_astar": "13.449907062875937",
		"x483_xalancbmk": "19.849937027607922",
		"x410_bwaves": "22.594468349576186",
		"x416_gamess": "16.349923547221863",
		"x433_milc": "10.848963084092414",
		"x434_zeusmp": "15.9",
		"x435_gromacs": "15.949921629901509",
		"x436_cactusadm": "21.549941995281564",
		"x437_leslie3d": "13.198484761517134",
		"x444_namd": "14.349912891721678",
		"x447_dealii": "17.149927113547744",
		"x450_soplex": "13.398507379555381",
		"x453_povray": "19.949937343260004",
		"x454_calculix": "12.499599993599796",
		"x459_gemsfdtd": "11.69829047339824",
		"x465_tonto": "14.499655168313486",
		"x470_lbm": "14.498620624045586",
		"x481_wrf": "17.899720668211557",
		"x482_sphinx3": "23.29978540673712",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "4096",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "11.22549019608202",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	},
	{
		"Processor ID": "1113",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "T9400",
		"Processor Date": "2008-07-01",
		"Processor Clock [MHz]": "2533.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "1",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.162",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "19.699999999999996",
		"SpecFp2006 (average base)": "17.999999999999996",
		"x400_perlbench": "17.3",
		"x401_bzip2": "14.2",
		"x403_gcc": "16.8",
		"x429_mcf": "25.349950690287347",
		"x445_gobmk": "16.6",
		"x456_hmmer": "14.3",
		"x458_sjeng": "17.2",
		"x462_libquantum": "74.6",
		"x464_h264ref": "27.5",
		"x471_omnetpp": "13.8",
		"x473_astar": "12.7",
		"x483_xalancbmk": "22.2",
		"x410_bwaves": "20.8",
		"x416_gamess": "18.749933333214816",
		"x433_milc": "14.14991166050163",
		"x434_zeusmp": "20.400000000000002",
		"x435_gromacs": "16.8",
		"x436_cactusadm": "28.99982758569437",
		"x437_leslie3d": "14.3",
		"x444_namd": "13.749909090608563",
		"x447_dealii": "24.3",
		"x450_soplex": "12.6",
		"x453_povray": "20.349938574845872",
		"x454_calculix": "20.2",
		"x459_gemsfdtd": "14.4",
		"x465_tonto": "17.8",
		"x470_lbm": "14.7",
		"x481_wrf": "18.2",
		"x482_sphinx3": "23.699156103118945",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.162",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1114",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "T9500",
		"Processor Date": "2008-01-01",
		"Processor Clock [MHz]": "2600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.0",
		"Voltage (high)": "1.25",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "18.39765644380156",
		"SpecFp2006 (average base)": "16.76070749249574",
		"x400_perlbench": "16.66539741445349",
		"x401_bzip2": "14.532335289504479",
		"x403_gcc": "15.637179836567562",
		"x429_mcf": "25.198404198938928",
		"x445_gobmk": "17.431542073713715",
		"x456_hmmer": "14.465203921939498",
		"x458_sjeng": "16.66539741445349",
		"x462_libquantum": "31.259769276308106",
		"x464_h264ref": "26.966625429518203",
		"x471_omnetpp": "15.365730283838786",
		"x473_astar": "13.932292121446785",
		"x483_xalancbmk": "20.72924677841932",
		"x410_bwaves": "22.62656963358082",
		"x416_gamess": "17.54910832232343",
		"x433_milc": "10.665319925457776",
		"x434_zeusmp": "17.230003293215645",
		"x435_gromacs": "16.909992573241087",
		"x436_cactusadm": "22.692880092221024",
		"x437_leslie3d": "14.45977276587561",
		"x444_namd": "14.232314162402428",
		"x447_dealii": "16.51971197859408",
		"x450_soplex": "14.43210909842175",
		"x453_povray": "20.594173109249777",
		"x454_calculix": "12.949977390478455",
		"x459_gemsfdtd": "12.22412140674172",
		"x465_tonto": "16.8479450513731",
		"x470_lbm": "17.09632970712879",
		"x481_wrf": "19.08152870094833",
		"x482_sphinx3": "26.699626398097795",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.25",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1115",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "T9600",
		"Processor Date": "",
		"Processor Clock [MHz]": "2800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.2125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "19.4",
		"SpecFp2006 (average base)": "18.300000000000004",
		"x400_perlbench": "17.2",
		"x401_bzip2": "15.3",
		"x403_gcc": "13.7",
		"x429_mcf": "27.1",
		"x445_gobmk": "18.3",
		"x456_hmmer": "15.2",
		"x458_sjeng": "17.5",
		"x462_libquantum": "38.6",
		"x464_h264ref": "29.1",
		"x471_omnetpp": "16.7",
		"x473_astar": "14.7",
		"x483_xalancbmk": "21.9",
		"x410_bwaves": "28.2",
		"x416_gamess": "17.7",
		"x433_milc": "12.8",
		"x434_zeusmp": "18.5",
		"x435_gromacs": "17.2",
		"x436_cactusadm": "24.1",
		"x437_leslie3d": "17.2",
		"x444_namd": "14.9",
		"x447_dealii": "18.1",
		"x450_soplex": "16.3",
		"x453_povray": "21.4",
		"x454_calculix": "13.1",
		"x459_gemsfdtd": "14.9",
		"x465_tonto": "16.4",
		"x470_lbm": "18.7",
		"x481_wrf": "20.9",
		"x482_sphinx3": "28.3",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.2125",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1116",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Penryn",
		"Microarchitecture": "Core:Penryn",
		"Processor Model": "T9900",
		"Processor Date": "2009-04-01",
		"Processor Clock [MHz]": "3060.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "35.0",
		"Instruction set width": "64",
		"Transistors (millions)": "410.0",
		"Die size (mm^2)": "107",
		"Voltage (low)": "1.05",
		"Voltage (high)": "1.2125",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "23.700000000000003",
		"SpecFp2006 (average base)": "20.5",
		"x400_perlbench": "19.2",
		"x401_bzip2": "17.4",
		"x403_gcc": "14.8",
		"x429_mcf": "32.4",
		"x445_gobmk": "20.3",
		"x456_hmmer": "18.0",
		"x458_sjeng": "21.7",
		"x462_libquantum": "100.0",
		"x464_h264ref": "34.1",
		"x471_omnetpp": "17.9",
		"x473_astar": "16.7",
		"x483_xalancbmk": "23.9",
		"x410_bwaves": "27.6",
		"x416_gamess": "19.1",
		"x433_milc": "18.8",
		"x434_zeusmp": "24.1",
		"x435_gromacs": "19.3",
		"x436_cactusadm": "30.0",
		"x437_leslie3d": "17.5",
		"x444_namd": "16.2",
		"x447_dealii": "22.1",
		"x450_soplex": "16.9",
		"x453_povray": "24.3",
		"x454_calculix": "20.0",
		"x459_gemsfdtd": "16.5",
		"x465_tonto": "17.5",
		"x470_lbm": "15.3",
		"x481_wrf": "21.2",
		"x482_sphinx3": "31.0",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "6144",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.2125",
		"FO4 Source": "mul(360,Leff)"
	},
	{
		"Processor ID": "1117",
		"Designer": "Intel",
		"Processor Family": "Core 2 Duo",
		"Processor Code Name": "Merom",
		"Microarchitecture": "Core:Merom",
		"Processor Model": "U7600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "291.0",
		"Die size (mm^2)": "143",
		"Voltage (low)": "0.8",
		"Voltage (high)": "0.975",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "32",
		"L2 (on chip)": "2048",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "P1264",
		"Feature Size [microns]": "0.065",
		"Channel length [microns]": "0.035",
		"Metal layers": "8",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.943478260869552",
		"FO4 Delay Vdd [V]": "0.975",
		"FO4 Source": "add(linreg_intercept(delays),mul(4,linreg_slope(delays)))"
	}
]}} 
