flat memori model comput memori comput system design flat memori model refer linear address paradigm cpu directli sequenti address avail memori locat resort ani sort bank switch memori segment scheme memori manag logic to physic address translat implement top flat memori model order facilit oper system function resourc protect multitask increas memori capac limit impos processor physic address space key featur flat memori model entir memori space linear sequenti contigu address memori manag therefor possibl option necessari dictat cpu architectur simpl control singl task embed applic memori manag desir flat memori model appropri becaus provid simplest interfac programm point view direct access memori locat minimum design complex gener purpos comput system requir multitask resourc alloc protect flat memori system augment memori manag scheme typic implement combin dedic hardwar insid outsid cpu softwar built oper system flat memori model physic address level provid greatest flexibl implement thi type memori manag vast major processor architectur implement flat memori design includ earli processor motorola seri origin intel wa thi rule implement segment memori model becaus provid easi form memori manag flexibl boundari earli oper system modern memori model fall three categori flat memori model simpl interfac programm clean design greatest flexibl minimum hardwar cpu real estat simpl control applic maximum execut speed suitabl gener comput multitask oper system enhanc addit memori manag hardwaresoftwar thi alway case modern cisc processor implement advanc memori manag protect technolog flat memori model memori model suitabl multitask gener oper system design resourc protect alloc suitabl virtual memori implement cpu real estat lower speed complex program rigid boundari alway memori effici segment memori model memori achiev implicit addit rel shift regist segment offset variabl boundari effici flexibl memori model quit complex awkward programm point view difficult compil overlap poor resourc protect isol mani address translat correspond mani segment offset combin resolv physic address greater chanc program error implement origin intel support subsequ machin day pentium core processor thi memori model ha remain sinc machin provid multimod oper rare oper compat segment mode architectur oper real compat mode physic address comput address segment offset ie segment regist shift left bit ad offset result bit address final confus regard relationship flat memori model von neumann harvard architectur von neumann architectur specifi instruct data store memori transfer bu thi type architectur space effici becaus ani memori program avail data vice versa thi type architectur gener comput harvard architectur hand separ instruct data separ memori typic access separ buse benefit increas system perform becaus data instruct code futur instruct fetch time harvard architectur instruct data buse differ speed geometri drawback harvard architectur forc design assumpt ratio instruct data memori thi memori realloc time system therefor unavoid wast thi type architectur digit signal process real time control ultrahigh speed risc applic perform maximum import everyth els secondari point abov architectur ani claim memori address model flat segment otherwis memori model comput address space