Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 01:28:30 2023
| Host         : Akshara running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: p2c (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kb_unit/ps2_rx_unit/rx_done_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.460ns  (logic 4.192ns (44.316%)  route 5.268ns (55.684%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[5]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.459     0.459 f  kb_unit/ps2_rx_unit/rx_data_reg[5]/Q
                         net (fo=15, routed)          1.670     2.129    kb_unit/ps2_rx_unit/scan_code[5]
    SLICE_X39Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.253 r  kb_unit/ps2_rx_unit/g1_b2/O
                         net (fo=1, routed)           0.309     2.562    kb_unit/ps2_rx_unit/g1_b2_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I2_O)        0.124     2.686 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.288     5.975    ascii_code_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     9.460 r  ascii_code_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.460    ascii_code[2]
    G14                                                               r  ascii_code[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 4.236ns (51.109%)  route 4.052ns (48.891%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[5]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  kb_unit/ps2_rx_unit/rx_data_reg[5]/Q
                         net (fo=15, routed)          1.535     1.994    kb_unit/ps2_rx_unit/scan_code[5]
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.118 r  kb_unit/ps2_rx_unit/g1_b3/O
                         net (fo=1, routed)           0.656     2.775    kb_unit/ps2_rx_unit/g1_b3_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124     2.899 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.861     4.759    ascii_code_OBUF[3]
    N16                  OBUF (Prop_obuf_I_O)         3.529     8.288 r  ascii_code_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.288    ascii_code[3]
    N16                                                               r  ascii_code[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 4.304ns (52.211%)  route 3.939ns (47.789%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[1]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  kb_unit/ps2_rx_unit/rx_data_reg[1]/Q
                         net (fo=15, routed)          1.383     1.907    kb_unit/ps2_rx_unit/scan_code[1]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.124     2.031 r  kb_unit/ps2_rx_unit/g0_b4/O
                         net (fo=1, routed)           0.711     2.742    kb_unit/ps2_rx_unit/g0_b4_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I0_O)        0.124     2.866 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.845     4.711    ascii_code_OBUF[4]
    N15                  OBUF (Prop_obuf_I_O)         3.532     8.243 r  ascii_code_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.243    ascii_code[4]
    N15                                                               r  ascii_code[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.319ns (53.670%)  route 3.728ns (46.330%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[1]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  kb_unit/ps2_rx_unit/rx_data_reg[1]/Q
                         net (fo=15, routed)          1.196     1.720    kb_unit/ps2_rx_unit/scan_code[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.124     1.844 r  kb_unit/ps2_rx_unit/g0_b5/O
                         net (fo=1, routed)           0.622     2.466    kb_unit/ps2_rx_unit/g0_b5_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.590 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910     4.500    ascii_code_OBUF[5]
    L14                  OBUF (Prop_obuf_I_O)         3.547     8.046 r  ascii_code_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.046    ascii_code[5]
    L14                                                               r  ascii_code[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.246ns (54.454%)  route 3.551ns (45.546%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[0]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  kb_unit/ps2_rx_unit/rx_data_reg[0]/Q
                         net (fo=15, routed)          1.228     1.687    kb_unit/ps2_rx_unit/scan_code[0]
    SLICE_X41Y53         LUT6 (Prop_lut6_I0_O)        0.124     1.811 r  kb_unit/ps2_rx_unit/g1_b1/O
                         net (fo=1, routed)           0.664     2.475    kb_unit/ps2_rx_unit/g1_b1_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I3_O)        0.124     2.599 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.258    ascii_code_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     7.798 r  ascii_code_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.798    ascii_code[1]
    M15                                                               r  ascii_code[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.592ns  (logic 4.285ns (56.439%)  route 3.307ns (43.561%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[3]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  kb_unit/ps2_rx_unit/rx_data_reg[3]/Q
                         net (fo=15, routed)          0.991     1.515    kb_unit/ps2_rx_unit/scan_code[3]
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  kb_unit/ps2_rx_unit/g1_b6/O
                         net (fo=1, routed)           0.656     2.296    kb_unit/ps2_rx_unit/g1_b6_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I2_O)        0.124     2.420 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.660     4.079    ascii_code_OBUF[6]
    K16                  OBUF (Prop_obuf_I_O)         3.513     7.592 r  ascii_code_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.592    ascii_code[6]
    K16                                                               r  ascii_code[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ascii_code[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 4.238ns (56.056%)  route 3.322ns (43.944%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[5]/C
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  kb_unit/ps2_rx_unit/rx_data_reg[5]/Q
                         net (fo=15, routed)          1.217     1.676    kb_unit/ps2_rx_unit/scan_code[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.124     1.800 r  kb_unit/ps2_rx_unit/g0_b0/O
                         net (fo=1, routed)           0.435     2.236    kb_unit/ps2_rx_unit/g0_b0_n_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I0_O)        0.124     2.360 r  kb_unit/ps2_rx_unit/ascii_code_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.029    ascii_code_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     7.561 r  ascii_code_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.561    ascii_code[0]
    M14                                                               r  ascii_code[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            scan_code_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.973ns  (logic 4.141ns (59.383%)  route 2.832ns (40.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE                         0.000     0.000 r  kb_unit/current_state_reg[0]/C
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  kb_unit/current_state_reg[0]/Q
                         net (fo=2, routed)           2.832     3.463    scan_code_ready_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.973 r  scan_code_ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.973    scan_code_ready
    D18                                                               r  scan_code_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2d
                            (input port)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.364ns  (logic 1.533ns (45.566%)  route 1.831ns (54.434%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  p2d (IN)
                         net (fo=0)                   0.000     0.000    p2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  p2d_IBUF_inst/O
                         net (fo=8, routed)           1.831     3.364    kb_unit/ps2_rx_unit/D[0]
    SLICE_X38Y52         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2d
                            (input port)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.208ns  (logic 1.533ns (47.782%)  route 1.675ns (52.218%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  p2d (IN)
                         net (fo=0)                   0.000     0.000    p2d
    V12                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  p2d_IBUF_inst/O
                         net (fo=8, routed)           1.675     3.208    kb_unit/ps2_rx_unit/D[0]
    SLICE_X40Y51         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/rx_done_tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.188ns (51.035%)  route 0.180ns (48.965%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb_unit/ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.180     0.326    kb_unit/ps2_rx_unit/b_reg[3]
    SLICE_X41Y52         LUT5 (Prop_lut5_I3_O)        0.042     0.368 r  kb_unit/ps2_rx_unit/rx_done_tick_i_1/O
                         net (fo=1, routed)           0.000     0.368    kb_unit/ps2_rx_unit/rx_done_tick_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  kb_unit/ps2_rx_unit/rx_done_tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.191ns (51.431%)  route 0.180ns (48.569%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb_unit/ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.180     0.326    kb_unit/ps2_rx_unit/b_reg[3]
    SLICE_X41Y52         LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  kb_unit/ps2_rx_unit/b[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    kb_unit/ps2_rx_unit/b[3]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  kb_unit/ps2_rx_unit/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.191ns (50.878%)  route 0.184ns (49.122%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/rx_data_reg[0]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  kb_unit/ps2_rx_unit/rx_data_reg[0]/Q
                         net (fo=15, routed)          0.184     0.330    kb_unit/ps2_rx_unit/scan_code[0]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.375 r  kb_unit/ps2_rx_unit/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    kb_unit/ps2_rx_unit_n_1
    SLICE_X40Y52         FDRE                                         r  kb_unit/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.210ns (52.984%)  route 0.186ns (47.016%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[1]/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb_unit/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.186     0.353    kb_unit/ps2_rx_unit/b_reg[1]
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.043     0.396 r  kb_unit/ps2_rx_unit/b[2]_i_1/O
                         net (fo=1, routed)           0.000     0.396    kb_unit/ps2_rx_unit/b[2]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  kb_unit/ps2_rx_unit/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.779%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[1]/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb_unit/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.186     0.353    kb_unit/ps2_rx_unit/b_reg[1]
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  kb_unit/ps2_rx_unit/b[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    kb_unit/ps2_rx_unit/b[0]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  kb_unit/ps2_rx_unit/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.779%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[1]/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb_unit/ps2_rx_unit/b_reg[1]/Q
                         net (fo=13, routed)          0.186     0.353    kb_unit/ps2_rx_unit/b_reg[1]
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.045     0.398 r  kb_unit/ps2_rx_unit/b[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    kb_unit/ps2_rx_unit/b[1]_i_1_n_0
    SLICE_X38Y51         FDRE                                         r  kb_unit/ps2_rx_unit/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.191ns (36.501%)  route 0.332ns (63.499%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  kb_unit/ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.202     0.348    kb_unit/ps2_rx_unit/b_reg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.393 r  kb_unit/ps2_rx_unit/rx_data[2]_i_1/O
                         net (fo=1, routed)           0.130     0.523    kb_unit/ps2_rx_unit/rx_data[2]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.212ns (39.994%)  route 0.318ns (60.006%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[0]/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  kb_unit/ps2_rx_unit/b_reg[0]/Q
                         net (fo=13, routed)          0.217     0.384    kb_unit/ps2_rx_unit/b_reg[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  kb_unit/ps2_rx_unit/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.101     0.530    kb_unit/ps2_rx_unit/rx_data[3]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.249ns (44.906%)  route 0.305ns (55.094%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[2]/C
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  kb_unit/ps2_rx_unit/b_reg[2]/Q
                         net (fo=13, routed)          0.175     0.326    kb_unit/ps2_rx_unit/b_reg[2]
    SLICE_X40Y50         LUT4 (Prop_lut4_I0_O)        0.098     0.424 r  kb_unit/ps2_rx_unit/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.130     0.554    kb_unit/ps2_rx_unit/rx_data[5]_i_1_n_0
    SLICE_X40Y50         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kb_unit/ps2_rx_unit/b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kb_unit/ps2_rx_unit/rx_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.191ns (33.398%)  route 0.381ns (66.602%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  kb_unit/ps2_rx_unit/b_reg[3]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  kb_unit/ps2_rx_unit/b_reg[3]/Q
                         net (fo=13, routed)          0.188     0.334    kb_unit/ps2_rx_unit/b_reg[3]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.045     0.379 r  kb_unit/ps2_rx_unit/rx_data[6]_i_1/O
                         net (fo=1, routed)           0.193     0.572    kb_unit/ps2_rx_unit/rx_data[6]
    SLICE_X41Y51         FDRE                                         r  kb_unit/ps2_rx_unit/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------





