set tool_name "Questa Intel FPGA (SystemVerilog)"
set corner_file_list {
    {{"Slow -7 1.2V 125 Model"} {main_state_7_1200mv_125c_slow.svo main_state_7_1200mv_125c_v_slow.sdo}}
    {{"Slow -7 1.2V -40 Model"} {main_state_7_1200mv_-40c_slow.svo main_state_7_1200mv_-40c_v_slow.sdo}}
    {{"Fast -M 1.2V -40 Model"} {main_state_min_1200mv_-40c_fast.svo main_state_min_1200mv_-40c_v_fast.sdo}}
}
