INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/rtl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'STATE_START_MENU' is used before its declaration [D:/8190884/lab3_plis/rtl/top.v:62]
WARNING: [VRFC 10-3380] identifier 'STATE_START_MENU' is used before its declaration [D:/8190884/lab3_plis/rtl/top.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/tb/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/8190884/lab3_plis/project_2_plis.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
