// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _prepend_ibh_header_HH_
#define _prepend_ibh_header_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct prepend_ibh_header : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > tx_shift2ibhFifo_V_d_dout;
    sc_in< sc_logic > tx_shift2ibhFifo_V_d_empty_n;
    sc_out< sc_logic > tx_shift2ibhFifo_V_d_read;
    sc_in< sc_lv<64> > tx_shift2ibhFifo_V_k_dout;
    sc_in< sc_logic > tx_shift2ibhFifo_V_k_empty_n;
    sc_out< sc_logic > tx_shift2ibhFifo_V_k_read;
    sc_in< sc_lv<1> > tx_shift2ibhFifo_V_l_dout;
    sc_in< sc_logic > tx_shift2ibhFifo_V_l_empty_n;
    sc_out< sc_logic > tx_shift2ibhFifo_V_l_read;
    sc_in< sc_lv<113> > tx_ibhHeaderFifo_V_dout;
    sc_in< sc_logic > tx_ibhHeaderFifo_V_empty_n;
    sc_out< sc_logic > tx_ibhHeaderFifo_V_read;
    sc_out< sc_lv<512> > tx_ib2udpFifo_V_data_din;
    sc_in< sc_logic > tx_ib2udpFifo_V_data_full_n;
    sc_out< sc_logic > tx_ib2udpFifo_V_data_write;
    sc_out< sc_lv<64> > tx_ib2udpFifo_V_keep_din;
    sc_in< sc_logic > tx_ib2udpFifo_V_keep_full_n;
    sc_out< sc_logic > tx_ib2udpFifo_V_keep_write;
    sc_out< sc_lv<1> > tx_ib2udpFifo_V_last_din;
    sc_in< sc_logic > tx_ib2udpFifo_V_last_full_n;
    sc_out< sc_logic > tx_ib2udpFifo_V_last_write;


    // Module declarations
    prepend_ibh_header(sc_module_name name);
    SC_HAS_PROCESS(prepend_ibh_header);

    ~prepend_ibh_header();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op8;
    sc_signal< sc_lv<1> > grp_nbreadreq_fu_84_p5;
    sc_signal< bool > ap_predicate_op8_read_state1;
    sc_signal< sc_logic > io_acc_block_signal_op31;
    sc_signal< bool > ap_predicate_op31_read_state1;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_106_p3;
    sc_signal< bool > ap_predicate_op38_read_state1;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op53;
    sc_signal< sc_lv<2> > state_2_load_reg_332;
    sc_signal< sc_lv<1> > tmp_42_reg_336;
    sc_signal< bool > ap_predicate_op53_write_state2;
    sc_signal< sc_logic > io_acc_block_signal_op57;
    sc_signal< sc_lv<1> > tmp_41_reg_350;
    sc_signal< bool > ap_predicate_op57_write_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<2> > state_2;
    sc_signal< sc_lv<16> > header_idx;
    sc_signal< sc_lv<96> > header_header_V_4;
    sc_signal< sc_logic > tx_ibhHeaderFifo_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > tx_shift2ibhFifo_V_d_blk_n;
    sc_signal< sc_logic > tx_shift2ibhFifo_V_k_blk_n;
    sc_signal< sc_logic > tx_shift2ibhFifo_V_l_blk_n;
    sc_signal< sc_logic > tx_ib2udpFifo_V_data_blk_n;
    sc_signal< sc_logic > tx_ib2udpFifo_V_keep_blk_n;
    sc_signal< sc_logic > tx_ib2udpFifo_V_last_blk_n;
    sc_signal< sc_lv<64> > reg_145;
    sc_signal< sc_lv<1> > grp_fu_141_p1;
    sc_signal< sc_lv<1> > tmp_last_V_23_reg_340;
    sc_signal< sc_lv<512> > currWord_data_V_1_fu_254_p3;
    sc_signal< sc_lv<512> > currWord_data_V_1_reg_345;
    sc_signal< sc_lv<512> > tmp_data_V_reg_354;
    sc_signal< sc_lv<1> > tmp_last_V_reg_359;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<2> > select_ln1825_fu_274_p3;
    sc_signal< sc_lv<16> > select_ln84_fu_246_p3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<25> > Lo_assign_fu_162_p3;
    sc_signal< sc_lv<1> > icmp_ln647_fu_176_p2;
    sc_signal< sc_lv<1> > trunc_ln647_fu_182_p1;
    sc_signal< sc_lv<1> > tmp_43_fu_186_p3;
    sc_signal< sc_lv<1> > select_ln647_fu_194_p3;
    sc_signal< sc_lv<96> > zext_ln647_fu_202_p1;
    sc_signal< sc_lv<96> > select_ln647_1_fu_206_p3;
    sc_signal< sc_lv<96> > select_ln647_2_fu_214_p3;
    sc_signal< sc_lv<96> > p_Result_21_fu_222_p2;
    sc_signal< sc_lv<1> > icmp_ln84_fu_170_p2;
    sc_signal< sc_lv<16> > add_ln87_fu_240_p2;
    sc_signal< sc_lv<512> > p_Result_s_fu_228_p5;
    sc_signal< sc_lv<1> > xor_ln1825_fu_268_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_128;
    sc_signal< bool > ap_condition_182;
    sc_signal< bool > ap_condition_206;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<25> ap_const_lv25_60;
    static const sc_lv<25> ap_const_lv25_5F;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<96> ap_const_lv96_3FFFFFFFF;
    static const sc_lv<96> ap_const_lv96_FFFFFFFFFFFFFFFFFFFFFFFF;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_70;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Lo_assign_fu_162_p3();
    void thread_add_ln87_fu_240_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_condition_128();
    void thread_ap_condition_182();
    void thread_ap_condition_206();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_predicate_op31_read_state1();
    void thread_ap_predicate_op38_read_state1();
    void thread_ap_predicate_op53_write_state2();
    void thread_ap_predicate_op57_write_state2();
    void thread_ap_predicate_op8_read_state1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_currWord_data_V_1_fu_254_p3();
    void thread_grp_fu_141_p1();
    void thread_grp_nbreadreq_fu_84_p5();
    void thread_icmp_ln647_fu_176_p2();
    void thread_icmp_ln84_fu_170_p2();
    void thread_io_acc_block_signal_op31();
    void thread_io_acc_block_signal_op53();
    void thread_io_acc_block_signal_op57();
    void thread_io_acc_block_signal_op8();
    void thread_p_Result_21_fu_222_p2();
    void thread_p_Result_s_fu_228_p5();
    void thread_select_ln1825_fu_274_p3();
    void thread_select_ln647_1_fu_206_p3();
    void thread_select_ln647_2_fu_214_p3();
    void thread_select_ln647_fu_194_p3();
    void thread_select_ln84_fu_246_p3();
    void thread_tmp_43_fu_186_p3();
    void thread_tmp_nbreadreq_fu_106_p3();
    void thread_trunc_ln647_fu_182_p1();
    void thread_tx_ib2udpFifo_V_data_blk_n();
    void thread_tx_ib2udpFifo_V_data_din();
    void thread_tx_ib2udpFifo_V_data_write();
    void thread_tx_ib2udpFifo_V_keep_blk_n();
    void thread_tx_ib2udpFifo_V_keep_din();
    void thread_tx_ib2udpFifo_V_keep_write();
    void thread_tx_ib2udpFifo_V_last_blk_n();
    void thread_tx_ib2udpFifo_V_last_din();
    void thread_tx_ib2udpFifo_V_last_write();
    void thread_tx_ibhHeaderFifo_V_blk_n();
    void thread_tx_ibhHeaderFifo_V_read();
    void thread_tx_shift2ibhFifo_V_d_blk_n();
    void thread_tx_shift2ibhFifo_V_d_read();
    void thread_tx_shift2ibhFifo_V_k_blk_n();
    void thread_tx_shift2ibhFifo_V_k_read();
    void thread_tx_shift2ibhFifo_V_l_blk_n();
    void thread_tx_shift2ibhFifo_V_l_read();
    void thread_xor_ln1825_fu_268_p2();
    void thread_zext_ln647_fu_202_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
