Date: Mon, 25 Oct 1999 17:48:34 -0700
From: Dragan Stancevic <>
Subject: L2 cache detection patch for Intel Coppermine
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/10/25/169

Hi
these are patches for proper detection of Second level cache for today
released Intel Coppermine processor.
When CPUID is executed on a processor with 256K cache, the result in eax
is a bit different than the rest of the processors.
Bit 6 is shifted left so instead of getting 0x42 we get 0x82.
e.g. "100 0010" becomes "1000 0010"
NOTE: This is valid only for 256K cache processors 512K return as
expected 0x43--- arch/i386/kernel/setup.c	Tue Oct 19 17:14:00 1999
+++ arch/i386/kernel/setup.c	Mon Oct 25 17:07:02 1999
@@ -17,6 +17,9 @@
  *
  *  IDT Winchip tweaks, misc clean ups.
  *	Dave Jones <dave@powertweak.com>, August 1999
+ *
+ *	Added proper L2 cache detection for Coppermine
+ *	Dragan Stancevic <visitor@valinux.com>, October 1999
  */
 
 /*
@@ -838,6 +841,7 @@
 					break;
 
 				case 0x42:
+				case 0x82: /*Detect 256-Kbyte cache on Coppermine*/ 
 					cache_size = 256;
 					break;
 --- arch/i386/kernel/setup.c	Fri Oct 22 10:30:27 1999
+++ arch/i386/kernel/setup.c	Mon Oct 25 16:52:14 1999
@@ -29,6 +29,8 @@
  *  Cleaned up cache-detection code
  *	Dave Jones <dave@powertweak.com>, October 1999
  *
+ *	Added proper L2 cache detection for Coppermine
+ *	Dragan Stancevic <visitor@valinux.com>, October 1999
  */
 
 /*
@@ -1233,6 +1235,7 @@
 				break;
 
 			case 0x42:
+			case 0x82: /*Detect 256-Kbyte cache on Coppermine*/
 				c->x86_cache_size = 256;
 				break;
 