# RISC--S-V
Simple RISC-V implementation in SystemVerilog
