Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 26 13:49:05 2024
| Host         : Akos_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_mips_new_timing_summary_routed.rpt -pb test_mips_new_timing_summary_routed.pb -rpx test_mips_new_timing_summary_routed.rpx -warn_on_violation
| Design       : test_mips_new
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   36          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: instructionFetchNew/pc_out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instructionFetchNew/pc_out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instructionFetchNew/pc_out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instructionFetchNew/pc_out_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.115        0.000                      0                  390        0.185        0.000                      0                  390        3.750        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.115        0.000                      0                  390        0.185        0.000                      0                  390        3.750        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.447ns (28.713%)  route 6.075ns (71.287%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    10.339 r  exec_unit_inst/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.367    10.706    instructionFetchNew/data0[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.303    11.009 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_3/O
                         net (fo=16, routed)          1.121    12.130    mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/A1
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    12.254 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/SP/O
                         net (fo=2, routed)           0.820    13.075    instructionFetchNew/do[6]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.154    13.229 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.542    13.771    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/DIA0
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.604    15.027    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/CLK
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    14.886    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.495ns  (logic 2.447ns (28.805%)  route 6.048ns (71.195%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    10.339 r  exec_unit_inst/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.367    10.706    instructionFetchNew/data0[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.303    11.009 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_3/O
                         net (fo=16, routed)          1.121    12.130    mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/A1
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124    12.254 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/SP/O
                         net (fo=2, routed)           0.820    13.075    instructionFetchNew/do[6]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.154    13.229 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.515    13.744    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/DIA0
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.603    15.026    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/CLK
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.364    14.885    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 2.613ns (30.933%)  route 5.834ns (69.067%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.725    11.990    mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/A3
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.097 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/SP/O
                         net (fo=2, routed)           0.969    13.067    instructionFetchNew/do[8]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.152    13.219 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.477    13.696    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/DIB0
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.603    15.026    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.387    14.862    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 2.613ns (31.454%)  route 5.694ns (68.546%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.725    11.990    mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/A3
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.097 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/SP/O
                         net (fo=2, routed)           0.969    13.067    instructionFetchNew/do[8]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.152    13.219 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.337    13.556    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/DIB0
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.604    15.027    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMB/CLK
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.387    14.863    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.580ns (30.779%)  route 5.801ns (69.221%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.855    12.121    mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/A3
    SLICE_X6Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.102    12.222 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/SP/O
                         net (fo=2, routed)           0.776    12.999    instructionFetchNew/do[15]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    13.123 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.507    13.629    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/DIB1
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.527    14.950    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.945    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.629    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 2.602ns (31.289%)  route 5.714ns (68.711%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.855    12.121    mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/A3
    SLICE_X6Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    12.245 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/SP/O
                         net (fo=2, routed)           0.705    12.949    instructionFetchNew/do[13]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.124    13.073 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_1/O
                         net (fo=2, routed)           0.492    13.565    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/DIA1
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.527    14.950    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/CLK
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y96         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.915    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -13.565    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 2.580ns (30.865%)  route 5.778ns (69.135%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.855    12.121    mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/A3
    SLICE_X6Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.102    12.222 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/SP/O
                         net (fo=2, routed)           0.776    12.999    instructionFetchNew/do[15]
    SLICE_X9Y94          LUT6 (Prop_lut6_I0_O)        0.124    13.123 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_3/O
                         net (fo=2, routed)           0.484    13.606    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/DIB1
    SLICE_X8Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.524    14.947    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/WCLK
    SLICE_X8Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X8Y96          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.960    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 2.588ns (31.250%)  route 5.694ns (68.750%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.725    11.990    mem_unit_inst/ram_inst/s_ram_reg_0_15_7_7/A3
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.110    12.100 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_7_7/SP/O
                         net (fo=2, routed)           0.818    12.918    instructionFetchNew/do[7]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.124    13.042 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_1/O
                         net (fo=2, routed)           0.488    13.530    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/DIA1
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.604    15.027    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA_D1/CLK
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y97          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.992    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 2.602ns (31.152%)  route 5.750ns (68.848%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    12.277 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/O
                         net (fo=2, routed)           0.573    12.850    instructionFetchNew/do[2]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.124    12.974 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           0.627    13.601    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/DIB0
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602    15.025    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/WCLK
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y91          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.063    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 2.602ns (31.164%)  route 5.747ns (68.836%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    12.277 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/O
                         net (fo=2, routed)           0.573    12.850    instructionFetchNew/do[2]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.124    12.974 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_5/O
                         net (fo=2, routed)           0.624    13.598    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/DIB0
    SLICE_X6Y92          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602    15.025    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/WCLK
    SLICE_X6Y92          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/CLK
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.063    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  1.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.601     1.520    mpg/CLK
    SLICE_X4Y88          FDRE                                         r  mpg/s_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  mpg/s_reg2_reg[1]/Q
                         net (fo=2, routed)           0.130     1.792    mpg/s_reg2[1]
    SLICE_X4Y89          FDRE                                         r  mpg/s_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.872     2.037    mpg/CLK
    SLICE_X4Y89          FDRE                                         r  mpg/s_reg3_reg[1]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070     1.606    mpg/s_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mpg/s_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.602     1.521    mpg/CLK
    SLICE_X3Y88          FDRE                                         r  mpg/s_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  mpg/s_reg1_reg[1]/Q
                         net (fo=1, routed)           0.167     1.829    mpg/s_reg1[1]
    SLICE_X4Y88          FDRE                                         r  mpg/s_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.872     2.037    mpg/CLK
    SLICE_X4Y88          FDRE                                         r  mpg/s_reg2_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.070     1.627    mpg/s_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 mpg/s_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_reg3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.362%)  route 0.126ns (49.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.492    mpg/CLK
    SLICE_X9Y88          FDRE                                         r  mpg/s_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.128     1.620 r  mpg/s_reg2_reg[0]/Q
                         net (fo=2, routed)           0.126     1.746    mpg/s_reg2[0]
    SLICE_X10Y88         FDRE                                         r  mpg/s_reg3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.844     2.009    mpg/CLK
    SLICE_X10Y88         FDRE                                         r  mpg/s_reg3_reg[0]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.005     1.534    mpg/s_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[11]/Q
                         net (fo=2, routed)           0.118     1.752    mpg/s_counter_out_reg_n_0_[11]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  mpg/s_counter_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    mpg/s_counter_out_reg[8]_i_1_n_4
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.845     2.010    mpg/CLK
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[11]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.105     1.598    mpg/s_counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.492    mpg/CLK
    SLICE_X9Y88          FDRE                                         r  mpg/s_counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mpg/s_counter_out_reg[3]/Q
                         net (fo=2, routed)           0.119     1.753    mpg/s_counter_out_reg_n_0_[3]
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  mpg/s_counter_out_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    mpg/s_counter_out_reg[0]_i_1_n_4
    SLICE_X9Y88          FDRE                                         r  mpg/s_counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.844     2.009    mpg/CLK
    SLICE_X9Y88          FDRE                                         r  mpg/s_counter_out_reg[3]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.105     1.597    mpg/s_counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.492    mpg/CLK
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mpg/s_counter_out_reg[7]/Q
                         net (fo=2, routed)           0.119     1.753    mpg/s_counter_out_reg_n_0_[7]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  mpg/s_counter_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    mpg/s_counter_out_reg[4]_i_1_n_4
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.844     2.009    mpg/CLK
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[7]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.105     1.597    mpg/s_counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.492    mpg/CLK
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  mpg/s_counter_out_reg[4]/Q
                         net (fo=2, routed)           0.116     1.750    mpg/s_counter_out_reg_n_0_[4]
    SLICE_X9Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  mpg/s_counter_out_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    mpg/s_counter_out_reg[4]_i_1_n_7
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.844     2.009    mpg/CLK
    SLICE_X9Y89          FDRE                                         r  mpg/s_counter_out_reg[4]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.105     1.597    mpg/s_counter_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[12]/Q
                         net (fo=2, routed)           0.117     1.752    mpg/s_counter_out_reg_n_0_[12]
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  mpg/s_counter_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    mpg/s_counter_out_reg[12]_i_1_n_7
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.845     2.010    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[12]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.105     1.598    mpg/s_counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[8]/Q
                         net (fo=2, routed)           0.117     1.752    mpg/s_counter_out_reg_n_0_[8]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  mpg/s_counter_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    mpg/s_counter_out_reg[8]_i_1_n_7
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.845     2.010    mpg/CLK
    SLICE_X9Y90          FDRE                                         r  mpg/s_counter_out_reg[8]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.105     1.598    mpg/s_counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 mpg/s_counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg/s_counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.610%)  route 0.142ns (36.390%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[15]/Q
                         net (fo=14, routed)          0.142     1.777    mpg/sel0[2]
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  mpg/s_counter_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    mpg/s_counter_out_reg[12]_i_1_n_4
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.845     2.010    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[15]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.105     1.598    mpg/s_counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y89     instructionFetchNew/pc_out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y92     instructionFetchNew/pc_out_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y92     instructionFetchNew/pc_out_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y93     instructionFetchNew/pc_out_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y94     instructionFetchNew/pc_out_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y93     instructionFetchNew/pc_out_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y93     instructionFetchNew/pc_out_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y89     instructionFetchNew/pc_out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y92     instructionFetchNew/pc_out_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y92     instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.242ns  (logic 5.640ns (29.313%)  route 13.602ns (70.687%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.384    11.727    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.152    11.879 r  instructionFetchNew/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.606    15.485    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    19.242 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.242    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.547ns  (logic 5.432ns (29.288%)  route 13.115ns (70.712%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951    11.294    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.124    11.418 r  instructionFetchNew/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.552    14.970    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    18.547 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.547    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.378ns  (logic 5.625ns (30.604%)  route 12.754ns (69.396%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 f  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 f  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 f  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.386    11.729    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.152    11.881 r  instructionFetchNew/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.756    14.637    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    18.378 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.378    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.154ns  (logic 5.416ns (29.832%)  route 12.738ns (70.168%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.948    11.291    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.124    11.415 r  instructionFetchNew/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.178    14.593    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    18.154 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.154    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.978ns  (logic 5.405ns (30.066%)  route 12.572ns (69.934%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.386    11.729    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.124    11.853 r  instructionFetchNew/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575    14.427    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.978 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.978    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.465ns  (logic 5.348ns (30.621%)  route 12.117ns (69.379%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.384    11.727    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.124    11.851 r  instructionFetchNew/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.121    13.972    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    17.465 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.465    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.323ns  (logic 5.624ns (32.467%)  route 11.699ns (67.533%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  sw_IBUF[9]_inst/O
                         net (fo=18, routed)          5.532     6.499    instructionFetchNew/sw_IBUF[3]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.124     6.623 r  instructionFetchNew/cat_OBUF[6]_inst_i_56/O
                         net (fo=15, routed)          1.920     8.544    instructionFetchNew/cat_OBUF[6]_inst_i_56_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I3_O)        0.124     8.668 r  instructionFetchNew/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000     8.668    instructionFetchNew/s_digits_upper[15]
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I1_O)      0.217     8.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.159    10.044    instructionFetchNew/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.299    10.343 r  instructionFetchNew/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.948    11.291    instructionFetchNew/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I0_O)        0.153    11.444 r  instructionFetchNew/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.139    13.583    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    17.323 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.323    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.617ns  (logic 1.719ns (47.535%)  route 1.898ns (52.465%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.627     0.892    instructionFetchNew/sw_IBUF[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.937 r  instructionFetchNew/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     0.937    instructionFetchNew/s_digits_lower[1]
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     0.999 r  instructionFetchNew/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.482     1.481    instructionFetchNew/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.589 r  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.238     1.828    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.873 r  instructionFetchNew/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.423    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.617 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.617    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.804ns  (logic 1.776ns (46.686%)  route 2.028ns (53.314%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.627     0.892    instructionFetchNew/sw_IBUF[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.937 r  instructionFetchNew/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     0.937    instructionFetchNew/s_digits_lower[1]
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     0.999 r  instructionFetchNew/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.482     1.481    instructionFetchNew/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.589 r  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.165     1.755    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.800 r  instructionFetchNew/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.553    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.804 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.804    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.805ns  (logic 1.873ns (49.232%)  route 1.932ns (50.768%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.490     0.755    instructionFetchNew/sw_IBUF[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  instructionFetchNew/cat_OBUF[6]_inst_i_69/O
                         net (fo=15, routed)          0.160     0.961    instructionFetchNew/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  instructionFetchNew/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000     1.006    instructionFetchNew/s_digits_lower[4]
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.064     1.070 r  instructionFetchNew/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.348     1.418    instructionFetchNew/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.108     1.526 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.367     1.892    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I1_O)        0.043     1.935 r  instructionFetchNew/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.502    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.805 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.805    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.957ns  (logic 1.830ns (46.260%)  route 2.126ns (53.740%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.627     0.892    instructionFetchNew/sw_IBUF[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.937 f  instructionFetchNew/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     0.937    instructionFetchNew/s_digits_lower[1]
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     0.999 f  instructionFetchNew/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.482     1.481    instructionFetchNew/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.589 f  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.165     1.755    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I1_O)        0.049     1.804 r  instructionFetchNew/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.655    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.957 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.957    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.232ns  (logic 1.833ns (43.319%)  route 2.399ns (56.681%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.490     0.755    instructionFetchNew/sw_IBUF[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  instructionFetchNew/cat_OBUF[6]_inst_i_69/O
                         net (fo=15, routed)          0.160     0.961    instructionFetchNew/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  instructionFetchNew/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000     1.006    instructionFetchNew/s_digits_lower[4]
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.064     1.070 r  instructionFetchNew/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.348     1.418    instructionFetchNew/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.108     1.526 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.367     1.892    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.937 r  instructionFetchNew/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.033     2.971    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.232 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.232    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.250ns  (logic 1.849ns (43.516%)  route 2.401ns (56.484%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.490     0.755    instructionFetchNew/sw_IBUF[1]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.800 r  instructionFetchNew/cat_OBUF[6]_inst_i_69/O
                         net (fo=15, routed)          0.160     0.961    instructionFetchNew/cat_OBUF[6]_inst_i_69_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  instructionFetchNew/cat_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000     1.006    instructionFetchNew/s_digits_lower[4]
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.064     1.070 r  instructionFetchNew/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.348     1.418    instructionFetchNew/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.108     1.526 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.199     1.724    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.769 r  instructionFetchNew/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.203     2.973    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.250 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.250    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.398ns  (logic 1.840ns (41.842%)  route 2.558ns (58.158%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  sw_IBUF[5]_inst/O
                         net (fo=19, routed)          0.627     0.892    instructionFetchNew/sw_IBUF[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045     0.937 r  instructionFetchNew/cat_OBUF[6]_inst_i_52/O
                         net (fo=1, routed)           0.000     0.937    instructionFetchNew/s_digits_lower[1]
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     0.999 r  instructionFetchNew/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.482     1.481    instructionFetchNew/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.108     1.589 r  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.238     1.828    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.042     1.870 r  instructionFetchNew/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.210     3.080    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.318     4.398 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.398    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.700ns  (logic 7.357ns (37.348%)  route 12.342ns (62.652%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 r  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 r  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977    17.433    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.152    17.585 r  instructionFetchNew/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.606    21.191    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    24.948 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.948    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.369ns  (logic 6.739ns (34.793%)  route 12.630ns (65.207%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    10.339 r  exec_unit_inst/p_2_out_carry/O[1]
                         net (fo=2, routed)           0.367    10.706    instructionFetchNew/data0[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.303    11.009 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_3/O
                         net (fo=16, routed)          1.121    12.130    mem_unit_inst/ram_inst/s_ram_reg_0_15_9_9/A1
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110    12.240 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_9_9/SP/O
                         net (fo=2, routed)           1.439    13.680    mem_unit_inst/ram_inst/do[9]
    SLICE_X10Y98         LUT2 (Prop_lut2_I0_O)        0.124    13.804 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_107/O
                         net (fo=2, routed)           0.957    14.761    instructionFetchNew/cat_OBUF[6]_inst_i_18_0
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    14.885 r  instructionFetchNew/cat_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    14.885    instructionFetchNew/s_digits_upper[9]
    SLICE_X9Y99          MUXF7 (Prop_muxf7_I0_O)      0.212    15.097 r  instructionFetchNew/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.129    16.226    instructionFetchNew/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X11Y94         LUT6 (Prop_lut6_I0_O)        0.299    16.525 r  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.839    17.364    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.124    17.488 r  instructionFetchNew/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.552    21.040    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    24.617 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.617    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.047ns  (logic 7.133ns (37.447%)  route 11.915ns (62.553%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 r  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 r  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977    17.433    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.124    17.557 r  instructionFetchNew/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.178    20.735    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    24.296 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.296    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.833ns  (logic 7.342ns (38.983%)  route 11.491ns (61.017%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 r  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 r  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976    17.432    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I3_O)        0.152    17.584 r  instructionFetchNew/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.756    20.340    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    24.081 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.081    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.432ns  (logic 7.122ns (38.641%)  route 11.310ns (61.359%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 r  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 r  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976    17.432    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.124    17.556 r  instructionFetchNew/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.575    20.130    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    23.681 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.681    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.218ns  (logic 7.342ns (40.303%)  route 10.875ns (59.697%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 f  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 r  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 r  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 r  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977    17.433    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I1_O)        0.154    17.587 r  instructionFetchNew/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.139    19.726    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    23.466 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.466    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.922ns  (logic 7.065ns (39.420%)  route 10.857ns (60.580%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[6]/Q
                         net (fo=3, routed)           0.661     6.329    instructionFetchNew/pc_out_reg_rep[6]
    SLICE_X9Y94          LUT3 (Prop_lut3_I2_O)        0.297     6.626 r  instructionFetchNew/led_OBUF[15]_inst_i_2/O
                         net (fo=45, routed)          0.850     7.475    instructionFetchNew/led_OBUF[15]_inst_i_2_n_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  instructionFetchNew/rf_reg_r2_0_7_0_5_i_3/O
                         net (fo=23, routed)          0.997     8.597    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/ADDRA0
    SLICE_X6Y91          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.747 r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/O
                         net (fo=7, routed)           0.314     9.060    instructionFetchNew/di[0]
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.388 r  instructionFetchNew/p_2_out_carry_i_5/O
                         net (fo=1, routed)           0.403     9.791    exec_unit_inst/s_ram_reg_0_15_0_0_i_2_0[0]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    10.521 r  exec_unit_inst/p_2_out_carry/O[3]
                         net (fo=2, routed)           0.439    10.960    instructionFetchNew/data0[3]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.306    11.266 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_5/O
                         net (fo=17, routed)          0.887    12.153    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A3
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    12.260 f  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.804    13.064    mem_unit_inst/ram_inst/do[4]
    SLICE_X3Y93          LUT2 (Prop_lut2_I0_O)        0.150    13.214 r  mem_unit_inst/ram_inst/cat_OBUF[6]_inst_i_84/O
                         net (fo=2, routed)           1.145    14.359    instructionFetchNew/cat_OBUF[6]_inst_i_11_2
    SLICE_X2Y90          LUT6 (Prop_lut6_I4_O)        0.326    14.685 f  instructionFetchNew/cat_OBUF[6]_inst_i_33/O
                         net (fo=1, routed)           0.000    14.685    instructionFetchNew/s_digits_upper[4]
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I1_O)      0.214    14.899 f  instructionFetchNew/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.260    16.159    instructionFetchNew/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I1_O)        0.297    16.456 f  instructionFetchNew/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.977    17.433    instructionFetchNew/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I1_O)        0.124    17.557 r  instructionFetchNew/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.121    19.678    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    23.171 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.171    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.731ns  (logic 4.287ns (44.055%)  route 5.444ns (55.945%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[4]/Q
                         net (fo=47, routed)          2.555     8.222    instructionFetchNew/pc_out_reg_rep[4]
    SLICE_X6Y88          LUT6 (Prop_lut6_I3_O)        0.299     8.521 r  instructionFetchNew/led_OBUF[15]_inst_i_1/O
                         net (fo=5, routed)           2.889    11.411    led_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.980 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.980    led[15]
    V11                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.272ns (44.340%)  route 5.363ns (55.660%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.646     5.249    instructionFetchNew/CLK
    SLICE_X9Y93          FDRE                                         r  instructionFetchNew/pc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.419     5.668 r  instructionFetchNew/pc_out_reg[4]/Q
                         net (fo=47, routed)          2.729     8.396    instructionFetchNew/pc_out_reg_rep[4]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.299     8.695 r  instructionFetchNew/led_OBUF[13]_inst_i_1/O
                         net (fo=5, routed)           2.634    11.329    led_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.884 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.884    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.529ns  (logic 4.177ns (43.838%)  route 5.352ns (56.162%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.644     5.247    instructionFetchNew/CLK
    SLICE_X8Y89          FDRE                                         r  instructionFetchNew/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  instructionFetchNew/pc_out_reg[0]/Q
                         net (fo=38, routed)          1.765     7.530    instructionFetchNew/pc_out_reg[0]_0[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I5_O)        0.124     7.654 r  instructionFetchNew/led_OBUF[1]_inst_i_1/O
                         net (fo=47, routed)          3.586    11.240    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.776 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.776    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exec_unit_inst/s_slt_res_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.658ns (75.868%)  route 0.209ns (24.132%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.604     1.523    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.913 r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMC/O
                         net (fo=11, routed)          0.209     2.123    instr_decode_inst/reg_file_inst/rd1[10]
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.113     2.236 r  instr_decode_inst/reg_file_inst/ltOp_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.236    exec_unit_inst/s_slt_res_reg[0]_1[1]
    SLICE_X4Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.391 r  exec_unit_inst/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.391    exec_unit_inst/ltOp
    SLICE_X4Y95          LDCE                                         r  exec_unit_inst/s_slt_res_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.437ns (63.261%)  route 0.834ns (36.739%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[13]/Q
                         net (fo=26, routed)          0.244     1.878    mpg/sel0[0]
    SLICE_X10Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.923 r  mpg/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.591     2.514    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.764 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.764    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.422ns (61.292%)  route 0.898ns (38.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[15]/Q
                         net (fo=14, routed)          0.335     1.969    mpg/sel0[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I1_O)        0.045     2.014 r  mpg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.578    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.814 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.814    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.461ns (62.579%)  route 0.874ns (37.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.573     1.492    instructionFetchNew/CLK
    SLICE_X8Y89          FDRE                                         r  instructionFetchNew/pc_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  instructionFetchNew/pc_out_reg[0]/Q
                         net (fo=38, routed)          0.453     2.109    instructionFetchNew/pc_out_reg[0]_0[0]
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.154 r  instructionFetchNew/led_OBUF[4]_inst_i_1/O
                         net (fo=6, routed)           0.421     2.575    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.828 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.828    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.494ns (62.567%)  route 0.894ns (37.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[15]/Q
                         net (fo=14, routed)          0.335     1.969    mpg/sel0[2]
    SLICE_X8Y98          LUT3 (Prop_lut3_I1_O)        0.049     2.018 r  mpg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.577    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.304     3.882 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.882    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.425ns (58.301%)  route 1.019ns (41.699%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[14]/Q
                         net (fo=14, routed)          0.231     1.865    instructionFetchNew/sel0[1]
    SLICE_X11Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  instructionFetchNew/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.238     2.149    instructionFetchNew/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y95         LUT4 (Prop_lut4_I2_O)        0.045     2.194 r  instructionFetchNew/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.744    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.938 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.938    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.503ns (59.734%)  route 1.013ns (40.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  mpg/s_counter_out_reg[13]/Q
                         net (fo=26, routed)          0.242     1.876    mpg/sel0[0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.043     1.919 r  mpg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.771     2.690    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.319     4.009 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.009    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.505ns (59.180%)  route 1.038ns (40.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  mpg/s_counter_out_reg[13]/Q
                         net (fo=26, routed)          0.244     1.878    mpg/sel0[0]
    SLICE_X10Y90         LUT3 (Prop_lut3_I1_O)        0.046     1.924 r  mpg/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.795     2.719    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.318     4.037 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.037    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instructionFetchNew/pc_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.407ns (55.056%)  route 1.149ns (44.944%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    instructionFetchNew/CLK
    SLICE_X9Y92          FDRE                                         r  instructionFetchNew/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 f  instructionFetchNew/pc_out_reg[3]/Q
                         net (fo=36, routed)          0.570     2.204    instructionFetchNew/pc_out_reg_rep[3]
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.045     2.249 r  instructionFetchNew/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.828    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.050 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.050    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg/s_counter_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.461ns (56.063%)  route 1.145ns (43.937%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.574     1.493    mpg/CLK
    SLICE_X9Y91          FDRE                                         r  mpg/s_counter_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  mpg/s_counter_out_reg[13]/Q
                         net (fo=26, routed)          0.242     1.876    mpg/sel0[0]
    SLICE_X10Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.921 r  mpg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.903     2.824    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.099 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.099    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.085ns (20.915%)  route 4.103ns (79.085%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.204     3.547    mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/A0
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     3.671 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/SP/O
                         net (fo=2, routed)           0.820     4.491    instructionFetchNew/do[6]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.154     4.645 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.542     5.188    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/DIA0
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.604     5.027    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y97          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_6_11/RAMA/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 1.085ns (21.025%)  route 4.075ns (78.975%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.204     3.547    mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/A0
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     3.671 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_6_6/SP/O
                         net (fo=2, routed)           0.820     4.491    instructionFetchNew/do[6]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.154     4.645 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_2/O
                         net (fo=2, routed)           0.515     5.160    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/DIA0
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.603     5.026    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMA/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.036ns (20.715%)  route 3.965ns (79.285%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.227     3.570    mem_unit_inst/ram_inst/s_ram_reg_0_15_12_12/A0
    SLICE_X6Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     3.675 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_12_12/SP/O
                         net (fo=2, routed)           0.696     4.372    instructionFetchNew/do[12]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.496 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_2/O
                         net (fo=2, routed)           0.505     5.001    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/DIA0
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.527     4.950    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.036ns (20.803%)  route 3.944ns (79.197%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.227     3.570    mem_unit_inst/ram_inst/s_ram_reg_0_15_12_12/A0
    SLICE_X6Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     3.675 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_12_12/SP/O
                         net (fo=2, routed)           0.696     4.372    instructionFetchNew/do[12]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.124     4.496 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_2/O
                         net (fo=2, routed)           0.484     4.980    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/DIA0
    SLICE_X8Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.524     4.947    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/WCLK
    SLICE_X8Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_12_15/RAMA/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.771ns (15.552%)  route 4.187ns (84.448%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.204     3.547    mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/A0
    SLICE_X2Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.188     3.359 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_8_8/SP/O
                         net (fo=2, routed)           0.969     4.329    instructionFetchNew/do[8]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.152     4.481 r  instructionFetchNew/rf_reg_r1_0_7_6_11_i_4/O
                         net (fo=2, routed)           0.477     4.958    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/DIB0
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.603     5.026    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y96          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_6_11/RAMB/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.898ns  (logic 1.178ns (24.048%)  route 3.720ns (75.952%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.051     3.394    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A0
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.247     3.641 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.595     4.236    instructionFetchNew/do[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.538     4.898    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/DIC0
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602     5.025    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/WCLK
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMC/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.869ns  (logic 1.055ns (21.669%)  route 3.814ns (78.331%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.227     3.570    mem_unit_inst/ram_inst/s_ram_reg_0_15_0_0/A0
    SLICE_X6Y94          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     3.694 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_0_0/SP/O
                         net (fo=2, routed)           0.432     4.127    instructionFetchNew/do[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.251 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_3/O
                         net (fo=2, routed)           0.618     4.869    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/DIA0
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602     5.025    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/WCLK
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 1.055ns (21.688%)  route 3.810ns (78.312%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.077     3.420    mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/A0
    SLICE_X6Y93          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     3.544 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/SP/O
                         net (fo=2, routed)           0.705     4.249    instructionFetchNew/do[13]
    SLICE_X9Y96          LUT3 (Prop_lut3_I0_O)        0.124     4.373 r  instructionFetchNew/rf_reg_r1_0_7_12_15_i_1/O
                         net (fo=2, routed)           0.492     4.865    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/DIA1
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.527     4.950    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/WCLK
    SLICE_X10Y96         RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_12_15/RAMA_D1/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.857ns  (logic 1.188ns (24.459%)  route 3.669ns (75.541%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.051     3.394    mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/A0
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.257     3.651 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/SP/O
                         net (fo=2, routed)           0.463     4.114    instructionFetchNew/do[3]
    SLICE_X3Y92          LUT3 (Prop_lut3_I0_O)        0.124     4.238 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_4/O
                         net (fo=2, routed)           0.618     4.857    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/DIB1
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602     5.025    instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/WCLK
    SLICE_X6Y91          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r2_0_7_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 1.178ns (24.287%)  route 3.672ns (75.713%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=2 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.964     1.523    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.124     1.647 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.572     2.219    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.124     2.343 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.051     3.394    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A0
    SLICE_X2Y93          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.247     3.641 r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/O
                         net (fo=2, routed)           0.595     4.236    instructionFetchNew/do[4]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  instructionFetchNew/rf_reg_r1_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.490     4.850    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/DIC0
    SLICE_X6Y92          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.602     5.025    instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/WCLK
    SLICE_X6Y92          RAMD32                                       r  instr_decode_inst/reg_file_inst/rf_reg_r1_0_7_0_5/RAMC/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg/s_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.254ns (41.393%)  route 0.359ns (58.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.359     0.613    mpg/D[1]
    SLICE_X3Y88          FDRE                                         r  mpg/s_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.875     2.040    mpg/CLK
    SLICE_X3Y88          FDRE                                         r  mpg/s_reg1_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg/s_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.244ns (29.457%)  route 0.585ns (70.543%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.585     0.830    mpg/D[0]
    SLICE_X8Y88          FDRE                                         r  mpg/s_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.844     2.009    mpg/CLK
    SLICE_X8Y88          FDRE                                         r  mpg/s_reg1_reg[0]/C

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.248ns (21.826%)  route 0.888ns (78.174%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.364     1.136    mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/A0
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.042    mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/WCLK
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_2_2/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.248ns (21.826%)  route 0.888ns (78.174%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.364     1.136    mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/A0
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.042    mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/WCLK
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_3_3/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.248ns (21.826%)  route 0.888ns (78.174%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.364     1.136    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/A0
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.042    mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/WCLK
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_4_4/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.248ns (21.826%)  route 0.888ns (78.174%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.364     1.136    mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/A0
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.877     2.042    mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/WCLK
    SLICE_X2Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_5_5/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.248ns (21.354%)  route 0.913ns (78.646%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.389     1.161    mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/A0
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.874     2.039    mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/WCLK
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_13_13/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_14_14/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.248ns (21.354%)  route 0.913ns (78.646%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.389     1.161    mem_unit_inst/ram_inst/s_ram_reg_0_15_14_14/A0
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.874     2.039    mem_unit_inst/ram_inst/s_ram_reg_0_15_14_14/WCLK
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_14_14/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.248ns (21.354%)  route 0.913ns (78.646%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.389     1.161    mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/A0
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.874     2.039    mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/WCLK
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_15_15/SP/CLK

Slack:                    inf
  Source:                 exec_unit_inst/s_slt_res_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mem_unit_inst/ram_inst/s_ram_reg_0_15_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.248ns (21.354%)  route 0.913ns (78.646%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  exec_unit_inst/s_slt_res_reg[0]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  exec_unit_inst/s_slt_res_reg[0]/Q
                         net (fo=1, routed)           0.325     0.483    instructionFetchNew/s_slt_res
    SLICE_X7Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.528 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_7/O
                         net (fo=2, routed)           0.199     0.727    instructionFetchNew/s_ram_reg_0_15_0_0_i_7_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I0_O)        0.045     0.772 r  instructionFetchNew/s_ram_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          0.389     1.161    mem_unit_inst/ram_inst/s_ram_reg_0_15_1_1/A0
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.874     2.039    mem_unit_inst/ram_inst/s_ram_reg_0_15_1_1/WCLK
    SLICE_X6Y93          RAMS32                                       r  mem_unit_inst/ram_inst/s_ram_reg_0_15_1_1/SP/CLK





