/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 13.0.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "../vtr/verilog/arm_core.v:4638.1-5477.10" *)
module a25_execute(i_clk, i_core_stall, i_mem_stall, o_exec_stall, i_wb_read_data, i_wb_read_data_valid, i_wb_load_rd, i_copro_read_data, i_decode_iaccess, i_decode_daccess, i_decode_load_rd, o_copro_write_data, o_write_data, o_iaddress, o_iaddress_nxt, o_iaddress_valid, o_daddress, o_daddress_nxt, o_daddress_valid, o_adex, o_priviledged
, o_exclusive, o_write_enable, o_byte_enable, o_exec_load_rd, o_status_bits, o_multiply_done, i_status_bits_mode, i_status_bits_irq_mask, i_status_bits_firq_mask, i_imm32, i_imm_shift_amount, i_shift_imm_zero, i_condition, i_decode_exclusive, i_rm_sel, i_rs_sel, i_rn_sel, i_barrel_shift_amount_sel, i_barrel_shift_data_sel, i_barrel_shift_function, i_alu_function
, i_multiply_function, i_interrupt_vector_sel, i_iaddress_sel, i_daddress_sel, i_pc_sel, i_byte_enable_sel, i_status_bits_sel, i_reg_write_sel, i_user_mode_regs_store_nxt, i_firq_not_user_mode, i_write_data_wen, i_base_address_wen, i_pc_wen, i_reg_bank_wen, i_status_bits_flags_wen, i_status_bits_mode_wen, i_status_bits_irq_mask_wen, i_status_bits_firq_mask_wen, i_copro_write_data_wen, i_conflict, i_rn_use_read
, i_rm_use_read, i_rs_use_read, i_rd_use_read);
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [31:0] _000_;
  (* src = "../vtr/verilog/arm_core.v:5281.1-5286.12" *)
  wire [3:0] _001_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _002_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [3:0] _003_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [31:0] _004_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [31:0] _005_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _006_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _007_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [8:0] _008_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [31:0] _009_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _010_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _011_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [31:0] _012_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _013_;
  (* src = "../vtr/verilog/arm_core.v:5281.1-5286.12" *)
  wire [31:0] _014_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _015_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [3:0] _016_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire _017_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [1:0] _018_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  wire [3:0] _019_;
  (* src = "../vtr/verilog/arm_core.v:4946.21-4946.41" *)
  wire [31:0] _020_;
  (* src = "../vtr/verilog/arm_core.v:4952.21-4952.37" *)
  wire [3:0] _021_;
  (* src = "../vtr/verilog/arm_core.v:4887.22-4887.35" *)
  wire _022_;
  (* src = "../vtr/verilog/arm_core.v:4891.22-4891.42" *)
  wire [3:0] _023_;
  (* src = "../vtr/verilog/arm_core.v:4879.22-4879.48" *)
  wire [31:0] _024_;
  (* src = "../vtr/verilog/arm_core.v:4884.22-4884.40" *)
  wire [31:0] _025_;
  (* src = "../vtr/verilog/arm_core.v:4886.21-4886.44" *)
  wire _026_;
  (* src = "../vtr/verilog/arm_core.v:4889.22-4889.40" *)
  wire _027_;
  (* src = "../vtr/verilog/arm_core.v:4892.22-4892.43" *)
  wire [8:0] _028_;
  (* src = "../vtr/verilog/arm_core.v:4881.22-4881.47" *)
  wire [31:0] _029_;
  (* src = "../vtr/verilog/arm_core.v:4883.21-4883.44" *)
  wire _030_;
  (* src = "../vtr/verilog/arm_core.v:4888.22-4888.42" *)
  wire _031_;
  (* src = "../vtr/verilog/arm_core.v:4880.22-4880.42" *)
  wire [31:0] _032_;
  (* src = "../vtr/verilog/arm_core.v:4890.22-4890.43" *)
  wire _033_;
  (* src = "../vtr/verilog/arm_core.v:4951.21-4951.49" *)
  wire [31:0] _034_;
  (* src = "../vtr/verilog/arm_core.v:4937.21-4937.49" *)
  wire _035_;
  (* src = "../vtr/verilog/arm_core.v:4925.21-4925.45" *)
  wire [3:0] _036_;
  (* src = "../vtr/verilog/arm_core.v:4935.21-4935.48" *)
  wire _037_;
  (* src = "../vtr/verilog/arm_core.v:4927.21-4927.45" *)
  wire [1:0] _038_;
  (* src = "../vtr/verilog/arm_core.v:4932.21-4932.54" *)
  wire [3:0] _039_;
  (* src = "../vtr/verilog/arm_core.v:5054.25-5054.43" *)
  wire [31:0] _040_;
  (* src = "../vtr/verilog/arm_core.v:5056.25-5056.43" *)
  wire [31:0] _041_;
  (* src = "../vtr/verilog/arm_core.v:5057.25-5057.43" *)
  wire [31:0] _042_;
  (* src = "../vtr/verilog/arm_core.v:5058.25-5058.43" *)
  wire [31:0] _043_;
  (* src = "../vtr/verilog/arm_core.v:5002.36-5002.71" *)
  wire _044_;
  (* src = "../vtr/verilog/arm_core.v:5002.36-5002.89" *)
  wire _045_;
  (* src = "../vtr/verilog/arm_core.v:5003.36-5003.71" *)
  wire _046_;
  (* src = "../vtr/verilog/arm_core.v:5003.36-5003.89" *)
  wire _047_;
  (* src = "../vtr/verilog/arm_core.v:5101.25-5101.60" *)
  wire [3:0] _048_;
  (* src = "../vtr/verilog/arm_core.v:5101.25-5101.89" *)
  wire [3:0] _049_;
  (* src = "../vtr/verilog/arm_core.v:5242.42-5242.78" *)
  wire [14:0] _050_;
  (* src = "../vtr/verilog/arm_core.v:5243.7-5243.29" *)
  wire [14:0] _051_;
  (* src = "../vtr/verilog/arm_core.v:4989.58-4989.83" *)
  wire _052_;
  (* src = "../vtr/verilog/arm_core.v:5007.36-5007.61" *)
  wire _053_;
  (* src = "../vtr/verilog/arm_core.v:5008.36-5008.61" *)
  wire _054_;
  (* src = "../vtr/verilog/arm_core.v:5009.36-5009.61" *)
  wire _055_;
  (* src = "../vtr/verilog/arm_core.v:5014.36-5014.61" *)
  wire _056_;
  (* src = "../vtr/verilog/arm_core.v:5015.36-5015.61" *)
  wire _057_;
  (* src = "../vtr/verilog/arm_core.v:5032.75-5032.102" *)
  wire _058_;
  (* src = "../vtr/verilog/arm_core.v:5033.26-5033.53" *)
  wire _059_;
  (* src = "../vtr/verilog/arm_core.v:5034.31-5034.59" *)
  wire _060_;
  (* src = "../vtr/verilog/arm_core.v:5037.72-5037.95" *)
  wire _061_;
  (* src = "../vtr/verilog/arm_core.v:5038.26-5038.49" *)
  wire _062_;
  (* src = "../vtr/verilog/arm_core.v:5039.31-5039.55" *)
  wire _063_;
  (* src = "../vtr/verilog/arm_core.v:5043.36-5043.61" *)
  wire _064_;
  (* src = "../vtr/verilog/arm_core.v:5044.36-5044.61" *)
  wire _065_;
  (* src = "../vtr/verilog/arm_core.v:5048.36-5048.61" *)
  wire _066_;
  (* src = "../vtr/verilog/arm_core.v:5049.36-5049.61" *)
  wire _067_;
  (* src = "../vtr/verilog/arm_core.v:5064.23-5064.56" *)
  wire _068_;
  (* src = "../vtr/verilog/arm_core.v:5065.23-5065.56" *)
  wire _069_;
  (* src = "../vtr/verilog/arm_core.v:5072.26-5072.57" *)
  wire _070_;
  (* src = "../vtr/verilog/arm_core.v:5080.28-5080.58" *)
  wire _071_;
  (* src = "../vtr/verilog/arm_core.v:5082.28-5082.58" *)
  wire _072_;
  (* src = "../vtr/verilog/arm_core.v:5084.28-5084.58" *)
  wire _073_;
  (* src = "../vtr/verilog/arm_core.v:5086.28-5086.58" *)
  wire _074_;
  (* src = "../vtr/verilog/arm_core.v:5088.28-5088.58" *)
  wire _075_;
  (* src = "../vtr/verilog/arm_core.v:5090.28-5090.58" *)
  wire _076_;
  (* src = "../vtr/verilog/arm_core.v:5092.28-5092.58" *)
  wire _077_;
  (* src = "../vtr/verilog/arm_core.v:5101.63-5101.89" *)
  wire [3:0] _078_;
  (* src = "../vtr/verilog/arm_core.v:5109.40-5109.56" *)
  wire _079_;
  (* src = "../vtr/verilog/arm_core.v:5115.26-5115.48" *)
  wire _080_;
  (* src = "../vtr/verilog/arm_core.v:5116.26-5116.48" *)
  wire _081_;
  (* src = "../vtr/verilog/arm_core.v:5117.26-5117.48" *)
  wire _082_;
  (* src = "../vtr/verilog/arm_core.v:5122.26-5122.48" *)
  wire _083_;
  (* src = "../vtr/verilog/arm_core.v:5123.26-5123.48" *)
  wire _084_;
  (* src = "../vtr/verilog/arm_core.v:5124.26-5124.48" *)
  wire _085_;
  (* src = "../vtr/verilog/arm_core.v:5125.26-5125.48" *)
  wire _086_;
  (* src = "../vtr/verilog/arm_core.v:5126.26-5126.48" *)
  wire _087_;
  (* src = "../vtr/verilog/arm_core.v:5143.30-5143.56" *)
  wire _088_;
  (* src = "../vtr/verilog/arm_core.v:5144.30-5144.56" *)
  wire _089_;
  (* src = "../vtr/verilog/arm_core.v:5145.30-5145.56" *)
  wire _090_;
  (* src = "../vtr/verilog/arm_core.v:5157.17-5157.33" *)
  wire _091_;
  (* src = "../vtr/verilog/arm_core.v:5158.17-5158.33" *)
  wire _092_;
  (* src = "../vtr/verilog/arm_core.v:5159.17-5159.33" *)
  wire _093_;
  (* src = "../vtr/verilog/arm_core.v:5160.17-5160.33" *)
  wire _094_;
  (* src = "../vtr/verilog/arm_core.v:5182.24-5182.47" *)
  wire _095_;
  (* src = "../vtr/verilog/arm_core.v:5184.24-5184.47" *)
  wire _096_;
  (* src = "../vtr/verilog/arm_core.v:5186.24-5186.47" *)
  wire _097_;
  (* src = "../vtr/verilog/arm_core.v:5187.24-5187.47" *)
  wire _098_;
  (* src = "../vtr/verilog/arm_core.v:5188.24-5188.47" *)
  wire _099_;
  (* src = "../vtr/verilog/arm_core.v:5189.24-5189.47" *)
  wire _100_;
  (* src = "../vtr/verilog/arm_core.v:5196.26-5196.51" *)
  wire _101_;
  (* src = "../vtr/verilog/arm_core.v:5197.26-5197.51" *)
  wire _102_;
  (* src = "../vtr/verilog/arm_core.v:5198.28-5198.53" *)
  wire _103_;
  (* src = "../vtr/verilog/arm_core.v:5201.26-5201.53" *)
  wire _104_;
  (* src = "../vtr/verilog/arm_core.v:5202.26-5202.53" *)
  wire _105_;
  (* src = "../vtr/verilog/arm_core.v:5203.26-5203.53" *)
  wire _106_;
  (* src = "../vtr/verilog/arm_core.v:5210.25-5210.50" *)
  wire _107_;
  (* src = "../vtr/verilog/arm_core.v:5219.20-5219.37" *)
  wire _108_;
  (* src = "../vtr/verilog/arm_core.v:5220.20-5220.37" *)
  wire _109_;
  (* src = "../vtr/verilog/arm_core.v:5221.20-5221.37" *)
  wire _110_;
  (* src = "../vtr/verilog/arm_core.v:5222.20-5222.37" *)
  wire _111_;
  (* src = "../vtr/verilog/arm_core.v:5223.20-5223.37" *)
  wire _112_;
  (* src = "../vtr/verilog/arm_core.v:5224.20-5224.37" *)
  wire _113_;
  (* src = "../vtr/verilog/arm_core.v:5225.20-5225.37" *)
  wire _114_;
  (* src = "../vtr/verilog/arm_core.v:5226.20-5226.37" *)
  wire _115_;
  (* src = "../vtr/verilog/arm_core.v:5227.20-5227.37" *)
  wire _116_;
  (* src = "../vtr/verilog/arm_core.v:5228.20-5228.37" *)
  wire _117_;
  (* src = "../vtr/verilog/arm_core.v:5229.20-5229.37" *)
  wire _118_;
  (* src = "../vtr/verilog/arm_core.v:5230.20-5230.37" *)
  wire _119_;
  (* src = "../vtr/verilog/arm_core.v:5230.43-5230.87" *)
  wire _120_;
  (* src = "../vtr/verilog/arm_core.v:5231.20-5231.37" *)
  wire _121_;
  (* src = "../vtr/verilog/arm_core.v:5232.20-5232.37" *)
  wire _122_;
  (* src = "../vtr/verilog/arm_core.v:5232.68-5232.112" *)
  wire _123_;
  (* src = "../vtr/verilog/arm_core.v:5233.20-5233.37" *)
  wire _124_;
  (* src = "../vtr/verilog/arm_core.v:5242.24-5242.38" *)
  wire _125_;
  (* src = "../vtr/verilog/arm_core.v:5275.30-5275.51" *)
  wire _126_;
  (* src = "../vtr/verilog/arm_core.v:5276.30-5276.51" *)
  wire _127_;
  (* src = "../vtr/verilog/arm_core.v:5277.30-5277.51" *)
  wire _128_;
  (* src = "../vtr/verilog/arm_core.v:5278.30-5278.51" *)
  wire _129_;
  (* src = "../vtr/verilog/arm_core.v:5101.48-5101.60" *)
  wire [3:0] _130_;
  (* src = "../vtr/verilog/arm_core.v:4989.32-4989.83" *)
  wire _131_;
  (* src = "../vtr/verilog/arm_core.v:4989.32-4989.103" *)
  wire _132_;
  (* src = "../vtr/verilog/arm_core.v:5109.30-5109.56" *)
  wire _133_;
  (* src = "../vtr/verilog/arm_core.v:5131.24-5131.66" *)
  wire _134_;
  (* src = "../vtr/verilog/arm_core.v:5220.20-5220.63" *)
  wire _135_;
  (* src = "../vtr/verilog/arm_core.v:5221.20-5221.63" *)
  wire _136_;
  (* src = "../vtr/verilog/arm_core.v:5222.20-5222.63" *)
  wire _137_;
  (* src = "../vtr/verilog/arm_core.v:5223.20-5223.63" *)
  wire _138_;
  (* src = "../vtr/verilog/arm_core.v:5224.20-5224.63" *)
  wire _139_;
  (* src = "../vtr/verilog/arm_core.v:5225.20-5225.63" *)
  wire _140_;
  (* src = "../vtr/verilog/arm_core.v:5226.20-5226.63" *)
  wire _141_;
  (* src = "../vtr/verilog/arm_core.v:5227.20-5227.63" *)
  wire _142_;
  (* src = "../vtr/verilog/arm_core.v:5228.20-5228.65" *)
  wire _143_;
  (* src = "../vtr/verilog/arm_core.v:5228.20-5228.90" *)
  wire _144_;
  (* src = "../vtr/verilog/arm_core.v:5229.20-5229.91" *)
  wire _145_;
  (* src = "../vtr/verilog/arm_core.v:5230.20-5230.87" *)
  wire _146_;
  (* src = "../vtr/verilog/arm_core.v:5231.20-5231.87" *)
  wire _147_;
  (* src = "../vtr/verilog/arm_core.v:5232.20-5232.64" *)
  wire _148_;
  (* src = "../vtr/verilog/arm_core.v:5232.20-5232.112" *)
  wire _149_;
  (* src = "../vtr/verilog/arm_core.v:5233.20-5233.113" *)
  wire _150_;
  (* src = "../vtr/verilog/arm_core.v:5238.23-5238.60" *)
  wire _151_;
  (* src = "../vtr/verilog/arm_core.v:5259.27-5259.54" *)
  wire _152_;
  (* src = "../vtr/verilog/arm_core.v:5265.29-5265.56" *)
  wire _153_;
  (* src = "../vtr/verilog/arm_core.v:5265.29-5265.73" *)
  wire _154_;
  (* src = "../vtr/verilog/arm_core.v:5275.13-5275.51" *)
  wire _155_;
  (* src = "../vtr/verilog/arm_core.v:5276.13-5276.51" *)
  wire _156_;
  (* src = "../vtr/verilog/arm_core.v:5277.13-5277.51" *)
  wire _157_;
  (* src = "../vtr/verilog/arm_core.v:5278.13-5278.51" *)
  wire _158_;
  (* src = "../vtr/verilog/arm_core.v:5307.42-5307.66" *)
  wire _159_;
  (* src = "../vtr/verilog/arm_core.v:5309.42-5309.66" *)
  wire _160_;
  (* src = "../vtr/verilog/arm_core.v:5311.42-5311.66" *)
  wire _161_;
  (* src = "../vtr/verilog/arm_core.v:5311.42-5311.86" *)
  wire _162_;
  (* src = "../vtr/verilog/arm_core.v:5312.42-5312.66" *)
  wire _163_;
  (* src = "../vtr/verilog/arm_core.v:5312.42-5312.86" *)
  wire _164_;
  (* src = "../vtr/verilog/arm_core.v:5314.58-5314.86" *)
  wire _165_;
  (* src = "../vtr/verilog/arm_core.v:5315.42-5315.66" *)
  wire _166_;
  (* src = "../vtr/verilog/arm_core.v:5315.42-5315.92" *)
  wire _167_;
  (* src = "../vtr/verilog/arm_core.v:5317.42-5317.66" *)
  wire _168_;
  (* src = "../vtr/verilog/arm_core.v:5317.42-5317.88" *)
  wire _169_;
  (* src = "../vtr/verilog/arm_core.v:5318.62-5318.86" *)
  wire _170_;
  (* src = "../vtr/verilog/arm_core.v:5318.62-5318.113" *)
  wire _171_;
  (* src = "../vtr/verilog/arm_core.v:5319.62-5319.86" *)
  wire _172_;
  (* src = "../vtr/verilog/arm_core.v:5319.62-5319.112" *)
  wire _173_;
  (* src = "../vtr/verilog/arm_core.v:5321.62-5321.86" *)
  wire _174_;
  (* src = "../vtr/verilog/arm_core.v:5321.62-5321.116" *)
  wire _175_;
  (* src = "../vtr/verilog/arm_core.v:5322.62-5322.86" *)
  wire _176_;
  (* src = "../vtr/verilog/arm_core.v:5322.62-5322.117" *)
  wire _177_;
  (* src = "../vtr/verilog/arm_core.v:4989.87-4989.103" *)
  wire _178_;
  (* src = "../vtr/verilog/arm_core.v:5114.26-5114.34" *)
  wire _179_;
  (* src = "../vtr/verilog/arm_core.v:5156.18-5156.26" *)
  wire _180_;
  (* src = "../vtr/verilog/arm_core.v:5221.42-5221.63" *)
  wire _181_;
  (* src = "../vtr/verilog/arm_core.v:5223.42-5223.63" *)
  wire _182_;
  (* src = "../vtr/verilog/arm_core.v:5225.42-5225.63" *)
  wire _183_;
  (* src = "../vtr/verilog/arm_core.v:5227.42-5227.63" *)
  wire _184_;
  (* src = "../vtr/verilog/arm_core.v:5228.69-5228.90" *)
  wire _185_;
  (* src = "../vtr/verilog/arm_core.v:5229.44-5229.65" *)
  wire _186_;
  (* src = "../vtr/verilog/arm_core.v:5232.43-5232.64" *)
  wire _187_;
  (* src = "../vtr/verilog/arm_core.v:5238.36-5238.44" *)
  wire _188_;
  (* src = "../vtr/verilog/arm_core.v:5238.49-5238.60" *)
  wire _189_;
  (* src = "../vtr/verilog/arm_core.v:5265.60-5265.73" *)
  wire _190_;
  (* src = "../vtr/verilog/arm_core.v:5270.49-5270.57" *)
  wire _191_;
  (* src = "../vtr/verilog/arm_core.v:5306.42-5306.55" *)
  wire _192_;
  (* src = "../vtr/verilog/arm_core.v:5307.42-5307.55" *)
  wire _193_;
  (* src = "../vtr/verilog/arm_core.v:5308.42-5308.55" *)
  wire _194_;
  (* src = "../vtr/verilog/arm_core.v:5309.42-5309.55" *)
  wire _195_;
  (* src = "../vtr/verilog/arm_core.v:5310.42-5310.55" *)
  wire _196_;
  (* src = "../vtr/verilog/arm_core.v:5311.42-5311.55" *)
  wire _197_;
  (* src = "../vtr/verilog/arm_core.v:5312.42-5312.55" *)
  wire _198_;
  (* src = "../vtr/verilog/arm_core.v:5314.58-5314.71" *)
  wire _199_;
  (* src = "../vtr/verilog/arm_core.v:5314.75-5314.86" *)
  wire _200_;
  (* src = "../vtr/verilog/arm_core.v:5315.42-5315.55" *)
  wire _201_;
  (* src = "../vtr/verilog/arm_core.v:5317.42-5317.55" *)
  wire _202_;
  (* src = "../vtr/verilog/arm_core.v:5318.62-5318.75" *)
  wire _203_;
  (* src = "../vtr/verilog/arm_core.v:5319.62-5319.75" *)
  wire _204_;
  (* src = "../vtr/verilog/arm_core.v:5320.42-5320.55" *)
  wire _205_;
  (* src = "../vtr/verilog/arm_core.v:5321.62-5321.75" *)
  wire _206_;
  (* src = "../vtr/verilog/arm_core.v:5322.62-5322.75" *)
  wire _207_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5220.90" *)
  wire _208_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5221.90" *)
  wire _209_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5222.90" *)
  wire _210_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5223.90" *)
  wire _211_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5224.90" *)
  wire _212_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5225.90" *)
  wire _213_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5226.90" *)
  wire _214_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5227.90" *)
  wire _215_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5228.102" *)
  wire _216_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5229.102" *)
  wire _217_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5230.102" *)
  wire _218_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5231.102" *)
  wire _219_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5232.114" *)
  wire _220_;
  (* src = "../vtr/verilog/arm_core.v:5219.18-5233.114" *)
  wire _221_;
  (* src = "../vtr/verilog/arm_core.v:5229.44-5229.90" *)
  wire _222_;
  (* src = "../vtr/verilog/arm_core.v:5233.44-5233.112" *)
  wire _223_;
  (* src = "../vtr/verilog/arm_core.v:5238.24-5238.44" *)
  wire _224_;
  (* src = "../vtr/verilog/arm_core.v:5270.29-5270.57" *)
  wire _225_;
  (* src = "../vtr/verilog/arm_core.v:5314.42-5314.87" *)
  wire _226_;
  (* src = "../vtr/verilog/arm_core.v:5318.42-5318.114" *)
  wire _227_;
  (* src = "../vtr/verilog/arm_core.v:5319.42-5319.113" *)
  wire _228_;
  (* src = "../vtr/verilog/arm_core.v:5321.42-5321.117" *)
  wire _229_;
  (* src = "../vtr/verilog/arm_core.v:5322.42-5322.118" *)
  wire _230_;
  (* src = "../vtr/verilog/arm_core.v:5231.43-5231.87" *)
  wire _231_;
  (* src = "../vtr/verilog/arm_core.v:5233.68-5233.112" *)
  wire _232_;
  (* src = "../vtr/verilog/arm_core.v:5251.27-5251.102" *)
  wire _233_;
  (* src = "../vtr/verilog/arm_core.v:5002.59-5002.71" *)
  wire _234_;
  (* src = "../vtr/verilog/arm_core.v:5003.59-5003.71" *)
  wire _235_;
  (* src = "../vtr/verilog/arm_core.v:5101.48-5101.60" *)
  wire [3:0] _236_;
  wire [3:0] _237_;
  wire _238_;
  wire [31:0] _239_;
  wire _240_;
  (* src = "../vtr/verilog/arm_core.v:5113.25-5118.54" *)
  wire _241_;
  (* src = "../vtr/verilog/arm_core.v:5131.24-5131.46" *)
  wire _242_;
  (* src = "../vtr/verilog/arm_core.v:5055.25-5055.43" *)
  wire [31:0] _243_;
  (* src = "../vtr/verilog/arm_core.v:4989.31-4990.68" *)
  wire [1:0] _244_;
  (* src = "../vtr/verilog/arm_core.v:5006.36-5011.99" *)
  wire [3:0] _245_;
  (* src = "../vtr/verilog/arm_core.v:5007.36-5011.99" *)
  wire [3:0] _246_;
  (* src = "../vtr/verilog/arm_core.v:5008.36-5011.99" *)
  wire [3:0] _247_;
  (* src = "../vtr/verilog/arm_core.v:5009.36-5011.99" *)
  wire [3:0] _248_;
  (* src = "../vtr/verilog/arm_core.v:5013.36-5016.88" *)
  wire [1:0] _249_;
  (* src = "../vtr/verilog/arm_core.v:5014.36-5016.88" *)
  wire [1:0] _250_;
  (* src = "../vtr/verilog/arm_core.v:5015.36-5016.88" *)
  wire [1:0] _251_;
  (* src = "../vtr/verilog/arm_core.v:5031.41-5040.28" *)
  wire [3:0] _252_;
  (* src = "../vtr/verilog/arm_core.v:5032.75-5035.54" *)
  wire [3:0] _253_;
  (* src = "../vtr/verilog/arm_core.v:5032.41-5040.28" *)
  wire [3:0] _254_;
  (* src = "../vtr/verilog/arm_core.v:5033.26-5035.54" *)
  wire [3:0] _255_;
  (* src = "../vtr/verilog/arm_core.v:5034.31-5035.54" *)
  wire [3:0] _256_;
  (* src = "../vtr/verilog/arm_core.v:5037.72-5040.25" *)
  wire [3:0] _257_;
  (* src = "../vtr/verilog/arm_core.v:5038.26-5040.25" *)
  wire [3:0] _258_;
  (* src = "../vtr/verilog/arm_core.v:5039.31-5040.25" *)
  wire [3:0] _259_;
  (* src = "../vtr/verilog/arm_core.v:5042.36-5045.91" *)
  wire _260_;
  (* src = "../vtr/verilog/arm_core.v:5043.36-5045.91" *)
  wire _261_;
  (* src = "../vtr/verilog/arm_core.v:5044.36-5045.91" *)
  wire _262_;
  (* src = "../vtr/verilog/arm_core.v:5047.36-5050.91" *)
  wire _263_;
  (* src = "../vtr/verilog/arm_core.v:5048.36-5050.91" *)
  wire _264_;
  (* src = "../vtr/verilog/arm_core.v:5049.36-5050.91" *)
  wire _265_;
  (* src = "../vtr/verilog/arm_core.v:5064.23-5066.87" *)
  wire [7:0] _266_;
  (* src = "../vtr/verilog/arm_core.v:5065.23-5066.87" *)
  wire [7:0] _267_;
  (* src = "../vtr/verilog/arm_core.v:5072.26-5072.72" *)
  wire [31:0] _268_;
  (* src = "../vtr/verilog/arm_core.v:5080.27-5094.74" *)
  wire [31:0] _269_;
  (* src = "../vtr/verilog/arm_core.v:5082.27-5094.74" *)
  wire [31:0] _270_;
  (* src = "../vtr/verilog/arm_core.v:5084.27-5094.74" *)
  wire [31:0] _271_;
  (* src = "../vtr/verilog/arm_core.v:5086.27-5094.74" *)
  wire [31:0] _272_;
  (* src = "../vtr/verilog/arm_core.v:5088.27-5094.74" *)
  wire [31:0] _273_;
  (* src = "../vtr/verilog/arm_core.v:5090.27-5094.74" *)
  wire [31:0] _274_;
  (* src = "../vtr/verilog/arm_core.v:5092.27-5094.74" *)
  wire [31:0] _275_;
  (* src = "../vtr/verilog/arm_core.v:5109.30-5109.96" *)
  wire [31:0] _276_;
  (* src = "../vtr/verilog/arm_core.v:5113.25-5118.54" *)
  wire [31:0] _277_;
  (* src = "../vtr/verilog/arm_core.v:5114.25-5118.54" *)
  wire [31:0] _278_;
  (* src = "../vtr/verilog/arm_core.v:5115.25-5118.54" *)
  wire [31:0] _279_;
  (* src = "../vtr/verilog/arm_core.v:5116.25-5118.54" *)
  wire [31:0] _280_;
  (* src = "../vtr/verilog/arm_core.v:5117.25-5118.54" *)
  wire [31:0] _281_;
  (* src = "../vtr/verilog/arm_core.v:5122.25-5127.60" *)
  wire [31:0] _282_;
  (* src = "../vtr/verilog/arm_core.v:5123.25-5127.60" *)
  wire [31:0] _283_;
  (* src = "../vtr/verilog/arm_core.v:5124.25-5127.60" *)
  wire [31:0] _284_;
  (* src = "../vtr/verilog/arm_core.v:5125.25-5127.60" *)
  wire [31:0] _285_;
  (* src = "../vtr/verilog/arm_core.v:5126.25-5127.60" *)
  wire [31:0] _286_;
  (* src = "../vtr/verilog/arm_core.v:5143.30-5146.104" *)
  wire [31:0] _287_;
  (* src = "../vtr/verilog/arm_core.v:5144.30-5146.104" *)
  wire [31:0] _288_;
  (* src = "../vtr/verilog/arm_core.v:5145.30-5146.104" *)
  wire [31:0] _289_;
  (* src = "../vtr/verilog/arm_core.v:5148.30-5148.103" *)
  wire [31:0] _290_;
  (* src = "../vtr/verilog/arm_core.v:5156.17-5161.45" *)
  wire [31:0] _291_;
  (* src = "../vtr/verilog/arm_core.v:5157.17-5161.45" *)
  wire [31:0] _292_;
  (* src = "../vtr/verilog/arm_core.v:5158.17-5161.45" *)
  wire [31:0] _293_;
  (* src = "../vtr/verilog/arm_core.v:5159.17-5161.45" *)
  wire [31:0] _294_;
  (* src = "../vtr/verilog/arm_core.v:5160.17-5161.45" *)
  wire [31:0] _295_;
  (* src = "../vtr/verilog/arm_core.v:5182.24-5190.61" *)
  wire [31:0] _296_;
  (* src = "../vtr/verilog/arm_core.v:5184.24-5190.61" *)
  wire [31:0] _297_;
  (* src = "../vtr/verilog/arm_core.v:5186.24-5190.61" *)
  wire [31:0] _298_;
  (* src = "../vtr/verilog/arm_core.v:5187.24-5190.61" *)
  wire [31:0] _299_;
  (* src = "../vtr/verilog/arm_core.v:5188.24-5190.61" *)
  wire [31:0] _300_;
  (* src = "../vtr/verilog/arm_core.v:5189.24-5190.61" *)
  wire [31:0] _301_;
  (* src = "../vtr/verilog/arm_core.v:5196.26-5204.63" *)
  wire [3:0] _302_;
  (* src = "../vtr/verilog/arm_core.v:5197.26-5204.63" *)
  wire [3:0] _303_;
  (* src = "../vtr/verilog/arm_core.v:5198.28-5199.63" *)
  wire [3:0] _304_;
  (* src = "../vtr/verilog/arm_core.v:5201.26-5204.63" *)
  wire [3:0] _305_;
  (* src = "../vtr/verilog/arm_core.v:5202.26-5204.63" *)
  wire [3:0] _306_;
  (* src = "../vtr/verilog/arm_core.v:5203.26-5204.63" *)
  wire [3:0] _307_;
  (* src = "../vtr/verilog/arm_core.v:5210.25-5211.86" *)
  wire [31:0] _308_;
  (* src = "../vtr/verilog/arm_core.v:5242.24-5243.30" *)
  wire [14:0] _309_;
  (* src = "../vtr/verilog/arm_core.v:5251.29-5251.93" *)
  wire [1:0] _310_;
  (* src = "../vtr/verilog/arm_core.v:5275.13-5275.88" *)
  wire [31:0] _311_;
  (* src = "../vtr/verilog/arm_core.v:5276.13-5276.88" *)
  wire [31:0] _312_;
  (* src = "../vtr/verilog/arm_core.v:5277.13-5277.88" *)
  wire [31:0] _313_;
  (* src = "../vtr/verilog/arm_core.v:5278.13-5278.88" *)
  wire [31:0] _314_;
  (* src = "../vtr/verilog/arm_core.v:5288.31-5288.95" *)
  wire [31:0] _315_;
  (* src = "../vtr/verilog/arm_core.v:5289.31-5289.84" *)
  wire [3:0] _316_;
  (* src = "../vtr/verilog/arm_core.v:5297.32-5297.76" *)
  wire [1:0] _317_;
  (* src = "../vtr/verilog/arm_core.v:5327.32-5327.106" *)
  wire [31:0] _318_;
  (* src = "../vtr/verilog/arm_core.v:5328.32-5328.112" *)
  wire _319_;
  (* src = "../vtr/verilog/arm_core.v:5329.32-5329.110" *)
  wire [8:0] _320_;
  (* src = "../vtr/verilog/arm_core.v:5330.32-5330.109" *)
  wire _321_;
  (* src = "../vtr/verilog/arm_core.v:5331.32-5331.107" *)
  wire _322_;
  (* src = "../vtr/verilog/arm_core.v:5332.32-5332.110" *)
  wire _323_;
  (* src = "../vtr/verilog/arm_core.v:5333.32-5333.108" *)
  wire [31:0] _324_;
  (* src = "../vtr/verilog/arm_core.v:5334.32-5334.109" *)
  wire [3:0] _325_;
  (* src = "../vtr/verilog/arm_core.v:5335.32-5335.106" *)
  wire [31:0] _326_;
  (* src = "../vtr/verilog/arm_core.v:5336.32-5336.112" *)
  wire _327_;
  (* src = "../vtr/verilog/arm_core.v:5337.32-5337.102" *)
  wire _328_;
  (* src = "../vtr/verilog/arm_core.v:5338.32-5338.114" *)
  wire [31:0] _329_;
  (* src = "../vtr/verilog/arm_core.v:5340.32-5340.108" *)
  wire [31:0] _330_;
  (* src = "../vtr/verilog/arm_core.v:5342.32-5342.113" *)
  wire [3:0] _331_;
  (* src = "../vtr/verilog/arm_core.v:5343.32-5343.112" *)
  wire [1:0] _332_;
  (* src = "../vtr/verilog/arm_core.v:5344.32-5344.119" *)
  wire [3:0] _333_;
  (* src = "../vtr/verilog/arm_core.v:5345.32-5345.116" *)
  wire _334_;
  (* src = "../vtr/verilog/arm_core.v:5346.32-5346.117" *)
  wire _335_;
  (* src = "../vtr/verilog/arm_core.v:4975.21-4975.29" *)
  wire adex_nxt;
  (* src = "../vtr/verilog/arm_core.v:4906.21-4906.30" *)
  wire [3:0] alu_flags;
  (* src = "../vtr/verilog/arm_core.v:4905.21-4905.28" *)
  wire [31:0] alu_out;
  (* src = "../vtr/verilog/arm_core.v:4974.21-4974.40" *)
  wire [31:0] alu_out_pc_filtered;
  (* src = "../vtr/verilog/arm_core.v:4903.21-4903.30" *)
  wire [31:0] alu_plus4;
  (* src = "../vtr/verilog/arm_core.v:4921.21-4921.39" *)
  wire barrel_shift_carry;
  (* src = "../vtr/verilog/arm_core.v:4919.21-4919.36" *)
  wire [31:0] barrel_shift_in;
  (* src = "../vtr/verilog/arm_core.v:4920.21-4920.37" *)
  wire [31:0] barrel_shift_out;
  (* src = "../vtr/verilog/arm_core.v:4922.21-4922.39" *)
  wire barrel_shift_stall;
  (* src = "../vtr/verilog/arm_core.v:4946.21-4946.33" *)
  reg [31:0] base_address = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:4962.21-4962.40" *)
  wire base_address_update;
  (* src = "../vtr/verilog/arm_core.v:4899.21-4899.36" *)
  wire [3:0] byte_enable_nxt;
  (* src = "../vtr/verilog/arm_core.v:4965.21-4965.39" *)
  wire byte_enable_update;
  (* src = "../vtr/verilog/arm_core.v:4964.21-4964.44" *)
  wire copro_write_data_update;
  (* src = "../vtr/verilog/arm_core.v:4902.21-4902.35" *)
  wire [31:0] daddress_plus4;
  (* src = "../vtr/verilog/arm_core.v:4961.21-4961.36" *)
  wire daddress_update;
  (* src = "../vtr/verilog/arm_core.v:4956.21-4956.39" *)
  wire daddress_valid_nxt;
  (* src = "../vtr/verilog/arm_core.v:4968.21-4968.37" *)
  wire exclusive_update;
  (* src = "../vtr/verilog/arm_core.v:4938.21-4938.37" *)
  wire [8:0] exec_load_rd_nxt;
  (* src = "../vtr/verilog/arm_core.v:4966.21-4966.40" *)
  wire exec_load_rd_update;
  (* src = "../vtr/verilog/arm_core.v:4940.21-4940.28" *)
  wire execute;
  (* src = "../vtr/verilog/arm_core.v:4849.29-4849.43" *)
  input [8:0] i_alu_function;
  wire [8:0] i_alu_function;
  (* src = "../vtr/verilog/arm_core.v:4846.29-4846.54" *)
  input [1:0] i_barrel_shift_amount_sel;
  wire [1:0] i_barrel_shift_amount_sel;
  (* src = "../vtr/verilog/arm_core.v:4847.29-4847.52" *)
  input [1:0] i_barrel_shift_data_sel;
  wire [1:0] i_barrel_shift_data_sel;
  (* src = "../vtr/verilog/arm_core.v:4848.29-4848.52" *)
  input [1:0] i_barrel_shift_function;
  wire [1:0] i_barrel_shift_function;
  (* src = "../vtr/verilog/arm_core.v:4862.29-4862.47" *)
  input i_base_address_wen;
  wire i_base_address_wen;
  (* src = "../vtr/verilog/arm_core.v:4855.29-4855.46" *)
  input [1:0] i_byte_enable_sel;
  wire [1:0] i_byte_enable_sel;
  (* src = "../vtr/verilog/arm_core.v:4796.29-4796.34" *)
  input i_clk;
  wire i_clk;
  (* src = "../vtr/verilog/arm_core.v:4840.29-4840.40" *)
  input [3:0] i_condition;
  wire [3:0] i_condition;
  (* src = "../vtr/verilog/arm_core.v:4871.29-4871.39" *)
  input i_conflict;
  wire i_conflict;
  (* src = "../vtr/verilog/arm_core.v:4805.29-4805.46" *)
  input [31:0] i_copro_read_data;
  wire [31:0] i_copro_read_data;
  (* src = "../vtr/verilog/arm_core.v:4870.29-4870.51" *)
  input i_copro_write_data_wen;
  wire i_copro_write_data_wen;
  (* src = "../vtr/verilog/arm_core.v:4797.29-4797.41" *)
  input i_core_stall;
  wire i_core_stall;
  (* src = "../vtr/verilog/arm_core.v:4853.29-4853.43" *)
  input [3:0] i_daddress_sel;
  wire [3:0] i_daddress_sel;
  (* src = "../vtr/verilog/arm_core.v:4808.29-4808.45" *)
  input i_decode_daccess;
  wire i_decode_daccess;
  (* src = "../vtr/verilog/arm_core.v:4841.29-4841.47" *)
  input i_decode_exclusive;
  wire i_decode_exclusive;
  (* src = "../vtr/verilog/arm_core.v:4807.29-4807.45" *)
  input i_decode_iaccess;
  wire i_decode_iaccess;
  (* src = "../vtr/verilog/arm_core.v:4809.29-4809.45" *)
  input [7:0] i_decode_load_rd;
  wire [7:0] i_decode_load_rd;
  (* src = "../vtr/verilog/arm_core.v:4859.29-4859.49" *)
  input i_firq_not_user_mode;
  wire i_firq_not_user_mode;
  (* src = "../vtr/verilog/arm_core.v:4852.29-4852.43" *)
  input [3:0] i_iaddress_sel;
  wire [3:0] i_iaddress_sel;
  (* src = "../vtr/verilog/arm_core.v:4837.29-4837.36" *)
  input [31:0] i_imm32;
  wire [31:0] i_imm32;
  (* src = "../vtr/verilog/arm_core.v:4838.29-4838.47" *)
  input [4:0] i_imm_shift_amount;
  wire [4:0] i_imm_shift_amount;
  (* src = "../vtr/verilog/arm_core.v:4851.29-4851.51" *)
  input [2:0] i_interrupt_vector_sel;
  wire [2:0] i_interrupt_vector_sel;
  (* src = "../vtr/verilog/arm_core.v:4798.29-4798.40" *)
  input i_mem_stall;
  wire i_mem_stall;
  (* src = "../vtr/verilog/arm_core.v:4850.29-4850.48" *)
  input [1:0] i_multiply_function;
  wire [1:0] i_multiply_function;
  (* src = "../vtr/verilog/arm_core.v:4854.29-4854.37" *)
  input [2:0] i_pc_sel;
  wire [2:0] i_pc_sel;
  (* src = "../vtr/verilog/arm_core.v:4864.29-4864.37" *)
  input i_pc_wen;
  wire i_pc_wen;
  (* src = "../vtr/verilog/arm_core.v:4875.29-4875.42" *)
  input i_rd_use_read;
  wire i_rd_use_read;
  (* src = "../vtr/verilog/arm_core.v:4865.29-4865.43" *)
  input [14:0] i_reg_bank_wen;
  wire [14:0] i_reg_bank_wen;
  (* src = "../vtr/verilog/arm_core.v:4857.29-4857.44" *)
  input [2:0] i_reg_write_sel;
  wire [2:0] i_reg_write_sel;
  (* src = "../vtr/verilog/arm_core.v:4843.29-4843.37" *)
  input [3:0] i_rm_sel;
  wire [3:0] i_rm_sel;
  (* src = "../vtr/verilog/arm_core.v:4873.29-4873.42" *)
  input i_rm_use_read;
  wire i_rm_use_read;
  (* src = "../vtr/verilog/arm_core.v:4845.29-4845.37" *)
  input [3:0] i_rn_sel;
  wire [3:0] i_rn_sel;
  (* src = "../vtr/verilog/arm_core.v:4872.29-4872.42" *)
  input i_rn_use_read;
  wire i_rn_use_read;
  (* src = "../vtr/verilog/arm_core.v:4844.29-4844.37" *)
  input [3:0] i_rs_sel;
  wire [3:0] i_rs_sel;
  (* src = "../vtr/verilog/arm_core.v:4874.29-4874.42" *)
  input i_rs_use_read;
  wire i_rs_use_read;
  (* src = "../vtr/verilog/arm_core.v:4839.29-4839.45" *)
  input i_shift_imm_zero;
  wire i_shift_imm_zero;
  (* src = "../vtr/verilog/arm_core.v:4836.29-4836.52" *)
  input i_status_bits_firq_mask;
  wire i_status_bits_firq_mask;
  (* src = "../vtr/verilog/arm_core.v:4869.29-4869.56" *)
  input i_status_bits_firq_mask_wen;
  wire i_status_bits_firq_mask_wen;
  (* src = "../vtr/verilog/arm_core.v:4866.29-4866.52" *)
  input i_status_bits_flags_wen;
  wire i_status_bits_flags_wen;
  (* src = "../vtr/verilog/arm_core.v:4835.29-4835.51" *)
  input i_status_bits_irq_mask;
  wire i_status_bits_irq_mask;
  (* src = "../vtr/verilog/arm_core.v:4868.29-4868.55" *)
  input i_status_bits_irq_mask_wen;
  wire i_status_bits_irq_mask_wen;
  (* src = "../vtr/verilog/arm_core.v:4834.29-4834.47" *)
  input [1:0] i_status_bits_mode;
  wire [1:0] i_status_bits_mode;
  (* src = "../vtr/verilog/arm_core.v:4867.29-4867.51" *)
  input i_status_bits_mode_wen;
  wire i_status_bits_mode_wen;
  (* src = "../vtr/verilog/arm_core.v:4856.29-4856.46" *)
  input [2:0] i_status_bits_sel;
  wire [2:0] i_status_bits_sel;
  (* src = "../vtr/verilog/arm_core.v:4858.29-4858.55" *)
  input i_user_mode_regs_store_nxt;
  wire i_user_mode_regs_store_nxt;
  (* src = "../vtr/verilog/arm_core.v:4803.29-4803.41" *)
  input [10:0] i_wb_load_rd;
  wire [10:0] i_wb_load_rd;
  (* src = "../vtr/verilog/arm_core.v:4801.29-4801.43" *)
  input [31:0] i_wb_read_data;
  wire [31:0] i_wb_read_data;
  (* src = "../vtr/verilog/arm_core.v:4802.29-4802.49" *)
  input i_wb_read_data_valid;
  wire i_wb_read_data_valid;
  (* src = "../vtr/verilog/arm_core.v:4861.29-4861.45" *)
  input i_write_data_wen;
  wire i_write_data_wen;
  (* src = "../vtr/verilog/arm_core.v:4960.21-4960.36" *)
  wire iaddress_update;
  (* src = "../vtr/verilog/arm_core.v:4957.21-4957.39" *)
  wire iaddress_valid_nxt;
  (* src = "../vtr/verilog/arm_core.v:4917.21-4917.37" *)
  wire [31:0] interrupt_vector;
  (* src = "../vtr/verilog/arm_core.v:4978.21-4978.30" *)
  wire ldm_flags;
  (* src = "../vtr/verilog/arm_core.v:4979.21-4979.36" *)
  wire ldm_status_bits;
  (* src = "../vtr/verilog/arm_core.v:4953.21-4953.30" *)
  wire [3:0] load_rd_c;
  (* src = "../vtr/verilog/arm_core.v:4952.21-4952.30" *)
  reg [3:0] load_rd_r = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:4945.21-4945.35" *)
  wire [1:0] multiply_flags;
  (* src = "../vtr/verilog/arm_core.v:4944.21-4944.33" *)
  wire [31:0] multiply_out;
  (* src = "../vtr/verilog/arm_core.v:4821.29-4821.35" *)
  output o_adex;
  reg o_adex = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4825.29-4825.42" *)
  output [3:0] o_byte_enable;
  reg [3:0] o_byte_enable = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:4811.29-4811.47" *)
  output [31:0] o_copro_write_data;
  reg [31:0] o_copro_write_data = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:4817.29-4817.39" *)
  output [31:0] o_daddress;
  reg [31:0] o_daddress = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:4818.29-4818.43" *)
  output [31:0] o_daddress_nxt;
  wire [31:0] o_daddress_nxt;
  (* src = "../vtr/verilog/arm_core.v:4820.29-4820.45" *)
  output o_daddress_valid;
  reg o_daddress_valid = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4823.29-4823.40" *)
  output o_exclusive;
  reg o_exclusive = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4826.29-4826.43" *)
  output [8:0] o_exec_load_rd;
  reg [8:0] o_exec_load_rd = 9'h000;
  (* src = "../vtr/verilog/arm_core.v:4799.29-4799.41" *)
  output o_exec_stall;
  wire o_exec_stall;
  (* src = "../vtr/verilog/arm_core.v:4813.29-4813.39" *)
  output [31:0] o_iaddress;
  reg [31:0] o_iaddress = 32'd3735936685;
  (* src = "../vtr/verilog/arm_core.v:4814.29-4814.43" *)
  output [31:0] o_iaddress_nxt;
  wire [31:0] o_iaddress_nxt;
  (* src = "../vtr/verilog/arm_core.v:4816.29-4816.45" *)
  output o_iaddress_valid;
  reg o_iaddress_valid = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4828.29-4828.44" *)
  output o_multiply_done;
  wire o_multiply_done;
  (* src = "../vtr/verilog/arm_core.v:4822.29-4822.42" *)
  output o_priviledged;
  reg o_priviledged = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4827.29-4827.42" *)
  output [31:0] o_status_bits;
  wire [31:0] o_status_bits;
  (* src = "../vtr/verilog/arm_core.v:4812.29-4812.41" *)
  output [31:0] o_write_data;
  reg [31:0] o_write_data = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:4824.29-4824.43" *)
  output o_write_enable;
  reg o_write_enable = 1'h0;
  (* src = "../vtr/verilog/arm_core.v:4915.21-4915.23" *)
  wire [31:0] pc;
  (* src = "../vtr/verilog/arm_core.v:4986.13-4986.24" *)
  wire [3:0] pc_dmem_wen;
  (* src = "../vtr/verilog/arm_core.v:4901.21-4901.30" *)
  wire [31:0] pc_minus4;
  (* src = "../vtr/verilog/arm_core.v:4916.21-4916.27" *)
  wire [31:0] pc_nxt;
  (* src = "../vtr/verilog/arm_core.v:4900.21-4900.29" *)
  wire [31:0] pc_plus4;
  (* src = "../vtr/verilog/arm_core.v:4942.21-4942.27" *)
  wire pc_wen;
  (* src = "../vtr/verilog/arm_core.v:4958.21-4958.36" *)
  wire priviledged_nxt;
  (* src = "../vtr/verilog/arm_core.v:4959.21-4959.39" *)
  wire priviledged_update;
  (* src = "../vtr/verilog/arm_core.v:4909.21-4909.23" *)
  wire [31:0] rd;
  (* src = "../vtr/verilog/arm_core.v:4949.21-4949.39" *)
  wire [31:0] read_data_filtered;
  (* src = "../vtr/verilog/arm_core.v:4948.21-4948.40" *)
  wire [31:0] read_data_filtered1;
  (* src = "../vtr/verilog/arm_core.v:4950.21-4950.41" *)
  wire [31:0] read_data_filtered_c;
  (* src = "../vtr/verilog/arm_core.v:4951.21-4951.41" *)
  reg [31:0] read_data_filtered_r = 32'd0;
  (* src = "../vtr/verilog/arm_core.v:4914.21-4914.32" *)
  wire [31:0] reg_bank_rd;
  (* src = "../vtr/verilog/arm_core.v:4912.21-4912.32" *)
  wire [31:0] reg_bank_rm;
  (* src = "../vtr/verilog/arm_core.v:4911.21-4911.32" *)
  wire [31:0] reg_bank_rn;
  (* src = "../vtr/verilog/arm_core.v:4913.21-4913.32" *)
  wire [31:0] reg_bank_rs;
  (* src = "../vtr/verilog/arm_core.v:4943.21-4943.33" *)
  wire [14:0] reg_bank_wen;
  (* src = "../vtr/verilog/arm_core.v:4941.21-4941.34" *)
  wire [31:0] reg_write_nxt;
  (* src = "../vtr/verilog/arm_core.v:4907.21-4907.23" *)
  wire [31:0] rm;
  (* src = "../vtr/verilog/arm_core.v:4910.21-4910.23" *)
  wire [31:0] rn;
  (* src = "../vtr/verilog/arm_core.v:4904.21-4904.29" *)
  wire [31:0] rn_plus4;
  (* src = "../vtr/verilog/arm_core.v:4908.21-4908.23" *)
  wire [31:0] rs;
  (* src = "../vtr/verilog/arm_core.v:4976.21-4976.32" *)
  wire [31:0] save_int_pc;
  (* src = "../vtr/verilog/arm_core.v:4977.21-4977.35" *)
  wire [31:0] save_int_pc_m4;
  (* src = "../vtr/verilog/arm_core.v:4918.21-4918.33" *)
  wire [7:0] shift_amount;
  (* src = "../vtr/verilog/arm_core.v:4937.21-4937.42" *)
  reg status_bits_firq_mask = 1'h1;
  (* src = "../vtr/verilog/arm_core.v:4936.21-4936.46" *)
  wire status_bits_firq_mask_nxt;
  (* src = "../vtr/verilog/arm_core.v:4972.21-4972.49" *)
  wire status_bits_firq_mask_update;
  (* src = "../vtr/verilog/arm_core.v:4925.21-4925.38" *)
  reg [3:0] status_bits_flags = 4'h0;
  (* src = "../vtr/verilog/arm_core.v:4924.21-4924.42" *)
  wire [3:0] status_bits_flags_nxt;
  (* src = "../vtr/verilog/arm_core.v:4969.21-4969.45" *)
  wire status_bits_flags_update;
  (* src = "../vtr/verilog/arm_core.v:4935.21-4935.41" *)
  reg status_bits_irq_mask = 1'h1;
  (* src = "../vtr/verilog/arm_core.v:4934.21-4934.45" *)
  wire status_bits_irq_mask_nxt;
  (* src = "../vtr/verilog/arm_core.v:4971.21-4971.48" *)
  wire status_bits_irq_mask_update;
  (* src = "../vtr/verilog/arm_core.v:4927.21-4927.37" *)
  reg [1:0] status_bits_mode = 2'h3;
  (* src = "../vtr/verilog/arm_core.v:4926.21-4926.41" *)
  wire [1:0] status_bits_mode_nxt;
  (* src = "../vtr/verilog/arm_core.v:4985.12-4985.32" *)
  wire [1:0] status_bits_mode_out;
  (* src = "../vtr/verilog/arm_core.v:4932.21-4932.44" *)
  reg [3:0] status_bits_mode_rds_oh = 4'h8;
  (* src = "../vtr/verilog/arm_core.v:4929.21-4929.48" *)
  wire [3:0] status_bits_mode_rds_oh_nxt;
  (* src = "../vtr/verilog/arm_core.v:4933.21-4933.51" *)
  wire status_bits_mode_rds_oh_update;
  (* src = "../vtr/verilog/arm_core.v:4970.21-4970.44" *)
  wire status_bits_mode_update;
  (* src = "../vtr/verilog/arm_core.v:4898.21-4898.35" *)
  wire [31:0] write_data_nxt;
  (* src = "../vtr/verilog/arm_core.v:4963.21-4963.38" *)
  wire write_data_update;
  (* src = "../vtr/verilog/arm_core.v:4955.21-4955.37" *)
  wire write_enable_nxt;
  (* src = "../vtr/verilog/arm_core.v:4967.21-4967.40" *)
  wire write_enable_update;
  assign _040_ = pc + (* src = "../vtr/verilog/arm_core.v:5054.25-5054.43" *) 32'd4;
  assign _041_ = o_daddress + (* src = "../vtr/verilog/arm_core.v:5056.25-5056.43" *) 32'd4;
  assign _042_ = alu_out + (* src = "../vtr/verilog/arm_core.v:5057.25-5057.43" *) 32'd4;
  assign _043_ = rn + (* src = "../vtr/verilog/arm_core.v:5058.25-5058.43" *) 32'd4;
  assign _044_ = i_wb_read_data_valid & (* src = "../vtr/verilog/arm_core.v:5002.36-5002.71" *) _234_;
  assign _045_ = _044_ & (* src = "../vtr/verilog/arm_core.v:5002.36-5002.89" *) i_wb_load_rd[8];
  assign _046_ = i_wb_read_data_valid & (* src = "../vtr/verilog/arm_core.v:5003.36-5003.71" *) _235_;
  assign _047_ = _046_ & (* src = "../vtr/verilog/arm_core.v:5003.36-5003.89" *) i_wb_load_rd[7];
  assign _048_ = i_wb_read_data_valid & (* src = "../vtr/verilog/arm_core.v:5101.25-5101.60" *) _236_;
  assign _049_ = _048_ & (* src = "../vtr/verilog/arm_core.v:5101.25-5101.89" *) _078_;
  assign _050_ = 15'h7fff & (* src = "../vtr/verilog/arm_core.v:5242.42-5242.78" *) i_reg_bank_wen;
  assign _051_ = 15'h0000 & (* src = "../vtr/verilog/arm_core.v:5243.7-5243.29" *) i_reg_bank_wen;
  assign _052_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:4989.58-4989.83" *) 3'h1;
  assign _053_ = ! (* src = "../vtr/verilog/arm_core.v:5007.36-5007.61" *) i_status_bits_sel;
  assign _054_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:5008.36-5008.61" *) 3'h1;
  assign _055_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:5009.36-5009.61" *) 3'h3;
  assign _056_ = ! (* src = "../vtr/verilog/arm_core.v:5014.36-5014.61" *) i_status_bits_sel;
  assign _057_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:5015.36-5015.61" *) 3'h1;
  assign _058_ = status_bits_mode_nxt == (* src = "../vtr/verilog/arm_core.v:5032.75-5032.102" *) 2'h3;
  assign _059_ = status_bits_mode_nxt == (* src = "../vtr/verilog/arm_core.v:5033.26-5033.53" *) 2'h2;
  assign _060_ = status_bits_mode_nxt == (* src = "../vtr/verilog/arm_core.v:5034.31-5034.59" *) 2'h1;
  assign _061_ = status_bits_mode == (* src = "../vtr/verilog/arm_core.v:5037.72-5037.95" *) 2'h3;
  assign _062_ = status_bits_mode == (* src = "../vtr/verilog/arm_core.v:5038.26-5038.49" *) 2'h2;
  assign _063_ = status_bits_mode == (* src = "../vtr/verilog/arm_core.v:5039.31-5039.55" *) 2'h1;
  assign _064_ = ! (* src = "../vtr/verilog/arm_core.v:5043.36-5043.61" *) i_status_bits_sel;
  assign _065_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:5044.36-5044.61" *) 3'h1;
  assign _066_ = ! (* src = "../vtr/verilog/arm_core.v:5048.36-5048.61" *) i_status_bits_sel;
  assign _067_ = i_status_bits_sel == (* src = "../vtr/verilog/arm_core.v:5049.36-5049.61" *) 3'h1;
  assign _068_ = ! (* src = "../vtr/verilog/arm_core.v:5064.23-5064.56" *) i_barrel_shift_amount_sel;
  assign _069_ = i_barrel_shift_amount_sel == (* src = "../vtr/verilog/arm_core.v:5065.23-5065.56" *) 2'h1;
  assign _070_ = ! (* src = "../vtr/verilog/arm_core.v:5072.26-5072.57" *) i_barrel_shift_data_sel;
  assign _071_ = ! (* src = "../vtr/verilog/arm_core.v:5080.28-5080.58" *) i_interrupt_vector_sel;
  assign _072_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5082.28-5082.58" *) 3'h1;
  assign _073_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5084.28-5084.58" *) 3'h2;
  assign _074_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5086.28-5086.58" *) 3'h3;
  assign _075_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5088.28-5088.58" *) 3'h5;
  assign _076_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5090.28-5090.58" *) 3'h6;
  assign _077_ = i_interrupt_vector_sel == (* src = "../vtr/verilog/arm_core.v:5092.28-5092.58" *) 3'h7;
  assign _078_ = i_wb_load_rd[3:0] == (* src = "../vtr/verilog/arm_core.v:5101.63-5101.89" *) 4'hf;
  assign _079_ = i_pc_sel == (* src = "../vtr/verilog/arm_core.v:5109.40-5109.56" *) 3'h1;
  assign _080_ = ! (* src = "../vtr/verilog/arm_core.v:5115.26-5115.48" *) i_iaddress_sel;
  assign _081_ = i_iaddress_sel == (* src = "../vtr/verilog/arm_core.v:5116.26-5116.48" *) 4'h1;
  assign _082_ = i_iaddress_sel == (* src = "../vtr/verilog/arm_core.v:5117.26-5117.48" *) 4'h2;
  assign _083_ = i_daddress_sel == (* src = "../vtr/verilog/arm_core.v:5122.26-5122.48" *) 4'h1;
  assign _084_ = i_daddress_sel == (* src = "../vtr/verilog/arm_core.v:5123.26-5123.48" *) 4'h2;
  assign _085_ = i_daddress_sel == (* src = "../vtr/verilog/arm_core.v:5124.26-5124.48" *) 4'h4;
  assign _086_ = i_daddress_sel == (* src = "../vtr/verilog/arm_core.v:5125.26-5125.48" *) 4'h5;
  assign _087_ = i_daddress_sel == (* src = "../vtr/verilog/arm_core.v:5126.26-5126.48" *) 4'h6;
  assign _088_ = ! (* src = "../vtr/verilog/arm_core.v:5143.30-5143.56" *) i_wb_load_rd[10:9];
  assign _089_ = i_wb_load_rd[10:9] == (* src = "../vtr/verilog/arm_core.v:5144.30-5144.56" *) 2'h1;
  assign _090_ = i_wb_load_rd[10:9] == (* src = "../vtr/verilog/arm_core.v:5145.30-5145.56" *) 2'h2;
  assign _091_ = ! (* src = "../vtr/verilog/arm_core.v:5157.17-5157.33" *) i_pc_sel;
  assign _092_ = i_pc_sel == (* src = "../vtr/verilog/arm_core.v:5158.17-5158.33" *) 3'h1;
  assign _093_ = i_pc_sel == (* src = "../vtr/verilog/arm_core.v:5159.17-5159.33" *) 3'h2;
  assign _094_ = i_pc_sel == (* src = "../vtr/verilog/arm_core.v:5160.17-5160.33" *) 3'h3;
  assign _095_ = ! (* src = "../vtr/verilog/arm_core.v:5182.24-5182.47" *) i_reg_write_sel;
  assign _096_ = i_reg_write_sel == (* src = "../vtr/verilog/arm_core.v:5184.24-5184.47" *) 3'h1;
  assign _097_ = i_reg_write_sel == (* src = "../vtr/verilog/arm_core.v:5186.24-5186.47" *) 3'h2;
  assign _098_ = i_reg_write_sel == (* src = "../vtr/verilog/arm_core.v:5187.24-5187.47" *) 3'h3;
  assign _099_ = i_reg_write_sel == (* src = "../vtr/verilog/arm_core.v:5188.24-5188.47" *) 3'h5;
  assign _100_ = i_reg_write_sel == (* src = "../vtr/verilog/arm_core.v:5189.24-5189.47" *) 3'h6;
  assign _101_ = ! (* src = "../vtr/verilog/arm_core.v:5196.26-5196.51" *) i_byte_enable_sel;
  assign _102_ = i_byte_enable_sel == (* src = "../vtr/verilog/arm_core.v:5197.26-5197.51" *) 2'h2;
  assign _103_ = ~ (* src = "../vtr/verilog/arm_core.v:5198.28-5198.53" *) o_daddress_nxt[1];
  assign _104_ = ! (* src = "../vtr/verilog/arm_core.v:5201.26-5201.53" *) o_daddress_nxt[1:0];
  assign _105_ = o_daddress_nxt[1:0] == (* src = "../vtr/verilog/arm_core.v:5202.26-5202.53" *) 2'h1;
  assign _106_ = o_daddress_nxt[1:0] == (* src = "../vtr/verilog/arm_core.v:5203.26-5203.53" *) 2'h2;
  assign _107_ = ! (* src = "../vtr/verilog/arm_core.v:5210.25-5210.50" *) i_byte_enable_sel;
  assign _108_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5219.20-5219.37" *) 4'he;
  assign _109_ = ! (* src = "../vtr/verilog/arm_core.v:5220.20-5220.37" *) i_condition;
  assign _110_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5221.20-5221.37" *) 4'h1;
  assign _111_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5222.20-5222.37" *) 4'h2;
  assign _112_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5223.20-5223.37" *) 4'h3;
  assign _113_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5224.20-5224.37" *) 4'h4;
  assign _114_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5225.20-5225.37" *) 4'h5;
  assign _115_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5226.20-5226.37" *) 4'h6;
  assign _116_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5227.20-5227.37" *) 4'h7;
  assign _117_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5228.20-5228.37" *) 4'h8;
  assign _118_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5229.20-5229.37" *) 4'h9;
  assign _119_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5230.20-5230.37" *) 4'ha;
  assign _120_ = status_bits_flags[3] == (* src = "../vtr/verilog/arm_core.v:5230.43-5230.87" *) status_bits_flags[0];
  assign _121_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5231.20-5231.37" *) 4'hb;
  assign _122_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5232.20-5232.37" *) 4'hc;
  assign _123_ = status_bits_flags[3] == (* src = "../vtr/verilog/arm_core.v:5232.68-5232.112" *) status_bits_flags[0];
  assign _124_ = i_condition == (* src = "../vtr/verilog/arm_core.v:5233.20-5233.37" *) 4'hd;
  assign _126_ = i_rn_sel == (* src = "../vtr/verilog/arm_core.v:5275.30-5275.51" *) load_rd_c;
  assign _127_ = i_rm_sel == (* src = "../vtr/verilog/arm_core.v:5276.30-5276.51" *) load_rd_c;
  assign _128_ = i_rs_sel == (* src = "../vtr/verilog/arm_core.v:5277.30-5277.51" *) load_rd_c;
  assign _129_ = i_rs_sel == (* src = "../vtr/verilog/arm_core.v:5278.30-5278.51" *) load_rd_c;
  assign _130_ = + (* src = "../vtr/verilog/arm_core.v:5101.48-5101.60" *) i_mem_stall;
  assign _131_ = i_status_bits_mode_wen && (* src = "../vtr/verilog/arm_core.v:4989.32-4989.83" *) _052_;
  assign _132_ = _131_ && (* src = "../vtr/verilog/arm_core.v:4989.32-4989.103" *) _178_;
  assign _133_ = pc_wen && (* src = "../vtr/verilog/arm_core.v:5109.30-5109.56" *) _079_;
  assign _134_ = _242_ && (* src = "../vtr/verilog/arm_core.v:5131.24-5131.66" *) i_decode_iaccess;
  assign _135_ = _109_ && (* src = "../vtr/verilog/arm_core.v:5220.20-5220.63" *) status_bits_flags[2];
  assign _136_ = _110_ && (* src = "../vtr/verilog/arm_core.v:5221.20-5221.63" *) _181_;
  assign _137_ = _111_ && (* src = "../vtr/verilog/arm_core.v:5222.20-5222.63" *) status_bits_flags[1];
  assign _138_ = _112_ && (* src = "../vtr/verilog/arm_core.v:5223.20-5223.63" *) _182_;
  assign _139_ = _113_ && (* src = "../vtr/verilog/arm_core.v:5224.20-5224.63" *) status_bits_flags[3];
  assign _140_ = _114_ && (* src = "../vtr/verilog/arm_core.v:5225.20-5225.63" *) _183_;
  assign _141_ = _115_ && (* src = "../vtr/verilog/arm_core.v:5226.20-5226.63" *) status_bits_flags[0];
  assign _142_ = _116_ && (* src = "../vtr/verilog/arm_core.v:5227.20-5227.63" *) _184_;
  assign _143_ = _117_ && (* src = "../vtr/verilog/arm_core.v:5228.20-5228.65" *) status_bits_flags[1];
  assign _144_ = _143_ && (* src = "../vtr/verilog/arm_core.v:5228.20-5228.90" *) _185_;
  assign _145_ = _118_ && (* src = "../vtr/verilog/arm_core.v:5229.20-5229.91" *) _222_;
  assign _146_ = _119_ && (* src = "../vtr/verilog/arm_core.v:5230.20-5230.87" *) _120_;
  assign _147_ = _121_ && (* src = "../vtr/verilog/arm_core.v:5231.20-5231.87" *) _231_;
  assign _148_ = _122_ && (* src = "../vtr/verilog/arm_core.v:5232.20-5232.64" *) _187_;
  assign _149_ = _148_ && (* src = "../vtr/verilog/arm_core.v:5232.20-5232.112" *) _123_;
  assign _150_ = _124_ && (* src = "../vtr/verilog/arm_core.v:5233.20-5233.113" *) _223_;
  assign _151_ = _224_ && (* src = "../vtr/verilog/arm_core.v:5238.23-5238.60" *) _189_;
  assign _152_ = execute && (* src = "../vtr/verilog/arm_core.v:5259.27-5259.54" *) i_write_data_wen;
  assign _153_ = execute && (* src = "../vtr/verilog/arm_core.v:5265.29-5265.56" *) i_decode_daccess;
  assign _154_ = _153_ && (* src = "../vtr/verilog/arm_core.v:5265.29-5265.73" *) _190_;
  assign _155_ = i_rn_use_read && (* src = "../vtr/verilog/arm_core.v:5275.13-5275.51" *) _126_;
  assign _156_ = i_rm_use_read && (* src = "../vtr/verilog/arm_core.v:5276.13-5276.51" *) _127_;
  assign _157_ = i_rs_use_read && (* src = "../vtr/verilog/arm_core.v:5277.13-5277.51" *) _128_;
  assign _158_ = i_rd_use_read && (* src = "../vtr/verilog/arm_core.v:5278.13-5278.51" *) _129_;
  assign _159_ = _193_ && (* src = "../vtr/verilog/arm_core.v:5307.42-5307.66" *) execute;
  assign _160_ = _195_ && (* src = "../vtr/verilog/arm_core.v:5309.42-5309.66" *) execute;
  assign _161_ = _197_ && (* src = "../vtr/verilog/arm_core.v:5311.42-5311.66" *) execute;
  assign _162_ = _161_ && (* src = "../vtr/verilog/arm_core.v:5311.42-5311.86" *) i_write_data_wen;
  assign _163_ = _198_ && (* src = "../vtr/verilog/arm_core.v:5312.42-5312.66" *) execute;
  assign _164_ = _163_ && (* src = "../vtr/verilog/arm_core.v:5312.42-5312.86" *) i_write_data_wen;
  assign _165_ = _199_ && (* src = "../vtr/verilog/arm_core.v:5314.58-5314.86" *) _200_;
  assign _166_ = _201_ && (* src = "../vtr/verilog/arm_core.v:5315.42-5315.66" *) execute;
  assign _167_ = _166_ && (* src = "../vtr/verilog/arm_core.v:5315.42-5315.92" *) i_copro_write_data_wen;
  assign _168_ = _202_ && (* src = "../vtr/verilog/arm_core.v:5317.42-5317.66" *) execute;
  assign _169_ = _168_ && (* src = "../vtr/verilog/arm_core.v:5317.42-5317.88" *) i_base_address_wen;
  assign _170_ = _203_ && (* src = "../vtr/verilog/arm_core.v:5318.62-5318.86" *) execute;
  assign _171_ = _170_ && (* src = "../vtr/verilog/arm_core.v:5318.62-5318.113" *) i_status_bits_flags_wen;
  assign _172_ = _204_ && (* src = "../vtr/verilog/arm_core.v:5319.62-5319.86" *) execute;
  assign _173_ = _172_ && (* src = "../vtr/verilog/arm_core.v:5319.62-5319.112" *) i_status_bits_mode_wen;
  assign _174_ = _206_ && (* src = "../vtr/verilog/arm_core.v:5321.62-5321.86" *) execute;
  assign _175_ = _174_ && (* src = "../vtr/verilog/arm_core.v:5321.62-5321.116" *) i_status_bits_irq_mask_wen;
  assign _176_ = _207_ && (* src = "../vtr/verilog/arm_core.v:5322.62-5322.86" *) execute;
  assign _177_ = _176_ && (* src = "../vtr/verilog/arm_core.v:5322.62-5322.117" *) i_status_bits_firq_mask_wen;
  assign _178_ = ! (* src = "../vtr/verilog/arm_core.v:4989.87-4989.103" *) ldm_status_bits;
  assign _179_ = ! (* src = "../vtr/verilog/arm_core.v:5114.26-5114.34" *) execute;
  assign _180_ = ! (* src = "../vtr/verilog/arm_core.v:5156.18-5156.26" *) execute;
  assign _181_ = ! (* src = "../vtr/verilog/arm_core.v:5221.42-5221.63" *) status_bits_flags[2];
  assign _182_ = ! (* src = "../vtr/verilog/arm_core.v:5223.42-5223.63" *) status_bits_flags[1];
  assign _183_ = ! (* src = "../vtr/verilog/arm_core.v:5225.42-5225.63" *) status_bits_flags[3];
  assign _184_ = ! (* src = "../vtr/verilog/arm_core.v:5227.42-5227.63" *) status_bits_flags[0];
  assign _185_ = ! (* src = "../vtr/verilog/arm_core.v:5228.69-5228.90" *) status_bits_flags[2];
  assign _186_ = ! (* src = "../vtr/verilog/arm_core.v:5229.44-5229.65" *) status_bits_flags[1];
  assign _187_ = ! (* src = "../vtr/verilog/arm_core.v:5232.43-5232.64" *) status_bits_flags[2];
  assign _188_ = ! (* src = "../vtr/verilog/arm_core.v:5238.36-5238.44" *) execute;
  assign _189_ = ! (* src = "../vtr/verilog/arm_core.v:5238.49-5238.60" *) i_conflict;
  assign _190_ = ! (* src = "../vtr/verilog/arm_core.v:5265.60-5265.73" *) i_core_stall;
  assign _191_ = ! (* src = "../vtr/verilog/arm_core.v:5270.49-5270.57" *) execute;
  assign _192_ = ! (* src = "../vtr/verilog/arm_core.v:5306.42-5306.55" *) i_core_stall;
  assign _193_ = ! (* src = "../vtr/verilog/arm_core.v:5307.42-5307.55" *) i_core_stall;
  assign _194_ = ! (* src = "../vtr/verilog/arm_core.v:5308.42-5308.55" *) i_core_stall;
  assign _195_ = ! (* src = "../vtr/verilog/arm_core.v:5309.42-5309.55" *) i_core_stall;
  assign _196_ = ! (* src = "../vtr/verilog/arm_core.v:5310.42-5310.55" *) i_core_stall;
  assign _197_ = ! (* src = "../vtr/verilog/arm_core.v:5311.42-5311.55" *) i_core_stall;
  assign _198_ = ! (* src = "../vtr/verilog/arm_core.v:5312.42-5312.55" *) i_core_stall;
  assign _199_ = ! (* src = "../vtr/verilog/arm_core.v:5314.58-5314.71" *) i_core_stall;
  assign _200_ = ! (* src = "../vtr/verilog/arm_core.v:5314.75-5314.86" *) i_conflict;
  assign _201_ = ! (* src = "../vtr/verilog/arm_core.v:5315.42-5315.55" *) i_core_stall;
  assign _202_ = ! (* src = "../vtr/verilog/arm_core.v:5317.42-5317.55" *) i_core_stall;
  assign _203_ = ! (* src = "../vtr/verilog/arm_core.v:5318.62-5318.75" *) i_core_stall;
  assign _204_ = ! (* src = "../vtr/verilog/arm_core.v:5319.62-5319.75" *) i_core_stall;
  assign _205_ = ! (* src = "../vtr/verilog/arm_core.v:5320.42-5320.55" *) i_core_stall;
  assign _206_ = ! (* src = "../vtr/verilog/arm_core.v:5321.62-5321.75" *) i_core_stall;
  assign _207_ = ! (* src = "../vtr/verilog/arm_core.v:5322.62-5322.75" *) i_core_stall;
  assign _208_ = _108_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5220.90" *) _135_;
  assign _209_ = _208_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5221.90" *) _136_;
  assign _210_ = _209_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5222.90" *) _137_;
  assign _211_ = _210_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5223.90" *) _138_;
  assign _212_ = _211_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5224.90" *) _139_;
  assign _213_ = _212_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5225.90" *) _140_;
  assign _214_ = _213_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5226.90" *) _141_;
  assign _215_ = _214_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5227.90" *) _142_;
  assign _216_ = _215_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5228.102" *) _144_;
  assign _217_ = _216_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5229.102" *) _145_;
  assign _218_ = _217_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5230.102" *) _146_;
  assign _219_ = _218_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5231.102" *) _147_;
  assign _220_ = _219_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5232.114" *) _149_;
  assign _221_ = _220_ || (* src = "../vtr/verilog/arm_core.v:5219.18-5233.114" *) _150_;
  assign _222_ = _186_ || (* src = "../vtr/verilog/arm_core.v:5229.44-5229.90" *) status_bits_flags[2];
  assign _223_ = status_bits_flags[2] || (* src = "../vtr/verilog/arm_core.v:5233.44-5233.112" *) _232_;
  assign _224_ = i_pc_wen || (* src = "../vtr/verilog/arm_core.v:5238.24-5238.44" *) _188_;
  assign _225_ = i_decode_iaccess || (* src = "../vtr/verilog/arm_core.v:5270.29-5270.57" *) _191_;
  assign _226_ = pc_dmem_wen || (* src = "../vtr/verilog/arm_core.v:5314.42-5314.87" *) _165_;
  assign _227_ = ldm_flags || (* src = "../vtr/verilog/arm_core.v:5318.42-5318.114" *) _171_;
  assign _228_ = ldm_status_bits || (* src = "../vtr/verilog/arm_core.v:5319.42-5319.113" *) _173_;
  assign _229_ = ldm_status_bits || (* src = "../vtr/verilog/arm_core.v:5321.42-5321.117" *) _175_;
  assign _230_ = ldm_status_bits || (* src = "../vtr/verilog/arm_core.v:5322.42-5322.118" *) _177_;
  assign _231_ = status_bits_flags[3] != (* src = "../vtr/verilog/arm_core.v:5231.43-5231.87" *) status_bits_flags[0];
  assign _232_ = status_bits_flags[3] != (* src = "../vtr/verilog/arm_core.v:5233.68-5233.112" *) status_bits_flags[0];
  assign _233_ = | (* src = "../vtr/verilog/arm_core.v:5251.27-5251.102" *) _310_;
  assign _234_ = ~ (* src = "../vtr/verilog/arm_core.v:5002.59-5002.71" *) i_mem_stall;
  assign _235_ = ~ (* src = "../vtr/verilog/arm_core.v:5003.59-5003.71" *) i_mem_stall;
  assign _236_ = ~ (* src = "../vtr/verilog/arm_core.v:5101.48-5101.60" *) _130_;
  (* src = "../vtr/verilog/arm_core.v:5281.1-5286.12" *)
  always @(posedge i_clk)
    read_data_filtered_r <= _239_;
  (* src = "../vtr/verilog/arm_core.v:5281.1-5286.12" *)
  always @(posedge i_clk)
    load_rd_r <= _237_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_copro_write_data <= _329_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_write_data <= _324_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_iaddress <= _326_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_iaddress_valid <= _327_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_daddress <= _318_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_daddress_valid <= _319_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_adex <= _328_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_priviledged <= _321_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_exclusive <= _322_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_write_enable <= _323_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_byte_enable <= _325_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    o_exec_load_rd <= _320_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    status_bits_flags <= _331_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    status_bits_mode <= _332_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    status_bits_mode_rds_oh <= _333_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    status_bits_irq_mask <= _334_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    status_bits_firq_mask <= _335_;
  (* src = "../vtr/verilog/arm_core.v:5325.1-5347.8" *)
  always @(posedge i_clk)
    base_address <= _330_;
  assign _237_ = _238_ ? (* src = "../vtr/verilog/arm_core.v:5282.10-5282.30|../vtr/verilog/arm_core.v:5282.5-5286.12" *) i_wb_load_rd[3:0] : load_rd_r;
  assign _239_ = _240_ ? (* src = "../vtr/verilog/arm_core.v:5282.10-5282.30|../vtr/verilog/arm_core.v:5282.5-5286.12" *) _290_ : read_data_filtered_r;
  assign _241_ = | (* src = "../vtr/verilog/arm_core.v:5113.25-5118.54" *) pc_dmem_wen;
  assign _242_ = | (* src = "../vtr/verilog/arm_core.v:5131.24-5131.46" *) o_iaddress_nxt[31:26];
  assign _243_ = pc - (* src = "../vtr/verilog/arm_core.v:5055.25-5055.43" *) 32'd4;
  assign _244_ = _132_ ? (* src = "../vtr/verilog/arm_core.v:4989.31-4990.68" *) alu_out[1:0] : status_bits_mode;
  assign _245_ = ldm_flags ? (* src = "../vtr/verilog/arm_core.v:5006.36-5011.99" *) read_data_filtered[31:28] : _246_;
  assign _246_ = _053_ ? (* src = "../vtr/verilog/arm_core.v:5007.36-5011.99" *) alu_flags : _247_;
  assign _247_ = _054_ ? (* src = "../vtr/verilog/arm_core.v:5008.36-5011.99" *) alu_out[31:28] : _248_;
  assign _248_ = _055_ ? (* src = "../vtr/verilog/arm_core.v:5009.36-5011.99" *) i_copro_read_data[31:28] : { multiply_flags, status_bits_flags[1:0] };
  assign _249_ = ldm_status_bits ? (* src = "../vtr/verilog/arm_core.v:5013.36-5016.88" *) read_data_filtered[1:0] : _250_;
  assign _250_ = _056_ ? (* src = "../vtr/verilog/arm_core.v:5014.36-5016.88" *) i_status_bits_mode : _251_;
  assign _251_ = _057_ ? (* src = "../vtr/verilog/arm_core.v:5015.36-5016.88" *) alu_out[1:0] : i_copro_read_data[1:0];
  assign _252_ = i_user_mode_regs_store_nxt ? (* src = "../vtr/verilog/arm_core.v:5031.41-5040.28" *) 4'h1 : _254_;
  assign _253_ = _058_ ? (* src = "../vtr/verilog/arm_core.v:5032.75-5035.54" *) 4'h8 : _255_;
  assign _254_ = status_bits_mode_update ? (* src = "../vtr/verilog/arm_core.v:5032.41-5040.28" *) _253_ : _257_;
  assign _255_ = _059_ ? (* src = "../vtr/verilog/arm_core.v:5033.26-5035.54" *) 4'h2 : _256_;
  assign _256_ = _060_ ? (* src = "../vtr/verilog/arm_core.v:5034.31-5035.54" *) 4'h4 : 4'h1;
  assign _257_ = _061_ ? (* src = "../vtr/verilog/arm_core.v:5037.72-5040.25" *) 4'h8 : _258_;
  assign _258_ = _062_ ? (* src = "../vtr/verilog/arm_core.v:5038.26-5040.25" *) 4'h2 : _259_;
  assign _259_ = _063_ ? (* src = "../vtr/verilog/arm_core.v:5039.31-5040.25" *) 4'h4 : 4'h1;
  assign _260_ = ldm_status_bits ? (* src = "../vtr/verilog/arm_core.v:5042.36-5045.91" *) read_data_filtered[27] : _261_;
  assign _261_ = _064_ ? (* src = "../vtr/verilog/arm_core.v:5043.36-5045.91" *) i_status_bits_irq_mask : _262_;
  assign _262_ = _065_ ? (* src = "../vtr/verilog/arm_core.v:5044.36-5045.91" *) alu_out[27] : i_copro_read_data[27];
  assign _263_ = ldm_status_bits ? (* src = "../vtr/verilog/arm_core.v:5047.36-5050.91" *) read_data_filtered[26] : _264_;
  assign _264_ = _066_ ? (* src = "../vtr/verilog/arm_core.v:5048.36-5050.91" *) i_status_bits_firq_mask : _265_;
  assign _265_ = _067_ ? (* src = "../vtr/verilog/arm_core.v:5049.36-5050.91" *) alu_out[26] : i_copro_read_data[26];
  assign _266_ = _068_ ? (* src = "../vtr/verilog/arm_core.v:5064.23-5066.87" *) 8'h00 : _267_;
  assign _267_ = _069_ ? (* src = "../vtr/verilog/arm_core.v:5065.23-5066.87" *) rs[7:0] : { 3'h0, i_imm_shift_amount };
  assign _268_ = _070_ ? (* src = "../vtr/verilog/arm_core.v:5072.26-5072.72" *) i_imm32 : rm;
  assign _269_ = _071_ ? (* src = "../vtr/verilog/arm_core.v:5080.27-5094.74" *) 32'd0 : _270_;
  assign _270_ = _072_ ? (* src = "../vtr/verilog/arm_core.v:5082.27-5094.74" *) 32'd16 : _271_;
  assign _271_ = _073_ ? (* src = "../vtr/verilog/arm_core.v:5084.27-5094.74" *) 32'd28 : _272_;
  assign _272_ = _074_ ? (* src = "../vtr/verilog/arm_core.v:5086.27-5094.74" *) 32'd24 : _273_;
  assign _273_ = _075_ ? (* src = "../vtr/verilog/arm_core.v:5088.27-5094.74" *) 32'd12 : _274_;
  assign _274_ = _076_ ? (* src = "../vtr/verilog/arm_core.v:5090.27-5094.74" *) 32'd4 : _275_;
  assign _275_ = _077_ ? (* src = "../vtr/verilog/arm_core.v:5092.27-5094.74" *) 32'd8 : 32'd20;
  assign _276_ = _133_ ? (* src = "../vtr/verilog/arm_core.v:5109.30-5109.96" *) { 6'h00, alu_out[25:2], 2'h0 } : alu_out;
  assign _277_ = _241_ ? (* src = "../vtr/verilog/arm_core.v:5113.25-5118.54" *) { 6'h00, read_data_filtered[25:2], 2'h0 } : _278_;
  assign _278_ = _221_ ? (* src = "../vtr/verilog/arm_core.v:5114.25-5118.54" *) _279_ : pc_plus4;
  assign _279_ = _080_ ? (* src = "../vtr/verilog/arm_core.v:5115.25-5118.54" *) pc_plus4 : _280_;
  assign _280_ = _081_ ? (* src = "../vtr/verilog/arm_core.v:5116.25-5118.54" *) alu_out_pc_filtered : _281_;
  assign _281_ = _082_ ? (* src = "../vtr/verilog/arm_core.v:5117.25-5118.54" *) interrupt_vector : pc;
  assign _282_ = _083_ ? (* src = "../vtr/verilog/arm_core.v:5122.25-5127.60" *) alu_out_pc_filtered : _283_;
  assign _283_ = _084_ ? (* src = "../vtr/verilog/arm_core.v:5123.25-5127.60" *) interrupt_vector : _284_;
  assign _284_ = _085_ ? (* src = "../vtr/verilog/arm_core.v:5124.25-5127.60" *) rn : _285_;
  assign _285_ = _086_ ? (* src = "../vtr/verilog/arm_core.v:5125.25-5127.60" *) daddress_plus4 : _286_;
  assign _286_ = _087_ ? (* src = "../vtr/verilog/arm_core.v:5126.25-5127.60" *) alu_plus4 : rn_plus4;
  assign _287_ = _088_ ? (* src = "../vtr/verilog/arm_core.v:5143.30-5146.104" *) i_wb_read_data : _288_;
  assign _288_ = _089_ ? (* src = "../vtr/verilog/arm_core.v:5144.30-5146.104" *) { i_wb_read_data[7:0], i_wb_read_data[31:8] } : _289_;
  assign _289_ = _090_ ? (* src = "../vtr/verilog/arm_core.v:5145.30-5146.104" *) { i_wb_read_data[15:0], i_wb_read_data[31:16] } : { i_wb_read_data[23:0], i_wb_read_data[31:24] };
  assign _290_ = i_wb_load_rd[4] ? (* src = "../vtr/verilog/arm_core.v:5148.30-5148.103" *) { 24'h000000, read_data_filtered1[7:0] } : read_data_filtered1;
  assign _291_ = _221_ ? (* src = "../vtr/verilog/arm_core.v:5156.17-5161.45" *) _292_ : pc_plus4;
  assign _292_ = _091_ ? (* src = "../vtr/verilog/arm_core.v:5157.17-5161.45" *) pc_plus4 : _293_;
  assign _293_ = _092_ ? (* src = "../vtr/verilog/arm_core.v:5158.17-5161.45" *) alu_out : _294_;
  assign _294_ = _093_ ? (* src = "../vtr/verilog/arm_core.v:5159.17-5161.45" *) interrupt_vector : _295_;
  assign _295_ = _094_ ? (* src = "../vtr/verilog/arm_core.v:5160.17-5161.45" *) { 6'h00, read_data_filtered[25:2], 2'h0 } : pc_minus4;
  assign _296_ = _095_ ? (* src = "../vtr/verilog/arm_core.v:5182.24-5190.61" *) alu_out : _297_;
  assign _297_ = _096_ ? (* src = "../vtr/verilog/arm_core.v:5184.24-5190.61" *) save_int_pc_m4 : _298_;
  assign _298_ = _097_ ? (* src = "../vtr/verilog/arm_core.v:5186.24-5190.61" *) multiply_out : _299_;
  assign _299_ = _098_ ? (* src = "../vtr/verilog/arm_core.v:5187.24-5190.61" *) o_status_bits : _300_;
  assign _300_ = _099_ ? (* src = "../vtr/verilog/arm_core.v:5188.24-5190.61" *) i_copro_read_data : _301_;
  assign _301_ = _100_ ? (* src = "../vtr/verilog/arm_core.v:5189.24-5190.61" *) base_address : save_int_pc;
  assign _302_ = _101_ ? (* src = "../vtr/verilog/arm_core.v:5196.26-5204.63" *) 4'hf : _303_;
  assign _303_ = _102_ ? (* src = "../vtr/verilog/arm_core.v:5197.26-5204.63" *) _304_ : _305_;
  assign _304_ = _282_[1] ? (* src = "../vtr/verilog/arm_core.v:5198.28-5199.63" *) 4'hc : 4'h3;
  assign _305_ = _104_ ? (* src = "../vtr/verilog/arm_core.v:5201.26-5204.63" *) 4'h1 : _306_;
  assign _306_ = _105_ ? (* src = "../vtr/verilog/arm_core.v:5202.26-5204.63" *) 4'h2 : _307_;
  assign _307_ = _106_ ? (* src = "../vtr/verilog/arm_core.v:5203.26-5204.63" *) 4'h4 : 4'h8;
  assign _308_ = _107_ ? (* src = "../vtr/verilog/arm_core.v:5210.25-5211.86" *) rd : { rd[7:0], rd[7:0], rd[7:0], rd[7:0] };
  assign _309_ = _125_ ? (* src = "../vtr/verilog/arm_core.v:5242.24-5243.30" *) _050_ : _051_;
  assign _310_ = i_status_bits_mode_wen ? (* src = "../vtr/verilog/arm_core.v:5251.29-5251.93" *) status_bits_mode_nxt : status_bits_mode;
  assign _311_ = _155_ ? (* src = "../vtr/verilog/arm_core.v:5275.13-5275.88" *) read_data_filtered_c : reg_bank_rn;
  assign _312_ = _156_ ? (* src = "../vtr/verilog/arm_core.v:5276.13-5276.88" *) read_data_filtered_c : reg_bank_rm;
  assign _313_ = _157_ ? (* src = "../vtr/verilog/arm_core.v:5277.13-5277.88" *) read_data_filtered_c : reg_bank_rs;
  assign _314_ = _158_ ? (* src = "../vtr/verilog/arm_core.v:5278.13-5278.88" *) read_data_filtered_c : reg_bank_rd;
  assign _315_ = i_wb_read_data_valid ? (* src = "../vtr/verilog/arm_core.v:5288.31-5288.95" *) read_data_filtered : read_data_filtered_r;
  assign _316_ = i_wb_read_data_valid ? (* src = "../vtr/verilog/arm_core.v:5289.31-5289.84" *) i_wb_load_rd[3:0] : load_rd_r;
  assign _317_ = i_decode_load_rd[5] ? (* src = "../vtr/verilog/arm_core.v:5297.32-5297.76" *) 2'h0 : status_bits_mode;
  assign _318_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:5327.32-5327.106" *) o_daddress : o_daddress_nxt;
  assign _319_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:5328.32-5328.112" *) o_daddress_valid : daddress_valid_nxt;
  assign _320_ = exec_load_rd_update ? (* src = "../vtr/verilog/arm_core.v:5329.32-5329.110" *) exec_load_rd_nxt : o_exec_load_rd;
  assign _321_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:5330.32-5330.109" *) o_priviledged : priviledged_nxt;
  assign _322_ = exclusive_update ? (* src = "../vtr/verilog/arm_core.v:5331.32-5331.107" *) i_decode_exclusive : o_exclusive;
  assign _323_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:5332.32-5332.110" *) o_write_enable : write_enable_nxt;
  assign _324_ = write_data_update ? (* src = "../vtr/verilog/arm_core.v:5333.32-5333.108" *) write_data_nxt : o_write_data;
  assign _325_ = byte_enable_update ? (* src = "../vtr/verilog/arm_core.v:5334.32-5334.109" *) byte_enable_nxt : o_byte_enable;
  assign _326_ = iaddress_update ? (* src = "../vtr/verilog/arm_core.v:5335.32-5335.106" *) o_iaddress_nxt : o_iaddress;
  assign _327_ = iaddress_update ? (* src = "../vtr/verilog/arm_core.v:5336.32-5336.112" *) iaddress_valid_nxt : o_iaddress_valid;
  assign _328_ = iaddress_update ? (* src = "../vtr/verilog/arm_core.v:5337.32-5337.102" *) adex_nxt : o_adex;
  assign _329_ = copro_write_data_update ? (* src = "../vtr/verilog/arm_core.v:5338.32-5338.114" *) write_data_nxt : o_copro_write_data;
  assign _330_ = base_address_update ? (* src = "../vtr/verilog/arm_core.v:5340.32-5340.108" *) rn : base_address;
  assign _331_ = status_bits_flags_update ? (* src = "../vtr/verilog/arm_core.v:5342.32-5342.113" *) status_bits_flags_nxt : status_bits_flags;
  assign _332_ = status_bits_mode_update ? (* src = "../vtr/verilog/arm_core.v:5343.32-5343.112" *) status_bits_mode_nxt : status_bits_mode;
  assign _333_ = i_core_stall ? (* src = "../vtr/verilog/arm_core.v:5344.32-5344.119" *) status_bits_mode_rds_oh : status_bits_mode_rds_oh_nxt;
  assign _334_ = status_bits_irq_mask_update ? (* src = "../vtr/verilog/arm_core.v:5345.32-5345.116" *) status_bits_irq_mask_nxt : status_bits_irq_mask;
  assign _335_ = status_bits_firq_mask_update ? (* src = "../vtr/verilog/arm_core.v:5346.32-5346.117" *) status_bits_firq_mask_nxt : status_bits_firq_mask;
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:5370.9-5379.2" *)
  a25_alu u_alu (
    .i_a_in(rn),
    .i_b_in(barrel_shift_out),
    .i_barrel_shift_carry(barrel_shift_carry),
    .i_function(i_alu_function),
    .i_status_bits_carry(status_bits_flags[1]),
    .o_flags(alu_flags),
    .o_out(alu_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:5353.18-5364.2" *)
  a25_barrel_shift u_barrel_shift (
    .i_carry_in(status_bits_flags[1]),
    .i_clk(i_clk),
    .i_function(i_barrel_shift_function),
    .i_in(barrel_shift_in),
    .i_shift_amount(shift_amount),
    .i_shift_imm_zero(i_shift_imm_zero),
    .o_carry_out(barrel_shift_carry),
    .o_out(barrel_shift_out),
    .o_stall(barrel_shift_stall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:5385.14-5395.2" *)
  a25_multiply u_multiply (
    .i_a_in(rs),
    .i_b_in(rm),
    .i_clk(i_clk),
    .i_core_stall(i_core_stall),
    .i_execute(execute),
    .i_function(i_multiply_function),
    .o_done(o_multiply_done),
    .o_flags(multiply_flags),
    .o_out(multiply_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../vtr/verilog/arm_core.v:5401.19-5440.2" *)
  a25_register_bank u_register_bank (
    .i_clk(i_clk),
    .i_core_stall(i_core_stall),
    .i_firq_not_user_mode(i_firq_not_user_mode),
    .i_mem_stall(i_mem_stall),
    .i_mode_exec(status_bits_mode),
    .i_mode_idec(i_status_bits_mode),
    .i_mode_rds_exec(status_bits_mode_rds_oh),
    .i_pc(pc_nxt[25:2]),
    .i_pc_wen(pc_wen),
    .i_reg(reg_write_nxt),
    .i_reg_bank_wen(reg_bank_wen),
    .i_rm_sel(i_rm_sel),
    .i_rn_sel(i_rn_sel),
    .i_rs_sel(i_rs_sel),
    .i_status_bits_firq_mask(status_bits_firq_mask),
    .i_status_bits_flags(status_bits_flags),
    .i_status_bits_irq_mask(status_bits_irq_mask),
    .i_wb_mode(i_wb_load_rd[6:5]),
    .i_wb_read_data(read_data_filtered),
    .i_wb_read_data_rd(i_wb_load_rd[3:0]),
    .i_wb_read_data_valid(i_wb_read_data_valid),
    .o_pc(pc),
    .o_rd(reg_bank_rd),
    .o_rm(reg_bank_rm),
    .o_rn(reg_bank_rn),
    .o_rs(reg_bank_rs)
  );
  assign status_bits_mode_out = _244_;
  assign o_status_bits = { status_bits_flags, status_bits_irq_mask, status_bits_firq_mask, 24'h000000, status_bits_mode_out };
  assign ldm_flags = _045_;
  assign ldm_status_bits = _047_;
  assign status_bits_flags_nxt = _245_;
  assign status_bits_mode_nxt = _249_;
  assign status_bits_mode_rds_oh_nxt = _252_;
  assign status_bits_irq_mask_nxt = _260_;
  assign status_bits_firq_mask_nxt = _263_;
  assign pc_plus4 = _040_;
  assign pc_minus4 = _243_;
  assign daddress_plus4 = _041_;
  assign alu_plus4 = _042_;
  assign rn_plus4 = _043_;
  assign shift_amount = _266_;
  assign barrel_shift_in = _268_;
  assign interrupt_vector = _269_;
  assign pc_dmem_wen = _049_;
  assign alu_out_pc_filtered = _276_;
  assign o_iaddress_nxt = _277_;
  assign o_daddress_nxt = _282_;
  assign adex_nxt = _134_;
  assign read_data_filtered1 = _287_;
  assign read_data_filtered = _290_;
  assign pc_nxt = _291_;
  assign save_int_pc = { status_bits_flags, status_bits_irq_mask, status_bits_firq_mask, pc[25:2], status_bits_mode };
  assign save_int_pc_m4 = { status_bits_flags, status_bits_irq_mask, status_bits_firq_mask, pc_minus4[25:2], status_bits_mode };
  assign reg_write_nxt = _296_;
  assign byte_enable_nxt = _302_;
  assign write_data_nxt = _308_;
  assign execute = _221_;
  assign pc_wen = _151_;
  assign reg_bank_wen = _309_;
  assign priviledged_nxt = _233_;
  assign write_enable_nxt = _152_;
  assign daddress_valid_nxt = _154_;
  assign iaddress_valid_nxt = _225_;
  assign rn = _311_;
  assign rm = _312_;
  assign rs = _313_;
  assign rd = _314_;
  assign read_data_filtered_c = _315_;
  assign load_rd_c = _316_;
  assign exec_load_rd_nxt = { i_decode_load_rd[7:6], _317_, i_decode_load_rd[4:0] };
  assign o_exec_stall = barrel_shift_stall;
  assign daddress_update = _192_;
  assign exec_load_rd_update = _159_;
  assign priviledged_update = _194_;
  assign exclusive_update = _160_;
  assign write_enable_update = _196_;
  assign write_data_update = _162_;
  assign byte_enable_update = _164_;
  assign iaddress_update = _226_;
  assign copro_write_data_update = _167_;
  assign base_address_update = _169_;
  assign status_bits_flags_update = _227_;
  assign status_bits_mode_update = _228_;
  assign status_bits_mode_rds_oh_update = _205_;
  assign status_bits_irq_mask_update = _229_;
  assign status_bits_firq_mask_update = _230_;
  assign _024_ = 32'd0;
  assign _032_ = 32'd0;
  assign _029_ = 32'd3735936685;
  assign _030_ = 1'h0;
  assign _025_ = 32'd0;
  assign _026_ = 1'h0;
  assign _022_ = 1'h0;
  assign _031_ = 1'h0;
  assign _027_ = 1'h0;
  assign _033_ = 1'h0;
  assign _023_ = 4'h0;
  assign _028_ = 9'h000;
  assign _036_ = 4'h0;
  assign _038_ = 2'h3;
  assign _039_ = 4'h8;
  assign _037_ = 1'h1;
  assign _035_ = 1'h1;
  assign _020_ = 32'd0;
  assign _034_ = 32'd0;
  assign _021_ = 4'h0;
  assign _015_ = _335_;
  assign _017_ = _334_;
  assign _019_ = _333_;
  assign _018_ = _332_;
  assign _016_ = _331_;
  assign _000_ = _330_;
  assign _004_ = _329_;
  assign _002_ = _328_;
  assign _010_ = _327_;
  assign _009_ = _326_;
  assign _003_ = _325_;
  assign _012_ = _324_;
  assign _013_ = _323_;
  assign _007_ = _322_;
  assign _011_ = _321_;
  assign _008_ = _320_;
  assign _006_ = _319_;
  assign _005_ = _318_;
  assign _238_ = i_wb_read_data_valid;
  assign _001_ = _237_;
  assign _240_ = i_wb_read_data_valid;
  assign _014_ = _239_;
  assign _125_ = execute;
endmodule
