\doxysection{stm32f4xx\+\_\+hal\+\_\+cortex.\+c}
\hypertarget{stm32f4xx__hal__cortex_8c_source}{}\label{stm32f4xx__hal__cortex_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_cortex.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_cortex.c}}
\mbox{\hyperlink{stm32f4xx__hal__cortex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00080}00080\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00081}00081\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00092}00092\ \textcolor{preprocessor}{\#ifdef\ HAL\_CORTEX\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00094}00094\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00095}00095\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00096}00096\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00097}00097\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00098}00098\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00099}00099\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00104}00104\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00105}00105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00121}00121\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00141}00141\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gad9be53e08b1498adea006e5e037f238f}{HAL\_NVIC\_SetPriorityGrouping}}(uint32\_t\ PriorityGroup)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00142}00142\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00143}00143\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00144}00144\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{IS\_NVIC\_PRIORITY\_GROUP}}(PriorityGroup));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00145}00145\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00146}00146\ \ \ \textcolor{comment}{/*\ Set\ the\ PRIGROUP[10:8]\ bits\ according\ to\ the\ PriorityGroup\ parameter\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00147}00147\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga0e798d5aec68cdd8263db86a76df788f}{NVIC\_SetPriorityGrouping}}(PriorityGroup);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00148}00148\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00149}00149\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00163}00163\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga8581a82025a4780efd00876a66e3e91b}{HAL\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PreemptPriority,\ uint32\_t\ SubPriority)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00164}00164\ \{\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00165}00165\ \ \ uint32\_t\ prioritygroup\ =\ 0x00U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00166}00166\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00167}00167\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00168}00168\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga010705bc997dcff935b965b372cba61d}{IS\_NVIC\_SUB\_PRIORITY}}(SubPriority));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00169}00169\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_gaf30fd8f5960c2e28a772d8f16bb156dd}{IS\_NVIC\_PREEMPTION\_PRIORITY}}(PreemptPriority));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00170}00170\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00171}00171\ \ \ prioritygroup\ =\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga4eeb9214f2264fc23c34ad5de2d3fa11}{NVIC\_GetPriorityGrouping}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00172}00172\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00173}00173\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gae0e9d0e2f7b6133828c71b57d4941c35}{NVIC\_SetPriority}}(IRQn,\ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}}(prioritygroup,\ PreemptPriority,\ SubPriority));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00174}00174\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00185}00185\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gaaad4492c1b25e006d69948a15790352a}{HAL\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00186}00186\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00187}00187\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00188}00188\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00189}00189\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00190}00190\ \ \ \textcolor{comment}{/*\ Enable\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00191}00191\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga57b3064413dbc7459d9646020fdd8bef}{NVIC\_EnableIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00192}00192\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00193}00193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00201}00201\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_ga50ca6290e068821cb84aa168f3e13967}{HAL\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00202}00202\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00203}00203\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00204}00204\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00205}00205\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00206}00206\ \ \ \textcolor{comment}{/*\ Disable\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00207}00207\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga73b4e251f59cab4e9a5e234aac02ae57}{NVIC\_DisableIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00208}00208\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00214}00214\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac83d89028fabdf5d4c38ecf4fbfbefdc}{HAL\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00215}00215\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*\ System\ Reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00217}00217\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga6aa0367d3642575610476bf0366f0c48}{NVIC\_SystemReset}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00218}00218\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00219}00219\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00227}00227\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group1_gac3a3f0d53c315523a8e6e7bcac1940cf}{HAL\_SYSTICK\_Config}}(uint32\_t\ TicksNumb)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00228}00228\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00229}00229\ \ \ \ \textcolor{keywordflow}{return}\ SysTick\_Config(TicksNumb);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00230}00230\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00251}00251\ \textcolor{preprocessor}{\#if\ (\_\_MPU\_PRESENT\ ==\ 1U)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00256}00256\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00257}00257\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00258}00258\ \ \ \textcolor{comment}{/*\ Make\ sure\ outstanding\ transfers\ are\ done\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00259}00259\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaf26a64b05700dcf057e3be7a1809ca35}{\_\_DMB}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00261}00261\ \ \ \textcolor{comment}{/*\ Disable\ fault\ exceptions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00262}00262\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR\ \&=\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf084424fa1f69bea36a1c44899d83d17}{\string~SCB\_SHCSR\_MEMFAULTENA\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00263}00263\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00264}00264\ \ \ \textcolor{comment}{/*\ Disable\ the\ MPU\ and\ clear\ the\ control\ register*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00265}00265\ \ \ MPU-\/>CTRL\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00266}00266\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00279}00279\ \textcolor{keywordtype}{void}\ HAL\_MPU\_Enable(uint32\_t\ MPU\_Control)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00280}00280\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00281}00281\ \ \ \textcolor{comment}{/*\ Enable\ the\ MPU\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00282}00282\ \ \ MPU-\/>CTRL\ =\ MPU\_Control\ |\ MPU\_CTRL\_ENABLE\_Msk;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00283}00283\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00284}00284\ \ \ \textcolor{comment}{/*\ Enable\ fault\ exceptions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00285}00285\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHCSR\ |=\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf084424fa1f69bea36a1c44899d83d17}{SCB\_SHCSR\_MEMFAULTENA\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00286}00286\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00287}00287\ \ \ \textcolor{comment}{/*\ Ensure\ MPU\ setting\ take\ effects\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00288}00288\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga1224abad38b623ea154bf6dcf6993ebc}{\_\_DSB}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00289}00289\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga02ee76ebe1fc72082d4ea683d35b5c89}{\_\_ISB}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00290}00290\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00296}00296\ \textcolor{keywordtype}{void}\ HAL\_MPU\_EnableRegion(uint32\_t\ RegionNumber)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00297}00297\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00298}00298\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00299}00299\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_NUMBER(RegionNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00301}00301\ \ \ \textcolor{comment}{/*\ Set\ the\ Region\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00302}00302\ \ \ MPU-\/>RNR\ =\ RegionNumber;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00303}00303\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00304}00304\ \ \ \textcolor{comment}{/*\ Enable\ the\ Region\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00305}00305\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(MPU-\/>RASR,\ MPU\_RASR\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00306}00306\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00312}00312\ \textcolor{keywordtype}{void}\ HAL\_MPU\_DisableRegion(uint32\_t\ RegionNumber)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00313}00313\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00314}00314\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00315}00315\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_NUMBER(RegionNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00316}00316\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00317}00317\ \ \ \textcolor{comment}{/*\ Set\ the\ Region\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00318}00318\ \ \ MPU-\/>RNR\ =\ RegionNumber;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00320}00320\ \ \ \textcolor{comment}{/*\ Disable\ the\ Region\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00321}00321\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(MPU-\/>RASR,\ MPU\_RASR\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00322}00322\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00330}00330\ \textcolor{keywordtype}{void}\ HAL\_MPU\_ConfigRegion(MPU\_Region\_InitTypeDef\ *MPU\_Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00331}00331\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00332}00332\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00333}00333\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_NUMBER(MPU\_Init-\/>Number));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00334}00334\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_ENABLE(MPU\_Init-\/>Enable));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00335}00335\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_INSTRUCTION\_ACCESS(MPU\_Init-\/>DisableExec));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00336}00336\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_PERMISSION\_ATTRIBUTE(MPU\_Init-\/>AccessPermission));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00337}00337\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_TEX\_LEVEL(MPU\_Init-\/>TypeExtField));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00338}00338\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_SHAREABLE(MPU\_Init-\/>IsShareable));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00339}00339\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_CACHEABLE(MPU\_Init-\/>IsCacheable));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00340}00340\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_ACCESS\_BUFFERABLE(MPU\_Init-\/>IsBufferable));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00341}00341\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_SUB\_REGION\_DISABLE(MPU\_Init-\/>SubRegionDisable));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00342}00342\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_MPU\_REGION\_SIZE(MPU\_Init-\/>Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00344}00344\ \ \ \textcolor{comment}{/*\ Set\ the\ Region\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00345}00345\ \ \ MPU-\/>RNR\ =\ MPU\_Init-\/>Number;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00347}00347\ \ \ \textcolor{comment}{/*\ Disable\ the\ Region\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00348}00348\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(MPU-\/>RASR,\ MPU\_RASR\_ENABLE\_Msk);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00350}00350\ \ \ \textcolor{comment}{/*\ Apply\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00351}00351\ \ \ MPU-\/>RBAR\ =\ MPU\_Init-\/>BaseAddress;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00352}00352\ \ \ MPU-\/>RASR\ =\ ((uint32\_t)MPU\_Init-\/>DisableExec\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_XN\_Pos)\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00353}00353\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>AccessPermission\ \ \ \ \ \ \ \ <<\ MPU\_RASR\_AP\_Pos)\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00354}00354\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>TypeExtField\ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_TEX\_Pos)\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00355}00355\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsShareable\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_S\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00356}00356\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsCacheable\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_C\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00357}00357\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>IsBufferable\ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_B\_Pos)\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00358}00358\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>SubRegionDisable\ \ \ \ \ \ \ \ <<\ MPU\_RASR\_SRD\_Pos)\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00359}00359\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>Size\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_SIZE\_Pos)\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00360}00360\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)MPU\_Init-\/>Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ MPU\_RASR\_ENABLE\_Pos);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00361}00361\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00362}00362\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_MPU\_PRESENT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00363}00363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00368}00368\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0dc49f490085cfe1cd2de6cc7ed769bd}{HAL\_CORTEX\_ClearEvent}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00369}00369\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00370}00370\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00371}00371\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00372}00372\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00373}00373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00378}00378\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaa02bc953fd4fce22248c491a93c4ce40}{HAL\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00379}00379\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00380}00380\ \ \ \textcolor{comment}{/*\ Get\ the\ PRIGROUP[10:8]\ field\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00381}00381\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga4eeb9214f2264fc23c34ad5de2d3fa11}{NVIC\_GetPriorityGrouping}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00382}00382\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00405}00405\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga6a21c9d904b0bcf4cb060f7c5c39b6f5}{HAL\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn,\ uint32\_t\ PriorityGroup,\ uint32\_t\ *pPreemptPriority,\ uint32\_t\ *pSubPriority)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00406}00406\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00407}00407\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00408}00408\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga6569304a39fe4f91bd59b6a586c8ede9}{IS\_NVIC\_PRIORITY\_GROUP}}(PriorityGroup));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00409}00409\ \ \textcolor{comment}{/*\ Get\ priority\ for\ Cortex-\/M\ system\ or\ device\ specific\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00410}00410\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}}(\mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gaf59b9d0a791d2157abb319753953eceb}{NVIC\_GetPriority}}(IRQn),\ PriorityGroup,\ pPreemptPriority,\ pSubPriority);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00411}00411\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00412}00412\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00420}00420\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gaecf50f6c6d0e1fa5f8bd8c1b45309f18}{HAL\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00421}00421\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00422}00422\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00423}00423\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00424}00424\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00425}00425\ \ \ \textcolor{comment}{/*\ Set\ interrupt\ pending\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00426}00426\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga2b47e2e52cf5c48a5c3348636434b3ac}{NVIC\_SetPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00427}00427\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00428}00428\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00438}00438\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3bd5802a96f0dcbc00ac3b89b134da3b}{HAL\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00439}00439\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00440}00440\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00441}00441\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00442}00442\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00443}00443\ \ \ \textcolor{comment}{/*\ Return\ 1\ if\ pending\ else\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00444}00444\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gac608957a239466e9e0cbc30aa64feb3b}{NVIC\_GetPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00445}00445\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00446}00446\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00454}00454\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga0c7d007acf1339ca1bb46f3c6e018ff5}{HAL\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00455}00455\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00456}00456\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00457}00457\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00458}00458\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00459}00459\ \ \ \textcolor{comment}{/*\ Clear\ pending\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00460}00460\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga590cf113000a079b1f0ea3dcd5b5316c}{NVIC\_ClearPendingIRQ}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00461}00461\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00462}00462\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00471}00471\ uint32\_t\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_gad3f7598e54fb3d74eaf9abedef704c57}{HAL\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}}\ IRQn)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00472}00472\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00473}00473\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00474}00474\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga9b8dcac4ed8e88c14d9bb04e369dad6a}{IS\_NVIC\_DEVICE\_IRQ}}(IRQn));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00475}00475\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00476}00476\ \ \ \textcolor{comment}{/*\ Return\ 1\ if\ active\ else\ 0\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00477}00477\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_ga58ad3f352f832235ab3b192ff4745320}{NVIC\_GetActive}}(IRQn);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00478}00478\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00479}00479\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00488}00488\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga3284dc8428996f5b6aa6b3b99e643788}{HAL\_SYSTICK\_CLKSourceConfig}}(uint32\_t\ CLKSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00489}00489\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00490}00490\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00491}00491\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___c_o_r_t_e_x___private___macros_ga22d6291f6aed29442cf4cd9098fa0784}{IS\_SYSTICK\_CLK\_SOURCE}}(CLKSource));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00492}00492\ \ \ \textcolor{keywordflow}{if}\ (CLKSource\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{SYSTICK\_CLKSOURCE\_HCLK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00493}00493\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00494}00494\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ |=\ \mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{SYSTICK\_CLKSOURCE\_HCLK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00495}00495\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00496}00496\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00497}00497\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00498}00498\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___c_o_r_e_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL\ \&=\ \mbox{\hyperlink{group___c_o_r_t_e_x___sys_tick__clock__source_ga6f6582df23b6fbc578325e453b9893b7}{\string~SYSTICK\_CLKSOURCE\_HCLK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00499}00499\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00500}00500\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00501}00501\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00506}00506\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5b66b62383261c1e0acef98d344aa4c1}{HAL\_SYSTICK\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00507}00507\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00508}00508\ \ \ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00509}00509\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00510}00510\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00515}00515\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga5033855e81ba2071231b60599a3ce9a1}{HAL\_SYSTICK\_Callback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00516}00516\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00517}00517\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ Should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00518}00518\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_SYSTICK\_Callback\ could\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00519}00519\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00520}00520\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00525}00525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00529}00529\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00530}00530\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_CORTEX\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__cortex_8c_source_l00538}00538\ }

\end{DoxyCode}
