Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/donovan/xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto ceb2256c381e4fe2a58d210845dd9915 --incr --debug typical --relax --mt 8 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot transmit_test_behav xil_defaultlib.transmit_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-8389] size mismatch in mixed language port association, VHDL port 'b' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/iter_compute.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/bram_loader.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/bram_loader.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv_com...
Compiling package xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.uart_transmit
Compiling module xil_defaultlib.button_debounce
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=16...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,areg=0,dreg=...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(breg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17_viv [\xbip_dsp48_macro_v3_0_17_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_17.xbip_dsp48_macro_v3_0_17 [\xbip_dsp48_macro_v3_0_17(c_xdev...]
Compiling architecture jacobi_calc_arch of entity xil_defaultlib.jacobi_calc [jacobi_calc_default]
Compiling module xil_defaultlib.iter_compute(FIRST=1'b1,LAST=1'b...
Compiling module xil_defaultlib.iter_compute(FIRST=1'b0,LAST=1'b...
Compiling module xil_defaultlib.iter_compute(FIRST=1'b0,LAST=1'b...
Compiling module xil_defaultlib.uart_receive_default
Compiling module xil_defaultlib.bram_loader_default
Compiling module xil_defaultlib.transmit_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot transmit_test_behav
