#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14b7041c0 .scope module, "FA_tb" "FA_tb" 2 20;
 .timescale -9 -11;
v0x14b714d70_0 .var "a", 0 0;
v0x14b714e00_0 .var/i "ai", 31 0;
v0x14b714e90_0 .var "b", 0 0;
v0x14b714f40_0 .var/i "bi", 31 0;
v0x14b714fd0_0 .var "ci", 0 0;
v0x14b7150a0_0 .var/i "cii", 31 0;
v0x14b715130_0 .net "co", 0 0, L_0x14b715a70;  1 drivers
v0x14b7151e0_0 .var "correct", 0 0;
v0x14b715270_0 .var "loop_was_skipped", 0 0;
v0x14b715390_0 .net "sum", 0 0, L_0x14b715530;  1 drivers
S_0x14b704340 .scope module, "uut" "FA" 2 27, 3 20 0, S_0x14b7041c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "co";
L_0x14b715440 .functor XOR 1, v0x14b714d70_0, v0x14b714e90_0, C4<0>, C4<0>;
L_0x14b715530 .functor XOR 1, L_0x14b715440, v0x14b714fd0_0, C4<0>, C4<0>;
L_0x14b715660 .functor AND 1, v0x14b714d70_0, v0x14b714e90_0, C4<1>, C4<1>;
L_0x14b7156d0 .functor AND 1, v0x14b714d70_0, v0x14b714fd0_0, C4<1>, C4<1>;
L_0x14b7157e0 .functor OR 1, L_0x14b715660, L_0x14b7156d0, C4<0>, C4<0>;
L_0x14b715900 .functor AND 1, v0x14b714e90_0, v0x14b714fd0_0, C4<1>, C4<1>;
L_0x14b715a70 .functor OR 1, L_0x14b7157e0, L_0x14b715900, C4<0>, C4<0>;
v0x14b7045c0_0 .net *"_ivl_0", 0 0, L_0x14b715440;  1 drivers
v0x14b714680_0 .net *"_ivl_10", 0 0, L_0x14b715900;  1 drivers
v0x14b714720_0 .net *"_ivl_4", 0 0, L_0x14b715660;  1 drivers
v0x14b7147d0_0 .net *"_ivl_6", 0 0, L_0x14b7156d0;  1 drivers
v0x14b714880_0 .net *"_ivl_8", 0 0, L_0x14b7157e0;  1 drivers
v0x14b714970_0 .net "a", 0 0, v0x14b714d70_0;  1 drivers
v0x14b714a10_0 .net "b", 0 0, v0x14b714e90_0;  1 drivers
v0x14b714ab0_0 .net "ci", 0 0, v0x14b714fd0_0;  1 drivers
v0x14b714b50_0 .net "co", 0 0, L_0x14b715a70;  alias, 1 drivers
v0x14b714c60_0 .net "sum", 0 0, L_0x14b715530;  alias, 1 drivers
    .scope S_0x14b7041c0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b7151e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b715270_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b714e00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14b714e00_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b714f40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x14b714f40_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b7150a0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x14b7150a0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x14b714e00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x14b714d70_0, 0, 1;
    %load/vec4 v0x14b714f40_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x14b714e90_0, 0, 1;
    %load/vec4 v0x14b7150a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x14b714fd0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x14b7151e0_0;
    %load/vec4 v0x14b714d70_0;
    %pad/u 2;
    %load/vec4 v0x14b714e90_0;
    %pad/u 2;
    %add;
    %load/vec4 v0x14b714fd0_0;
    %pad/u 2;
    %add;
    %load/vec4 v0x14b715130_0;
    %load/vec4 v0x14b715390_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x14b7151e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b715270_0, 0, 1;
    %load/vec4 v0x14b7150a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b7150a0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x14b714f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b714f40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x14b714e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b714e00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x14b7151e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0x14b715270_0;
    %inv;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 44 "$display", "Test Passed - %m" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 46 "$display", "Test Failed - %m" {0 0 0};
T_0.7 ;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/Users/idozylberman/Documents/FPGA_Lab/test_benches/FA_tb.v";
    "/Users/idozylberman/Documents/FPGA_Lab/models/FA.v";
