#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5faf7baaf8b0 .scope module, "top_sum_res_tb" "top_sum_res_tb" 2 4;
 .timescale -9 -12;
v0x5faf7bafa710_0 .var "A", 3 0;
v0x5faf7bafa7f0_0 .var "B", 3 0;
v0x5faf7bafa900_0 .net "SSeg", 0 6, v0x5faf7baf8da0_0;  1 drivers
v0x5faf7bafa9a0_0 .var "Sel", 0 0;
v0x5faf7bafaa40_0 .net "an", 3 0, L_0x5faf7bafc790;  1 drivers
v0x5faf7bafab00_0 .var "clk", 0 0;
v0x5faf7bafaba0_0 .var "rst", 0 0;
S_0x5faf7baafff0 .scope module, "TSR" "top_sum_res" 2 14, 3 4 0, S_0x5faf7baaf8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 7 "SSeg";
    .port_info 6 /OUTPUT 4 "an";
v0x5faf7baf9d20_0 .net "A", 3 0, v0x5faf7bafa710_0;  1 drivers
v0x5faf7baf9e50_0 .net "B", 3 0, v0x5faf7bafa7f0_0;  1 drivers
v0x5faf7baf9f10_0 .net "Cout", 0 0, L_0x5faf7bafc2d0;  1 drivers
v0x5faf7baf9fb0_0 .net "S", 3 0, L_0x5faf7bafc570;  1 drivers
v0x5faf7bafa0a0_0 .net "SSeg", 0 6, v0x5faf7baf8da0_0;  alias, 1 drivers
v0x5faf7bafa1e0_0 .net "Sel", 0 0, v0x5faf7bafa9a0_0;  1 drivers
v0x5faf7bafa280_0 .net "an", 3 0, L_0x5faf7bafc790;  alias, 1 drivers
v0x5faf7bafa390_0 .net "clk", 0 0, v0x5faf7bafab00_0;  1 drivers
v0x5faf7bafa480_0 .net "inp_top", 4 0, L_0x5faf7bafac40;  1 drivers
v0x5faf7bafa540_0 .net "rst", 0 0, v0x5faf7bafaba0_0;  1 drivers
L_0x5faf7bafac40 .concat [ 4 1 0 0], L_0x5faf7bafc570, L_0x5faf7bafc2d0;
S_0x5faf7bab2670 .scope module, "sr" "sum_res_4b" 3 20, 4 3 0, S_0x5faf7baafff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Sel";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "S";
L_0x5faf7bafae50 .functor XOR 4, v0x5faf7bafa7f0_0, L_0x5faf7bafadb0, C4<0000>, C4<0000>;
v0x5faf7baf7920_0 .net "A", 3 0, v0x5faf7bafa710_0;  alias, 1 drivers
v0x5faf7baf7a00_0 .net "B", 3 0, v0x5faf7bafa7f0_0;  alias, 1 drivers
v0x5faf7baf7ac0_0 .net "B_c", 3 0, L_0x5faf7bafae50;  1 drivers
v0x5faf7baf7b60_0 .net "Cout", 0 0, L_0x5faf7bafc2d0;  alias, 1 drivers
v0x5faf7baf7c50_0 .net "S", 3 0, L_0x5faf7bafc570;  alias, 1 drivers
v0x5faf7baf7d40_0 .net "Sel", 0 0, v0x5faf7bafa9a0_0;  alias, 1 drivers
v0x5faf7baf7e30_0 .net *"_ivl_0", 3 0, L_0x5faf7bafadb0;  1 drivers
L_0x5faf7bafadb0 .concat [ 1 1 1 1], v0x5faf7bafa9a0_0, v0x5faf7bafa9a0_0, v0x5faf7bafa9a0_0, v0x5faf7bafa9a0_0;
S_0x5faf7baacd80 .scope module, "UUT" "sum4b_estruc" 4 17, 5 3 0, S_0x5faf7bab2670;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 4 "S";
v0x5faf7baf7160_0 .net "A", 3 0, v0x5faf7bafa710_0;  alias, 1 drivers
v0x5faf7baf7260_0 .net "B", 3 0, L_0x5faf7bafae50;  alias, 1 drivers
v0x5faf7baf7340_0 .net "Ci", 0 0, v0x5faf7bafa9a0_0;  alias, 1 drivers
v0x5faf7baf7410_0 .net "Cout", 0 0, L_0x5faf7bafc2d0;  alias, 1 drivers
v0x5faf7baf74e0_0 .net "S", 3 0, L_0x5faf7bafc570;  alias, 1 drivers
v0x5faf7baf75d0_0 .net "c0", 0 0, L_0x5faf7bafb220;  1 drivers
v0x5faf7baf76c0_0 .net "c1", 0 0, L_0x5faf7bafb740;  1 drivers
v0x5faf7baf77b0_0 .net "c2", 0 0, L_0x5faf7bafbd20;  1 drivers
L_0x5faf7bafb330 .part v0x5faf7bafa710_0, 0, 1;
L_0x5faf7bafb3d0 .part L_0x5faf7bafae50, 0, 1;
L_0x5faf7bafb850 .part v0x5faf7bafa710_0, 1, 1;
L_0x5faf7bafb8f0 .part L_0x5faf7bafae50, 1, 1;
L_0x5faf7bafbe30 .part v0x5faf7bafa710_0, 2, 1;
L_0x5faf7bafbed0 .part L_0x5faf7bafae50, 2, 1;
L_0x5faf7bafc3e0 .part v0x5faf7bafa710_0, 3, 1;
L_0x5faf7bafc480 .part L_0x5faf7bafae50, 3, 1;
L_0x5faf7bafc570 .concat8 [ 1 1 1 1], L_0x5faf7bafafe0, L_0x5faf7bafb4e0, L_0x5faf7bafbac0, L_0x5faf7bafc020;
S_0x5faf7baa73a0 .scope module, "S0" "sum1b_estruc" 5 15, 6 1 0, S_0x5faf7baacd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x5faf7bafaf50 .functor AND 1, L_0x5faf7bafb330, L_0x5faf7bafb3d0, C4<1>, C4<1>;
L_0x5faf7bafafe0 .functor XOR 1, L_0x5faf7bafb050, v0x5faf7bafa9a0_0, C4<0>, C4<0>;
L_0x5faf7bafb050 .functor XOR 1, L_0x5faf7bafb330, L_0x5faf7bafb3d0, C4<0>, C4<0>;
L_0x5faf7bafb1b0 .functor AND 1, L_0x5faf7bafb050, v0x5faf7bafa9a0_0, C4<1>, C4<1>;
L_0x5faf7bafb220 .functor OR 1, L_0x5faf7bafb1b0, L_0x5faf7bafaf50, C4<0>, C4<0>;
v0x5faf7bab1780_0 .net "A", 0 0, L_0x5faf7bafb330;  1 drivers
v0x5faf7baf50a0_0 .net "B", 0 0, L_0x5faf7bafb3d0;  1 drivers
v0x5faf7baf5160_0 .net "Ci", 0 0, v0x5faf7bafa9a0_0;  alias, 1 drivers
v0x5faf7baf5200_0 .net "Cout", 0 0, L_0x5faf7bafb220;  alias, 1 drivers
v0x5faf7baf52c0_0 .net "S", 0 0, L_0x5faf7bafafe0;  1 drivers
v0x5faf7baf53d0_0 .net "a_ab", 0 0, L_0x5faf7bafaf50;  1 drivers
v0x5faf7baf5490_0 .net "cout_t", 0 0, L_0x5faf7bafb1b0;  1 drivers
v0x5faf7baf5550_0 .net "x_ab", 0 0, L_0x5faf7bafb050;  1 drivers
S_0x5faf7baf56b0 .scope module, "S1" "sum1b_estruc" 5 21, 6 1 0, S_0x5faf7baacd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x5faf7bafb470 .functor AND 1, L_0x5faf7bafb850, L_0x5faf7bafb8f0, C4<1>, C4<1>;
L_0x5faf7bafb4e0 .functor XOR 1, L_0x5faf7bafb5e0, L_0x5faf7bafb220, C4<0>, C4<0>;
L_0x5faf7bafb5e0 .functor XOR 1, L_0x5faf7bafb850, L_0x5faf7bafb8f0, C4<0>, C4<0>;
L_0x5faf7bafb6a0 .functor AND 1, L_0x5faf7bafb5e0, L_0x5faf7bafb220, C4<1>, C4<1>;
L_0x5faf7bafb740 .functor OR 1, L_0x5faf7bafb6a0, L_0x5faf7bafb470, C4<0>, C4<0>;
v0x5faf7baf58b0_0 .net "A", 0 0, L_0x5faf7bafb850;  1 drivers
v0x5faf7baf5970_0 .net "B", 0 0, L_0x5faf7bafb8f0;  1 drivers
v0x5faf7baf5a30_0 .net "Ci", 0 0, L_0x5faf7bafb220;  alias, 1 drivers
v0x5faf7baf5b00_0 .net "Cout", 0 0, L_0x5faf7bafb740;  alias, 1 drivers
v0x5faf7baf5ba0_0 .net "S", 0 0, L_0x5faf7bafb4e0;  1 drivers
v0x5faf7baf5c90_0 .net "a_ab", 0 0, L_0x5faf7bafb470;  1 drivers
v0x5faf7baf5d50_0 .net "cout_t", 0 0, L_0x5faf7bafb6a0;  1 drivers
v0x5faf7baf5e10_0 .net "x_ab", 0 0, L_0x5faf7bafb5e0;  1 drivers
S_0x5faf7baf5f70 .scope module, "S2" "sum1b_estruc" 5 27, 6 1 0, S_0x5faf7baacd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x5faf7bafba50 .functor AND 1, L_0x5faf7bafbe30, L_0x5faf7bafbed0, C4<1>, C4<1>;
L_0x5faf7bafbac0 .functor XOR 1, L_0x5faf7bafbbc0, L_0x5faf7bafb740, C4<0>, C4<0>;
L_0x5faf7bafbbc0 .functor XOR 1, L_0x5faf7bafbe30, L_0x5faf7bafbed0, C4<0>, C4<0>;
L_0x5faf7bafbc80 .functor AND 1, L_0x5faf7bafbbc0, L_0x5faf7bafb740, C4<1>, C4<1>;
L_0x5faf7bafbd20 .functor OR 1, L_0x5faf7bafbc80, L_0x5faf7bafba50, C4<0>, C4<0>;
v0x5faf7baf6180_0 .net "A", 0 0, L_0x5faf7bafbe30;  1 drivers
v0x5faf7baf6240_0 .net "B", 0 0, L_0x5faf7bafbed0;  1 drivers
v0x5faf7baf6300_0 .net "Ci", 0 0, L_0x5faf7bafb740;  alias, 1 drivers
v0x5faf7baf6400_0 .net "Cout", 0 0, L_0x5faf7bafbd20;  alias, 1 drivers
v0x5faf7baf64a0_0 .net "S", 0 0, L_0x5faf7bafbac0;  1 drivers
v0x5faf7baf6590_0 .net "a_ab", 0 0, L_0x5faf7bafba50;  1 drivers
v0x5faf7baf6650_0 .net "cout_t", 0 0, L_0x5faf7bafbc80;  1 drivers
v0x5faf7baf6710_0 .net "x_ab", 0 0, L_0x5faf7bafbbc0;  1 drivers
S_0x5faf7baf6870 .scope module, "S3" "sum1b_estruc" 5 33, 6 1 0, S_0x5faf7baacd80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Ci";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x5faf7bafbfb0 .functor AND 1, L_0x5faf7bafc3e0, L_0x5faf7bafc480, C4<1>, C4<1>;
L_0x5faf7bafc020 .functor XOR 1, L_0x5faf7bafc120, L_0x5faf7bafbd20, C4<0>, C4<0>;
L_0x5faf7bafc120 .functor XOR 1, L_0x5faf7bafc3e0, L_0x5faf7bafc480, C4<0>, C4<0>;
L_0x5faf7bafc230 .functor AND 1, L_0x5faf7bafc120, L_0x5faf7bafbd20, C4<1>, C4<1>;
L_0x5faf7bafc2d0 .functor OR 1, L_0x5faf7bafc230, L_0x5faf7bafbfb0, C4<0>, C4<0>;
v0x5faf7baf6a50_0 .net "A", 0 0, L_0x5faf7bafc3e0;  1 drivers
v0x5faf7baf6b30_0 .net "B", 0 0, L_0x5faf7bafc480;  1 drivers
v0x5faf7baf6bf0_0 .net "Ci", 0 0, L_0x5faf7bafbd20;  alias, 1 drivers
v0x5faf7baf6cf0_0 .net "Cout", 0 0, L_0x5faf7bafc2d0;  alias, 1 drivers
v0x5faf7baf6d90_0 .net "S", 0 0, L_0x5faf7bafc020;  1 drivers
v0x5faf7baf6e80_0 .net "a_ab", 0 0, L_0x5faf7bafbfb0;  1 drivers
v0x5faf7baf6f40_0 .net "cout_t", 0 0, L_0x5faf7bafc230;  1 drivers
v0x5faf7baf7000_0 .net "x_ab", 0 0, L_0x5faf7bafc120;  1 drivers
S_0x5faf7baf7f90 .scope module, "u_top" "top" 3 28, 7 5 0, S_0x5faf7baafff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 7 "SSeg";
    .port_info 4 /OUTPUT 4 "an";
v0x5faf7baf95d0_0 .net "SSeg", 0 6, v0x5faf7baf8da0_0;  alias, 1 drivers
v0x5faf7baf96c0_0 .net "an", 3 0, L_0x5faf7bafc790;  alias, 1 drivers
v0x5faf7baf9790_0 .net "bcdsseg", 3 0, v0x5faf7baf8510_0;  1 drivers
v0x5faf7baf98b0_0 .net "c", 3 0, v0x5faf7baf85f0_0;  1 drivers
v0x5faf7baf99a0_0 .net "clk", 0 0, v0x5faf7bafab00_0;  alias, 1 drivers
v0x5faf7baf9a90_0 .net "fdivider", 0 0, v0x5faf7baf94b0_0;  1 drivers
v0x5faf7baf9b80_0 .net "inp", 4 0, L_0x5faf7bafac40;  alias, 1 drivers
v0x5faf7baf9c20_0 .net "rst", 0 0, v0x5faf7bafaba0_0;  alias, 1 drivers
S_0x5faf7baf8190 .scope module, "BCD" "BCD" 7 17, 8 1 0, S_0x5faf7baf7f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 4 "bcd";
    .port_info 4 /OUTPUT 4 "c";
v0x5faf7baf8430_0 .var "algo", 0 0;
v0x5faf7baf8510_0 .var "bcd", 3 0;
v0x5faf7baf85f0_0 .var "c", 3 0;
v0x5faf7baf86b0_0 .net "clk2", 0 0, v0x5faf7baf94b0_0;  alias, 1 drivers
v0x5faf7baf8770_0 .net "inp", 4 0, L_0x5faf7bafac40;  alias, 1 drivers
v0x5faf7baf88a0_0 .net "rst", 0 0, v0x5faf7bafaba0_0;  alias, 1 drivers
E_0x5faf7babe730 .event posedge, v0x5faf7baf86b0_0;
S_0x5faf7baf8a00 .scope module, "BCDtoSSeg" "BCDtoSSeg" 7 30, 9 1 0, S_0x5faf7baf7f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "BCD";
    .port_info 1 /INPUT 4 "c";
    .port_info 2 /OUTPUT 7 "SSeg";
    .port_info 3 /OUTPUT 4 "an";
L_0x5faf7bafc790 .functor BUFZ 4, v0x5faf7baf85f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5faf7baf8c90_0 .net "BCD", 3 0, v0x5faf7baf8510_0;  alias, 1 drivers
v0x5faf7baf8da0_0 .var "SSeg", 0 6;
v0x5faf7baf8e60_0 .net "an", 3 0, L_0x5faf7bafc790;  alias, 1 drivers
v0x5faf7baf8f50_0 .net "c", 3 0, v0x5faf7baf85f0_0;  alias, 1 drivers
E_0x5faf7babec70 .event anyedge, v0x5faf7baf8510_0;
S_0x5faf7baf90d0 .scope module, "fdiv" "CF_Div" 7 25, 10 1 0, S_0x5faf7baf7f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "fdiv";
v0x5faf7baf92f0_0 .net "clk", 0 0, v0x5faf7bafab00_0;  alias, 1 drivers
v0x5faf7baf93d0_0 .var "counter", 4 0;
v0x5faf7baf94b0_0 .var "fdiv", 0 0;
E_0x5faf7bad9e50 .event posedge, v0x5faf7baf92f0_0;
    .scope S_0x5faf7baf8190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7baf8430_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5faf7baf85f0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x5faf7baf8190;
T_1 ;
    %wait E_0x5faf7babe730;
    %load/vec4 v0x5faf7baf8430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x5faf7baf8770_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %pad/u 4;
    %assign/vec4 v0x5faf7baf8510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5faf7baf8430_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x5faf7baf85f0_0, 0;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x5faf7baf8770_0;
    %pad/u 32;
    %load/vec4 v0x5faf7baf8770_0;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %mod;
    %sub;
    %pushi/vec4 10, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v0x5faf7baf8510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5faf7baf8430_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x5faf7baf85f0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5faf7baf90d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7baf94b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5faf7baf93d0_0, 0, 5;
    %end;
    .thread T_2;
    .scope S_0x5faf7baf90d0;
T_3 ;
    %wait E_0x5faf7bad9e50;
    %load/vec4 v0x5faf7baf93d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5faf7baf93d0_0, 0;
    %load/vec4 v0x5faf7baf94b0_0;
    %inv;
    %assign/vec4 v0x5faf7baf94b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5faf7baf93d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5faf7baf93d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5faf7baf8a00;
T_4 ;
    %wait E_0x5faf7babec70;
    %load/vec4 v0x5faf7baf8c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v0x5faf7baf8da0_0, 0, 7;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5faf7baaf8b0;
T_5 ;
    %load/vec4 v0x5faf7bafab00_0;
    %inv;
    %store/vec4 v0x5faf7bafab00_0, 0, 1;
    %delay 5000, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5faf7baaf8b0;
T_6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5faf7bafa710_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5faf7bafa7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7bafa9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7bafab00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5faf7bafaba0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7bafaba0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5faf7bafa710_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5faf7bafa7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7bafa9a0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5faf7bafa9a0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5faf7bafa710_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5faf7bafa7f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5faf7bafa9a0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5faf7bafa710_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5faf7bafa7f0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5faf7bafa9a0_0, 0, 1;
    %delay 200000, 0;
    %end;
    .thread T_6;
    .scope S_0x5faf7baaf8b0;
T_7 ;
    %vpi_call 2 60 "$dumpfile", "top_sum_res_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5faf7baaf8b0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "src/top_sum_res_tb.v";
    "./src/top_sum_res.v";
    "./src/sum_res_4b.v";
    "./src/sum4b_estruc.v";
    "./src/sum1b_estruc.v";
    "./src/top.v";
    "./src/BCD.v";
    "./src/BCDtoSSeg.v";
    "./src/CF_Div.v";
