$comment
	File created using the following command:
		vcd file NineBitRegister.msim.vcd -direction
$end
$date
	Tue Apr 18 21:37:29 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module NineBitRegister_vlg_vec_tst $end
$var reg 9 ! R [8:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var wire 1 $ Q [8] $end
$var wire 1 % Q [7] $end
$var wire 1 & Q [6] $end
$var wire 1 ' Q [5] $end
$var wire 1 ( Q [4] $end
$var wire 1 ) Q [3] $end
$var wire 1 * Q [2] $end
$var wire 1 + Q [1] $end
$var wire 1 , Q [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 4 clk~input_o $end
$var wire 1 5 clk~inputCLKENA0_outclk $end
$var wire 1 6 R[0]~input_o $end
$var wire 1 7 Q[0]~reg0feeder_combout $end
$var wire 1 8 enable~input_o $end
$var wire 1 9 Q[0]~reg0_q $end
$var wire 1 : R[1]~input_o $end
$var wire 1 ; Q[1]~reg0feeder_combout $end
$var wire 1 < Q[1]~reg0_q $end
$var wire 1 = R[2]~input_o $end
$var wire 1 > Q[2]~reg0feeder_combout $end
$var wire 1 ? Q[2]~reg0_q $end
$var wire 1 @ R[3]~input_o $end
$var wire 1 A Q[3]~reg0feeder_combout $end
$var wire 1 B Q[3]~reg0_q $end
$var wire 1 C R[4]~input_o $end
$var wire 1 D Q[4]~reg0_q $end
$var wire 1 E R[5]~input_o $end
$var wire 1 F Q[5]~reg0_q $end
$var wire 1 G R[6]~input_o $end
$var wire 1 H Q[6]~reg0feeder_combout $end
$var wire 1 I Q[6]~reg0_q $end
$var wire 1 J R[7]~input_o $end
$var wire 1 K Q[7]~reg0_q $end
$var wire 1 L R[8]~input_o $end
$var wire 1 M Q[8]~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110001010 !
0"
0#
0,
0+
0*
0)
0(
0'
0&
0%
0$
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
1:
1;
0<
0=
0>
0?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
1L
0M
$end
#50000
1"
14
15
#100000
b100001010 !
b101001010 !
b101011010 !
0"
1C
1G
0J
04
05
1H
#140000
1#
18
#150000
1"
14
15
1M
1I
1D
1B
1<
1+
1)
1(
1&
1$
#160000
0#
08
#200000
b1011010 !
b1010010 !
b1010110 !
b10110 !
0"
1=
0@
0G
0L
04
05
0H
0A
1>
#250000
1"
14
15
#300000
b110110 !
b110100 !
b100100 !
b100100100 !
b100100000 !
b101100000 !
0"
0:
0=
0C
1E
1G
1L
04
05
1H
0>
0;
#350000
1"
14
15
#400000
b111100000 !
b111101000 !
b111001000 !
b111001010 !
b111001110 !
b110001110 !
0"
1:
1=
1@
0E
0G
1J
04
05
0H
1A
1>
1;
#450000
1"
14
15
#500000
b110001111 !
b110011111 !
b10011111 !
b11111 !
b10111 !
b110111 !
b110101 !
0"
16
0:
0@
1C
1E
0J
0L
04
05
0A
0;
17
#550000
1"
14
15
#600000
b1110101 !
b101110101 !
b111110101 !
b111010101 !
0"
0E
1G
1J
1L
04
05
1H
#640000
1#
18
#650000
1"
14
15
1K
0B
1?
0<
19
1,
0+
1*
0)
1%
#660000
0#
08
#700000
b111000101 !
b111001101 !
b11001101 !
b1001101 !
0"
1@
0C
0J
0L
04
05
1A
#750000
1"
14
15
#800000
b1001100 !
b1001110 !
b1011110 !
b1010110 !
b101010110 !
0"
06
1:
0@
1C
1L
04
05
0A
1;
07
#850000
1"
14
15
#900000
b101010010 !
b111010010 !
b111010000 !
b111011000 !
b11011000 !
0"
0:
0=
1@
1J
0L
04
05
1A
0>
0;
#950000
1"
14
15
#1000000
