<stg><name>A_IO_L2_in_2_x0</name>


<trans_list>

<trans id="429" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="2" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
<literal name="arb_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="4" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
<literal name="arb_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="10" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="13" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="13" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_56" val="0"/>
</and_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="icmp_ln890_2107" val="1"/>
</and_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="icmp_ln890_2110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="18" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="19" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="20" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="24" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="26" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="27" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="31" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="31" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="34" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="37" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="37" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
:0 %data_split_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
:1 %data_split_V_1_273 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_273"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
:2 %data_split_V_1_274 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_274"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
:3 %data_split_V_1_275 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_275"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_2_0_x043, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_2_x07, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x043, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_2_x07, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="64">
<![CDATA[
:10 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="64">
<![CDATA[
:11 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln625 = br void

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c0_V = phi i3 0, void, i3 %add_ln691, void

]]></Node>
<StgValue><ssdm name="c0_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en = phi i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691 = add i3 %c0_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890 = icmp_eq  i3 %c0_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln625 = br i1 %icmp_ln890, void %.split80, void %.preheader65.preheader

]]></Node>
<StgValue><ssdm name="br_ln625"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:0 %specloopname_ln625 = specloopname void @_ssdm_op_SpecLoopName, void @empty_887

]]></Node>
<StgValue><ssdm name="specloopname_ln625"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.split80:1 %br_ln626 = br void

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="256" op_0_bw="32">
<![CDATA[
.preheader65.preheader:0 %data_split_V_1_276 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_276"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="32">
<![CDATA[
.preheader65.preheader:1 %data_split_V_1_277 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_277"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
.preheader65.preheader:2 %br_ln890 = br void %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %c1_V = phi i3 0, void %.split80, i3 %add_ln691_2447, void

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %intra_trans_en_55 = phi i1 %intra_trans_en, void %.split80, i1 1, void

]]></Node>
<StgValue><ssdm name="intra_trans_en_55"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln691_2447 = add i3 %c1_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_2447"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln890_2101 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890_2101"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln626 = br i1 %icmp_ln890_2101, void %.split78, void

]]></Node>
<StgValue><ssdm name="br_ln626"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split78:0 %specloopname_ln626 = specloopname void @_ssdm_op_SpecLoopName, void @empty_886

]]></Node>
<StgValue><ssdm name="specloopname_ln626"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.split78:1 %br_ln627 = br void

]]></Node>
<StgValue><ssdm name="br_ln627"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %intra_trans_en_56 = phi i1 %intra_trans_en_55, void %.split78, i1 1, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="intra_trans_en_56"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %arb_36 = phi i1 0, void %.split78, i1 %arb, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="arb_36"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %c2_V = phi i8 0, void %.split78, i8 %c2_V_208, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %c2_V_208 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="c2_V_208"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln627 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln627"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln627 = br i1 %icmp_ln627, void %.split75, void

]]></Node>
<StgValue><ssdm name="br_ln627"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split75:0 %specloopname_ln627 = specloopname void @_ssdm_op_SpecLoopName, void @empty_863

]]></Node>
<StgValue><ssdm name="specloopname_ln627"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split75:1 %br_ln631 = br i1 %arb_36, void %.preheader14.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln631"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
<literal name="arb_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0 %br_ln890 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="0"/>
<literal name="arb_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln890 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln627" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14:0 %c3_V_2 = phi i3 %add_ln691_2454, void %.loopexit1238, i3 2, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="c3_V_2"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1 %icmp_ln890_2105 = icmp_eq  i3 %c3_V_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_2105"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:3 %br_ln633 = br i1 %icmp_ln890_2105, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_852

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split63:1 %icmp_ln870_2 = icmp_eq  i3 %c3_V_2, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln870_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split63:2 %br_ln636 = br i1 %icmp_ln870_2, void %.preheader11.preheader, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln636"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
<literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln890 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="0"/>
<literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0 %br_ln647 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln647"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln673 = br i1 %intra_trans_en_56, void %.loopexit1242, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2105" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader11:0 %c4_V_110 = phi i5 %add_ln691_2460, void, i5 0, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="c4_V_110"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:1 %add_ln691_2460 = add i5 %c4_V_110, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2460"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:2 %icmp_ln890_2112 = icmp_eq  i5 %c4_V_110, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2112"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4 %br_ln652 = br i1 %icmp_ln890_2112, void %.split55, void %.loopexit1238.loopexit

]]></Node>
<StgValue><ssdm name="br_ln652"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split55:0 %specloopname_ln652 = specloopname void @_ssdm_op_SpecLoopName, void @empty_858

]]></Node>
<StgValue><ssdm name="specloopname_ln652"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split55:1 %br_ln653 = br void

]]></Node>
<StgValue><ssdm name="br_ln653"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader12:0 %c4_V_109 = phi i5 %add_ln691_2459, void, i5 0, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="c4_V_109"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:1 %add_ln691_2459 = add i5 %c4_V_109, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2459"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:2 %shl_ln647 = shl i5 %c4_V_109, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln647"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:3 %icmp_ln890_2111 = icmp_eq  i5 %c4_V_109, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2111"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:5 %br_ln637 = br i1 %icmp_ln890_2111, void %.split61, void %.loopexit1238.loopexit72

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split61:0 %specloopname_ln637 = specloopname void @_ssdm_op_SpecLoopName, void @empty_734

]]></Node>
<StgValue><ssdm name="specloopname_ln637"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.split61:1 %br_ln638 = br void

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit72:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1238:0 %add_ln691_2454 = add i3 %c3_V_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_2454"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_2" val="1"/>
<literal name="icmp_ln890_2111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870_2" val="0"/>
<literal name="icmp_ln890_2112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238:1 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_206 = phi i2 %add_ln691_2469, void, i2 0, void %.split55

]]></Node>
<StgValue><ssdm name="c5_V_206"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_2469 = add i2 %c5_V_206, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2469"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_2118 = icmp_eq  i2 %c5_V_206, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2118"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln653 = br i1 %icmp_ln890_2118, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln653"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:0 %specloopname_ln653 = specloopname void @_ssdm_op_SpecLoopName, void @empty_847

]]></Node>
<StgValue><ssdm name="specloopname_ln653"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split53:1 %br_ln655 = br void

]]></Node>
<StgValue><ssdm name="br_ln655"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_210 = phi i5 %add_ln691_2470, void %.split51, i5 0, void %.split53

]]></Node>
<StgValue><ssdm name="c6_V_210"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2470 = add i5 %c6_V_210, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2470"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_2124 = icmp_eq  i5 %c6_V_210, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2124"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln655 = br i1 %icmp_ln890_2124, void %.split51, void

]]></Node>
<StgValue><ssdm name="br_ln655"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split51:0 %specloopname_ln655 = specloopname void @_ssdm_op_SpecLoopName, void @empty_846

]]></Node>
<StgValue><ssdm name="specloopname_ln655"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split51:1 %tmp_849 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split51:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08, i512 %tmp_849

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.split51:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_205 = phi i2 %add_ln691_2467, void, i2 0, void %.split61

]]></Node>
<StgValue><ssdm name="c5_V_205"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_2467 = add i2 %c5_V_205, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2467"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln647 = zext i2 %c5_V_205

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln647 = add i5 %shl_ln647, i5 %zext_ln647

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4 %tmp_758_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln647, i4 0

]]></Node>
<StgValue><ssdm name="tmp_758_cast"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln890_2117 = icmp_eq  i2 %c5_V_205, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2117"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln638 = br i1 %icmp_ln890_2117, void %.split59, void

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split59:0 %specloopname_ln638 = specloopname void @_ssdm_op_SpecLoopName, void @empty_850

]]></Node>
<StgValue><ssdm name="specloopname_ln638"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.split59:1 %br_ln640 = br void

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_209 = phi i5 %add_ln691_2468, void %.split57, i5 0, void %.split59

]]></Node>
<StgValue><ssdm name="c6_V_209"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2468 = add i5 %c6_V_209, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2468"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="5">
<![CDATA[
:2 %zext_ln647_1 = zext i5 %c6_V_209

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln647_1 = add i9 %tmp_758_cast, i9 %zext_ln647_1

]]></Node>
<StgValue><ssdm name="add_ln647_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln647_2 = zext i9 %add_ln647_1

]]></Node>
<StgValue><ssdm name="zext_ln647_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln647_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_2123 = icmp_eq  i5 %c6_V_209, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2123"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln640 = br i1 %icmp_ln890_2123, void %.split57, void

]]></Node>
<StgValue><ssdm name="br_ln640"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split57:0 %specloopname_ln640 = specloopname void @_ssdm_op_SpecLoopName, void @empty_849

]]></Node>
<StgValue><ssdm name="specloopname_ln640"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split57:1 %tmp_848 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.split57:2 %store_ln647 = store i512 %tmp_848, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln647"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
.split57:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9:0 %c5_V_202 = phi i2 %add_ln691_2458, void, i2 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c5_V_202"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:1 %add_ln691_2458 = add i2 %c5_V_202, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2458"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="2">
<![CDATA[
.preheader9:2 %zext_ln890_136 = zext i2 %c5_V_202

]]></Node>
<StgValue><ssdm name="zext_ln890_136"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:3 %icmp_ln890_2110 = icmp_eq  i2 %c5_V_202, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2110"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5 %br_ln674 = br i1 %icmp_ln890_2110, void %.split73, void %.loopexit1242.loopexit71

]]></Node>
<StgValue><ssdm name="br_ln674"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split73:0 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_897

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.split73:1 %br_ln675 = br void

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit71:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %c5_V_201 = phi i2 %add_ln691_2455, void, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_201"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln691_2455 = add i2 %c5_V_201, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2455"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="2">
<![CDATA[
.preheader:2 %zext_ln890_135 = zext i2 %c5_V_201

]]></Node>
<StgValue><ssdm name="zext_ln890_135"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln890_2107 = icmp_eq  i2 %c5_V_201, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2107"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln741 = br i1 %icmp_ln890_2107, void %.split49, void %.loopexit1242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln741"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:0 %specloopname_ln741 = specloopname void @_ssdm_op_SpecLoopName, void @empty_952

]]></Node>
<StgValue><ssdm name="specloopname_ln741"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
.split49:1 %br_ln742 = br void

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_56" val="0"/>
</and_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="icmp_ln890_2107" val="1"/>
</and_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="icmp_ln890_2110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:0 %arb = xor i1 %arb_36, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_56" val="0"/>
</and_exp><and_exp><literal name="arb_36" val="1"/>
<literal name="icmp_ln890_2107" val="1"/>
</and_exp><and_exp><literal name="arb_36" val="0"/>
<literal name="icmp_ln890_2110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_206 = phi i6 0, void %.split73, i6 %add_ln691_2466, void

]]></Node>
<StgValue><ssdm name="c6_V_206"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_2466 = add i6 %c6_V_206, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_2466"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_2116 = icmp_eq  i6 %c6_V_206, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_2116"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln675 = br i1 %icmp_ln890_2116, void %.split71, void

]]></Node>
<StgValue><ssdm name="br_ln675"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split71:0 %specloopname_ln675 = specloopname void @_ssdm_op_SpecLoopName, void @empty_690

]]></Node>
<StgValue><ssdm name="specloopname_ln675"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split71:1 %div_i_i31 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_206, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i31"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="6">
<![CDATA[
.split71:2 %empty = trunc i6 %c6_V_206

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.split71:3 %br_ln677 = br void

]]></Node>
<StgValue><ssdm name="br_ln677"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_136 = phi i4 0, void %.split71, i4 %add_ln691_2472, void

]]></Node>
<StgValue><ssdm name="c7_V_136"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_2472 = add i4 %c7_V_136, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2472"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_2122 = icmp_eq  i4 %c7_V_136, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_2122"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln677 = br i1 %icmp_ln890_2122, void %.split69, void

]]></Node>
<StgValue><ssdm name="br_ln677"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split69:0 %specloopname_ln677 = specloopname void @_ssdm_op_SpecLoopName, void @empty_848

]]></Node>
<StgValue><ssdm name="specloopname_ln677"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.split69:1 %br_ln679 = br void

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_72 = phi i5 0, void %.split69, i5 %add_ln691_2475, void

]]></Node>
<StgValue><ssdm name="c8_V_72"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2475 = add i5 %c8_V_72, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2475"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp_74 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_72, i1 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln685 = zext i6 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln685"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln685 = add i7 %zext_ln685, i7 %zext_ln890_136

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_847 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln685, i4 %div_i_i31

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln685_1 = zext i11 %tmp_847

]]></Node>
<StgValue><ssdm name="zext_ln685_1"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_ping_V_addr_8 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln685_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_8"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_2126 = icmp_eq  i5 %c8_V_72, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2126"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln679 = br i1 %icmp_ln890_2126, void %.split67, void

]]></Node>
<StgValue><ssdm name="br_ln679"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="512" op_0_bw="9">
<![CDATA[
.split67:1 %in_data_V_284 = load i9 %local_A_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_284"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split67:0 %specloopname_ln679 = specloopname void @_ssdm_op_SpecLoopName, void @empty_747

]]></Node>
<StgValue><ssdm name="specloopname_ln679"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="512" op_0_bw="9">
<![CDATA[
.split67:1 %in_data_V_284 = load i9 %local_A_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_284"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.split67:2 %br_ln686 = br void

]]></Node>
<StgValue><ssdm name="br_ln686"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_136 = phi i2 0, void %.split67, i2 %add_ln691_2476, void %.split65

]]></Node>
<StgValue><ssdm name="n_V_136"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %in_data_V_284, void %.split67, i512 %zext_ln1497_136, void %.split65

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_2476 = add i2 %n_V_136, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2476"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_139 = icmp_eq  i2 %n_V_136, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_139"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln686 = br i1 %icmp_ln878_139, void %.split65, void

]]></Node>
<StgValue><ssdm name="br_ln686"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="256" op_0_bw="256">
<![CDATA[
.split65:0 %data_split_V_1_load_20 = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load_20"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="256" op_0_bw="256">
<![CDATA[
.split65:1 %data_split_V_1_273_load_1 = load i256 %data_split_V_1_273

]]></Node>
<StgValue><ssdm name="data_split_V_1_273_load_1"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split65:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_689

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="256" op_0_bw="512">
<![CDATA[
.split65:3 %data_split_V_0 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2">
<![CDATA[
.split65:4 %trunc_ln687 = trunc i2 %n_V_136

]]></Node>
<StgValue><ssdm name="trunc_ln687"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split65:5 %data_split_V_1_285 = select i1 %trunc_ln687, i256 %data_split_V_0, i256 %data_split_V_1_273_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_285"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split65:6 %data_split_V_1_286 = select i1 %trunc_ln687, i256 %data_split_V_1_load_20, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="data_split_V_1_286"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split65:7 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="512" op_0_bw="256">
<![CDATA[
.split65:8 %zext_ln1497_136 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_136"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split65:9 %store_ln687 = store i256 %data_split_V_1_285, i256 %data_split_V_1_273

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split65:10 %store_ln687 = store i256 %data_split_V_1_286, i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="store_ln687"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.split65:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
<literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_load = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_273_load = load i256 %data_split_V_1_273

]]></Node>
<StgValue><ssdm name="data_split_V_1_273_load"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln691 = select i1 %empty, i256 %data_split_V_1_273_load, i256 %data_split_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x043, i256 %select_ln691

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0 %c3_V = phi i3 %add_ln691_2453, void %.loopexit1240, i3 2, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1 %icmp_ln890_2104 = icmp_eq  i3 %c3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_2104"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3 %br_ln700 = br i1 %icmp_ln890_2104, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln700"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_890

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split39:1 %icmp_ln870 = icmp_eq  i3 %c3_V, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:2 %br_ln703 = br i1 %icmp_ln870, void %.preheader5.preheader, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln703"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0 %br_ln890 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln714 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln714"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln740 = br i1 %intra_trans_en_56, void %.loopexit1242, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="intra_trans_en_56" val="1"/>
<literal name="icmp_ln890_2104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln890 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0 %c4_V_108 = phi i5 %add_ln691_2457, void, i5 0, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="c4_V_108"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1 %add_ln691_2457 = add i5 %c4_V_108, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2457"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2 %icmp_ln890_2109 = icmp_eq  i5 %c4_V_108, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2109"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4 %br_ln719 = br i1 %icmp_ln890_2109, void %.split31, void %.loopexit1240.loopexit

]]></Node>
<StgValue><ssdm name="br_ln719"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:0 %specloopname_ln719 = specloopname void @_ssdm_op_SpecLoopName, void @empty_646

]]></Node>
<StgValue><ssdm name="specloopname_ln719"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.split31:1 %br_ln720 = br void

]]></Node>
<StgValue><ssdm name="br_ln720"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V = phi i5 %add_ln691_2456, void, i5 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1 %add_ln691_2456 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2456"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2 %shl_ln714 = shl i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln714"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3 %icmp_ln890_2108 = icmp_eq  i5 %c4_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2108"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5 %br_ln704 = br i1 %icmp_ln890_2108, void %.split37, void %.loopexit1240.loopexit70

]]></Node>
<StgValue><ssdm name="br_ln704"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:0 %specloopname_ln704 = specloopname void @_ssdm_op_SpecLoopName, void @empty_826

]]></Node>
<StgValue><ssdm name="specloopname_ln704"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.split37:1 %br_ln705 = br void

]]></Node>
<StgValue><ssdm name="br_ln705"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit70:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1240:0 %add_ln691_2453 = add i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_2453"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
<literal name="icmp_ln890_2108" val="1"/>
</and_exp><and_exp><literal name="icmp_ln870" val="0"/>
<literal name="icmp_ln890_2109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240:1 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_204 = phi i2 %add_ln691_2464, void, i2 0, void %.split31

]]></Node>
<StgValue><ssdm name="c5_V_204"/></StgValue>
</operation>

<operation id="264" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_2464 = add i2 %c5_V_204, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2464"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln890_2115 = icmp_eq  i2 %c5_V_204, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2115"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln720 = br i1 %icmp_ln890_2115, void %.split29, void

]]></Node>
<StgValue><ssdm name="br_ln720"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split29:0 %specloopname_ln720 = specloopname void @_ssdm_op_SpecLoopName, void @empty_645

]]></Node>
<StgValue><ssdm name="specloopname_ln720"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
.split29:1 %br_ln722 = br void

]]></Node>
<StgValue><ssdm name="br_ln722"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_208 = phi i5 %add_ln691_2465, void %.split27, i5 0, void %.split29

]]></Node>
<StgValue><ssdm name="c6_V_208"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2465 = add i5 %c6_V_208, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2465"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_2121 = icmp_eq  i5 %c6_V_208, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2121"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln722 = br i1 %icmp_ln890_2121, void %.split27, void

]]></Node>
<StgValue><ssdm name="br_ln722"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="277" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split27:0 %specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_644

]]></Node>
<StgValue><ssdm name="specloopname_ln722"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split27:1 %tmp_851 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split27:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08, i512 %tmp_851

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.split27:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="281" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %c5_V_203 = phi i2 %add_ln691_2462, void, i2 0, void %.split37

]]></Node>
<StgValue><ssdm name="c5_V_203"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln691_2462 = add i2 %c5_V_203, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2462"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="2">
<![CDATA[
:2 %zext_ln714 = zext i2 %c5_V_203

]]></Node>
<StgValue><ssdm name="zext_ln714"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %add_ln714 = add i5 %shl_ln714, i5 %zext_ln714

]]></Node>
<StgValue><ssdm name="add_ln714"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4 %tmp_756_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln714, i4 0

]]></Node>
<StgValue><ssdm name="tmp_756_cast"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5 %icmp_ln890_2114 = icmp_eq  i2 %c5_V_203, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2114"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln705 = br i1 %icmp_ln890_2114, void %.split35, void

]]></Node>
<StgValue><ssdm name="br_ln705"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln705 = specloopname void @_ssdm_op_SpecLoopName, void @empty_767

]]></Node>
<StgValue><ssdm name="specloopname_ln705"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln707 = br void

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c6_V_207 = phi i5 %add_ln691_2463, void %.split33, i5 0, void %.split35

]]></Node>
<StgValue><ssdm name="c6_V_207"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2463 = add i5 %c6_V_207, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2463"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="5">
<![CDATA[
:2 %zext_ln714_1 = zext i5 %c6_V_207

]]></Node>
<StgValue><ssdm name="zext_ln714_1"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln714_1 = add i9 %tmp_756_cast, i9 %zext_ln714_1

]]></Node>
<StgValue><ssdm name="add_ln714_1"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln714_2 = zext i9 %add_ln714_1

]]></Node>
<StgValue><ssdm name="zext_ln714_2"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_A_ping_V_addr_7 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln714_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_7"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_2120 = icmp_eq  i5 %c6_V_207, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2120"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln707 = br i1 %icmp_ln890_2120, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="302" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln707 = specloopname void @_ssdm_op_SpecLoopName, void @empty_676

]]></Node>
<StgValue><ssdm name="specloopname_ln707"/></StgValue>
</operation>

<operation id="303" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split33:1 %tmp_850 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_2_x07

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="304" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.split33:2 %store_ln714 = store i512 %tmp_850, i9 %local_A_ping_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln714"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.split33:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="306" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V_205 = phi i6 0, void %.split49, i6 %add_ln691_2461, void

]]></Node>
<StgValue><ssdm name="c6_V_205"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_2461 = add i6 %c6_V_205, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_2461"/></StgValue>
</operation>

<operation id="308" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_2113 = icmp_eq  i6 %c6_V_205, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_2113"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln742 = br i1 %icmp_ln890_2113, void %.split47, void

]]></Node>
<StgValue><ssdm name="br_ln742"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln742 = specloopname void @_ssdm_op_SpecLoopName, void @empty_856

]]></Node>
<StgValue><ssdm name="specloopname_ln742"/></StgValue>
</operation>

<operation id="312" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split47:1 %div_i_i30 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_205, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i30"/></StgValue>
</operation>

<operation id="313" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="6">
<![CDATA[
.split47:2 %empty_3690 = trunc i6 %c6_V_205

]]></Node>
<StgValue><ssdm name="empty_3690"/></StgValue>
</operation>

<operation id="314" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.split47:3 %br_ln744 = br void

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V_135 = phi i4 0, void %.split47, i4 %add_ln691_2471, void

]]></Node>
<StgValue><ssdm name="c7_V_135"/></StgValue>
</operation>

<operation id="317" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_2471 = add i4 %c7_V_135, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2471"/></StgValue>
</operation>

<operation id="318" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_2119 = icmp_eq  i4 %c7_V_135, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_2119"/></StgValue>
</operation>

<operation id="319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln744 = br i1 %icmp_ln890_2119, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln744"/></StgValue>
</operation>

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln744 = specloopname void @_ssdm_op_SpecLoopName, void @empty_737

]]></Node>
<StgValue><ssdm name="specloopname_ln744"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
.split45:1 %br_ln746 = br void

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="324" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V_71 = phi i5 0, void %.split45, i5 %add_ln691_2473, void

]]></Node>
<StgValue><ssdm name="c8_V_71"/></StgValue>
</operation>

<operation id="325" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2473 = add i5 %c8_V_71, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2473"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V_71, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln752 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln752"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln752 = add i7 %zext_ln752, i7 %zext_ln890_135

]]></Node>
<StgValue><ssdm name="add_ln752"/></StgValue>
</operation>

<operation id="329" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_846 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln752, i4 %div_i_i30

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln752_1 = zext i11 %tmp_846

]]></Node>
<StgValue><ssdm name="zext_ln752_1"/></StgValue>
</operation>

<operation id="331" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_pong_V_addr_4 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln752_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_4"/></StgValue>
</operation>

<operation id="332" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_2125 = icmp_eq  i5 %c8_V_71, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2125"/></StgValue>
</operation>

<operation id="333" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="334" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln746 = br i1 %icmp_ln890_2125, void %.split43, void

]]></Node>
<StgValue><ssdm name="br_ln746"/></StgValue>
</operation>

<operation id="335" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="9">
<![CDATA[
.split43:1 %in_data_V_283 = load i9 %local_A_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_283"/></StgValue>
</operation>

<operation id="336" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln746 = specloopname void @_ssdm_op_SpecLoopName, void @empty_894

]]></Node>
<StgValue><ssdm name="specloopname_ln746"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="9">
<![CDATA[
.split43:1 %in_data_V_283 = load i9 %local_A_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="in_data_V_283"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.split43:2 %br_ln753 = br void

]]></Node>
<StgValue><ssdm name="br_ln753"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V_135 = phi i2 0, void %.split43, i2 %add_ln691_2474, void %.split41

]]></Node>
<StgValue><ssdm name="n_V_135"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_207 = phi i512 %in_data_V_283, void %.split43, i512 %zext_ln1497_135, void %.split41

]]></Node>
<StgValue><ssdm name="p_Val2_207"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_2474 = add i2 %n_V_135, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2474"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878_138 = icmp_eq  i2 %n_V_135, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_138"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln753 = br i1 %icmp_ln878_138, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln753"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="256" op_0_bw="256">
<![CDATA[
.split41:0 %data_split_V_1_274_load_1 = load i256 %data_split_V_1_274

]]></Node>
<StgValue><ssdm name="data_split_V_1_274_load_1"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="256" op_0_bw="256">
<![CDATA[
.split41:1 %data_split_V_1_275_load_1 = load i256 %data_split_V_1_275

]]></Node>
<StgValue><ssdm name="data_split_V_1_275_load_1"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_861

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="256" op_0_bw="512">
<![CDATA[
.split41:3 %data_split_V_0_151 = trunc i512 %p_Val2_207

]]></Node>
<StgValue><ssdm name="data_split_V_0_151"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="2">
<![CDATA[
.split41:4 %trunc_ln754 = trunc i2 %n_V_135

]]></Node>
<StgValue><ssdm name="trunc_ln754"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split41:5 %data_split_V_1_282 = select i1 %trunc_ln754, i256 %data_split_V_0_151, i256 %data_split_V_1_275_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_282"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split41:6 %data_split_V_1_283 = select i1 %trunc_ln754, i256 %data_split_V_1_274_load_1, i256 %data_split_V_0_151

]]></Node>
<StgValue><ssdm name="data_split_V_1_283"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41:7 %r_198 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_207, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_198"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="512" op_0_bw="256">
<![CDATA[
.split41:8 %zext_ln1497_135 = zext i256 %r_198

]]></Node>
<StgValue><ssdm name="zext_ln1497_135"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split41:9 %store_ln754 = store i256 %data_split_V_1_282, i256 %data_split_V_1_275

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split41:10 %store_ln754 = store i256 %data_split_V_1_283, i256 %data_split_V_1_274

]]></Node>
<StgValue><ssdm name="store_ln754"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
.split41:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
<literal name="empty_3690" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_274_load = load i256 %data_split_V_1_274

]]></Node>
<StgValue><ssdm name="data_split_V_1_274_load"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
<literal name="empty_3690" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_275_load = load i256 %data_split_V_1_275

]]></Node>
<StgValue><ssdm name="data_split_V_1_275_load"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln758 = select i1 %empty_3690, i256 %data_split_V_1_275_load, i256 %data_split_V_1_274_load

]]></Node>
<StgValue><ssdm name="select_ln758"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x043, i256 %select_ln758

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader65:0 %c5_V = phi i2 %add_ln691_2446, void, i2 0, void %.preheader65.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader65:1 %add_ln691_2446 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2446"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="2">
<![CDATA[
.preheader65:2 %zext_ln890 = zext i2 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader65:3 %icmp_ln890_2100 = icmp_eq  i2 %c5_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_2100"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader65:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65:5 %br_ln779 = br i1 %icmp_ln890_2100, void %.split15, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split15:0 %specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2427

]]></Node>
<StgValue><ssdm name="specloopname_ln779"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
.split15:1 %br_ln780 = br void

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0">
<![CDATA[
.loopexit:0 %ret_ln834 = ret

]]></Node>
<StgValue><ssdm name="ret_ln834"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %c6_V = phi i6 0, void %.split15, i6 %add_ln691_2448, void

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln691_2448 = add i6 %c6_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_2448"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln890_2102 = icmp_eq  i6 %c6_V, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_2102"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln780 = br i1 %icmp_ln890_2102, void %.split13, void

]]></Node>
<StgValue><ssdm name="br_ln780"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split13:0 %specloopname_ln780 = specloopname void @_ssdm_op_SpecLoopName, void @empty_465

]]></Node>
<StgValue><ssdm name="specloopname_ln780"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13:1 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="6">
<![CDATA[
.split13:2 %empty_3691 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_3691"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
.split13:3 %br_ln782 = br void

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %c7_V = phi i4 0, void %.split13, i4 %add_ln691_2449, void

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="383" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %add_ln691_2449 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_2449"/></StgValue>
</operation>

<operation id="384" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln890_2103 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_2103"/></StgValue>
</operation>

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="386" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln782 = br i1 %icmp_ln890_2103, void %.split11, void

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>

<operation id="387" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:0 %specloopname_ln782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_790

]]></Node>
<StgValue><ssdm name="specloopname_ln782"/></StgValue>
</operation>

<operation id="388" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
.split11:1 %br_ln784 = br void

]]></Node>
<StgValue><ssdm name="br_ln784"/></StgValue>
</operation>

<operation id="389" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c8_V = phi i5 0, void %.split11, i5 %add_ln691_2450, void

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_2450 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_2450"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="6">
<![CDATA[
:3 %zext_ln790 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln790"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln790 = add i7 %zext_ln790, i7 %zext_ln890

]]></Node>
<StgValue><ssdm name="add_ln790"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:5 %tmp_841 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln790, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="11">
<![CDATA[
:6 %zext_ln790_1 = zext i11 %tmp_841

]]></Node>
<StgValue><ssdm name="zext_ln790_1"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln790_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8 %icmp_ln890_2106 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_2106"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln784 = br i1 %icmp_ln890_2106, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln784"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="9">
<![CDATA[
.split9:1 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_2106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln784 = specloopname void @_ssdm_op_SpecLoopName, void @empty_680

]]></Node>
<StgValue><ssdm name="specloopname_ln784"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="9">
<![CDATA[
.split9:1 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
.split9:2 %br_ln791 = br void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="406" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 0, void %.split9, i2 %add_ln691_2451, void %.split

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="407" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_208 = phi i512 %in_data_V, void %.split9, i512 %zext_ln1497, void %.split

]]></Node>
<StgValue><ssdm name="p_Val2_208"/></StgValue>
</operation>

<operation id="408" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_2451 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_2451"/></StgValue>
</operation>

<operation id="409" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln791 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="256" op_0_bw="256">
<![CDATA[
.split:0 %data_split_V_1_276_load_1 = load i256 %data_split_V_1_276

]]></Node>
<StgValue><ssdm name="data_split_V_1_276_load_1"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="256" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_1_277_load_1 = load i256 %data_split_V_1_277

]]></Node>
<StgValue><ssdm name="data_split_V_1_277_load_1"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_803

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %data_split_V_0_152 = trunc i512 %p_Val2_208

]]></Node>
<StgValue><ssdm name="data_split_V_0_152"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="2">
<![CDATA[
.split:4 %trunc_ln792 = trunc i2 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln792"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:5 %data_split_V_1_279 = select i1 %trunc_ln792, i256 %data_split_V_0_152, i256 %data_split_V_1_277_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_279"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:6 %data_split_V_1_280 = select i1 %trunc_ln792, i256 %data_split_V_1_276_load_1, i256 %data_split_V_0_152

]]></Node>
<StgValue><ssdm name="data_split_V_1_280"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %r_199 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_208, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_199"/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="512" op_0_bw="256">
<![CDATA[
.split:8 %zext_ln1497 = zext i256 %r_199

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:9 %store_ln792 = store i256 %data_split_V_1_279, i256 %data_split_V_1_277

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
.split:10 %store_ln792 = store i256 %data_split_V_1_280, i256 %data_split_V_1_276

]]></Node>
<StgValue><ssdm name="store_ln792"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
.split:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="256" op_0_bw="256">
<![CDATA[
:0 %data_split_V_1_276_load = load i256 %data_split_V_1_276

]]></Node>
<StgValue><ssdm name="data_split_V_1_276_load"/></StgValue>
</operation>

<operation id="425" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
<literal name="empty_3691" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="256" op_0_bw="256">
<![CDATA[
:1 %data_split_V_1_277_load = load i256 %data_split_V_1_277

]]></Node>
<StgValue><ssdm name="data_split_V_1_277_load"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
:2 %select_ln796 = select i1 %empty_3691, i256 %data_split_V_1_277_load, i256 %data_split_V_1_276_load

]]></Node>
<StgValue><ssdm name="select_ln796"/></StgValue>
</operation>

<operation id="427" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x043, i256 %select_ln796

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
