{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $2100", "output": "INIDISP ($2100) - Force blank ON.\n\nThis writes to the INIDISP register at $2100:\n- Bit 7 = 1: Force blank enabled (screen off)\n- Bits 0-3 = 0: Brightness minimum\n\nINIDISP controls display blanking and brightness. Force blank is required for VRAM access outside V-blank.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "INIDISP", "register_address": "$2100"}
{"instruction": "Explain this 65816 code:\nLDA #$0F\nSTA $2100", "output": "INIDISP ($2100) - Display ON, max brightness.\n\nThis writes $0F to INIDISP:\n- Bit 7 = 0: Force blank OFF (display active)\n- Bits 0-3 = $F: Maximum brightness (15)\n\nINIDISP is written after initialization to enable the screen.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "INIDISP", "register_address": "$2100"}
{"instruction": "Explain this 65816 code:\nLDA #$8F\nSTA $2100", "output": "INIDISP ($2100) - Force blank with brightness preserved.\n\nWrites $8F to INIDISP register:\n- Bit 7 = 1: Force blank ON\n- Bits 0-3 = $F: Brightness = 15 (preserved for later)\n\nCommon during VRAM updates or scene transitions.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "INIDISP", "register_address": "$2100"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $2100", "output": "INIDISP ($2100) - Force blank OFF, zero brightness.\n\nWrites $00 to INIDISP:\n- Bit 7 = 0: Display enabled\n- Bits 0-3 = 0: Brightness at minimum (black)\n\nUsed for fade-to-black effects by gradually decreasing brightness.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "INIDISP", "register_address": "$2100"}
{"instruction": "Explain this 65816 code:\nSTZ $2100", "output": "INIDISP ($2100) - Clears display settings.\n\nSTZ stores zero to INIDISP at $2100:\n- Display ON (no force blank)\n- Brightness = 0 (black screen)\n\nINIDISP register controls PPU display state.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "INIDISP", "register_address": "$2100"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $2105", "output": "BGMODE ($2105) - Sets Mode 1.\n\nWrites to BGMODE register at $2105:\n- Bits 0-2 = 1: BG Mode 1\n- Bits 4-7 = 0: All BGs use 8x8 tiles\n\nBGMODE Mode 1: BG1/BG2 = 16 colors (4bpp), BG3 = 4 colors (2bpp).", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "BGMODE", "register_address": "$2105"}
{"instruction": "Explain this 65816 code:\nLDA #$07\nSTA $2105", "output": "BGMODE ($2105) - Sets Mode 7.\n\nWrites $07 to BGMODE:\n- Bits 0-2 = 7: BG Mode 7 (rotation/scaling)\n\nBGMODE Mode 7 provides matrix transformation for pseudo-3D effects.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "BGMODE", "register_address": "$2105"}
{"instruction": "Explain this 65816 code:\nLDA #$09\nSTA $2105", "output": "BGMODE ($2105) - Mode 1 with 16x16 tiles.\n\nWrites to BGMODE:\n- Bits 0-2 = 1: Mode 1\n- Bit 4 = 1: BG1 uses 16x16 tiles\n\nBGMODE controls background graphics mode and tile sizes.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "ppu_control", "register_name": "BGMODE", "register_address": "$2105"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $2115", "output": "VMAIN ($2115) - VRAM increment on high byte.\n\nWrites to VMAIN register at $2115:\n- Bit 7 = 1: Increment address after writing to VMDATAH ($2119)\n- Bits 0-1 = 0: Increment by 1 word\n\nVMAIN controls how VRAM address increments during writes.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "vram", "register_name": "VMAIN", "register_address": "$2115"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $2115", "output": "VMAIN ($2115) - VRAM increment on low byte.\n\nWrites $00 to VMAIN:\n- Bit 7 = 0: Increment after writing to VMDATAL ($2118)\n- Bits 0-1 = 0: Increment by 1 word\n\nVMAIN is set before VRAM operations.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "vram", "register_name": "VMAIN", "register_address": "$2115"}
{"instruction": "Explain this 65816 code:\nLDA #$81\nSTA $2115", "output": "VMAIN ($2115) - Increment by 32 words.\n\nWrites $81 to VMAIN register:\n- Bit 7 = 1: Increment on high byte write\n- Bits 0-1 = 1: Increment by 32 words\n\nVMAIN 32-word increment is used for column-based tilemap updates.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "vram", "register_name": "VMAIN", "register_address": "$2115"}
{"instruction": "Explain this 65816 code:\nSTZ $2116\nSTZ $2117", "output": "VMADDL/VMADDH ($2116-$2117) - Sets VRAM address to $0000.\n\nVMADDL ($2116) and VMADDH ($2117) form the 16-bit VRAM word address.\nWriting zeros sets address to start of VRAM.\n\nVRAM is 64KB addressed as 32K words.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "vram", "register_name": "VMADDL", "register_address": "$2116"}
{"instruction": "Explain this 65816 code:\nLDX #$1000\nSTX $2116", "output": "VMADDL/VMADDH ($2116-$2117) - Sets VRAM address to $1000.\n\n16-bit write to VMADDL sets both low and high bytes.\nVRAM address $1000 is commonly used for tilemap data.\n\nVMADDL/H must be set before VRAM read/write operations.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "vram", "register_name": "VMADDL", "register_address": "$2116"}
{"instruction": "Explain this 65816 code:\nSTZ $2121", "output": "CGADD ($2121) - Sets palette address to 0.\n\nWrites to CGADD register at $2121:\n- Sets palette index for CGDATA writes\n- $00 = first color (typically transparent)\n\nCGADD points to one of 256 palette entries.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "palette", "register_name": "CGADD", "register_address": "$2121"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $2121", "output": "CGADD ($2121) - Sets palette address to 128.\n\nWrites $80 to CGADD:\n- Palette index 128 (second half of palette)\n\nCGADD is used before palette uploads to set starting color.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "palette", "register_name": "CGADD", "register_address": "$2121"}
{"instruction": "Explain this 65816 code:\nLDA #$1F\nSTA $2122\nLDA #$00\nSTA $2122", "output": "CGDATA ($2122) - Writes one color (red).\n\nCGDATA at $2122 is written twice per color:\n- First write: Low byte ($1F = red component)\n- Second write: High byte ($00)\n\nSNES uses 15-bit BGR: %0BBBBBGGGGGRRRRR\n$001F = pure red (max red, no green/blue).", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "palette", "register_name": "CGDATA", "register_address": "$2122"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $2122\nLDA #$7C\nSTA $2122", "output": "CGDATA ($2122) - Writes one color (blue).\n\nTwo writes to CGDATA for 15-bit color:\n- Low byte: $00\n- High byte: $7C\n\n$7C00 = %01111100 00000000 = pure blue.\nCGDATA auto-increments CGADD after each color.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "palette", "register_name": "CGDATA", "register_address": "$2122"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $212C", "output": "TM ($212C) - Enables BG1 on main screen.\n\nWrites to TM register at $212C:\n- Bit 0 = 1: BG1 enabled\n\nTM controls which layers appear on the main screen.\nBits: 0=BG1, 1=BG2, 2=BG3, 3=BG4, 4=Sprites.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "layers", "register_name": "TM", "register_address": "$212C"}
{"instruction": "Explain this 65816 code:\nLDA #$11\nSTA $212C", "output": "TM ($212C) - Enables BG1 and sprites.\n\nWrites $11 to TM:\n- Bit 0 = 1: BG1 enabled\n- Bit 4 = 1: Sprites enabled\n\nTM is the main screen layer enable register.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "layers", "register_name": "TM", "register_address": "$212C"}
{"instruction": "Explain this 65816 code:\nLDA #$1F\nSTA $212C", "output": "TM ($212C) - Enables all layers.\n\nWrites $1F to TM:\n- Bits 0-3 = 1: All four BG layers\n- Bit 4 = 1: Sprites\n\nTM controls main screen visibility for all 5 layers.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "layers", "register_name": "TM", "register_address": "$212C"}
{"instruction": "Explain this 65816 code:\nLDA #$81\nSTA $4200", "output": "NMITIMEN ($4200) - Enables NMI and joypad auto-read.\n\nWrites to NMITIMEN register at $4200:\n- Bit 7 = 1: NMI enabled (V-blank interrupt)\n- Bit 0 = 1: Joypad auto-read enabled\n\nNMITIMEN is the main interrupt control register.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_control", "register_name": "NMITIMEN", "register_address": "$4200"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $4200", "output": "NMITIMEN ($4200) - Enables NMI only.\n\nWrites $80 to NMITIMEN:\n- Bit 7 = 1: NMI enabled\n- Bit 0 = 0: Manual joypad read\n\nNMITIMEN enables V-blank interrupt for game loop timing.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_control", "register_name": "NMITIMEN", "register_address": "$4200"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $4200", "output": "NMITIMEN ($4200) - Enables joypad auto-read only.\n\nWrites $01 to NMITIMEN:\n- Bit 7 = 0: NMI disabled\n- Bit 0 = 1: Joypad auto-read enabled\n\nNMITIMEN without NMI is used during initialization.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_control", "register_name": "NMITIMEN", "register_address": "$4200"}
{"instruction": "Explain this 65816 code:\nSTZ $4200", "output": "NMITIMEN ($4200) - Disables all interrupts.\n\nClears NMITIMEN register:\n- NMI disabled\n- H/V IRQ disabled\n- Joypad auto-read disabled\n\nNMITIMEN is often cleared during initialization.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_control", "register_name": "NMITIMEN", "register_address": "$4200"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $420B", "output": "MDMAEN ($420B) - Triggers DMA on channel 0.\n\nWrites to MDMAEN register at $420B:\n- Bit 0 = 1: Enable DMA channel 0\n\nMDMAEN starts DMA transfer. CPU halts until complete.\nChannel bits: 0=$01, 1=$02, 2=$04, 3=$08, etc.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "MDMAEN", "register_address": "$420B"}
{"instruction": "Explain this 65816 code:\nLDA #$03\nSTA $420B", "output": "MDMAEN ($420B) - Triggers DMA on channels 0 and 1.\n\nWrites $03 to MDMAEN:\n- Bit 0 = 1: Channel 0\n- Bit 1 = 1: Channel 1\n\nMDMAEN can trigger multiple DMA channels simultaneously.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "MDMAEN", "register_address": "$420B"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $420B", "output": "MDMAEN ($420B) - Triggers DMA on channel 7.\n\nWrites $80 to MDMAEN:\n- Bit 7 = 1: Channel 7 enabled\n\nMDMAEN register enables any of 8 DMA channels (0-7).", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "MDMAEN", "register_address": "$420B"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $420C", "output": "HDMAEN ($420C) - Enables HDMA on channel 0.\n\nWrites to HDMAEN register at $420C:\n- Bit 0 = 1: HDMA channel 0 active\n\nHDMAEN enables per-scanline DMA for effects like gradients and wavy backgrounds.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "HDMAEN", "register_address": "$420C"}
{"instruction": "Explain this 65816 code:\nSTZ $420C", "output": "HDMAEN ($420C) - Disables all HDMA.\n\nClears HDMAEN register to stop all HDMA channels.\n\nHDMAEN should be disabled during VRAM updates.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "HDMAEN", "register_address": "$420C"}
{"instruction": "Explain this 65816 code:\nLDA $4210", "output": "RDNMI ($4210) - Reads NMI status and clears flag.\n\nReads from RDNMI register at $4210:\n- Bit 7: NMI occurred (reading clears this)\n- Bits 0-3: CPU version\n\nRDNMI must be read to acknowledge NMI.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_status", "register_name": "RDNMI", "register_address": "$4210"}
{"instruction": "Explain this 65816 code:\nBIT $4210", "output": "RDNMI ($4210) - Tests NMI flag.\n\nBIT instruction reads RDNMI and sets N flag from bit 7.\n\nRDNMI reading clears the NMI flag. Used in NMI handler.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_status", "register_name": "RDNMI", "register_address": "$4210"}
{"instruction": "Explain this 65816 code:\nLDA $4212\nAND #$01\nBNE WaitJoy", "output": "HVBJOY ($4212) - Waits for joypad read to complete.\n\nReads HVBJOY register at $4212:\n- Bit 0: Joypad auto-read in progress\n\nHVBJOY must be polled before reading joypad data.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_status", "register_name": "HVBJOY", "register_address": "$4212"}
{"instruction": "Explain this 65816 code:\n-\n  BIT $4212\n  BPL -", "output": "HVBJOY ($4212) - Waits for V-blank.\n\nBIT reads HVBJOY, N flag = bit 7 (V-blank status).\nLoop until bit 7 = 1 (V-blank active).\n\nHVBJOY is used for frame synchronization.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "cpu_status", "register_name": "HVBJOY", "register_address": "$4212"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $4300", "output": "DMAP0 ($4300) - DMA mode 1 (two-register write).\n\nWrites to DMAP0 register at $4300:\n- Bits 0-2 = 1: Mode 1 (write to two consecutive registers)\n- Bit 7 = 0: A-bus to B-bus (CPU to PPU)\n\nDMAP0 mode 1 is used for VRAM transfers via $2118/$2119.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "DMAP0", "register_address": "$4300"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $4300", "output": "DMAP0 ($4300) - DMA mode 0 (single register).\n\nWrites $00 to DMAP0:\n- Bits 0-2 = 0: Mode 0 (one register)\n- Bit 7 = 0: CPU to PPU direction\n\nDMAP0 mode 0 for OAM or single-byte transfers.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "DMAP0", "register_address": "$4300"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $4300", "output": "DMAP0 ($4300) - DMA reverse direction.\n\nWrites $80 to DMAP0:\n- Bit 7 = 1: B-bus to A-bus (PPU to CPU)\n\nDMAP0 reverse DMA reads from PPU registers.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "DMAP0", "register_address": "$4300"}
{"instruction": "Explain this 65816 code:\nLDA #$18\nSTA $4301", "output": "BBAD0 ($4301) - DMA target is VRAM data low.\n\nWrites to BBAD0 register at $4301:\n- $18 = low byte of $2118 (VMDATAL)\n\nBBAD0 sets the B-bus destination. Combined with mode 1, writes to $2118/$2119.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "BBAD0", "register_address": "$4301"}
{"instruction": "Explain this 65816 code:\nLDA #$22\nSTA $4301", "output": "BBAD0 ($4301) - DMA target is palette data.\n\nWrites $22 to BBAD0:\n- $22 = low byte of $2122 (CGDATA)\n\nBBAD0 for palette DMA transfers.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "BBAD0", "register_address": "$4301"}
{"instruction": "Explain this 65816 code:\nLDA #$04\nSTA $4301", "output": "BBAD0 ($4301) - DMA target is OAM data.\n\nWrites $04 to BBAD0:\n- $04 = low byte of $2104 (OAMDATA)\n\nBBAD0 for sprite table DMA uploads.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "BBAD0", "register_address": "$4301"}
{"instruction": "Explain this 65816 code:\nLDA #<SourceData\nSTA $4302\nLDA #>SourceData\nSTA $4303", "output": "A1T0L/A1T0H ($4302-$4303) - Sets DMA source address.\n\nWrites 16-bit address within bank:\n- A1T0L ($4302): Low byte of source\n- A1T0H ($4303): High byte of source\n\nA1T0 is the source address for DMA channel 0.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "A1T0L", "register_address": "$4302"}
{"instruction": "Explain this 65816 code:\nLDA #^SourceData\nSTA $4304", "output": "A1B0 ($4304) - Sets DMA source bank.\n\nWrites bank byte to A1B0 register:\n- ^Label syntax gets the bank byte\n\nA1B0 completes the 24-bit DMA source address.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "A1B0", "register_address": "$4304"}
{"instruction": "Explain this 65816 code:\nREP #$20\nLDA #$1000\nSTA $4305\nSEP #$20", "output": "DAS0L/DAS0H ($4305-$4306) - Sets DMA size to 4096 bytes.\n\n16-bit write to DAS0:\n- $1000 = 4096 bytes to transfer\n\nDAS0 is the byte count. $0000 means 65536 bytes.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "DAS0L", "register_address": "$4305"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $4305\nLDA #$02\nSTA $4306", "output": "DAS0L/DAS0H ($4305-$4306) - Sets DMA size to 512 bytes.\n\nWrites $0200 to DAS0:\n- 512 bytes for tilemap transfer\n\nDAS0 register pair holds transfer byte count.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "dma", "register_name": "DAS0L", "register_address": "$4305"}
{"instruction": "Explain this 65816 code:\nLDA $4218", "output": "JOY1L ($4218) - Reads joypad 1 buttons.\n\nReads from JOY1L register at $4218 after auto-read:\n- Bit 7: A button\n- Bit 6: X button\n- Bit 5: L button\n- Bit 4: R button\n\nJOY1L contains A, X, L, R buttons for player 1.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "input", "register_name": "JOY1L", "register_address": "$4218"}
{"instruction": "Explain this 65816 code:\nREP #$20\nLDA $4218\nSEP #$20", "output": "JOY1L/JOY1H ($4218-$4219) - Reads full joypad state.\n\n16-bit read of JOY1 register pair:\n- Low byte: A, X, L, R (and more)\n- High byte: B, Y, Select, Start, Up, Down, Left, Right\n\nJOY1L/H contain all button states after auto-read.", "input": "", "domain": "snes_hardware", "source": "register_emphasis", "intent": "explanation", "category": "input", "register_name": "JOY1L", "register_address": "$4218"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $2115\nLDX #$0000\nSTX $2116", "output": "Sets up VRAM address for writing.\n\n$2115 is VMAIN (VRAM Address Increment Mode):\n- Bit 7 = 1: Increment on writes to $2119 (VMDATAH)\n- Bits 0-1 = 0: Increment by 1 word\n\n$2116-$2117 is VMADDL/H (VRAM word address):\n- Set to $0000 (start of VRAM)\n\nThis prepares for sequential VRAM writes using $2118/$2119.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "vram_access"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $4300\nLDA #$18\nSTA $4301", "output": "Configures DMA channel 0 for VRAM transfer.\n\n$4300 is DMAP0 (DMA Control):\n- Bit 7 = 0: Transfer A-bus \u2192 B-bus (CPU \u2192 PPU)\n- Bits 0-2 = 1: Mode 1 (write to two registers: $2118, $2119)\n\n$4301 is BBAD0 (B-bus destination):\n- $18 = Low byte of $2118 (VMDATAL)\n\nMode 1 writes alternating bytes to $2118 and $2119 for 16-bit VRAM transfers.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "dma"}
{"instruction": "Explain this 65816 code:\nREP #$20\nLDA #SourceData\nSTA $4302\nSEP #$20\nLDA #^SourceData\nSTA $4304", "output": "Sets DMA source address (24-bit).\n\n$4302-$4303 (A1T0L/H): 16-bit address within bank\n$4304 (A1B0): Bank byte\n\nUses REP/SEP to efficiently write 16-bit address, then 8-bit bank.\nThe ^SourceData syntax gets the bank byte of the label.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "dma"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $2100\nLDA #$80\nSTA $2115\nSTZ $2116\nSTZ $2117\nLDA #$01\nSTA $4300\nLDA #$18\nSTA $4301\nLDA #<TileData\nSTA $4302\nLDA #>TileData\nSTA $4303\nLDA #^TileData\nSTA $4304\nLDA #<TileDataEnd-TileData\nSTA $4305\nLDA #>TileDataEnd-TileData\nSTA $4306\nLDA #$01\nSTA $420B", "output": "Complete DMA transfer of tile data to VRAM.\n\n1. Force blank on ($2100) - required for VRAM access\n2. Set VRAM increment mode ($2115 = $80, increment on high byte write)\n3. Set VRAM destination address to $0000 ($2116-$2117)\n4. Configure DMA channel 0:\n   - Mode 1: Two-register write ($4300 = $01)\n   - Target: VMDATAL at $2118 ($4301 = $18)\n   - Source: TileData address ($4302-$4304)\n   - Size: Length of tile data ($4305-$4306)\n5. Trigger DMA ($420B = $01)\n\nThis is the standard pattern for uploading graphics to VRAM.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "dma"}
{"instruction": "Explain this 65816 code:\nSTZ $2121\nLDA #$00\nSTA $2122\nLDA #$7C\nSTA $2122", "output": "Writes a single color to palette index 0.\n\n$2121 is CGADD (palette address):\n- $00 = First color slot\n\n$2122 is CGDATA (color data, write twice):\n- First write: Low byte ($00)\n- Second write: High byte ($7C)\n\nSNES uses 15-bit BGR: %0BBBBBGG GGGRRRRR\n$7C00 = %01111100 00000000 = Blue (max blue, no green/red).", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "palette"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $2121\nLDA #$01\nSTA $4300\nLDA #$22\nSTA $4301", "output": "Sets up DMA for palette transfer.\n\n$2121 = $00: Start at palette index 0\n$4300 = $01: Mode 1 (two-register write)\n$4301 = $22: Target CGDATA ($2122)\n\nPalette DMA writes color bytes in pairs (low, high) automatically.\nUsed for bulk palette uploads (faster than manual writes).", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "palette"}
{"instruction": "Explain this 65816 code:\nSTZ $2102\nSTZ $2103", "output": "Resets OAM address to 0.\n\n$2102-$2103 is OAMADDL/H:\n- Sets the sprite table write address\n- OAM holds 128 sprites \u00d7 4 bytes + 32 bytes high table\n\nAfter this, writes to $2104 (OAMDATA) go to the start of sprite table.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "oam"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $4300\nLDA #$04\nSTA $4301", "output": "Configures DMA for OAM transfer.\n\n$4300 = $00: Mode 0 (single register write)\n$4301 = $04: Target OAMDATA ($2104)\n\nMode 0 writes sequential bytes to one register.\nUsed for uploading 544-byte sprite table to OAM.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "oam"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $2107", "output": "Sets BG1 tilemap to VRAM $0000, 32\u00d732 tiles.\n\n$2107 is BG1SC:\n- Bits 2-7 = 0: Base address $0000\n- Bits 0-1 = 0: 32\u00d732 tile map (1 screen)\n\nAddress formula: Base = (value & $FC) << 8.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "tilemap"}
{"instruction": "Explain this 65816 code:\nLDA #$04\nSTA $2107", "output": "Sets BG1 tilemap to VRAM $0400, 32\u00d732 tiles.\n\n$2107 is BG1SC:\n- Bits 2-7 = $01: Base address $0400\n- Bits 0-1 = 0: 32\u00d732 tiles\n\nCommon setup: Tilemap at $0400, tile graphics at $0000.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "tilemap"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $210B", "output": "Sets BG1 character base to VRAM $1000.\n\n$210B is BG12NBA:\n- Bits 0-3 = 1: BG1 tiles at $1000\n- Bits 4-7 = 0: BG2 tiles at $0000\n\nAddress formula: Base = (nibble) << 12.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "tilemap"}
{"instruction": "Explain this 65816 code:\nLDA #$A1\nSTA $4200", "output": "Enables NMI, V-count IRQ, and auto-joypad.\n\n$4200 is NMITIMEN:\n- Bit 7 = 1: NMI enabled\n- Bit 5 = 1: V-count IRQ enabled\n- Bit 0 = 1: Auto-joypad enabled\n\nV-count IRQ fires at scanline specified in $4209-$420A.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "interrupts"}
{"instruction": "Explain this 65816 code:\nLDA $10\nSTA $4202\nLDA $11\nSTA $4203\nNOP\nNOP\nNOP\nNOP\nLDA $4216\nSTA $12\nLDA $4217\nSTA $13", "output": "Hardware multiplication: $10 \u00d7 $11 \u2192 $12-$13.\n\n$4202 (WRMPYA): First multiplicand\n$4203 (WRMPYB): Second multiplicand (triggers multiply)\n$4216-$4217 (RDMPYL/H): 16-bit result\n\n4 NOPs (or 8 cycles) wait for multiply to complete.\nResult is unsigned 8-bit \u00d7 8-bit = 16-bit product.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "math"}
{"instruction": "Explain this 65816 code:\nREP #$20\nLDA $10\nSTA $4204\nSEP #$20\nLDA $12\nSTA $4206\nNOP\nNOP\nNOP\nNOP\nNOP\nNOP\nNOP\nNOP\nREP #$20\nLDA $4214\nSTA $14\nSEP #$20", "output": "Hardware division: $10-$11 \u00f7 $12 \u2192 quotient $14-$15.\n\n$4204-$4205 (WRDIVL/H): 16-bit dividend\n$4206 (WRDIVB): 8-bit divisor (triggers divide)\n$4214-$4215 (RDDIVL/H): 16-bit quotient\n$4216-$4217 (RDMPYL/H): 16-bit remainder\n\n8 NOPs (16 cycles) wait for division to complete.\nResult: 16-bit \u00f7 8-bit = 16-bit quotient + 16-bit remainder.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "math"}
{"instruction": "Explain this 65816 code:\n-\nLDA $4212\nAND #$01\nBNE -\nLDA $4218\nSTA $10\nLDA $4219\nSTA $11", "output": "Waits for auto-joypad, then reads controller 1.\n\n$4212 is HVBJOY:\n- Bit 0: Auto-joypad in progress\n\nWait loop ensures joypad read is complete before accessing data.\n\n$4218-$4219 (JOY1L/H) contains:\n- $4218: A, X, L, R buttons\n- $4219: B, Y, Select, Start, D-pad", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "input"}
{"instruction": "Explain this 65816 code:\nLDA #$00\nSTA $4300\nLDA #$21\nSTA $4301\nLDA #<HDMATable\nSTA $4302\nLDA #>HDMATable\nSTA $4303\nLDA #^HDMATable\nSTA $4304\nLDA #$01\nSTA $420C", "output": "Sets up HDMA channel 0 for palette effects.\n\n$4300 = $00: Mode 0, A\u2192B (indirect table to PPU)\n$4301 = $21: Target CGADD ($2121)\n$4302-$4304: HDMA table address\n\n$420C = $01: Enable HDMA channel 0\n\nHDMA transfers data each scanline based on a table.\nUsed for gradient effects, water reflections, etc.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "hdma"}
{"instruction": "Explain this 65816 code:\nLDA #$02\nSTA $4300\nLDA #$0D\nSTA $4301", "output": "HDMA for BG1 horizontal scroll (parallax).\n\n$4300 = $02: Mode 2 (write same byte to register twice)\n$4301 = $0D: Target BG1HOFS ($210D)\n\nMode 2 writes each table byte twice, good for 16-bit scroll registers.\nCreates parallax scrolling effects per scanline.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "hdma"}
{"instruction": "Explain this 65816 code:\nLDA #$80\nSTA $211A", "output": "Mode 7 settings: Screen-over, repeat mode.\n\n$211A is M7SEL:\n- Bit 7 = 1: Fill with tile 0 outside map\n- Bit 6 = 0: Normal (vs. fill with transparent)\n- Bits 0-1 = 0: No flipping\n\nUsed for F-Zero style tracks where outside area shows sky/tile 0.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "mode7"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $211B\nSTZ $211B\nSTZ $211C\nSTZ $211C\nSTZ $211D\nSTZ $211D\nLDA #$01\nSTA $211E\nSTZ $211E", "output": "Sets Mode 7 identity matrix (no transformation).\n\nMatrix registers (write twice each: low, high):\n$211B (M7A) = $0100: cos(0) = 1.0\n$211C (M7B) = $0000: sin(0) = 0\n$211D (M7C) = $0000: -sin(0) = 0\n$211E (M7D) = $0100: cos(0) = 1.0\n\nFixed-point format: 1 sign bit, 7 integer, 8 fraction.\n$0100 = 1.0 in this format.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "mode7"}
{"instruction": "Explain this 65816 code:\n-\nLDA $4212\nBPL -", "output": "Waits for V-blank to start.\n\n$4212 is HVBJOY:\n- Bit 7: V-blank flag (1 during V-blank)\n\nBPL branches while bit 7 is 0 (not in V-blank).\nLoop exits when V-blank begins.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "timing"}
{"instruction": "Explain this 65816 code:\n-\nLDA $4212\nBMI -", "output": "Waits for V-blank to end.\n\n$4212 is HVBJOY:\n- Bit 7: V-blank flag\n\nBMI branches while bit 7 is 1 (in V-blank).\nLoop exits when active display begins.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "timing"}
{"instruction": "Explain this 65816 code:\nLDA #$01\nSTA $420D", "output": "Enables FastROM mode.\n\n$420D is MEMSEL:\n- Bit 0 = 1: FastROM (6 master cycles per ROM access)\n- Bit 0 = 0: SlowROM (8 master cycles)\n\nOnly works if ROM supports fast timing. Speeds up execution ~25%.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "system"}
{"instruction": "Explain this 65816 code:\nSTZ $2181\nSTZ $2182\nLDA #$7E\nSTA $2183\nLDA #$08\nSTA $4300\nLDA #$80\nSTA $4301", "output": "Sets up DMA to clear WRAM.\n\n$2181-$2183: WRAM address = $7E:0000 (start of WRAM)\n\n$4300 = $08: Mode 0, fixed source (don't increment A-bus)\n$4301 = $80: Target WMDATA ($2180)\n\nWith fixed source, same byte is written repeatedly.\nUsed to zero-fill WRAM at startup.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "wram"}
{"instruction": "Explain this 65816 code:\nSEI\nCLC\nXCE\nREP #$30\nLDA #$0000\nTCD\nLDX #$01FF\nTXS\nSEP #$30", "output": "Standard SNES initialization sequence.\n\n1. SEI: Disable IRQ interrupts\n2. CLC + XCE: Switch to native 65816 mode (clear emulation)\n3. REP #$30: 16-bit A, X, Y\n4. LDA #$0000, TCD: Set direct page to $0000\n5. LDX #$01FF, TXS: Set stack pointer to $01FF\n6. SEP #$30: Back to 8-bit mode\n\nThis is the minimum CPU setup at game startup.", "input": "", "domain": "snes_hardware", "source": "curated", "intent": "explanation", "category": "init"}
{"instruction": "Explain this 65816 code:\nSTA $2100", "output": "Writes to INIDISP ($2100).\n\nScreen Display Register.\n\nBit fields: Bit 7: Force blank (1=screen off), Bits 0-3: Brightness (0=dark, F=max).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2101", "output": "Writes to OBSEL ($2101).\n\nObject Size and Character Address.\n\nBit fields: Bits 5-7: Sprite size, Bits 3-4: Name select, Bits 0-2: Base address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2105", "output": "Writes to BGMODE ($2105).\n\nBackground Mode and Tile Size.\n\nBit fields: Bits 0-2: BG mode (0-7), Bit 3: BG3 priority, Bits 4-7: BG tile sizes.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2106", "output": "Writes to MOSAIC ($2106).\n\nScreen Pixelation.\n\nBit fields: Bits 4-7: Mosaic size, Bits 0-3: BG enable flags.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2107", "output": "Writes to BG1SC ($2107).\n\nBG1 Tilemap Address and Size.\n\nBit fields: Bits 2-7: Base address, Bits 0-1: H/V mirror (0=32x32, 1=64x32, 2=32x64, 3=64x64).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2115", "output": "Writes to VMAIN ($2115).\n\nVRAM Address Increment Mode.\n\nBit fields: Bit 7: Increment on high/low, Bits 0-1: Increment amount (0=1, 1=32, 2=128).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2116", "output": "Writes to VMADDL ($2116).\n\nVRAM Address Low Byte.\n\nBit fields: Low 8 bits of VRAM word address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2117", "output": "Writes to VMADDH ($2117).\n\nVRAM Address High Byte.\n\nBit fields: High 8 bits of VRAM word address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2118", "output": "Writes to VMDATAL ($2118).\n\nVRAM Data Write Low.\n\nBit fields: Write low byte of VRAM data.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2119", "output": "Writes to VMDATAH ($2119).\n\nVRAM Data Write High.\n\nBit fields: Write high byte of VRAM data.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2121", "output": "Writes to CGADD ($2121).\n\nCGRAM (Palette) Address.\n\nBit fields: 8-bit palette index (0-255).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2122", "output": "Writes to CGDATA ($2122).\n\nCGRAM Data Write.\n\nBit fields: 15-bit BGR color (write twice: low then high).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $212C", "output": "Writes to TM ($212C).\n\nMain Screen Designation.\n\nBit fields: Bit 4: OBJ, Bits 0-3: BG1-BG4 enable.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $212D", "output": "Writes to TS ($212D).\n\nSub Screen Designation.\n\nBit fields: Bit 4: OBJ, Bits 0-3: BG1-BG4 enable.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2130", "output": "Writes to CGWSEL ($2130).\n\nColor Math Control A.\n\nBit fields: Bits 6-7: Clip colors, Bits 4-5: Prevent math, Bit 1: Subscreen, Bit 0: Direct color.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2131", "output": "Writes to CGADSUB ($2131).\n\nColor Math Control B.\n\nBit fields: Bit 7: Add/subtract, Bit 6: Half, Bits 0-5: Layer enable.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2132", "output": "Writes to COLDATA ($2132).\n\nFixed Color Data.\n\nBit fields: Bit 7: Blue, Bit 6: Green, Bit 5: Red, Bits 0-4: Intensity.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2133", "output": "Writes to SETINI ($2133).\n\nScreen Mode/Video Select.\n\nBit fields: Bit 7: External sync, Bit 6: Mode 7 EXTBG, Bit 3: Pseudo-hires, Bit 2: Overscan, Bit 0: Interlace.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2140", "output": "Writes to APUIO0 ($2140).\n\nAPU Communication Port 0.\n\nBit fields: Read/write 8-bit data to SPC700.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2141", "output": "Writes to APUIO1 ($2141).\n\nAPU Communication Port 1.\n\nBit fields: Read/write 8-bit data to SPC700.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2142", "output": "Writes to APUIO2 ($2142).\n\nAPU Communication Port 2.\n\nBit fields: Read/write 8-bit data to SPC700.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2143", "output": "Writes to APUIO3 ($2143).\n\nAPU Communication Port 3.\n\nBit fields: Read/write 8-bit data to SPC700.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2180", "output": "Writes to WMDATA ($2180).\n\nWRAM Data Read/Write.\n\nBit fields: Sequential WRAM access (auto-increments address).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2181", "output": "Writes to WMADDL ($2181).\n\nWRAM Address Low.\n\nBit fields: Bits 0-7 of 17-bit WRAM address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2182", "output": "Writes to WMADDM ($2182).\n\nWRAM Address Middle.\n\nBit fields: Bits 8-15 of 17-bit WRAM address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $2183", "output": "Writes to WMADDH ($2183).\n\nWRAM Address High.\n\nBit fields: Bit 0: Bank select (0=$7E, 1=$7F).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4200", "output": "Writes to NMITIMEN ($4200).\n\nInterrupt Enable Register.\n\nBit fields: Bit 7: NMI enable, Bits 4-5: IRQ mode, Bit 0: Auto-joypad read.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4201", "output": "Writes to WRIO ($4201).\n\nProgrammable I/O Port.\n\nBit fields: I/O port output; Bit 7 triggers PPU counter latch.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4202", "output": "Writes to WRMPYA ($4202).\n\nMultiplicand A.\n\nBit fields: 8-bit unsigned multiplicand.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4203", "output": "Writes to WRMPYB ($4203).\n\nMultiplicand B.\n\nBit fields: 8-bit unsigned multiplier (triggers multiply on write).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4204", "output": "Writes to WRDIVL ($4204).\n\nDividend Low.\n\nBit fields: Low 8 bits of 16-bit dividend.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4205", "output": "Writes to WRDIVH ($4205).\n\nDividend High.\n\nBit fields: High 8 bits of 16-bit dividend.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4206", "output": "Writes to WRDIVB ($4206).\n\nDivisor.\n\nBit fields: 8-bit divisor (triggers divide on write).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4207", "output": "Writes to HTIMEL ($4207).\n\nH-Count Timer Low.\n\nBit fields: Low 8 bits of H-counter compare value.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4209", "output": "Writes to VTIMEL ($4209).\n\nV-Count Timer Low.\n\nBit fields: Low 8 bits of V-counter compare value.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $420B", "output": "Writes to MDMAEN ($420B).\n\nDMA Enable.\n\nBit fields: Bits 0-7: Enable DMA channels 0-7 (triggers transfer).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $420C", "output": "Writes to HDMAEN ($420C).\n\nHDMA Enable.\n\nBit fields: Bits 0-7: Enable HDMA channels 0-7.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $420D", "output": "Writes to MEMSEL ($420D).\n\nROM Access Speed.\n\nBit fields: Bit 0: 1=FastROM (6 cycles), 0=SlowROM (8 cycles).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4210", "output": "Writes to RDNMI ($4210).\n\nNMI Flag and Version.\n\nBit fields: Bit 7: NMI flag (cleared on read), Bits 0-3: CPU version.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4211", "output": "Writes to TIMEUP ($4211).\n\nIRQ Flag.\n\nBit fields: Bit 7: IRQ flag (cleared on read).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4212", "output": "Writes to HVBJOY ($4212).\n\nPPU Status.\n\nBit fields: Bit 7: V-blank, Bit 6: H-blank, Bit 0: Auto-joypad in progress.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4214", "output": "Writes to RDDIVL ($4214).\n\nDivision Quotient Low.\n\nBit fields: Low 8 bits of division result.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4215", "output": "Writes to RDDIVH ($4215).\n\nDivision Quotient High.\n\nBit fields: High 8 bits of division result.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4216", "output": "Writes to RDMPYL ($4216).\n\nMultiply/Remainder Low.\n\nBit fields: Low byte of multiply product or division remainder.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4217", "output": "Writes to RDMPYH ($4217).\n\nMultiply/Remainder High.\n\nBit fields: High byte of multiply product or division remainder.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4218", "output": "Writes to JOY1L ($4218).\n\nJoypad 1 Data Low.\n\nBit fields: A, X, L, R buttons.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4219", "output": "Writes to JOY1H ($4219).\n\nJoypad 1 Data High.\n\nBit fields: B, Y, Select, Start, Up, Down, Left, Right.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4300", "output": "Writes to DMAP0 ($4300).\n\nDMA Channel 0 Control.\n\nBit fields: Bit 7: Direction (0=A\u2192B, 1=B\u2192A), Bits 0-2: Transfer mode.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4301", "output": "Writes to BBAD0 ($4301).\n\nDMA Channel 0 B-Bus Address.\n\nBit fields: PPU register address ($21xx) - just the low byte.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4302", "output": "Writes to A1T0L ($4302).\n\nDMA Channel 0 Source Address Low.\n\nBit fields: Low byte of source address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4303", "output": "Writes to A1T0H ($4303).\n\nDMA Channel 0 Source Address High.\n\nBit fields: High byte of source address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4304", "output": "Writes to A1B0 ($4304).\n\nDMA Channel 0 Source Bank.\n\nBit fields: Bank byte of source address.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4305", "output": "Writes to DAS0L ($4305).\n\nDMA Channel 0 Size Low.\n\nBit fields: Low byte of transfer size (0=65536 bytes).", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
{"instruction": "Explain this 65816 code:\nSTA $4306", "output": "Writes to DAS0H ($4306).\n\nDMA Channel 0 Size High.\n\nBit fields: High byte of transfer size.", "input": "", "domain": "snes_hardware", "source": "register_reference", "intent": "explanation", "category": "register"}
