Listing 5.10?HDL Code for a Three-Input NAND Gate—VHDL and Verilog
      
      VHDL Three-Input NAND Gate Description
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       
       entity nand3gate is
           Port (y : out std_logic; a, b, c : in std_logic);
       end nand3gate;
       
       architecture nand3_switch of nand3gate is
       component nmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       component pmos
       port (O1 : out std_logic; I1, I2 : in std_logic);
       end component;
       
       for all : pmos use entity work.mos (pmos_behavioral); 
       for all : nmos use entity work.mos (nmos_behavioral); 
       constant vdd : std_logic := '1';
       constant gnd : std_logic := '0';
       signal s1, s2 : std_logic;
       begin
       n1 : nmos port map (s1, gnd, a);
       n2 : nmos port map (s2, s1, b);
       n3 : nmos port map (y, s2, c);
       
       p1 : pmos port map (y, vdd, a);
       p2 : pmos port map (y, vdd, b);
       p3 : pmos port map (y, vdd, c);
       end nand3_switch;

      Verilog Three-Input NAND Gate Description
       module nand3gate (a, b, c, y);
       input a, b, c;
       output y;
       supply1 vdd;
       supply0 gnd;
       
       nmos (s1, gnd, a);
       nmos (s2, s1, b);
       nmos (y, s2, c);
       pmos (y, vdd, a);
       pmos (y, vdd, b);
       pmos (y, vdd, c);
       
       endmodule

