

================================================================
== Vivado HLS Report for 'shuffle_96_r_p'
================================================================
* Date:           Fri Dec 14 14:26:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16513|  16513|  16513|  16513|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  16512|  16512|        86|          -|          -|   192|    no    |
        | + Loop 1.1      |     84|     84|        14|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         2|          -|          -|     6|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     403|    179|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      96|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     499|    239|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_31_fu_116_p2      |     +    |      0|  29|  13|           1|           8|
    |h_31_fu_206_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_329_fu_220_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_331_fu_251_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_333_fu_302_p2    |     +    |      0|  44|  18|          13|          13|
    |tmp_334_fu_312_p2    |     +    |      0|  47|  19|          14|          14|
    |w_31_fu_288_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_325_fu_156_p2    |     -    |      0|  38|  16|          11|          11|
    |tmp_328_fu_190_p2    |     -    |      0|  41|  17|          12|          12|
    |tmp_330_fu_245_p2    |     -    |      0|  44|  18|          13|          13|
    |tmp_332_fu_276_p2    |     -    |      0|  47|  19|          14|          14|
    |exitcond1_fu_200_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond2_fu_110_p2  |   icmp   |      0|   0|   4|           8|           8|
    |exitcond_fu_282_p2   |   icmp   |      0|   0|   1|           3|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 403| 179|         123|         126|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |co_reg_73  |   9|          2|    8|         16|
    |h_reg_84   |   9|          2|    3|          6|
    |w_reg_95   |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   15|         34|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |co_31_reg_328         |   8|   0|    8|          0|
    |co_reg_73             |   8|   0|    8|          0|
    |h_31_reg_346          |   3|   0|    3|          0|
    |h_reg_84              |   3|   0|    3|          0|
    |tmp_321_reg_321       |   1|   0|    1|          0|
    |tmp_330_reg_351       |  12|   0|   13|          1|
    |tmp_332_reg_356       |  13|   0|   14|          1|
    |tmp_334_reg_374       |  14|   0|   14|          0|
    |tmp_405_cast_reg_333  |  11|   0|   12|          1|
    |tmp_408_cast_reg_338  |  12|   0|   13|          1|
    |w_31_reg_364          |   3|   0|    3|          0|
    |w_reg_95              |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  96|   0|  100|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|ap_start           |  in |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|ap_done            | out |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|ap_idle            | out |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|ap_ready           | out |    1| ap_ctrl_hs | shuffle_96_r_p | return value |
|right_r_address0   | out |   12|  ap_memory |     right_r    |     array    |
|right_r_ce0        | out |    1|  ap_memory |     right_r    |     array    |
|right_r_q0         |  in |   32|  ap_memory |     right_r    |     array    |
|output_r_address0  | out |   13|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

