Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:29:13	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	736	12	1	false	0	0		0	
2019-04-12 15:29:17	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2148	199	1	false	0	0		0	
2019-04-12 15:29:21	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	528	9	3	false	0	0		0	
2019-04-12 15:29:25	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1824	229	0	false	0	0		0	
2019-04-12 15:29:29	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	730	9	1	false	0	0		0	
2019-04-12 15:29:33	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2120	90	1	false	0	0		0	
2019-04-12 15:29:38	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3522	145	0	false	0	0		0	
2019-04-12 15:29:42	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	688	12	1	false	0	0		0	
2019-04-12 15:29:46	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3328	271	6	false	0	0		0	
2019-04-12 15:29:50	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3256	230	6	false	0	0		0	
2019-04-12 15:29:54	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2644	56	1	false	0	0		0	
2019-04-12 15:29:59	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2690	59	1	false	0	0		0	
2019-04-12 15:30:03	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2766	132	1	false	0	0		0	
2019-04-12 15:30:07	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1726	59	0	false	0	0		0	
2019-04-12 15:30:12	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3538	136	0	false	0	0		0	
2019-04-12 15:30:16	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1472	65	0	false	0	0		0	
2019-04-12 15:30:21	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2968	134	0	false	0	0		0	
2019-04-12 15:30:25	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1824	65	0	false	0	0		0	
2019-04-12 15:30:30	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6442	122	1	false	0	0		0	
2019-04-12 15:30:34	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1344	14	0	false	0	0		0	
2019-04-12 15:30:38	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2064	92	0	false	0	0		0	
2019-04-12 15:30:46	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	736	12	1	false	0	0		0	
2019-04-12 15:30:50	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2148	199	1	false	0	0		0	
2019-04-12 15:30:55	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	528	9	3	false	0	0		0	
2019-04-12 15:30:59	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1824	229	0	false	0	0		0	
2019-04-12 15:31:04	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	730	9	1	false	0	0		0	
2019-04-12 15:31:09	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2120	90	1	false	0	0		0	
2019-04-12 15:31:13	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3522	145	0	false	0	0		0	
2019-04-12 15:31:18	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	688	12	1	false	0	0		0	
2019-04-12 15:31:23	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3328	271	6	false	0	0		0	
2019-04-12 15:31:28	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3256	230	6	false	0	0		0	
2019-04-12 15:31:33	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2644	56	1	false	0	0		0	
2019-04-12 15:31:37	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2690	59	1	false	0	0		0	
2019-04-12 15:31:42	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2766	132	1	false	0	0		0	
2019-04-12 15:31:47	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1726	59	0	false	0	0		0	
2019-04-12 15:31:52	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3538	136	0	false	0	0		0	
2019-04-12 15:31:57	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1472	65	0	false	0	0		0	
2019-04-12 15:32:02	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2968	134	0	false	0	0		0	
2019-04-12 15:32:07	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1824	65	0	false	0	0		0	
2019-04-12 15:32:11	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6442	122	1	false	0	0		0	
2019-04-12 15:32:16	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1344	14	0	false	0	0		0	
2019-04-12 15:32:21	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2064	92	0	false	0	0		0	
2019-04-12 15:32:29	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	726	12	1	false	0	0		0	
2019-04-12 15:32:33	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2090	199	1	false	0	0		0	
2019-04-12 15:32:38	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	528	9	3	false	0	0		0	
2019-04-12 15:32:43	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1782	229	0	false	0	0		0	
2019-04-12 15:32:48	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	738	9	1	false	0	0		0	
2019-04-12 15:32:53	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2054	90	1	false	0	0		0	
2019-04-12 15:32:57	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3452	145	0	false	0	0		0	
2019-04-12 15:33:02	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	678	12	1	false	0	0		0	
2019-04-12 15:33:07	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3278	271	6	false	0	0		0	
2019-04-12 15:33:12	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3206	230	6	false	0	0		0	
2019-04-12 15:33:17	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2636	56	1	false	0	0		0	
2019-04-12 15:33:22	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2680	59	1	false	0	0		0	
2019-04-12 15:33:27	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2704	132	1	false	0	0		0	
2019-04-12 15:33:32	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1706	59	0	false	0	0		0	
2019-04-12 15:33:37	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3464	136	0	false	0	0		0	
2019-04-12 15:33:42	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1450	65	0	false	0	0		0	
2019-04-12 15:33:47	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2904	134	0	false	0	0		0	
2019-04-12 15:33:52	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1802	65	0	false	0	0		0	
2019-04-12 15:33:57	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6380	122	1	false	0	0		0	
2019-04-12 15:34:01	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1342	14	0	false	0	0		0	
2019-04-12 15:34:06	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1998	92	0	false	0	0		0	
2019-04-12 15:34:12	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	726	12	1	false	0	0		0	
2019-04-12 15:34:15	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2084	193	1	false	0	0		0	
2019-04-12 15:34:19	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	528	9	3	false	0	0		0	
2019-04-12 15:34:22	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1776	223	0	false	0	0		0	
2019-04-12 15:34:25	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	738	9	1	false	0	0		0	
2019-04-12 15:34:28	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2048	84	1	false	0	0		0	
2019-04-12 15:34:31	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3446	139	0	false	0	0		0	
2019-04-12 15:34:34	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	678	12	1	false	0	0		0	
2019-04-12 15:34:38	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3272	265	6	false	0	0		0	
2019-04-12 15:34:41	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3200	224	6	false	0	0		0	
2019-04-12 15:34:44	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2632	52	1	false	0	0		0	
2019-04-12 15:34:48	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2676	55	1	false	0	0		0	
2019-04-12 15:34:51	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2698	126	1	false	0	0		0	
2019-04-12 15:34:54	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1706	59	0	false	0	0		0	
2019-04-12 15:34:58	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3458	130	0	false	0	0		0	
2019-04-12 15:35:01	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1450	65	0	false	0	0		0	
2019-04-12 15:35:04	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2898	128	0	false	0	0		0	
2019-04-12 15:35:08	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1802	65	0	false	0	0		0	
2019-04-12 15:35:11	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6380	122	1	false	0	0		0	
2019-04-12 15:35:14	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1342	14	0	false	0	0		0	
2019-04-12 15:35:18	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1992	86	0	false	0	0		0	
2019-04-12 15:35:23	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	726	12	1	false	0	0		0	
2019-04-12 15:35:26	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2068	193	1	false	0	0		0	
2019-04-12 15:35:29	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	516	9	3	false	0	0		0	
2019-04-12 15:35:32	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1736	223	0	false	0	0		0	
2019-04-12 15:35:35	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	726	9	1	false	0	0		0	
2019-04-12 15:35:38	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2032	84	1	false	0	0		0	
2019-04-12 15:35:41	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3440	139	0	false	0	0		0	
2019-04-12 15:35:44	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	678	12	1	false	0	0		0	
2019-04-12 15:35:47	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3236	265	6	false	0	0		0	
2019-04-12 15:35:50	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3164	224	6	false	0	0		0	
2019-04-12 15:35:53	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2418	52	1	false	0	0		0	
2019-04-12 15:35:56	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2462	55	1	false	0	0		0	
2019-04-12 15:35:59	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2670	126	1	false	0	0		0	
2019-04-12 15:36:02	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1706	59	0	false	0	0		0	
2019-04-12 15:36:06	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3444	130	0	false	0	0		0	
2019-04-12 15:36:09	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1436	65	0	false	0	0		0	
2019-04-12 15:36:12	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2882	128	0	false	0	0		0	
2019-04-12 15:36:15	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1802	65	0	false	0	0		0	
2019-04-12 15:36:18	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6304	122	1	false	0	0		0	
2019-04-12 15:36:21	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1316	14	0	false	0	0		0	
2019-04-12 15:36:24	44	44.11	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304778	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=11external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1978	86	0	false	0	0		0	
