<!-- HTML header for doxygen 1.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Zephyr API Documentation: include/arch/x86/intel_vtd.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript" src="doxygen-awesome-zephyr.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-zephyr.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo.svg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Zephyr API Documentation
   &#160;<span id="projectnumber">3.0.99</span>
   </div>
   <div id="projectbrief">A Scalable Open Source RTOS</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('arch_2x86_2intel__vtd_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">intel_vtd.h</div></div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2intel__vtd_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2020 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#ifndef ZEPHYR_INCLUDE_ARCH_X86_INTEL_VTD_H</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="preprocessor">#define ZEPHYR_INCLUDE_ARCH_X86_INTEL_VTD_H</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef _ASMLANGUAGE</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*************\</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Registers *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">\*************/</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aaf55b3a29bcc8b11050c017cbb7fd428">   15</a></span><span class="preprocessor">#define VTD_VER_REG             0x000 </span><span class="comment">/* Version */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a8e12194a86d1a54e3bb342dc40ea41be">   16</a></span><span class="preprocessor">#define VTD_CAP_REG             0x008 </span><span class="comment">/* Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a354bd108771d1e9214df604dcfad5291">   17</a></span><span class="preprocessor">#define VTD_ECAP_REG            0x010 </span><span class="comment">/* Extended Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa4f2595ff9d2403e65e99e0fa9c2a413">   18</a></span><span class="preprocessor">#define VTD_GCMD_REG            0x018 </span><span class="comment">/* Global Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a12de5a06af6f0dee1450b57d1c7c5da1">   19</a></span><span class="preprocessor">#define VTD_GSTS_REG            0x01C </span><span class="comment">/* Global Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a8a87a0cfe8d7befd0c3d5d8f0176feed">   20</a></span><span class="preprocessor">#define VTD_RTADDR_REG          0x020 </span><span class="comment">/* Root Table Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa57bd08d48e54a6570a91289f2f3de73">   21</a></span><span class="preprocessor">#define VTD_CCMD_REG            0x028 </span><span class="comment">/* Context Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ab534801c80c852a0d44ba37fb99ff599">   22</a></span><span class="preprocessor">#define VTD_FSTS_REG            0x034 </span><span class="comment">/* Fault Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a2b1363ea2de4c496caae52789f4602f6">   23</a></span><span class="preprocessor">#define VTD_FECTL_REG           0x038 </span><span class="comment">/* Fault Event Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a257e82a689b9e0bbf27593c034654453">   24</a></span><span class="preprocessor">#define VTD_FEDATA_REG          0x03C </span><span class="comment">/* Fault Event Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a844dfe526758c9430caae2b45d5997cd">   25</a></span><span class="preprocessor">#define VTD_FEADDR_REG          0x040 </span><span class="comment">/* Fault Event Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a99b27d978fe934be907455edc923f349">   26</a></span><span class="preprocessor">#define VTD_FEUADDR_REG         0x044 </span><span class="comment">/* Fault Event Upper Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ade4fdd4c9b03342ed83a99a1de4fdfce">   27</a></span><span class="preprocessor">#define VTD_AFLOG_REG           0x058 </span><span class="comment">/* Advanced Fault Log */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5463ab7a69efad6a1ba3ede229f01944">   28</a></span><span class="preprocessor">#define VTD_PMEN_REG            0x064 </span><span class="comment">/* Protected Memory Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a174f0c29d59bd0089bc255d908320496">   29</a></span><span class="preprocessor">#define VTD_PLMBASE_REG         0x068 </span><span class="comment">/* Protected Low Memory Base */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0e91de46d5fcca3a4a6f9f4f415ae6af">   30</a></span><span class="preprocessor">#define VTD_PLMLIMIT_REG        0x06C </span><span class="comment">/* Protected Low Memory Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a41e24e42a32a0724fcc5458dd270394e">   31</a></span><span class="preprocessor">#define VTD_PHMBASE_REG         0x070 </span><span class="comment">/* Protected High Memory Base */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#af3ed4442c70f5cca2e42b16ac715bf1d">   32</a></span><span class="preprocessor">#define VTD_PHMLIMIT_REG        0x078 </span><span class="comment">/* Protected High Memory Limit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adeb16c650d63fbff28dddbee5e47eb35">   33</a></span><span class="preprocessor">#define VTD_IQH_REG             0x080 </span><span class="comment">/* Invalidation Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a96c5df443c830b3f50cfd3b0cb1db62b">   34</a></span><span class="preprocessor">#define VTD_IQT_REG             0x088 </span><span class="comment">/* Invalidation Queue Tail */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adc615cb42daa0b031fef3b13882a0656">   35</a></span><span class="preprocessor">#define VTD_IQA_REG             0x090 </span><span class="comment">/* Invalidation Queue Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a47e7999170740251eaf070b343c3dac5">   36</a></span><span class="preprocessor">#define VTD_ICS_REG             0x09C </span><span class="comment">/* Invalidation Completion Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a90c729a08238da52f5e71e9631eef7b2">   37</a></span><span class="preprocessor">#define VTD_IECTL_REG           0x0A0 </span><span class="comment">/* Invalidation Completion Event Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#afd990ea46b0e0223cb6a4984b8f7980d">   38</a></span><span class="preprocessor">#define VTD_IEDATA_REG          0x0A4 </span><span class="comment">/* Invalidation Completion Event Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a92e5f0445108729ce275b0207c40e0fc">   39</a></span><span class="preprocessor">#define VTD_IEADDR_REG          0x0A8 </span><span class="comment">/* Invalidation Completion Event Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0730b889749f87482e72e464af24d1bd">   40</a></span><span class="preprocessor">#define VTD_IEUADDR_REG         0x0AC </span><span class="comment">/* Invalidation Completion Event Upper Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a6fd0940792b56a1842eca499eb3c3c49">   41</a></span><span class="preprocessor">#define VTD_IQERCD_REG          0x0B0 </span><span class="comment">/* Invalidation Queue Error Record */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a60f31f19a83d0a98f621edc243ef22d7">   42</a></span><span class="preprocessor">#define VTD_IRTA_REG            0x0B8 </span><span class="comment">/* Interrupt Remapping Table Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ad40e4766ad1511e796f6c1ff4a021f29">   43</a></span><span class="preprocessor">#define VTD_PQH_REG             0x0C0 </span><span class="comment">/* Page Request Queue Head */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a58aad2e7fd4eda6c45772467405819b8">   44</a></span><span class="preprocessor">#define VTD_PQT_REG             0x0C8 </span><span class="comment">/* Page Request Queue Tail */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#af0100bd5cff7c067d58a4b80b1333f7b">   45</a></span><span class="preprocessor">#define VTD_PQA_REG             0x0D0 </span><span class="comment">/* Page Request Queue Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a502a5fd90a1e4761378c9b0722fb294e">   46</a></span><span class="preprocessor">#define VTD_PRS_REG             0x0DC </span><span class="comment">/* Page Request Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a06eb10f7e372d0d4a4ac396efe89291f">   47</a></span><span class="preprocessor">#define VTD_PECTL_REG           0x0E0 </span><span class="comment">/* Page Request Event Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ab1106f4b9646027441d7d33579ff7506">   48</a></span><span class="preprocessor">#define VTD_PEDATA_REG          0x0E4 </span><span class="comment">/* Page Request Event Data */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a78165cc7aa3d410bac0078697821a5e4">   49</a></span><span class="preprocessor">#define VTD_PEADDR_REG          0x0E8 </span><span class="comment">/* Page Request Event Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aedb781050449eeb2803d9f897541b499">   50</a></span><span class="preprocessor">#define VTD_PEUADDR_REG         0x0EC </span><span class="comment">/* Page Request Event Upper Address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a81bc1962172f5fb87367847d3aace31b">   51</a></span><span class="preprocessor">#define VTD_MTRRCAP_REG         0x100 </span><span class="comment">/* MTRR Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae31f67f99552bf13fb1d1cff36f09d58">   52</a></span><span class="preprocessor">#define VTD_MTRRDEF_REG         0x108 </span><span class="comment">/* MTRR Default Type */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a301b5cbc77f4ea445843f467961dbe16">   53</a></span><span class="preprocessor">#define VTD_MTRR_FIX64K_00000_REG 0x120 </span><span class="comment">/* Fixed-range MTRR for 64K_00000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a2db28ba3a8f12815153905f7be365001">   54</a></span><span class="preprocessor">#define VTD_MTRR_FIX16K_80000_REG 0x128 </span><span class="comment">/* Fixed-range MTRR for 16K_80000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ab8c127c60b25fb5e1ffb8e5524d288a7">   55</a></span><span class="preprocessor">#define VTD_MTRR_FIX16K_A0000_REG 0x130 </span><span class="comment">/* Fixed-range MTRR for 16K_A0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a1f21f97fb1ffa22a8d62a904ee916829">   56</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_C0000_REG 0x138 </span><span class="comment">/* Fixed-range MTRR for 4K_C0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adf5e811fdd20d85dfa122102d103e8a7">   57</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_C8000_REG 0x140 </span><span class="comment">/* Fixed-range MTRR for 4K_C8000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#af75a654b06da6202f95404ebd80883c2">   58</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_D0000_REG 0x148 </span><span class="comment">/* Fixed-range MTRR for 4K_D0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ac48bbb28dbeac1fef967bf6b5eb49ef7">   59</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_D8000_REG 0x150 </span><span class="comment">/* Fixed-range MTRR for 4K_D8000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3bc83d6ecee674b0e82986c3a0fe02d2">   60</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_E0000_REG 0x158 </span><span class="comment">/* Fixed-range MTRR for 4K_E0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a8c8f8255f6c96e88b87abb377829c477">   61</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_E8000_REG 0x160 </span><span class="comment">/* Fixed-range MTRR for 4K_E8000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a522d7d598548ab37db10a58dce092564">   62</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_F0000_REG 0x168 </span><span class="comment">/* Fixed-range MTRR for 4K_F0000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a093945fc17fe842c57e1cc15c7706be6">   63</a></span><span class="preprocessor">#define VTD_MTRR_FIX4K_F8000_REG 0x170 </span><span class="comment">/* Fixed-range MTRR for 4K_F8000 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aceed4692a0baebf43a05e7e47a677e7e">   64</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE0_REG  0x180 </span><span class="comment">/* Variable-range MTRR Base0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3117c34473b1dda9370b6b2c0d2b3ae8">   65</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK0_REG  0x188 </span><span class="comment">/* Variable-range MTRR Mask0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ac373a978ad5718e70d64cb2edf83d3ff">   66</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE1_REG  0x190 </span><span class="comment">/* Variable-range MTRR Base1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a7bff89243d1fe1ee50c30fe35f8787b8">   67</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK1_REG  0x198 </span><span class="comment">/* Variable-range MTRR Mask1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a7764fedc514505d866b6cf0ff02fcd77">   68</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE2_REG  0x1A0 </span><span class="comment">/* Variable-range MTRR Base2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a39d916ac79277d19e4de4d3304e05419">   69</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK2_REG  0x1A8 </span><span class="comment">/* Variable-range MTRR Mask2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a60051c41689206174524d93568edb8fb">   70</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE3_REG  0x1B0 </span><span class="comment">/* Variable-range MTRR Base3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a920934ca68d623a17e40349b96732710">   71</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK3_REG  0x1B8 </span><span class="comment">/* Variable-range MTRR Mask3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5b64dc4002cb91e17e9d59a5a5287931">   72</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE4_REG  0x1C0 </span><span class="comment">/* Variable-range MTRR Base4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0efb849ec6eb87f45449d652b50b35ac">   73</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK4_REG  0x1C8 </span><span class="comment">/* Variable-range MTRR Mask4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ada6c20bd514287289a4c9be89cf37c5e">   74</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE5_REG  0x1D0 </span><span class="comment">/* Variable-range MTRR Base5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aeb38393a9b55a00b11fc57b96e337f1e">   75</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK5_REG  0x1D8 </span><span class="comment">/* Variable-range MTRR Mask5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a2fa2b0adce4532b0e78e36067ddc92bc">   76</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE6_REG  0x1E0 </span><span class="comment">/* Variable-range MTRR Base6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a1cd4cec75797d2ab276e1bb4676ed35f">   77</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK6_REG  0x1E8 </span><span class="comment">/* Variable-range MTRR Mask6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ab8c0090a6b877ab563dc47f6ceab6ffa">   78</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE7_REG  0x1F0 </span><span class="comment">/* Variable-range MTRR Base7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a544d6f76bbc9cfe9e5e13dc88cc7efa7">   79</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK7_REG  0x1F8 </span><span class="comment">/* Variable-range MTRR Mask7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a87cb38ce70856e3ed54e892981b162d8">   80</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE8_REG  0x200 </span><span class="comment">/* Variable-range MTRR Base8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a7de7d6d45f3054aaaf3700597974a173">   81</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK8_REG  0x208 </span><span class="comment">/* Variable-range MTRR Mask8 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa9c98b56442189b198853dc55f65ee99">   82</a></span><span class="preprocessor">#define VTD_MTRR_PHYSBASE9_REG  0x210 </span><span class="comment">/* Variable-range MTRR Base9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a658f6bc2f2f6ad3bc3dec326a3f80322">   83</a></span><span class="preprocessor">#define VTD_MTRR_PHYSMASK9_REG  0x218 </span><span class="comment">/* Variable-range MTRR Mask9 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae8419bde7f945e47b690fcd13c1b0459">   84</a></span><span class="preprocessor">#define VTD_VCCAP_REG           0xE00 </span><span class="comment">/* Virtual Command Capability */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a314d1d69680701e467f1e4a0da918684">   85</a></span><span class="preprocessor">#define VTD_VCMD                0xE10 </span><span class="comment">/* Virtual Command */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0394fb4097710d9b835d35c18f9cdd45">   86</a></span><span class="preprocessor">#define VTD_VCRSP               0xE20 </span><span class="comment">/* Virtual Command Response */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* Capability Register details */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3e8a1c8cc230c8baa2b632232fbdee43">   89</a></span><span class="preprocessor">#define VTD_CAP_NFR_POS         40</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aed3f6c10d7c8c0e8ff36fafc9b1914b2">   90</a></span><span class="preprocessor">#define VTD_CAP_NFR_MASK        ((uint64_t)0xFFUL &lt;&lt; VTD_CAP_NFR_POS)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a26f66a18afc6c082d3bb88de92048239">   91</a></span><span class="preprocessor">#define VTD_CAP_NFR(cap)                                        \</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">        (((uint64_t)cap &amp; VTD_CAP_NFR_MASK) &gt;&gt; VTD_CAP_NFR_POS)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a6be01a7dc85f094a1b69d724178a17f9">   94</a></span><span class="preprocessor">#define VTD_CAP_FRO_POS         24</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5958f3ae27386add66d3860e59f75d44">   95</a></span><span class="preprocessor">#define VTD_CAP_FRO_MASK        ((uint64_t)0x3FFUL &lt;&lt; VTD_CAP_FRO_POS)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a4954ce494102274e62e3ea4db26c5c47">   96</a></span><span class="preprocessor">#define VTD_CAP_FRO(cap)                                        \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">        (((uint64_t)cap &amp; VTD_CAP_FRO_MASK) &gt;&gt; VTD_CAP_FRO_POS)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* Extended Capability Register details */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#af8c0e9a9135fbac1a31f807fa31854ce">  100</a></span><span class="preprocessor">#define VTD_ECAP_C              BIT(0)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* Global Command Register details */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a77a7d681bf347e2f6e67a6fceac9d3ec">  103</a></span><span class="preprocessor">#define VTD_GCMD_CFI            23</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ab67d22a80805b503c01a18250f69d821">  104</a></span><span class="preprocessor">#define VTD_GCMD_SIRTP          24</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae8a7488667327fb89be327270ff2c2d9">  105</a></span><span class="preprocessor">#define VTD_GCMD_IRE            25</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5c81208be8e84b45e02ce632cdca49c4">  106</a></span><span class="preprocessor">#define VTD_GCMD_QIE            26</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae9cbe740bb1766815c9abac27147d9a1">  107</a></span><span class="preprocessor">#define VTD_GCMD_WBF            27</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a82458446fa979a8859cc47cebb033546">  108</a></span><span class="preprocessor">#define VTD_GCMD_EAFL           28</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a693ad1ea084abc79792acf6e9624eb01">  109</a></span><span class="preprocessor">#define VTD_GCMD_SFL            29</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ad8f7b89a1d8403ed67b2b6bea9040cba">  110</a></span><span class="preprocessor">#define VTD_GCMD_SRTP           30</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ad082231bc325e87ed9b958308287d2cb">  111</a></span><span class="preprocessor">#define VTD_GCMD_TE             31</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* Global Status Register details */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a9c721d84291b7a850fc80014b22bb5bd">  114</a></span><span class="preprocessor">#define VTD_GSTS_CFIS           23</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aacaef26bfd1a0df3daac57b9b4c94c0e">  115</a></span><span class="preprocessor">#define VTD_GSTS_SIRTPS         24</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3c4280b1bdd1d08c8e74740c703e8c55">  116</a></span><span class="preprocessor">#define VTD_GSTS_IRES           25</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a860ae42ac0bd9c59486911c2a54b1d75">  117</a></span><span class="preprocessor">#define VTD_GSTS_QIES           26</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adc9c8b0b29a43676fb8929a385b60a5d">  118</a></span><span class="preprocessor">#define VTD_GSTS_WBFS           27</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a341a758419eb574369e3fc1004185f7b">  119</a></span><span class="preprocessor">#define VTD_GSTS_EAFLS          28</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a2cc6fbc91569604ea72f06eb05cc38eb">  120</a></span><span class="preprocessor">#define VTD_GSTS_SFLS           29</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a1692e8cc99f47621eeed3e9d5d4e66de">  121</a></span><span class="preprocessor">#define VTD_GSTS_SRTPS          30</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa4c198fda51ee4734793c4d249ef066a">  122</a></span><span class="preprocessor">#define VTD_GSTS_TES            31</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Interrupt Remapping Table Address Register details */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5846f2bd688b7c3f0aab2143c9a00bc6">  125</a></span><span class="preprocessor">#define VTD_IRTA_SIZE_MASK      0x000000000000000FUL</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3ae1b14d3b871dba8b4642ab7a860258">  126</a></span><span class="preprocessor">#define VTD_IRTA_EIME           BIT(11)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae3278bc139378fd2f757391abae700e0">  128</a></span><span class="preprocessor">#define VTD_IRTA_REG_GEN_CONTENT(addr, size, mode)              \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">        ((uint64_t)(addr) | (mode) | (size &amp; VTD_IRTA_SIZE_MASK))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Fault event control register details */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3bb481c87768989a1c42effa0f4f1cbc">  132</a></span><span class="preprocessor">#define VTD_FECTL_REG_IP        30</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a5e62a41b65a94300ab98bad8f00984c2">  133</a></span><span class="preprocessor">#define VTD_FECTL_REG_IM        31</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* Fault event status register details */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#abb54fb534dd165ef2563621a35d5fe68">  136</a></span><span class="preprocessor">#define VTD_FSTS_PFO            BIT(0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#acc0953f9a36d112b6ac08b80c8187c6e">  137</a></span><span class="preprocessor">#define VTD_FSTS_PPF            BIT(1)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#afb789ca74454c2d98af565f4e2475794">  138</a></span><span class="preprocessor">#define VTD_FSTS_AFO            BIT(2)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a29c5874aefa4e6fb03bec4d413e4a28a">  139</a></span><span class="preprocessor">#define VTD_FSTS_APF            BIT(3)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0bd762348a7e835404a69d07ef693d2f">  140</a></span><span class="preprocessor">#define VTD_FSTS_IQE            BIT(4)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a4f65f47bb0a7002c92177fbc7a2864d7">  141</a></span><span class="preprocessor">#define VTD_FSTS_ICE            BIT(5)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#ae011a04ef87b86d305d809871f00c5a2">  142</a></span><span class="preprocessor">#define VTD_FSTS_ITE            BIT(6)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a799b213d8a02bac5fe5b31e826233ebb">  144</a></span><span class="preprocessor">#define VTD_FSTS_FRI_POS        8</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a818a7264f3a2275541f350b12b3a34a6">  145</a></span><span class="preprocessor">#define VTD_FSTS_FRI_MASK       (0xF &lt;&lt; VTD_FSTS_FRI_POS)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a82b00aeb6434202908e86e23135e5e09">  146</a></span><span class="preprocessor">#define VTD_FSTS_FRI(status)                                    \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">        ((status &amp; VTD_FSTS_FRI_MASK) &gt;&gt; VTD_FSTS_FRI_POS)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a3777767d5237f1c9fd01ef443616682d">  149</a></span><span class="preprocessor">#define VTD_FSTS_CLEAR_STATUS                           \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">        (VTD_FSTS_PFO | VTD_FSTS_AFO | VTD_FSTS_APF |   \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">         VTD_FSTS_IQE | VTD_FSTS_ICE | VTD_FSTS_ITE)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a6b1c92f5cfa7076b5faf07411b5961f6">  153</a></span><span class="preprocessor">#define VTD_FSTS_CLEAR(status)                  \</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">        (status &amp; VTD_FSTS_CLEAR_STATUS)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/* Fault recording register(s) details</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * Note: parts of the register are split into highest and lowest 64bits</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * so bit positions are depending on it and are not based on 128bits reg.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a72c6aa91c80cc91f7d6d500468af2af4">  160</a></span><span class="preprocessor">#define VTD_FRCD_REG_SIZE       16</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/* Highest 64bits info */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a8c0f1380ac4841fb9d42c3598c0e71d3">  163</a></span><span class="preprocessor">#define VTD_FRCD_F              BIT(63)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a4284d75cae56e03cafa90f4688579e47">  164</a></span><span class="preprocessor">#define VTD_FRCD_T              BIT(62)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#abda94b6920c2d8eaf7869a847623387b">  166</a></span><span class="preprocessor">#define VTD_FRCD_FR_POS         32</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a080b1bf3b5e82b8a116ddecad71e92af">  167</a></span><span class="preprocessor">#define VTD_FRCD_FR_MASK        ((uint64_t)0xFF &lt;&lt; VTD_FRCD_FR_POS)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adc14712ae3a0c05ea91cc33f081cf8e8">  168</a></span><span class="preprocessor">#define VTD_FRCD_FR(fault)                                      \</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">        ((uint8_t)((fault &amp; VTD_FRCD_FR_MASK) &gt;&gt; VTD_FRCD_FR_POS))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa1cc5e6b0e1ef462a6b8bd413394f25e">  171</a></span><span class="preprocessor">#define VTD_FRCD_SID_MASK       0xFFFF</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa3b09820d198289144f7b94ce0d8dfd3">  172</a></span><span class="preprocessor">#define VTD_FRCD_SID(fault)                     \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">        ((uint16_t)(fault &amp; VTD_FRCD_SID_MASK))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/* Lowest 64bits info */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa974782decb4c4168b81f88b96f83de4">  176</a></span><span class="preprocessor">#define VTD_FRCD_FI_POS         12</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a642177b1daa871203f905d8240541d31">  177</a></span><span class="preprocessor">#define VTD_FRCD_FI_MASK        ((uint64_t)0xFFFFFFFFFFFFF &lt;&lt; VTD_FRCD_FI_POS)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a97c3fde0e13fb1320ff94eec27e34583">  178</a></span><span class="preprocessor">#define VTD_FRCD_FI(fault)                              \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">        ((fault &amp; VTD_FRCD_FI_MASK) &gt;&gt; VTD_FRCD_FI_POS)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a914df4290ce328e4b7af6300b1901010">  181</a></span><span class="preprocessor">#define VTD_FRCD_FI_IR_POS      48</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a0d8b4f5199c3c3cba38e0e03bb180226">  182</a></span><span class="preprocessor">#define VTD_FRCD_FI_IR_MASK     ((uint64_t)0xFFFF &lt;&lt; VTD_FRCD_FI_IR_POS)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#aa927f2cdda78bbbd3f846d8ea422a1fa">  183</a></span><span class="preprocessor">#define VTD_FRCD_FI_IR(fault)                                   \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">        ((fault &amp; VTD_FRCD_FI_IR_MASK) &gt;&gt; VTD_FRCD_FI_IR_POS)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* Invalidation Queue Address register details */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a9f0d0ed3d38ea6b1a23efc1406633d1a">  187</a></span><span class="preprocessor">#define VTD_IQA_SIZE_MASK       0x7</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a84bb8ffc35c9b25030436a4a88c6a771">  188</a></span><span class="preprocessor">#define VTD_IQA_WIDTH_128_BIT   0</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a2d0d9080b2373b5b451d7ad3fa17b985">  189</a></span><span class="preprocessor">#define VTD_IQA_WIDTH_256_BIT   BIT(11)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#adf3d1fcc9595a50c2c18b99e54baa5a2">  190</a></span><span class="preprocessor">#define VTD_IQA_REG_GEN_CONTENT(addr, width, size)                      \</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">        ((uint64_t)0 | (addr) | (width) | (size &amp; VTD_IQA_SIZE_MASK))</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* Invalidation Queue Head register details */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a85be1fe969eaabd32736ef6c696267c8">  194</a></span><span class="preprocessor">#define VTD_IQH_QH_POS_128      4</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a00a2efca0fe92402eda07c6c42dc32a2">  195</a></span><span class="preprocessor">#define VTD_IQH_QH_MASK         ((uint64_t)0xEF &lt;&lt; VTD_IQH_QH_POS_128)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* Invalidation Queue Tail register details */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#acfc1062dff0c14b3aaea99406bbbd105">  198</a></span><span class="preprocessor">#define VTD_IQT_QT_POS_128      4</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="arch_2x86_2intel__vtd_8h.html#a40c2fb7375465ff96c850d20b2d90211">  199</a></span><span class="preprocessor">#define VTD_IQT_QT_MASK         ((uint64_t)0xEF &lt;&lt; VTD_IQT_QT_POS_128)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#endif </span><span class="comment">/* _ASMLANGUAGE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#endif </span><span class="comment">/* ZEPHYR_INCLUDE_ARCH_X86_INTEL_VTD_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.1-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_7c40e03ac1dfef8b430578d46da2b8fd.html">arch</a></li><li class="navelem"><a class="el" href="dir_125525dd0204314d8128b040b138ff36.html">x86</a></li><li class="navelem"><a class="el" href="arch_2x86_2intel__vtd_8h.html">intel_vtd.h</a></li>
    <li class="footer">Generated on Sat Mar 5 2022 05:00:44 for Zephyr API Documentation by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
<script type="text/javascript">
  $(function() {
    toggleButton = document.createElement('doxygen-awesome-dark-mode-toggle')
    toggleButton.title = "Toggle Light/Dark Mode"
    $(document).ready(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
    // every resize will remove the button, which is why it has to be added again:
    $(window).resize(function(){
      document.getElementById("MSearchBox").parentNode.appendChild(toggleButton)
    })
  })
</script>
</body>
</html>
