{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669962005906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669962005922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 22:20:05 2022 " "Processing started: Thu Dec 01 22:20:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669962005922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962005922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962005922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1669962006548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669962006548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocheck.sv 2 2 " "Found 2 design units, including 2 entities, in source file zerocheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroCheck " "Found entity 1: zeroCheck" {  } { { "zeroCheck.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zeroCheck.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017883 ""} { "Info" "ISGN_ENTITY_NAME" "2 zeroCheck_tb " "Found entity 2: zeroCheck_tb" {  } { { "zeroCheck.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zeroCheck.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extender " "Found entity 1: zero_extender" {  } { { "zero_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zero_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017886 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extender_tb " "Found entity 2: zero_extender_tb" {  } { { "zero_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/zero_extender.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_64_bit " "Found entity 1: xor_64_bit" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017888 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_64_bit_testbench " "Found entity 2: xor_64_bit_testbench" {  } { { "xor_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/xor_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/sign_extender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017890 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_tb " "Found entity 2: se_tb" {  } { { "sign_extender.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/sign_extender.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/regfile.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 2 2 " "Found 2 design units, including 2 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017896 ""} { "Info" "ISGN_ENTITY_NAME" "2 programCounter_tb " "Found entity 2: programCounter_tb" {  } { { "programCounter.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounter.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_64_bit " "Found entity 1: or_64_bit" {  } { { "or_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/or_64_bit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017898 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_64_bit_testbench " "Found entity 2: or_64_bit_testbench" {  } { { "or_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/or_64_bit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x32_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017902 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x8_1_testbench " "Found entity 2: mux64x8_1_testbench" {  } { { "mux64x8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017905 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x4_1.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1_2scomp.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1_2scomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1_2scomp " "Found entity 1: mux64x2_1_2scomp" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017907 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_2scomp_testbench " "Found entity 2: mux64x2_1_2scomp_testbench" {  } { { "mux64x2_1_2scomp.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1_2scomp.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017909 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux32_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux2_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017921 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017921 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017921 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017923 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/fullAdder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017925 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/fullAdder.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017927 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_testbench " "Found entity 2: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder3_8.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017929 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8_testbench " "Found entity 2: decoder3_8_testbench" {  } { { "decoder3_8.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder3_8.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder2_4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017931 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder2_4.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017933 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017933 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_single.sv(350) " "Verilog HDL warning at CPU_single.sv(350): extended using \"x\" or \"z\"" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CPU_single.sv(353) " "Verilog HDL warning at CPU_single.sv(353): extended using \"x\" or \"z\"" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_single.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_single.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_single " "Found entity 1: CPU_single" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017937 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_single_tb " "Found entity 2: CPU_single_tb" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_64_bit " "Found entity 1: and_64_bit" {  } { { "and_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/and_64_bit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017939 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_64_bit_testbench " "Found entity 2: and_64_bit_testbench" {  } { { "and_64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/and_64_bit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/alustim.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(65) " "Verilog HDL warning at ALU_pass_add_sub.sv(65): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017943 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_pass_add_sub.sv(66) " "Verilog HDL warning at ALU_pass_add_sub.sv(66): extended using \"x\" or \"z\"" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_pass_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_pass_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU_pass_add_sub.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_pass_add_sub.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(85) " "Verilog HDL warning at ALU.sv(85): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017946 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.sv(86) " "Verilog HDL warning at ALU.sv(86): extended using \"x\" or \"z\"" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017946 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUmini " "Found entity 2: ALUmini" {  } { { "ALU.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64_bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64_bit " "Found entity 1: adder64_bit" {  } { { "adder64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder64_bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017948 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_bit_testbench " "Found entity 2: adder64_bit_testbench" {  } { { "adder64_bit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder64_bit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4_pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_4_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4_pc " "Found entity 1: adder_4_pc" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017950 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_4_pc_tb " "Found entity 2: adder_4_pc_tb" {  } { { "adder_4_pc.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/D_FF.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2locmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg2locmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2locMux " "Found entity 1: reg2locMux" {  } { { "reg2locMux.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/reg2locMux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017955 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg2locMux_tb " "Found entity 2: reg2locMux_tb" {  } { { "reg2locMux.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/reg2locMux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control_unit.sv(35) " "Verilog HDL warning at ALU_control_unit.sv(35): extended using \"x\" or \"z\"" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control_unit.sv(93) " "Verilog HDL warning at ALU_control_unit.sv(93): extended using \"x\" or \"z\"" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669962017957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control_unit " "Found entity 1: ALU_control_unit" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017957 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_control_unit_tb " "Found entity 2: alu_control_unit_tb" {  } { { "ALU_control_unit.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU_control_unit.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_control " "Found entity 1: CPU_control" {  } { { "CPU_control.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_control.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017960 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_control_tb " "Found entity 2: CPU_control_tb" {  } { { "CPU_control.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_control.sv" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegister " "Found entity 1: flagRegister" {  } { { "flagRegister.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/flagRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file if_id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Reg " "Found entity 1: IF_ID_Reg" {  } { { "IF_ID_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/IF_ID_Reg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017964 ""} { "Info" "ISGN_ENTITY_NAME" "2 IF_ID_Reg_tb " "Found entity 2: IF_ID_Reg_tb" {  } { { "IF_ID_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/IF_ID_Reg.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file id_ex_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Reg " "Found entity 1: ID_EX_Reg" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017966 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX_Reg_tb " "Found entity 2: ID_EX_Reg_tb" {  } { { "ID_EX_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ID_EX_Reg.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/forwarding.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017968 ""} { "Info" "ISGN_ENTITY_NAME" "2 fwd_tb " "Found entity 2: fwd_tb" {  } { { "forwarding.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/forwarding.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file ex_mem_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Reg " "Found entity 1: EX_MEM_Reg" {  } { { "EX_MEM_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/EX_MEM_Reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017970 ""} { "Info" "ISGN_ENTITY_NAME" "2 EX_MEM_Reg_tb " "Found entity 2: EX_MEM_Reg_tb" {  } { { "EX_MEM_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/EX_MEM_Reg.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file mem_wb_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Reg " "Found entity 1: MEM_WB_Reg" {  } { { "MEM_WB_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017973 ""} { "Info" "ISGN_ENTITY_NAME" "2 MEM_WB_Reg_tb " "Found entity 2: MEM_WB_Reg_tb" {  } { { "MEM_WB_Reg.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcalcs.sv 2 2 " "Found 2 design units, including 2 entities, in source file branchcalcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchCalcs " "Found entity 1: branchCalcs" {  } { { "branchCalcs.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/branchCalcs.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017975 ""} { "Info" "ISGN_ENTITY_NAME" "2 bc_tb " "Found entity 2: bc_tb" {  } { { "branchCalcs.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/branchCalcs.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounterfix.sv 2 2 " "Found 2 design units, including 2 entities, in source file programcounterfix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounterFix " "Found entity 1: programCounterFix" {  } { { "programCounterFix.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounterFix.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017977 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCF_tb " "Found entity 2: PCF_tb" {  } { { "programCounterFix.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounterFix.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669962017977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962017977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_single " "Elaborating entity \"CPU_single\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669962018073 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_ID_flush 0 CPU_single.sv(215) " "Net \"IF_ID_flush\" at CPU_single.sv(215) has no driver or initial value, using a default initial value '0'" {  } { { "CPU_single.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1669962018089 "|CPU_single"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:condBranch " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:condBranch\"" {  } { { "CPU_single.sv" "condBranch" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:uncondBranch " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:uncondBranch\"" {  } { { "CPU_single.sv" "uncondBranch" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x2_1 mux64x2_1:branchType " "Elaborating entity \"mux64x2_1\" for hierarchy \"mux64x2_1:branchType\"" {  } { { "CPU_single.sv" "branchType" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi " "Elaborating entity \"mux2_1\" for hierarchy \"mux64x2_1:branchType\|mux2_1:muxy\[0\].miniboi\"" {  } { { "mux64x2_1.sv" "muxy\[0\].miniboi" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x2_1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Reg IF_ID_Reg:IF_ID " "Elaborating entity \"IF_ID_Reg\" for hierarchy \"IF_ID_Reg:IF_ID\"" {  } { { "CPU_single.sv" "IF_ID" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF IF_ID_Reg:IF_ID\|D_FF:IF_ID\[0\].dffs " "Elaborating entity \"D_FF\" for hierarchy \"IF_ID_Reg:IF_ID\|D_FF:IF_ID\[0\].dffs\"" {  } { { "IF_ID_Reg.sv" "IF_ID\[0\].dffs" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/IF_ID_Reg.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Reg ID_EX_Reg:ID_EX " "Elaborating entity \"ID_EX_Reg\" for hierarchy \"ID_EX_Reg:ID_EX\"" {  } { { "CPU_single.sv" "ID_EX" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Reg EX_MEM_Reg:EX_MEM " "Elaborating entity \"EX_MEM_Reg\" for hierarchy \"EX_MEM_Reg:EX_MEM\"" {  } { { "CPU_single.sv" "EX_MEM" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Reg MEM_WB_Reg:MEM_WB " "Elaborating entity \"MEM_WB_Reg\" for hierarchy \"MEM_WB_Reg:MEM_WB\"" {  } { { "CPU_single.sv" "MEM_WB" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounterFix programCounterFix:pcf " "Elaborating entity \"programCounterFix\" for hierarchy \"programCounterFix:pcf\"" {  } { { "CPU_single.sv" "pcf" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4_pc programCounterFix:pcf\|adder_4_pc:adding " "Elaborating entity \"adder_4_pc\" for hierarchy \"programCounterFix:pcf\|adder_4_pc:adding\"" {  } { { "programCounterFix.sv" "adding" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/programCounterFix.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder programCounterFix:pcf\|adder_4_pc:adding\|fullAdder:fA " "Elaborating entity \"fullAdder\" for hierarchy \"programCounterFix:pcf\|adder_4_pc:adding\|fullAdder:fA\"" {  } { { "adder_4_pc.sv" "fA" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/adder_4_pc.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:insts " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:insts\"" {  } { { "CPU_single.sv" "insts" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018437 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(29) " "Verilog HDL warning at instructmem.sv(29): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 29 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 instructmem.sv(47) " "Verilog HDL warning at instructmem.sv(47): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(48) " "Verilog HDL Display System Task info at instructmem.sv(48): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(43) " "Net \"mem.data_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(43) " "Net \"mem.waddr_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(43) " "Net \"mem.we_a\" at instructmem.sv(43) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/instructmem.sv" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1669962018438 "|CPU_single|instructmem:insts"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_control CPU_control:control " "Elaborating entity \"CPU_control\" for hierarchy \"CPU_control:control\"" {  } { { "CPU_single.sv" "control" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagRegister flagRegister:flagsflagsflags " "Elaborating entity \"flagRegister\" for hierarchy \"flagRegister:flagsflagsflags\"" {  } { { "CPU_single.sv" "flagsflagsflags" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control_unit ALU_control_unit:aloo_control " "Elaborating entity \"ALU_control_unit\" for hierarchy \"ALU_control_unit:aloo_control\"" {  } { { "CPU_single.sv" "aloo_control" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2locMux reg2locMux:regToLoc " "Elaborating entity \"reg2locMux\" for hierarchy \"reg2locMux:regToLoc\"" {  } { { "CPU_single.sv" "regToLoc" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reggy " "Elaborating entity \"regfile\" for hierarchy \"regfile:reggy\"" {  } { { "CPU_single.sv" "reggy" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 regfile:reggy\|decoder5_32:writeEnable " "Elaborating entity \"decoder5_32\" for hierarchy \"regfile:reggy\|decoder5_32:writeEnable\"" {  } { { "regfile.sv" "writeEnable" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/regfile.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 regfile:reggy\|decoder5_32:writeEnable\|decoder2_4:s1d0 " "Elaborating entity \"decoder2_4\" for hierarchy \"regfile:reggy\|decoder5_32:writeEnable\|decoder2_4:s1d0\"" {  } { { "decoder5_32.sv" "s1d0" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 regfile:reggy\|decoder5_32:writeEnable\|decoder3_8:s2d3 " "Elaborating entity \"decoder3_8\" for hierarchy \"regfile:reggy\|decoder5_32:writeEnable\|decoder3_8:s2d3\"" {  } { { "decoder5_32.sv" "s2d3" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/decoder5_32.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64 regfile:reggy\|register64:outputGen\[0\].reggy " "Elaborating entity \"register64\" for hierarchy \"regfile:reggy\|register64:outputGen\[0\].reggy\"" {  } { { "regfile.sv" "outputGen\[0\].reggy" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/regfile.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962018467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x32_1 regfile:reggy\|mux64x32_1:read1 " "Elaborating entity \"mux64x32_1\" for hierarchy \"regfile:reggy\|mux64x32_1:read1\"" {  } { { "regfile.sv" "read1" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/regfile.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962019631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\"" {  } { { "mux64x32_1.sv" "bitLevel\[0\].bigboi" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x32_1.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962019641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0\"" {  } { { "mux32_1.sv" "mux0" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux32_1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962019643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0\|mux8_1:mux0 " "Elaborating entity \"mux8_1\" for hierarchy \"regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0\|mux8_1:mux0\"" {  } { { "mux16_1.sv" "mux0" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux16_1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962019645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0\|mux8_1:mux0\|mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:reggy\|mux64x32_1:read1\|mux32_1:bitLevel\[0\].bigboi\|mux16_1:mux0\|mux8_1:mux0\|mux4_1:mux0\"" {  } { { "mux8_1.sv" "mux0" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux8_1.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962019646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:daddrExtender " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:daddrExtender\"" {  } { { "CPU_single.sv" "daddrExtender" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x2_1_2scomp mux64x2_1_2scomp:flipOffset " "Elaborating entity \"mux64x2_1_2scomp\" for hierarchy \"mux64x2_1_2scomp:flipOffset\"" {  } { { "CPU_single.sv" "flipOffset" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64_bit adder64_bit:offsetAdd " "Elaborating entity \"adder64_bit\" for hierarchy \"adder64_bit:offsetAdd\"" {  } { { "CPU_single.sv" "offsetAdd" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extender zero_extender:immExtender " "Elaborating entity \"zero_extender\" for hierarchy \"zero_extender:immExtender\"" {  } { { "CPU_single.sv" "immExtender" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aloo " "Elaborating entity \"alu\" for hierarchy \"alu:aloo\"" {  } { { "CPU_single.sv" "aloo" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_64_bit alu:aloo\|and_64_bit:AND " "Elaborating entity \"and_64_bit\" for hierarchy \"alu:aloo\|and_64_bit:AND\"" {  } { { "ALU.sv" "AND" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_64_bit alu:aloo\|or_64_bit:OR " "Elaborating entity \"or_64_bit\" for hierarchy \"alu:aloo\|or_64_bit:OR\"" {  } { { "ALU.sv" "OR" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_64_bit alu:aloo\|xor_64_bit:XOR " "Elaborating entity \"xor_64_bit\" for hierarchy \"alu:aloo\|xor_64_bit:XOR\"" {  } { { "ALU.sv" "XOR" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroCheck alu:aloo\|zeroCheck:flag " "Elaborating entity \"zeroCheck\" for hierarchy \"alu:aloo\|zeroCheck:flag\"" {  } { { "ALU.sv" "flag" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x8_1 alu:aloo\|mux64x8_1:ALU_opSel " "Elaborating entity \"mux64x8_1\" for hierarchy \"alu:aloo\|mux64x8_1:ALU_opSel\"" {  } { { "ALU.sv" "ALU_opSel" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/ALU.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64x4_1 alu:aloo\|mux64x8_1:ALU_opSel\|mux64x4_1:first " "Elaborating entity \"mux64x4_1\" for hierarchy \"alu:aloo\|mux64x8_1:ALU_opSel\|mux64x4_1:first\"" {  } { { "mux64x8_1.sv" "first" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/mux64x8_1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:magicJohnson " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:magicJohnson\"" {  } { { "CPU_single.sv" "magicJohnson" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchCalcs branchCalcs:calcifer " "Elaborating entity \"branchCalcs\" for hierarchy \"branchCalcs:calcifer\"" {  } { { "CPU_single.sv" "calcifer" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter branchCalcs:calcifer\|shifter:leftShift2 " "Elaborating entity \"shifter\" for hierarchy \"branchCalcs:calcifer\|shifter:leftShift2\"" {  } { { "branchCalcs.sv" "leftShift2" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/branchCalcs.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:mems " "Elaborating entity \"datamem\" for hierarchy \"datamem:mems\"" {  } { { "CPU_single.sv" "mems" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022762 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1669962022770 "|CPU_single|datamem:mems"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1669962022770 "|CPU_single|datamem:mems"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022790 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022790 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669962022837 "|CPU_single|datamem:mems"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1669962022837 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datamem:mems " "Can't elaborate user hierarchy \"datamem:mems\"" {  } { { "CPU_single.sv" "mems" { Text "C:/Users/gering92/Documents/GitHub/EE469_Labs/CPU_single.sv" 387 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669962022842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gering92/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/gering92/Documents/GitHub/EE469_Labs/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962022943 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669962024289 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 22:20:24 2022 " "Processing ended: Thu Dec 01 22:20:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669962024289 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669962024289 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669962024289 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669962024289 ""}
