<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-6f17d22bba15001f/esp32-0.29.0/src/emac_dma/dmastatus.rs`."><title>dmastatus.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="../../../static.files/src-script-39ed315d46fb705f.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><div class="sidebar-resizer"></div>
    <main><nav class="sub"><a class="sub-logo-container" href="../../../esp32/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="esp32"></a><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
</pre></div><pre class="rust"><code><span class="attr">#[doc = <span class="string">"Register `DMASTATUS` reader"</span>]
</span><span class="kw">pub type </span>R = <span class="kw">crate</span>::R&lt;DMASTATUS_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Register `DMASTATUS` writer"</span>]
</span><span class="kw">pub type </span>W = <span class="kw">crate</span>::W&lt;DMASTATUS_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_INT` reader - This bit indicates that the frame transmission is complete. When transmission is complete Bit\\[31\\] (OWN) of TDES0 is reset and the specific frame status information is updated in the Descriptor."</span>]
</span><span class="kw">pub type </span>TRANS_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_INT` writer - This bit indicates that the frame transmission is complete. When transmission is complete Bit\\[31\\] (OWN) of TDES0 is reset and the specific frame status information is updated in the Descriptor."</span>]
</span><span class="kw">pub type </span>TRANS_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_PROC_STOP` reader - This bit is set when the transmission is stopped."</span>]
</span><span class="kw">pub type </span>TRANS_PROC_STOP_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_PROC_STOP` writer - This bit is set when the transmission is stopped."</span>]
</span><span class="kw">pub type </span>TRANS_PROC_STOP_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_BUF_UNAVAIL` reader - This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits\\[22:20\\] explain the Transmit Process state transitions. To resume processing Transmit descriptors the host should change the ownership of the descriptor by setting TDES0\\[31\\] and then issue a Transmit Poll Demand Command."</span>]
</span><span class="kw">pub type </span>TRANS_BUF_UNAVAIL_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_BUF_UNAVAIL` writer - This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits\\[22:20\\] explain the Transmit Process state transitions. To resume processing Transmit descriptors the host should change the ownership of the descriptor by setting TDES0\\[31\\] and then issue a Transmit Poll Demand Command."</span>]
</span><span class="kw">pub type </span>TRANS_BUF_UNAVAIL_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_JABBER_TO` reader - This bit indicates that the Transmit Jabber Timer expired which happens when the frame size exceeds 2 048 (10 240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0\\[14\\] flag to assert."</span>]
</span><span class="kw">pub type </span>TRANS_JABBER_TO_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_JABBER_TO` writer - This bit indicates that the Transmit Jabber Timer expired which happens when the frame size exceeds 2 048 (10 240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0\\[14\\] flag to assert."</span>]
</span><span class="kw">pub type </span>TRANS_JABBER_TO_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_OVFLOW` reader - This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application the overflow status is set in RDES0\\[11\\]."</span>]
</span><span class="kw">pub type </span>RECV_OVFLOW_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_OVFLOW` writer - This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application the overflow status is set in RDES0\\[11\\]."</span>]
</span><span class="kw">pub type </span>RECV_OVFLOW_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_UNDFLOW` reader - This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0\\[1\\] is set."</span>]
</span><span class="kw">pub type </span>TRANS_UNDFLOW_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_UNDFLOW` writer - This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0\\[1\\] is set."</span>]
</span><span class="kw">pub type </span>TRANS_UNDFLOW_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_INT` reader - This bit indicates that the frame reception is complete. When reception is complete the Bit\\[31\\] of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor and the specific frame status information is updated in the descriptor. The reception remains in the Running state."</span>]
</span><span class="kw">pub type </span>RECV_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_INT` writer - This bit indicates that the frame reception is complete. When reception is complete the Bit\\[31\\] of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor and the specific frame status information is updated in the descriptor. The reception remains in the Running state."</span>]
</span><span class="kw">pub type </span>RECV_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_BUF_UNAVAIL` reader - This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA."</span>]
</span><span class="kw">pub type </span>RECV_BUF_UNAVAIL_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_BUF_UNAVAIL` writer - This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA."</span>]
</span><span class="kw">pub type </span>RECV_BUF_UNAVAIL_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_PROC_STOP` reader - This bit is asserted when the Receive Process enters the Stopped state."</span>]
</span><span class="kw">pub type </span>RECV_PROC_STOP_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_PROC_STOP` writer - This bit is asserted when the Receive Process enters the Stopped state."</span>]
</span><span class="kw">pub type </span>RECV_PROC_STOP_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_WDT_TO` reader - When set this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout."</span>]
</span><span class="kw">pub type </span>RECV_WDT_TO_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_WDT_TO` writer - When set this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout."</span>]
</span><span class="kw">pub type </span>RECV_WDT_TO_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `EARLY_TRANS_INT` reader - This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO."</span>]
</span><span class="kw">pub type </span>EARLY_TRANS_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `EARLY_TRANS_INT` writer - This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO."</span>]
</span><span class="kw">pub type </span>EARLY_TRANS_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `FATAL_BUS_ERR_INT` reader - This bit indicates that a bus error occurred as described in Bits \\[25:23\\]. When this bit is set the corresponding DMA engine disables all of its bus accesses."</span>]
</span><span class="kw">pub type </span>FATAL_BUS_ERR_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `FATAL_BUS_ERR_INT` writer - This bit indicates that a bus error occurred as described in Bits \\[25:23\\]. When this bit is set the corresponding DMA engine disables all of its bus accesses."</span>]
</span><span class="kw">pub type </span>FATAL_BUS_ERR_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `EARLY_RECV_INT` reader - This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or when Bit\\[6\\] (RI) of this register is set (whichever occurs earlier)."</span>]
</span><span class="kw">pub type </span>EARLY_RECV_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `EARLY_RECV_INT` writer - This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or when Bit\\[6\\] (RI) of this register is set (whichever occurs earlier)."</span>]
</span><span class="kw">pub type </span>EARLY_RECV_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `ABN_INT_SUMM` reader - Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[1\\]: Transmit Process Stopped. Bit\\[3\\]: Transmit Jabber Timeout. Bit\\[4\\]: Receive FIFO Overflow. Bit\\[5\\]: Transmit Underflow. Bit\\[7\\]: Receive Buffer Unavailable. Bit\\[8\\]: Receive Process Stopped. Bit\\[9\\]: Receive Watchdog Timeout. Bit\\[10\\]: Early Transmit Interrupt. Bit\\[13\\]: Fatal Bus Error. Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes AIS to be set is cleared."</span>]
</span><span class="kw">pub type </span>ABN_INT_SUMM_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `ABN_INT_SUMM` writer - Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[1\\]: Transmit Process Stopped. Bit\\[3\\]: Transmit Jabber Timeout. Bit\\[4\\]: Receive FIFO Overflow. Bit\\[5\\]: Transmit Underflow. Bit\\[7\\]: Receive Buffer Unavailable. Bit\\[8\\]: Receive Process Stopped. Bit\\[9\\]: Receive Watchdog Timeout. Bit\\[10\\]: Early Transmit Interrupt. Bit\\[13\\]: Fatal Bus Error. Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes AIS to be set is cleared."</span>]
</span><span class="kw">pub type </span>ABN_INT_SUMM_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `NORM_INT_SUMM` reader - Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[0\\]: Transmit Interrupt. Bit\\[2\\]: Transmit Buffer Unavailable. Bit\\[6\\]: Receive Interrupt. Bit\\[14\\]: Early Receive Interrupt. Only unmasked bits affect the Normal Interrupt Summary bit.This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared."</span>]
</span><span class="kw">pub type </span>NORM_INT_SUMM_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `NORM_INT_SUMM` writer - Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[0\\]: Transmit Interrupt. Bit\\[2\\]: Transmit Buffer Unavailable. Bit\\[6\\]: Receive Interrupt. Bit\\[14\\]: Early Receive Interrupt. Only unmasked bits affect the Normal Interrupt Summary bit.This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared."</span>]
</span><span class="kw">pub type </span>NORM_INT_SUMM_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `RECV_PROC_STATE` reader - This field indicates the Receive DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Receive Command issued. 3'b001: Running. Fetching Receive Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for RX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Receive Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from receive buffer to host memory."</span>]
</span><span class="kw">pub type </span>RECV_PROC_STATE_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `RECV_PROC_STATE` writer - This field indicates the Receive DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Receive Command issued. 3'b001: Running. Fetching Receive Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for RX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Receive Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from receive buffer to host memory."</span>]
</span><span class="kw">pub type </span>RECV_PROC_STATE_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">3</span>&gt;;
<span class="attr">#[doc = <span class="string">"Field `TRANS_PROC_STATE` reader - This field indicates the Transmit DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Transmit Command issued. 3'b001: Running. Fetching Transmit Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for TX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Transmit Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from transmit buffer to host memory."</span>]
</span><span class="kw">pub type </span>TRANS_PROC_STATE_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `TRANS_PROC_STATE` writer - This field indicates the Transmit DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Transmit Command issued. 3'b001: Running. Fetching Transmit Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for TX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Transmit Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from transmit buffer to host memory."</span>]
</span><span class="kw">pub type </span>TRANS_PROC_STATE_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">3</span>&gt;;
<span class="attr">#[doc = <span class="string">"Field `ERROR_BITS` reader - This field indicates the type of error that caused a Bus Error for example error response on the AHB interface. This field is valid only when Bit\\[13\\] (FBI) is set. This field does not generate an interrupt. 3'b000: Error during Rx DMA Write Data Transfer. 3'b011: Error during Tx DMA Read Data Transfer. 3'b100: Error during Rx DMA Descriptor Write Access. 3'b101: Error during Tx DMA Descriptor Write Access. 3'b110: Error during Rx DMA Descriptor Read Access. 3'b111: Error during Tx DMA Descriptor Read Access."</span>]
</span><span class="kw">pub type </span>ERROR_BITS_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `ERROR_BITS` writer - This field indicates the type of error that caused a Bus Error for example error response on the AHB interface. This field is valid only when Bit\\[13\\] (FBI) is set. This field does not generate an interrupt. 3'b000: Error during Rx DMA Write Data Transfer. 3'b011: Error during Tx DMA Read Data Transfer. 3'b100: Error during Rx DMA Descriptor Write Access. 3'b101: Error during Tx DMA Descriptor Write Access. 3'b110: Error during Rx DMA Descriptor Read Access. 3'b111: Error during Tx DMA Descriptor Read Access."</span>]
</span><span class="kw">pub type </span>ERROR_BITS_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">3</span>&gt;;
<span class="attr">#[doc = <span class="string">"Field `PMT_INT` reader - This bit indicates an interrupt event in the PMT module of the ETH_MAC. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0."</span>]
</span><span class="kw">pub type </span>PMT_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `PMT_INT` writer - This bit indicates an interrupt event in the PMT module of the ETH_MAC. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0."</span>]
</span><span class="kw">pub type </span>PMT_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="attr">#[doc = <span class="string">"Field `TS_TRI_INT` reader - This bit indicates an interrupt event in the Timestamp Generator block of the ETH_MAC.The software must read the corresponding registers in the ETH_MAC to get the exact cause of the interrupt and clear its source to reset this bit to 1'b0."</span>]
</span><span class="kw">pub type </span>TS_TRI_INT_R = <span class="kw">crate</span>::BitReader;
<span class="attr">#[doc = <span class="string">"Field `TS_TRI_INT` writer - This bit indicates an interrupt event in the Timestamp Generator block of the ETH_MAC.The software must read the corresponding registers in the ETH_MAC to get the exact cause of the interrupt and clear its source to reset this bit to 1'b0."</span>]
</span><span class="kw">pub type </span>TS_TRI_INT_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::BitWriter&lt;<span class="lifetime">'a</span>, REG&gt;;
<span class="kw">impl </span>R {
    <span class="attr">#[doc = <span class="string">"Bit 0 - This bit indicates that the frame transmission is complete. When transmission is complete Bit\\[31\\] (OWN) of TDES0 is reset and the specific frame status information is updated in the Descriptor."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_INT_R {
        TRANS_INT_R::new((<span class="self">self</span>.bits &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 1 - This bit is set when the transmission is stopped."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_proc_stop(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_PROC_STOP_R {
        TRANS_PROC_STOP_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">1</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 2 - This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits\\[22:20\\] explain the Transmit Process state transitions. To resume processing Transmit descriptors the host should change the ownership of the descriptor by setting TDES0\\[31\\] and then issue a Transmit Poll Demand Command."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_buf_unavail(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_BUF_UNAVAIL_R {
        TRANS_BUF_UNAVAIL_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">2</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 3 - This bit indicates that the Transmit Jabber Timer expired which happens when the frame size exceeds 2 048 (10 240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0\\[14\\] flag to assert."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_jabber_to(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_JABBER_TO_R {
        TRANS_JABBER_TO_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">3</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 4 - This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application the overflow status is set in RDES0\\[11\\]."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_ovflow(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_OVFLOW_R {
        RECV_OVFLOW_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">4</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 5 - This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0\\[1\\] is set."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_undflow(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_UNDFLOW_R {
        TRANS_UNDFLOW_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">5</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 6 - This bit indicates that the frame reception is complete. When reception is complete the Bit\\[31\\] of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor and the specific frame status information is updated in the descriptor. The reception remains in the Running state."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_INT_R {
        RECV_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">6</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 7 - This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_buf_unavail(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_BUF_UNAVAIL_R {
        RECV_BUF_UNAVAIL_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">7</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 8 - This bit is asserted when the Receive Process enters the Stopped state."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_proc_stop(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_PROC_STOP_R {
        RECV_PROC_STOP_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">8</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 9 - When set this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_wdt_to(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_WDT_TO_R {
        RECV_WDT_TO_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">9</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 10 - This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>early_trans_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; EARLY_TRANS_INT_R {
        EARLY_TRANS_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">10</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 13 - This bit indicates that a bus error occurred as described in Bits \\[25:23\\]. When this bit is set the corresponding DMA engine disables all of its bus accesses."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>fatal_bus_err_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; FATAL_BUS_ERR_INT_R {
        FATAL_BUS_ERR_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">13</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 14 - This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or when Bit\\[6\\] (RI) of this register is set (whichever occurs earlier)."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>early_recv_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; EARLY_RECV_INT_R {
        EARLY_RECV_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">14</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 15 - Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[1\\]: Transmit Process Stopped. Bit\\[3\\]: Transmit Jabber Timeout. Bit\\[4\\]: Receive FIFO Overflow. Bit\\[5\\]: Transmit Underflow. Bit\\[7\\]: Receive Buffer Unavailable. Bit\\[8\\]: Receive Process Stopped. Bit\\[9\\]: Receive Watchdog Timeout. Bit\\[10\\]: Early Transmit Interrupt. Bit\\[13\\]: Fatal Bus Error. Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes AIS to be set is cleared."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>abn_int_summ(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ABN_INT_SUMM_R {
        ABN_INT_SUMM_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">15</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 16 - Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[0\\]: Transmit Interrupt. Bit\\[2\\]: Transmit Buffer Unavailable. Bit\\[6\\]: Receive Interrupt. Bit\\[14\\]: Early Receive Interrupt. Only unmasked bits affect the Normal Interrupt Summary bit.This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>norm_int_summ(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; NORM_INT_SUMM_R {
        NORM_INT_SUMM_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">16</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 17:19 - This field indicates the Receive DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Receive Command issued. 3'b001: Running. Fetching Receive Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for RX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Receive Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from receive buffer to host memory."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>recv_proc_state(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; RECV_PROC_STATE_R {
        RECV_PROC_STATE_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">17</span>) &amp; <span class="number">7</span>) <span class="kw">as </span>u8)
    }
    <span class="attr">#[doc = <span class="string">"Bits 20:22 - This field indicates the Transmit DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Transmit Command issued. 3'b001: Running. Fetching Transmit Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for TX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Transmit Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from transmit buffer to host memory."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>trans_proc_state(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TRANS_PROC_STATE_R {
        TRANS_PROC_STATE_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">20</span>) &amp; <span class="number">7</span>) <span class="kw">as </span>u8)
    }
    <span class="attr">#[doc = <span class="string">"Bits 23:25 - This field indicates the type of error that caused a Bus Error for example error response on the AHB interface. This field is valid only when Bit\\[13\\] (FBI) is set. This field does not generate an interrupt. 3'b000: Error during Rx DMA Write Data Transfer. 3'b011: Error during Tx DMA Read Data Transfer. 3'b100: Error during Rx DMA Descriptor Write Access. 3'b101: Error during Tx DMA Descriptor Write Access. 3'b110: Error during Rx DMA Descriptor Read Access. 3'b111: Error during Tx DMA Descriptor Read Access."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>error_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; ERROR_BITS_R {
        ERROR_BITS_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">23</span>) &amp; <span class="number">7</span>) <span class="kw">as </span>u8)
    }
    <span class="attr">#[doc = <span class="string">"Bit 28 - This bit indicates an interrupt event in the PMT module of the ETH_MAC. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>pmt_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; PMT_INT_R {
        PMT_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">28</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 29 - This bit indicates an interrupt event in the Timestamp Generator block of the ETH_MAC.The software must read the corresponding registers in the ETH_MAC to get the exact cause of the interrupt and clear its source to reset this bit to 1'b0."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>ts_tri_int(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; TS_TRI_INT_R {
        TS_TRI_INT_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">29</span>) &amp; <span class="number">1</span>) != <span class="number">0</span>)
    }
}
<span class="attr">#[cfg(feature = <span class="string">"impl-register-debug"</span>)]
</span><span class="kw">impl </span>core::fmt::Debug <span class="kw">for </span>R {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>core::fmt::Formatter) -&gt; core::fmt::Result {
        f.debug_struct(<span class="string">"DMASTATUS"</span>)
            .field(<span class="string">"trans_int"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_int().bit()))
            .field(
                <span class="string">"trans_proc_stop"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_proc_stop().bit()),
            )
            .field(
                <span class="string">"trans_buf_unavail"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_buf_unavail().bit()),
            )
            .field(
                <span class="string">"trans_jabber_to"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_jabber_to().bit()),
            )
            .field(<span class="string">"recv_ovflow"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_ovflow().bit()))
            .field(
                <span class="string">"trans_undflow"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_undflow().bit()),
            )
            .field(<span class="string">"recv_int"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_int().bit()))
            .field(
                <span class="string">"recv_buf_unavail"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_buf_unavail().bit()),
            )
            .field(
                <span class="string">"recv_proc_stop"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_proc_stop().bit()),
            )
            .field(<span class="string">"recv_wdt_to"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_wdt_to().bit()))
            .field(
                <span class="string">"early_trans_int"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.early_trans_int().bit()),
            )
            .field(
                <span class="string">"fatal_bus_err_int"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.fatal_bus_err_int().bit()),
            )
            .field(
                <span class="string">"early_recv_int"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.early_recv_int().bit()),
            )
            .field(
                <span class="string">"abn_int_summ"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.abn_int_summ().bit()),
            )
            .field(
                <span class="string">"norm_int_summ"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.norm_int_summ().bit()),
            )
            .field(
                <span class="string">"recv_proc_state"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.recv_proc_state().bits()),
            )
            .field(
                <span class="string">"trans_proc_state"</span>,
                <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.trans_proc_state().bits()),
            )
            .field(<span class="string">"error_bits"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.error_bits().bits()))
            .field(<span class="string">"pmt_int"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.pmt_int().bit()))
            .field(<span class="string">"ts_tri_int"</span>, <span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{}"</span>, <span class="self">self</span>.ts_tri_int().bit()))
            .finish()
    }
}
<span class="attr">#[cfg(feature = <span class="string">"impl-register-debug"</span>)]
</span><span class="kw">impl </span>core::fmt::Debug <span class="kw">for </span><span class="kw">crate</span>::generic::Reg&lt;DMASTATUS_SPEC&gt; {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>core::fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; core::fmt::Result {
        core::fmt::Debug::fmt(<span class="kw-2">&amp;</span><span class="self">self</span>.read(), f)
    }
}
<span class="kw">impl </span>W {
    <span class="attr">#[doc = <span class="string">"Bit 0 - This bit indicates that the frame transmission is complete. When transmission is complete Bit\\[31\\] (OWN) of TDES0 is reset and the specific frame status information is updated in the Descriptor."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_INT_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_INT_W::new(<span class="self">self</span>, <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 1 - This bit is set when the transmission is stopped."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_proc_stop(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_PROC_STOP_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_PROC_STOP_W::new(<span class="self">self</span>, <span class="number">1</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 2 - This bit indicates that the host owns the Next Descriptor in the Transmit List and the DMA cannot acquire it. Transmission is suspended. Bits\\[22:20\\] explain the Transmit Process state transitions. To resume processing Transmit descriptors the host should change the ownership of the descriptor by setting TDES0\\[31\\] and then issue a Transmit Poll Demand Command."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_buf_unavail(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_BUF_UNAVAIL_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_BUF_UNAVAIL_W::new(<span class="self">self</span>, <span class="number">2</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 3 - This bit indicates that the Transmit Jabber Timer expired which happens when the frame size exceeds 2 048 (10 240 bytes when the Jumbo frame is enabled). When the Jabber Timeout occurs the transmission process is aborted and placed in the Stopped state. This causes the Transmit Jabber Timeout TDES0\\[14\\] flag to assert."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_jabber_to(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_JABBER_TO_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_JABBER_TO_W::new(<span class="self">self</span>, <span class="number">3</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 4 - This bit indicates that the Receive Buffer had an Overflow during frame reception. If the partial frame is transferred to the application the overflow status is set in RDES0\\[11\\]."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_ovflow(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_OVFLOW_W&lt;DMASTATUS_SPEC&gt; {
        RECV_OVFLOW_W::new(<span class="self">self</span>, <span class="number">4</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 5 - This bit indicates that the Transmit Buffer had an Underflow during frame transmission. Transmission is suspended and an Underflow Error TDES0\\[1\\] is set."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_undflow(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_UNDFLOW_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_UNDFLOW_W::new(<span class="self">self</span>, <span class="number">5</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 6 - This bit indicates that the frame reception is complete. When reception is complete the Bit\\[31\\] of RDES1 (Disable Interrupt on Completion) is reset in the last Descriptor and the specific frame status information is updated in the descriptor. The reception remains in the Running state."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_INT_W&lt;DMASTATUS_SPEC&gt; {
        RECV_INT_W::new(<span class="self">self</span>, <span class="number">6</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 7 - This bit indicates that the host owns the Next Descriptor in the Receive List and the DMA cannot acquire it. The Receive Process is suspended. To resume processing Receive descriptors the host should change the ownership of the descriptor and issue a Receive Poll Demand command. If no Receive Poll Demand is issued the Receive Process resumes when the next recognized incoming frame is received. This bit is set only when the previous Receive Descriptor is owned by the DMA."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_buf_unavail(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_BUF_UNAVAIL_W&lt;DMASTATUS_SPEC&gt; {
        RECV_BUF_UNAVAIL_W::new(<span class="self">self</span>, <span class="number">7</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 8 - This bit is asserted when the Receive Process enters the Stopped state."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_proc_stop(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_PROC_STOP_W&lt;DMASTATUS_SPEC&gt; {
        RECV_PROC_STOP_W::new(<span class="self">self</span>, <span class="number">8</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 9 - When set this bit indicates that the Receive Watchdog Timer expired while receiving the current frame and the current frame is truncated after the watchdog timeout."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_wdt_to(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_WDT_TO_W&lt;DMASTATUS_SPEC&gt; {
        RECV_WDT_TO_W::new(<span class="self">self</span>, <span class="number">9</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 10 - This bit indicates that the frame to be transmitted is fully transferred to the MTL Transmit FIFO."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>early_trans_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; EARLY_TRANS_INT_W&lt;DMASTATUS_SPEC&gt; {
        EARLY_TRANS_INT_W::new(<span class="self">self</span>, <span class="number">10</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 13 - This bit indicates that a bus error occurred as described in Bits \\[25:23\\]. When this bit is set the corresponding DMA engine disables all of its bus accesses."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>fatal_bus_err_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; FATAL_BUS_ERR_INT_W&lt;DMASTATUS_SPEC&gt; {
        FATAL_BUS_ERR_INT_W::new(<span class="self">self</span>, <span class="number">13</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 14 - This bit indicates that the DMA filled the first data buffer of the packet. This bit is cleared when the software writes 1 to this bit or when Bit\\[6\\] (RI) of this register is set (whichever occurs earlier)."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>early_recv_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; EARLY_RECV_INT_W&lt;DMASTATUS_SPEC&gt; {
        EARLY_RECV_INT_W::new(<span class="self">self</span>, <span class="number">14</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 15 - Abnormal Interrupt Summary bit value is the logical OR of the following when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[1\\]: Transmit Process Stopped. Bit\\[3\\]: Transmit Jabber Timeout. Bit\\[4\\]: Receive FIFO Overflow. Bit\\[5\\]: Transmit Underflow. Bit\\[7\\]: Receive Buffer Unavailable. Bit\\[8\\]: Receive Process Stopped. Bit\\[9\\]: Receive Watchdog Timeout. Bit\\[10\\]: Early Transmit Interrupt. Bit\\[13\\]: Fatal Bus Error. Only unmasked bits affect the Abnormal Interrupt Summary bit. This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes AIS to be set is cleared."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>abn_int_summ(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; ABN_INT_SUMM_W&lt;DMASTATUS_SPEC&gt; {
        ABN_INT_SUMM_W::new(<span class="self">self</span>, <span class="number">15</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 16 - Normal Interrupt Summary bit value is the logical OR of the following bits when the corresponding interrupt bits are enabled in Interrupt Enable Register: Bit\\[0\\]: Transmit Interrupt. Bit\\[2\\]: Transmit Buffer Unavailable. Bit\\[6\\]: Receive Interrupt. Bit\\[14\\]: Early Receive Interrupt. Only unmasked bits affect the Normal Interrupt Summary bit.This is a sticky bit and must be cleared (by writing 1 to this bit) each time a corresponding bit which causes NIS to be set is cleared."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>norm_int_summ(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; NORM_INT_SUMM_W&lt;DMASTATUS_SPEC&gt; {
        NORM_INT_SUMM_W::new(<span class="self">self</span>, <span class="number">16</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 17:19 - This field indicates the Receive DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Receive Command issued. 3'b001: Running. Fetching Receive Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for RX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Receive Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from receive buffer to host memory."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>recv_proc_state(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; RECV_PROC_STATE_W&lt;DMASTATUS_SPEC&gt; {
        RECV_PROC_STATE_W::new(<span class="self">self</span>, <span class="number">17</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 20:22 - This field indicates the Transmit DMA FSM state. This field does not generate an interrupt. 3'b000: Stopped. Reset or Stop Transmit Command issued. 3'b001: Running. Fetching Transmit Transfer Descriptor. 3'b010: Reserved for future use. 3'b011: Running. Waiting for TX packets. 3'b100: Suspended. Receive Descriptor Unavailable. 3'b101: Running. Closing Transmit Descriptor. 3'b110: TIME_STAMP write state. 3'b111: Running. Transferring the TX packets data from transmit buffer to host memory."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>trans_proc_state(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TRANS_PROC_STATE_W&lt;DMASTATUS_SPEC&gt; {
        TRANS_PROC_STATE_W::new(<span class="self">self</span>, <span class="number">20</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 23:25 - This field indicates the type of error that caused a Bus Error for example error response on the AHB interface. This field is valid only when Bit\\[13\\] (FBI) is set. This field does not generate an interrupt. 3'b000: Error during Rx DMA Write Data Transfer. 3'b011: Error during Tx DMA Read Data Transfer. 3'b100: Error during Rx DMA Descriptor Write Access. 3'b101: Error during Tx DMA Descriptor Write Access. 3'b110: Error during Rx DMA Descriptor Read Access. 3'b111: Error during Tx DMA Descriptor Read Access."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>error_bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; ERROR_BITS_W&lt;DMASTATUS_SPEC&gt; {
        ERROR_BITS_W::new(<span class="self">self</span>, <span class="number">23</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 28 - This bit indicates an interrupt event in the PMT module of the ETH_MAC. The software must read the PMT Control and Status Register in the MAC to get the exact cause of interrupt and clear its source to reset this bit to 1'b0."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>pmt_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; PMT_INT_W&lt;DMASTATUS_SPEC&gt; {
        PMT_INT_W::new(<span class="self">self</span>, <span class="number">28</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bit 29 - This bit indicates an interrupt event in the Timestamp Generator block of the ETH_MAC.The software must read the corresponding registers in the ETH_MAC to get the exact cause of the interrupt and clear its source to reset this bit to 1'b0."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>ts_tri_int(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; TS_TRI_INT_W&lt;DMASTATUS_SPEC&gt; {
        TS_TRI_INT_W::new(<span class="self">self</span>, <span class="number">29</span>)
    }
    <span class="attr">#[doc = <span class="string">r" Writes raw bits to the register."</span>]
    #[doc = <span class="string">r""</span>]
    #[doc = <span class="string">r" # Safety"</span>]
    #[doc = <span class="string">r""</span>]
    #[doc = <span class="string">r" Passing incorrect value can cause undefined behaviour. See reference manual"</span>]
    #[inline(always)]
    </span><span class="kw">pub unsafe fn </span>bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bits: u32) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
        <span class="self">self</span>.bits = bits;
        <span class="self">self
    </span>}
}
<span class="attr">#[doc = <span class="string">"State of interrupts, errors and other events\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dmastatus::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dmastatus::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."</span>]
</span><span class="kw">pub struct </span>DMASTATUS_SPEC;
<span class="kw">impl </span><span class="kw">crate</span>::RegisterSpec <span class="kw">for </span>DMASTATUS_SPEC {
    <span class="kw">type </span>Ux = u32;
}
<span class="attr">#[doc = <span class="string">"`read()` method returns [`dmastatus::R`](R) reader structure"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Readable <span class="kw">for </span>DMASTATUS_SPEC {}
<span class="attr">#[doc = <span class="string">"`write(|w| ..)` method takes [`dmastatus::W`](W) writer structure"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Writable <span class="kw">for </span>DMASTATUS_SPEC {
    <span class="kw">const </span>ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
    <span class="kw">const </span>ONE_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
}
<span class="attr">#[doc = <span class="string">"`reset()` method sets DMASTATUS to value 0"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Resettable <span class="kw">for </span>DMASTATUS_SPEC {
    <span class="kw">const </span>RESET_VALUE: u32 = <span class="number">0</span>;
}
</code></pre></div></section></main></body></html>