#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  3 20:17:33 2018
# Process ID: 10332
# Current directory: D:/Vivado/Start/Start.runs/synth_1
# Command line: vivado.exe -log Game_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Game_top.tcl
# Log file: D:/Vivado/Start/Start.runs/synth_1/Game_top.vds
# Journal file: D:/Vivado/Start/Start.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Game_top.tcl -notrace
Command: synth_design -top Game_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 448.168 ; gain = 100.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Game_top' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/Game_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Vivado/Start/Start.runs/synth_1/.Xil/Vivado-10332-SurfaceBook-Will/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Vivado/Start/Start.runs/synth_1/.Xil/Vivado-10332-SurfaceBook-Will/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_stripes_top' [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_stripes_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_640x480' [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_640x480.v:23]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter vlines bound to: 10'b1000001001 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter vfp bound to: 10'b0111111111 
WARNING: [Synth 8-5788] Register vsenable_reg in module vga_640x480 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_640x480.v:61]
INFO: [Synth 8-6155] done synthesizing module 'vga_640x480' (2#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_640x480.v:23]
INFO: [Synth 8-638] synthesizing module 'Mealy' [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/Mealy.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Mealy' (3#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/Mealy.vhd:18]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Vivado/Start/Start.runs/synth_1/.Xil/Vivado-10332-SurfaceBook-Will/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (4#1) [D:/Vivado/Start/Start.runs/synth_1/.Xil/Vivado-10332-SurfaceBook-Will/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_stripes_top' (5#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_stripes_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Snake' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/Snake.v:204]
INFO: [Synth 8-6157] synthesizing module 'ClockDivider' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/ClockDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ClockDivider' (6#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/ClockDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'UpdateClock' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/UpdateClock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'UpdateClock' (7#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/UpdateClock.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGA_ALY' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/VGA_ALY.v:23]
	Parameter hpixels bound to: 10'b1100100000 
	Parameter vlines bound to: 10'b1000001001 
	Parameter hbp bound to: 10'b0010010000 
	Parameter hfp bound to: 10'b1100010000 
	Parameter vbp bound to: 10'b0000011111 
	Parameter vfp bound to: 10'b1000001001 
WARNING: [Synth 8-5788] Register vsenable_reg in module VGA_ALY is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/VGA_ALY.v:61]
INFO: [Synth 8-6155] done synthesizing module 'VGA_ALY' (8#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/VGA_ALY.v:23]
INFO: [Synth 8-6157] synthesizing module 'Random' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/Random.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Random' (9#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/Random.v:23]
INFO: [Synth 8-6157] synthesizing module 'ButtonInput' [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/ButtonInput.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ButtonInput' (10#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/ButtonInput.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Snake' (11#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Snake_Dev/MealyFanClubProject-Snake_Dev/Snake/Snake.srcs/sources_1/new/Snake.v:204]
INFO: [Synth 8-6157] synthesizing module 'pong_top' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_top.v:2]
	Parameter newgame bound to: 2'b00 
	Parameter play bound to: 2'b01 
	Parameter newball bound to: 2'b10 
	Parameter over bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/vga_sync.v:2]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (12#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/vga_sync.v:2]
INFO: [Synth 8-6157] synthesizing module 'pong_text' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_text.v:2]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/font_rom.v:8]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (13#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/font_rom.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_text.v:131]
INFO: [Synth 8-6155] done synthesizing module 'pong_text' (14#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_text.v:2]
INFO: [Synth 8-6157] synthesizing module 'pong_graph' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_graph.v:2]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter BARR_X_L bound to: 600 - type: integer 
	Parameter BARR_X_R bound to: 603 - type: integer 
	Parameter BARR_Y_SIZE bound to: 72 - type: integer 
	Parameter BARR_V bound to: 4 - type: integer 
	Parameter BARL_X_L bound to: 40 - type: integer 
	Parameter BARL_X_R bound to: 43 - type: integer 
	Parameter BARL_Y_SIZE bound to: 72 - type: integer 
	Parameter BARL_V bound to: 4 - type: integer 
	Parameter BALL_SIZE bound to: 8 - type: integer 
	Parameter BALL_V_P bound to: 2 - type: integer 
	Parameter BALL_V_N bound to: -2 - type: integer 
WARNING: [Synth 8-3848] Net wall_rgb in module/entity pong_graph does not have driver. [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_graph.v:79]
WARNING: [Synth 8-3848] Net wall_on in module/entity pong_graph does not have driver. [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_graph.v:78]
INFO: [Synth 8-6155] done synthesizing module 'pong_graph' (15#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_graph.v:2]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-6155] done synthesizing module 'timer' (16#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'm100_counter' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/m100_counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm100_counter' (17#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/m100_counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pong_top' (18#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Game_top' (19#1) [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/Game_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 506.902 ; gain = 159.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 506.902 ; gain = 159.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 506.902 ; gain = 159.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line91/U4'
Finished Parsing XDC File [c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'nolabel_line91/U4'
Parsing XDC File [c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkwizard'
Finished Parsing XDC File [c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkwizard'
Parsing XDC File [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/constrs_1/new/VGA.xdc]
Finished Parsing XDC File [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/constrs_1/new/VGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/constrs_1/new/VGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Game_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Game_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 867.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 867.332 ; gain = 520.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 867.332 ; gain = 520.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clkin. (constraint file  c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clkin. (constraint file  c:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for nolabel_line91/U4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkwizard. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 867.332 ; gain = 520.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vsenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/font_rom.v:20]
INFO: [Synth 8-802] inferred FSM for state register 'colorState_reg' in module 'pong_text'
INFO: [Synth 8-5544] ROM "char_addr_l" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "char_addr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "colorStateNext" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pong_top'
INFO: [Synth 8-5544] ROM "d_clr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gra_still" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              100
                 iSTATE0 |                           000010 |                              110
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              001
                 iSTATE4 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'colorState_reg' using encoding 'one-hot' in module 'pong_text'
WARNING: [Synth 8-327] inferring latch for variable 'char_addr_r_reg' [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/pong_text.v:133]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 newgame |                               00 |                               00
                    play |                               01 |                               01
                    over |                               10 |                               11
                 newball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pong_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 867.332 ; gain = 520.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 22    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	  64 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Game_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Mealy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module ClockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module UpdateClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module VGA_ALY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Random 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
Module ButtonInput 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Snake 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pong_text 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  64 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
Module pong_graph 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 10    
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m100_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module pong_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U2/vsenable" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP U3/rom_addr190, operation Mode is: C+A*(B:0x280).
DSP Report: operator U3/rom_addr190 is absorbed into DSP U3/rom_addr190.
DSP Report: operator U3/rom_addr191 is absorbed into DSP U3/rom_addr190.
INFO: [Synth 8-5546] ROM "VGA/vsenable" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element text_unit/font_unit/addr_reg_reg was removed.  [C:/Users/Willy/Desktop/MealyFanClubProject-Pong_Dev/MealyFanClubProject-Pong_Dev/Pong/Pong.srcs/sources_1/new/font_rom.v:20]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snake0/appleY_reg[9] )
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[3]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[4]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[5]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[6]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[7]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/x_delta_reg_reg[8]' (FDCE) to 'game/graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game/graph_unit/y_delta_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[3]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[4]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[5]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[6]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[7]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'game/graph_unit/y_delta_reg_reg[8]' (FDCE) to 'game/graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'snake0/blue_reg[0]' (FD) to 'snake0/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'snake0/blue_reg[1]' (FD) to 'snake0/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'snake0/green_reg[0]' (FD) to 'snake0/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'snake0/green_reg[1]' (FD) to 'snake0/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'snake0/green_reg[2]' (FD) to 'snake0/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'snake0/red_reg[0]' (FD) to 'snake0/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'snake0/red_reg[1]' (FD) to 'snake0/red_reg[2]'
WARNING: [Synth 8-3332] Sequential element (snake0/appleY_reg[9]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[6]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[5]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[4]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[3]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[2]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[1]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/text_unit/char_addr_r_reg[0]) is unused and will be removed from module Game_top.
WARNING: [Synth 8-3332] Sequential element (game/graph_unit/y_delta_reg_reg[0]) is unused and will be removed from module Game_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 867.332 ; gain = 520.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------+---------------+----------------+
|Module Name | RTL Object                       | Depth x Width | Implemented As | 
+------------+----------------------------------+---------------+----------------+
|font_rom    | addr_reg_reg                     | 2048x8        | Block RAM      | 
|pong_top    | text_unit/font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
|pong_top    | text_unit/char_addr_r            | 64x7          | LUT            | 
+------------+----------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Mealy       | C+A*(B:0x280) | 10     | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_2/game/text_unit/font_unit/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_640x480.v:54]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkwizard/clk_out1' to pin 'clkwizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clkwizard/clk_out2' to pin 'clkwizard/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 895.484 ; gain = 548.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 955.055 ; gain = 607.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Willy/Desktop/MealyFanClubProject-Start/MealyFanClubProject-Start/VGA.srcs/sources_1/new/vga_640x480.v:54]
INFO: [Synth 8-4480] The timing for the instance game/text_unit/font_unit/addr_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |   122|
|5     |DSP48E1       |     1|
|6     |LUT1          |    38|
|7     |LUT2          |   210|
|8     |LUT3          |   125|
|9     |LUT4          |   293|
|10    |LUT5          |   126|
|11    |LUT6          |   215|
|12    |MUXF7         |     2|
|13    |RAMB18E1      |     1|
|14    |FDCE          |   127|
|15    |FDPE          |     9|
|16    |FDRE          |   207|
|17    |FDSE          |    45|
|18    |IBUF          |    13|
|19    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |  1561|
|2     |  game           |pong_top        |   724|
|3     |    counter_unit |m100_counter    |    18|
|4     |    graph_unit   |pong_graph      |   451|
|5     |    text_unit    |pong_text       |    44|
|6     |      font_unit  |font_rom        |     3|
|7     |    timer_unit   |timer           |    16|
|8     |    vsync_unit   |vga_sync        |   183|
|9     |  nolabel_line91 |vga_stripes_top |    95|
|10    |    U2           |vga_640x480     |    86|
|11    |    U3           |Mealy           |     1|
|12    |  snake0         |Snake           |   696|
|13    |    VGA          |VGA_ALY         |   292|
|14    |    but          |ButtonInput     |    27|
|15    |    divider      |ClockDivider    |    62|
|16    |    ran          |Random          |    85|
|17    |    upd          |UpdateClock     |    35|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 961.730 ; gain = 614.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 961.730 ; gain = 254.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 961.730 ; gain = 614.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 961.730 ; gain = 625.992
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Start/Start.runs/synth_1/Game_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Game_top_utilization_synth.rpt -pb Game_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 961.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 20:18:21 2018...
