{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 15:36:19 2022 " "Info: Processing started: Sat Apr 09 15:36:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_T -c RAM_T --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_T -c RAM_T --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } } { "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfile/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0 RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source memory \"RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X26_Y35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X26_Y35 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.645 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.645 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.645 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.728 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.635 ns) 2.728 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X26_Y35 0 " "Info: 3: + IC(0.976 ns) + CELL(0.635 ns) = 2.728 ns; Loc. = M4K_X26_Y35; Fanout = 0; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.611 ns" { CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 59.90 % ) " "Info: Total cell delay = 1.634 ns ( 59.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 40.10 % ) " "Info: Total interconnect delay = 1.094 ns ( 40.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.753 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.660 ns) 2.753 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.660 ns) = 2.753 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.636 ns" { CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.26 % ) " "Info: Total cell delay = 1.659 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.645 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.645 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.728 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.728 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1 ADDR\[1\] CLK 4.487 ns memory " "Info: tsu for memory \"RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"ADDR\[1\]\", clock pin = \"CLK\") is 4.487 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.206 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ADDR\[1\] 1 PIN PIN_AC12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 1; PIN Node = 'ADDR\[1\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 120 192 360 136 "ADDR\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.234 ns) + CELL(0.142 ns) 7.206 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M4K_X26_Y35 16 " "Info: 2: + IC(6.234 ns) + CELL(0.142 ns) = 7.206 ns; Loc. = M4K_X26_Y35; Fanout = 16; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.376 ns" { ADDR[1] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 13.49 % ) " "Info: Total cell delay = 0.972 ns ( 13.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.234 ns ( 86.51 % ) " "Info: Total interconnect delay = 6.234 ns ( 86.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.206 ns" { ADDR[1] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.206 ns" { ADDR[1] {} ADDR[1]~combout {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 6.234ns } { 0.000ns 0.830ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.754 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y35 16 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 16; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "7.206 ns" { ADDR[1] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "7.206 ns" { ADDR[1] {} ADDR[1]~combout {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 6.234ns } { 0.000ns 0.830ns 0.142ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[4\] RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg 12.039 ns memory " "Info: tco from clock \"CLK\" to destination pin \"Q\[4\]\" through memory \"RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg\" is 12.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.754 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.661 ns) 2.754 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y35 16 " "Info: 3: + IC(0.976 ns) + CELL(0.661 ns) = 2.754 ns; Loc. = M4K_X26_Y35; Fanout = 16; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.637 ns" { CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.28 % ) " "Info: Total cell delay = 1.660 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.72 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.076 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y35 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 16; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|q_a\[4\] 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|q_a\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.993 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.285 ns) + CELL(2.798 ns) 9.076 ns Q\[4\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(3.285 ns) + CELL(2.798 ns) = 9.076 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'Q\[4\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "6.083 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] Q[4] } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 88 672 848 104 "Q\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.791 ns ( 63.81 % ) " "Info: Total cell delay = 5.791 ns ( 63.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.285 ns ( 36.19 % ) " "Info: Total interconnect delay = 3.285 ns ( 36.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.076 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] Q[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.076 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] {} Q[4] {} } { 0.000ns 0.000ns 3.285ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.754 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.754 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "9.076 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] Q[4] } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "9.076 ns" { RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_we_reg {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|q_a[4] {} Q[4] {} } { 0.000ns 0.000ns 3.285ns } { 0.000ns 2.993ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15 DATA\[15\] CLK 0.692 ns memory " "Info: th for memory \"RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15\" (data pin = \"DATA\[15\]\", clock pin = \"CLK\") is 0.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.753 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 40 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 168 192 360 184 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.660 ns) 2.753 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15 3 MEM M4K_X26_Y35 1 " "Info: 3: + IC(0.976 ns) + CELL(0.660 ns) = 2.753 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.636 ns" { CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.26 % ) " "Info: Total cell delay = 1.659 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.74 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.295 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DATA\[15\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'DATA\[15\]'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[15] } "NODE_NAME" } } { "RAM_T.bdf" "" { Schematic "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/RAM_T.bdf" { { 88 192 360 104 "DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.106 ns) 2.295 ns RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(1.210 ns) + CELL(0.106 ns) = 2.295 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'RAMK:inst\|altsyncram:altsyncram_component\|altsyncram_g0e1:auto_generated\|ram_block1a0~porta_datain_reg15'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.316 ns" { DATA[15] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_g0e1.tdf" "" { Text "D:/SYNC_Cloud/Thesis/kx9016_code/test_ok/RAM_Test/db/altsyncram_g0e1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 47.28 % ) " "Info: Total cell delay = 1.085 ns ( 47.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.210 ns ( 52.72 % ) " "Info: Total interconnect delay = 1.210 ns ( 52.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.295 ns" { DATA[15] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.295 ns" { DATA[15] {} DATA[15]~combout {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 1.210ns } { 0.000ns 0.979ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK CLK~clkctrl RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.753 ns" { CLK {} CLK~combout {} CLK~clkctrl {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } } { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "2.295 ns" { DATA[15] RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "2.295 ns" { DATA[15] {} DATA[15]~combout {} RAMK:inst|altsyncram:altsyncram_component|altsyncram_g0e1:auto_generated|ram_block1a0~porta_datain_reg15 {} } { 0.000ns 0.000ns 1.210ns } { 0.000ns 0.979ns 0.106ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4366 " "Info: Peak virtual memory: 4366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 15:36:20 2022 " "Info: Processing ended: Sat Apr 09 15:36:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
