module UpDownCounter (
  input wire clk,         // Clock input
  input wire rst,         // Reset input
  input wire up_down,     // Up/Down control input
  output reg [3:0] count  // 4-bit counter output
);

  // Counter logic
  always @(posedge clk or posedge rst) begin
    if (rst) begin
      count <= 4'b0000;   // Reset the counter
    end else begin
      if (up_down) begin
        // Increment when up_down is high
        count <= count + 1;
      end else begin
        // Decrement when up_down is low
        count <= count - 1;
      end
    end
  end

endmodule
