set tool_name "Active-HDL (Verilog)"
set corner_file_list {
	{{"Slow Model"} {orga.vo orga_v.sdo}}
}
