Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Papilio_Pro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Papilio_Pro.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Papilio_Pro"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Papilio_Pro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\zpu_config.vhd" into library board
Parsing package <zpu_config>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\zpupkg.vhd" into library board
Parsing package <zpupkg>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\zpuino_config.vhd" into library board
Parsing package <zpuino_config>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\generic_dp_ram.vhd" into library zpuino
Parsing entity <generic_dp_ram>.
Parsing architecture <behave> of entity <generic_dp_ram>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\zpuinopkg.vhd" into library board
Parsing package <zpuinopkg>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\wishbonepkg.vhd" into library board
Parsing package <wishbonepkg>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\stage.vhd" into library benchy
Parsing entity <stage>.
Parsing architecture <behavioral> of entity <stage>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_fmt.vhd" into library benchy
Parsing entity <rle_fmt>.
Parsing architecture <behavioral> of entity <rle_fmt>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_enc.vhd" into library benchy
Parsing entity <rle_enc>.
Parsing architecture <behavioral> of entity <rle_enc>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex_8.vhd" into library benchy
Parsing entity <muldex_8>.
Parsing architecture <behavioral> of entity <muldex_8>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex_16.vhd" into library benchy
Parsing entity <muldex_16>.
Parsing architecture <behavioral> of entity <muldex_16>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\filter.vhd" into library benchy
Parsing entity <filter>.
Parsing architecture <behavioral> of entity <filter>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\demux.vhd" into library benchy
Parsing entity <demux>.
Parsing architecture <behavioral> of entity <demux>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_intr.vhd" into library zpuino
Parsing entity <zpuino_intr>.
Parsing architecture <behave> of entity <zpuino_intr>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_icache.vhd" into library zpuino
Parsing entity <zpuino_icache>.
Parsing architecture <behave> of entity <zpuino_icache>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\shifter.vhd" into library zpuino
Parsing entity <lshifter>.
Parsing architecture <behave> of entity <lshifter>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\prescaler.vhd" into library zpuino
Parsing entity <prescaler>.
Parsing architecture <behave> of entity <prescaler>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\lsu.vhd" into library zpuino
Parsing entity <zpuino_lsu>.
Parsing architecture <behave> of entity <zpuino_lsu>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_mv_filter.vhd" into library wishbone
Parsing entity <zpuino_uart_mv_filter>.
Parsing architecture <behave> of entity <zpuino_uart_mv_filter>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\uart_brgen.vhd" into library wishbone
Parsing entity <uart_brgen>.
Parsing architecture <behave> of entity <uart_brgen>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\trigger.vhd" into library benchy
Parsing entity <trigger>.
Parsing architecture <behavioral> of entity <trigger>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\transmitter.vhd" into library benchy
Parsing entity <transmitter>.
Parsing architecture <Behavioral> of entity <transmitter>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sync.vhd" into library benchy
Parsing entity <sync>.
Parsing architecture <behavioral> of entity <sync>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sampler.vhd" into library benchy
Parsing entity <sampler>.
Parsing architecture <behavioral> of entity <sampler>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle.vhd" into library benchy
Parsing entity <rle>.
Parsing architecture <behavioral> of entity <rle>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\receiver.vhd" into library benchy
Parsing entity <receiver>.
Parsing architecture <Behavioral> of entity <receiver>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\prescaler.vhd" into library benchy
Parsing entity <sump_prescaler>.
Parsing architecture <Behavioral> of entity <sump_prescaler>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex.vhd" into library benchy
Parsing entity <muldex>.
Parsing architecture <behavioral> of entity <muldex>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\Mem_Gen_36bit.vhd" into library benchy
Parsing entity <Mem_Gen_36bit>.
Parsing architecture <Behavioral> of entity <mem_gen_36bit>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\group_selector.vhd" into library benchy
Parsing entity <group_selector>.
Parsing architecture <behavioral> of entity <group_selector>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\flags.vhd" into library benchy
Parsing entity <flags>.
Parsing architecture <behavioral> of entity <flags>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\decoder.vhd" into library benchy
Parsing entity <decoder>.
Parsing architecture <behavioral> of entity <decoder>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\controller.vhd" into library benchy
Parsing entity <controller>.
Parsing architecture <behavioral> of entity <controller>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" into library zpuino
Parsing entity <zpu_core_extreme_icache>.
Parsing architecture <behave> of entity <zpu_core_extreme_icache>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_io.vhd" into library zpuino
Parsing entity <zpuino_io>.
Parsing architecture <behave> of entity <zpuino_io>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_debug_core.vhd" into library zpuino
Parsing entity <zpuino_debug_core>.
Parsing architecture <behave> of entity <zpuino_debug_core>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbmux2.vhd" into library zpuino
Parsing entity <wbmux2>.
Parsing architecture <behave> of entity <wbmux2>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd" into library zpuino
Parsing entity <wbarb2_1>.
Parsing architecture <behave> of entity <wbarb2_1>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\timer.vhd" into library zpuino
Parsing entity <timer>.
Parsing architecture <behave> of entity <timer>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\fifo.vhd" into library zpuino
Parsing entity <fifo>.
Parsing architecture <behave> of entity <fifo>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\stack.vhd" into library board
Parsing entity <zpuino_stack>.
Parsing architecture <behave> of entity <zpuino_stack>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_hamster.vhd" into library board
Parsing entity <sdram_controller>.
Parsing architecture <rtl> of entity <sdram_controller>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\bootloader.vhd" into library board
Parsing entity <bootloader_dp_32>.
Parsing architecture <behave> of entity <bootloader_dp_32>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_rx.vhd" into library wishbone
Parsing entity <zpuino_uart_rx>.
Parsing architecture <behave> of entity <zpuino_uart_rx>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\tx_unit.vhd" into library wishbone
Parsing entity <TxUnit>.
Parsing architecture <Behaviour> of entity <txunit>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spiclkgen.vhd" into library wishbone
Parsing entity <spiclkgen>.
Parsing architecture <behave> of entity <spiclkgen>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spi.vhd" into library wishbone
Parsing entity <spi>.
Parsing architecture <behave> of entity <spi>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sram_bram.vhd" into library benchy
Parsing entity <sram_bram>.
Parsing architecture <behavioral> of entity <sram_bram>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\eia232.vhd" into library benchy
Parsing entity <eia232>.
Parsing architecture <Behavioral> of entity <eia232>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\core.vhd" into library benchy
Parsing entity <core>.
Parsing architecture <behavioral> of entity <core>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\clockman_papilio.vhd" into library benchy
Parsing entity <clockman>.
Parsing architecture <behavioral> of entity <clockman>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_uart.vhd" into library zpuino
Parsing entity <zpuino_uart>.
Parsing architecture <behave> of entity <zpuino_uart>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" into library zpuino
Parsing entity <zpuino_top_icache>.
Parsing architecture <behave> of entity <zpuino_top_icache>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_timers.vhd" into library zpuino
Parsing entity <zpuino_timers>.
Parsing architecture <behave> of entity <zpuino_timers>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_spi.vhd" into library zpuino
Parsing entity <zpuino_spi>.
Parsing architecture <behave> of entity <zpuino_spi>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_serialreset.vhd" into library zpuino
Parsing entity <zpuino_serialreset>.
Parsing architecture <behave> of entity <zpuino_serialreset>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" into library zpuino
Parsing entity <zpuino_gpio>.
Parsing architecture <behave> of entity <zpuino_gpio>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_crc16.vhd" into library zpuino
Parsing entity <zpuino_crc16>.
Parsing architecture <behave> of entity <zpuino_crc16>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wb_master_np_to_slave_p.vhd" into library zpuino
Parsing entity <wb_master_np_to_slave_p>.
Parsing architecture <behave> of entity <wb_master_np_to_slave_p>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbbootloadermux.vhd" into library zpuino
Parsing entity <wbbootloadermux>.
Parsing architecture <behave> of entity <wbbootloadermux>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\papilio_pkg.vhd" into library zpuino
Parsing package <papilio_pkg>.
Parsing package body <papilio_pkg>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\pad.vhd" into library zpuino
Parsing package <pad>.
Parsing entity <isync>.
Parsing architecture <behave> of entity <isync>.
Parsing entity <iopad>.
Parsing architecture <behave> of entity <iopad>.
Parsing entity <ipad>.
Parsing architecture <behave> of entity <ipad>.
Parsing entity <opad>.
Parsing architecture <behave> of entity <opad>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\wb_bootloader.vhd" into library board
Parsing entity <wb_bootloader>.
Parsing architecture <behave> of entity <wb_bootloader>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_wrap.vhd" into library board
Parsing entity <sdram_ctrl>.
Parsing architecture <behave> of entity <sdram_ctrl>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\clkgen.vhd" into library board
Parsing entity <clkgen>.
Parsing architecture <behave> of entity <clkgen>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" into library benchy
Parsing entity <BENCHY_sa_SumpBlaze_LogicAnalyzer8>.
Parsing architecture <behavioral> of entity <benchy_sa_sumpblaze_logicanalyzer8>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" into library zpuino
Parsing entity <ZPUino_Papilio_Pro_V1>.
Parsing architecture <behave> of entity <zpuino_papilio_pro_v1>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\Wing_GPIO.vhd" into library zpuino
Parsing entity <Wing_GPIO>.
Parsing architecture <Behavioral> of entity <wing_gpio>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\Papilio_Wing_Pinout.vhd" into library zpuino
Parsing entity <Papilio_Wing_Pinout>.
Parsing architecture <BEHAVIORAL> of entity <papilio_wing_pinout>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\Wishbone_Empty_Slot.vhd" into library wishbone
Parsing entity <Wishbone_Empty_Slot>.
Parsing architecture <behave> of entity <wishbone_empty_slot>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\COMM_zpuino_wb_UART.vhd" into library wishbone
Parsing entity <COMM_zpuino_wb_UART>.
Parsing architecture <behave> of entity <comm_zpuino_wb_uart>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd" into library work
Parsing entity <bscan_spi>.
Parsing architecture <Behavioral> of entity <bscan_spi>.
Parsing VHDL file "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" into library work
Parsing entity <Papilio_Pro>.
Parsing architecture <BEHAVIORAL> of entity <papilio_pro>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Papilio_Pro> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Papilio_Wing_Pinout> (architecture <BEHAVIORAL>) from library <zpuino>.
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\Papilio_Wing_Pinout.vhd" Line 155: Assignment to gpio_spp_read ignored, since the identifier is never used

Elaborating entity <iopad> (architecture <behave>) from library <zpuino>.

Elaborating entity <isync> (architecture <behave>) from library <zpuino>.

Elaborating entity <Wing_GPIO> (architecture <Behavioral>) from library <zpuino>.

Elaborating entity <Wishbone_Empty_Slot> (architecture <behave>) from library <wishbone>.

Elaborating entity <ZPUino_Papilio_Pro_V1> (architecture <behave>) from library <zpuino>.

Elaborating entity <zpuino_serialreset> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <clkgen> (architecture <behave>) from library <board>.
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\clkgen.vhd" Line 223: Assignment to clkin_i_1mhz ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\clkgen.vhd" Line 78: Net <clkfb_1mhz> does not have a driver.

Elaborating entity <ipad> (architecture <behave>) from library <zpuino>.

Elaborating entity <opad> (architecture <behave>) from library <zpuino>.

Elaborating entity <zpuino_top_icache> (architecture <behave>) from library <zpuino>.

Elaborating entity <zpu_core_extreme_icache> (architecture <behave>) from library <zpuino>.

Elaborating entity <lshifter> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\shifter.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_icache> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <generic_dp_ram> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <generic_dp_ram> (architecture <behave>) with generics from library <zpuino>.
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_icache.vhd" Line 370: fill_success should be on the sensitivity list of the process

Elaborating entity <zpuino_lsu> (architecture <behave>) from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\lsu.vhd" Line 119. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 524. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1004: Assignment to trace_pc ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1330. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1486. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1501. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1539. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" Line 1025: Assignment to instruction_executed ignored, since the identifier is never used

Elaborating entity <zpuino_stack> (architecture <behave>) from library <board>.
WARNING:HDLCompiler:871 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\stack.vhd" Line 31: Using initial value "0" for dipa since it is never assigned

Elaborating entity <zpuino_debug_core> (architecture <behave>) from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_debug_core.vhd" Line 183. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_io> (architecture <behave>) from library <zpuino>.

Elaborating entity <zpuino_intr> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_intr.vhd" Line 214. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_io.vhd" Line 78: Net <ivecs[17]> does not have a driver.

Elaborating entity <wbmux2> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <wbarb2_1> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd" Line 95. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd" Line 122. Case statement is complete. others clause is never selected

Elaborating entity <wbarb2_1> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd" Line 95. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd" Line 122. Case statement is complete. others clause is never selected

Elaborating entity <wbbootloadermux> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <wb_master_np_to_slave_p> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wb_master_np_to_slave_p.vhd" Line 68. Case statement is complete. others clause is never selected

Elaborating entity <wb_bootloader> (architecture <behave>) from library <board>.

Elaborating entity <bootloader_dp_32> (architecture <behave>) from library <board>.

Elaborating entity <zpuino_spi> (architecture <behave>) from library <zpuino>.

Elaborating entity <spi> (architecture <behave>) from library <wishbone>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spi.vhd" Line 115. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spi.vhd" Line 156. Case statement is complete. others clause is never selected

Elaborating entity <spiclkgen> (architecture <behave>) from library <wishbone>.

Elaborating entity <prescaler> (architecture <behave>) from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\prescaler.vhd" Line 137. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_spi.vhd" Line 255. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_uart> (architecture <behave>) with generics from library <zpuino>.
WARNING:HDLCompiler:871 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_uart.vhd" Line 122: Using initial value "0000000000001111" for divider_tx since it is never assigned

Elaborating entity <zpuino_uart_rx> (architecture <behave>) from library <wishbone>.

Elaborating entity <zpuino_uart_mv_filter> (architecture <behave>) with generics from library <wishbone>.

Elaborating entity <uart_brgen> (architecture <behave>) from library <wishbone>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_rx.vhd" Line 193. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_rx.vhd" Line 139: Assignment to start ignored, since the identifier is never used

Elaborating entity <TxUnit> (architecture <Behaviour>) from library <wishbone>.

Elaborating entity <fifo> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_uart.vhd" Line 244. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_gpio> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 158. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 171. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 184. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 217. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 229. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 84: Net <input_mapper_q[0][5]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 85: Net <output_mapper_q[0][6]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd" Line 89: Net <gpio_i_q[127]> does not have a driver.

Elaborating entity <zpuino_timers> (architecture <behave>) with generics from library <zpuino>.

Elaborating entity <timer> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\timer.vhd" Line 297. Case statement is complete. others clause is never selected

Elaborating entity <timer> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\timer.vhd" Line 310. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_timers.vhd" Line 180. Case statement is complete. others clause is never selected

Elaborating entity <zpuino_crc16> (architecture <behave>) from library <zpuino>.

Elaborating entity <sdram_ctrl> (architecture <behave>) from library <board>.

Elaborating entity <sdram_controller> (architecture <rtl>) with generics from library <board>.
WARNING:HDLCompiler:1127 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_hamster.vhd" Line 251: Assignment to debug_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_hamster.vhd" Line 340: data_mask should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" Line 251: Net <slot_read[4][31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" Line 254: Net <slot_ack[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" Line 255: Net <slot_interrupt[15]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" Line 296: Net <np_ram_wb_adr_i[27]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" Line 305: Net <sram_wb_adr_i[26]> does not have a driver.

Elaborating entity <bscan_spi> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd" Line 102: tdo_mem should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd" Line 111: cs_go should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd" Line 125: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd" Line 147: reset should be on the sensitivity list of the process

Elaborating entity <COMM_zpuino_wb_UART> (architecture <behave>) with generics from library <wishbone>.
WARNING:HDLCompiler:871 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\COMM_zpuino_wb_UART.vhd" Line 113: Using initial value "0000000000001111" for divider_tx since it is never assigned

Elaborating entity <fifo> (architecture <behave>) with generics from library <zpuino>.
INFO:HDLCompiler:679 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\COMM_zpuino_wb_UART.vhd" Line 259. Case statement is complete. others clause is never selected

Elaborating entity <BENCHY_sa_SumpBlaze_LogicAnalyzer8> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <clockman> (architecture <behavioral>) from library <benchy>.

Elaborating entity <eia232> (architecture <Behavioral>) with generics from library <benchy>.

Elaborating entity <sump_prescaler> (architecture <Behavioral>) with generics from library <benchy>.

Elaborating entity <receiver> (architecture <Behavioral>) with generics from library <benchy>.

Elaborating entity <transmitter> (architecture <Behavioral>) with generics from library <benchy>.

Elaborating entity <core> (architecture <behavioral>) from library <benchy>.

Elaborating entity <decoder> (architecture <behavioral>) from library <benchy>.

Elaborating entity <flags> (architecture <behavioral>) from library <benchy>.

Elaborating entity <sync> (architecture <behavioral>) from library <benchy>.

Elaborating entity <demux> (architecture <behavioral>) from library <benchy>.

Elaborating entity <filter> (architecture <behavioral>) from library <benchy>.

Elaborating entity <sampler> (architecture <behavioral>) from library <benchy>.

Elaborating entity <trigger> (architecture <behavioral>) from library <benchy>.

Elaborating entity <stage> (architecture <behavioral>) from library <benchy>.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\trigger.vhd" Line 75: Net <stageRun[4]> does not have a driver.

Elaborating entity <group_selector> (architecture <behavioral>) from library <benchy>.

Elaborating entity <rle> (architecture <behavioral>) from library <benchy>.

Elaborating entity <rle_fmt> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <rle_fmt> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <rle_fmt> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <rle_enc> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <rle_enc> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <rle_enc> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <controller> (architecture <behavioral>) from library <benchy>.

Elaborating entity <muldex> (architecture <behavioral>) from library <benchy>.

Elaborating entity <muldex_16> (architecture <behavioral>) from library <benchy>.

Elaborating entity <muldex_8> (architecture <behavioral>) from library <benchy>.

Elaborating entity <sram_bram> (architecture <behavioral>) with generics from library <benchy>.

Elaborating entity <Mem_Gen_36bit> (architecture <Behavioral>) with generics from library <benchy>.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\Mem_Gen_36bit.vhd" Line 55: Net <RAMBlDOut[15][35]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" Line 155: Net <la_input[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 167: Net <XLXN_511> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 170: Net <XLXI_44_wishbone_slot_video_in_openSignal[63]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 172: Net <XLXI_58_la4_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 173: Net <XLXI_58_la5_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 174: Net <XLXI_58_la6_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" Line 175: Net <XLXI_58_la7_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Papilio_Pro>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf".
WARNING:Xst:37 - Detected unknown constraint/property "brams". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" line 446: Output port <wishbone_slot_video_out> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" line 446: Output port <clk_96Mhz> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" line 446: Output port <clk_1Mhz> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" line 446: Output port <vgaclkout> of the instance <XLXI_44> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\LX9\Papilio_Pro.vhf" line 503: Output port <enabled> of the instance <XLXI_57> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_44_wishbone_slot_video_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_511> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_58_la4_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_58_la5_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_58_la6_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_58_la7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Papilio_Pro> synthesized.

Synthesizing Unit <Papilio_Wing_Pinout>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\Papilio_Wing_Pinout.vhd".
WARNING:Xst:647 - Input <gpio_bus_out<48:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <gpio_bus_in<48>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Papilio_Wing_Pinout> synthesized.

Synthesizing Unit <iopad>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\pad.vhd".
    Found 1-bit tristate buffer for signal <PAD> created at line 155
    Summary:
	inferred   1 Tristate(s).
Unit <iopad> synthesized.

Synthesizing Unit <isync>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\pad.vhd".
    Summary:
	no macro.
Unit <isync> synthesized.

Synthesizing Unit <Wing_GPIO>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\Wing_GPIO.vhd".
    Summary:
	no macro.
Unit <Wing_GPIO> synthesized.

Synthesizing Unit <Wishbone_Empty_Slot>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\Wishbone_Empty_Slot.vhd".
WARNING:Xst:647 - Input <wishbone_in<61:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Wishbone_Empty_Slot> synthesized.

Synthesizing Unit <ZPUino_Papilio_Pro_V1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd".
WARNING:Xst:647 - Input <wishbone_slot_video_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 685: Output port <clkout2> of the instance <clkgen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 704: Output port <O> of the instance <obuftx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 705: Output port <O> of the instance <ospiclk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 706: Output port <O> of the instance <ospics> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 707: Output port <O> of the instance <ospimosi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <slot_write<4>> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <slot_write<15>> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <slot_address<4>> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <m_wb_dat_o> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <rom_wb_cti_o> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <jtag_data_chain_out> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <dbg_reset> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <m_wb_ack_o> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 710: Output port <m_wb_stall_o> of the instance <zpuino> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 764: Output port <s0_wb_cti_o> of the instance <memarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s0_wb_dat_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s0_wb_sel_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s0_wb_cti_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s1_wb_dat_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s1_wb_sel_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s1_wb_cti_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s0_wb_we_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 807: Output port <s1_wb_we_o> of the instance <bootmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 858: Output port <s_wb_cti_o> of the instance <npnadapt> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 896: Output port <wb2_stall_o> of the instance <prom> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 922: Output port <enabled> of the instance <slot0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 945: Output port <enabled> of the instance <uart_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 997: Output port <pwm_A_out> of the instance <timers_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\ZPUino_Papilio_Pro_V1.vhd" line 997: Output port <pwm_B_out> of the instance <timers_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wishbone_slot_video_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slot_read<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slot_ack<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slot_interrupt<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <np_ram_wb_adr_i<27:23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sram_wb_adr_i<26:23>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ZPUino_Papilio_Pro_V1> synthesized.

Synthesizing Unit <zpuino_serialreset>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_serialreset.vhd".
        SYSTEM_CLOCK_MHZ = 96
    Found 1-bit register for signal <rstcount_zero_q>.
    Found 32-bit register for signal <rstcount>.
    Found 32-bit subtractor for signal <rstcount[31]_GND_22_o_sub_2_OUT<31:0>> created at line 86.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <zpuino_serialreset> synthesized.

Synthesizing Unit <clkgen>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\clkgen.vhd".
WARNING:Xst:653 - Signal <clkfb_1mhz> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst2_q>.
    Found 1-bit register for signal <rst1_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clkgen> synthesized.

Synthesizing Unit <ipad>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\pad.vhd".
    Summary:
	no macro.
Unit <ipad> synthesized.

Synthesizing Unit <opad>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\pad.vhd".
    Summary:
	no macro.
Unit <opad> synthesized.

Synthesizing Unit <zpuino_top_icache>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd".
WARNING:Xst:647 - Input <m_wb_adr_i<27:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 298: Output port <break> of the instance <core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 398: Output port <s0_wb_cti_o> of the instance <iomemmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 398: Output port <s1_wb_sel_o> of the instance <iomemmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 398: Output port <s1_wb_cti_o> of the instance <iomemmux> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 445: Output port <s0_wb_cti_o> of the instance <memarb> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_top_icache.vhd" line 445: Output port <m0_wb_stall_o> of the instance <memarb> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <zpuino_top_icache> synthesized.

Synthesizing Unit <zpu_core_extreme_icache>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd".
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" line 452: Output port <m_wb_dat_o> of the instance <cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpu_core_extreme_icache.vhd" line 452: Output port <m_wb_we_o> of the instance <cache> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_adr_o<1:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rom_wb_cti_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_out_sp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_out_stacka> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dbg_out_stackb> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <break> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <decr_decodedOpcode>.
    Found 5-bit register for signal <decr_tosSource>.
    Found 8-bit register for signal <decr_opcode>.
    Found 23-bit register for signal <decr_pc>.
    Found 23-bit register for signal <decr_fetchpc>.
    Found 23-bit register for signal <decr_pcint>.
    Found 1-bit register for signal <decr_idim>.
    Found 1-bit register for signal <decr_im>.
    Found 2-bit register for signal <decr_stackOperation>.
    Found 5-bit register for signal <decr_spOffset>.
    Found 1-bit register for signal <decr_im_emu>.
    Found 1-bit register for signal <decr_break>.
    Found 2-bit register for signal <decr_state>.
    Found 11-bit register for signal <prefr_sp>.
    Found 11-bit register for signal <prefr_spnext>.
    Found 1-bit register for signal <prefr_valid>.
    Found 6-bit register for signal <prefr_decodedOpcode>.
    Found 5-bit register for signal <prefr_tosSource>.
    Found 8-bit register for signal <prefr_opcode>.
    Found 23-bit register for signal <prefr_pc>.
    Found 23-bit register for signal <prefr_fetchpc>.
    Found 1-bit register for signal <prefr_idim>.
    Found 1-bit register for signal <prefr_break>.
    Found 1-bit register for signal <prefr_opWillFreeze>.
    Found 1-bit register for signal <prefr_recompute_sp>.
    Found 1-bit register for signal <exr_break>.
    Found 1-bit register for signal <exr_inInterrupt>.
    Found 32-bit register for signal <exr_tos>.
    Found 32-bit register for signal <exr_tos_save>.
    Found 32-bit register for signal <exr_nos_save>.
    Found 4-bit register for signal <exr_state>.
    Found 1-bit register for signal <wroteback_q>.
    Found 1-bit register for signal <decr_valid>.
    Found finite state machine <FSM_0> for signal <decr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | state_run                                      |
    | Power Up State     | state_run                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <exr_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 50                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | state_execute                                  |
    | Power Up State     | state_execute                                  |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit adder for signal <pcnext> created at line 1241.
    Found 11-bit adder for signal <prefr_spnext[12]_GND_61_o_add_175_OUT> created at line 1241.
    Found 11-bit adder for signal <prefr_spnext[12]_GND_61_o_add_178_OUT> created at line 1241.
    Found 11-bit adder for signal <prefr_spnext[12]_GND_61_o_add_186_OUT> created at line 941.
    Found 32-bit adder for signal <exr_tos[31]_stack_b_read[31]_add_222_OUT> created at line 1193.
    Found 32-bit adder for signal <exr_tos[31]_nos[31]_add_223_OUT> created at line 1196.
    Found 11-bit adder for signal <prefr_sp[12]_GND_61_o_add_227_OUT> created at line 1281.
    Found 23-bit adder for signal <exr_tos[22]_prefr_pc[22]_add_305_OUT> created at line 1526.
    Found 11-bit subtractor for signal <GND_61_o_GND_61_o_sub_177_OUT<10:0>> created at line 1308.
    Found 64x1-bit Read Only RAM for signal <i_op_freeze>
    Found 4x4-bit Read Only RAM for signal <exr_tos[1]_GND_61_o_wide_mux_233_OUT>
    Found 8x1-bit Read Only RAM for signal <lsu_we>
    Found 64x3-bit Read Only RAM for signal <_n1507>
    Found 8-bit 4-to-1 multiplexer for signal <tOpcode_sel[1]_cache_data[7]_wide_mux_3_OUT> created at line 514.
    Found 1-bit 4-to-1 multiplexer for signal <decr_state[1]_GND_61_o_Mux_139_o> created at line 751.
    Found 23-bit 4-to-1 multiplexer for signal <decr_state[1]_pcnext[22]_wide_mux_145_OUT> created at line 751.
    Found 32-bit 4-to-1 multiplexer for signal <exr_tos[1]_X_27_o_wide_mux_232_OUT> created at line 1317.
    Found 32-bit 4-to-1 multiplexer for signal <exr_tos_save[1]_GND_61_o_wide_mux_296_OUT> created at line 1477.
    Found 2-bit 4-to-1 multiplexer for signal <_n0926> created at line 542.
    Found 5-bit 4-to-1 multiplexer for signal <_n0928> created at line 542.
    Found 6-bit 4-to-1 multiplexer for signal <_n0930> created at line 542.
    Found 32-bit comparator equal for signal <nos[31]_exr_tos[31]_equal_216_o> created at line 1165
    Found 32-bit comparator greater for signal <exr_tos[31]_nos[31]_LessThan_218_o> created at line 1171
    Found 32-bit comparator greater for signal <nos[31]_exr_tos[31]_LessThan_220_o> created at line 1177
    Summary:
	inferred   4 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 291 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 161 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <zpu_core_extreme_icache> synthesized.

Synthesizing Unit <lshifter>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\shifter.vhd".
        stages = 3
    Found 3-bit register for signal <d>.
    Found 64-bit register for signal <rq<0>>.
    Found 64-bit register for signal <rq<1>>.
    Found 64-bit register for signal <rq<2>>.
    Found 64-bit register for signal <output>.
    Found 1-bit register for signal <done>.
    Found 32x32-bit multiplier for signal <inputA[31]_inputB[4]_MuLt_2_OUT> created at line 86.
    Found 32x32-bit Read Only RAM for signal <inputB[4]_PWR_29_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred 260 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <lshifter> synthesized.

Synthesizing Unit <zpuino_icache>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_icache.vhd".
        ADDRESS_HIGH = 22
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_icache.vhd" line 122: Output port <dob> of the instance <tagmem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_icache.vhd" line 203: Output port <dob> of the instance <cachemem> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <m_wb_adr_o<1:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <access_q>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <fill_success>.
    Found 5-bit register for signal <offcnt>.
    Found 7-bit register for signal <flushcnt>.
    Found 1-bit register for signal <tag_mem_wen>.
    Found 1-bit register for signal <cyc>.
    Found 1-bit register for signal <stb>.
    Found 4-bit register for signal <offcnt_write>.
    Found 23-bit register for signal <save_addr>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | flushing                                       |
    | Power Up State     | flushing                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <offcnt_write[5]_GND_64_o_add_19_OUT> created at line 1241.
    Found 5-bit adder for signal <offcnt[6]_GND_64_o_add_24_OUT> created at line 1241.
    Found 7-bit subtractor for signal <GND_64_o_GND_64_o_sub_7_OUT<6:0>> created at line 1308.
    Found 9-bit comparator equal for signal <tag_match> created at line 156
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <zpuino_icache> synthesized.

Synthesizing Unit <generic_dp_ram_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\generic_dp_ram.vhd".
        address_bits = 7
        data_bits = 10
    Found 128x10-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 10-bit register for signal <dob>.
    Found 10-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_dp_ram_1> synthesized.

Synthesizing Unit <generic_dp_ram_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\generic_dp_ram.vhd".
        address_bits = 11
        data_bits = 32
    Found 2048x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <dob>.
    Found 32-bit register for signal <doa>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_dp_ram_2> synthesized.

Synthesizing Unit <zpuino_lsu>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\lsu.vhd".
WARNING:Xst:647 - Input <address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <r_addr>.
    Found 4-bit register for signal <r_sel>.
    Found 32-bit register for signal <r_data>.
    Found 2-bit register for signal <r_state>.
    Found finite state machine <FSM_3> for signal <r_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | wb_clk_i (rising_edge)                         |
    | Reset              | wb_rst_i (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | lsu_idle                                       |
    | Power Up State     | lsu_idle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <busy> created at line 74.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <zpuino_lsu> synthesized.

Synthesizing Unit <zpuino_stack>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\stack.vhd".
    Summary:
	no macro.
Unit <zpuino_stack> synthesized.

Synthesizing Unit <zpuino_debug_core>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_debug_core.vhd".
WARNING:Xst:647 - Input <dbg_in_opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_in_stackb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <jtag_ctrl_chain_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dbgr_step>.
    Found 1-bit register for signal <dbgr_inject>.
    Found 1-bit register for signal <dbgr_freeze>.
    Found 1-bit register for signal <dbgr_injectmode>.
    Found 1-bit register for signal <dbgr_flush>.
    Found 8-bit register for signal <dbgr_opcode>.
    Found 1-bit register for signal <inject_q_in>.
    Found 1-bit register for signal <inject_q>.
    Found 3-bit register for signal <dbgr_state>.
INFO:Xst:1799 - State state_debug is never reached in FSM <dbgr_state>.
INFO:Xst:1799 - State state_enter_inject is never reached in FSM <dbgr_state>.
INFO:Xst:1799 - State state_flush is never reached in FSM <dbgr_state>.
INFO:Xst:1799 - State state_inject is never reached in FSM <dbgr_state>.
INFO:Xst:1799 - State state_leave_inject is never reached in FSM <dbgr_state>.
INFO:Xst:1799 - State state_step is never reached in FSM <dbgr_state>.
    Found finite state machine <FSM_4> for signal <dbgr_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | state_idle                                     |
    | Power Up State     | state_idle                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <dbg_reset<1:1>> (without init value) have a constant value of 0 in block <zpuino_debug_core>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <zpuino_debug_core> synthesized.

Synthesizing Unit <zpuino_io>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_io.vhd".
WARNING:Xst:653 - Signal <ivecs<17:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <io_cyc>.
    Found 1-bit register for signal <io_stb>.
    Found 1-bit register for signal <io_we>.
    Found 28-bit register for signal <addr_save_q>.
    Found 32-bit register for signal <write_save_q>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_in_transaction>.
    Found 32-bit 16-to-1 multiplexer for signal <io_address[26]_slot_read_i[15][31]_wide_mux_96_OUT> created at line 247.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <zpuino_io> synthesized.

Synthesizing Unit <zpuino_intr>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_intr.vhd".
        INTERRUPT_LINES = 18
WARNING:Xst:647 - Input <wb_dat_i<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <intr_in_q>.
    Found 18-bit register for signal <mask_q>.
    Found 1-bit register for signal <ien_q>.
    Found 1-bit register for signal <iready_q>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 18-bit register for signal <intr_level_q>.
    Found 1-bit register for signal <memory_enable>.
    Found 1-bit register for signal <cache_flush>.
    Found 18-bit register for signal <intr_served_q>.
    Found 18-bit register for signal <intr_detected_q>.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o> created at line 200.
    Summary:
	inferred  95 D-type flip-flop(s).
	inferred  58 Multiplexer(s).
Unit <zpuino_intr> synthesized.

Synthesizing Unit <wbmux2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbmux2.vhd".
        select_line = 27
        address_high = 27
        address_low = 0
WARNING:Xst:647 - Input <wb_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   4 Multiplexer(s).
Unit <wbmux2> synthesized.

Synthesizing Unit <wbarb2_1_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd".
        ADDRESS_HIGH = 22
        ADDRESS_LOW = 0
    Found 1-bit register for signal <current_master>.
    Summary:
	no macro.
Unit <wbarb2_1_1> synthesized.

Synthesizing Unit <wbarb2_1_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbarb2_1.vhd".
        ADDRESS_HIGH = 22
        ADDRESS_LOW = 2
    Found 1-bit register for signal <current_master>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <wbarb2_1_2> synthesized.

Synthesizing Unit <wbbootloadermux>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wbbootloadermux.vhd".
        address_high = 22
        address_low = 2
WARNING:Xst:647 - Input <wb_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   5 Multiplexer(s).
Unit <wbbootloadermux> synthesized.

Synthesizing Unit <wb_master_np_to_slave_p>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\wb_master_np_to_slave_p.vhd".
        ADDRESS_HIGH = 27
        ADDRESS_LOW = 0
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_master_np_to_slave_p> synthesized.

Synthesizing Unit <wb_bootloader>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\wb_bootloader.vhd".
    Found 1-bit register for signal <ack2>.
    Found 1-bit register for signal <ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <wb_bootloader> synthesized.

Synthesizing Unit <bootloader_dp_32>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\bootloader.vhd".
WARNING:Xst:647 - Input <MASKA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MASKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DOB>.
    Found 32-bit register for signal <DOA>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <bootloader_dp_32> synthesized.

Synthesizing Unit <zpuino_spi>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_spi.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wb_ack_o> equivalent to <trans> has been removed
    Found 1-bit register for signal <spi_en>.
    Found 1-bit register for signal <trans>.
    Found 2-bit register for signal <spi_transfersize_q>.
    Found 1-bit register for signal <spi_enable_q>.
    Found 1-bit register for signal <spi_txblock_q>.
    Found 3-bit register for signal <spi_clk_pres>.
    Found 1-bit register for signal <cpol>.
    Found 1-bit register for signal <spi_samprise>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <zpuino_spi> synthesized.

Synthesizing Unit <spi>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spi.vhd".
    Found 1-bit register for signal <ready_q>.
    Found 6-bit register for signal <count>.
    Found 32-bit register for signal <write_reg_q>.
    Found 1-bit register for signal <ignore_sample_q>.
    Found 32-bit register for signal <read_reg_q>.
    Found 1-bit register for signal <mosi>.
    Found 6-bit subtractor for signal <GND_159_o_GND_159_o_sub_8_OUT<5:0>> created at line 164.
    Found 1-bit 4-to-1 multiplexer for signal <transfersize[1]_write_reg_q[31]_Mux_1_o> created at line 106.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <spi> synthesized.

Synthesizing Unit <spiclkgen>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\spiclkgen.vhd".
    Found 3-bit register for signal <prescale_q>.
    Found 1-bit register for signal <running_q>.
    Found 1-bit register for signal <prescale_reset>.
    Found 1-bit register for signal <clkrise_i>.
    Found 1-bit register for signal <clkfall_i>.
    Found 1-bit register for signal <clk_i>.
    Found 1-bit register for signal <spiclk>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <spiclkgen> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\prescaler.vhd".
    Found 1-bit register for signal <ck4_q>.
    Found 1-bit register for signal <ck8_q>.
    Found 1-bit register for signal <ck16_q>.
    Found 1-bit register for signal <ck64_q>.
    Found 1-bit register for signal <ck256_q>.
    Found 1-bit register for signal <ck1024_q>.
    Found 10-bit register for signal <counter>.
    Found 1-bit register for signal <ck2_q>.
    Found 10-bit adder for signal <counter[9]_GND_161_o_add_1_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <event_i> created at line 120.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <zpuino_uart>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_uart.vhd".
        bits = 11
WARNING:Xst:647 - Input <wb_dat_i<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<26:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_uart.vhd" line 215: Output port <full> of the instance <fifo_instance> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data_ready_dly_q>.
    Found 1-bit register for signal <enabled_q>.
    Found 16-bit register for signal <divider_rx_q>.
    Found 1-bit register for signal <dready_q>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <zpuino_uart> synthesized.

Synthesizing Unit <zpuino_uart_rx>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_rx.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <baudreset>.
    Found 3-bit register for signal <datacount>.
    Found 8-bit register for signal <rxd>.
    Found 8-bit register for signal <datao>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_idle                                        |
    | Power Up State     | rx_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_163_o_GND_163_o_sub_7_OUT<2:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <zpuino_uart_rx> synthesized.

Synthesizing Unit <zpuino_uart_mv_filter>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\zpuino_uart_mv_filter.vhd".
        bits = 4
        threshold = 10
    Found 1-bit register for signal <sout>.
    Found 4-bit register for signal <count_q>.
    Found 4-bit adder for signal <count_q[3]_GND_164_o_add_0_OUT> created at line 1241.
    Found 4-bit comparator lessequal for signal <n0003> created at line 81
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <zpuino_uart_mv_filter> synthesized.

Synthesizing Unit <uart_brgen>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\uart_brgen.vhd".
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clkout>.
    Found 16-bit subtractor for signal <GND_165_o_GND_165_o_sub_2_OUT<15:0>> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <uart_brgen> synthesized.

Synthesizing Unit <TxUnit>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\tx_unit.vhd".
    Found 4-bit register for signal <TxProc.bitpos>.
    Found 1-bit register for signal <txd_r>.
    Found 1-bit register for signal <intx_o>.
    Found 1-bit register for signal <idle>.
    Found 8-bit register for signal <tbuff_r>.
    Found 8-bit register for signal <t_r>.
    Found 1-bit register for signal <loaded_r>.
    Found 4-bit adder for signal <TxProc.bitpos[3]_GND_178_o_add_5_OUT> created at line 111.
    Found 3-bit subtractor for signal <GND_178_o_GND_178_o_sub_4_OUT<2:0>> created at line 110.
    Found 1-bit 8-to-1 multiplexer for signal <GND_178_o_t_r[7]_Mux_4_o> created at line 110.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <TxUnit> synthesized.

Synthesizing Unit <fifo_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\fifo.vhd".
        bits = 11
    Found 2048x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 11-bit register for signal <wraddr>.
    Found 11-bit register for signal <rdaddr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 8-bit register for signal <read>.
    Found 11-bit adder for signal <wraddr[10]_GND_191_o_add_6_OUT> created at line 1241.
    Found 11-bit adder for signal <rdaddr[10]_GND_191_o_add_8_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_191_o_GND_191_o_sub_4_OUT<10:0>> created at line 1308.
    Found 11-bit comparator equal for signal <empty_v> created at line 80
    Found 11-bit comparator equal for signal <full_v> created at line 86
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fifo_1> synthesized.

Synthesizing Unit <zpuino_gpio>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_gpio.vhd".
        gpio_count = 49
WARNING:Xst:647 - Input <wb_adr_i<8:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<26:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spp_cap_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'input_mapper_q<0><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<1><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<2><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<3><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<4><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<5><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<6><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<7><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<8><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<9><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<10><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<11><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<12><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<13><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<14><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<15><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<16><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<17><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<18><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<19><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<20><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<21><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<22><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<23><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<24><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<25><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<26><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<27><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<28><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<29><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<30><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<31><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<32><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<33><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<34><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<35><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<36><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<37><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<38><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<39><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<40><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<41><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<42><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<43><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<44><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<45><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<46><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<47><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'input_mapper_q<48><5:0>', unconnected in block 'zpuino_gpio', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<0>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<1>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<2>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<3>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<4>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<5>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<6>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<7>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<8>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<9>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<10>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<11>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<12>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<13>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<14>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<15>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<16>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<17>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<18>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<19>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<20>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<21>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<22>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<23>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<24>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<25>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<26>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<27>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<28>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<29>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<30>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<31>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<32>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<33>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<34>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<35>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<36>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<37>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<38>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<39>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<40>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<41>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<42>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<43>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<44>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<45>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<46>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<47>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 'output_mapper_q<48>', unconnected in block 'zpuino_gpio', is tied to its initial value (0000000).
WARNING:Xst:653 - Signal <gpio_i_q<127:49>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <gpio_o<1>>.
    Found 1-bit register for signal <gpio_o<2>>.
    Found 1-bit register for signal <gpio_o<3>>.
    Found 1-bit register for signal <gpio_o<4>>.
    Found 1-bit register for signal <gpio_o<5>>.
    Found 1-bit register for signal <gpio_o<6>>.
    Found 1-bit register for signal <gpio_o<7>>.
    Found 1-bit register for signal <gpio_o<8>>.
    Found 1-bit register for signal <gpio_o<9>>.
    Found 1-bit register for signal <gpio_o<10>>.
    Found 1-bit register for signal <gpio_o<11>>.
    Found 1-bit register for signal <gpio_o<12>>.
    Found 1-bit register for signal <gpio_o<13>>.
    Found 1-bit register for signal <gpio_o<14>>.
    Found 1-bit register for signal <gpio_o<15>>.
    Found 1-bit register for signal <gpio_o<16>>.
    Found 1-bit register for signal <gpio_o<17>>.
    Found 1-bit register for signal <gpio_o<18>>.
    Found 1-bit register for signal <gpio_o<19>>.
    Found 1-bit register for signal <gpio_o<20>>.
    Found 1-bit register for signal <gpio_o<21>>.
    Found 1-bit register for signal <gpio_o<22>>.
    Found 1-bit register for signal <gpio_o<23>>.
    Found 1-bit register for signal <gpio_o<24>>.
    Found 1-bit register for signal <gpio_o<25>>.
    Found 1-bit register for signal <gpio_o<26>>.
    Found 1-bit register for signal <gpio_o<27>>.
    Found 1-bit register for signal <gpio_o<28>>.
    Found 1-bit register for signal <gpio_o<29>>.
    Found 1-bit register for signal <gpio_o<30>>.
    Found 1-bit register for signal <gpio_o<31>>.
    Found 1-bit register for signal <gpio_o<32>>.
    Found 1-bit register for signal <gpio_o<33>>.
    Found 1-bit register for signal <gpio_o<34>>.
    Found 1-bit register for signal <gpio_o<35>>.
    Found 1-bit register for signal <gpio_o<36>>.
    Found 1-bit register for signal <gpio_o<37>>.
    Found 1-bit register for signal <gpio_o<38>>.
    Found 1-bit register for signal <gpio_o<39>>.
    Found 1-bit register for signal <gpio_o<40>>.
    Found 1-bit register for signal <gpio_o<41>>.
    Found 1-bit register for signal <gpio_o<42>>.
    Found 1-bit register for signal <gpio_o<43>>.
    Found 1-bit register for signal <gpio_o<44>>.
    Found 1-bit register for signal <gpio_o<45>>.
    Found 1-bit register for signal <gpio_o<46>>.
    Found 1-bit register for signal <gpio_o<47>>.
    Found 1-bit register for signal <gpio_o<48>>.
    Found 128-bit register for signal <gpio_tris_q>.
    Found 128-bit register for signal <ppspin_q>.
    Found 128-bit register for signal <gpio_q>.
    Found 1-bit register for signal <gpio_o<0>>.
    Found 32-bit 4-to-1 multiplexer for signal <wb_adr_i[3]_ppspin_q[127]_wide_mux_101_OUT> created at line 175.
    Found 32-bit 3-to-1 multiplexer for signal <wb_dat_o> created at line 146.
    Found 128-bit 4-to-1 multiplexer for signal <wb_adr_i[3]_wb_dat_i[31]_wide_mux_103_OUT> created at line 208.
    Found 128-bit 4-to-1 multiplexer for signal <wb_adr_i[3]_wb_dat_i[31]_wide_mux_104_OUT> created at line 220.
    Summary:
	inferred 433 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <zpuino_gpio> synthesized.

Synthesizing Unit <zpuino_timers>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_timers.vhd".
        A_TSCENABLED = true
        A_PWMCOUNT = 1
        A_WIDTH = 16
        A_PRESCALER_ENABLED = true
        A_BUFFERS = true
        B_TSCENABLED = false
        B_PWMCOUNT = 1
        B_WIDTH = 8
        B_PRESCALER_ENABLED = false
        B_BUFFERS = false
WARNING:Xst:647 - Input <wb_adr_i<26:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   7 Multiplexer(s).
Unit <zpuino_timers> synthesized.

Synthesizing Unit <timer_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\timer.vhd".
        TSCENABLED = true
        PWMCOUNT = 1
        WIDTH = 16
        PRESCALER_ENABLED = true
        BUFFERS = true
WARNING:Xst:647 - Input <wb_dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <tmrr_cnt>.
    Found 16-bit register for signal <tmrr_cmp>.
    Found 1-bit register for signal <tmrr_ccm>.
    Found 1-bit register for signal <tmrr_en>.
    Found 1-bit register for signal <tmrr_dir>.
    Found 1-bit register for signal <tmrr_ien>.
    Found 1-bit register for signal <tmrr_intr>.
    Found 3-bit register for signal <tmrr_pres>.
    Found 2-bit register for signal <tmrr_updp>.
    Found 1-bit register for signal <tmrr_presrst>.
    Found 16-bit register for signal <tmrr_pwmr[0]_cmplow>.
    Found 16-bit register for signal <tmrr_pwmr[0]_cmphigh>.
    Found 1-bit register for signal <tmrr_pwmr[0]_en>.
    Found 16-bit register for signal <tmrr_pwmrb[0]_cmplow>.
    Found 16-bit register for signal <tmrr_pwmrb[0]_cmphigh>.
    Found 1-bit register for signal <tmrr_pwmrb[0]_en>.
    Found 1-bit register for signal <pwm_out>.
    Found 32-bit register for signal <TSC_q>.
    Found 32-bit adder for signal <TSC_q[31]_GND_292_o_add_0_OUT> created at line 1241.
    Found 16-bit adder for signal <tmrr_cnt[15]_GND_292_o_add_11_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_292_o_GND_292_o_sub_13_OUT<15:0>> created at line 1308.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o> created at line 167.
    Found 1-bit 3-to-1 multiplexer for signal <w_pwmr[0]_en> created at line 320.
    Found 16-bit comparator equal for signal <ovf> created at line 211
    Found 16-bit comparator lessequal for signal <n0064> created at line 345
    Found 16-bit comparator greater for signal <tmrr_cnt[15]_tmrr_pwmr[0]_cmphigh[15]_LessThan_36_o> created at line 345
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 142 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <timer_1> synthesized.

Synthesizing Unit <timer_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\timer.vhd".
        TSCENABLED = false
        PWMCOUNT = 1
        WIDTH = 8
        PRESCALER_ENABLED = false
        BUFFERS = false
WARNING:Xst:647 - Input <wb_dat_i<8:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <tmrr_cmp>.
    Found 1-bit register for signal <tmrr_ccm>.
    Found 1-bit register for signal <tmrr_en>.
    Found 1-bit register for signal <tmrr_dir>.
    Found 1-bit register for signal <tmrr_ien>.
    Found 1-bit register for signal <tmrr_intr>.
    Found 3-bit register for signal <tmrr_pres>.
    Found 2-bit register for signal <tmrr_updp>.
    Found 8-bit register for signal <tmrr_pwmr[0]_cmplow>.
    Found 8-bit register for signal <tmrr_pwmr[0]_cmphigh>.
    Found 1-bit register for signal <tmrr_pwmr[0]_en>.
    Found 1-bit register for signal <pwm_out>.
    Found 8-bit register for signal <tmrr_cnt>.
    Found 8-bit adder for signal <tmrr_cnt[7]_GND_293_o_add_8_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_293_o_GND_293_o_sub_10_OUT<7:0>> created at line 1308.
    Found 32-bit 3-to-1 multiplexer for signal <wb_dat_o> created at line 167.
    Found 8-bit comparator equal for signal <ovf> created at line 211
    Found 8-bit comparator lessequal for signal <n0055> created at line 345
    Found 8-bit comparator greater for signal <tmrr_cnt[7]_tmrr_pwmr[0]_cmphigh[7]_LessThan_28_o> created at line 345
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <timer_2> synthesized.

Synthesizing Unit <zpuino_crc16>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\zpuino_crc16.vhd".
WARNING:Xst:647 - Input <wb_dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <crc_q>.
    Found 1-bit register for signal <ready_q>.
    Found 3-bit register for signal <count_q>.
    Found 8-bit register for signal <data_q>.
    Found 16-bit register for signal <crcA_q>.
    Found 16-bit register for signal <crcB_q>.
    Found 16-bit register for signal <poly_q>.
    Found 3-bit adder for signal <count_q[2]_GND_294_o_add_17_OUT> created at line 96.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <zpuino_crc16> synthesized.

Synthesizing Unit <sdram_ctrl>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_wrap.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <sdram_ctrl> synthesized.

Synthesizing Unit <sdram_controller>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\board_Papilio_Pro\sdram_hamster.vhd".
        HIGH_BIT = 22
        MHZ = 96
        REFRESH_CYCLES = 4096
        ADDRESS_BITS = 12
    Set property "fsm_encoding = user" for signal <rstate>.
    Set property "fsm_encoding = user" for signal <nstate>.
    Set property "IOB = TRUE" for signal <rdata_write>.
    Set property "IOB = TRUE" for signal <captured>.
    Set property "IOB = TRUE" for signal <i_DRAM_ADDR>.
    Set property "IOB = TRUE" for signal <i_DRAM_BA>.
    Set property "IOB = TRUE" for signal <i_DRAM_DQM>.
    Set property "IOB = TRUE" for signal <i_DRAM_CS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_RAS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_CAS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_WE_N>.
    Found 12-bit register for signal <r_address>.
    Found 2-bit register for signal <r_bank>.
    Found 15-bit register for signal <r_init_counter>.
    Found 32-bit register for signal <r_rf_counter>.
    Found 1-bit register for signal <r_rf_pending>.
    Found 1-bit register for signal <r_rd_pending>.
    Found 1-bit register for signal <r_wr_pending>.
    Found 12-bit register for signal <r_act_row>.
    Found 2-bit register for signal <r_act_ba>.
    Found 16-bit register for signal <r_data_out_low>.
    Found 21-bit register for signal <r_req_addr_q>.
    Found 32-bit register for signal <r_req_data_write>.
    Found 4-bit register for signal <r_req_mask>.
    Found 1-bit register for signal <r_data_out_valid>.
    Found 2-bit register for signal <r_dq_masks>.
    Found 1-bit register for signal <r_tristate>.
    Found 16-bit register for signal <rdata_write>.
    Found 16-bit register for signal <captured>.
    Found 9-bit register for signal <rstate>.
INFO:Xst:1799 - State 111100111 is never reached in FSM <rstate>.
INFO:Xst:1799 - State 111110111 is never reached in FSM <rstate>.
    Found finite state machine <FSM_6> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 88                                             |
    | Inputs             | 13                                             |
    | Outputs            | 11                                             |
    | Clock              | clock_100 (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000                                      |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_rf_counter[31]_GND_296_o_add_22_OUT> created at line 353.
    Found 15-bit subtractor for signal <n_init_counter> created at line 78.
    Found 1-bit tristate buffer for signal <DRAM_DQ<15>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<14>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<13>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<12>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<11>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<10>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<9>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<8>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<7>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<6>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<5>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<4>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<3>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<2>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<1>> created at line 316
    Found 1-bit tristate buffer for signal <DRAM_DQ<0>> created at line 316
    Found 2-bit comparator equal for signal <addr_bank[1]_r_bank[1]_equal_45_o> created at line 451
    Found 12-bit comparator equal for signal <r_act_row[11]_addr_row[11]_equal_74_o> created at line 614
    Found 2-bit comparator equal for signal <r_act_ba[1]_addr_bank[1]_equal_75_o> created at line 614
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal r_bank may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_controller> synthesized.

Synthesizing Unit <bscan_spi>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\bscan_spi_spartan6.vhd".
    Found 1-bit register for signal <CS_GO>.
    Found 16-bit register for signal <len>.
    Found 8-bit register for signal <tdo_mem>.
    Found 32-bit register for signal <tdi_mem>.
    Found 1-bit register for signal <CS_STOP>.
    Found 1-bit register for signal <have_header>.
    Found 16-bit subtractor for signal <GND_316_o_GND_316_o_sub_5_OUT<15:0>> created at line 138.
    Found 1-bit tristate buffer for signal <SPI_MOSI> created at line 98
    Found 1-bit tristate buffer for signal <SPI_SCK> created at line 98
    Found 1-bit tristate buffer for signal <SPI_CS> created at line 98
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   3 Tristate(s).
Unit <bscan_spi> synthesized.

Synthesizing Unit <COMM_zpuino_wb_UART>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\COMM_zpuino_wb_UART.vhd".
        bits = 4
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\Wishbone_Peripherals\COMM_zpuino_wb_UART.vhd" line 230: Output port <full> of the instance <fifo_instance> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data_ready_dly_q>.
    Found 1-bit register for signal <enabled_q>.
    Found 16-bit register for signal <divider_rx_q>.
    Found 1-bit register for signal <dready_q>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <COMM_zpuino_wb_UART> synthesized.

Synthesizing Unit <fifo_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\examples\experimental\bscan\Libraries\ZPUino_1\fifo.vhd".
        bits = 4
    Found 16x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 4-bit register for signal <wraddr>.
    Found 4-bit register for signal <rdaddr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 8-bit register for signal <read>.
    Found 4-bit adder for signal <wraddr[3]_GND_333_o_add_6_OUT> created at line 1241.
    Found 4-bit adder for signal <rdaddr[3]_GND_333_o_add_8_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_333_o_GND_333_o_sub_4_OUT<3:0>> created at line 1308.
    Found 4-bit comparator equal for signal <empty_v> created at line 80
    Found 4-bit comparator equal for signal <full_v> created at line 86
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fifo_2> synthesized.

Synthesizing Unit <BENCHY_sa_SumpBlaze_LogicAnalyzer8>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd".
        brams = 12
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" line 226: Output port <tx_bytes> of the instance <Inst_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" line 226: Output port <extTriggerOut> of the instance <Inst_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" line 226: Output port <extClockOut> of the instance <Inst_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" line 226: Output port <armLED> of the instance <Inst_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd" line 226: Output port <triggerLED> of the instance <Inst_core> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <la_input<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <BENCHY_sa_SumpBlaze_LogicAnalyzer8> synthesized.

Synthesizing Unit <clockman>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\clockman_papilio.vhd".
    Summary:
	no macro.
Unit <clockman> synthesized.

Synthesizing Unit <eia232>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\eia232.vhd".
        FREQ = 100000000
        SCALE = 54
        RATE = 115200
    Found 1-bit register for signal <xon>.
    Found 1-bit register for signal <xoff>.
    Found 1-bit register for signal <wrFlags>.
    Found 1-bit register for signal <executePrev>.
    Found 4-bit register for signal <disabledGroupsReg>.
    Found 1-bit register for signal <id>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <eia232> synthesized.

Synthesizing Unit <sump_prescaler>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\prescaler.vhd".
        SCALE = 54
    Found 1-bit register for signal <scaled>.
    Found 9-bit register for signal <counter>.
    Found 9-bit adder for signal <counter[8]_GND_342_o_add_8_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <sump_prescaler> synthesized.

Synthesizing Unit <receiver>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\receiver.vhd".
        FREQ = 1851851
        RATE = 115200
    Found 5-bit register for signal <counter>.
    Found 4-bit register for signal <bitcount>.
    Found 3-bit register for signal <bytecount>.
    Found 32-bit register for signal <dataBuf>.
    Found 8-bit register for signal <opcode>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitcount[3]_GND_343_o_add_21_OUT> created at line 151.
    Found 3-bit adder for signal <bytecount[2]_GND_343_o_add_23_OUT> created at line 153.
    Found 5-bit adder for signal <counter[4]_GND_343_o_add_42_OUT> created at line 201.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <receiver> synthesized.

Synthesizing Unit <transmitter>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\transmitter.vhd".
        FREQ = 1851851
        RATE = 115200
    Found 4-bit register for signal <bits>.
    Found 1-bit register for signal <byteDone>.
    Found 10-bit register for signal <txBuffer>.
    Found 1-bit register for signal <writeByte>.
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <dataBuffer>.
    Found 4-bit register for signal <disabledBuffer>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <bytes>.
    Found 8-bit register for signal <byte>.
    Found 1-bit register for signal <disabled>.
    Found 1-bit register for signal <paused>.
    Found 5-bit register for signal <counter>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bits[3]_GND_344_o_add_2_OUT> created at line 91.
    Found 5-bit adder for signal <counter[4]_GND_344_o_add_4_OUT> created at line 94.
    Found 3-bit adder for signal <bytes[2]_GND_344_o_add_25_OUT> created at line 136.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  71 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transmitter> synthesized.

Synthesizing Unit <core>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\core.vhd".
INFO:Xst:3210 - "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\core.vhd" line 391: Output port <test_mode> of the instance <Inst_flags> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <extTriggerOut> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <extClockOut> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <armLED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <triggerLED> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <process_cmd_block.send_cmd>.
    Found 5-bit register for signal <process_cmd_block.addr>.
    Found 32-bit register for signal <process_cmd_block.cmd_output>.
    Found 2-bit register for signal <process_cmd_block.state>.
    Found finite state machine <FSM_9> for signal <process_cmd_block.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <process_cmd_block.addr[4]_GND_348_o_add_20_OUT> created at line 332.
    Found 32x32-bit Read Only RAM for signal <process_cmd_block.addr[4]_X_93_o_wide_mux_19_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <core> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\decoder.vhd".
    Found 1-bit register for signal <arm>.
    Found 1-bit register for signal <wrspeed>.
    Found 1-bit register for signal <wrsize>.
    Found 1-bit register for signal <wrFlags>.
    Found 4-bit register for signal <wrtrigmask>.
    Found 4-bit register for signal <wrtrigval>.
    Found 4-bit register for signal <wrtrigcfg>.
    Found 1-bit register for signal <abort>.
    Found 1-bit register for signal <ident>.
    Found 1-bit register for signal <meta>.
    Found 1-bit register for signal <exeReg>.
    Found 1-bit register for signal <reset>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <decoder> synthesized.

Synthesizing Unit <flags>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\flags.vhd".
    Found 1-bit register for signal <filter>.
    Found 1-bit register for signal <external>.
    Found 1-bit register for signal <inverted>.
    Found 4-bit register for signal <disabledGroups>.
    Found 1-bit register for signal <rle>.
    Found 1-bit register for signal <num_scheme>.
    Found 1-bit register for signal <test_mode>.
    Found 2-bit register for signal <data_size>.
    Found 1-bit register for signal <demux>.
    Found 16x2-bit Read Only RAM for signal <ds>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <flags> synthesized.

Synthesizing Unit <sync>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sync.vhd".
    Set property "equivalent_register_removal = no" for signal <demuxedla_input>.
    Found 32-bit register for signal <synchronizedla_input180>.
    Found 32-bit register for signal <output>.
    Found 32-bit register for signal <synchronizedla_input>.
    Summary:
	inferred  96 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <sync> synthesized.

Synthesizing Unit <demux>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\demux.vhd".
    Found 1-bit register for signal <output<30>>.
    Found 1-bit register for signal <output<29>>.
    Found 1-bit register for signal <output<28>>.
    Found 1-bit register for signal <output<27>>.
    Found 1-bit register for signal <output<26>>.
    Found 1-bit register for signal <output<25>>.
    Found 1-bit register for signal <output<24>>.
    Found 1-bit register for signal <output<23>>.
    Found 1-bit register for signal <output<22>>.
    Found 1-bit register for signal <output<21>>.
    Found 1-bit register for signal <output<20>>.
    Found 1-bit register for signal <output<19>>.
    Found 1-bit register for signal <output<18>>.
    Found 1-bit register for signal <output<17>>.
    Found 1-bit register for signal <output<16>>.
    Found 1-bit register for signal <output<31>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <demux> synthesized.

Synthesizing Unit <filter>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\filter.vhd".
    Found 32-bit register for signal <la_input360>.
    Found 32-bit register for signal <la_input180Delay>.
    Found 32-bit register for signal <result>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <filter> synthesized.

Synthesizing Unit <sampler>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sampler.vhd".
    Found 24-bit register for signal <divider>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <ready>.
    Found 32-bit register for signal <sample>.
    Found 1-bit register for signal <lastExClock>.
    Found 24-bit adder for signal <counter[23]_GND_354_o_add_7_OUT> created at line 108.
    Found 24-bit comparator equal for signal <counter[23]_divider[23]_equal_7_o> created at line 102
    WARNING:Xst:2404 -  FFs/Latches <syncExClock<0:0>> (without init value) have a constant value of 0 in block <sampler>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <sampler> synthesized.

Synthesizing Unit <trigger>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\trigger.vhd".
WARNING:Xst:647 - Input <ExtTriggerIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <stageRun<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <levelReg>.
    Found 2-bit adder for signal <levelReg[1]_GND_355_o_add_0_OUT> created at line 115.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <trigger> synthesized.

Synthesizing Unit <stage>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\stage.vhd".
    Found 1-bit register for signal <match32Register>.
    Found 32-bit register for signal <shiftRegister>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <run>.
    Found 1-bit register for signal <match>.
    Found 16-bit register for signal <counter>.
    Found 32-bit register for signal <maskRegister>.
    Found 32-bit register for signal <valueRegister>.
    Found 1-bit register for signal <cfgStart>.
    Found 1-bit register for signal <cfgSerial>.
    Found 5-bit register for signal <cfgChannel>.
    Found 2-bit register for signal <cfgLevel>.
    Found 16-bit register for signal <cfgDelay>.
    Found 32-bit register for signal <intermediateRegister>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | off                                            |
    | Power Up State     | off                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_356_o_GND_356_o_sub_31_OUT<15:0>> created at line 170.
    Found 1-bit 16-to-1 multiplexer for signal <serialChannelL16_la_input[15]_MUX_1481_o> created at line 118.
    Found 1-bit 16-to-1 multiplexer for signal <serialChannelH16_la_input[31]_MUX_1497_o> created at line 118.
    Found 2-bit comparator greater for signal <n0078> created at line 158
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 172 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <stage> synthesized.

Synthesizing Unit <group_selector>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\group_selector.vhd".
    Found 1-bit register for signal <output_ready>.
    Found 32-bit register for signal <output>.
    Found 32-bit 15-to-1 multiplexer for signal <tmp> created at line 47.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <group_selector> synthesized.

Synthesizing Unit <rle>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle.vhd".
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <rle_ready>.
    Found 1-bit register for signal <format_block.delayed_ready>.
    Found 32-bit register for signal <fmt_out>.
    Found 1-bit 4-to-1 multiplexer for signal <format_block.busy_32_format_block.busy_8_MUX_1512_o> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <format_block.rle_ready_32_format_block.rle_ready_8_MUX_1515_o> created at line 112.
    Found 32-bit 3-to-1 multiplexer for signal <X_105_o_GND_360_o_mux_13_OUT> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <rle_tmp> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <encoder_block.val_out_32_encoder_block.val_out_8_MUX_1526_o> created at line 197.
    Found 33-bit 3-to-1 multiplexer for signal <X_105_o_rle_tmp_mux_27_OUT> created at line 204.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <rle_fmt_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_fmt.vhd".
        data_width = 8
    Found 8-bit register for signal <tmp_r>.
    Found 1-bit register for signal <busy>.
    Found 8-bit register for signal <fmt_out_r>.
    Found 1-bit register for signal <rle_ready>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <rle_ready_i> created at line 80.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rle_fmt_1> synthesized.

Synthesizing Unit <rle_fmt_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_fmt.vhd".
        data_width = 16
    Found 16-bit register for signal <tmp_r>.
    Found 1-bit register for signal <busy>.
    Found 16-bit register for signal <fmt_out_r>.
    Found 1-bit register for signal <rle_ready>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <rle_ready_i> created at line 80.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rle_fmt_2> synthesized.

Synthesizing Unit <rle_fmt_3>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_fmt.vhd".
        data_width = 32
    Found 32-bit register for signal <tmp_r>.
    Found 1-bit register for signal <busy>.
    Found 32-bit register for signal <fmt_out_r>.
    Found 1-bit register for signal <rle_ready>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <rle_ready_i> created at line 80.
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rle_fmt_3> synthesized.

Synthesizing Unit <rle_enc_1>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_enc.vhd".
        data_width = 8
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <rle_out>.
    Found 1-bit register for signal <rle_out_valid>.
    Found 1-bit register for signal <rle_bit>.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_364_o_add_1_OUT> created at line 59.
    Found 8-bit comparator equal for signal <n0010> created at line 74
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rle_enc_1> synthesized.

Synthesizing Unit <rle_enc_2>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_enc.vhd".
        data_width = 16
    Found 16-bit register for signal <data>.
    Found 16-bit register for signal <rle_out>.
    Found 1-bit register for signal <rle_out_valid>.
    Found 1-bit register for signal <rle_bit>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <count[15]_GND_365_o_add_1_OUT> created at line 59.
    Found 16-bit comparator equal for signal <n0010> created at line 74
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rle_enc_2> synthesized.

Synthesizing Unit <rle_enc_3>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\rle_enc.vhd".
        data_width = 32
    Found 32-bit register for signal <data>.
    Found 32-bit register for signal <rle_out>.
    Found 1-bit register for signal <rle_out_valid>.
    Found 1-bit register for signal <rle_bit>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_366_o_add_1_OUT> created at line 59.
    Found 32-bit comparator equal for signal <n0010> created at line 74
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rle_enc_3> synthesized.

Synthesizing Unit <controller>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\controller.vhd".
    Register <send> equivalent to <send_i> has been removed
    Found 18-bit register for signal <counter>.
    Found 32-bit register for signal <output>.
    Found 33-bit register for signal <memoryOut>.
    Found 1-bit register for signal <memoryWrite>.
    Found 1-bit register for signal <memoryRead>.
    Found 1-bit register for signal <send_i>.
    Found 1-bit register for signal <rle_read>.
    Found 16-bit register for signal <fwd>.
    Found 16-bit register for signal <bwd>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | sample                                         |
    | Power Up State     | sample                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <counter[17]_GND_367_o_add_31_OUT> created at line 219.
    Found 18-bit comparator equal for signal <counter[17]_fwd[15]_equal_14_o> created at line 126
    Found 18-bit comparator equal for signal <counter[17]_bwd[15]_equal_19_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controller> synthesized.

Synthesizing Unit <muldex>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex.vhd".
    Found 1-bit register for signal <data_ready>.
    Found 33-bit register for signal <data_out>.
    Found 1-bit register for signal <sync_mem_block.a>.
    Found 1-bit register for signal <sync_mem_block.b>.
    Found 3-bit register for signal <output_block.a>.
    Found 36-bit 3-to-1 multiplexer for signal <mem_out> created at line 42.
    Found 1-bit 4-to-1 multiplexer for signal <mem_rd_i> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <mem_wr_i> created at line 94.
    Found 33-bit 3-to-1 multiplexer for signal <data_out_i> created at line 93.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <muldex> synthesized.

Synthesizing Unit <muldex_16>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex_16.vhd".
    Register <mem_out> equivalent to <wrtmp_r> has been removed
    Found 2-bit register for signal <state_rd>.
    Found 34-bit register for signal <wrtmp_r>.
    Found 34-bit register for signal <rdtmp_r>.
    Found 1-bit register for signal <mem_wr>.
    Found 1-bit register for signal <mem_rd>.
    Found 1-bit register for signal <state_wr>.
    Found finite state machine <FSM_15> for signal <state_rd>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | ri                                             |
    | Power Up State     | ri                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <mr> created at line 111.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <muldex_16> synthesized.

Synthesizing Unit <muldex_8>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\muldex_8.vhd".
    Register <mem_out> equivalent to <wrtmp_r> has been removed
    Found 3-bit register for signal <state_rd>.
    Found 36-bit register for signal <wrtmp_r>.
    Found 36-bit register for signal <rdtmp_r>.
    Found 1-bit register for signal <mem_wr>.
    Found 1-bit register for signal <mem_rd>.
    Found 2-bit register for signal <state_wr>.
    Found finite state machine <FSM_16> for signal <state_rd>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | ri                                             |
    | Power Up State     | ri                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <state_wr>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | w0                                             |
    | Power Up State     | w0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 36-bit 4-to-1 multiplexer for signal <wrtmp> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <rle_out> created at line 133.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <muldex_8> synthesized.

Synthesizing Unit <sram_bram>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\sram_bram.vhd".
        brams = 12
    Found 13-bit register for signal <addra>.
    Found 13-bit adder for signal <addra[12]_GND_371_o_add_3_OUT> created at line 88.
    Found 13-bit subtractor for signal <GND_371_o_GND_371_o_sub_7_OUT<12:0>> created at line 94.
    Found 13-bit comparator lessequal for signal <n0003> created at line 85
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <sram_bram> synthesized.

Synthesizing Unit <Mem_Gen_36bit>.
    Related source file is "C:\dropbox\GadgetFactory\GadgetFactory_Engineering\Papilio-Schematic-Library\Libraries\Benchy\Mem_Gen_36bit.vhd".
        brams = 12
WARNING:Xst:653 - Signal <RAMBlDOut<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RAMBlDOut<14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RAMBlDOut<13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RAMBlDOut<12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 36-bit 13-to-1 multiplexer for signal <DOUT> created at line 83.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mem_Gen_36bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port RAM                             : 1
 128x10-bit dual-port RAM                              : 1
 16x2-bit single-port Read Only RAM                    : 1
 16x8-bit dual-port RAM                                : 1
 2048x32-bit dual-port RAM                             : 1
 2048x8-bit dual-port RAM                              : 1
 32x32-bit single-port Read Only RAM                   : 2
 4x4-bit single-port Read Only RAM                     : 1
 64x1-bit single-port Read Only RAM                    : 1
 64x3-bit single-port Read Only RAM                    : 1
 8x1-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 61
 10-bit adder                                          : 2
 11-bit adder                                          : 5
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 1
 13-bit addsub                                         : 1
 15-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 11
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 23-bit adder                                          : 2
 24-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 4
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 4-bit adder                                           : 9
 4-bit subtractor                                      : 1
 5-bit adder                                           : 4
 6-bit subtractor                                      : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 436
 1-bit register                                        : 221
 10-bit register                                       : 5
 11-bit register                                       : 4
 12-bit register                                       : 2
 128-bit register                                      : 3
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 37
 18-bit register                                       : 6
 2-bit register                                        : 13
 21-bit register                                       : 1
 23-bit register                                       : 6
 24-bit register                                       : 2
 26-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 11
 32-bit register                                       : 52
 33-bit register                                       : 2
 34-bit register                                       : 2
 36-bit register                                       : 2
 4-bit register                                        : 17
 49-bit register                                       : 1
 5-bit register                                        : 11
 6-bit register                                        : 3
 64-bit register                                       : 4
 7-bit register                                        : 1
 8-bit register                                        : 25
 9-bit register                                        : 1
# Comparators                                          : 30
 11-bit comparator equal                               : 2
 12-bit comparator equal                               : 1
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 18-bit comparator equal                               : 2
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 4
 24-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 2
 4-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 723
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 395
 1-bit 3-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 13
 12-bit 2-to-1 multiplexer                             : 14
 128-bit 4-to-1 multiplexer                            : 2
 13-bit 2-to-1 multiplexer                             : 4
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 31
 18-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 16
 2-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 9
 23-bit 4-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 10
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 98
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 5
 33-bit 2-to-1 multiplexer                             : 1
 33-bit 3-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 13-to-1 multiplexer                            : 1
 36-bit 2-to-1 multiplexer                             : 1
 36-bit 3-to-1 multiplexer                             : 1
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 23
 5-bit 2-to-1 multiplexer                              : 17
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 7
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 19
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 67
 1-bit tristate buffer                                 : 67
# FSMs                                                 : 22
# Xors                                                 : 43
 1-bit xor2                                            : 38
 16-bit xor2                                           : 1
 32-bit xor2                                           : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <cyc> in Unit <cache> is equivalent to the following FF/Latch, which will be removed : <stb> 
WARNING:Xst:1426 - The value init of the FF/Latch inject_q_in hinder the constant cleaning in the block dbg.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <la_input360_24> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_23> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_22> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_21> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_20> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_19> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_18> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_17> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_16> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_15> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_14> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_13> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_12> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_11> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_10> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_9> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_8> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_7> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_6> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_14> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_13> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_12> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_11> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_10> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_9> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_8> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_7> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_6> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_5> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_4> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_1> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_31> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_30> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_29> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_28> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_27> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_26> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_25> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_14> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_13> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_12> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_11> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_10> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_9> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_8> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_7> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_6> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_5> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_4> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_1> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_31> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_17> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_20> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_21> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_22> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_23> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_24> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_5> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_4> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input360_1> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_31> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_30> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_29> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_28> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_27> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_26> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_25> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_24> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_23> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_22> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_21> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_20> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_19> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_18> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_17> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_16> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <result_15> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_14> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_13> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_12> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_11> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_10> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_9> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_8> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_7> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_6> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_5> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_4> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_1> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_31> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_30> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_29> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_28> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_27> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_26> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_25> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tdo_mem_0> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lastExClock> (without init value) has a constant value of 0 in block <Inst_sampler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_31> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_30> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_29> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_28> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_27> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_26> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_25> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_24> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_23> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_22> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_21> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_20> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_19> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_18> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_17> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_16> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input_15> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_4> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_1> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_31> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_30> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_29> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_28> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_27> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_26> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_25> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_24> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_23> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_22> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_21> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_20> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_19> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_18> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_17> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_16> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <la_input180Delay_15> (without init value) has a constant value of 0 in block <Inst_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_24> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_23> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_22> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_21> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_20> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_19> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_18> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_17> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_16> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_15> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_14> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_13> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_12> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_11> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_10> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_9> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_8> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_7> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_6> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_5> (without init value) has a constant value of 0 in block <Inst_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_57> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_56> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_55> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_54> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_53> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_52> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_51> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_50> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_49> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_48> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_47> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_46> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_45> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_44> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_43> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_42> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_41> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_40> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_39> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_76> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_75> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_74> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_73> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_72> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_71> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_70> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_69> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_68> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_67> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_66> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_65> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_64> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_63> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_62> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_61> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_60> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_59> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_58> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_18> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_17> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_16> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_15> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_14> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_13> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_12> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_11> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_10> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_9> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_8> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_7> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_6> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_5> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_4> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_3> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_2> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_1> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_0> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_38> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_37> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_36> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_35> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_34> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_33> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_32> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_31> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_30> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_29> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_28> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_27> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_26> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_25> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_24> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_23> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_22> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_21> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_20> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_19> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_8> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_7> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_6> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_5> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_2> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_1> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_0> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_127> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_126> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_125> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_124> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_123> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_122> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_121> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_120> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_119> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_118> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_117> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_116> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_25> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_26> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_27> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_28> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_29> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <output_30> (without init value) has a constant value of 0 in block <Inst_demux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr_flush> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr_inject> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr_injectmode> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inject_q_in> has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_17> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_16> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_15> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_14> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_13> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_12> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_11> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_10> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_9> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_95> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_94> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_93> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_92> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_91> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_90> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_89> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_88> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_87> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_86> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_85> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_84> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_83> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_82> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_81> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_80> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_79> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_78> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_77> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_115> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_114> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_113> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_112> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_111> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_110> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_109> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_108> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_107> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_106> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_96> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_97> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_98> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_99> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_100> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_101> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_102> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_103> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_104> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ppspin_q_105> (without init value) has a constant value of 0 in block <gpio_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inject_q> has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_1> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_2> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_3> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_4> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_5> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_6> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_7> (without init value) has a constant value of 0 in block <XLXI_56>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <intr_level_q_0> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_1> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_2> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_3> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_4> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_5> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_6> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_7> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_8> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_9> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_10> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_11> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_12> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_13> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_14> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <intr_level_q_15> of sequential type is unconnected in block <intr_inst>.
WARNING:Xst:2677 - Node <addr_save_q_0> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_1> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_12> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_13> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_14> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_15> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_16> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_17> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_18> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_19> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_20> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_21> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_22> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_27> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <save_addr_0> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <save_addr_1> of sequential type is unconnected in block <cache>.
WARNING:Xst:2677 - Node <rq_0_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <decr_opcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr_opcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:1710 - FF/Latch <decr_im_emu> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ZPUino_Papilio_Pro_V1>.
INFO:Xst:3226 - The RAM <prom/rom/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <prom/rom/DOA> <prom/rom/DOB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sysclk>        | rise     |
    |     enA            | connected to signal <prom/en>       | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <prom_rom_wb_adr_i> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <prom_rom_wb_dat_o> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sysclk>        | rise     |
    |     enB            | connected to signal <prom/en2>      | high     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <slot_address<0><11:2>> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <slot_read<15>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ZPUino_Papilio_Pro_V1> synthesized (advanced).

Synthesizing (advanced) Unit <bscan_spi>.
The following registers are absorbed into counter <len>: 1 register on signal <len>.
Unit <bscan_spi> synthesized (advanced).

Synthesizing (advanced) Unit <core>.
The following registers are absorbed into counter <process_cmd_block.addr>: 1 register on signal <process_cmd_block.addr>.
INFO:Xst:3231 - The small RAM <Mram_process_cmd_block.addr[4]_X_93_o_wide_mux_19_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <process_cmd_block.addr> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <core> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_1>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <rdaddr>: 1 register on signal <rdaddr>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <read>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wraddr>        |          |
    |     diA            | connected to signal <write>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rdaddr>        |          |
    |     doB            | connected to signal <read>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_2>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <rdaddr>: 1 register on signal <rdaddr>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wraddr>        |          |
    |     diA            | connected to signal <write>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rdaddr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <flags>.
INFO:Xst:3231 - The small RAM <Mram_ds> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data<5:2>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ds>            |          |
    -----------------------------------------------------------------------
Unit <flags> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dp_ram_2>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <doa> <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clka>          | rise     |
    |     enA            | connected to signal <ena>           | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <doa>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkb>          | rise     |
    |     weB            | connected to signal <web>           | high     |
    |     addrB          | connected to signal <addrb>         |          |
    |     diB            | connected to signal <dib>           |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dp_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <lshifter>.
	Found pipelined multiplier on signal <inputA[31]_inputB[4]_MuLt_2_OUT>:
		- 4 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_inputB[4]_PWR_29_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inputB<4:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_inputA[31]_inputB[4]_MuLt_2_OUT by adding 3 register level(s).
Unit <lshifter> synthesized (advanced).

Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <rle_enc_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <rle_enc_1> synthesized (advanced).

Synthesizing (advanced) Unit <rle_enc_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <rle_enc_2> synthesized (advanced).

Synthesizing (advanced) Unit <rle_enc_3>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <rle_enc_3> synthesized (advanced).

Synthesizing (advanced) Unit <sampler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sampler> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_controller>.
The following registers are absorbed into counter <r_init_counter>: 1 register on signal <r_init_counter>.
Unit <sdram_controller> synthesized (advanced).

Synthesizing (advanced) Unit <spi>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <spi> synthesized (advanced).

Synthesizing (advanced) Unit <stage>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <stage> synthesized (advanced).

Synthesizing (advanced) Unit <sump_prescaler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sump_prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <timer_1>.
The following registers are absorbed into counter <tmrr_cnt>: 1 register on signal <tmrr_cnt>.
The following registers are absorbed into counter <TSC_q>: 1 register on signal <TSC_q>.
Unit <timer_1> synthesized (advanced).

Synthesizing (advanced) Unit <timer_2>.
The following registers are absorbed into counter <tmrr_cnt>: 1 register on signal <tmrr_cnt>.
Unit <timer_2> synthesized (advanced).

Synthesizing (advanced) Unit <transmitter>.
The following registers are absorbed into counter <bytes>: 1 register on signal <bytes>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <bits>: 1 register on signal <bits>.
Unit <transmitter> synthesized (advanced).

Synthesizing (advanced) Unit <trigger>.
The following registers are absorbed into counter <levelReg>: 1 register on signal <levelReg>.
Unit <trigger> synthesized (advanced).

Synthesizing (advanced) Unit <zpu_core_extreme_icache>.
The following registers are absorbed into accumulator <prefr_spnext>: 1 register on signal <prefr_spnext>.
INFO:Xst:3231 - The small RAM <Mram__n1507> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <prefr_decodedOpcode> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_lsu_we> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(prefr_decodedOpcode<5>,prefr_decodedOpcode<3>,prefr_decodedOpcode<1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <lsu_we>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_exr_tos[1]_GND_61_o_wide_mux_233_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <exr_tos<1:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_i_op_freeze> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <decr_decodedOpcode> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <i_op_freeze>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <cache/tagmem/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <cache/tagmem/doa>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 10-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <wb_clk_i>      | rise     |
    |     enA            | connected to signal <cache/tag_mem_enable> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <decr_fetchpc<12:6>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cache/ctag>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 10-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <wb_clk_i>      | rise     |
    |     weB            | connected to signal <cache/tag_mem_wen> | high     |
    |     addrB          | connected to signal <cache/tag_mem_addr> |          |
    |     diB            | connected to signal <(cache/tag_mem_data,rom_wb_adr_o<21:13>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <zpu_core_extreme_icache> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_crc16>.
The following registers are absorbed into counter <count_q>: 1 register on signal <count_q>.
Unit <zpuino_crc16> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_icache>.
The following registers are absorbed into counter <flushcnt>: 1 register on signal <flushcnt>.
The following registers are absorbed into counter <offcnt_write>: 1 register on signal <offcnt_write>.
The following registers are absorbed into counter <offcnt>: 1 register on signal <offcnt>.
Unit <zpuino_icache> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_serialreset>.
The following registers are absorbed into counter <rstcount>: 1 register on signal <rstcount>.
Unit <zpuino_serialreset> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_uart_mv_filter>.
The following registers are absorbed into counter <count_q>: 1 register on signal <count_q>.
Unit <zpuino_uart_mv_filter> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_uart_rx>.
The following registers are absorbed into counter <datacount>: 1 register on signal <datacount>.
Unit <zpuino_uart_rx> synthesized (advanced).
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_0> of sequential type is unconnected in block <ZPUino_Papilio_Pro_V1>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_1> of sequential type is unconnected in block <ZPUino_Papilio_Pro_V1>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_27> of sequential type is unconnected in block <ZPUino_Papilio_Pro_V1>.
WARNING:Xst:2677 - Node <intr_level_q_0> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_1> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_2> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_3> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_4> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_5> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_6> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_7> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_8> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_9> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_10> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_11> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_12> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_13> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_14> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <intr_level_q_15> of sequential type is unconnected in block <zpuino_intr>.
WARNING:Xst:2677 - Node <cache/save_addr_0> of sequential type is unconnected in block <zpu_core_extreme_icache>.
WARNING:Xst:2677 - Node <cache/save_addr_1> of sequential type is unconnected in block <zpu_core_extreme_icache>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port block RAM                       : 1
 128x10-bit dual-port block RAM                        : 1
 16x2-bit single-port distributed Read Only RAM        : 1
 16x8-bit dual-port distributed RAM                    : 1
 2048x32-bit dual-port block RAM                       : 1
 2048x8-bit dual-port block RAM                        : 1
 32x32-bit single-port distributed Read Only RAM       : 2
 4x4-bit single-port distributed Read Only RAM         : 1
 64x1-bit single-port distributed Read Only RAM        : 1
 64x3-bit single-port distributed Read Only RAM        : 1
 8x1-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 25
 11-bit adder                                          : 3
 11-bit subtractor                                     : 1
 13-bit addsub                                         : 1
 16-bit subtractor                                     : 6
 18-bit adder                                          : 1
 23-bit adder                                          : 2
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 3
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
# Counters                                             : 35
 10-bit up counter                                     : 2
 11-bit up counter                                     : 2
 15-bit down counter                                   : 1
 16-bit down counter                                   : 5
 16-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 2
 32-bit down counter                                   : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 6
 5-bit up counter                                      : 3
 6-bit down counter                                    : 1
 7-bit down counter                                    : 1
 8-bit up counter                                      : 1
 8-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 11-bit updown loadable accumulator                    : 1
# Registers                                            : 3579
 Flip-Flops                                            : 3579
# Comparators                                          : 30
 11-bit comparator equal                               : 2
 12-bit comparator equal                               : 1
 13-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 18-bit comparator equal                               : 2
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 4
 24-bit comparator equal                               : 1
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 2
 4-bit comparator equal                                : 2
 4-bit comparator lessequal                            : 2
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 973
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 650
 1-bit 3-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 8-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 14
 128-bit 4-to-1 multiplexer                            : 2
 13-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 24
 18-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 16
 2-bit 4-to-1 multiplexer                              : 1
 21-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 9
 23-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 89
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 1
 33-bit 3-to-1 multiplexer                             : 2
 34-bit 2-to-1 multiplexer                             : 2
 36-bit 13-to-1 multiplexer                            : 1
 36-bit 2-to-1 multiplexer                             : 1
 36-bit 3-to-1 multiplexer                             : 1
 36-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 20
 5-bit 2-to-1 multiplexer                              : 14
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 15
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 22
# Xors                                                 : 43
 1-bit xor2                                            : 38
 16-bit xor2                                           : 1
 32-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ppspin_q_95> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_94> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_93> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_92> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_91> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_90> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_89> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_88> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_87> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_86> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_85> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_84> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_83> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_82> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_81> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_80> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_79> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_78> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_77> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_76> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_75> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_74> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_73> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_72> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_71> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_70> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_69> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_68> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_67> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_66> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_65> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_64> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_127> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_126> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_125> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_124> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_123> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_122> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_121> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_120> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_119> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_118> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_117> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_116> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_115> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_114> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_113> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_112> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_111> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_110> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_109> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_108> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_107> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_106> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_105> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_104> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_103> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_102> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_101> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_100> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_99> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_98> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_97> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_96> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_31> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_30> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_29> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_28> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_27> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_26> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_25> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_24> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_23> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_22> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_21> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_20> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_19> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_18> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_17> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_16> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_15> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_14> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_13> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_12> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_11> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_10> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_9> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_8> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_7> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_6> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_5> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_4> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_3> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_2> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_1> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_0> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_63> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_62> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_61> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_60> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_59> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_58> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_57> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_56> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_55> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_54> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_53> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_52> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_51> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_50> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_49> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_48> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_47> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_46> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_45> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_44> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_43> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_42> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_41> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_40> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_39> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_38> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_37> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_36> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_35> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_34> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_33> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ppspin_q_32> (without init value) has a constant value of 0 in block <zpuino_gpio>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch inject_q_in hinder the constant cleaning in the block zpuino_debug_core.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <inject_q_in> has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inject_q> has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbgr_injectmode> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbgr_inject> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbgr_flush> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lastExClock> (without init value) has a constant value of 0 in block <sampler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tdo_mem_0> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_1> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_2> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_3> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_4> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_5> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_6> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tdo_mem_7> (without init value) has a constant value of 0 in block <bscan_spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cache/cyc> in Unit <zpu_core_extreme_icache> is equivalent to the following FF/Latch, which will be removed : <cache/stb> 
INFO:Xst:2261 - The FF/Latch <intr_in_q_6> in Unit <zpuino_intr> is equivalent to the following 10 FFs/Latches, which will be removed : <intr_in_q_8> <intr_in_q_9> <intr_in_q_10> <intr_in_q_11> <intr_in_q_12> <intr_in_q_13> <intr_in_q_14> <intr_in_q_15> <intr_in_q_16> <intr_in_q_17> 
INFO:Xst:2261 - The FF/Latch <synchronizedla_input_1> in Unit <sync> is equivalent to the following 28 FFs/Latches, which will be removed : <synchronizedla_input_4> <synchronizedla_input_5> <synchronizedla_input_6> <synchronizedla_input_7> <synchronizedla_input_8> <synchronizedla_input_9> <synchronizedla_input_10> <synchronizedla_input_11> <synchronizedla_input_12> <synchronizedla_input_13> <synchronizedla_input_14> <synchronizedla_input_15> <synchronizedla_input_16> <synchronizedla_input_17> <synchronizedla_input_18> <synchronizedla_input_19> <synchronizedla_input_20> <synchronizedla_input_21> <synchronizedla_input_22> <synchronizedla_input_23> <synchronizedla_input_24> <synchronizedla_input_25> <synchronizedla_input_26> <synchronizedla_input_27> <synchronizedla_input_28> <synchronizedla_input_29> <synchronizedla_input_30> <synchronizedla_input_31> 
INFO:Xst:2261 - The FF/Latch <synchronizedla_input180_1> in Unit <sync> is equivalent to the following 28 FFs/Latches, which will be removed : <synchronizedla_input180_4> <synchronizedla_input180_5> <synchronizedla_input180_6> <synchronizedla_input180_7> <synchronizedla_input180_8> <synchronizedla_input180_9> <synchronizedla_input180_10> <synchronizedla_input180_11> <synchronizedla_input180_12> <synchronizedla_input180_13> <synchronizedla_input180_14> <synchronizedla_input180_15> <synchronizedla_input180_16> <synchronizedla_input180_17> <synchronizedla_input180_18> <synchronizedla_input180_19> <synchronizedla_input180_20> <synchronizedla_input180_21> <synchronizedla_input180_22> <synchronizedla_input180_23> <synchronizedla_input180_24> <synchronizedla_input180_25> <synchronizedla_input180_26> <synchronizedla_input180_27> <synchronizedla_input180_28> <synchronizedla_input180_29> <synchronizedla_input180_30> <synchronizedla_input180_31> 
WARNING:Xst:1710 - FF/Latch <intr_in_q_6> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decr_im_emu> (without init value) has a constant value of 0 in block <zpu_core_extreme_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <synchronizedla_input180_1> (without init value) has a constant value of 0 in block <sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <synchronizedla_input_1> (without init value) has a constant value of 0 in block <sync>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_44/zpuino/core/FSM_2> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 flushing  | 000
 running   | 001
 filling   | 010
 waitwrite | 011
 ending    | 100
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_44/zpuino/core/FSM_1> on signal <exr_state[1:4]> with user encoding.
----------------------------------------
 State                      | Encoding
----------------------------------------
 state_execute              | 0000
 state_loadstack            | 0001
 state_loadb                | 0010
 state_loadh                | 0011
 state_resync2              | 0100
 state_waitspb              | 0101
 state_resyncfromstorestack | 0110
 state_neqbranch            | 0111
 state_ashiftleft           | 1000
 state_mult                 | 1001
 state_multf16              | 1010
----------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_44/zpuino/core/FSM_0> on signal <decr_state[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 state_run        | 00
 state_jump       | 01
 state_inject     | 10
 state_injectjump | 11
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_44/zpuino/core/lsu/FSM_3> on signal <r_state[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 lsu_idle  | 00
 lsu_read  | 01
 lsu_write | 11
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_44/uart_inst/rx_inst/FSM_5> on signal <state[1:2]> with user encoding.
Optimizing FSM <XLXI_57/rx_inst/FSM_5> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 rx_idle  | 00
 rx_start | 01
 rx_data  | 10
 rx_end   | 11
----------------------
Optimizing FSM <XLXI_44/sram_inst/ctrl/FSM_6> on signal <rstate[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000000 | 000000000
 000000111 | 000000111
 000000010 | 000000010
 000000001 | 000000001
 000010111 | 000010111
 010000011 | 010000011
 000100001 | 000100001
 000110111 | 000110111
 001000111 | 001000111
 001010111 | 001010111
 001100111 | 001100111
 001110111 | 001110111
 010010111 | 010010111
 010100111 | 010100111
 010110010 | 010110010
 100010101 | 100010101
 011010100 | 011010100
 011000111 | 011000111
 100000100 | 100000100
 011110111 | 011110111
 100100101 | 100100101
 100110111 | 100110111
 101000101 | 101000101
 110000111 | 110000111
 101010101 | 101010101
 101110111 | 101110111
 101100101 | 101100101
 111100111 | unreached
 111110111 | unreached
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_eia232/Inst_transmitter/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 send  | 01
 poll  | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_eia232/Inst_receiver/FSM_7> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 init      | 000
 waitstop  | 001
 waitstart | 010
 waitbegin | 011
 readbyte  | 100
 analyze   | 101
 ready     | 110
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/FSM_9> on signal <process_cmd_block.state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 identify | 01
 metadata | 10
 busywait | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/FSM_10> on signal <state[1:2]> with user encoding.
Optimizing FSM <XLXI_58/Inst_core/FSM_10> on signal <state[1:2]> with user encoding.
Optimizing FSM <XLXI_58/Inst_core/FSM_10> on signal <state[1:2]> with user encoding.
Optimizing FSM <XLXI_58/Inst_core/FSM_10> on signal <state[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 off     | 00
 armed   | 01
 matched | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_muldex/Inst_m8/FSM_17> on signal <state_wr[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 w0    | 00
 w1    | 01
 w2    | 10
 w3    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_muldex/Inst_m8/FSM_16> on signal <state_rd[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 ri    | 000
 r0    | 001
 r1    | 010
 r2    | 011
 r3    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_muldex/Inst_m16/FSM_15> on signal <state_rd[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 ri    | 00
 r0    | 11
 r1    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/FSM_13> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/FSM_11> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/FSM_12> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_58/Inst_core/Inst_controller/FSM_14> on signal <state[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 sample         | 000
 delay          | 001
 read           | 011
 datawait       | 010
 readwait       | 111
 rle_postscript | 110
----------------------------
WARNING:Xst:2677 - Node <gpio_tris_q_49> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_50> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_51> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_52> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_53> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_54> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_55> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_56> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_57> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_58> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_59> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_60> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_61> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_62> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_63> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_64> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_65> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_66> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_67> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_68> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_69> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_70> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_71> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_72> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_73> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_74> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_75> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_76> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_77> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_78> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_79> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_80> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_81> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_82> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_83> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_84> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_85> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_86> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_87> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_88> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_89> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_90> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_91> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_92> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_93> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_94> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_95> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_96> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_97> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_98> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_99> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_100> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_101> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_102> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_103> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_104> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_105> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_106> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_107> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_108> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_109> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_110> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_111> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_112> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_113> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_114> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_115> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_116> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_117> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_118> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_119> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_120> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_121> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_122> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_123> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_124> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_125> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_126> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_tris_q_127> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_49> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_50> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_51> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_52> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_53> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_54> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_55> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_56> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_57> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_58> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_59> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_60> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_61> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_62> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_63> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_64> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_65> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_66> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_67> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_68> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_69> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_70> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_71> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_72> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_73> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_74> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_75> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_76> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_77> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_78> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_79> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_80> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_81> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_82> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_83> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_84> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_85> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_86> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_87> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_88> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_89> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_90> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_91> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_92> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_93> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_94> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_95> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_96> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_97> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_98> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_99> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_100> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_101> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_102> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_103> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_104> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_105> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_106> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_107> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_108> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_109> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_110> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_111> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_112> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_113> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_114> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_115> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_116> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_117> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_118> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_119> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_120> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_121> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_122> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_123> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_124> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_125> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_126> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <gpio_q_127> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:1293 - FF/Latch <decr_state_FSM_FFd1> has a constant value of 0 in block <zpu_core_extreme_icache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txBuffer_9> has a constant value of 1 in block <transmitter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <process_cmd_block.cmd_output_7> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <process_cmd_block.cmd_output_31> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance zpuino/stack/stackram[3].stackmem in unit ZPUino_Papilio_Pro_V1 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance zpuino/stack/stackram[2].stackmem in unit ZPUino_Papilio_Pro_V1 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance zpuino/stack/stackram[1].stackmem in unit ZPUino_Papilio_Pro_V1 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance zpuino/stack/stackram[0].stackmem in unit ZPUino_Papilio_Pro_V1 of type RAMB16_S9_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance DCM_inst_1mhz in unit clkgen of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance BlockRAMS[0].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[1].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[2].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[3].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[4].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[5].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[6].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[7].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[8].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[9].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[10].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance BlockRAMS[11].RAMB16_S36_inst in unit Mem_Gen_36bit of type RAMB16_S36 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance XLXI_58/Inst_clockman/DCM_baseClock in unit Papilio_Pro of type DCM has been replaced by DCM_SP
INFO:Xst:2261 - The FF/Latch <process_cmd_block.cmd_output_15> in Unit <core> is equivalent to the following FF/Latch, which will be removed : <process_cmd_block.cmd_output_23> 
WARNING:Xst:2042 - Unit bscan_spi: 3 internal tristates are replaced by logic (pull-up yes): SPI_CS, SPI_MOSI, SPI_SCK.

Optimizing unit <Papilio_Wing_Pinout> ...

Optimizing unit <demux> ...

Optimizing unit <Papilio_Pro> ...

Optimizing unit <clkgen> ...

Optimizing unit <zpuino_gpio> ...

Optimizing unit <zpuino_intr> ...
WARNING:Xst:1710 - FF/Latch <intr_detected_q_6> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_8> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_9> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_10> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_11> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_12> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_13> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_14> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_15> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_16> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_detected_q_17> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <intr_served_q_8> in Unit <zpuino_intr> is equivalent to the following 8 FFs/Latches, which will be removed : <intr_served_q_9> <intr_served_q_10> <intr_served_q_11> <intr_served_q_12> <intr_served_q_13> <intr_served_q_14> <intr_served_q_15> <intr_served_q_16> 
WARNING:Xst:1710 - FF/Latch <intr_served_q_6> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <intr_served_q_8> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <zpu_core_extreme_icache> ...

Optimizing unit <zpuino_lsu> ...

Optimizing unit <lshifter> ...

Optimizing unit <wbarb2_1_2> ...

Optimizing unit <zpuino_spi> ...

Optimizing unit <spi> ...

Optimizing unit <spiclkgen> ...

Optimizing unit <prescaler> ...

Optimizing unit <zpuino_uart> ...

Optimizing unit <zpuino_uart_rx> ...

Optimizing unit <uart_brgen> ...

Optimizing unit <TxUnit> ...

Optimizing unit <fifo_1> ...

Optimizing unit <zpuino_timers> ...

Optimizing unit <timer_1> ...

Optimizing unit <timer_2> ...

Optimizing unit <zpuino_crc16> ...

Optimizing unit <COMM_zpuino_wb_UART> ...

Optimizing unit <fifo_2> ...

Optimizing unit <eia232> ...

Optimizing unit <transmitter> ...

Optimizing unit <receiver> ...

Optimizing unit <core> ...

Optimizing unit <sync> ...

Optimizing unit <filter> ...

Optimizing unit <muldex> ...

Optimizing unit <muldex_8> ...

Optimizing unit <muldex_16> ...

Optimizing unit <decoder> ...

Optimizing unit <flags> ...

Optimizing unit <sampler> ...

Optimizing unit <group_selector> ...

Optimizing unit <rle> ...

Optimizing unit <rle_enc_3> ...

Optimizing unit <rle_fmt_3> ...

Optimizing unit <rle_fmt_1> ...

Optimizing unit <rle_fmt_2> ...

Optimizing unit <rle_enc_1> ...

Optimizing unit <rle_enc_2> ...

Optimizing unit <controller> ...

Optimizing unit <sram_bram> ...

Optimizing unit <Mem_Gen_36bit> ...

Optimizing unit <bscan_spi> ...
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_31> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_29> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_28> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_19> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_18> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_16> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_15> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_13> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_12> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_19> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_18> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_16> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_15> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_13> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_12> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_11> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_10> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_8> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_4> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_8> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_4> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_group_selector/output_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_11> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_10> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_8> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_4> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/result_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_11> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sampler/sample_10> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_15> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_13> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_12> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_11> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_10> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_8> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_4> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_31> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_detected_q_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_detected_q_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_detected_q_2> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_detected_q_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_detected_q_0> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_in_q_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_in_q_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_in_q_2> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_in_q_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_in_q_0> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_31> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_29> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_28> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/output_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_16> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_15> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_13> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_12> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_11> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_10> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_8> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_7> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_4> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_31> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_29> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_28> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input360_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_28> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_29> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_31> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_29> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_28> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_18> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_19> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_6> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_9> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_14> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_20> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_21> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_22> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_23> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_24> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_25> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_26> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_27> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_30> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_22> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_21> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_20> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_19> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_18> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_17> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_16> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_15> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_14> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_13> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/io/addr_save_q_12> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/core/prefr_idim> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/core/decr_idim> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/core/exr_break> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/core/prefr_opcode_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/zpuino/core/decr_opcode_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/uart_inst/enabled_q> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/uart_inst/fifo_instance/full> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/pwm_out_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_en> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_en> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_15> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_14> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_13> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_12> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_11> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_10> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_9> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_8> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmphigh_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_15> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_14> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_13> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_12> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_11> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_10> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_9> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_8> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmr[0]_cmplow_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_15> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_14> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_13> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_12> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_11> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_10> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_9> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_8> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmphigh_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_15> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_14> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_13> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_12> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_11> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_10> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_9> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_8> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer0_inst/tmrr_pwmrb[0]_cmplow_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/pwm_out_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_en> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmphigh_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_7> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_6> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_5> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_4> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_3> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_2> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_1> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_44/timers_inst/timer1_inst/tmrr_pwmr[0]_cmplow_0> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_57/enabled_q> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_57/fifo_instance/full> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:2677 - Node <XLXI_58/Inst_core/Inst_flags/test_mode> of sequential type is unconnected in block <Papilio_Pro>.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_5> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_2> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_1> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_0> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_4> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_5> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_6> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_7> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_8> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_9> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_10> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_11> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_12> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_13> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_14> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/tx_timer/cnt_15> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_4> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_5> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_6> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_7> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_8> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_9> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_10> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_11> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_12> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_13> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_14> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_57/rx_inst/baudgen/cnt_15> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_44/zpuino/io/intr_inst/intr_served_q_17> (without init value) has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_15> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_14> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_13> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_12> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_11> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_10> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_9> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_8> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_7> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_6> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_5> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/rx_inst/baudgen/cnt_4> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_15> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_14> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_13> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_12> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_11> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_10> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_9> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_8> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_7> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_6> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_5> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <XLXI_44/uart_inst/tx_timer/cnt_4> has a constant value of 0 in block <Papilio_Pro>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/rle_ready> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/rle_ready> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/rle_ready> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/wrFlags> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_decoder/wrFlags> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_10> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_10> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_11> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_11> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_12> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_12> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_muldex/Inst_m8/state_wr_FSM_FFd2> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_muldex/Inst_m16/state_wr> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_13> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_13> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/disabledGroupsReg_0> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_flags/disabledGroups_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_15> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_15> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/disabledGroupsReg_1> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_flags/disabledGroups_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/disabledGroupsReg_2> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_flags/disabledGroups_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/disabledGroupsReg_3> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_flags/disabledGroups_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_44/sram_inst/ctrl/r_init_counter_0> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_44/timers_inst/timer0_inst/TSC_q_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_0> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_0> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_1> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_1> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_2> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_2> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_3> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_3> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_4> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_4> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_5> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_5> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_6> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_6> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_7> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/fmt_out_r_7> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_8> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_8> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_9> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_0> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_0> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_1> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_1> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_2> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_2> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_3> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_3> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_10> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_10> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_4> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_4> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_11> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_11> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_5> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_5> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_12> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_12> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_10> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_10> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_6> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_6> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_6> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_13> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_13> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_11> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_11> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_7> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/tmp_r_7> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_14> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_14> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_12> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_12> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_13> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_13> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_8> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_8> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_15> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_15> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_14> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_14> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/tmp_r_9> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/tmp_r_9> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/fmt_out_r_15> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/fmt_out_r_15> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/id> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_decoder/ident> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_0> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_0> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_2> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_2> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_3> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_3> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_3> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_4> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_4> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_4> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_5> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_5> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_5> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_7> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_8/data_7> <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_7> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_32/data_8> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_rle/encoder_block.Inst_rle_enc_16/data_8> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_eia232/executePrev> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_decoder/exeReg> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/busy> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/busy> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/busy> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/state_FSM_FFd1> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/state_FSM_FFd1> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_16> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_0> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/state_FSM_FFd2> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/state_FSM_FFd2> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_32/state_FSM_FFd3> in Unit <Papilio_Pro> is equivalent to the following 2 FFs/Latches, which will be removed : <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_8/state_FSM_FFd3> <XLXI_58/Inst_core/Inst_rle/format_block.Inst_rle_fmt_16/state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_18> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_2> 
INFO:Xst:2261 - The FF/Latch <XLXI_58/Inst_core/Inst_sync/Inst_demux/output_19> in Unit <Papilio_Pro> is equivalent to the following FF/Latch, which will be removed : <XLXI_58/Inst_core/Inst_sync/Inst_filter/la_input180Delay_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Papilio_Pro, actual ratio is 105.
Optimizing block <Papilio_Pro> to meet ratio 100 (+ 5) of 1430 slices :
Area constraint is met for block <Papilio_Pro>, final ratio is 98.
Replicating register XLXI_44/sram_inst/ctrl/r_address_11 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_10 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_9 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_8 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_7 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_6 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_5 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_4 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_3 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_2 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_1 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_address_0 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_bank_1 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/r_bank_0 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/rstate_FSM_FFd8 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/rstate_FSM_FFd7 to handle IOB=TRUE attribute
Replicating register XLXI_44/sram_inst/ctrl/rstate_FSM_FFd9 to handle IOB=TRUE attribute


Final Macro Processing ...

Processing Unit <Papilio_Pro> :
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_0>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_1>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_2>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_3>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_4>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_5>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_6>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_7>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_8>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_9>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_10>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_11>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_12>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_13>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_14>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_15>.
	Found 3-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT6_16>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_0>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_1>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_2>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_3>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_4>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_5>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_6>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_7>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_8>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_9>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_10>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_11>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_12>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_13>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_14>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_15>.
	Found 2-bit shift register for signal <XLXI_44/zpuino/core/shl/Mmult_inputA[31]_inputB[4]_MuLt_2_OUT8_16>.
	Found 3-bit shift register for signal <XLXI_58/Inst_core/Inst_muldex/output_block.a_2>.
Unit <Papilio_Pro> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3206
 Flip-Flops                                            : 3206
# Shift Registers                                      : 35
 2-bit shift register                                  : 17
 3-bit shift register                                  : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Papilio_Pro.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5240
#      GND                         : 1
#      INV                         : 71
#      LUT1                        : 212
#      LUT2                        : 215
#      LUT3                        : 801
#      LUT4                        : 676
#      LUT5                        : 780
#      LUT6                        : 1220
#      MULT_AND                    : 22
#      MUXCY                       : 617
#      MUXF7                       : 49
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 567
# FlipFlops/Latches                : 3242
#      FD                          : 590
#      FD_1                        : 19
#      FDC                         : 33
#      FDC_1                       : 2
#      FDCE                        : 2
#      FDE                         : 1841
#      FDP                         : 2
#      FDR                         : 217
#      FDRE                        : 391
#      FDS                         : 108
#      FDSE                        : 36
#      ODDR2                       : 1
# RAMS                             : 27
#      RAM16X1D                    : 2
#      RAM32M                      : 1
#      RAMB16BWER                  : 23
#      RAMB8BWER                   : 1
# Shift Registers                  : 35
#      SRLC16E                     : 35
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 95
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 64
#      OBUF                        : 28
# DCMs                             : 2
#      DCM_SP                      : 2
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 2
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3191  out of  11440    27%  
 Number of Slice LUTs:                 4018  out of   5720    70%  
    Number used as Logic:              3975  out of   5720    69%  
    Number used as Memory:               43  out of   1440     2%  
       Number used as RAM:                8
       Number used as SRL:               35

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5353
   Number with an unused Flip Flop:    2162  out of   5353    40%  
   Number with an unused LUT:          1335  out of   5353    24%  
   Number of fully used LUT-FF pairs:  1856  out of   5353    34%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                          95
 Number of bonded IOBs:                  95  out of    102    93%  
    IOB Flip Flops/Latches:              51

Specific Feature Utilization:
 Number of Block RAM/FIFO:               24  out of     32    75%  
    Number using Block RAM only:         24
 Number of BUFG/BUFGCTRLs:                9  out of     16    56%  
 Number of DSP48A1s:                      4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | PLL_ADV:CLKOUT0        | 1672  |
CLK                                | PLL_ADV:CLKOUT1        | 2     |
CLK                                | DCM_SP:CLKFX           | 1584  |
XLXI_56/user_DRCK1                 | NONE(XLXI_56/len_15)   | 51    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 129.675ns (Maximum Frequency: 7.712MHz)
   Minimum input arrival time before clock: 4.867ns
   Maximum output required time after clock: 4.618ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 129.675ns (frequency: 7.712MHz)
  Total number of paths / destination ports: 156433 / 7381
-------------------------------------------------------------------------
Delay:               1.729ns (Levels of Logic = 1)
  Source:            XLXI_58/Inst_eia232/Inst_transmitter/txBuffer_0 (FF)
  Destination:       XLXI_57/rx_inst/state_FSM_FFd2 (FF)
  Source Clock:      CLK rising 3.1X
  Destination Clock: CLK rising 3.0X

  Data Path: XLXI_58/Inst_eia232/Inst_transmitter/txBuffer_0 to XLXI_57/rx_inst/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.525   0.876  XLXI_58/Inst_eia232/Inst_transmitter/txBuffer_0 (XLXI_58/Inst_eia232/Inst_transmitter/txBuffer_0)
     LUT6:I5->O            1   0.254   0.000  XLXI_57/rx_inst/state_FSM_FFd2-In1 (XLXI_57/rx_inst/state_FSM_FFd2-In)
     FDR:D                     0.074          XLXI_57/rx_inst/state_FSM_FFd2
    ----------------------------------------
    Total                      1.729ns (0.853ns logic, 0.876ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_56/user_DRCK1'
  Clock period: 11.424ns (frequency: 87.535MHz)
  Total number of paths / destination ports: 1052 / 66
-------------------------------------------------------------------------
Delay:               5.712ns (Levels of Logic = 3)
  Source:            XLXI_56/tdi_mem_16 (FF)
  Destination:       XLXI_56/len_15 (FF)
  Source Clock:      XLXI_56/user_DRCK1 rising
  Destination Clock: XLXI_56/user_DRCK1 falling

  Data Path: XLXI_56/tdi_mem_16 to XLXI_56/len_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.181  XLXI_56/tdi_mem_16 (XLXI_56/tdi_mem_16)
     LUT6:I0->O            1   0.254   0.910  XLXI_56/tdi_mem[31]_GND_316_o_equal_1_o<31>2 (XLXI_56/tdi_mem[31]_GND_316_o_equal_1_o<31>1)
     LUT6:I3->O            3   0.235   0.874  XLXI_56/tdi_mem[31]_GND_316_o_equal_1_o<31>3 (XLXI_56/tdi_mem[31]_GND_316_o_equal_1_o)
     LUT4:I2->O           16   0.250   1.181  XLXI_56/_n0075_inv1 (XLXI_56/_n0075_inv)
     FDE:CE                    0.302          XLXI_56/len_0
    ----------------------------------------
    Total                      5.712ns (1.566ns logic, 4.146ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 80 / 72
-------------------------------------------------------------------------
Offset:              2.141ns (Levels of Logic = 1)
  Source:            XLXI_56/BS:DRCK (PAD)
  Destination:       XLXI_58/Inst_core/Inst_sync/synchronizedla_input_0 (FF)
  Destination Clock: CLK rising 3.1X

  Data Path: XLXI_56/BS:DRCK to XLXI_58/Inst_core/Inst_sync/synchronizedla_input_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:DRCK   37   0.000   1.832  XLXI_56/BS (XLXI_56/user_DRCK1)
     LUT3:I0->O            2   0.235   0.000  XLXI_56/SPI_SCKLogicTrst1 (XLXN_510)
     FD:D                      0.074          XLXI_58/Inst_core/Inst_sync/synchronizedla_input_0
    ----------------------------------------
    Total                      2.141ns (0.309ns logic, 1.832ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_56/user_DRCK1'
  Total number of paths / destination ports: 205 / 52
-------------------------------------------------------------------------
Offset:              4.867ns (Levels of Logic = 2)
  Source:            XLXI_56/BS:SEL (PAD)
  Destination:       XLXI_56/len_15 (FF)
  Destination Clock: XLXI_56/user_DRCK1 falling

  Data Path: XLXI_56/BS:SEL to XLXI_56/len_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     4   0.000   1.032  XLXI_56/BS (XLXI_56/user_SEL1)
     LUT4:I1->O           36   0.235   1.863  XLXI_56/reset1 (XLXI_56/reset)
     LUT4:I0->O           16   0.254   1.181  XLXI_56/_n0075_inv1 (XLXI_56/_n0075_inv)
     FDE:CE                    0.302          XLXI_56/len_0
    ----------------------------------------
    Total                      4.867ns (0.791ns logic, 4.076ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 151 / 87
-------------------------------------------------------------------------
Offset:              4.618ns (Levels of Logic = 1)
  Source:            XLXI_44/sram_inst/ctrl/r_tristate (FF)
  Destination:       DRAM_DQ<15> (PAD)
  Source Clock:      CLK rising 3.0X

  Data Path: XLXI_44/sram_inst/ctrl/r_tristate to DRAM_DQ<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             16   0.525   1.181  XLXI_44/sram_inst/ctrl/r_tristate (XLXI_44/sram_inst/ctrl/r_tristate)
     IOBUF:T->IO               2.912          DRAM_DQ_15_IOBUF (DRAM_DQ<15>)
    ----------------------------------------
    Total                      4.618ns (3.437ns logic, 1.181ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
CLK               |   18.076|    1.579|         |         |
XLXI_56/user_DRCK1|    1.788|    1.619|    1.788|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_56/user_DRCK1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_56/user_DRCK1|    1.579|    4.263|    5.712|         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 98.00 secs
Total CPU time to Xst completion: 97.24 secs
 
--> 

Total memory usage is 391368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1308 (   0 filtered)
Number of infos    :  162 (   0 filtered)

