
STU3_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111cc  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080113a8  080113a8  000123a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011800  08011800  00013268  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011800  08011800  00012800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011808  08011808  00013268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011808  08011808  00012808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801180c  0801180c  0001280c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000268  20000000  08011810  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d04  20000268  08011a78  00013268  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001f6c  08011a78  00013f6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013268  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029b76  00000000  00000000  00013298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d6a  00000000  00000000  0003ce0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d00  00000000  00000000  00041b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001682  00000000  00000000  00043878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b510  00000000  00000000  00044efa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002872c  00000000  00000000  0007040a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011acd0  00000000  00000000  00098b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b3806  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085a8  00000000  00000000  001b384c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  001bbdf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000268 	.word	0x20000268
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0801138c 	.word	0x0801138c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000026c 	.word	0x2000026c
 8000214:	0801138c 	.word	0x0801138c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_frsub>:
 8000bd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bd4:	e002      	b.n	8000bdc <__addsf3>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_fsub>:
 8000bd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bdc <__addsf3>:
 8000bdc:	0042      	lsls	r2, r0, #1
 8000bde:	bf1f      	itttt	ne
 8000be0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be4:	ea92 0f03 	teqne	r2, r3
 8000be8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bf0:	d06a      	beq.n	8000cc8 <__addsf3+0xec>
 8000bf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bfa:	bfc1      	itttt	gt
 8000bfc:	18d2      	addgt	r2, r2, r3
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	4048      	eorgt	r0, r1
 8000c02:	4041      	eorgt	r1, r0
 8000c04:	bfb8      	it	lt
 8000c06:	425b      	neglt	r3, r3
 8000c08:	2b19      	cmp	r3, #25
 8000c0a:	bf88      	it	hi
 8000c0c:	4770      	bxhi	lr
 8000c0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c1a:	bf18      	it	ne
 8000c1c:	4240      	negne	r0, r0
 8000c1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4249      	negne	r1, r1
 8000c2e:	ea92 0f03 	teq	r2, r3
 8000c32:	d03f      	beq.n	8000cb4 <__addsf3+0xd8>
 8000c34:	f1a2 0201 	sub.w	r2, r2, #1
 8000c38:	fa41 fc03 	asr.w	ip, r1, r3
 8000c3c:	eb10 000c 	adds.w	r0, r0, ip
 8000c40:	f1c3 0320 	rsb	r3, r3, #32
 8000c44:	fa01 f103 	lsl.w	r1, r1, r3
 8000c48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c4c:	d502      	bpl.n	8000c54 <__addsf3+0x78>
 8000c4e:	4249      	negs	r1, r1
 8000c50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c58:	d313      	bcc.n	8000c82 <__addsf3+0xa6>
 8000c5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c5e:	d306      	bcc.n	8000c6e <__addsf3+0x92>
 8000c60:	0840      	lsrs	r0, r0, #1
 8000c62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c66:	f102 0201 	add.w	r2, r2, #1
 8000c6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c6c:	d251      	bcs.n	8000d12 <__addsf3+0x136>
 8000c6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c76:	bf08      	it	eq
 8000c78:	f020 0001 	biceq.w	r0, r0, #1
 8000c7c:	ea40 0003 	orr.w	r0, r0, r3
 8000c80:	4770      	bx	lr
 8000c82:	0049      	lsls	r1, r1, #1
 8000c84:	eb40 0000 	adc.w	r0, r0, r0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c90:	d2ed      	bcs.n	8000c6e <__addsf3+0x92>
 8000c92:	fab0 fc80 	clz	ip, r0
 8000c96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ca2:	bfaa      	itet	ge
 8000ca4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca8:	4252      	neglt	r2, r2
 8000caa:	4318      	orrge	r0, r3
 8000cac:	bfbc      	itt	lt
 8000cae:	40d0      	lsrlt	r0, r2
 8000cb0:	4318      	orrlt	r0, r3
 8000cb2:	4770      	bx	lr
 8000cb4:	f092 0f00 	teq	r2, #0
 8000cb8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000cbc:	bf06      	itte	eq
 8000cbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000cc2:	3201      	addeq	r2, #1
 8000cc4:	3b01      	subne	r3, #1
 8000cc6:	e7b5      	b.n	8000c34 <__addsf3+0x58>
 8000cc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ccc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cd0:	bf18      	it	ne
 8000cd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd6:	d021      	beq.n	8000d1c <__addsf3+0x140>
 8000cd8:	ea92 0f03 	teq	r2, r3
 8000cdc:	d004      	beq.n	8000ce8 <__addsf3+0x10c>
 8000cde:	f092 0f00 	teq	r2, #0
 8000ce2:	bf08      	it	eq
 8000ce4:	4608      	moveq	r0, r1
 8000ce6:	4770      	bx	lr
 8000ce8:	ea90 0f01 	teq	r0, r1
 8000cec:	bf1c      	itt	ne
 8000cee:	2000      	movne	r0, #0
 8000cf0:	4770      	bxne	lr
 8000cf2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cf6:	d104      	bne.n	8000d02 <__addsf3+0x126>
 8000cf8:	0040      	lsls	r0, r0, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d00:	4770      	bx	lr
 8000d02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d06:	bf3c      	itt	cc
 8000d08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d0c:	4770      	bxcc	lr
 8000d0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d1a:	4770      	bx	lr
 8000d1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d20:	bf16      	itet	ne
 8000d22:	4608      	movne	r0, r1
 8000d24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d28:	4601      	movne	r1, r0
 8000d2a:	0242      	lsls	r2, r0, #9
 8000d2c:	bf06      	itte	eq
 8000d2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d32:	ea90 0f01 	teqeq	r0, r1
 8000d36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_ui2f>:
 8000d3c:	f04f 0300 	mov.w	r3, #0
 8000d40:	e004      	b.n	8000d4c <__aeabi_i2f+0x8>
 8000d42:	bf00      	nop

08000d44 <__aeabi_i2f>:
 8000d44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d48:	bf48      	it	mi
 8000d4a:	4240      	negmi	r0, r0
 8000d4c:	ea5f 0c00 	movs.w	ip, r0
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d58:	4601      	mov	r1, r0
 8000d5a:	f04f 0000 	mov.w	r0, #0
 8000d5e:	e01c      	b.n	8000d9a <__aeabi_l2f+0x2a>

08000d60 <__aeabi_ul2f>:
 8000d60:	ea50 0201 	orrs.w	r2, r0, r1
 8000d64:	bf08      	it	eq
 8000d66:	4770      	bxeq	lr
 8000d68:	f04f 0300 	mov.w	r3, #0
 8000d6c:	e00a      	b.n	8000d84 <__aeabi_l2f+0x14>
 8000d6e:	bf00      	nop

08000d70 <__aeabi_l2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d7c:	d502      	bpl.n	8000d84 <__aeabi_l2f+0x14>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	ea5f 0c01 	movs.w	ip, r1
 8000d88:	bf02      	ittt	eq
 8000d8a:	4684      	moveq	ip, r0
 8000d8c:	4601      	moveq	r1, r0
 8000d8e:	2000      	moveq	r0, #0
 8000d90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d94:	bf08      	it	eq
 8000d96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d9e:	fabc f28c 	clz	r2, ip
 8000da2:	3a08      	subs	r2, #8
 8000da4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da8:	db10      	blt.n	8000dcc <__aeabi_l2f+0x5c>
 8000daa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dae:	4463      	add	r3, ip
 8000db0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db4:	f1c2 0220 	rsb	r2, r2, #32
 8000db8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000dbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc0:	eb43 0002 	adc.w	r0, r3, r2
 8000dc4:	bf08      	it	eq
 8000dc6:	f020 0001 	biceq.w	r0, r0, #1
 8000dca:	4770      	bx	lr
 8000dcc:	f102 0220 	add.w	r2, r2, #32
 8000dd0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ddc:	fa21 f202 	lsr.w	r2, r1, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dea:	4770      	bx	lr

08000dec <__aeabi_uldivmod>:
 8000dec:	b953      	cbnz	r3, 8000e04 <__aeabi_uldivmod+0x18>
 8000dee:	b94a      	cbnz	r2, 8000e04 <__aeabi_uldivmod+0x18>
 8000df0:	2900      	cmp	r1, #0
 8000df2:	bf08      	it	eq
 8000df4:	2800      	cmpeq	r0, #0
 8000df6:	bf1c      	itt	ne
 8000df8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dfc:	f04f 30ff 	movne.w	r0, #4294967295
 8000e00:	f000 b988 	b.w	8001114 <__aeabi_idiv0>
 8000e04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e0c:	f000 f806 	bl	8000e1c <__udivmoddi4>
 8000e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e18:	b004      	add	sp, #16
 8000e1a:	4770      	bx	lr

08000e1c <__udivmoddi4>:
 8000e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e20:	9d08      	ldr	r5, [sp, #32]
 8000e22:	468e      	mov	lr, r1
 8000e24:	4604      	mov	r4, r0
 8000e26:	4688      	mov	r8, r1
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d14a      	bne.n	8000ec2 <__udivmoddi4+0xa6>
 8000e2c:	428a      	cmp	r2, r1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	d962      	bls.n	8000ef8 <__udivmoddi4+0xdc>
 8000e32:	fab2 f682 	clz	r6, r2
 8000e36:	b14e      	cbz	r6, 8000e4c <__udivmoddi4+0x30>
 8000e38:	f1c6 0320 	rsb	r3, r6, #32
 8000e3c:	fa01 f806 	lsl.w	r8, r1, r6
 8000e40:	fa20 f303 	lsr.w	r3, r0, r3
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	ea43 0808 	orr.w	r8, r3, r8
 8000e4a:	40b4      	lsls	r4, r6
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	fa1f fc87 	uxth.w	ip, r7
 8000e54:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e58:	0c23      	lsrs	r3, r4, #16
 8000e5a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fb01 f20c 	mul.w	r2, r1, ip
 8000e66:	429a      	cmp	r2, r3
 8000e68:	d909      	bls.n	8000e7e <__udivmoddi4+0x62>
 8000e6a:	18fb      	adds	r3, r7, r3
 8000e6c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e70:	f080 80ea 	bcs.w	8001048 <__udivmoddi4+0x22c>
 8000e74:	429a      	cmp	r2, r3
 8000e76:	f240 80e7 	bls.w	8001048 <__udivmoddi4+0x22c>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	443b      	add	r3, r7
 8000e7e:	1a9a      	subs	r2, r3, r2
 8000e80:	b2a3      	uxth	r3, r4
 8000e82:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e86:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e92:	459c      	cmp	ip, r3
 8000e94:	d909      	bls.n	8000eaa <__udivmoddi4+0x8e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e9c:	f080 80d6 	bcs.w	800104c <__udivmoddi4+0x230>
 8000ea0:	459c      	cmp	ip, r3
 8000ea2:	f240 80d3 	bls.w	800104c <__udivmoddi4+0x230>
 8000ea6:	443b      	add	r3, r7
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eae:	eba3 030c 	sub.w	r3, r3, ip
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	b11d      	cbz	r5, 8000ebe <__udivmoddi4+0xa2>
 8000eb6:	40f3      	lsrs	r3, r6
 8000eb8:	2200      	movs	r2, #0
 8000eba:	e9c5 3200 	strd	r3, r2, [r5]
 8000ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d905      	bls.n	8000ed2 <__udivmoddi4+0xb6>
 8000ec6:	b10d      	cbz	r5, 8000ecc <__udivmoddi4+0xb0>
 8000ec8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4608      	mov	r0, r1
 8000ed0:	e7f5      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ed2:	fab3 f183 	clz	r1, r3
 8000ed6:	2900      	cmp	r1, #0
 8000ed8:	d146      	bne.n	8000f68 <__udivmoddi4+0x14c>
 8000eda:	4573      	cmp	r3, lr
 8000edc:	d302      	bcc.n	8000ee4 <__udivmoddi4+0xc8>
 8000ede:	4282      	cmp	r2, r0
 8000ee0:	f200 8105 	bhi.w	80010ee <__udivmoddi4+0x2d2>
 8000ee4:	1a84      	subs	r4, r0, r2
 8000ee6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000eea:	2001      	movs	r0, #1
 8000eec:	4690      	mov	r8, r2
 8000eee:	2d00      	cmp	r5, #0
 8000ef0:	d0e5      	beq.n	8000ebe <__udivmoddi4+0xa2>
 8000ef2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ef6:	e7e2      	b.n	8000ebe <__udivmoddi4+0xa2>
 8000ef8:	2a00      	cmp	r2, #0
 8000efa:	f000 8090 	beq.w	800101e <__udivmoddi4+0x202>
 8000efe:	fab2 f682 	clz	r6, r2
 8000f02:	2e00      	cmp	r6, #0
 8000f04:	f040 80a4 	bne.w	8001050 <__udivmoddi4+0x234>
 8000f08:	1a8a      	subs	r2, r1, r2
 8000f0a:	0c03      	lsrs	r3, r0, #16
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	b280      	uxth	r0, r0
 8000f12:	b2bc      	uxth	r4, r7
 8000f14:	2101      	movs	r1, #1
 8000f16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f22:	fb04 f20c 	mul.w	r2, r4, ip
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d907      	bls.n	8000f3a <__udivmoddi4+0x11e>
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f30:	d202      	bcs.n	8000f38 <__udivmoddi4+0x11c>
 8000f32:	429a      	cmp	r2, r3
 8000f34:	f200 80e0 	bhi.w	80010f8 <__udivmoddi4+0x2dc>
 8000f38:	46c4      	mov	ip, r8
 8000f3a:	1a9b      	subs	r3, r3, r2
 8000f3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f48:	fb02 f404 	mul.w	r4, r2, r4
 8000f4c:	429c      	cmp	r4, r3
 8000f4e:	d907      	bls.n	8000f60 <__udivmoddi4+0x144>
 8000f50:	18fb      	adds	r3, r7, r3
 8000f52:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f56:	d202      	bcs.n	8000f5e <__udivmoddi4+0x142>
 8000f58:	429c      	cmp	r4, r3
 8000f5a:	f200 80ca 	bhi.w	80010f2 <__udivmoddi4+0x2d6>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	1b1b      	subs	r3, r3, r4
 8000f62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f66:	e7a5      	b.n	8000eb4 <__udivmoddi4+0x98>
 8000f68:	f1c1 0620 	rsb	r6, r1, #32
 8000f6c:	408b      	lsls	r3, r1
 8000f6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000f72:	431f      	orrs	r7, r3
 8000f74:	fa0e f401 	lsl.w	r4, lr, r1
 8000f78:	fa20 f306 	lsr.w	r3, r0, r6
 8000f7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f84:	4323      	orrs	r3, r4
 8000f86:	fa00 f801 	lsl.w	r8, r0, r1
 8000f8a:	fa1f fc87 	uxth.w	ip, r7
 8000f8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000f92:	0c1c      	lsrs	r4, r3, #16
 8000f94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fa0:	45a6      	cmp	lr, r4
 8000fa2:	fa02 f201 	lsl.w	r2, r2, r1
 8000fa6:	d909      	bls.n	8000fbc <__udivmoddi4+0x1a0>
 8000fa8:	193c      	adds	r4, r7, r4
 8000faa:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fae:	f080 809c 	bcs.w	80010ea <__udivmoddi4+0x2ce>
 8000fb2:	45a6      	cmp	lr, r4
 8000fb4:	f240 8099 	bls.w	80010ea <__udivmoddi4+0x2ce>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	443c      	add	r4, r7
 8000fbc:	eba4 040e 	sub.w	r4, r4, lr
 8000fc0:	fa1f fe83 	uxth.w	lr, r3
 8000fc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000fcc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fd0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fd4:	45a4      	cmp	ip, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x1ce>
 8000fd8:	193c      	adds	r4, r7, r4
 8000fda:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fde:	f080 8082 	bcs.w	80010e6 <__udivmoddi4+0x2ca>
 8000fe2:	45a4      	cmp	ip, r4
 8000fe4:	d97f      	bls.n	80010e6 <__udivmoddi4+0x2ca>
 8000fe6:	3b02      	subs	r3, #2
 8000fe8:	443c      	add	r4, r7
 8000fea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fee:	eba4 040c 	sub.w	r4, r4, ip
 8000ff2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ff6:	4564      	cmp	r4, ip
 8000ff8:	4673      	mov	r3, lr
 8000ffa:	46e1      	mov	r9, ip
 8000ffc:	d362      	bcc.n	80010c4 <__udivmoddi4+0x2a8>
 8000ffe:	d05f      	beq.n	80010c0 <__udivmoddi4+0x2a4>
 8001000:	b15d      	cbz	r5, 800101a <__udivmoddi4+0x1fe>
 8001002:	ebb8 0203 	subs.w	r2, r8, r3
 8001006:	eb64 0409 	sbc.w	r4, r4, r9
 800100a:	fa04 f606 	lsl.w	r6, r4, r6
 800100e:	fa22 f301 	lsr.w	r3, r2, r1
 8001012:	431e      	orrs	r6, r3
 8001014:	40cc      	lsrs	r4, r1
 8001016:	e9c5 6400 	strd	r6, r4, [r5]
 800101a:	2100      	movs	r1, #0
 800101c:	e74f      	b.n	8000ebe <__udivmoddi4+0xa2>
 800101e:	fbb1 fcf2 	udiv	ip, r1, r2
 8001022:	0c01      	lsrs	r1, r0, #16
 8001024:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001028:	b280      	uxth	r0, r0
 800102a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800102e:	463b      	mov	r3, r7
 8001030:	4638      	mov	r0, r7
 8001032:	463c      	mov	r4, r7
 8001034:	46b8      	mov	r8, r7
 8001036:	46be      	mov	lr, r7
 8001038:	2620      	movs	r6, #32
 800103a:	fbb1 f1f7 	udiv	r1, r1, r7
 800103e:	eba2 0208 	sub.w	r2, r2, r8
 8001042:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001046:	e766      	b.n	8000f16 <__udivmoddi4+0xfa>
 8001048:	4601      	mov	r1, r0
 800104a:	e718      	b.n	8000e7e <__udivmoddi4+0x62>
 800104c:	4610      	mov	r0, r2
 800104e:	e72c      	b.n	8000eaa <__udivmoddi4+0x8e>
 8001050:	f1c6 0220 	rsb	r2, r6, #32
 8001054:	fa2e f302 	lsr.w	r3, lr, r2
 8001058:	40b7      	lsls	r7, r6
 800105a:	40b1      	lsls	r1, r6
 800105c:	fa20 f202 	lsr.w	r2, r0, r2
 8001060:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001064:	430a      	orrs	r2, r1
 8001066:	fbb3 f8fe 	udiv	r8, r3, lr
 800106a:	b2bc      	uxth	r4, r7
 800106c:	fb0e 3318 	mls	r3, lr, r8, r3
 8001070:	0c11      	lsrs	r1, r2, #16
 8001072:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001076:	fb08 f904 	mul.w	r9, r8, r4
 800107a:	40b0      	lsls	r0, r6
 800107c:	4589      	cmp	r9, r1
 800107e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001082:	b280      	uxth	r0, r0
 8001084:	d93e      	bls.n	8001104 <__udivmoddi4+0x2e8>
 8001086:	1879      	adds	r1, r7, r1
 8001088:	f108 3cff 	add.w	ip, r8, #4294967295
 800108c:	d201      	bcs.n	8001092 <__udivmoddi4+0x276>
 800108e:	4589      	cmp	r9, r1
 8001090:	d81f      	bhi.n	80010d2 <__udivmoddi4+0x2b6>
 8001092:	eba1 0109 	sub.w	r1, r1, r9
 8001096:	fbb1 f9fe 	udiv	r9, r1, lr
 800109a:	fb09 f804 	mul.w	r8, r9, r4
 800109e:	fb0e 1119 	mls	r1, lr, r9, r1
 80010a2:	b292      	uxth	r2, r2
 80010a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010a8:	4542      	cmp	r2, r8
 80010aa:	d229      	bcs.n	8001100 <__udivmoddi4+0x2e4>
 80010ac:	18ba      	adds	r2, r7, r2
 80010ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80010b2:	d2c4      	bcs.n	800103e <__udivmoddi4+0x222>
 80010b4:	4542      	cmp	r2, r8
 80010b6:	d2c2      	bcs.n	800103e <__udivmoddi4+0x222>
 80010b8:	f1a9 0102 	sub.w	r1, r9, #2
 80010bc:	443a      	add	r2, r7
 80010be:	e7be      	b.n	800103e <__udivmoddi4+0x222>
 80010c0:	45f0      	cmp	r8, lr
 80010c2:	d29d      	bcs.n	8001000 <__udivmoddi4+0x1e4>
 80010c4:	ebbe 0302 	subs.w	r3, lr, r2
 80010c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010cc:	3801      	subs	r0, #1
 80010ce:	46e1      	mov	r9, ip
 80010d0:	e796      	b.n	8001000 <__udivmoddi4+0x1e4>
 80010d2:	eba7 0909 	sub.w	r9, r7, r9
 80010d6:	4449      	add	r1, r9
 80010d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80010dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e0:	fb09 f804 	mul.w	r8, r9, r4
 80010e4:	e7db      	b.n	800109e <__udivmoddi4+0x282>
 80010e6:	4673      	mov	r3, lr
 80010e8:	e77f      	b.n	8000fea <__udivmoddi4+0x1ce>
 80010ea:	4650      	mov	r0, sl
 80010ec:	e766      	b.n	8000fbc <__udivmoddi4+0x1a0>
 80010ee:	4608      	mov	r0, r1
 80010f0:	e6fd      	b.n	8000eee <__udivmoddi4+0xd2>
 80010f2:	443b      	add	r3, r7
 80010f4:	3a02      	subs	r2, #2
 80010f6:	e733      	b.n	8000f60 <__udivmoddi4+0x144>
 80010f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010fc:	443b      	add	r3, r7
 80010fe:	e71c      	b.n	8000f3a <__udivmoddi4+0x11e>
 8001100:	4649      	mov	r1, r9
 8001102:	e79c      	b.n	800103e <__udivmoddi4+0x222>
 8001104:	eba1 0109 	sub.w	r1, r1, r9
 8001108:	46c4      	mov	ip, r8
 800110a:	fbb1 f9fe 	udiv	r9, r1, lr
 800110e:	fb09 f804 	mul.w	r8, r9, r4
 8001112:	e7c4      	b.n	800109e <__udivmoddi4+0x282>

08001114 <__aeabi_idiv0>:
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop

08001118 <sign>:
#include <math.h>

/**
 * @brief Sign function: returns +1, -1, or 0 based on input value.
 */
int8_t sign(float32_t x) {
 8001118:	b480      	push	{r7}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x > 0.0f) {
 8001122:	edd7 7a01 	vldr	s15, [r7, #4]
 8001126:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800112a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112e:	dd01      	ble.n	8001134 <sign+0x1c>
        return 1;
 8001130:	2301      	movs	r3, #1
 8001132:	e00a      	b.n	800114a <sign+0x32>
    } else if (x < 0.0f) {
 8001134:	edd7 7a01 	vldr	s15, [r7, #4]
 8001138:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	d502      	bpl.n	8001148 <sign+0x30>
        return -1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	e000      	b.n	800114a <sign+0x32>
    } else {
        return 0;
 8001148:	2300      	movs	r3, #0
    }
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <Backlash_Update>:
 * @param pos_ref Desired reference position.
 * @param pos_act Actual measured position.
 * @param vel Measured or estimated velocity.
 * @return Compensated position to use in control.
 */
float32_t Backlash_Update(BacklashController *ctrl, float32_t pos_ref, float32_t pos_act, float32_t vel) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	ed87 0a02 	vstr	s0, [r7, #8]
 8001162:	edc7 0a01 	vstr	s1, [r7, #4]
 8001166:	ed87 1a00 	vstr	s2, [r7]
    int8_t direction_now = sign(vel);
 800116a:	ed97 0a00 	vldr	s0, [r7]
 800116e:	f7ff ffd3 	bl	8001118 <sign>
 8001172:	4603      	mov	r3, r0
 8001174:	75fb      	strb	r3, [r7, #23]

    // Detect direction change
    if (direction_now != ctrl->direction_prev && direction_now != 0) {
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800117c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8001180:	429a      	cmp	r2, r3
 8001182:	d01a      	beq.n	80011ba <Backlash_Update+0x64>
 8001184:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d016      	beq.n	80011ba <Backlash_Update+0x64>
        ctrl->direction_prev = direction_now;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	7dfa      	ldrb	r2, [r7, #23]
 8001190:	721a      	strb	r2, [r3, #8]
        ctrl->state = TRANSITION;
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	2200      	movs	r2, #0
 8001196:	725a      	strb	r2, [r3, #9]

        if (direction_now > 0) {
 8001198:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800119c:	2b00      	cmp	r3, #0
 800119e:	dd04      	ble.n	80011aa <Backlash_Update+0x54>
            ctrl->backlash_offset = ctrl->backlash_width;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	e007      	b.n	80011ba <Backlash_Update+0x64>
        } else {
            ctrl->backlash_offset = -ctrl->backlash_width;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	edd3 7a00 	vldr	s15, [r3]
 80011b0:	eef1 7a67 	vneg.f32	s15, s15
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	edc3 7a01 	vstr	s15, [r3, #4]
        }
    }

    // Apply backlash offset to reference
    float32_t pos_ref_compensated = pos_ref + ctrl->backlash_offset;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80011c0:	ed97 7a02 	vldr	s14, [r7, #8]
 80011c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c8:	edc7 7a04 	vstr	s15, [r7, #16]

    // Check if backlash has been taken up
    if (ctrl->state == TRANSITION) {
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d11e      	bne.n	8001214 <Backlash_Update+0xbe>
        if (fabsf(pos_ref - pos_act) >= ctrl->backlash_width) {
 80011d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80011da:	edd7 7a01 	vldr	s15, [r7, #4]
 80011de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011e2:	eeb0 7ae7 	vabs.f32	s14, s15
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	edd3 7a00 	vldr	s15, [r3]
 80011ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f4:	db0e      	blt.n	8001214 <Backlash_Update+0xbe>
            if (direction_now > 0) {
 80011f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	dd03      	ble.n	8001206 <Backlash_Update+0xb0>
                ctrl->state = ENGAGED_POS;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2201      	movs	r2, #1
 8001202:	725a      	strb	r2, [r3, #9]
 8001204:	e002      	b.n	800120c <Backlash_Update+0xb6>
            } else {
                ctrl->state = ENGAGED_NEG;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	22ff      	movs	r2, #255	@ 0xff
 800120a:	725a      	strb	r2, [r3, #9]
            }
            ctrl->backlash_offset = 0.0f;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f04f 0200 	mov.w	r2, #0
 8001212:	605a      	str	r2, [r3, #4]
        }
    }

    return pos_ref_compensated;
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	ee07 3a90 	vmov	s15, r3
}
 800121a:	eeb0 0a67 	vmov.f32	s0, s15
 800121e:	3718      	adds	r7, #24
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <modbus_heartbeat>:

void modbus_heartbeat_init(ModbusHandleTypedef *hmodbus) {
	hmodbus->RegisterAddress[0x00].U16 = 22881;
}

void modbus_heartbeat(ModbusHandleTypedef *hmodbus) {
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	//if (hmodbus->RegisterAddress[0x00].U16 == 18537) {
	hmodbus->RegisterAddress[0x00].U16 = 22881;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f645 1261 	movw	r2, #22881	@ 0x5961
 8001234:	801a      	strh	r2, [r3, #0]
	//}
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <modbus_Base_System_Status>:

uint8_t modbus_Base_System_Status(ModbusHandleTypedef *hmodbus) {
 8001242:	b480      	push	{r7}
 8001244:	b085      	sub	sp, #20
 8001246:	af00      	add	r7, sp, #0
 8001248:	6078      	str	r0, [r7, #4]
	uint8_t status = hmodbus->RegisterAddress[0x01].U16;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	3302      	adds	r3, #2
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	73fb      	strb	r3, [r7, #15]
	return status;
 8001254:	7bfb      	ldrb	r3, [r7, #15]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <modbus_servo_Status>:

void modbus_servo_Status(ModbusHandleTypedef *hmodbus, uint8_t Pen_status) {
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	460b      	mov	r3, r1
 800126c:	70fb      	strb	r3, [r7, #3]
	hmodbus->RegisterAddress[0x03].U16 = Pen_status;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	3306      	adds	r3, #6
 8001274:	78fa      	ldrb	r2, [r7, #3]
 8001276:	b292      	uxth	r2, r2
 8001278:	801a      	strh	r2, [r3, #0]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <modbus_write_servo_up>:

uint8_t modbus_write_servo_up(ModbusHandleTypedef *hmodbus) {
 8001286:	b480      	push	{r7}
 8001288:	b085      	sub	sp, #20
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
	uint8_t status = hmodbus->RegisterAddress[0x04].U16;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	3308      	adds	r3, #8
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	73fb      	strb	r3, [r7, #15]
//	if (status == 1) {
//		if (hmodbus->RegisterAddress[0x05].U16 == 1) {
//			hmodbus->RegisterAddress[0x05].U16 = 0;
//		}
//	}
	return status;
 8001298:	7bfb      	ldrb	r3, [r7, #15]

}
 800129a:	4618      	mov	r0, r3
 800129c:	3714      	adds	r7, #20
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <modbus_write_servo_down>:
uint8_t modbus_write_servo_down(ModbusHandleTypedef *hmodbus) {
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	6078      	str	r0, [r7, #4]
	uint8_t status = hmodbus->RegisterAddress[0x05].U16;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	330a      	adds	r3, #10
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	73fb      	strb	r3, [r7, #15]
//		if (hmodbus->RegisterAddress[0x04].U16 == 1) {
//			hmodbus->RegisterAddress[0x04].U16 = 0;
//		}
//
//	}
	return status;
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <R_Theta_moving_Status>:

void R_Theta_moving_Status(ModbusHandleTypedef *hmodbus, uint8_t Moving_Status) {
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	460b      	mov	r3, r1
 80012d0:	70fb      	strb	r3, [r7, #3]
	hmodbus->RegisterAddress[0x10].U16 = Moving_Status;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	3320      	adds	r3, #32
 80012d8:	78fa      	ldrb	r2, [r7, #3]
 80012da:	b292      	uxth	r2, r2
 80012dc:	801a      	strh	r2, [r3, #0]
}
 80012de:	bf00      	nop
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <modbus_Update_All>:
void modbus_theta_acceleration(ModbusHandleTypedef *hmodbus, float theta_accel) {
	hmodbus->RegisterAddress[0x16].U16 = format_robot_to_base(theta_accel);
}
void modbus_Update_All(ModbusHandleTypedef *hmodbus, float r_pos,
		float theta_pos, float r_Velo, float theta_Velo, float r_accel,
		float theta_accel) {
 80012ea:	b590      	push	{r4, r7, lr}
 80012ec:	b089      	sub	sp, #36	@ 0x24
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	61f8      	str	r0, [r7, #28]
 80012f2:	ed87 0a06 	vstr	s0, [r7, #24]
 80012f6:	edc7 0a05 	vstr	s1, [r7, #20]
 80012fa:	ed87 1a04 	vstr	s2, [r7, #16]
 80012fe:	edc7 1a03 	vstr	s3, [r7, #12]
 8001302:	ed87 2a02 	vstr	s4, [r7, #8]
 8001306:	edc7 2a01 	vstr	s5, [r7, #4]
	hmodbus->RegisterAddress[0x11].U16 = format_robot_to_base(r_pos);
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f103 0422 	add.w	r4, r3, #34	@ 0x22
 8001312:	ed97 0a06 	vldr	s0, [r7, #24]
 8001316:	f000 fd09 	bl	8001d2c <format_robot_to_base>
 800131a:	4603      	mov	r3, r0
 800131c:	8023      	strh	r3, [r4, #0]
	hmodbus->RegisterAddress[0x12].U16 = format_robot_to_base(theta_pos);
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8001326:	ed97 0a05 	vldr	s0, [r7, #20]
 800132a:	f000 fcff 	bl	8001d2c <format_robot_to_base>
 800132e:	4603      	mov	r3, r0
 8001330:	8023      	strh	r3, [r4, #0]
	hmodbus->RegisterAddress[0x13].U16 = format_robot_to_base(r_Velo);
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f103 0426 	add.w	r4, r3, #38	@ 0x26
 800133a:	ed97 0a04 	vldr	s0, [r7, #16]
 800133e:	f000 fcf5 	bl	8001d2c <format_robot_to_base>
 8001342:	4603      	mov	r3, r0
 8001344:	8023      	strh	r3, [r4, #0]
	hmodbus->RegisterAddress[0x14].U16 = format_robot_to_base(theta_Velo);
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 800134e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001352:	f000 fceb 	bl	8001d2c <format_robot_to_base>
 8001356:	4603      	mov	r3, r0
 8001358:	8023      	strh	r3, [r4, #0]
	hmodbus->RegisterAddress[0x15].U16 = format_robot_to_base(r_accel);
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f103 042a 	add.w	r4, r3, #42	@ 0x2a
 8001362:	ed97 0a02 	vldr	s0, [r7, #8]
 8001366:	f000 fce1 	bl	8001d2c <format_robot_to_base>
 800136a:	4603      	mov	r3, r0
 800136c:	8023      	strh	r3, [r4, #0]
	hmodbus->RegisterAddress[0x16].U16 = format_robot_to_base(theta_accel);
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f103 042c 	add.w	r4, r3, #44	@ 0x2c
 8001376:	ed97 0a01 	vldr	s0, [r7, #4]
 800137a:	f000 fcd7 	bl	8001d2c <format_robot_to_base>
 800137e:	4603      	mov	r3, r0
 8001380:	8023      	strh	r3, [r4, #0]
}
 8001382:	bf00      	nop
 8001384:	3724      	adds	r7, #36	@ 0x24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd90      	pop	{r4, r7, pc}

0800138a <set_Target_Position_ten_points>:

void set_Target_Position_ten_points(ModbusHandleTypedef *hmodbus, float r_pos,
		float theta_pos, uint8_t index) //
{
 800138a:	b590      	push	{r4, r7, lr}
 800138c:	b085      	sub	sp, #20
 800138e:	af00      	add	r7, sp, #0
 8001390:	60f8      	str	r0, [r7, #12]
 8001392:	ed87 0a02 	vstr	s0, [r7, #8]
 8001396:	edc7 0a01 	vstr	s1, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index <= 9) {
 800139e:	78fb      	ldrb	r3, [r7, #3]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	d818      	bhi.n	80013d6 <set_Target_Position_ten_points+0x4c>
		hmodbus->RegisterAddress[0x20 + index * 2].U16 = format_robot_to_base(
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	78fb      	ldrb	r3, [r7, #3]
 80013aa:	3310      	adds	r3, #16
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	18d4      	adds	r4, r2, r3
 80013b0:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b4:	f000 fcba 	bl	8001d2c <format_robot_to_base>
 80013b8:	4603      	mov	r3, r0
 80013ba:	8023      	strh	r3, [r4, #0]
				r_pos);
		hmodbus->RegisterAddress[0x20 + (index * 2) + 1].U16 =
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	3321      	adds	r3, #33	@ 0x21
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	18d4      	adds	r4, r2, r3
				format_robot_to_base(theta_pos);
 80013ca:	ed97 0a01 	vldr	s0, [r7, #4]
 80013ce:	f000 fcad 	bl	8001d2c <format_robot_to_base>
 80013d2:	4603      	mov	r3, r0
		hmodbus->RegisterAddress[0x20 + (index * 2) + 1].U16 =
 80013d4:	8023      	strh	r3, [r4, #0]
	}
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd90      	pop	{r4, r7, pc}

080013de <modbus_set_goal_r_position>:
uint16_t modbus_set_goal_r_position(ModbusHandleTypedef *hmodbus) {
 80013de:	b580      	push	{r7, lr}
 80013e0:	b084      	sub	sp, #16
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
	uint16_t goal_r_position = hmodbus->RegisterAddress[0x40].U16;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	3380      	adds	r3, #128	@ 0x80
 80013ec:	881b      	ldrh	r3, [r3, #0]
 80013ee:	81fb      	strh	r3, [r7, #14]
	return format_base_to_robot(goal_r_position);
 80013f0:	89fb      	ldrh	r3, [r7, #14]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 fcbc 	bl	8001d70 <format_base_to_robot>
 80013f8:	eef0 7a40 	vmov.f32	s15, s0
 80013fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001400:	ee17 3a90 	vmov	r3, s15
 8001404:	b29b      	uxth	r3, r3
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <modbus_set_goal_theta_position>:
uint16_t modbus_set_goal_theta_position(ModbusHandleTypedef *hmodbus) {
 800140e:	b580      	push	{r7, lr}
 8001410:	b084      	sub	sp, #16
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	uint16_t goal_theta_position = hmodbus->RegisterAddress[0x41].U16;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	3382      	adds	r3, #130	@ 0x82
 800141c:	881b      	ldrh	r3, [r3, #0]
 800141e:	81fb      	strh	r3, [r7, #14]
	return format_base_to_robot(goal_theta_position);
 8001420:	89fb      	ldrh	r3, [r7, #14]
 8001422:	4618      	mov	r0, r3
 8001424:	f000 fca4 	bl	8001d70 <format_base_to_robot>
 8001428:	eef0 7a40 	vmov.f32	s15, s0
 800142c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001430:	ee17 3a90 	vmov	r3, s15
 8001434:	b29b      	uxth	r3, r3
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <Coordinate_Base_to_Robot>:

Robot_goal_point Coordinate_Base_to_Robot(Robot_goal_point *Goal_point,
		float r_position, float theta_position) {
 8001440:	b5b0      	push	{r4, r5, r7, lr}
 8001442:	b090      	sub	sp, #64	@ 0x40
 8001444:	af00      	add	r7, sp, #0
 8001446:	6178      	str	r0, [r7, #20]
 8001448:	ed87 0a04 	vstr	s0, [r7, #16]
 800144c:	edc7 0a03 	vstr	s1, [r7, #12]

	Goal_point->r_goal_position = 0;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	f04f 0200 	mov.w	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = 0;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	f04f 0200 	mov.w	r2, #0
 800145e:	605a      	str	r2, [r3, #4]

	float prismatic_pos;
	float beta = pow(r_position, 2) + pow(Offet, 2);
 8001460:	6938      	ldr	r0, [r7, #16]
 8001462:	f7ff f83d 	bl	80004e0 <__aeabi_f2d>
 8001466:	4602      	mov	r2, r0
 8001468:	460b      	mov	r3, r1
 800146a:	ed9f 1bd3 	vldr	d1, [pc, #844]	@ 80017b8 <Coordinate_Base_to_Robot+0x378>
 800146e:	ec43 2b10 	vmov	d0, r2, r3
 8001472:	f00e f91f 	bl	800f6b4 <pow>
 8001476:	ec51 0b10 	vmov	r0, r1, d0
 800147a:	f04f 0200 	mov.w	r2, #0
 800147e:	4bd0      	ldr	r3, [pc, #832]	@ (80017c0 <Coordinate_Base_to_Robot+0x380>)
 8001480:	f7fe fed0 	bl	8000224 <__adddf3>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	4610      	mov	r0, r2
 800148a:	4619      	mov	r1, r3
 800148c:	f7ff fb50 	bl	8000b30 <__aeabi_d2f>
 8001490:	4603      	mov	r3, r0
 8001492:	63bb      	str	r3, [r7, #56]	@ 0x38
	float gamma = 2 * r_position * Offet;
 8001494:	edd7 7a04 	vldr	s15, [r7, #16]
 8001498:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800149c:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 80017c4 <Coordinate_Base_to_Robot+0x384>
 80014a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	if (theta_position >= 0 && theta_position <= 90) // quadrant 1
 80014a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b4:	db35      	blt.n	8001522 <Coordinate_Base_to_Robot+0xe2>
 80014b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80014ba:	ed9f 7ac8 	vldr	s14, [pc, #800]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 80014be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c6:	d82c      	bhi.n	8001522 <Coordinate_Base_to_Robot+0xe2>
			{
		//Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
		prismatic_pos = sqrt(beta - gamma * cosf(degree_to_rad(theta_position + 90)));
 80014c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80014cc:	ed9f 7ac3 	vldr	s14, [pc, #780]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 80014d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	f000 fbfe 	bl	8001cd8 <degree_to_rad>
 80014dc:	eef0 7a40 	vmov.f32	s15, s0
 80014e0:	eeb0 0a67 	vmov.f32	s0, s15
 80014e4:	f00e f9cc 	bl	800f880 <cosf>
 80014e8:	eeb0 7a40 	vmov.f32	s14, s0
 80014ec:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f4:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80014f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014fc:	ee17 0a90 	vmov	r0, s15
 8001500:	f7fe ffee 	bl	80004e0 <__aeabi_f2d>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	ec43 2b10 	vmov	d0, r2, r3
 800150c:	f00e f942 	bl	800f794 <sqrt>
 8001510:	ec53 2b10 	vmov	r2, r3, d0
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff fb0a 	bl	8000b30 <__aeabi_d2f>
 800151c:	4603      	mov	r3, r0
 800151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001520:	e0b9      	b.n	8001696 <Coordinate_Base_to_Robot+0x256>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(theta_position + 90));
	} else if (theta_position >= 90 && theta_position <= 180) // quadrant 2
 8001522:	edd7 7a03 	vldr	s15, [r7, #12]
 8001526:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 800152a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	db35      	blt.n	80015a0 <Coordinate_Base_to_Robot+0x160>
 8001534:	edd7 7a03 	vldr	s15, [r7, #12]
 8001538:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80017d0 <Coordinate_Base_to_Robot+0x390>
 800153c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001544:	d82c      	bhi.n	80015a0 <Coordinate_Base_to_Robot+0x160>
			{
		//Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
		prismatic_pos = sqrt(beta - gamma * cosf(degree_to_rad(270 - theta_position)));
 8001546:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80017d4 <Coordinate_Base_to_Robot+0x394>
 800154a:	edd7 7a03 	vldr	s15, [r7, #12]
 800154e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	f000 fbbf 	bl	8001cd8 <degree_to_rad>
 800155a:	eef0 7a40 	vmov.f32	s15, s0
 800155e:	eeb0 0a67 	vmov.f32	s0, s15
 8001562:	f00e f98d 	bl	800f880 <cosf>
 8001566:	eeb0 7a40 	vmov.f32	s14, s0
 800156a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800156e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001572:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001576:	ee77 7a67 	vsub.f32	s15, s14, s15
 800157a:	ee17 0a90 	vmov	r0, s15
 800157e:	f7fe ffaf 	bl	80004e0 <__aeabi_f2d>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	ec43 2b10 	vmov	d0, r2, r3
 800158a:	f00e f903 	bl	800f794 <sqrt>
 800158e:	ec53 2b10 	vmov	r2, r3, d0
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	f7ff facb 	bl	8000b30 <__aeabi_d2f>
 800159a:	4603      	mov	r3, r0
 800159c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800159e:	e07a      	b.n	8001696 <Coordinate_Base_to_Robot+0x256>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(180 - theta_position));
	} else if (theta_position <= 0 && theta_position >= -90) // quadrant 3
 80015a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80015a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ac:	d835      	bhi.n	800161a <Coordinate_Base_to_Robot+0x1da>
 80015ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80015b2:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 80017c8 <Coordinate_Base_to_Robot+0x388>
 80015b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015be:	db2c      	blt.n	800161a <Coordinate_Base_to_Robot+0x1da>
			{
		//Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
		prismatic_pos = sqrt(beta - gamma * cosf(degree_to_rad(270 - theta_position)));
 80015c0:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80017d4 <Coordinate_Base_to_Robot+0x394>
 80015c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015cc:	eeb0 0a67 	vmov.f32	s0, s15
 80015d0:	f000 fb82 	bl	8001cd8 <degree_to_rad>
 80015d4:	eef0 7a40 	vmov.f32	s15, s0
 80015d8:	eeb0 0a67 	vmov.f32	s0, s15
 80015dc:	f00e f950 	bl	800f880 <cosf>
 80015e0:	eeb0 7a40 	vmov.f32	s14, s0
 80015e4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80015e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ec:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80015f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015f4:	ee17 0a90 	vmov	r0, s15
 80015f8:	f7fe ff72 	bl	80004e0 <__aeabi_f2d>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	ec43 2b10 	vmov	d0, r2, r3
 8001604:	f00e f8c6 	bl	800f794 <sqrt>
 8001608:	ec53 2b10 	vmov	r2, r3, d0
 800160c:	4610      	mov	r0, r2
 800160e:	4619      	mov	r1, r3
 8001610:	f7ff fa8e 	bl	8000b30 <__aeabi_d2f>
 8001614:	4603      	mov	r3, r0
 8001616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001618:	e03d      	b.n	8001696 <Coordinate_Base_to_Robot+0x256>
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(theta_position - 90));
	} else if (theta_position <= -90 && theta_position >= -180) // quadrant 4
 800161a:	edd7 7a03 	vldr	s15, [r7, #12]
 800161e:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80017c8 <Coordinate_Base_to_Robot+0x388>
 8001622:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800162a:	d834      	bhi.n	8001696 <Coordinate_Base_to_Robot+0x256>
 800162c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001630:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80017cc <Coordinate_Base_to_Robot+0x38c>
 8001634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	db2b      	blt.n	8001696 <Coordinate_Base_to_Robot+0x256>
			{
//		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
//		Goal_point->r_goal_position = sqrt(
//				beta - gamma * cosf(90 - theta_position));
		prismatic_pos = sqrt(beta - gamma * cosf(degree_to_rad(270 - theta_position)));
 800163e:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80017d4 <Coordinate_Base_to_Robot+0x394>
 8001642:	edd7 7a03 	vldr	s15, [r7, #12]
 8001646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800164a:	eeb0 0a67 	vmov.f32	s0, s15
 800164e:	f000 fb43 	bl	8001cd8 <degree_to_rad>
 8001652:	eef0 7a40 	vmov.f32	s15, s0
 8001656:	eeb0 0a67 	vmov.f32	s0, s15
 800165a:	f00e f911 	bl	800f880 <cosf>
 800165e:	eeb0 7a40 	vmov.f32	s14, s0
 8001662:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800166e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001672:	ee17 0a90 	vmov	r0, s15
 8001676:	f7fe ff33 	bl	80004e0 <__aeabi_f2d>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	ec43 2b10 	vmov	d0, r2, r3
 8001682:	f00e f887 	bl	800f794 <sqrt>
 8001686:	ec53 2b10 	vmov	r2, r3, d0
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff fa4f 	bl	8000b30 <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}

	float up = pow(r_position, 2) - pow(prismatic_pos, 2) - pow(Offet, 2);
 8001696:	6938      	ldr	r0, [r7, #16]
 8001698:	f7fe ff22 	bl	80004e0 <__aeabi_f2d>
 800169c:	4602      	mov	r2, r0
 800169e:	460b      	mov	r3, r1
 80016a0:	ed9f 1b45 	vldr	d1, [pc, #276]	@ 80017b8 <Coordinate_Base_to_Robot+0x378>
 80016a4:	ec43 2b10 	vmov	d0, r2, r3
 80016a8:	f00e f804 	bl	800f6b4 <pow>
 80016ac:	ec55 4b10 	vmov	r4, r5, d0
 80016b0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80016b2:	f7fe ff15 	bl	80004e0 <__aeabi_f2d>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	ed9f 1b3f 	vldr	d1, [pc, #252]	@ 80017b8 <Coordinate_Base_to_Robot+0x378>
 80016be:	ec43 2b10 	vmov	d0, r2, r3
 80016c2:	f00d fff7 	bl	800f6b4 <pow>
 80016c6:	ec53 2b10 	vmov	r2, r3, d0
 80016ca:	4620      	mov	r0, r4
 80016cc:	4629      	mov	r1, r5
 80016ce:	f7fe fda7 	bl	8000220 <__aeabi_dsub>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4610      	mov	r0, r2
 80016d8:	4619      	mov	r1, r3
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b38      	ldr	r3, [pc, #224]	@ (80017c0 <Coordinate_Base_to_Robot+0x380>)
 80016e0:	f7fe fd9e 	bl	8000220 <__aeabi_dsub>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4610      	mov	r0, r2
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff fa20 	bl	8000b30 <__aeabi_d2f>
 80016f0:	4603      	mov	r3, r0
 80016f2:	633b      	str	r3, [r7, #48]	@ 0x30
	float down = -2 * prismatic_pos * Offet;
 80016f4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80016f8:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80016fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001700:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80017c4 <Coordinate_Base_to_Robot+0x384>
 8001704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001708:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float arc = acosf(up/down);
 800170c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001710:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001714:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001718:	eeb0 0a66 	vmov.f32	s0, s13
 800171c:	f00e f866 	bl	800f7ec <acosf>
 8001720:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	float alpha = rad_to_degree(arc);
 8001724:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 8001728:	f000 faaa 	bl	8001c80 <rad_to_degree>
 800172c:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

	if (theta_position >= 0 && theta_position <= 90) // quadrant 1
 8001730:	edd7 7a03 	vldr	s15, [r7, #12]
 8001734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173c:	db18      	blt.n	8001770 <Coordinate_Base_to_Robot+0x330>
 800173e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001742:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 8001746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800174a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800174e:	d80f      	bhi.n	8001770 <Coordinate_Base_to_Robot+0x330>
			{
		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
 8001750:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 8001754:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800175c:	eeb0 0a67 	vmov.f32	s0, s15
 8001760:	f000 faba 	bl	8001cd8 <degree_to_rad>
 8001764:	eef0 7a40 	vmov.f32	s15, s0
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	edc3 7a01 	vstr	s15, [r3, #4]
 800176e:	e07a      	b.n	8001866 <Coordinate_Base_to_Robot+0x426>
//		prismatic_pos = format_base_to_robot(sqrt(beta - gamma * cosf(degree_to_rad(theta_position + 90))));
	} else if (theta_position >= 90 && theta_position <= 180) // quadrant 2
 8001770:	edd7 7a03 	vldr	s15, [r7, #12]
 8001774:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 8001778:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001780:	db2e      	blt.n	80017e0 <Coordinate_Base_to_Robot+0x3a0>
 8001782:	edd7 7a03 	vldr	s15, [r7, #12]
 8001786:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80017d0 <Coordinate_Base_to_Robot+0x390>
 800178a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800178e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001792:	d825      	bhi.n	80017e0 <Coordinate_Base_to_Robot+0x3a0>
			{
		Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
 8001794:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001798:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 800179c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017a0:	eeb0 0a67 	vmov.f32	s0, s15
 80017a4:	f000 fa98 	bl	8001cd8 <degree_to_rad>
 80017a8:	eef0 7a40 	vmov.f32	s15, s0
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	edc3 7a01 	vstr	s15, [r3, #4]
 80017b2:	e058      	b.n	8001866 <Coordinate_Base_to_Robot+0x426>
 80017b4:	f3af 8000 	nop.w
 80017b8:	00000000 	.word	0x00000000
 80017bc:	40000000 	.word	0x40000000
 80017c0:	410c2000 	.word	0x410c2000
 80017c4:	43f00000 	.word	0x43f00000
 80017c8:	c2b40000 	.word	0xc2b40000
 80017cc:	c3340000 	.word	0xc3340000
 80017d0:	43340000 	.word	0x43340000
 80017d4:	43870000 	.word	0x43870000
 80017d8:	43b40000 	.word	0x43b40000
 80017dc:	42b40000 	.word	0x42b40000
//		prismatic_pos = format_base_to_robot(sqrt(beta - gamma * cosf(degree_to_rad(180 - theta_position))));
	} else if (theta_position <= 180 && theta_position >= 270) // quadrant 3
 80017e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80017e4:	ed1f 7a06 	vldr	s14, [pc, #-24]	@ 80017d0 <Coordinate_Base_to_Robot+0x390>
 80017e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d818      	bhi.n	8001824 <Coordinate_Base_to_Robot+0x3e4>
 80017f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80017f6:	ed1f 7a09 	vldr	s14, [pc, #-36]	@ 80017d4 <Coordinate_Base_to_Robot+0x394>
 80017fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001802:	db0f      	blt.n	8001824 <Coordinate_Base_to_Robot+0x3e4>
			{
		Goal_point->theta_goal_position = degree_to_rad(alpha + 90);
 8001804:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001808:	ed1f 7a0c 	vldr	s14, [pc, #-48]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	eeb0 0a67 	vmov.f32	s0, s15
 8001814:	f000 fa60 	bl	8001cd8 <degree_to_rad>
 8001818:	eef0 7a40 	vmov.f32	s15, s0
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	edc3 7a01 	vstr	s15, [r3, #4]
 8001822:	e020      	b.n	8001866 <Coordinate_Base_to_Robot+0x426>
//		prismatic_pos = format_base_to_robot(sqrt(beta - gamma * cosf(degree_to_rad(theta_position - 90))));
	} else if (theta_position <= 270 && theta_position >= 360) // quadrant 4
 8001824:	edd7 7a03 	vldr	s15, [r7, #12]
 8001828:	ed1f 7a16 	vldr	s14, [pc, #-88]	@ 80017d4 <Coordinate_Base_to_Robot+0x394>
 800182c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001834:	d817      	bhi.n	8001866 <Coordinate_Base_to_Robot+0x426>
 8001836:	edd7 7a03 	vldr	s15, [r7, #12]
 800183a:	ed1f 7a19 	vldr	s14, [pc, #-100]	@ 80017d8 <Coordinate_Base_to_Robot+0x398>
 800183e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	db0e      	blt.n	8001866 <Coordinate_Base_to_Robot+0x426>
			{
		Goal_point->theta_goal_position = degree_to_rad(90 - alpha);
 8001848:	ed1f 7a1c 	vldr	s14, [pc, #-112]	@ 80017dc <Coordinate_Base_to_Robot+0x39c>
 800184c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001850:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	f000 fa3e 	bl	8001cd8 <degree_to_rad>
 800185c:	eef0 7a40 	vmov.f32	s15, s0
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	edc3 7a01 	vstr	s15, [r3, #4]
//		prismatic_pos = format_base_to_robot(sqrt(beta - gamma * cosf(degree_to_rad(90 - theta_position))));
	}

//	Goal_point->r_goal_position = format_base_to_robot(prismatic_pos);
	Goal_point->r_goal_position = prismatic_pos;
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800186a:	601a      	str	r2, [r3, #0]

	return *Goal_point;
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	f107 031c 	add.w	r3, r7, #28
 8001872:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001876:	e883 0003 	stmia.w	r3, {r0, r1}
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	6a3b      	ldr	r3, [r7, #32]
 800187e:	ee07 2a10 	vmov	s14, r2
 8001882:	ee07 3a90 	vmov	s15, r3
}
 8001886:	eeb0 0a47 	vmov.f32	s0, s14
 800188a:	eef0 0a67 	vmov.f32	s1, s15
 800188e:	3740      	adds	r7, #64	@ 0x40
 8001890:	46bd      	mov	sp, r7
 8001892:	bdb0      	pop	{r4, r5, r7, pc}
 8001894:	0000      	movs	r0, r0
	...

08001898 <Coordinate_Robot_to_Base>:

Robot_goal_point Coordinate_Robot_to_Base(Robot_goal_point *Goal_point,
		float r_position, float theta_position) {
 8001898:	b5b0      	push	{r4, r5, r7, lr}
 800189a:	b092      	sub	sp, #72	@ 0x48
 800189c:	af00      	add	r7, sp, #0
 800189e:	6178      	str	r0, [r7, #20]
 80018a0:	ed87 0a04 	vstr	s0, [r7, #16]
 80018a4:	edc7 0a03 	vstr	s1, [r7, #12]

	float theta_position_deg = rad_to_degree(theta_position);
 80018a8:	ed97 0a03 	vldr	s0, [r7, #12]
 80018ac:	f000 f9e8 	bl	8001c80 <rad_to_degree>
 80018b0:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
	Goal_point->r_goal_position = 0;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = 0;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	f04f 0200 	mov.w	r2, #0
 80018c2:	605a      	str	r2, [r3, #4]

	int quadrant = 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	647b      	str	r3, [r7, #68]	@ 0x44
	if (theta_position_deg >= 0 && theta_position_deg <= 90) {
 80018c8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d4:	db1f      	blt.n	8001916 <Coordinate_Robot_to_Base+0x7e>
 80018d6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80018da:	ed9f 7ad4 	vldr	s14, [pc, #848]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 80018de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	d816      	bhi.n	8001916 <Coordinate_Robot_to_Base+0x7e>
		if (sinf(theta_position) * r_position >= Offet) {
 80018e8:	ed97 0a03 	vldr	s0, [r7, #12]
 80018ec:	f00e f814 	bl	800f918 <sinf>
 80018f0:	eeb0 7a40 	vmov.f32	s14, s0
 80018f4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fc:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 8001c18 <Coordinate_Robot_to_Base+0x380>
 8001900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001908:	db02      	blt.n	8001910 <Coordinate_Robot_to_Base+0x78>
			quadrant = 1;
 800190a:	2301      	movs	r3, #1
 800190c:	647b      	str	r3, [r7, #68]	@ 0x44
		if (sinf(theta_position) * r_position >= Offet) {
 800190e:	e022      	b.n	8001956 <Coordinate_Robot_to_Base+0xbe>
		} else {
			quadrant = 4;
 8001910:	2304      	movs	r3, #4
 8001912:	647b      	str	r3, [r7, #68]	@ 0x44
		if (sinf(theta_position) * r_position >= Offet) {
 8001914:	e01f      	b.n	8001956 <Coordinate_Robot_to_Base+0xbe>
		}
	} else {
		if (cosf(theta_position - degree_to_rad(90.0)) * r_position >= Offet) {
 8001916:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 800191a:	f000 f9dd 	bl	8001cd8 <degree_to_rad>
 800191e:	eeb0 7a40 	vmov.f32	s14, s0
 8001922:	edd7 7a03 	vldr	s15, [r7, #12]
 8001926:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800192a:	eeb0 0a67 	vmov.f32	s0, s15
 800192e:	f00d ffa7 	bl	800f880 <cosf>
 8001932:	eeb0 7a40 	vmov.f32	s14, s0
 8001936:	edd7 7a04 	vldr	s15, [r7, #16]
 800193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193e:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8001c18 <Coordinate_Robot_to_Base+0x380>
 8001942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194a:	db02      	blt.n	8001952 <Coordinate_Robot_to_Base+0xba>
			quadrant = 2;
 800194c:	2302      	movs	r3, #2
 800194e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001950:	e001      	b.n	8001956 <Coordinate_Robot_to_Base+0xbe>
		} else {
			quadrant = 3;
 8001952:	2303      	movs	r3, #3
 8001954:	647b      	str	r3, [r7, #68]	@ 0x44
		}
	}
	float beta = pow(r_position, 2) + pow(Offet, 2);
 8001956:	6938      	ldr	r0, [r7, #16]
 8001958:	f7fe fdc2 	bl	80004e0 <__aeabi_f2d>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	ed9f 1bab 	vldr	d1, [pc, #684]	@ 8001c10 <Coordinate_Robot_to_Base+0x378>
 8001964:	ec43 2b10 	vmov	d0, r2, r3
 8001968:	f00d fea4 	bl	800f6b4 <pow>
 800196c:	ec51 0b10 	vmov	r0, r1, d0
 8001970:	f04f 0200 	mov.w	r2, #0
 8001974:	4ba9      	ldr	r3, [pc, #676]	@ (8001c1c <Coordinate_Robot_to_Base+0x384>)
 8001976:	f7fe fc55 	bl	8000224 <__adddf3>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4610      	mov	r0, r2
 8001980:	4619      	mov	r1, r3
 8001982:	f7ff f8d5 	bl	8000b30 <__aeabi_d2f>
 8001986:	4603      	mov	r3, r0
 8001988:	637b      	str	r3, [r7, #52]	@ 0x34
	float gamma = -2 * r_position * Offet;
 800198a:	edd7 7a04 	vldr	s15, [r7, #16]
 800198e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001992:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001996:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8001c18 <Coordinate_Robot_to_Base+0x380>
 800199a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800199e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float Prismatic_pos;
	float theta;
	if (quadrant == 1) // quadrant 1
 80019a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d12a      	bne.n	80019fe <Coordinate_Robot_to_Base+0x166>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(degree_to_rad(90.0) - theta_position));
 80019a8:	ed9f 0aa0 	vldr	s0, [pc, #640]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 80019ac:	f000 f994 	bl	8001cd8 <degree_to_rad>
 80019b0:	eeb0 7a40 	vmov.f32	s14, s0
 80019b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019bc:	eeb0 0a67 	vmov.f32	s0, s15
 80019c0:	f00d ff5e 	bl	800f880 <cosf>
 80019c4:	eeb0 7a40 	vmov.f32	s14, s0
 80019c8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80019cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019d0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80019d4:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 80019d8:	ee17 0a90 	vmov	r0, s15
 80019dc:	f7fe fd80 	bl	80004e0 <__aeabi_f2d>
 80019e0:	4602      	mov	r2, r0
 80019e2:	460b      	mov	r3, r1
 80019e4:	ec43 2b10 	vmov	d0, r2, r3
 80019e8:	f00d fed4 	bl	800f794 <sqrt>
 80019ec:	ec53 2b10 	vmov	r2, r3, d0
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	f7ff f89c 	bl	8000b30 <__aeabi_d2f>
 80019f8:	4603      	mov	r3, r0
 80019fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80019fc:	e085      	b.n	8001b0a <Coordinate_Robot_to_Base+0x272>

	} else if (quadrant == 2) // quadrant 2
 80019fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d12a      	bne.n	8001a5a <Coordinate_Robot_to_Base+0x1c2>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(theta_position - degree_to_rad(90.0)));
 8001a04:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 8001a08:	f000 f966 	bl	8001cd8 <degree_to_rad>
 8001a0c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a10:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a18:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1c:	f00d ff30 	bl	800f880 <cosf>
 8001a20:	eeb0 7a40 	vmov.f32	s14, s0
 8001a24:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a2c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a30:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001a34:	ee17 0a90 	vmov	r0, s15
 8001a38:	f7fe fd52 	bl	80004e0 <__aeabi_f2d>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	ec43 2b10 	vmov	d0, r2, r3
 8001a44:	f00d fea6 	bl	800f794 <sqrt>
 8001a48:	ec53 2b10 	vmov	r2, r3, d0
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7ff f86e 	bl	8000b30 <__aeabi_d2f>
 8001a54:	4603      	mov	r3, r0
 8001a56:	643b      	str	r3, [r7, #64]	@ 0x40
 8001a58:	e057      	b.n	8001b0a <Coordinate_Robot_to_Base+0x272>

	} else if (quadrant == 3) // quadrant 3
 8001a5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a5c:	2b03      	cmp	r3, #3
 8001a5e:	d12a      	bne.n	8001ab6 <Coordinate_Robot_to_Base+0x21e>
			{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(theta_position - degree_to_rad(90.0)));
 8001a60:	ed9f 0a72 	vldr	s0, [pc, #456]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 8001a64:	f000 f938 	bl	8001cd8 <degree_to_rad>
 8001a68:	eeb0 7a40 	vmov.f32	s14, s0
 8001a6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a74:	eeb0 0a67 	vmov.f32	s0, s15
 8001a78:	f00d ff02 	bl	800f880 <cosf>
 8001a7c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a80:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001a84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a88:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001a90:	ee17 0a90 	vmov	r0, s15
 8001a94:	f7fe fd24 	bl	80004e0 <__aeabi_f2d>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	ec43 2b10 	vmov	d0, r2, r3
 8001aa0:	f00d fe78 	bl	800f794 <sqrt>
 8001aa4:	ec53 2b10 	vmov	r2, r3, d0
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f840 	bl	8000b30 <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	643b      	str	r3, [r7, #64]	@ 0x40
 8001ab4:	e029      	b.n	8001b0a <Coordinate_Robot_to_Base+0x272>
	} else  // quadrant 4
	{
		Prismatic_pos = sqrt(
				beta + gamma * cosf(degree_to_rad(90.0) - theta_position));
 8001ab6:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 8001aba:	f000 f90d 	bl	8001cd8 <degree_to_rad>
 8001abe:	eeb0 7a40 	vmov.f32	s14, s0
 8001ac2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ac6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	f00d fed7 	bl	800f880 <cosf>
 8001ad2:	eeb0 7a40 	vmov.f32	s14, s0
 8001ad6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001ada:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ade:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
		Prismatic_pos = sqrt(
 8001ae6:	ee17 0a90 	vmov	r0, s15
 8001aea:	f7fe fcf9 	bl	80004e0 <__aeabi_f2d>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	ec43 2b10 	vmov	d0, r2, r3
 8001af6:	f00d fe4d 	bl	800f794 <sqrt>
 8001afa:	ec53 2b10 	vmov	r2, r3, d0
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	f7ff f815 	bl	8000b30 <__aeabi_d2f>
 8001b06:	4603      	mov	r3, r0
 8001b08:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	float up = pow(r_position, 2) - pow(Prismatic_pos, 2) - pow(Offet, 2);
 8001b0a:	6938      	ldr	r0, [r7, #16]
 8001b0c:	f7fe fce8 	bl	80004e0 <__aeabi_f2d>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	ed9f 1b3e 	vldr	d1, [pc, #248]	@ 8001c10 <Coordinate_Robot_to_Base+0x378>
 8001b18:	ec43 2b10 	vmov	d0, r2, r3
 8001b1c:	f00d fdca 	bl	800f6b4 <pow>
 8001b20:	ec55 4b10 	vmov	r4, r5, d0
 8001b24:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001b26:	f7fe fcdb 	bl	80004e0 <__aeabi_f2d>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	ed9f 1b38 	vldr	d1, [pc, #224]	@ 8001c10 <Coordinate_Robot_to_Base+0x378>
 8001b32:	ec43 2b10 	vmov	d0, r2, r3
 8001b36:	f00d fdbd 	bl	800f6b4 <pow>
 8001b3a:	ec53 2b10 	vmov	r2, r3, d0
 8001b3e:	4620      	mov	r0, r4
 8001b40:	4629      	mov	r1, r5
 8001b42:	f7fe fb6d 	bl	8000220 <__aeabi_dsub>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	f04f 0200 	mov.w	r2, #0
 8001b52:	4b32      	ldr	r3, [pc, #200]	@ (8001c1c <Coordinate_Robot_to_Base+0x384>)
 8001b54:	f7fe fb64 	bl	8000220 <__aeabi_dsub>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	4619      	mov	r1, r3
 8001b60:	f7fe ffe6 	bl	8000b30 <__aeabi_d2f>
 8001b64:	4603      	mov	r3, r0
 8001b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float down = (-2 * Prismatic_pos * Offet);
 8001b68:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001b6c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001b70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b74:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8001c18 <Coordinate_Robot_to_Base+0x380>
 8001b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b7c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float alpha = acosf(up/down);
 8001b80:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001b84:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001b88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001b8c:	eeb0 0a66 	vmov.f32	s0, s13
 8001b90:	f00d fe2c 	bl	800f7ec <acosf>
 8001b94:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24

	if (quadrant == 1) // quadrant 1
 8001b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d116      	bne.n	8001bcc <Coordinate_Robot_to_Base+0x334>
			{
		theta = rad_to_degree(alpha) - 90.0;
 8001b9e:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001ba2:	f000 f86d 	bl	8001c80 <rad_to_degree>
 8001ba6:	ee10 3a10 	vmov	r3, s0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7fe fc98 	bl	80004e0 <__aeabi_f2d>
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <Coordinate_Robot_to_Base+0x388>)
 8001bb6:	f7fe fb33 	bl	8000220 <__aeabi_dsub>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	f7fe ffb5 	bl	8000b30 <__aeabi_d2f>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bca:	e03f      	b.n	8001c4c <Coordinate_Robot_to_Base+0x3b4>

	} else if (quadrant == 2) // quadrant 2
 8001bcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d10c      	bne.n	8001bec <Coordinate_Robot_to_Base+0x354>
			{
		theta = 270 - rad_to_degree(alpha);
 8001bd2:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001bd6:	f000 f853 	bl	8001c80 <rad_to_degree>
 8001bda:	eef0 7a40 	vmov.f32	s15, s0
 8001bde:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001c24 <Coordinate_Robot_to_Base+0x38c>
 8001be2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8001bea:	e02f      	b.n	8001c4c <Coordinate_Robot_to_Base+0x3b4>

	} else if (quadrant == 3) // quadrant 3
 8001bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	d11e      	bne.n	8001c30 <Coordinate_Robot_to_Base+0x398>
			{
		theta = -90 - rad_to_degree(alpha);
 8001bf2:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001bf6:	f000 f843 	bl	8001c80 <rad_to_degree>
 8001bfa:	eef0 7a40 	vmov.f32	s15, s0
 8001bfe:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001c28 <Coordinate_Robot_to_Base+0x390>
 8001c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c06:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8001c0a:	e01f      	b.n	8001c4c <Coordinate_Robot_to_Base+0x3b4>
 8001c0c:	f3af 8000 	nop.w
 8001c10:	00000000 	.word	0x00000000
 8001c14:	40000000 	.word	0x40000000
 8001c18:	43f00000 	.word	0x43f00000
 8001c1c:	410c2000 	.word	0x410c2000
 8001c20:	40568000 	.word	0x40568000
 8001c24:	43870000 	.word	0x43870000
 8001c28:	c2b40000 	.word	0xc2b40000
 8001c2c:	42b40000 	.word	0x42b40000
	} else  // quadrant 4
	{
		theta = -1 * (90 - rad_to_degree(alpha));
 8001c30:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001c34:	f000 f824 	bl	8001c80 <rad_to_degree>
 8001c38:	eef0 7a40 	vmov.f32	s15, s0
 8001c3c:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001c2c <Coordinate_Robot_to_Base+0x394>
 8001c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c44:	eef1 7a67 	vneg.f32	s15, s15
 8001c48:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	}
//	Goal_point->r_goal_position = format_robot_to_base(Prismatic_pos);
//	Goal_point->theta_goal_position = format_robot_to_base(theta);
	Goal_point->r_goal_position = Prismatic_pos;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001c50:	601a      	str	r2, [r3, #0]
	Goal_point->theta_goal_position = theta;
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001c56:	605a      	str	r2, [r3, #4]
	return *Goal_point;
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001c62:	e883 0003 	stmia.w	r3, {r0, r1}
 8001c66:	69fa      	ldr	r2, [r7, #28]
 8001c68:	6a3b      	ldr	r3, [r7, #32]
 8001c6a:	ee07 2a10 	vmov	s14, r2
 8001c6e:	ee07 3a90 	vmov	s15, r3
}
 8001c72:	eeb0 0a47 	vmov.f32	s0, s14
 8001c76:	eef0 0a67 	vmov.f32	s1, s15
 8001c7a:	3748      	adds	r7, #72	@ 0x48
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bdb0      	pop	{r4, r5, r7, pc}

08001c80 <rad_to_degree>:

float rad_to_degree(float rad) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	ed87 0a01 	vstr	s0, [r7, #4]
	return (rad * 180.0) / 3.142;
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7fe fc28 	bl	80004e0 <__aeabi_f2d>
 8001c90:	f04f 0200 	mov.w	r2, #0
 8001c94:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <rad_to_degree+0x50>)
 8001c96:	f7fe fc7b 	bl	8000590 <__aeabi_dmul>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	a309      	add	r3, pc, #36	@ (adr r3, 8001cc8 <rad_to_degree+0x48>)
 8001ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca8:	f7fe fd9c 	bl	80007e4 <__aeabi_ddiv>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	f7fe ff3c 	bl	8000b30 <__aeabi_d2f>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	ee07 3a90 	vmov	s15, r3
}
 8001cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	e5604189 	.word	0xe5604189
 8001ccc:	400922d0 	.word	0x400922d0
 8001cd0:	40668000 	.word	0x40668000
 8001cd4:	00000000 	.word	0x00000000

08001cd8 <degree_to_rad>:
float degree_to_rad(float degree) {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	ed87 0a01 	vstr	s0, [r7, #4]
	return (degree * 3.142) / 180.0;
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7fe fbfc 	bl	80004e0 <__aeabi_f2d>
 8001ce8:	a30e      	add	r3, pc, #56	@ (adr r3, 8001d24 <degree_to_rad+0x4c>)
 8001cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cee:	f7fe fc4f 	bl	8000590 <__aeabi_dmul>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	4b08      	ldr	r3, [pc, #32]	@ (8001d20 <degree_to_rad+0x48>)
 8001d00:	f7fe fd70 	bl	80007e4 <__aeabi_ddiv>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f7fe ff10 	bl	8000b30 <__aeabi_d2f>
 8001d10:	4603      	mov	r3, r0
 8001d12:	ee07 3a90 	vmov	s15, r3
}
 8001d16:	eeb0 0a67 	vmov.f32	s0, s15
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	40668000 	.word	0x40668000
 8001d24:	e5604189 	.word	0xe5604189
 8001d28:	400922d0 	.word	0x400922d0

08001d2c <format_robot_to_base>:
uint16_t format_robot_to_base(float degree) {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	ed87 0a01 	vstr	s0, [r7, #4]
	return (uint16_t) (roundf(degree) * 10.0);
 8001d36:	ed97 0a01 	vldr	s0, [r7, #4]
 8001d3a:	f00d ff1f 	bl	800fb7c <roundf>
 8001d3e:	ee10 3a10 	vmov	r3, s0
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fbcc 	bl	80004e0 <__aeabi_f2d>
 8001d48:	f04f 0200 	mov.w	r2, #0
 8001d4c:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <format_robot_to_base+0x40>)
 8001d4e:	f7fe fc1f 	bl	8000590 <__aeabi_dmul>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	4610      	mov	r0, r2
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f7fe fec9 	bl	8000af0 <__aeabi_d2uiz>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	b29b      	uxth	r3, r3
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40240000 	.word	0x40240000

08001d70 <format_base_to_robot>:
float format_base_to_robot(uint16_t degree) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	80fb      	strh	r3, [r7, #6]
	return (float) (degree / 10.0);
 8001d7a:	88fb      	ldrh	r3, [r7, #6]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7fe fb9d 	bl	80004bc <__aeabi_i2d>
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	4b08      	ldr	r3, [pc, #32]	@ (8001da8 <format_base_to_robot+0x38>)
 8001d88:	f7fe fd2c 	bl	80007e4 <__aeabi_ddiv>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4610      	mov	r0, r2
 8001d92:	4619      	mov	r1, r3
 8001d94:	f7fe fecc 	bl	8000b30 <__aeabi_d2f>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	ee07 3a90 	vmov	s15, r3
}
 8001d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	40240000 	.word	0x40240000

08001dac <Encoder_Init>:
#define Count_PER_REV 12000.0f
#define TWO_PI 6.283185f
#define PI 3.14286f
#define Lead 11.0f

void Encoder_Init(Encoder *enc, TIM_HandleTypeDef *htim) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
    enc->htim = htim;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	601a      	str	r2, [r3, #0]
    HAL_TIM_Encoder_Start(htim, TIM_CHANNEL_ALL);
 8001dbc:	213c      	movs	r1, #60	@ 0x3c
 8001dbe:	6838      	ldr	r0, [r7, #0]
 8001dc0:	f008 fdf6 	bl	800a9b0 <HAL_TIM_Encoder_Start>

    enc->lastRawPosition = __HAL_TIM_GET_COUNTER(htim);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dca:	461a      	mov	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	605a      	str	r2, [r3, #4]
    enc->position = 0;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	609a      	str	r2, [r3, #8]
    enc->velocity = 0;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	60da      	str	r2, [r3, #12]
    enc->acceleration = 0;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	611a      	str	r2, [r3, #16]
    enc->lastPosition = 0;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = 0;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	61da      	str	r2, [r3, #28]
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <Encoder_Update>:

void Encoder_Update(Encoder *enc, float dt) {
 8001e00:	b480      	push	{r7}
 8001e02:	b085      	sub	sp, #20
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	ed87 0a00 	vstr	s0, [r7]
    int32_t rawPosition = __HAL_TIM_GET_COUNTER(enc->htim);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e14:	60bb      	str	r3, [r7, #8]
    int32_t deltaRaw = rawPosition - enc->lastRawPosition;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	60fb      	str	r3, [r7, #12]

    // Handle 16-bit counter wrap-around
    if (deltaRaw > 30000) {
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001e26:	4293      	cmp	r3, r2
 8001e28:	dd05      	ble.n	8001e36 <Encoder_Update+0x36>
        deltaRaw -= 60000;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f5a3 436a 	sub.w	r3, r3, #59904	@ 0xea00
 8001e30:	3b60      	subs	r3, #96	@ 0x60
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	e008      	b.n	8001e48 <Encoder_Update+0x48>
    } else if (deltaRaw < -30000) {
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4a48      	ldr	r2, [pc, #288]	@ (8001f5c <Encoder_Update+0x15c>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	da04      	bge.n	8001e48 <Encoder_Update+0x48>
        deltaRaw += 60000;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f503 436a 	add.w	r3, r3, #59904	@ 0xea00
 8001e44:	3360      	adds	r3, #96	@ 0x60
 8001e46:	60fb      	str	r3, [r7, #12]
    }

    enc->position += ((float)deltaRaw * TWO_PI) / Count_PER_REV;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	ee07 3a90 	vmov	s15, r3
 8001e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e58:	eddf 6a41 	vldr	s13, [pc, #260]	@ 8001f60 <Encoder_Update+0x160>
 8001e5c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001e60:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8001f64 <Encoder_Update+0x164>
 8001e64:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001e68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	edc3 7a02 	vstr	s15, [r3, #8]
    enc->velocity = (enc->position - enc->lastPosition) / dt;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e7e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001e82:	ed97 7a00 	vldr	s14, [r7]
 8001e86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	edc3 7a03 	vstr	s15, [r3, #12]
    enc->acceleration = (enc->velocity - enc->lastVelocity) / dt;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	edd3 7a07 	vldr	s15, [r3, #28]
 8001e9c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ea0:	ed97 7a00 	vldr	s14, [r7]
 8001ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	edc3 7a04 	vstr	s15, [r3, #16]
    enc->position_degree = enc->position * (180.0f / PI);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eb4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001f68 <Encoder_Update+0x168>
 8001eb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	edc3 7a05 	vstr	s15, [r3, #20]

    enc->lastRawPosition = rawPosition;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	605a      	str	r2, [r3, #4]
    enc->lastPosition = enc->position;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	619a      	str	r2, [r3, #24]
    enc->lastVelocity = enc->velocity;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	68da      	ldr	r2, [r3, #12]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	61da      	str	r2, [r3, #28]

    enc->position_mm += ((float)deltaRaw / Count_PER_REV) * Lead;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001ee8:	ed9f 6a1e 	vldr	s12, [pc, #120]	@ 8001f64 <Encoder_Update+0x164>
 8001eec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001ef0:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 8001ef4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ef8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	edc3 7a08 	vstr	s15, [r3, #32]
    enc->velocity_mm = (enc->position_mm - enc->lastPosition_mm) / dt;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	ed93 7a08 	vldr	s14, [r3, #32]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001f0e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f12:	ed97 7a00 	vldr	s14, [r7]
 8001f16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    enc->acceleration_mm = (enc->velocity_mm - enc->lastVelocity_mm) / dt;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001f2c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001f30:	ed97 7a00 	vldr	s14, [r7]
 8001f34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

    enc->lastPosition_mm = enc->position_mm;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a1a      	ldr	r2, [r3, #32]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	62da      	str	r2, [r3, #44]	@ 0x2c
    enc->lastVelocity_mm = enc->velocity_mm;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	ffff8ad0 	.word	0xffff8ad0
 8001f60:	40c90fda 	.word	0x40c90fda
 8001f64:	463b8000 	.word	0x463b8000
 8001f68:	42651738 	.word	0x42651738

08001f6c <Encoder_GetPosition>:

void Encoder_setLimit(Encoder *enc, float limit) {
		enc->position = limit;
}

float Encoder_GetPosition(Encoder *enc) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
    return enc->position;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	ee07 3a90 	vmov	s15, r3
}
 8001f7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <Encoder_GetVelocity>:

float Encoder_GetVelocity(Encoder *enc) {
 8001f8a:	b480      	push	{r7}
 8001f8c:	b083      	sub	sp, #12
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
    return enc->velocity;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	68db      	ldr	r3, [r3, #12]
 8001f96:	ee07 3a90 	vmov	s15, r3
}
 8001f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <Encoder_GetAcceleration>:

float Encoder_GetAcceleration(Encoder *enc) {
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
    return enc->acceleration;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	ee07 3a90 	vmov	s15, r3
}
 8001fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <Encoder_GetDegree>:

float Encoder_GetDegree(Encoder *enc) {
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
	return enc->position_degree;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	ee07 3a90 	vmov	s15, r3
}
 8001fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <Encoder_GetPosition_mm>:

float Encoder_GetPosition_mm(Encoder *enc) {
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
    return enc->position_mm;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	ee07 3a90 	vmov	s15, r3
}
 8001ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <Encoder_GetVelocity_mm>:

float Encoder_GetVelocity_mm(Encoder *enc) {
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
    return enc->velocity_mm;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800200e:	ee07 3a90 	vmov	s15, r3
}
 8002012:	eeb0 0a67 	vmov.f32	s0, s15
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <Encoder_GetAcceleration_mm>:

float Encoder_GetAcceleration_mm(Encoder *enc) {
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
    return enc->acceleration_mm;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202c:	ee07 3a90 	vmov	s15, r3
}
 8002030:	eeb0 0a67 	vmov.f32	s0, s15
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
	...

08002040 <PS2_ReadData>:
uint8_t SPIRx[PS2_DATA_LENGTH];

#define PS2_CS_PORT GPIOC
#define PS2_CS_PIN  GPIO_PIN_10

void PS2_ReadData() {
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af02      	add	r7, sp, #8
//	HAL_Delay(1);
	HAL_GPIO_WritePin(PS2_CS_PORT, PS2_CS_PIN, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800204c:	4811      	ldr	r0, [pc, #68]	@ (8002094 <PS2_ReadData+0x54>)
 800204e:	f006 fb3d 	bl	80086cc <HAL_GPIO_WritePin>

	for (int i = 0; i < PS2_DATA_LENGTH; i++) {
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	e00f      	b.n	8002078 <PS2_ReadData+0x38>
		HAL_SPI_TransmitReceive(&hspi1, &SPITx[i], &SPIRx[i], 1, HAL_MAX_DELAY);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a0f      	ldr	r2, [pc, #60]	@ (8002098 <PS2_ReadData+0x58>)
 800205c:	1899      	adds	r1, r3, r2
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a0e      	ldr	r2, [pc, #56]	@ (800209c <PS2_ReadData+0x5c>)
 8002062:	441a      	add	r2, r3
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2301      	movs	r3, #1
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <PS2_ReadData+0x60>)
 800206e:	f007 fc38 	bl	80098e2 <HAL_SPI_TransmitReceive>
	for (int i = 0; i < PS2_DATA_LENGTH; i++) {
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	3301      	adds	r3, #1
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2b07      	cmp	r3, #7
 800207c:	ddec      	ble.n	8002058 <PS2_ReadData+0x18>
//		HAL_Delay(5);
	}

	HAL_GPIO_WritePin(PS2_CS_PORT, PS2_CS_PIN, GPIO_PIN_SET);
 800207e:	2201      	movs	r2, #1
 8002080:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002084:	4803      	ldr	r0, [pc, #12]	@ (8002094 <PS2_ReadData+0x54>)
 8002086:	f006 fb21 	bl	80086cc <HAL_GPIO_WritePin>
//	HAL_Delay(5);
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	48000800 	.word	0x48000800
 8002098:	20000000 	.word	0x20000000
 800209c:	20000284 	.word	0x20000284
 80020a0:	2000170c 	.word	0x2000170c

080020a4 <PS2_ButtonCircle>:

uint8_t PS2_ButtonCircle() {
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x20);
 80020a8:	4b06      	ldr	r3, [pc, #24]	@ (80020c4 <PS2_ButtonCircle+0x20>)
 80020aa:	791b      	ldrb	r3, [r3, #4]
 80020ac:	f003 0320 	and.w	r3, r3, #32
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	bf0c      	ite	eq
 80020b4:	2301      	moveq	r3, #1
 80020b6:	2300      	movne	r3, #0
 80020b8:	b2db      	uxtb	r3, r3
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	20000284 	.word	0x20000284

080020c8 <PS2_ButtonSquare>:

uint8_t PS2_ButtonSquare() {
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x80);
 80020cc:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <PS2_ButtonSquare+0x1c>)
 80020ce:	791b      	ldrb	r3, [r3, #4]
 80020d0:	b25b      	sxtb	r3, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	09db      	lsrs	r3, r3, #7
 80020d8:	b2db      	uxtb	r3, r3
}
 80020da:	4618      	mov	r0, r3
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	20000284 	.word	0x20000284

080020e8 <PS2_ButtonTriangle>:

uint8_t PS2_ButtonTriangle() {
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x10);
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <PS2_ButtonTriangle+0x20>)
 80020ee:	791b      	ldrb	r3, [r3, #4]
 80020f0:	f003 0310 	and.w	r3, r3, #16
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	bf0c      	ite	eq
 80020f8:	2301      	moveq	r3, #1
 80020fa:	2300      	movne	r3, #0
 80020fc:	b2db      	uxtb	r3, r3
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	20000284 	.word	0x20000284

0800210c <PS2_ButtonCross>:

uint8_t PS2_ButtonCross() {
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x40);
 8002110:	4b06      	ldr	r3, [pc, #24]	@ (800212c <PS2_ButtonCross+0x20>)
 8002112:	791b      	ldrb	r3, [r3, #4]
 8002114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002118:	2b00      	cmp	r3, #0
 800211a:	bf0c      	ite	eq
 800211c:	2301      	moveq	r3, #1
 800211e:	2300      	movne	r3, #0
 8002120:	b2db      	uxtb	r3, r3
}
 8002122:	4618      	mov	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr
 800212c:	20000284 	.word	0x20000284

08002130 <PS2_ButtonR1>:

uint8_t PS2_ButtonR1() {
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x08);
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <PS2_ButtonR1+0x20>)
 8002136:	791b      	ldrb	r3, [r3, #4]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	2b00      	cmp	r3, #0
 800213e:	bf0c      	ite	eq
 8002140:	2301      	moveq	r3, #1
 8002142:	2300      	movne	r3, #0
 8002144:	b2db      	uxtb	r3, r3
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	20000284 	.word	0x20000284

08002154 <PS2_ButtonR2>:

uint8_t PS2_ButtonR2() {
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
	return !(SPIRx[4] & 0x02);
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <PS2_ButtonR2+0x20>)
 800215a:	791b      	ldrb	r3, [r3, #4]
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf0c      	ite	eq
 8002164:	2301      	moveq	r3, #1
 8002166:	2300      	movne	r3, #0
 8002168:	b2db      	uxtb	r3, r3
}
 800216a:	4618      	mov	r0, r3
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	20000284 	.word	0x20000284

08002178 <PS2_ButtonSelect>:

uint8_t PS2_ButtonSelect() {
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
	return !(SPIRx[3] & 0x01);
 800217c:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <PS2_ButtonSelect+0x20>)
 800217e:	78db      	ldrb	r3, [r3, #3]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf0c      	ite	eq
 8002188:	2301      	moveq	r3, #1
 800218a:	2300      	movne	r3, #0
 800218c:	b2db      	uxtb	r3, r3
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	20000284 	.word	0x20000284

0800219c <PS2_ButtonStart>:

uint8_t PS2_ButtonStart() {
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
	return !(SPIRx[3] & 0x08);
 80021a0:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <PS2_ButtonStart+0x20>)
 80021a2:	78db      	ldrb	r3, [r3, #3]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr
 80021bc:	20000284 	.word	0x20000284

080021c0 <PS2_ButtonL2>:

uint8_t PS2_ButtonL2() {
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
	 return !(SPIRx[4] & 0x01);
 80021c4:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <PS2_ButtonL2+0x20>)
 80021c6:	791b      	ldrb	r3, [r3, #4]
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	bf0c      	ite	eq
 80021d0:	2301      	moveq	r3, #1
 80021d2:	2300      	movne	r3, #0
 80021d4:	b2db      	uxtb	r3, r3
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	20000284 	.word	0x20000284

080021e4 <Kalman_Init>:
#include "Kalman_Filter.h"

void Kalman_Init(KalmanFilter *kf) {
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
    arm_mat_init_f32(&kf->A, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->A_data);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3370      	adds	r3, #112	@ 0x70
 80021f2:	2204      	movs	r2, #4
 80021f4:	2104      	movs	r1, #4
 80021f6:	f00c fd98 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->B, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->B_data);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f103 0008 	add.w	r0, r3, #8
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	33b0      	adds	r3, #176	@ 0xb0
 8002204:	2204      	movs	r2, #4
 8002206:	2104      	movs	r1, #4
 8002208:	f00c fd8f 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->H, KALMAN_MEAS_DIM, KALMAN_STATE_DIM, kf->H_data);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f103 0010 	add.w	r0, r3, #16
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	33f0      	adds	r3, #240	@ 0xf0
 8002216:	2204      	movs	r2, #4
 8002218:	2104      	movs	r1, #4
 800221a:	f00c fd86 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Q, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->Q_data);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f103 0018 	add.w	r0, r3, #24
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800222a:	2204      	movs	r2, #4
 800222c:	2104      	movs	r1, #4
 800222e:	f00c fd7c 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->R, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->R_data);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f103 0020 	add.w	r0, r3, #32
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 800223e:	2204      	movs	r2, #4
 8002240:	2104      	movs	r1, #4
 8002242:	f00c fd72 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->P, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->P_data);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f503 73d8 	add.w	r3, r3, #432	@ 0x1b0
 8002252:	2204      	movs	r2, #4
 8002254:	2104      	movs	r1, #4
 8002256:	f00c fd68 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->K, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->K_data);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f503 73f8 	add.w	r3, r3, #496	@ 0x1f0
 8002266:	2204      	movs	r2, #4
 8002268:	2104      	movs	r1, #4
 800226a:	f00c fd5e 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->Input, KALMAN_STATE_DIM, 1, kf->Input_data);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f503 730c 	add.w	r3, r3, #560	@ 0x230
 800227a:	2201      	movs	r2, #1
 800227c:	2104      	movs	r1, #4
 800227e:	f00c fd54 	bl	800ed2a <arm_mat_init_f32>

    arm_mat_init_f32(&kf->x, KALMAN_STATE_DIM, 1, kf->x_data);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 800228e:	2201      	movs	r2, #1
 8002290:	2104      	movs	r1, #4
 8002292:	f00c fd4a 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->u, KALMAN_MEAS_DIM, 1, kf->u_data);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f503 7311 	add.w	r3, r3, #580	@ 0x244
 80022a2:	2201      	movs	r2, #1
 80022a4:	2104      	movs	r1, #4
 80022a6:	f00c fd40 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->z, KALMAN_MEAS_DIM, 1, kf->z_data);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f103 0050 	add.w	r0, r3, #80	@ 0x50
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022b6:	2201      	movs	r2, #1
 80022b8:	2104      	movs	r1, #4
 80022ba:	f00c fd36 	bl	800ed2a <arm_mat_init_f32>

    arm_mat_init_f32(&kf->temp1, KALMAN_STATE_DIM, KALMAN_STATE_DIM, kf->temp1_data);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80022ca:	2204      	movs	r2, #4
 80022cc:	2104      	movs	r1, #4
 80022ce:	f00c fd2c 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp2, KALMAN_STATE_DIM, KALMAN_MEAS_DIM, kf->temp2_data);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f503 7329 	add.w	r3, r3, #676	@ 0x2a4
 80022de:	2204      	movs	r2, #4
 80022e0:	2104      	movs	r1, #4
 80022e2:	f00c fd22 	bl	800ed2a <arm_mat_init_f32>
    arm_mat_init_f32(&kf->temp3, KALMAN_MEAS_DIM, KALMAN_MEAS_DIM, kf->temp3_data);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f503 7339 	add.w	r3, r3, #740	@ 0x2e4
 80022f2:	2204      	movs	r2, #4
 80022f4:	2104      	movs	r1, #4
 80022f6:	f00c fd18 	bl	800ed2a <arm_mat_init_f32>

    // Clear state
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80022fa:	2300      	movs	r3, #0
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	e00b      	b.n	8002318 <Kalman_Init+0x134>
        kf->x_data[i] = 0.0f;
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	338c      	adds	r3, #140	@ 0x8c
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	3304      	adds	r3, #4
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3301      	adds	r3, #1
 8002316:	60fb      	str	r3, [r7, #12]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2b03      	cmp	r3, #3
 800231c:	ddf0      	ble.n	8002300 <Kalman_Init+0x11c>
    }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <Kalman_SetProcessNoise>:

void Kalman_SetProcessNoise(KalmanFilter *kf, float value) {
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 8002334:	2300      	movs	r3, #0
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	e01c      	b.n	8002374 <Kalman_SetProcessNoise+0x4c>
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 800233a:	2300      	movs	r3, #0
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	e013      	b.n	8002368 <Kalman_SetProcessNoise+0x40>
            kf->Q_data[i * KALMAN_STATE_DIM + j] = (i == j) ? value : 0.0f;
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	429a      	cmp	r2, r3
 8002346:	d101      	bne.n	800234c <Kalman_SetProcessNoise+0x24>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	e001      	b.n	8002350 <Kalman_SetProcessNoise+0x28>
 800234c:	f04f 0300 	mov.w	r3, #0
 8002350:	68fa      	ldr	r2, [r7, #12]
 8002352:	0091      	lsls	r1, r2, #2
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	440a      	add	r2, r1
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	324c      	adds	r2, #76	@ 0x4c
 800235c:	0092      	lsls	r2, r2, #2
 800235e:	440a      	add	r2, r1
 8002360:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	3301      	adds	r3, #1
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b03      	cmp	r3, #3
 800236c:	dde8      	ble.n	8002340 <Kalman_SetProcessNoise+0x18>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3301      	adds	r3, #1
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2b03      	cmp	r3, #3
 8002378:	dddf      	ble.n	800233a <Kalman_SetProcessNoise+0x12>
        }
    }
}
 800237a:	bf00      	nop
 800237c:	bf00      	nop
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <Kalman_SetMeasurementNoise>:

void Kalman_SetMeasurementNoise(KalmanFilter *kf, float value) {
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	ed87 0a00 	vstr	s0, [r7]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8002394:	2300      	movs	r3, #0
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	e01c      	b.n	80023d4 <Kalman_SetMeasurementNoise+0x4c>
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 800239a:	2300      	movs	r3, #0
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	e013      	b.n	80023c8 <Kalman_SetMeasurementNoise+0x40>
            kf->R_data[i * KALMAN_MEAS_DIM + j] = (i == j) ? value : 0.0f;
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d101      	bne.n	80023ac <Kalman_SetMeasurementNoise+0x24>
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	e001      	b.n	80023b0 <Kalman_SetMeasurementNoise+0x28>
 80023ac:	f04f 0300 	mov.w	r3, #0
 80023b0:	68fa      	ldr	r2, [r7, #12]
 80023b2:	0091      	lsls	r1, r2, #2
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	440a      	add	r2, r1
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	325c      	adds	r2, #92	@ 0x5c
 80023bc:	0092      	lsls	r2, r2, #2
 80023be:	440a      	add	r2, r1
 80023c0:	6013      	str	r3, [r2, #0]
        for (int j = 0; j < KALMAN_MEAS_DIM; j++) {
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	3301      	adds	r3, #1
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	dde8      	ble.n	80023a0 <Kalman_SetMeasurementNoise+0x18>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	3301      	adds	r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	dddf      	ble.n	800239a <Kalman_SetMeasurementNoise+0x12>
        }
    }
}
 80023da:	bf00      	nop
 80023dc:	bf00      	nop
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <Kalman_SetInput>:

void Kalman_SetInput(KalmanFilter *kf, float value)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	ed87 0a00 	vstr	s0, [r7]
	kf->Input_data[0] = value;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
}
 80023fc:	bf00      	nop
 80023fe:	370c      	adds	r7, #12
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <Kalman_Predict>:
void Kalman_Predict(KalmanFilter *kf) {
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
	// x = A * x + B * u
	arm_mat_mult_f32(&kf->A, &kf->x, &kf->temp1);   // temp1 = A * x
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	3358      	adds	r3, #88	@ 0x58
 800241c:	461a      	mov	r2, r3
 800241e:	f00d f813 	bl	800f448 <arm_mat_mult_f32>
	arm_mat_mult_f32(&kf->B, &kf->Input, &kf->temp2);   // temp2 = B * u
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f103 0008 	add.w	r0, r3, #8
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3360      	adds	r3, #96	@ 0x60
 8002432:	461a      	mov	r2, r3
 8002434:	f00d f808 	bl	800f448 <arm_mat_mult_f32>
	arm_mat_add_f32(&kf->temp1, &kf->temp2, &kf->x); // x = temp1 + temp2
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3340      	adds	r3, #64	@ 0x40
 8002448:	461a      	mov	r2, r3
 800244a:	f00c fc33 	bl	800ecb4 <arm_mat_add_f32>

    // P = A * P * A' + Q
    arm_mat_mult_f32(&kf->A, &kf->P, &kf->temp1);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3358      	adds	r3, #88	@ 0x58
 800245a:	461a      	mov	r2, r3
 800245c:	f00c fff4 	bl	800f448 <arm_mat_mult_f32>
    arm_mat_trans_f32(&kf->A, &kf->temp2);  // reuse temp2
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3360      	adds	r3, #96	@ 0x60
 8002466:	4619      	mov	r1, r3
 8002468:	4610      	mov	r0, r2
 800246a:	f00d f8a2 	bl	800f5b2 <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp2, &kf->P);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3328      	adds	r3, #40	@ 0x28
 800247e:	461a      	mov	r2, r3
 8002480:	f00c ffe2 	bl	800f448 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->P, &kf->Q, &kf->P);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f103 0118 	add.w	r1, r3, #24
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3328      	adds	r3, #40	@ 0x28
 8002494:	461a      	mov	r2, r3
 8002496:	f00c fc0d 	bl	800ecb4 <arm_mat_add_f32>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <Kalman_Update>:

void Kalman_Update(KalmanFilter *kf, float32_t *measurement) {
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b088      	sub	sp, #32
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
 80024aa:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80024ac:	2300      	movs	r3, #0
 80024ae:	61fb      	str	r3, [r7, #28]
 80024b0:	e00e      	b.n	80024d0 <Kalman_Update+0x2e>
        kf->z_data[i] = measurement[i];
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	4413      	add	r3, r2
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	3394      	adds	r3, #148	@ 0x94
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	3304      	adds	r3, #4
 80024c8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	3301      	adds	r3, #1
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	dded      	ble.n	80024b2 <Kalman_Update+0x10>
    }

    // K = P * H' * (H * P * H' + R)^-1
    arm_mat_trans_f32(&kf->H, &kf->temp2);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f103 0210 	add.w	r2, r3, #16
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3360      	adds	r3, #96	@ 0x60
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f00d f865 	bl	800f5b2 <arm_mat_trans_f32>
    arm_mat_mult_f32(&kf->P, &kf->temp2, &kf->temp1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3358      	adds	r3, #88	@ 0x58
 80024f8:	461a      	mov	r2, r3
 80024fa:	f00c ffa5 	bl	800f448 <arm_mat_mult_f32>
    arm_mat_mult_f32(&kf->H, &kf->temp1, &kf->temp3);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f103 0010 	add.w	r0, r3, #16
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f103 0158 	add.w	r1, r3, #88	@ 0x58
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3368      	adds	r3, #104	@ 0x68
 800250e:	461a      	mov	r2, r3
 8002510:	f00c ff9a 	bl	800f448 <arm_mat_mult_f32>
    arm_mat_add_f32(&kf->temp3, &kf->R, &kf->temp3);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f103 0120 	add.w	r1, r3, #32
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3368      	adds	r3, #104	@ 0x68
 8002524:	461a      	mov	r2, r3
 8002526:	f00c fbc5 	bl	800ecb4 <arm_mat_add_f32>
    arm_mat_inverse_f32(&kf->temp3, &kf->temp3);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3368      	adds	r3, #104	@ 0x68
 8002534:	4619      	mov	r1, r3
 8002536:	4610      	mov	r0, r2
 8002538:	f00c fc0f 	bl	800ed5a <arm_mat_inverse_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->temp3, &kf->K);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f103 0168 	add.w	r1, r3, #104	@ 0x68
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3330      	adds	r3, #48	@ 0x30
 800254c:	461a      	mov	r2, r3
 800254e:	f00c ff7b 	bl	800f448 <arm_mat_mult_f32>

    // x = x + K * (z - H * x)
    arm_mat_mult_f32(&kf->H, &kf->x, &kf->u);         // reuse u for Hx
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f103 0010 	add.w	r0, r3, #16
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	3348      	adds	r3, #72	@ 0x48
 8002562:	461a      	mov	r2, r3
 8002564:	f00c ff70 	bl	800f448 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8002568:	2300      	movs	r3, #0
 800256a:	61bb      	str	r3, [r7, #24]
 800256c:	e01c      	b.n	80025a8 <Kalman_Update+0x106>
        kf->u_data[i] = kf->z_data[i] - kf->u_data[i]; // z - Hx
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	3394      	adds	r3, #148	@ 0x94
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	3304      	adds	r3, #4
 800257a:	ed93 7a00 	vldr	s14, [r3]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	3390      	adds	r3, #144	@ 0x90
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	4413      	add	r3, r2
 8002588:	3304      	adds	r3, #4
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	3390      	adds	r3, #144	@ 0x90
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	4413      	add	r3, r2
 800259c:	3304      	adds	r3, #4
 800259e:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3301      	adds	r3, #1
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	dddf      	ble.n	800256e <Kalman_Update+0xcc>
    }
    arm_mat_mult_f32(&kf->K, &kf->u, &kf->u);         // reuse u for K*(z-Hx)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f103 0148 	add.w	r1, r3, #72	@ 0x48
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3348      	adds	r3, #72	@ 0x48
 80025be:	461a      	mov	r2, r3
 80025c0:	f00c ff42 	bl	800f448 <arm_mat_mult_f32>
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]
 80025c8:	e01c      	b.n	8002604 <Kalman_Update+0x162>
        kf->x_data[i] += kf->u_data[i];
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	338c      	adds	r3, #140	@ 0x8c
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	4413      	add	r3, r2
 80025d4:	3304      	adds	r3, #4
 80025d6:	ed93 7a00 	vldr	s14, [r3]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	3390      	adds	r3, #144	@ 0x90
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	4413      	add	r3, r2
 80025e4:	3304      	adds	r3, #4
 80025e6:	edd3 7a00 	vldr	s15, [r3]
 80025ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	338c      	adds	r3, #140	@ 0x8c
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	4413      	add	r3, r2
 80025f8:	3304      	adds	r3, #4
 80025fa:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	3301      	adds	r3, #1
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2b03      	cmp	r3, #3
 8002608:	dddf      	ble.n	80025ca <Kalman_Update+0x128>
    }

    // P = (I - K * H) * P
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 800260a:	2300      	movs	r3, #0
 800260c:	613b      	str	r3, [r7, #16]
 800260e:	e00b      	b.n	8002628 <Kalman_Update+0x186>
        kf->temp1_data[i] = 0.0f;
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	3398      	adds	r3, #152	@ 0x98
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	3304      	adds	r3, #4
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM * KALMAN_STATE_DIM; i++) {
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	3301      	adds	r3, #1
 8002626:	613b      	str	r3, [r7, #16]
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	2b0f      	cmp	r3, #15
 800262c:	ddf0      	ble.n	8002610 <Kalman_Update+0x16e>
    }
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
 8002632:	e00e      	b.n	8002652 <Kalman_Update+0x1b0>
        kf->temp1_data[i * KALMAN_STATE_DIM + i] = 1.0f;
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	4613      	mov	r3, r2
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	4413      	add	r3, r2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	3398      	adds	r3, #152	@ 0x98
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	3304      	adds	r3, #4
 8002646:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800264a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < KALMAN_STATE_DIM; i++) {
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	3301      	adds	r3, #1
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b03      	cmp	r3, #3
 8002656:	dded      	ble.n	8002634 <Kalman_Update+0x192>
    }
    arm_mat_mult_f32(&kf->K, &kf->H, &kf->temp2);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f103 0110 	add.w	r1, r3, #16
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	3360      	adds	r3, #96	@ 0x60
 8002668:	461a      	mov	r2, r3
 800266a:	f00c feed 	bl	800f448 <arm_mat_mult_f32>
    arm_mat_sub_f32(&kf->temp1, &kf->temp2, &kf->temp1);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	3358      	adds	r3, #88	@ 0x58
 800267e:	461a      	mov	r2, r3
 8002680:	f00c ff5c 	bl	800f53c <arm_mat_sub_f32>
    arm_mat_mult_f32(&kf->temp1, &kf->P, &kf->P);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f103 0058 	add.w	r0, r3, #88	@ 0x58
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3328      	adds	r3, #40	@ 0x28
 8002694:	461a      	mov	r2, r3
 8002696:	f00c fed7 	bl	800f448 <arm_mat_mult_f32>
}
 800269a:	bf00      	nop
 800269c:	3720      	adds	r7, #32
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
	...

080026a4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80026ac:	4b04      	ldr	r3, [pc, #16]	@ (80026c0 <modbus_1t5_Timeout+0x1c>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2201      	movs	r2, #1
 80026b2:	751a      	strb	r2, [r3, #20]
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	2000028c 	.word	0x2000028c

080026c4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80026cc:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <modbus_3t5_Timeout+0x1c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2201      	movs	r2, #1
 80026d2:	755a      	strb	r2, [r3, #21]
}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	2000028c 	.word	0x2000028c

080026e4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 80026ee:	4b15      	ldr	r3, [pc, #84]	@ (8002744 <modbus_UART_Recived+0x60>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2201      	movs	r2, #1
 80026f4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 80026f6:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <modbus_UART_Recived+0x60>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	@ 0x3a2
 80026fe:	1c59      	adds	r1, r3, #1
 8002700:	b289      	uxth	r1, r1
 8002702:	f8a2 13a2 	strh.w	r1, [r2, #930]	@ 0x3a2
 8002706:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800270a:	d210      	bcs.n	800272e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 800270c:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <modbus_UART_Recived+0x60>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	68d8      	ldr	r0, [r3, #12]
 8002712:	4b0c      	ldr	r3, [pc, #48]	@ (8002744 <modbus_UART_Recived+0x60>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4b0b      	ldr	r3, [pc, #44]	@ (8002744 <modbus_UART_Recived+0x60>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800271e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8002722:	4413      	add	r3, r2
 8002724:	3302      	adds	r3, #2
 8002726:	2201      	movs	r2, #1
 8002728:	4619      	mov	r1, r3
 800272a:	f009 ff51 	bl	800c5d0 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 800272e:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <modbus_UART_Recived+0x60>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2200      	movs	r2, #0
 8002738:	625a      	str	r2, [r3, #36]	@ 0x24

}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	2000028c 	.word	0x2000028c

08002748 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8002752:	4a24      	ldr	r2, [pc, #144]	@ (80027e4 <Modbus_init+0x9c>)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8002758:	4b22      	ldr	r3, [pc, #136]	@ (80027e4 <Modbus_init+0x9c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8002760:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <Modbus_init+0x9c>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	4a20      	ldr	r2, [pc, #128]	@ (80027e8 <Modbus_init+0xa0>)
 8002768:	2114      	movs	r1, #20
 800276a:	4618      	mov	r0, r3
 800276c:	f008 fe26 	bl	800b3bc <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8002770:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <Modbus_init+0x9c>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	4a1d      	ldr	r2, [pc, #116]	@ (80027ec <Modbus_init+0xa4>)
 8002778:	210e      	movs	r1, #14
 800277a:	4618      	mov	r0, r3
 800277c:	f008 fe1e 	bl	800b3bc <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8002780:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <Modbus_init+0x9c>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	4a1a      	ldr	r2, [pc, #104]	@ (80027f0 <Modbus_init+0xa8>)
 8002788:	2103      	movs	r1, #3
 800278a:	4618      	mov	r0, r3
 800278c:	f009 fe66 	bl	800c45c <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8002790:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <Modbus_init+0x9c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68d8      	ldr	r0, [r3, #12]
 8002796:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <Modbus_init+0x9c>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b12      	ldr	r3, [pc, #72]	@ (80027e4 <Modbus_init+0x9c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80027a2:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80027a6:	4413      	add	r3, r2
 80027a8:	3302      	adds	r3, #2
 80027aa:	2201      	movs	r2, #1
 80027ac:	4619      	mov	r1, r3
 80027ae:	f009 ff0f 	bl	800c5d0 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80027b2:	4b0c      	ldr	r3, [pc, #48]	@ (80027e4 <Modbus_init+0x9c>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d10c      	bne.n	80027dc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80027c2:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <Modbus_init+0x9c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f007 fce1 	bl	800a190 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80027ce:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <Modbus_init+0x9c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	2100      	movs	r1, #0
 80027d6:	4618      	mov	r0, r3
 80027d8:	f007 ffa8 	bl	800a72c <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80027dc:	bf00      	nop
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	2000028c 	.word	0x2000028c
 80027e8:	080026a5 	.word	0x080026a5
 80027ec:	080026c5 	.word	0x080026c5
 80027f0:	080026e5 	.word	0x080026e5

080027f4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	460b      	mov	r3, r1
 80027fe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8002800:	23ff      	movs	r3, #255	@ 0xff
 8002802:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8002804:	23ff      	movs	r3, #255	@ 0xff
 8002806:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8002808:	e013      	b.n	8002832 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	781a      	ldrb	r2, [r3, #0]
 8002812:	7bbb      	ldrb	r3, [r7, #14]
 8002814:	4053      	eors	r3, r2
 8002816:	b2db      	uxtb	r3, r3
 8002818:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800281a:	4a10      	ldr	r2, [pc, #64]	@ (800285c <CRC16+0x68>)
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	4413      	add	r3, r2
 8002820:	781a      	ldrb	r2, [r3, #0]
 8002822:	7bfb      	ldrb	r3, [r7, #15]
 8002824:	4053      	eors	r3, r2
 8002826:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8002828:	4a0d      	ldr	r2, [pc, #52]	@ (8002860 <CRC16+0x6c>)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	4413      	add	r3, r2
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8002832:	883b      	ldrh	r3, [r7, #0]
 8002834:	1e5a      	subs	r2, r3, #1
 8002836:	803a      	strh	r2, [r7, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1e6      	bne.n	800280a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800283c:	7bfb      	ldrb	r3, [r7, #15]
 800283e:	b21b      	sxth	r3, r3
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	b21a      	sxth	r2, r3
 8002844:	7bbb      	ldrb	r3, [r7, #14]
 8002846:	b21b      	sxth	r3, r3
 8002848:	4313      	orrs	r3, r2
 800284a:	b21b      	sxth	r3, r3
 800284c:	b29b      	uxth	r3, r3
}
 800284e:	4618      	mov	r0, r3
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	20000108 	.word	0x20000108
 8002860:	20000008 	.word	0x20000008

08002864 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 800286a:	4b80      	ldr	r3, [pc, #512]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	7e1b      	ldrb	r3, [r3, #24]
 8002870:	3b01      	subs	r3, #1
 8002872:	2b03      	cmp	r3, #3
 8002874:	d80a      	bhi.n	800288c <Modbus_Protocal_Worker+0x28>
 8002876:	a201      	add	r2, pc, #4	@ (adr r2, 800287c <Modbus_Protocal_Worker+0x18>)
 8002878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800287c:	08002897 	.word	0x08002897
 8002880:	08002a35 	.word	0x08002a35
 8002884:	08002921 	.word	0x08002921
 8002888:	08002947 	.word	0x08002947
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 800288c:	4b77      	ldr	r3, [pc, #476]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2201      	movs	r2, #1
 8002892:	761a      	strb	r2, [r3, #24]
		break;
 8002894:	e0e6      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8002896:	4b75      	ldr	r3, [pc, #468]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d002      	beq.n	80028a8 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 80028a2:	f000 f9d5 	bl	8002c50 <Modbus_Emission>
 80028a6:	e01c      	b.n	80028e2 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80028a8:	4b70      	ldr	r3, [pc, #448]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	7d9b      	ldrb	r3, [r3, #22]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d017      	beq.n	80028e2 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80028b2:	4b6e      	ldr	r3, [pc, #440]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2200      	movs	r2, #0
 80028b8:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80028ba:	4b6c      	ldr	r3, [pc, #432]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2200      	movs	r2, #0
 80028c0:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80028c2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b67      	ldr	r3, [pc, #412]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80028da:	4b64      	ldr	r3, [pc, #400]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2203      	movs	r2, #3
 80028e0:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80028e2:	4b62      	ldr	r3, [pc, #392]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80028ec:	2b20      	cmp	r3, #32
 80028ee:	f040 80b2 	bne.w	8002a56 <Modbus_Protocal_Worker+0x1f2>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80028f2:	4b5e      	ldr	r3, [pc, #376]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80028fc:	4b5b      	ldr	r3, [pc, #364]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68d8      	ldr	r0, [r3, #12]
 8002902:	4b5a      	ldr	r3, [pc, #360]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4b59      	ldr	r3, [pc, #356]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800290e:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8002912:	4413      	add	r3, r2
 8002914:	3302      	adds	r3, #2
 8002916:	2201      	movs	r2, #1
 8002918:	4619      	mov	r1, r3
 800291a:	f009 fe59 	bl	800c5d0 <HAL_UART_Receive_IT>
		}
		break;
 800291e:	e09a      	b.n	8002a56 <Modbus_Protocal_Worker+0x1f2>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8002920:	4b52      	ldr	r3, [pc, #328]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	7d1b      	ldrb	r3, [r3, #20]
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 8097 	beq.w	8002a5a <Modbus_Protocal_Worker+0x1f6>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800292c:	4b4f      	ldr	r3, [pc, #316]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2200      	movs	r2, #0
 8002932:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8002934:	4b4d      	ldr	r3, [pc, #308]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	22fe      	movs	r2, #254	@ 0xfe
 800293a:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800293c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2204      	movs	r2, #4
 8002942:	761a      	strb	r2, [r3, #24]
		}
		break;
 8002944:	e089      	b.n	8002a5a <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8002946:	4b49      	ldr	r3, [pc, #292]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	7d9b      	ldrb	r3, [r3, #22]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d009      	beq.n	8002964 <Modbus_Protocal_Worker+0x100>
		{

			if(!hModbus->RecvStatus)
 8002950:	4b46      	ldr	r3, [pc, #280]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d103      	bne.n	8002964 <Modbus_Protocal_Worker+0x100>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800295c:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	22ff      	movs	r2, #255	@ 0xff
 8002962:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8002964:	4b41      	ldr	r3, [pc, #260]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800296c:	f113 0f02 	cmn.w	r3, #2
 8002970:	d150      	bne.n	8002a14 <Modbus_Protocal_Worker+0x1b0>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8002972:	4b3e      	ldr	r3, [pc, #248]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2200      	movs	r2, #0
 8002978:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 800297a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f203 2272 	addw	r2, r3, #626	@ 0x272
 8002982:	4b3a      	ldr	r3, [pc, #232]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800298a:	3b02      	subs	r3, #2
 800298c:	4619      	mov	r1, r3
 800298e:	4610      	mov	r0, r2
 8002990:	f7ff ff30 	bl	80027f4 <CRC16>
 8002994:	4603      	mov	r3, r0
 8002996:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8002998:	793a      	ldrb	r2, [r7, #4]
 800299a:	4b34      	ldr	r3, [pc, #208]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 800299c:	6819      	ldr	r1, [r3, #0]
 800299e:	4b33      	ldr	r3, [pc, #204]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80029a6:	3b02      	subs	r3, #2
 80029a8:	440b      	add	r3, r1
 80029aa:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d10c      	bne.n	80029cc <Modbus_Protocal_Worker+0x168>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80029b2:	797a      	ldrb	r2, [r7, #5]
 80029b4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029b6:	6819      	ldr	r1, [r3, #0]
 80029b8:	4b2c      	ldr	r3, [pc, #176]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80029c0:	3b01      	subs	r3, #1
 80029c2:	440b      	add	r3, r1
 80029c4:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d004      	beq.n	80029d6 <Modbus_Protocal_Worker+0x172>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80029cc:	4b27      	ldr	r3, [pc, #156]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	22ff      	movs	r2, #255	@ 0xff
 80029d2:	75da      	strb	r2, [r3, #23]
				break;
 80029d4:	e046      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80029d6:	4b25      	ldr	r3, [pc, #148]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 80029de:	4b23      	ldr	r3, [pc, #140]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d113      	bne.n	8002a10 <Modbus_Protocal_Worker+0x1ac>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80029e8:	4b20      	ldr	r3, [pc, #128]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80029f0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 80029f8:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80029fa:	4b1c      	ldr	r3, [pc, #112]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 8002a02:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8002a04:	461a      	mov	r2, r3
 8002a06:	f00c fe47 	bl	800f698 <memcpy>

			//execute command
			Modbus_frame_response();
 8002a0a:	f000 f909 	bl	8002c20 <Modbus_frame_response>
 8002a0e:	e001      	b.n	8002a14 <Modbus_Protocal_Worker+0x1b0>
				break;
 8002a10:	bf00      	nop
					}
		break;


	}
}
 8002a12:	e027      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
		if(hModbus->Flag_T35TimeOut)
 8002a14:	4b15      	ldr	r3, [pc, #84]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	7d5b      	ldrb	r3, [r3, #21]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d01f      	beq.n	8002a5e <Modbus_Protocal_Worker+0x1fa>
			hModbus->Mstatus = Modbus_state_Idle;
 8002a1e:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2201      	movs	r2, #1
 8002a24:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8002a26:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f009 fe9b 	bl	800c768 <HAL_UART_AbortReceive>
		break;
 8002a32:	e014      	b.n	8002a5e <Modbus_Protocal_Worker+0x1fa>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002a34:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d10f      	bne.n	8002a62 <Modbus_Protocal_Worker+0x1fe>
			hModbus->TxCount=0;
 8002a42:	4b0a      	ldr	r3, [pc, #40]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8002a4c:	4b07      	ldr	r3, [pc, #28]	@ (8002a6c <Modbus_Protocal_Worker+0x208>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2201      	movs	r2, #1
 8002a52:	761a      	strb	r2, [r3, #24]
		break;
 8002a54:	e005      	b.n	8002a62 <Modbus_Protocal_Worker+0x1fe>
		break;
 8002a56:	bf00      	nop
 8002a58:	e004      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
		break;
 8002a5a:	bf00      	nop
 8002a5c:	e002      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
		break;
 8002a5e:	bf00      	nop
 8002a60:	e000      	b.n	8002a64 <Modbus_Protocal_Worker+0x200>
		break;
 8002a62:	bf00      	nop
}
 8002a64:	bf00      	nop
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	2000028c 	.word	0x2000028c

08002a70 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8002a76:	4b1d      	ldr	r3, [pc, #116]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	7e9b      	ldrb	r3, [r3, #26]
 8002a7c:	021b      	lsls	r3, r3, #8
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	4a1a      	ldr	r2, [pc, #104]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002a82:	6812      	ldr	r2, [r2, #0]
 8002a84:	7ed2      	ldrb	r2, [r2, #27]
 8002a86:	4413      	add	r3, r2
 8002a88:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 8002a8a:	88fa      	ldrh	r2, [r7, #6]
 8002a8c:	4b17      	ldr	r3, [pc, #92]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d903      	bls.n	8002a9e <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002a96:	2002      	movs	r0, #2
 8002a98:	f000 f8a0 	bl	8002bdc <ModbusErrorReply>
			 return;
 8002a9c:	e023      	b.n	8002ae6 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8002a9e:	4b13      	ldr	r3, [pc, #76]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	4b12      	ldr	r3, [pc, #72]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6859      	ldr	r1, [r3, #4]
 8002aa8:	88fb      	ldrh	r3, [r7, #6]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	440b      	add	r3, r1
 8002aae:	7f12      	ldrb	r2, [r2, #28]
 8002ab0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6859      	ldr	r1, [r3, #4]
 8002abc:	88fb      	ldrh	r3, [r7, #6]
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	440b      	add	r3, r1
 8002ac2:	7f52      	ldrb	r2, [r2, #29]
 8002ac4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 8002ac6:	4b09      	ldr	r3, [pc, #36]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f203 1045 	addw	r0, r3, #325	@ 0x145
			hModbus->Rxframe,
 8002ace:	4b07      	ldr	r3, [pc, #28]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 8002ad4:	2208      	movs	r2, #8
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	f00c fdde 	bl	800f698 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 8002adc:	4b03      	ldr	r3, [pc, #12]	@ (8002aec <modbusWrite1Register+0x7c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2205      	movs	r2, #5
 8002ae2:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271



}
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	2000028c 	.word	0x2000028c

08002af0 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8002af6:	4b38      	ldr	r3, [pc, #224]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	7f1b      	ldrb	r3, [r3, #28]
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4a35      	ldr	r2, [pc, #212]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b02:	6812      	ldr	r2, [r2, #0]
 8002b04:	7f52      	ldrb	r2, [r2, #29]
 8002b06:	4413      	add	r3, r2
 8002b08:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8002b0a:	4b33      	ldr	r3, [pc, #204]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	7e9b      	ldrb	r3, [r3, #26]
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4a30      	ldr	r2, [pc, #192]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	7ed2      	ldrb	r2, [r2, #27]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d002      	beq.n	8002b2a <modbusRead1Register+0x3a>
 8002b24:	88fb      	ldrh	r3, [r7, #6]
 8002b26:	2b7d      	cmp	r3, #125	@ 0x7d
 8002b28:	d903      	bls.n	8002b32 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8002b2a:	2003      	movs	r0, #3
 8002b2c:	f000 f856 	bl	8002bdc <ModbusErrorReply>
		 return;
 8002b30:	e04e      	b.n	8002bd0 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8002b32:	88ba      	ldrh	r2, [r7, #4]
 8002b34:	4b28      	ldr	r3, [pc, #160]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d808      	bhi.n	8002b50 <modbusRead1Register+0x60>
 8002b3e:	88ba      	ldrh	r2, [r7, #4]
 8002b40:	88fb      	ldrh	r3, [r7, #6]
 8002b42:	4413      	add	r3, r2
 8002b44:	461a      	mov	r2, r3
 8002b46:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d903      	bls.n	8002b58 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8002b50:	2002      	movs	r0, #2
 8002b52:	f000 f843 	bl	8002bdc <ModbusErrorReply>
		 return;
 8002b56:	e03b      	b.n	8002bd0 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8002b58:	4b1f      	ldr	r3, [pc, #124]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2203      	movs	r2, #3
 8002b5e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4b1c      	ldr	r3, [pc, #112]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	0052      	lsls	r2, r2, #1
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8002b72:	2400      	movs	r4, #0
 8002b74:	e020      	b.n	8002bb8 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8002b76:	4b18      	ldr	r3, [pc, #96]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685a      	ldr	r2, [r3, #4]
 8002b7c:	88bb      	ldrh	r3, [r7, #4]
 8002b7e:	4423      	add	r3, r4
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	18d1      	adds	r1, r2, r3
 8002b84:	4b14      	ldr	r3, [pc, #80]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	1c63      	adds	r3, r4, #1
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	7849      	ldrb	r1, [r1, #1]
 8002b8e:	4413      	add	r3, r2
 8002b90:	460a      	mov	r2, r1
 8002b92:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 8002b96:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	685a      	ldr	r2, [r3, #4]
 8002b9c:	88bb      	ldrh	r3, [r7, #4]
 8002b9e:	4423      	add	r3, r4
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	18d1      	adds	r1, r2, r3
 8002ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	0063      	lsls	r3, r4, #1
 8002baa:	3303      	adds	r3, #3
 8002bac:	7809      	ldrb	r1, [r1, #0]
 8002bae:	4413      	add	r3, r2
 8002bb0:	460a      	mov	r2, r1
 8002bb2:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	for(i=0; i<numberOfDataToRead;i++)
 8002bb6:	3401      	adds	r4, #1
 8002bb8:	88fb      	ldrh	r3, [r7, #6]
 8002bba:	429c      	cmp	r4, r3
 8002bbc:	dbdb      	blt.n	8002b76 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	4b04      	ldr	r3, [pc, #16]	@ (8002bd8 <modbusRead1Register+0xe8>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	0052      	lsls	r2, r2, #1
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271

}
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd90      	pop	{r4, r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	2000028c 	.word	0x2000028c

08002bdc <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8002be6:	4b0d      	ldr	r3, [pc, #52]	@ (8002c1c <ModbusErrorReply+0x40>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	7e5a      	ldrb	r2, [r3, #25]
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <ModbusErrorReply+0x40>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8002bf4:	b2d2      	uxtb	r2, r2
 8002bf6:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->Txframe[1] = Errorcode;
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <ModbusErrorReply+0x40>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	79fa      	ldrb	r2, [r7, #7]
 8002c00:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
	hModbus->TxCount = 2;
 8002c04:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <ModbusErrorReply+0x40>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2202      	movs	r2, #2
 8002c0a:	f883 2271 	strb.w	r2, [r3, #625]	@ 0x271
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	2000028c 	.word	0x2000028c

08002c20 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8002c24:	4b09      	ldr	r3, [pc, #36]	@ (8002c4c <Modbus_frame_response+0x2c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	7e5b      	ldrb	r3, [r3, #25]
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d004      	beq.n	8002c38 <Modbus_frame_response+0x18>
 8002c2e:	2b06      	cmp	r3, #6
 8002c30:	d105      	bne.n	8002c3e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8002c32:	f7ff ff1d 	bl	8002a70 <modbusWrite1Register>
		break;
 8002c36:	e006      	b.n	8002c46 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8002c38:	f7ff ff5a 	bl	8002af0 <modbusRead1Register>
		break;
 8002c3c:	e003      	b.n	8002c46 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8002c3e:	2001      	movs	r0, #1
 8002c40:	f7ff ffcc 	bl	8002bdc <ModbusErrorReply>
		break;
 8002c44:	bf00      	nop

	}
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	2000028c 	.word	0x2000028c

08002c50 <Modbus_Emission>:

void Modbus_Emission()
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002c56:	4b3c      	ldr	r3, [pc, #240]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	68db      	ldr	r3, [r3, #12]
 8002c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c60:	2b20      	cmp	r3, #32
 8002c62:	d15d      	bne.n	8002d20 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8002c64:	4b38      	ldr	r3, [pc, #224]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	4b37      	ldr	r3, [pc, #220]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	7812      	ldrb	r2, [r2, #0]
 8002c6e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8002c72:	4b35      	ldr	r3, [pc, #212]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 8002c7a:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 8002c7c:	4b32      	ldr	r3, [pc, #200]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f203 1145 	addw	r1, r3, #325	@ 0x145
				hModbus->TxCount
 8002c84:	4b30      	ldr	r3, [pc, #192]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
		memcpy
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	f00c fd03 	bl	800f698 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 8002c92:	4b2d      	ldr	r3, [pc, #180]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f893 3271 	ldrb.w	r3, [r3, #625]	@ 0x271
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3203      	adds	r2, #3
 8002ca2:	b292      	uxth	r2, r2
 8002ca4:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002ca8:	4b27      	ldr	r3, [pc, #156]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 8002cb0:	4b25      	ldr	r3, [pc, #148]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 8002cb8:	3b02      	subs	r3, #2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	f7ff fd99 	bl	80027f4 <CRC16>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 8002cc6:	4b20      	ldr	r3, [pc, #128]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	4b1f      	ldr	r3, [pc, #124]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002cd2:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8002cd4:	7939      	ldrb	r1, [r7, #4]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	460a      	mov	r2, r1
 8002cda:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8002cde:	4b1a      	ldr	r3, [pc, #104]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b19      	ldr	r3, [pc, #100]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002cea:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8002cec:	7979      	ldrb	r1, [r7, #5]
 8002cee:	4413      	add	r3, r2
 8002cf0:	460a      	mov	r2, r1
 8002cf2:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8002cf6:	4b14      	ldr	r3, [pc, #80]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d00:	2b20      	cmp	r3, #32
 8002d02:	d10d      	bne.n	8002d20 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8002d04:	4b10      	ldr	r3, [pc, #64]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8002d0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8002d12:	4b0d      	ldr	r3, [pc, #52]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d14:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8002d16:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	f009 fca4 	bl	800c668 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8002d20:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2200      	movs	r2, #0
 8002d26:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8002d28:	4b07      	ldr	r3, [pc, #28]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8002d30:	4b05      	ldr	r3, [pc, #20]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2200      	movs	r2, #0
 8002d36:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8002d38:	4b03      	ldr	r3, [pc, #12]	@ (8002d48 <Modbus_Emission+0xf8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	2202      	movs	r2, #2
 8002d3e:	761a      	strb	r2, [r3, #24]
}
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	2000028c 	.word	0x2000028c

08002d4c <create_prismatic_motor>:

float v_pris_dis[2] = {0, 0};
float v_pris_ref[3] = {0, 0, 0};

PrismaticMotor create_prismatic_motor(double J, double B, double Eff, double Ke,
		double Kt, double R, double L) {
 8002d4c:	b4b0      	push	{r4, r5, r7}
 8002d4e:	b09f      	sub	sp, #124	@ 0x7c
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002d54:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8002d58:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8002d5c:	ed87 2b08 	vstr	d2, [r7, #32]
 8002d60:	ed87 3b06 	vstr	d3, [r7, #24]
 8002d64:	ed87 4b04 	vstr	d4, [r7, #16]
 8002d68:	ed87 5b02 	vstr	d5, [r7, #8]
 8002d6c:	ed87 6b00 	vstr	d6, [r7]
	PrismaticMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8002d70:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002d74:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8002d78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002d7c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8002d80:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d84:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8002d88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d8c:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8002d90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d94:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8002d98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d9c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8002da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002da4:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
	return motor;
 8002da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002daa:	461d      	mov	r5, r3
 8002dac:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002db0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002db2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002db4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002db6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002db8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dbc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002dc0:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8002dc4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002dc6:	377c      	adds	r7, #124	@ 0x7c
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bcb0      	pop	{r4, r5, r7}
 8002dcc:	4770      	bx	lr

08002dce <create_motor>:
#include "revolute.h"

float v_rev_dis[2] = {0, 0};
float v_rev_ref[3] = {0, 0, 0};

RevoluteMotor create_motor(double J, double B, double Eff, double Ke, double Kt, double R, double L) {
 8002dce:	b4b0      	push	{r4, r5, r7}
 8002dd0:	b09f      	sub	sp, #124	@ 0x7c
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002dd6:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8002dda:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8002dde:	ed87 2b08 	vstr	d2, [r7, #32]
 8002de2:	ed87 3b06 	vstr	d3, [r7, #24]
 8002de6:	ed87 4b04 	vstr	d4, [r7, #16]
 8002dea:	ed87 5b02 	vstr	d5, [r7, #8]
 8002dee:	ed87 6b00 	vstr	d6, [r7]
    RevoluteMotor motor = { J, B, Eff, Ke, Kt, R, L };
 8002df2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002df6:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8002dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dfe:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 8002e02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e06:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8002e0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e0e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
 8002e12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e16:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8002e1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e1e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
 8002e22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e26:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
    return motor;
 8002e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e2c:	461d      	mov	r5, r3
 8002e2e:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002e32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e42:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8002e46:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002e48:	377c      	adds	r7, #124	@ 0x7c
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bcb0      	pop	{r4, r5, r7}
 8002e4e:	4770      	bx	lr

08002e50 <InitTrajectorySegment>:
#include "Trajectory.h"
#include <math.h>

void InitTrajectorySegment(TrajectorySegment *seg, float start, float end, float v_max, float a_max, float t_start) {
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b08c      	sub	sp, #48	@ 0x30
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6178      	str	r0, [r7, #20]
 8002e58:	ed87 0a04 	vstr	s0, [r7, #16]
 8002e5c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002e60:	ed87 1a02 	vstr	s2, [r7, #8]
 8002e64:	edc7 1a01 	vstr	s3, [r7, #4]
 8002e68:	ed87 2a00 	vstr	s4, [r7]
    float D = end - start;
 8002e6c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002e70:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e78:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float dir = (D >= 0) ? 1.0f : -1.0f;
 8002e7c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002e80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e88:	db02      	blt.n	8002e90 <InitTrajectorySegment+0x40>
 8002e8a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002e8e:	e000      	b.n	8002e92 <InitTrajectorySegment+0x42>
 8002e90:	4b49      	ldr	r3, [pc, #292]	@ (8002fb8 <InitTrajectorySegment+0x168>)
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
    D = fabsf(D);
 8002e94:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002e98:	eef0 7ae7 	vabs.f32	s15, s15
 8002e9c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    float t_accel = v_max / a_max;
 8002ea0:	edd7 6a02 	vldr	s13, [r7, #8]
 8002ea4:	ed97 7a01 	vldr	s14, [r7, #4]
 8002ea8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002eac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float d_accel = 0.5f * a_max * t_accel * t_accel;
 8002eb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eb4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002eb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ebc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ecc:	edc7 7a08 	vstr	s15, [r7, #32]

    if (2 * d_accel > D) {
 8002ed0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ed4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ed8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002edc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ee4:	d524      	bpl.n	8002f30 <InitTrajectorySegment+0xe0>
        // Triangular profile
        t_accel = sqrtf(D / a_max);
 8002ee6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002eea:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ef2:	eeb0 0a66 	vmov.f32	s0, s13
 8002ef6:	f00c fca5 	bl	800f844 <sqrtf>
 8002efa:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
        seg->t_const = 0;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	615a      	str	r2, [r3, #20]
        seg->t_total = 2 * t_accel;
 8002f06:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f0a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = a_max * t_accel * dir;
 8002f14:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f18:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f20:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	edc3 7a02 	vstr	s15, [r3, #8]
 8002f2e:	e027      	b.n	8002f80 <InitTrajectorySegment+0x130>
    } else {
        // Trapezoidal profile
        float d_const = D - 2 * d_accel;
 8002f30:	edd7 7a08 	vldr	s15, [r7, #32]
 8002f34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002f38:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8002f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f40:	edc7 7a07 	vstr	s15, [r7, #28]
        seg->t_const = d_const / v_max;
 8002f44:	edd7 6a07 	vldr	s13, [r7, #28]
 8002f48:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	edc3 7a05 	vstr	s15, [r3, #20]
        seg->t_total = 2 * t_accel + seg->t_const;
 8002f56:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f5a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	edc3 7a07 	vstr	s15, [r3, #28]
        seg->v_max = v_max * dir;
 8002f6e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002f72:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    seg->start_pos = start;
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	601a      	str	r2, [r3, #0]
    seg->end_pos = end;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	605a      	str	r2, [r3, #4]
//    seg->v_max = v_max * dir;
    seg->a_max = a_max * dir;
 8002f8c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f90:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002f94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	edc3 7a03 	vstr	s15, [r3, #12]
    seg->t_accel = t_accel;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fa2:	611a      	str	r2, [r3, #16]
    seg->t_decel = t_accel;
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fa8:	619a      	str	r2, [r3, #24]
    seg->t_start = t_start;
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	621a      	str	r2, [r3, #32]
}
 8002fb0:	bf00      	nop
 8002fb2:	3730      	adds	r7, #48	@ 0x30
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	bf800000 	.word	0xbf800000

08002fbc <GetTrajectoryPosition>:

float GetTrajectoryPosition(const TrajectorySegment *seg, float t_global) {
 8002fbc:	b480      	push	{r7}
 8002fbe:	b08f      	sub	sp, #60	@ 0x3c
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	edd3 7a08 	vldr	s15, [r3, #32]
 8002fce:	ed97 7a00 	vldr	s14, [r7]
 8002fd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fd6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    if (t < 0) return seg->start_pos;
 8002fda:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002fde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fe6:	d503      	bpl.n	8002ff0 <GetTrajectoryPosition+0x34>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	edd3 7a00 	vldr	s15, [r3]
 8002fee:	e0b4      	b.n	800315a <GetTrajectoryPosition+0x19e>
    if (t >= seg->t_total) return seg->end_pos;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	edd3 7a07 	vldr	s15, [r3, #28]
 8002ff6:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8002ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003002:	db03      	blt.n	800300c <GetTrajectoryPosition+0x50>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	edd3 7a01 	vldr	s15, [r3, #4]
 800300a:	e0a6      	b.n	800315a <GetTrajectoryPosition+0x19e>

    float a = seg->a_max;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	633b      	str	r3, [r7, #48]	@ 0x30
    float v = seg->v_max;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float p0 = seg->start_pos;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (t < seg->t_accel) {
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	edd3 7a04 	vldr	s15, [r3, #16]
 8003024:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003028:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800302c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003030:	d512      	bpl.n	8003058 <GetTrajectoryPosition+0x9c>
        return p0 + 0.5f * a * t * t;
 8003032:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003036:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800303a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800303e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003042:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003046:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800304a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800304e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003056:	e080      	b.n	800315a <GetTrajectoryPosition+0x19e>
    } else if (t < seg->t_accel + seg->t_const) {
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	ed93 7a04 	vldr	s14, [r3, #16]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	edd3 7a05 	vldr	s15, [r3, #20]
 8003064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003068:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800306c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003074:	d525      	bpl.n	80030c2 <GetTrajectoryPosition+0x106>
        float t1 = seg->t_accel;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	613b      	str	r3, [r7, #16]
        float p1 = p0 + 0.5f * a * t1 * t1;
 800307c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003080:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003084:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003088:	edd7 7a04 	vldr	s15, [r7, #16]
 800308c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003090:	edd7 7a04 	vldr	s15, [r7, #16]
 8003094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003098:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800309c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030a0:	edc7 7a03 	vstr	s15, [r7, #12]
        return p1 + v * (t - t1);
 80030a4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80030a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80030ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030b0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80030b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80030bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c0:	e04b      	b.n	800315a <GetTrajectoryPosition+0x19e>
    } else {
        float t1 = seg->t_accel;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	627b      	str	r3, [r7, #36]	@ 0x24
        float t2 = seg->t_const;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	623b      	str	r3, [r7, #32]
        float p1 = p0 + 0.5f * a * t1 * t1;
 80030ce:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80030d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80030d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80030da:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80030de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030e2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80030e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ea:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80030ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030f2:	edc7 7a07 	vstr	s15, [r7, #28]
        float p2 = p1 + v * t2;
 80030f6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80030fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80030fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003102:	ed97 7a07 	vldr	s14, [r7, #28]
 8003106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800310a:	edc7 7a06 	vstr	s15, [r7, #24]
        float td = t - t1 - t2;
 800310e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003112:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003116:	ee37 7a67 	vsub.f32	s14, s14, s15
 800311a:	edd7 7a08 	vldr	s15, [r7, #32]
 800311e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003122:	edc7 7a05 	vstr	s15, [r7, #20]
        return p2 + v * td - 0.5f * a * td * td;
 8003126:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800312a:	edd7 7a05 	vldr	s15, [r7, #20]
 800312e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003132:	edd7 7a06 	vldr	s15, [r7, #24]
 8003136:	ee37 7a27 	vadd.f32	s14, s14, s15
 800313a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800313e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003142:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003146:	edd7 7a05 	vldr	s15, [r7, #20]
 800314a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800314e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003152:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003156:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 800315a:	eeb0 0a67 	vmov.f32	s0, s15
 800315e:	373c      	adds	r7, #60	@ 0x3c
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <GetTrajectoryVelocity>:

float GetTrajectoryVelocity(const TrajectorySegment *seg, float t_global) {
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	ed87 0a00 	vstr	s0, [r7]
    float t = t_global - seg->t_start;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	edd3 7a08 	vldr	s15, [r3, #32]
 800317a:	ed97 7a00 	vldr	s14, [r7]
 800317e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003182:	edc7 7a05 	vstr	s15, [r7, #20]
    if (t < 0) return 0;
 8003186:	edd7 7a05 	vldr	s15, [r7, #20]
 800318a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800318e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003192:	d502      	bpl.n	800319a <GetTrajectoryVelocity+0x32>
 8003194:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8003244 <GetTrajectoryVelocity+0xdc>
 8003198:	e04d      	b.n	8003236 <GetTrajectoryVelocity+0xce>
    if (t >= seg->t_total) return 0;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	edd3 7a07 	vldr	s15, [r3, #28]
 80031a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80031a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ac:	db02      	blt.n	80031b4 <GetTrajectoryVelocity+0x4c>
 80031ae:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8003244 <GetTrajectoryVelocity+0xdc>
 80031b2:	e040      	b.n	8003236 <GetTrajectoryVelocity+0xce>

    float a = seg->a_max;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	613b      	str	r3, [r7, #16]
    float v = seg->v_max;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	60fb      	str	r3, [r7, #12]

    if (t < seg->t_accel) {
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80031c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80031ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d2:	d506      	bpl.n	80031e2 <GetTrajectoryVelocity+0x7a>
        return a * t;
 80031d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80031d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80031dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e0:	e029      	b.n	8003236 <GetTrajectoryVelocity+0xce>
    } else if (t < seg->t_accel + seg->t_const) {
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	ed93 7a04 	vldr	s14, [r3, #16]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80031ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80031f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031fe:	d502      	bpl.n	8003206 <GetTrajectoryVelocity+0x9e>
        return v;
 8003200:	edd7 7a03 	vldr	s15, [r7, #12]
 8003204:	e017      	b.n	8003236 <GetTrajectoryVelocity+0xce>
    } else {
        float td = t - seg->t_accel - seg->t_const;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edd3 7a04 	vldr	s15, [r3, #16]
 800320c:	ed97 7a05 	vldr	s14, [r7, #20]
 8003210:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	edd3 7a05 	vldr	s15, [r3, #20]
 800321a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321e:	edc7 7a02 	vstr	s15, [r7, #8]
        return v - a * td;
 8003222:	ed97 7a04 	vldr	s14, [r7, #16]
 8003226:	edd7 7a02 	vldr	s15, [r7, #8]
 800322a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800322e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003232:	ee77 7a67 	vsub.f32	s15, s14, s15
    }
}
 8003236:	eeb0 0a67 	vmov.f32	s0, s15
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	00000000 	.word	0x00000000

08003248 <InitHoldTrajectorySegment>:

void InitHoldTrajectorySegment(TrajectorySegment *seg, float pos, float duration, float t_start) {
 8003248:	b480      	push	{r7}
 800324a:	b085      	sub	sp, #20
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	ed87 0a02 	vstr	s0, [r7, #8]
 8003254:	edc7 0a01 	vstr	s1, [r7, #4]
 8003258:	ed87 1a00 	vstr	s2, [r7]
	seg->start_pos = pos;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	601a      	str	r2, [r3, #0]
	seg->end_pos = pos;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	605a      	str	r2, [r3, #4]
	seg->v_max = 0.0f;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f04f 0200 	mov.w	r2, #0
 800326e:	609a      	str	r2, [r3, #8]
	seg->a_max = 0.0f;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	f04f 0200 	mov.w	r2, #0
 8003276:	60da      	str	r2, [r3, #12]
	seg->t_accel = 0.0f;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	611a      	str	r2, [r3, #16]
	seg->t_decel = 0.0f;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	619a      	str	r2, [r3, #24]
	seg->t_const = duration;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	615a      	str	r2, [r3, #20]
	seg->t_total = duration;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	61da      	str	r2, [r3, #28]
	seg->t_start = t_start;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	621a      	str	r2, [r3, #32]
}
 800329a:	bf00      	nop
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08c      	sub	sp, #48	@ 0x30
 80032ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80032ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80032b2:	2200      	movs	r2, #0
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	605a      	str	r2, [r3, #4]
 80032b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80032ba:	1d3b      	adds	r3, r7, #4
 80032bc:	2220      	movs	r2, #32
 80032be:	2100      	movs	r1, #0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f00c f9b7 	bl	800f634 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80032c6:	4b32      	ldr	r3, [pc, #200]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032c8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80032cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80032ce:	4b30      	ldr	r3, [pc, #192]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032d0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80032d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80032d6:	4b2e      	ldr	r3, [pc, #184]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032d8:	2200      	movs	r2, #0
 80032da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80032dc:	4b2c      	ldr	r3, [pc, #176]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032de:	2200      	movs	r2, #0
 80032e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80032e2:	4b2b      	ldr	r3, [pc, #172]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80032e8:	4b29      	ldr	r3, [pc, #164]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80032ee:	4b28      	ldr	r3, [pc, #160]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032f0:	2204      	movs	r2, #4
 80032f2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80032f4:	4b26      	ldr	r3, [pc, #152]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80032fa:	4b25      	ldr	r3, [pc, #148]	@ (8003390 <MX_ADC1_Init+0xe8>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003300:	4b23      	ldr	r3, [pc, #140]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003302:	2201      	movs	r2, #1
 8003304:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003306:	4b22      	ldr	r3, [pc, #136]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800330e:	4b20      	ldr	r3, [pc, #128]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003310:	2200      	movs	r2, #0
 8003312:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003314:	4b1e      	ldr	r3, [pc, #120]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003316:	2200      	movs	r2, #0
 8003318:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800331a:	4b1d      	ldr	r3, [pc, #116]	@ (8003390 <MX_ADC1_Init+0xe8>)
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003322:	4b1b      	ldr	r3, [pc, #108]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003324:	2200      	movs	r2, #0
 8003326:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003328:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <MX_ADC1_Init+0xe8>)
 800332a:	2200      	movs	r2, #0
 800332c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003330:	4817      	ldr	r0, [pc, #92]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003332:	f003 fb49 	bl	80069c8 <HAL_ADC_Init>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800333c:	f002 f9aa 	bl	8005694 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003340:	2300      	movs	r3, #0
 8003342:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003344:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003348:	4619      	mov	r1, r3
 800334a:	4811      	ldr	r0, [pc, #68]	@ (8003390 <MX_ADC1_Init+0xe8>)
 800334c:	f004 fae6 	bl	800791c <HAL_ADCEx_MultiModeConfigChannel>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003356:	f002 f99d 	bl	8005694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800335a:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <MX_ADC1_Init+0xec>)
 800335c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800335e:	2306      	movs	r3, #6
 8003360:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003366:	237f      	movs	r3, #127	@ 0x7f
 8003368:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800336a:	2304      	movs	r3, #4
 800336c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	4619      	mov	r1, r3
 8003376:	4806      	ldr	r0, [pc, #24]	@ (8003390 <MX_ADC1_Init+0xe8>)
 8003378:	f003 fdd4 	bl	8006f24 <HAL_ADC_ConfigChannel>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003382:	f002 f987 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003386:	bf00      	nop
 8003388:	3730      	adds	r7, #48	@ 0x30
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	20000290 	.word	0x20000290
 8003394:	04300002 	.word	0x04300002

08003398 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800339e:	463b      	mov	r3, r7
 80033a0:	2220      	movs	r2, #32
 80033a2:	2100      	movs	r1, #0
 80033a4:	4618      	mov	r0, r3
 80033a6:	f00c f945 	bl	800f634 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80033aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033ac:	4a2b      	ldr	r2, [pc, #172]	@ (800345c <MX_ADC2_Init+0xc4>)
 80033ae:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80033b0:	4b29      	ldr	r3, [pc, #164]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033b2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80033b6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80033b8:	4b27      	ldr	r3, [pc, #156]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80033be:	4b26      	ldr	r3, [pc, #152]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80033c4:	4b24      	ldr	r3, [pc, #144]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80033ca:	4b23      	ldr	r3, [pc, #140]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80033d0:	4b21      	ldr	r3, [pc, #132]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033d2:	2204      	movs	r2, #4
 80033d4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80033d6:	4b20      	ldr	r3, [pc, #128]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033d8:	2200      	movs	r2, #0
 80033da:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80033dc:	4b1e      	ldr	r3, [pc, #120]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033de:	2200      	movs	r2, #0
 80033e0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80033e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033e4:	2201      	movs	r2, #1
 80033e6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80033e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80033f0:	4b19      	ldr	r3, [pc, #100]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80033f6:	4b18      	ldr	r3, [pc, #96]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80033fc:	4b16      	ldr	r3, [pc, #88]	@ (8003458 <MX_ADC2_Init+0xc0>)
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003404:	4b14      	ldr	r3, [pc, #80]	@ (8003458 <MX_ADC2_Init+0xc0>)
 8003406:	2200      	movs	r2, #0
 8003408:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800340a:	4b13      	ldr	r3, [pc, #76]	@ (8003458 <MX_ADC2_Init+0xc0>)
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003412:	4811      	ldr	r0, [pc, #68]	@ (8003458 <MX_ADC2_Init+0xc0>)
 8003414:	f003 fad8 	bl	80069c8 <HAL_ADC_Init>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d001      	beq.n	8003422 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800341e:	f002 f939 	bl	8005694 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003422:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <MX_ADC2_Init+0xc8>)
 8003424:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003426:	2306      	movs	r3, #6
 8003428:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800342e:	237f      	movs	r3, #127	@ 0x7f
 8003430:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003432:	2304      	movs	r3, #4
 8003434:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003436:	2300      	movs	r3, #0
 8003438:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800343a:	463b      	mov	r3, r7
 800343c:	4619      	mov	r1, r3
 800343e:	4806      	ldr	r0, [pc, #24]	@ (8003458 <MX_ADC2_Init+0xc0>)
 8003440:	f003 fd70 	bl	8006f24 <HAL_ADC_ConfigChannel>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 800344a:	f002 f923 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800344e:	bf00      	nop
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	200002fc 	.word	0x200002fc
 800345c:	50000100 	.word	0x50000100
 8003460:	08600004 	.word	0x08600004

08003464 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b0a0      	sub	sp, #128	@ 0x80
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800346c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003470:	2200      	movs	r2, #0
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	605a      	str	r2, [r3, #4]
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800347c:	f107 0318 	add.w	r3, r7, #24
 8003480:	2254      	movs	r2, #84	@ 0x54
 8003482:	2100      	movs	r1, #0
 8003484:	4618      	mov	r0, r3
 8003486:	f00c f8d5 	bl	800f634 <memset>
  if(adcHandle->Instance==ADC1)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003492:	d13e      	bne.n	8003512 <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003494:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003498:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800349a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800349e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80034a0:	f107 0318 	add.w	r3, r7, #24
 80034a4:	4618      	mov	r0, r3
 80034a6:	f005 ff23 	bl	80092f0 <HAL_RCCEx_PeriphCLKConfig>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80034b0:	f002 f8f0 	bl	8005694 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80034b4:	4b3a      	ldr	r3, [pc, #232]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	3301      	adds	r3, #1
 80034ba:	4a39      	ldr	r2, [pc, #228]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 80034bc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80034be:	4b38      	ldr	r3, [pc, #224]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d10b      	bne.n	80034de <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80034c6:	4b37      	ldr	r3, [pc, #220]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ca:	4a36      	ldr	r2, [pc, #216]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034d2:	4b34      	ldr	r3, [pc, #208]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034da:	617b      	str	r3, [r7, #20]
 80034dc:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034de:	4b31      	ldr	r3, [pc, #196]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e2:	4a30      	ldr	r2, [pc, #192]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034ea:	4b2e      	ldr	r3, [pc, #184]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	613b      	str	r3, [r7, #16]
 80034f4:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Pin|Current_SensorA1_Pin;
 80034f6:	2303      	movs	r3, #3
 80034f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034fa:	2303      	movs	r3, #3
 80034fc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fe:	2300      	movs	r3, #0
 8003500:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003502:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003506:	4619      	mov	r1, r3
 8003508:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800350c:	f004 ff5c 	bl	80083c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8003510:	e042      	b.n	8003598 <HAL_ADC_MspInit+0x134>
  else if(adcHandle->Instance==ADC2)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a24      	ldr	r2, [pc, #144]	@ (80035a8 <HAL_ADC_MspInit+0x144>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d13d      	bne.n	8003598 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800351c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003520:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003522:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003526:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003528:	f107 0318 	add.w	r3, r7, #24
 800352c:	4618      	mov	r0, r3
 800352e:	f005 fedf 	bl	80092f0 <HAL_RCCEx_PeriphCLKConfig>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 8003538:	f002 f8ac 	bl	8005694 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800353c:	4b18      	ldr	r3, [pc, #96]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	3301      	adds	r3, #1
 8003542:	4a17      	ldr	r2, [pc, #92]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 8003544:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003546:	4b16      	ldr	r3, [pc, #88]	@ (80035a0 <HAL_ADC_MspInit+0x13c>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d10b      	bne.n	8003566 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800354e:	4b15      	ldr	r3, [pc, #84]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 8003550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003552:	4a14      	ldr	r2, [pc, #80]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 8003554:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800355a:	4b12      	ldr	r3, [pc, #72]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 800355c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800355e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003566:	4b0f      	ldr	r3, [pc, #60]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 8003568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800356a:	4a0e      	ldr	r2, [pc, #56]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003572:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <HAL_ADC_MspInit+0x140>)
 8003574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	60bb      	str	r3, [r7, #8]
 800357c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_SensorA1_Pin;
 800357e:	2302      	movs	r3, #2
 8003580:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003582:	2303      	movs	r3, #3
 8003584:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003586:	2300      	movs	r3, #0
 8003588:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_SensorA1_GPIO_Port, &GPIO_InitStruct);
 800358a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800358e:	4619      	mov	r1, r3
 8003590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003594:	f004 ff18 	bl	80083c8 <HAL_GPIO_Init>
}
 8003598:	bf00      	nop
 800359a:	3780      	adds	r7, #128	@ 0x80
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	20000368 	.word	0x20000368
 80035a4:	40021000 	.word	0x40021000
 80035a8:	50000100 	.word	0x50000100

080035ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80035b2:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <MX_DMA_Init+0x50>)
 80035b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035b6:	4a11      	ldr	r2, [pc, #68]	@ (80035fc <MX_DMA_Init+0x50>)
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80035be:	4b0f      	ldr	r3, [pc, #60]	@ (80035fc <MX_DMA_Init+0x50>)
 80035c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	607b      	str	r3, [r7, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035ca:	4b0c      	ldr	r3, [pc, #48]	@ (80035fc <MX_DMA_Init+0x50>)
 80035cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ce:	4a0b      	ldr	r2, [pc, #44]	@ (80035fc <MX_DMA_Init+0x50>)
 80035d0:	f043 0301 	orr.w	r3, r3, #1
 80035d4:	6493      	str	r3, [r2, #72]	@ 0x48
 80035d6:	4b09      	ldr	r3, [pc, #36]	@ (80035fc <MX_DMA_Init+0x50>)
 80035d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80035e2:	2200      	movs	r2, #0
 80035e4:	2100      	movs	r1, #0
 80035e6:	200b      	movs	r0, #11
 80035e8:	f004 fb7b 	bl	8007ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80035ec:	200b      	movs	r0, #11
 80035ee:	f004 fb92 	bl	8007d16 <HAL_NVIC_EnableIRQ>

}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000

08003600 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003606:	f107 0314 	add.w	r3, r7, #20
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	609a      	str	r2, [r3, #8]
 8003612:	60da      	str	r2, [r3, #12]
 8003614:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003616:	4b54      	ldr	r3, [pc, #336]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800361a:	4a53      	ldr	r2, [pc, #332]	@ (8003768 <MX_GPIO_Init+0x168>)
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003622:	4b51      	ldr	r3, [pc, #324]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	613b      	str	r3, [r7, #16]
 800362c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800362e:	4b4e      	ldr	r3, [pc, #312]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003632:	4a4d      	ldr	r2, [pc, #308]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003634:	f043 0320 	orr.w	r3, r3, #32
 8003638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800363a:	4b4b      	ldr	r3, [pc, #300]	@ (8003768 <MX_GPIO_Init+0x168>)
 800363c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	60fb      	str	r3, [r7, #12]
 8003644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003646:	4b48      	ldr	r3, [pc, #288]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800364a:	4a47      	ldr	r2, [pc, #284]	@ (8003768 <MX_GPIO_Init+0x168>)
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003652:	4b45      	ldr	r3, [pc, #276]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	60bb      	str	r3, [r7, #8]
 800365c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800365e:	4b42      	ldr	r3, [pc, #264]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003662:	4a41      	ldr	r2, [pc, #260]	@ (8003768 <MX_GPIO_Init+0x168>)
 8003664:	f043 0302 	orr.w	r3, r3, #2
 8003668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800366a:	4b3f      	ldr	r3, [pc, #252]	@ (8003768 <MX_GPIO_Init+0x168>)
 800366c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	607b      	str	r3, [r7, #4]
 8003674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_24V_GPIO_Port, DIR_MD20A_24V_Pin, GPIO_PIN_RESET);
 8003676:	2200      	movs	r2, #0
 8003678:	2102      	movs	r1, #2
 800367a:	483c      	ldr	r0, [pc, #240]	@ (800376c <MX_GPIO_Init+0x16c>)
 800367c:	f005 f826 	bl	80086cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_MD20A_18V_GPIO_Port, DIR_MD20A_18V_Pin, GPIO_PIN_RESET);
 8003680:	2200      	movs	r2, #0
 8003682:	2140      	movs	r1, #64	@ 0x40
 8003684:	483a      	ldr	r0, [pc, #232]	@ (8003770 <MX_GPIO_Init+0x170>)
 8003686:	f005 f821 	bl	80086cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PS2_Attention_GPIO_Port, PS2_Attention_Pin, GPIO_PIN_SET);
 800368a:	2201      	movs	r2, #1
 800368c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003690:	4837      	ldr	r0, [pc, #220]	@ (8003770 <MX_GPIO_Init+0x170>)
 8003692:	f005 f81b 	bl	80086cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DIR_MD20A_24V_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_24V_Pin;
 8003696:	2302      	movs	r3, #2
 8003698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800369a:	2301      	movs	r3, #1
 800369c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369e:	2300      	movs	r3, #0
 80036a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a2:	2300      	movs	r3, #0
 80036a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 80036a6:	f107 0314 	add.w	r3, r7, #20
 80036aa:	4619      	mov	r1, r3
 80036ac:	482f      	ldr	r0, [pc, #188]	@ (800376c <MX_GPIO_Init+0x16c>)
 80036ae:	f004 fe8b 	bl	80083c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_Switch_pen_2_Pin Limit_Switch_Prismatic1_Pin Limit_Switch_pen_1_Pin */
  GPIO_InitStruct.Pin = Limit_Switch_pen_2_Pin|Limit_Switch_Prismatic1_Pin|Limit_Switch_pen_1_Pin;
 80036b2:	f44f 438c 	mov.w	r3, #17920	@ 0x4600
 80036b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80036b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80036bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036be:	2300      	movs	r3, #0
 80036c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036c2:	f107 0314 	add.w	r3, r7, #20
 80036c6:	4619      	mov	r1, r3
 80036c8:	4828      	ldr	r0, [pc, #160]	@ (800376c <MX_GPIO_Init+0x16c>)
 80036ca:	f004 fe7d 	bl	80083c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Proximity_Left_Pin Limit_Switch_Prismatic2_Pin */
  GPIO_InitStruct.Pin = Proximity_Left_Pin|Limit_Switch_Prismatic2_Pin;
 80036ce:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80036d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80036d4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80036d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036de:	f107 0314 	add.w	r3, r7, #20
 80036e2:	4619      	mov	r1, r3
 80036e4:	4821      	ldr	r0, [pc, #132]	@ (800376c <MX_GPIO_Init+0x16c>)
 80036e6:	f004 fe6f 	bl	80083c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_MD20A_18V_Pin PS2_Attention_Pin */
  GPIO_InitStruct.Pin = DIR_MD20A_18V_Pin|PS2_Attention_Pin;
 80036ea:	f44f 6388 	mov.w	r3, #1088	@ 0x440
 80036ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036f0:	2301      	movs	r3, #1
 80036f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f4:	2300      	movs	r3, #0
 80036f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f8:	2300      	movs	r3, #0
 80036fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036fc:	f107 0314 	add.w	r3, r7, #20
 8003700:	4619      	mov	r1, r3
 8003702:	481b      	ldr	r0, [pc, #108]	@ (8003770 <MX_GPIO_Init+0x170>)
 8003704:	f004 fe60 	bl	80083c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Pin */
  GPIO_InitStruct.Pin = Emergency_Pin;
 8003708:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800370c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800370e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003712:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003714:	2300      	movs	r3, #0
 8003716:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_GPIO_Port, &GPIO_InitStruct);
 8003718:	f107 0314 	add.w	r3, r7, #20
 800371c:	4619      	mov	r1, r3
 800371e:	4814      	ldr	r0, [pc, #80]	@ (8003770 <MX_GPIO_Init+0x170>)
 8003720:	f004 fe52 	bl	80083c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Proximity_sensor_Pin */
  GPIO_InitStruct.Pin = Proximity_sensor_Pin;
 8003724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003728:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800372a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800372e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003730:	2300      	movs	r3, #0
 8003732:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Proximity_sensor_GPIO_Port, &GPIO_InitStruct);
 8003734:	f107 0314 	add.w	r3, r7, #20
 8003738:	4619      	mov	r1, r3
 800373a:	480d      	ldr	r0, [pc, #52]	@ (8003770 <MX_GPIO_Init+0x170>)
 800373c:	f004 fe44 	bl	80083c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003740:	2200      	movs	r2, #0
 8003742:	2100      	movs	r1, #0
 8003744:	2017      	movs	r0, #23
 8003746:	f004 facc 	bl	8007ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800374a:	2017      	movs	r0, #23
 800374c:	f004 fae3 	bl	8007d16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003750:	2200      	movs	r2, #0
 8003752:	2100      	movs	r1, #0
 8003754:	2028      	movs	r0, #40	@ 0x28
 8003756:	f004 fac4 	bl	8007ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800375a:	2028      	movs	r0, #40	@ 0x28
 800375c:	f004 fadb 	bl	8007d16 <HAL_NVIC_EnableIRQ>

}
 8003760:	bf00      	nop
 8003762:	3728      	adds	r7, #40	@ 0x28
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40021000 	.word	0x40021000
 800376c:	48000400 	.word	0x48000400
 8003770:	48000800 	.word	0x48000800
 8003774:	00000000 	.word	0x00000000

08003778 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800377c:	ed2d 8b04 	vpush	{d8-d9}
 8003780:	b0a4      	sub	sp, #144	@ 0x90
 8003782:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8003784:	f002 fea3 	bl	80064ce <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003788:	f001 fc24 	bl	8004fd4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800378c:	f7ff ff38 	bl	8003600 <MX_GPIO_Init>
	MX_DMA_Init();
 8003790:	f7ff ff0c 	bl	80035ac <MX_DMA_Init>
	MX_TIM3_Init();
 8003794:	f002 f984 	bl	8005aa0 <MX_TIM3_Init>
	MX_ADC1_Init();
 8003798:	f7ff fd86 	bl	80032a8 <MX_ADC1_Init>
	MX_TIM1_Init();
 800379c:	f002 f8de 	bl	800595c <MX_TIM1_Init>
	MX_TIM2_Init();
 80037a0:	f002 f930 	bl	8005a04 <MX_TIM2_Init>
	MX_TIM4_Init();
 80037a4:	f002 f9d2 	bl	8005b4c <MX_TIM4_Init>
	MX_TIM20_Init();
 80037a8:	f002 fb56 	bl	8005e58 <MX_TIM20_Init>
	MX_TIM8_Init();
 80037ac:	f002 fa24 	bl	8005bf8 <MX_TIM8_Init>
	MX_TIM16_Init();
 80037b0:	f002 fad2 	bl	8005d58 <MX_TIM16_Init>
	MX_USART2_UART_Init();
 80037b4:	f002 fd88 	bl	80062c8 <MX_USART2_UART_Init>
	MX_ADC2_Init();
 80037b8:	f7ff fdee 	bl	8003398 <MX_ADC2_Init>
	MX_SPI1_Init();
 80037bc:	f001 ff70 	bl	80056a0 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim20);
 80037c0:	48a7      	ldr	r0, [pc, #668]	@ (8003a60 <main+0x2e8>)
 80037c2:	f006 fc75 	bl	800a0b0 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim8);
 80037c6:	48a7      	ldr	r0, [pc, #668]	@ (8003a64 <main+0x2ec>)
 80037c8:	f006 fc72 	bl	800a0b0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80037cc:	210c      	movs	r1, #12
 80037ce:	48a5      	ldr	r0, [pc, #660]	@ (8003a64 <main+0x2ec>)
 80037d0:	f006 fe32 	bl	800a438 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_1);
 80037d4:	2100      	movs	r1, #0
 80037d6:	48a2      	ldr	r0, [pc, #648]	@ (8003a60 <main+0x2e8>)
 80037d8:	f006 fe2e 	bl	800a438 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim20, TIM_CHANNEL_3);
 80037dc:	2108      	movs	r1, #8
 80037de:	48a0      	ldr	r0, [pc, #640]	@ (8003a60 <main+0x2e8>)
 80037e0:	f006 fe2a 	bl	800a438 <HAL_TIM_PWM_Start>
	Encoder_Init(&encoder1, &htim4);
 80037e4:	49a0      	ldr	r1, [pc, #640]	@ (8003a68 <main+0x2f0>)
 80037e6:	48a1      	ldr	r0, [pc, #644]	@ (8003a6c <main+0x2f4>)
 80037e8:	f7fe fae0 	bl	8001dac <Encoder_Init>
	Encoder_Init(&encoder2, &htim3);
 80037ec:	49a0      	ldr	r1, [pc, #640]	@ (8003a70 <main+0x2f8>)
 80037ee:	48a1      	ldr	r0, [pc, #644]	@ (8003a74 <main+0x2fc>)
 80037f0:	f7fe fadc 	bl	8001dac <Encoder_Init>
	HAL_ADC_Start(&hadc1);
 80037f4:	48a0      	ldr	r0, [pc, #640]	@ (8003a78 <main+0x300>)
 80037f6:	f003 faa3 	bl	8006d40 <HAL_ADC_Start>
	HAL_TIM_Base_Start_IT(&htim2);
 80037fa:	48a0      	ldr	r0, [pc, #640]	@ (8003a7c <main+0x304>)
 80037fc:	f006 fcc8 	bl	800a190 <HAL_TIM_Base_Start_IT>

	uint64_t lastTick = 0;
 8003800:	f04f 0200 	mov.w	r2, #0
 8003804:	f04f 0300 	mov.w	r3, #0
 8003808:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88

	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800380c:	213c      	movs	r1, #60	@ 0x3c
 800380e:	4898      	ldr	r0, [pc, #608]	@ (8003a70 <main+0x2f8>)
 8003810:	f007 f8ce 	bl	800a9b0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003814:	213c      	movs	r1, #60	@ 0x3c
 8003816:	4894      	ldr	r0, [pc, #592]	@ (8003a68 <main+0x2f0>)
 8003818:	f007 f8ca 	bl	800a9b0 <HAL_TIM_Encoder_Start>

	hmodbus.huart = &huart2;
 800381c:	4b98      	ldr	r3, [pc, #608]	@ (8003a80 <main+0x308>)
 800381e:	4a99      	ldr	r2, [pc, #612]	@ (8003a84 <main+0x30c>)
 8003820:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim16;
 8003822:	4b97      	ldr	r3, [pc, #604]	@ (8003a80 <main+0x308>)
 8003824:	4a98      	ldr	r2, [pc, #608]	@ (8003a88 <main+0x310>)
 8003826:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 8003828:	4b95      	ldr	r3, [pc, #596]	@ (8003a80 <main+0x308>)
 800382a:	2215      	movs	r2, #21
 800382c:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 200;
 800382e:	4b94      	ldr	r3, [pc, #592]	@ (8003a80 <main+0x308>)
 8003830:	22c8      	movs	r2, #200	@ 0xc8
 8003832:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 8003834:	4995      	ldr	r1, [pc, #596]	@ (8003a8c <main+0x314>)
 8003836:	4892      	ldr	r0, [pc, #584]	@ (8003a80 <main+0x308>)
 8003838:	f7fe ff86 	bl	8002748 <Modbus_init>

	Kalman_Init(&kf_pris);
 800383c:	4894      	ldr	r0, [pc, #592]	@ (8003a90 <main+0x318>)
 800383e:	f7fe fcd1 	bl	80021e4 <Kalman_Init>

	kf_pris.A_data[0] = 1;
 8003842:	4b93      	ldr	r3, [pc, #588]	@ (8003a90 <main+0x318>)
 8003844:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003848:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_pris.A_data[1] = 0.0008395;
 800384a:	4b91      	ldr	r3, [pc, #580]	@ (8003a90 <main+0x318>)
 800384c:	4a91      	ldr	r2, [pc, #580]	@ (8003a94 <main+0x31c>)
 800384e:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_pris.A_data[2] = -4.198e-07;
 8003850:	4b8f      	ldr	r3, [pc, #572]	@ (8003a90 <main+0x318>)
 8003852:	4a91      	ldr	r2, [pc, #580]	@ (8003a98 <main+0x320>)
 8003854:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_pris.A_data[3] = 1.282e-05;
 8003856:	4b8e      	ldr	r3, [pc, #568]	@ (8003a90 <main+0x318>)
 8003858:	4a90      	ldr	r2, [pc, #576]	@ (8003a9c <main+0x324>)
 800385a:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_pris.A_data[4] = 0;
 800385c:	4b8c      	ldr	r3, [pc, #560]	@ (8003a90 <main+0x318>)
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_pris.A_data[5] = 0.6791;
 8003866:	4b8a      	ldr	r3, [pc, #552]	@ (8003a90 <main+0x318>)
 8003868:	4a8d      	ldr	r2, [pc, #564]	@ (8003aa0 <main+0x328>)
 800386a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_pris.A_data[6] = -0.0008395;
 800386e:	4b88      	ldr	r3, [pc, #544]	@ (8003a90 <main+0x318>)
 8003870:	4a8c      	ldr	r2, [pc, #560]	@ (8003aa4 <main+0x32c>)
 8003872:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_pris.A_data[7] = 0.02564;
 8003876:	4b86      	ldr	r3, [pc, #536]	@ (8003a90 <main+0x318>)
 8003878:	4a8b      	ldr	r2, [pc, #556]	@ (8003aa8 <main+0x330>)
 800387a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_pris.A_data[8] = 0;
 800387e:	4b84      	ldr	r3, [pc, #528]	@ (8003a90 <main+0x318>)
 8003880:	f04f 0200 	mov.w	r2, #0
 8003884:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_pris.A_data[9] = 0;
 8003888:	4b81      	ldr	r3, [pc, #516]	@ (8003a90 <main+0x318>)
 800388a:	f04f 0200 	mov.w	r2, #0
 800388e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_pris.A_data[10] = 1;
 8003892:	4b7f      	ldr	r3, [pc, #508]	@ (8003a90 <main+0x318>)
 8003894:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003898:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_pris.A_data[11] = 0;
 800389c:	4b7c      	ldr	r3, [pc, #496]	@ (8003a90 <main+0x318>)
 800389e:	f04f 0200 	mov.w	r2, #0
 80038a2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_pris.A_data[12] = 0;
 80038a6:	4b7a      	ldr	r3, [pc, #488]	@ (8003a90 <main+0x318>)
 80038a8:	f04f 0200 	mov.w	r2, #0
 80038ac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_pris.A_data[13] = -0.04203;
 80038b0:	4b77      	ldr	r3, [pc, #476]	@ (8003a90 <main+0x318>)
 80038b2:	4a7e      	ldr	r2, [pc, #504]	@ (8003aac <main+0x334>)
 80038b4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_pris.A_data[14] = 2.101e-05;
 80038b8:	4b75      	ldr	r3, [pc, #468]	@ (8003a90 <main+0x318>)
 80038ba:	4a7d      	ldr	r2, [pc, #500]	@ (8003ab0 <main+0x338>)
 80038bc:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_pris.A_data[15] = -0.09565;
 80038c0:	4b73      	ldr	r3, [pc, #460]	@ (8003a90 <main+0x318>)
 80038c2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ab4 <main+0x33c>)
 80038c4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_pris.B_data[0] = 4.006e-06;
 80038c8:	4b71      	ldr	r3, [pc, #452]	@ (8003a90 <main+0x318>)
 80038ca:	4a7b      	ldr	r2, [pc, #492]	@ (8003ab8 <main+0x340>)
 80038cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_pris.B_data[1] = 0.008011;
 80038d0:	4b6f      	ldr	r3, [pc, #444]	@ (8003a90 <main+0x318>)
 80038d2:	4a7a      	ldr	r2, [pc, #488]	@ (8003abc <main+0x344>)
 80038d4:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_pris.B_data[2] = 0;
 80038d8:	4b6d      	ldr	r3, [pc, #436]	@ (8003a90 <main+0x318>)
 80038da:	f04f 0200 	mov.w	r2, #0
 80038de:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_pris.B_data[3] = 0.2826;
 80038e2:	4b6b      	ldr	r3, [pc, #428]	@ (8003a90 <main+0x318>)
 80038e4:	4a76      	ldr	r2, [pc, #472]	@ (8003ac0 <main+0x348>)
 80038e6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 80038ea:	2300      	movs	r3, #0
 80038ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038f0:	e027      	b.n	8003942 <main+0x1ca>
		for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 80038f2:	2300      	movs	r3, #0
 80038f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038f8:	e01a      	b.n	8003930 <main+0x1b8>
			kf_pris.H_data[i * KALMAN_STATE_DIM + j] = (i == j) ? 1.0f : 0.0f;
 80038fa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80038fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003902:	429a      	cmp	r2, r3
 8003904:	d102      	bne.n	800390c <main+0x194>
 8003906:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800390a:	e001      	b.n	8003910 <main+0x198>
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003914:	0099      	lsls	r1, r3, #2
 8003916:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800391a:	440b      	add	r3, r1
 800391c:	495c      	ldr	r1, [pc, #368]	@ (8003a90 <main+0x318>)
 800391e:	333c      	adds	r3, #60	@ 0x3c
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	440b      	add	r3, r1
 8003924:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < KALMAN_STATE_DIM; j++) {
 8003926:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800392a:	3301      	adds	r3, #1
 800392c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003930:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003934:	2b03      	cmp	r3, #3
 8003936:	dde0      	ble.n	80038fa <main+0x182>
	for (int i = 0; i < KALMAN_MEAS_DIM; i++) {
 8003938:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800393c:	3301      	adds	r3, #1
 800393e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003942:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003946:	2b03      	cmp	r3, #3
 8003948:	ddd3      	ble.n	80038f2 <main+0x17a>
		}
	}

	// Prismatic
	kf_pris.x_data[0] = 0;
 800394a:	4b51      	ldr	r3, [pc, #324]	@ (8003a90 <main+0x318>)
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_pris.x_data[1] = 0;
 8003954:	4b4e      	ldr	r3, [pc, #312]	@ (8003a90 <main+0x318>)
 8003956:	f04f 0200 	mov.w	r2, #0
 800395a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_pris.x_data[2] = 0;
 800395e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a90 <main+0x318>)
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_pris.x_data[3] = 0;
 8003968:	4b49      	ldr	r3, [pc, #292]	@ (8003a90 <main+0x318>)
 800396a:	f04f 0200 	mov.w	r2, #0
 800396e:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_pris, 0.01f);
 8003972:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8003ac4 <main+0x34c>
 8003976:	4846      	ldr	r0, [pc, #280]	@ (8003a90 <main+0x318>)
 8003978:	f7fe fd06 	bl	8002388 <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_pris, 0.9f);
 800397c:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 8003ac8 <main+0x350>
 8003980:	4843      	ldr	r0, [pc, #268]	@ (8003a90 <main+0x318>)
 8003982:	f7fe fcd1 	bl	8002328 <Kalman_SetProcessNoise>

	Kalman_Init(&kf_rev);
 8003986:	4851      	ldr	r0, [pc, #324]	@ (8003acc <main+0x354>)
 8003988:	f7fe fc2c 	bl	80021e4 <Kalman_Init>

	kf_rev.A_data[0] = 1;
 800398c:	4b4f      	ldr	r3, [pc, #316]	@ (8003acc <main+0x354>)
 800398e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003992:	671a      	str	r2, [r3, #112]	@ 0x70
	kf_rev.A_data[1] = 0.0009998;
 8003994:	4b4d      	ldr	r3, [pc, #308]	@ (8003acc <main+0x354>)
 8003996:	4a4e      	ldr	r2, [pc, #312]	@ (8003ad0 <main+0x358>)
 8003998:	675a      	str	r2, [r3, #116]	@ 0x74
	kf_rev.A_data[2] = -2.659e-06;
 800399a:	4b4c      	ldr	r3, [pc, #304]	@ (8003acc <main+0x354>)
 800399c:	4a4d      	ldr	r2, [pc, #308]	@ (8003ad4 <main+0x35c>)
 800399e:	679a      	str	r2, [r3, #120]	@ 0x78
	kf_rev.A_data[3] = 8.108e-08;
 80039a0:	4b4a      	ldr	r3, [pc, #296]	@ (8003acc <main+0x354>)
 80039a2:	4a4d      	ldr	r2, [pc, #308]	@ (8003ad8 <main+0x360>)
 80039a4:	67da      	str	r2, [r3, #124]	@ 0x7c
	kf_rev.A_data[4] = 0;
 80039a6:	4b49      	ldr	r3, [pc, #292]	@ (8003acc <main+0x354>)
 80039a8:	f04f 0200 	mov.w	r2, #0
 80039ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
	kf_rev.A_data[5] = 0.9996;
 80039b0:	4b46      	ldr	r3, [pc, #280]	@ (8003acc <main+0x354>)
 80039b2:	4a4a      	ldr	r2, [pc, #296]	@ (8003adc <main+0x364>)
 80039b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	kf_rev.A_data[6] = -0.005318;
 80039b8:	4b44      	ldr	r3, [pc, #272]	@ (8003acc <main+0x354>)
 80039ba:	4a49      	ldr	r2, [pc, #292]	@ (8003ae0 <main+0x368>)
 80039bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	kf_rev.A_data[7] = 0.0001622;
 80039c0:	4b42      	ldr	r3, [pc, #264]	@ (8003acc <main+0x354>)
 80039c2:	4a48      	ldr	r2, [pc, #288]	@ (8003ae4 <main+0x36c>)
 80039c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	kf_rev.A_data[8] = 0;
 80039c8:	4b40      	ldr	r3, [pc, #256]	@ (8003acc <main+0x354>)
 80039ca:	f04f 0200 	mov.w	r2, #0
 80039ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	kf_rev.A_data[9] = 0;
 80039d2:	4b3e      	ldr	r3, [pc, #248]	@ (8003acc <main+0x354>)
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	kf_rev.A_data[10] = 1;
 80039dc:	4b3b      	ldr	r3, [pc, #236]	@ (8003acc <main+0x354>)
 80039de:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80039e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	kf_rev.A_data[11] = 0;
 80039e6:	4b39      	ldr	r3, [pc, #228]	@ (8003acc <main+0x354>)
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	kf_rev.A_data[12] = 0;
 80039f0:	4b36      	ldr	r3, [pc, #216]	@ (8003acc <main+0x354>)
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	kf_rev.A_data[13] = -2.746;
 80039fa:	4b34      	ldr	r3, [pc, #208]	@ (8003acc <main+0x354>)
 80039fc:	4a3a      	ldr	r2, [pc, #232]	@ (8003ae8 <main+0x370>)
 80039fe:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	kf_rev.A_data[14] = 0.007303;
 8003a02:	4b32      	ldr	r3, [pc, #200]	@ (8003acc <main+0x354>)
 8003a04:	4a39      	ldr	r2, [pc, #228]	@ (8003aec <main+0x374>)
 8003a06:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	kf_rev.A_data[15] = 0.1354;
 8003a0a:	4b30      	ldr	r3, [pc, #192]	@ (8003acc <main+0x354>)
 8003a0c:	4a38      	ldr	r2, [pc, #224]	@ (8003af0 <main+0x378>)
 8003a0e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

	kf_rev.B_data[0] = 1.203e-07;
 8003a12:	4b2e      	ldr	r3, [pc, #184]	@ (8003acc <main+0x354>)
 8003a14:	4a37      	ldr	r2, [pc, #220]	@ (8003af4 <main+0x37c>)
 8003a16:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	kf_rev.B_data[1] = 0.0002406;
 8003a1a:	4b2c      	ldr	r3, [pc, #176]	@ (8003acc <main+0x354>)
 8003a1c:	4a36      	ldr	r2, [pc, #216]	@ (8003af8 <main+0x380>)
 8003a1e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
	kf_rev.B_data[2] = 0;
 8003a22:	4b2a      	ldr	r3, [pc, #168]	@ (8003acc <main+0x354>)
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	kf_rev.B_data[3] = 1.685;
 8003a2c:	4b27      	ldr	r3, [pc, #156]	@ (8003acc <main+0x354>)
 8003a2e:	4a33      	ldr	r2, [pc, #204]	@ (8003afc <main+0x384>)
 8003a30:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	// Identity H
	for (int i = 0; i < 2; i++) {
 8003a34:	2300      	movs	r3, #0
 8003a36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003a38:	e076      	b.n	8003b28 <main+0x3b0>
		for (int j = 0; j < 4; j++) {
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a3e:	e06d      	b.n	8003b1c <main+0x3a4>
			if (i == j) {
 8003a40:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003a42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d15b      	bne.n	8003b00 <main+0x388>
				kf_rev.H_data[i * 4 + j] = 1.0f;
 8003a48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a4a:	009a      	lsls	r2, r3, #2
 8003a4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a4e:	4413      	add	r3, r2
 8003a50:	4a1e      	ldr	r2, [pc, #120]	@ (8003acc <main+0x354>)
 8003a52:	333c      	adds	r3, #60	@ 0x3c
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	e05a      	b.n	8003b16 <main+0x39e>
 8003a60:	20001c38 	.word	0x20001c38
 8003a64:	20001aa0 	.word	0x20001aa0
 8003a68:	200019d4 	.word	0x200019d4
 8003a6c:	2000036c 	.word	0x2000036c
 8003a70:	20001908 	.word	0x20001908
 8003a74:	200003a0 	.word	0x200003a0
 8003a78:	20000290 	.word	0x20000290
 8003a7c:	2000183c 	.word	0x2000183c
 8003a80:	200006f8 	.word	0x200006f8
 8003a84:	20001d04 	.word	0x20001d04
 8003a88:	20001b6c 	.word	0x20001b6c
 8003a8c:	20000bd0 	.word	0x20000bd0
 8003a90:	20000e90 	.word	0x20000e90
 8003a94:	3a5c11e4 	.word	0x3a5c11e4
 8003a98:	b4e160df 	.word	0xb4e160df
 8003a9c:	3757157b 	.word	0x3757157b
 8003aa0:	3f2dd97f 	.word	0x3f2dd97f
 8003aa4:	ba5c11e4 	.word	0xba5c11e4
 8003aa8:	3cd20afa 	.word	0x3cd20afa
 8003aac:	bd2c27a6 	.word	0xbd2c27a6
 8003ab0:	37b03ea2 	.word	0x37b03ea2
 8003ab4:	bdc3e426 	.word	0xbdc3e426
 8003ab8:	36866b47 	.word	0x36866b47
 8003abc:	3c034092 	.word	0x3c034092
 8003ac0:	3e90b0f2 	.word	0x3e90b0f2
 8003ac4:	3c23d70a 	.word	0x3c23d70a
 8003ac8:	3f666666 	.word	0x3f666666
 8003acc:	200011b4 	.word	0x200011b4
 8003ad0:	3a830bb9 	.word	0x3a830bb9
 8003ad4:	b6327146 	.word	0xb6327146
 8003ad8:	33ae1e34 	.word	0x33ae1e34
 8003adc:	3f7fe5c9 	.word	0x3f7fe5c9
 8003ae0:	bbae429e 	.word	0xbbae429e
 8003ae4:	392a143b 	.word	0x392a143b
 8003ae8:	c02fbe77 	.word	0xc02fbe77
 8003aec:	3bef4e01 	.word	0x3bef4e01
 8003af0:	3e0aa64c 	.word	0x3e0aa64c
 8003af4:	34012bd0 	.word	0x34012bd0
 8003af8:	397c4992 	.word	0x397c4992
 8003afc:	3fd7ae14 	.word	0x3fd7ae14
			} else {
				kf_rev.H_data[i * 4 + j] = 0.0f;
 8003b00:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b02:	009a      	lsls	r2, r3, #2
 8003b04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b06:	4413      	add	r3, r2
 8003b08:	4ac1      	ldr	r2, [pc, #772]	@ (8003e10 <main+0x698>)
 8003b0a:	333c      	adds	r3, #60	@ 0x3c
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	601a      	str	r2, [r3, #0]
		for (int j = 0; j < 4; j++) {
 8003b16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b18:	3301      	adds	r3, #1
 8003b1a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	dd8e      	ble.n	8003a40 <main+0x2c8>
	for (int i = 0; i < 2; i++) {
 8003b22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b24:	3301      	adds	r3, #1
 8003b26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003b28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	dd85      	ble.n	8003a3a <main+0x2c2>
			}
		}
	}

	// Revolute
	kf_rev.x_data[0] = 0;
 8003b2e:	4bb8      	ldr	r3, [pc, #736]	@ (8003e10 <main+0x698>)
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
	kf_rev.x_data[1] = 0;
 8003b38:	4bb5      	ldr	r3, [pc, #724]	@ (8003e10 <main+0x698>)
 8003b3a:	f04f 0200 	mov.w	r2, #0
 8003b3e:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
	kf_rev.x_data[2] = 0;
 8003b42:	4bb3      	ldr	r3, [pc, #716]	@ (8003e10 <main+0x698>)
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f8c3 223c 	str.w	r2, [r3, #572]	@ 0x23c
	kf_rev.x_data[3] = 0;
 8003b4c:	4bb0      	ldr	r3, [pc, #704]	@ (8003e10 <main+0x698>)
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f8c3 2240 	str.w	r2, [r3, #576]	@ 0x240

	Kalman_SetMeasurementNoise(&kf_rev, 0.08f);
 8003b56:	ed9f 0aaf 	vldr	s0, [pc, #700]	@ 8003e14 <main+0x69c>
 8003b5a:	48ad      	ldr	r0, [pc, #692]	@ (8003e10 <main+0x698>)
 8003b5c:	f7fe fc14 	bl	8002388 <Kalman_SetMeasurementNoise>
	Kalman_SetProcessNoise(&kf_rev, 0.12f);
 8003b60:	ed9f 0aad 	vldr	s0, [pc, #692]	@ 8003e18 <main+0x6a0>
 8003b64:	48aa      	ldr	r0, [pc, #680]	@ (8003e10 <main+0x698>)
 8003b66:	f7fe fbdf 	bl	8002328 <Kalman_SetProcessNoise>

	Pris_motor = create_prismatic_motor(2.29e-04, 4.82e-04, 8.75e-01, 1.77e-01,
 8003b6a:	4cac      	ldr	r4, [pc, #688]	@ (8003e1c <main+0x6a4>)
 8003b6c:	463b      	mov	r3, r7
 8003b6e:	ed9f 6b8e 	vldr	d6, [pc, #568]	@ 8003da8 <main+0x630>
 8003b72:	ed9f 5b8f 	vldr	d5, [pc, #572]	@ 8003db0 <main+0x638>
 8003b76:	ed9f 4b90 	vldr	d4, [pc, #576]	@ 8003db8 <main+0x640>
 8003b7a:	ed9f 3b8f 	vldr	d3, [pc, #572]	@ 8003db8 <main+0x640>
 8003b7e:	ed9f 2b90 	vldr	d2, [pc, #576]	@ 8003dc0 <main+0x648>
 8003b82:	ed9f 1b91 	vldr	d1, [pc, #580]	@ 8003dc8 <main+0x650>
 8003b86:	ed9f 0b92 	vldr	d0, [pc, #584]	@ 8003dd0 <main+0x658>
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f7ff f8de 	bl	8002d4c <create_prismatic_motor>
 8003b90:	4625      	mov	r5, r4
 8003b92:	463c      	mov	r4, r7
 8003b94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b96:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b9a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003b9c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003b9e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ba0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003ba4:	e885 0003 	stmia.w	r5, {r0, r1}
			1.77e-01, 3.8719, 0.0016);
	Rev_motor = create_motor(1.88E-01, 6.91E-03, 7.36E-01, 1.63E+00,
 8003ba8:	4c9d      	ldr	r4, [pc, #628]	@ (8003e20 <main+0x6a8>)
 8003baa:	463b      	mov	r3, r7
 8003bac:	ed9f 6b8a 	vldr	d6, [pc, #552]	@ 8003dd8 <main+0x660>
 8003bb0:	ed9f 5b8b 	vldr	d5, [pc, #556]	@ 8003de0 <main+0x668>
 8003bb4:	ed9f 4b8c 	vldr	d4, [pc, #560]	@ 8003de8 <main+0x670>
 8003bb8:	ed9f 3b8d 	vldr	d3, [pc, #564]	@ 8003df0 <main+0x678>
 8003bbc:	ed9f 2b8e 	vldr	d2, [pc, #568]	@ 8003df8 <main+0x680>
 8003bc0:	ed9f 1b8f 	vldr	d1, [pc, #572]	@ 8003e00 <main+0x688>
 8003bc4:	ed9f 0b90 	vldr	d0, [pc, #576]	@ 8003e08 <main+0x690>
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff f900 	bl	8002dce <create_motor>
 8003bce:	4625      	mov	r5, r4
 8003bd0:	463c      	mov	r4, r7
 8003bd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bdc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bde:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003be2:	e885 0003 	stmia.w	r5, {r0, r1}
			1.63E+00 * 7.36E-01, 5.13E-01, 3.37E-04);

	// Prismatic Position
	Pris_posi_PID.Kp = 0.3;
 8003be6:	4b8f      	ldr	r3, [pc, #572]	@ (8003e24 <main+0x6ac>)
 8003be8:	4a8f      	ldr	r2, [pc, #572]	@ (8003e28 <main+0x6b0>)
 8003bea:	619a      	str	r2, [r3, #24]
	Pris_posi_PID.Ki = 0.01;
 8003bec:	4b8d      	ldr	r3, [pc, #564]	@ (8003e24 <main+0x6ac>)
 8003bee:	4a8f      	ldr	r2, [pc, #572]	@ (8003e2c <main+0x6b4>)
 8003bf0:	61da      	str	r2, [r3, #28]
	Pris_posi_PID.Kd = 0.3;
 8003bf2:	4b8c      	ldr	r3, [pc, #560]	@ (8003e24 <main+0x6ac>)
 8003bf4:	4a8c      	ldr	r2, [pc, #560]	@ (8003e28 <main+0x6b0>)
 8003bf6:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_posi_PID, 0);
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	488a      	ldr	r0, [pc, #552]	@ (8003e24 <main+0x6ac>)
 8003bfc:	f00b f824 	bl	800ec48 <arm_pid_init_f32>

	// Prismatic Velocity
	Pris_velo_PID.Kp = 0.08;
 8003c00:	4b8b      	ldr	r3, [pc, #556]	@ (8003e30 <main+0x6b8>)
 8003c02:	4a8c      	ldr	r2, [pc, #560]	@ (8003e34 <main+0x6bc>)
 8003c04:	619a      	str	r2, [r3, #24]
	Pris_velo_PID.Ki = 0.01;
 8003c06:	4b8a      	ldr	r3, [pc, #552]	@ (8003e30 <main+0x6b8>)
 8003c08:	4a88      	ldr	r2, [pc, #544]	@ (8003e2c <main+0x6b4>)
 8003c0a:	61da      	str	r2, [r3, #28]
	Pris_velo_PID.Kd = 0;
 8003c0c:	4b88      	ldr	r3, [pc, #544]	@ (8003e30 <main+0x6b8>)
 8003c0e:	f04f 0200 	mov.w	r2, #0
 8003c12:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Pris_velo_PID, 0);
 8003c14:	2100      	movs	r1, #0
 8003c16:	4886      	ldr	r0, [pc, #536]	@ (8003e30 <main+0x6b8>)
 8003c18:	f00b f816 	bl	800ec48 <arm_pid_init_f32>

	// Revolute Position
	Rev_posi_PID.Kp = 100.0;
 8003c1c:	4b86      	ldr	r3, [pc, #536]	@ (8003e38 <main+0x6c0>)
 8003c1e:	4a87      	ldr	r2, [pc, #540]	@ (8003e3c <main+0x6c4>)
 8003c20:	619a      	str	r2, [r3, #24]
	Rev_posi_PID.Ki = 40.0;
 8003c22:	4b85      	ldr	r3, [pc, #532]	@ (8003e38 <main+0x6c0>)
 8003c24:	4a86      	ldr	r2, [pc, #536]	@ (8003e40 <main+0x6c8>)
 8003c26:	61da      	str	r2, [r3, #28]
	Rev_posi_PID.Kd = 4.0;
 8003c28:	4b83      	ldr	r3, [pc, #524]	@ (8003e38 <main+0x6c0>)
 8003c2a:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8003c2e:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_posi_PID, 0);
 8003c30:	2100      	movs	r1, #0
 8003c32:	4881      	ldr	r0, [pc, #516]	@ (8003e38 <main+0x6c0>)
 8003c34:	f00b f808 	bl	800ec48 <arm_pid_init_f32>

	// Revolute Velocity
	Rev_velo_PID.Kp = 3.0;
 8003c38:	4b82      	ldr	r3, [pc, #520]	@ (8003e44 <main+0x6cc>)
 8003c3a:	4a83      	ldr	r2, [pc, #524]	@ (8003e48 <main+0x6d0>)
 8003c3c:	619a      	str	r2, [r3, #24]
	Rev_velo_PID.Ki = 0.1;
 8003c3e:	4b81      	ldr	r3, [pc, #516]	@ (8003e44 <main+0x6cc>)
 8003c40:	4a82      	ldr	r2, [pc, #520]	@ (8003e4c <main+0x6d4>)
 8003c42:	61da      	str	r2, [r3, #28]
	Rev_velo_PID.Kd = 0;
 8003c44:	4b7f      	ldr	r3, [pc, #508]	@ (8003e44 <main+0x6cc>)
 8003c46:	f04f 0200 	mov.w	r2, #0
 8003c4a:	621a      	str	r2, [r3, #32]
	arm_pid_init_f32(&Rev_velo_PID, 0);
 8003c4c:	2100      	movs	r1, #0
 8003c4e:	487d      	ldr	r0, [pc, #500]	@ (8003e44 <main+0x6cc>)
 8003c50:	f00a fffa 	bl	800ec48 <arm_pid_init_f32>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		Emer_trick = HAL_GetTick();
 8003c54:	f002 fca0 	bl	8006598 <HAL_GetTick>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	4a7d      	ldr	r2, [pc, #500]	@ (8003e50 <main+0x6d8>)
 8003c5c:	6013      	str	r3, [r2, #0]
		uint64_t currentTick = HAL_GetTick();
 8003c5e:	f002 fc9b 	bl	8006598 <HAL_GetTick>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2200      	movs	r2, #0
 8003c66:	469a      	mov	sl, r3
 8003c68:	4693      	mov	fp, r2
 8003c6a:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
		float dt = (currentTick - lastTick) / 1000.0f;
 8003c6e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c72:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003c76:	ebb0 0802 	subs.w	r8, r0, r2
 8003c7a:	eb61 0903 	sbc.w	r9, r1, r3
 8003c7e:	4640      	mov	r0, r8
 8003c80:	4649      	mov	r1, r9
 8003c82:	f7fd f86d 	bl	8000d60 <__aeabi_ul2f>
 8003c86:	ee06 0a90 	vmov	s13, r0
 8003c8a:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8003e54 <main+0x6dc>
 8003c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c92:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		Modbus_Protocal_Worker();
 8003c96:	f7fe fde5 	bl	8002864 <Modbus_Protocal_Worker>
		modbus_heartbeat(&hmodbus);
 8003c9a:	486f      	ldr	r0, [pc, #444]	@ (8003e58 <main+0x6e0>)
 8003c9c:	f7fd fac2 	bl	8001224 <modbus_heartbeat>
		Base_Sysytem_status = modbus_Base_System_Status(&hmodbus);
 8003ca0:	486d      	ldr	r0, [pc, #436]	@ (8003e58 <main+0x6e0>)
 8003ca2:	f7fd face 	bl	8001242 <modbus_Base_System_Status>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4b6c      	ldr	r3, [pc, #432]	@ (8003e5c <main+0x6e4>)
 8003cac:	701a      	strb	r2, [r3, #0]
		PS2_ReadData();
 8003cae:	f7fe f9c7 	bl	8002040 <PS2_ReadData>
		if (modbus_write_servo_up(&hmodbus) == 1) {
 8003cb2:	4869      	ldr	r0, [pc, #420]	@ (8003e58 <main+0x6e0>)
 8003cb4:	f7fd fae7 	bl	8001286 <modbus_write_servo_up>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d102      	bne.n	8003cc4 <main+0x54c>
			plotter = 1;
 8003cbe:	4b68      	ldr	r3, [pc, #416]	@ (8003e60 <main+0x6e8>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
		}
		if (modbus_write_servo_down(&hmodbus) == 1) {
 8003cc4:	4864      	ldr	r0, [pc, #400]	@ (8003e58 <main+0x6e0>)
 8003cc6:	f7fd faee 	bl	80012a6 <modbus_write_servo_down>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d102      	bne.n	8003cd6 <main+0x55e>
			plotter = 2;
 8003cd0:	4b63      	ldr	r3, [pc, #396]	@ (8003e60 <main+0x6e8>)
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	601a      	str	r2, [r3, #0]
		}

		t_global = HAL_GetTick() / 1000.0f;
 8003cd6:	f002 fc5f 	bl	8006598 <HAL_GetTick>
 8003cda:	ee07 0a90 	vmov	s15, r0
 8003cde:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ce2:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 8003e54 <main+0x6dc>
 8003ce6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cea:	4b5e      	ldr	r3, [pc, #376]	@ (8003e64 <main+0x6ec>)
 8003cec:	edc3 7a00 	vstr	s15, [r3]
//				__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 2000);
//				servo_state = 0;
//			}
//		}

		if (dt >= 0.001f) {
 8003cf0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003cf4:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8003e68 <main+0x6f0>
 8003cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d00:	f2c1 807a 	blt.w	8004df8 <main+0x1680>

			HAL_ADC_Start(&hadc1);
 8003d04:	4859      	ldr	r0, [pc, #356]	@ (8003e6c <main+0x6f4>)
 8003d06:	f003 f81b 	bl	8006d40 <HAL_ADC_Start>
			HAL_ADC_Start(&hadc2);
 8003d0a:	4859      	ldr	r0, [pc, #356]	@ (8003e70 <main+0x6f8>)
 8003d0c:	f003 f818 	bl	8006d40 <HAL_ADC_Start>
			adc_1 = HAL_ADC_GetValue(&hadc1);
 8003d10:	4856      	ldr	r0, [pc, #344]	@ (8003e6c <main+0x6f4>)
 8003d12:	f003 f8f9 	bl	8006f08 <HAL_ADC_GetValue>
 8003d16:	4603      	mov	r3, r0
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	4b56      	ldr	r3, [pc, #344]	@ (8003e74 <main+0x6fc>)
 8003d1c:	801a      	strh	r2, [r3, #0]
			adc_2 = HAL_ADC_GetValue(&hadc2);
 8003d1e:	4854      	ldr	r0, [pc, #336]	@ (8003e70 <main+0x6f8>)
 8003d20:	f003 f8f2 	bl	8006f08 <HAL_ADC_GetValue>
 8003d24:	4603      	mov	r3, r0
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	4b53      	ldr	r3, [pc, #332]	@ (8003e78 <main+0x700>)
 8003d2a:	801a      	strh	r2, [r3, #0]

			Encoder_Update(&encoder1, dt);
 8003d2c:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8003d30:	4852      	ldr	r0, [pc, #328]	@ (8003e7c <main+0x704>)
 8003d32:	f7fe f865 	bl	8001e00 <Encoder_Update>
			Encoder_Update(&encoder2, dt);
 8003d36:	ed97 0a19 	vldr	s0, [r7, #100]	@ 0x64
 8003d3a:	4851      	ldr	r0, [pc, #324]	@ (8003e80 <main+0x708>)
 8003d3c:	f7fe f860 	bl	8001e00 <Encoder_Update>
			lastTick = currentTick;
 8003d40:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8003d44:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
			QEIReadRaw3 = __HAL_TIM_GET_COUNTER(&htim3);
 8003d48:	4b4e      	ldr	r3, [pc, #312]	@ (8003e84 <main+0x70c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4e:	4a4e      	ldr	r2, [pc, #312]	@ (8003e88 <main+0x710>)
 8003d50:	6013      	str	r3, [r2, #0]
			QEIReadRaw4 = __HAL_TIM_GET_COUNTER(&htim4);
 8003d52:	4b4e      	ldr	r3, [pc, #312]	@ (8003e8c <main+0x714>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d58:	4a4d      	ldr	r2, [pc, #308]	@ (8003e90 <main+0x718>)
 8003d5a:	6013      	str	r3, [r2, #0]

			p1 = Encoder_GetPosition_mm(&encoder1);
 8003d5c:	4847      	ldr	r0, [pc, #284]	@ (8003e7c <main+0x704>)
 8003d5e:	f7fe f941 	bl	8001fe4 <Encoder_GetPosition_mm>
 8003d62:	eef0 7a40 	vmov.f32	s15, s0
 8003d66:	4b4b      	ldr	r3, [pc, #300]	@ (8003e94 <main+0x71c>)
 8003d68:	edc3 7a00 	vstr	s15, [r3]
			v1 = Encoder_GetVelocity_mm(&encoder1);
 8003d6c:	4843      	ldr	r0, [pc, #268]	@ (8003e7c <main+0x704>)
 8003d6e:	f7fe f948 	bl	8002002 <Encoder_GetVelocity_mm>
 8003d72:	eef0 7a40 	vmov.f32	s15, s0
 8003d76:	4b48      	ldr	r3, [pc, #288]	@ (8003e98 <main+0x720>)
 8003d78:	edc3 7a00 	vstr	s15, [r3]
			a1 = Encoder_GetAcceleration_mm(&encoder1);
 8003d7c:	483f      	ldr	r0, [pc, #252]	@ (8003e7c <main+0x704>)
 8003d7e:	f7fe f94f 	bl	8002020 <Encoder_GetAcceleration_mm>
 8003d82:	eef0 7a40 	vmov.f32	s15, s0
 8003d86:	4b45      	ldr	r3, [pc, #276]	@ (8003e9c <main+0x724>)
 8003d88:	edc3 7a00 	vstr	s15, [r3]

			p2 = Encoder_GetPosition(&encoder2);
 8003d8c:	483c      	ldr	r0, [pc, #240]	@ (8003e80 <main+0x708>)
 8003d8e:	f7fe f8ed 	bl	8001f6c <Encoder_GetPosition>
 8003d92:	eef0 7a40 	vmov.f32	s15, s0
 8003d96:	4b42      	ldr	r3, [pc, #264]	@ (8003ea0 <main+0x728>)
 8003d98:	edc3 7a00 	vstr	s15, [r3]
			v2 = Encoder_GetVelocity(&encoder2);
 8003d9c:	4838      	ldr	r0, [pc, #224]	@ (8003e80 <main+0x708>)
 8003d9e:	f7fe f8f4 	bl	8001f8a <Encoder_GetVelocity>
 8003da2:	eef0 7a40 	vmov.f32	s15, s0
 8003da6:	e07d      	b.n	8003ea4 <main+0x72c>
 8003da8:	eb1c432d 	.word	0xeb1c432d
 8003dac:	3f5a36e2 	.word	0x3f5a36e2
 8003db0:	b50b0f28 	.word	0xb50b0f28
 8003db4:	400ef9a6 	.word	0x400ef9a6
 8003db8:	9db22d0e 	.word	0x9db22d0e
 8003dbc:	3fc6a7ef 	.word	0x3fc6a7ef
 8003dc0:	00000000 	.word	0x00000000
 8003dc4:	3fec0000 	.word	0x3fec0000
 8003dc8:	3c968944 	.word	0x3c968944
 8003dcc:	3f3f969e 	.word	0x3f3f969e
 8003dd0:	05857aff 	.word	0x05857aff
 8003dd4:	3f2e03f7 	.word	0x3f2e03f7
 8003dd8:	fa8f7db7 	.word	0xfa8f7db7
 8003ddc:	3f3615eb 	.word	0x3f3615eb
 8003de0:	f9db22d1 	.word	0xf9db22d1
 8003de4:	3fe06a7e 	.word	0x3fe06a7e
 8003de8:	a7daa4fc 	.word	0xa7daa4fc
 8003dec:	3ff331e3 	.word	0x3ff331e3
 8003df0:	e147ae14 	.word	0xe147ae14
 8003df4:	3ffa147a 	.word	0x3ffa147a
 8003df8:	df3b645a 	.word	0xdf3b645a
 8003dfc:	3fe78d4f 	.word	0x3fe78d4f
 8003e00:	003eea21 	.word	0x003eea21
 8003e04:	3f7c4da9 	.word	0x3f7c4da9
 8003e08:	4dd2f1aa 	.word	0x4dd2f1aa
 8003e0c:	3fc81062 	.word	0x3fc81062
 8003e10:	200011b4 	.word	0x200011b4
 8003e14:	3da3d70a 	.word	0x3da3d70a
 8003e18:	3df5c28f 	.word	0x3df5c28f
 8003e1c:	200014d8 	.word	0x200014d8
 8003e20:	20001510 	.word	0x20001510
 8003e24:	20000d8c 	.word	0x20000d8c
 8003e28:	3e99999a 	.word	0x3e99999a
 8003e2c:	3c23d70a 	.word	0x3c23d70a
 8003e30:	20000dcc 	.word	0x20000dcc
 8003e34:	3da3d70a 	.word	0x3da3d70a
 8003e38:	20000e0c 	.word	0x20000e0c
 8003e3c:	42c80000 	.word	0x42c80000
 8003e40:	42200000 	.word	0x42200000
 8003e44:	20000e48 	.word	0x20000e48
 8003e48:	40400000 	.word	0x40400000
 8003e4c:	3dcccccd 	.word	0x3dcccccd
 8003e50:	200016f8 	.word	0x200016f8
 8003e54:	447a0000 	.word	0x447a0000
 8003e58:	200006f8 	.word	0x200006f8
 8003e5c:	20000d60 	.word	0x20000d60
 8003e60:	200016e8 	.word	0x200016e8
 8003e64:	200006c0 	.word	0x200006c0
 8003e68:	3a83126f 	.word	0x3a83126f
 8003e6c:	20000290 	.word	0x20000290
 8003e70:	200002fc 	.word	0x200002fc
 8003e74:	200006f4 	.word	0x200006f4
 8003e78:	200006f6 	.word	0x200006f6
 8003e7c:	2000036c 	.word	0x2000036c
 8003e80:	200003a0 	.word	0x200003a0
 8003e84:	20001908 	.word	0x20001908
 8003e88:	200003d4 	.word	0x200003d4
 8003e8c:	200019d4 	.word	0x200019d4
 8003e90:	200003d8 	.word	0x200003d8
 8003e94:	200006d8 	.word	0x200006d8
 8003e98:	200006dc 	.word	0x200006dc
 8003e9c:	200006e0 	.word	0x200006e0
 8003ea0:	200006e4 	.word	0x200006e4
 8003ea4:	4bac      	ldr	r3, [pc, #688]	@ (8004158 <main+0x9e0>)
 8003ea6:	edc3 7a00 	vstr	s15, [r3]
			a2 = Encoder_GetAcceleration(&encoder2);
 8003eaa:	48ac      	ldr	r0, [pc, #688]	@ (800415c <main+0x9e4>)
 8003eac:	f7fe f87c 	bl	8001fa8 <Encoder_GetAcceleration>
 8003eb0:	eef0 7a40 	vmov.f32	s15, s0
 8003eb4:	4baa      	ldr	r3, [pc, #680]	@ (8004160 <main+0x9e8>)
 8003eb6:	edc3 7a00 	vstr	s15, [r3]
//					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, 0);
//					NVIC_SystemReset();
//				}
//			}

			if (Base_Sysytem_status == Base_Home) {
 8003eba:	4baa      	ldr	r3, [pc, #680]	@ (8004164 <main+0x9ec>)
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	f000 8558 	beq.w	8004974 <main+0x11fc>
//					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, 0);
//					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, 0);
//					NVIC_SystemReset();
//				}

			} else if (Base_Sysytem_status == Base_Run_Jog_mode) {
 8003ec4:	4ba7      	ldr	r3, [pc, #668]	@ (8004164 <main+0x9ec>)
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	f040 841d 	bne.w	8004708 <main+0xf90>

				R_Theta_moving_Status(&hmodbus, Run_Jog_mode);
 8003ece:	2102      	movs	r1, #2
 8003ed0:	48a5      	ldr	r0, [pc, #660]	@ (8004168 <main+0x9f0>)
 8003ed2:	f7fd f9f8 	bl	80012c6 <R_Theta_moving_Status>

				Circle = PS2_ButtonCircle();
 8003ed6:	f7fe f8e5 	bl	80020a4 <PS2_ButtonCircle>
 8003eda:	4603      	mov	r3, r0
 8003edc:	461a      	mov	r2, r3
 8003ede:	4ba3      	ldr	r3, [pc, #652]	@ (800416c <main+0x9f4>)
 8003ee0:	601a      	str	r2, [r3, #0]
				Square = PS2_ButtonSquare();
 8003ee2:	f7fe f8f1 	bl	80020c8 <PS2_ButtonSquare>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	461a      	mov	r2, r3
 8003eea:	4ba1      	ldr	r3, [pc, #644]	@ (8004170 <main+0x9f8>)
 8003eec:	601a      	str	r2, [r3, #0]
				Triangle = PS2_ButtonTriangle();
 8003eee:	f7fe f8fb 	bl	80020e8 <PS2_ButtonTriangle>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4b9f      	ldr	r3, [pc, #636]	@ (8004174 <main+0x9fc>)
 8003ef8:	601a      	str	r2, [r3, #0]
				Cross = PS2_ButtonCross();
 8003efa:	f7fe f907 	bl	800210c <PS2_ButtonCross>
 8003efe:	4603      	mov	r3, r0
 8003f00:	461a      	mov	r2, r3
 8003f02:	4b9d      	ldr	r3, [pc, #628]	@ (8004178 <main+0xa00>)
 8003f04:	601a      	str	r2, [r3, #0]
				R1 = PS2_ButtonR1();
 8003f06:	f7fe f913 	bl	8002130 <PS2_ButtonR1>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	4b9b      	ldr	r3, [pc, #620]	@ (800417c <main+0xa04>)
 8003f10:	601a      	str	r2, [r3, #0]
				R2 = PS2_ButtonR2();
 8003f12:	f7fe f91f 	bl	8002154 <PS2_ButtonR2>
 8003f16:	4603      	mov	r3, r0
 8003f18:	461a      	mov	r2, r3
 8003f1a:	4b99      	ldr	r3, [pc, #612]	@ (8004180 <main+0xa08>)
 8003f1c:	601a      	str	r2, [r3, #0]
				Select = PS2_ButtonSelect();
 8003f1e:	f7fe f92b 	bl	8002178 <PS2_ButtonSelect>
 8003f22:	4603      	mov	r3, r0
 8003f24:	461a      	mov	r2, r3
 8003f26:	4b97      	ldr	r3, [pc, #604]	@ (8004184 <main+0xa0c>)
 8003f28:	601a      	str	r2, [r3, #0]
				Start = PS2_ButtonStart();
 8003f2a:	f7fe f937 	bl	800219c <PS2_ButtonStart>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	461a      	mov	r2, r3
 8003f32:	4b95      	ldr	r3, [pc, #596]	@ (8004188 <main+0xa10>)
 8003f34:	601a      	str	r2, [r3, #0]
				L2 = PS2_ButtonL2();
 8003f36:	f7fe f943 	bl	80021c0 <PS2_ButtonL2>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	4b93      	ldr	r3, [pc, #588]	@ (800418c <main+0xa14>)
 8003f40:	601a      	str	r2, [r3, #0]

				if (PS2_ButtonSquare()) {
 8003f42:	f7fe f8c1 	bl	80020c8 <PS2_ButtonSquare>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00a      	beq.n	8003f62 <main+0x7ea>
					// Move Right (Revolute)
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1); // 0 or 1
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	2140      	movs	r1, #64	@ 0x40
 8003f50:	488f      	ldr	r0, [pc, #572]	@ (8004190 <main+0xa18>)
 8003f52:	f004 fbbb 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, 30000);
 8003f56:	4b8f      	ldr	r3, [pc, #572]	@ (8004194 <main+0xa1c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003f5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f60:	e018      	b.n	8003f94 <main+0x81c>
				} else if (PS2_ButtonCircle()) {
 8003f62:	f7fe f89f 	bl	80020a4 <PS2_ButtonCircle>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00a      	beq.n	8003f82 <main+0x80a>
					// Move Left (Revolute)
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0); // 0 or 1
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	2140      	movs	r1, #64	@ 0x40
 8003f70:	4887      	ldr	r0, [pc, #540]	@ (8004190 <main+0xa18>)
 8003f72:	f004 fbab 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, 30000);
 8003f76:	4b87      	ldr	r3, [pc, #540]	@ (8004194 <main+0xa1c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f247 5230 	movw	r2, #30000	@ 0x7530
 8003f7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f80:	e008      	b.n	8003f94 <main+0x81c>
				} else {
					//float v_set = (Revolute_dis() / 18.0) * 65535.0;
					// HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0); // 0 or 1
					//__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, v_set);
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0); // 0 or 1
 8003f82:	2200      	movs	r2, #0
 8003f84:	2140      	movs	r1, #64	@ 0x40
 8003f86:	4882      	ldr	r0, [pc, #520]	@ (8004190 <main+0xa18>)
 8003f88:	f004 fba0 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, 0);
 8003f8c:	4b81      	ldr	r3, [pc, #516]	@ (8004194 <main+0xa1c>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2200      	movs	r2, #0
 8003f92:	63da      	str	r2, [r3, #60]	@ 0x3c
				}

				if (PS2_ButtonTriangle()) {
 8003f94:	f7fe f8a8 	bl	80020e8 <PS2_ButtonTriangle>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <main+0x83c>
					// Move Up (Prismatic)
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1); // 0 or 1
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	2102      	movs	r1, #2
 8003fa2:	487d      	ldr	r0, [pc, #500]	@ (8004198 <main+0xa20>)
 8003fa4:	f004 fb92 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, 40000);
 8003fa8:	4b7a      	ldr	r3, [pc, #488]	@ (8004194 <main+0xa1c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8003fb0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003fb2:	e018      	b.n	8003fe6 <main+0x86e>
				} else if (PS2_ButtonCross()) {
 8003fb4:	f7fe f8aa 	bl	800210c <PS2_ButtonCross>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00a      	beq.n	8003fd4 <main+0x85c>
					// Move Down (Prismatic)
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); // 0 or 1
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	4875      	ldr	r0, [pc, #468]	@ (8004198 <main+0xa20>)
 8003fc4:	f004 fb82 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, 40000);
 8003fc8:	4b72      	ldr	r3, [pc, #456]	@ (8004194 <main+0xa1c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8003fd0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003fd2:	e008      	b.n	8003fe6 <main+0x86e>
				} else {
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); // 0 or 1
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	2102      	movs	r1, #2
 8003fd8:	486f      	ldr	r0, [pc, #444]	@ (8004198 <main+0xa20>)
 8003fda:	f004 fb77 	bl	80086cc <HAL_GPIO_WritePin>
					__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, 0);
 8003fde:	4b6d      	ldr	r3, [pc, #436]	@ (8004194 <main+0xa1c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	635a      	str	r2, [r3, #52]	@ 0x34
				}

				if (PS2_ButtonR1()) {
 8003fe6:	f7fe f8a3 	bl	8002130 <PS2_ButtonR1>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d005      	beq.n	8003ffc <main+0x884>
					// Servo/Pen Move up
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 500);
 8003ff0:	4b6a      	ldr	r3, [pc, #424]	@ (800419c <main+0xa24>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003ff8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ffa:	e00e      	b.n	800401a <main+0x8a2>
				} else if (PS2_ButtonR2()) {
 8003ffc:	f7fe f8aa 	bl	8002154 <PS2_ButtonR2>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d005      	beq.n	8004012 <main+0x89a>
					// Servo/Pen Move Down
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 2000);
 8004006:	4b65      	ldr	r3, [pc, #404]	@ (800419c <main+0xa24>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800400e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004010:	e003      	b.n	800401a <main+0x8a2>
				} else {
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8004012:	4b62      	ldr	r3, [pc, #392]	@ (800419c <main+0xa24>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2200      	movs	r2, #0
 8004018:	641a      	str	r2, [r3, #64]	@ 0x40
				}

				uint8_t selectPressed = PS2_ButtonL2();
 800401a:	f7fe f8d1 	bl	80021c0 <PS2_ButtonL2>
 800401e:	4603      	mov	r3, r0
 8004020:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
				static uint8_t prevSelect = 0;
				if (selectPressed && !prevSelect) {
 8004024:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004028:	2b00      	cmp	r3, #0
 800402a:	d072      	beq.n	8004112 <main+0x99a>
 800402c:	4b5c      	ldr	r3, [pc, #368]	@ (80041a0 <main+0xa28>)
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d16e      	bne.n	8004112 <main+0x99a>
					if (count < 11) {
 8004034:	4b5b      	ldr	r3, [pc, #364]	@ (80041a4 <main+0xa2c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b0a      	cmp	r3, #10
 800403a:	dc6a      	bgt.n	8004112 <main+0x99a>
//						float test[11] = { 0.0f, 25.0f, 50.0f, 75.0f, 75.0f,
//								0.0f, 95.0f, 0.0f, 0.0f, 100.0f };
						PrismaticTenPoints[count] = roundf(
								Encoder_GetPosition_mm(&encoder1) * 10.0f);
 800403c:	485a      	ldr	r0, [pc, #360]	@ (80041a8 <main+0xa30>)
 800403e:	f7fd ffd1 	bl	8001fe4 <Encoder_GetPosition_mm>
 8004042:	eef0 7a40 	vmov.f32	s15, s0
						PrismaticTenPoints[count] = roundf(
 8004046:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800404a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800404e:	4b55      	ldr	r3, [pc, #340]	@ (80041a4 <main+0xa2c>)
 8004050:	681c      	ldr	r4, [r3, #0]
 8004052:	eeb0 0a67 	vmov.f32	s0, s15
 8004056:	f00b fd91 	bl	800fb7c <roundf>
 800405a:	eef0 7a40 	vmov.f32	s15, s0
 800405e:	4a53      	ldr	r2, [pc, #332]	@ (80041ac <main+0xa34>)
 8004060:	00a3      	lsls	r3, r4, #2
 8004062:	4413      	add	r3, r2
 8004064:	edc3 7a00 	vstr	s15, [r3]
						RevoluteTenPoints_Degree[count] = roundf(
								(Encoder_GetDegree(&encoder2) / (100.0 / 30.0))
 8004068:	483c      	ldr	r0, [pc, #240]	@ (800415c <main+0x9e4>)
 800406a:	f7fd ffac 	bl	8001fc6 <Encoder_GetDegree>
 800406e:	ee10 3a10 	vmov	r3, s0
 8004072:	4618      	mov	r0, r3
 8004074:	f7fc fa34 	bl	80004e0 <__aeabi_f2d>
 8004078:	a335      	add	r3, pc, #212	@ (adr r3, 8004150 <main+0x9d8>)
 800407a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407e:	f7fc fbb1 	bl	80007e4 <__aeabi_ddiv>
 8004082:	4602      	mov	r2, r0
 8004084:	460b      	mov	r3, r1
 8004086:	4610      	mov	r0, r2
 8004088:	4619      	mov	r1, r3
										* 10.0f);
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	4b48      	ldr	r3, [pc, #288]	@ (80041b0 <main+0xa38>)
 8004090:	f7fc fa7e 	bl	8000590 <__aeabi_dmul>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
						RevoluteTenPoints_Degree[count] = roundf(
 8004098:	4610      	mov	r0, r2
 800409a:	4619      	mov	r1, r3
 800409c:	f7fc fd48 	bl	8000b30 <__aeabi_d2f>
 80040a0:	4602      	mov	r2, r0
 80040a2:	4b40      	ldr	r3, [pc, #256]	@ (80041a4 <main+0xa2c>)
 80040a4:	681c      	ldr	r4, [r3, #0]
 80040a6:	ee00 2a10 	vmov	s0, r2
 80040aa:	f00b fd67 	bl	800fb7c <roundf>
 80040ae:	eef0 7a40 	vmov.f32	s15, s0
 80040b2:	4a40      	ldr	r2, [pc, #256]	@ (80041b4 <main+0xa3c>)
 80040b4:	00a3      	lsls	r3, r4, #2
 80040b6:	4413      	add	r3, r2
 80040b8:	edc3 7a00 	vstr	s15, [r3]
						PrismaticTenPoints_real[count] = Encoder_GetPosition_mm(
 80040bc:	4b39      	ldr	r3, [pc, #228]	@ (80041a4 <main+0xa2c>)
 80040be:	681c      	ldr	r4, [r3, #0]
 80040c0:	4839      	ldr	r0, [pc, #228]	@ (80041a8 <main+0xa30>)
 80040c2:	f7fd ff8f 	bl	8001fe4 <Encoder_GetPosition_mm>
 80040c6:	eef0 7a40 	vmov.f32	s15, s0
 80040ca:	4a3b      	ldr	r2, [pc, #236]	@ (80041b8 <main+0xa40>)
 80040cc:	00a3      	lsls	r3, r4, #2
 80040ce:	4413      	add	r3, r2
 80040d0:	edc3 7a00 	vstr	s15, [r3]
								&encoder1);
						RevoluteTenPoints_real[count] = Encoder_GetPosition(
 80040d4:	4821      	ldr	r0, [pc, #132]	@ (800415c <main+0x9e4>)
 80040d6:	f7fd ff49 	bl	8001f6c <Encoder_GetPosition>
 80040da:	ee10 3a10 	vmov	r3, s0
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fc f9fe 	bl	80004e0 <__aeabi_f2d>
								&encoder2) / (100.0 / 30.0);
 80040e4:	a31a      	add	r3, pc, #104	@ (adr r3, 8004150 <main+0x9d8>)
 80040e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ea:	f7fc fb7b 	bl	80007e4 <__aeabi_ddiv>
 80040ee:	4602      	mov	r2, r0
 80040f0:	460b      	mov	r3, r1
						RevoluteTenPoints_real[count] = Encoder_GetPosition(
 80040f2:	492c      	ldr	r1, [pc, #176]	@ (80041a4 <main+0xa2c>)
 80040f4:	680c      	ldr	r4, [r1, #0]
								&encoder2) / (100.0 / 30.0);
 80040f6:	4610      	mov	r0, r2
 80040f8:	4619      	mov	r1, r3
 80040fa:	f7fc fd19 	bl	8000b30 <__aeabi_d2f>
 80040fe:	4602      	mov	r2, r0
						RevoluteTenPoints_real[count] = Encoder_GetPosition(
 8004100:	492e      	ldr	r1, [pc, #184]	@ (80041bc <main+0xa44>)
 8004102:	00a3      	lsls	r3, r4, #2
 8004104:	440b      	add	r3, r1
 8004106:	601a      	str	r2, [r3, #0]
//						PrismaticTenPoints_real[count] = test[count];
//						RevoluteTenPoints_real[count] = test[count] / 10.0f;
						count += 1;
 8004108:	4b26      	ldr	r3, [pc, #152]	@ (80041a4 <main+0xa2c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	3301      	adds	r3, #1
 800410e:	4a25      	ldr	r2, [pc, #148]	@ (80041a4 <main+0xa2c>)
 8004110:	6013      	str	r3, [r2, #0]
					}
				}
				prevSelect = selectPressed;
 8004112:	4a23      	ldr	r2, [pc, #140]	@ (80041a0 <main+0xa28>)
 8004114:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8004118:	7013      	strb	r3, [r2, #0]

				static uint8_t prevStart = 0;
				uint8_t nowStart = PS2_ButtonStart();
 800411a:	f7fe f83f 	bl	800219c <PS2_ButtonStart>
 800411e:	4603      	mov	r3, r0
 8004120:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
				if (nowStart && !prevStart) {
 8004124:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 819d 	beq.w	8004468 <main+0xcf0>
 800412e:	4b24      	ldr	r3, [pc, #144]	@ (80041c0 <main+0xa48>)
 8004130:	781b      	ldrb	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	f040 8198 	bne.w	8004468 <main+0xcf0>
					state_start = 1;
 8004138:	4b22      	ldr	r3, [pc, #136]	@ (80041c4 <main+0xa4c>)
 800413a:	2201      	movs	r2, #1
 800413c:	601a      	str	r2, [r3, #0]
					traj_start_time = t_global;
 800413e:	4b22      	ldr	r3, [pc, #136]	@ (80041c8 <main+0xa50>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a22      	ldr	r2, [pc, #136]	@ (80041cc <main+0xa54>)
 8004144:	6013      	str	r3, [r2, #0]
					for (int i = 0; i < 10; i++) {
 8004146:	2300      	movs	r3, #0
 8004148:	677b      	str	r3, [r7, #116]	@ 0x74
 800414a:	e186      	b.n	800445a <main+0xce2>
 800414c:	f3af 8000 	nop.w
 8004150:	aaaaaaab 	.word	0xaaaaaaab
 8004154:	400aaaaa 	.word	0x400aaaaa
 8004158:	200006e8 	.word	0x200006e8
 800415c:	200003a0 	.word	0x200003a0
 8004160:	200006ec 	.word	0x200006ec
 8004164:	20000d60 	.word	0x20000d60
 8004168:	200006f8 	.word	0x200006f8
 800416c:	20001568 	.word	0x20001568
 8004170:	2000156c 	.word	0x2000156c
 8004174:	20001570 	.word	0x20001570
 8004178:	20001574 	.word	0x20001574
 800417c:	20001578 	.word	0x20001578
 8004180:	2000157c 	.word	0x2000157c
 8004184:	20001580 	.word	0x20001580
 8004188:	20001584 	.word	0x20001584
 800418c:	20001588 	.word	0x20001588
 8004190:	48000800 	.word	0x48000800
 8004194:	20001c38 	.word	0x20001c38
 8004198:	48000400 	.word	0x48000400
 800419c:	20001aa0 	.word	0x20001aa0
 80041a0:	20001708 	.word	0x20001708
 80041a4:	20000208 	.word	0x20000208
 80041a8:	2000036c 	.word	0x2000036c
 80041ac:	2000158c 	.word	0x2000158c
 80041b0:	40240000 	.word	0x40240000
 80041b4:	200015b8 	.word	0x200015b8
 80041b8:	200015e4 	.word	0x200015e4
 80041bc:	20001610 	.word	0x20001610
 80041c0:	20001709 	.word	0x20001709
 80041c4:	200016ec 	.word	0x200016ec
 80041c8:	200006c0 	.word	0x200006c0
 80041cc:	200006c4 	.word	0x200006c4
						float start_pris = PrismaticTenPoints_real[i];
 80041d0:	4a79      	ldr	r2, [pc, #484]	@ (80043b8 <main+0xc40>)
 80041d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4413      	add	r3, r2
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	657b      	str	r3, [r7, #84]	@ 0x54
						float end_pris = PrismaticTenPoints_real[i + 1];
 80041dc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041de:	3301      	adds	r3, #1
 80041e0:	4a75      	ldr	r2, [pc, #468]	@ (80043b8 <main+0xc40>)
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	653b      	str	r3, [r7, #80]	@ 0x50
						float start_rev = RevoluteTenPoints_real[i];
 80041ea:	4a74      	ldr	r2, [pc, #464]	@ (80043bc <main+0xc44>)
 80041ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
						float end_rev = (RevoluteTenPoints_real[i + 1]);
 80041f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041f8:	3301      	adds	r3, #1
 80041fa:	4a70      	ldr	r2, [pc, #448]	@ (80043bc <main+0xc44>)
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4413      	add	r3, r2
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	64bb      	str	r3, [r7, #72]	@ 0x48

						float t_start_pris =
								(i == 0) ?
										0.0f :
 8004204:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004206:	2b00      	cmp	r3, #0
 8004208:	d021      	beq.n	800424e <main+0xad6>
										Prismatic[i - 1].t_start
 800420a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800420c:	1e5a      	subs	r2, r3, #1
 800420e:	496c      	ldr	r1, [pc, #432]	@ (80043c0 <main+0xc48>)
 8004210:	4613      	mov	r3, r2
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	3320      	adds	r3, #32
 800421c:	ed93 7a00 	vldr	s14, [r3]
												+ Prismatic[i - 1].t_total
 8004220:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004222:	1e5a      	subs	r2, r3, #1
 8004224:	4966      	ldr	r1, [pc, #408]	@ (80043c0 <main+0xc48>)
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	331c      	adds	r3, #28
 8004232:	edd3 7a00 	vldr	s15, [r3]
 8004236:	ee37 7a27 	vadd.f32	s14, s14, s15
												+ delay_pris[i - 1];
 800423a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800423c:	3b01      	subs	r3, #1
 800423e:	4a61      	ldr	r2, [pc, #388]	@ (80043c4 <main+0xc4c>)
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	edd3 7a00 	vldr	s15, [r3]
										0.0f :
 8004248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800424c:	e001      	b.n	8004252 <main+0xada>
 800424e:	eddf 7a5e 	vldr	s15, [pc, #376]	@ 80043c8 <main+0xc50>
						float t_start_pris =
 8004252:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
						float t_start_rev =
								(i == 0) ?
										0.0f :
 8004256:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004258:	2b00      	cmp	r3, #0
 800425a:	d021      	beq.n	80042a0 <main+0xb28>
										Revolute[i - 1].t_start
 800425c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800425e:	1e5a      	subs	r2, r3, #1
 8004260:	495a      	ldr	r1, [pc, #360]	@ (80043cc <main+0xc54>)
 8004262:	4613      	mov	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3320      	adds	r3, #32
 800426e:	ed93 7a00 	vldr	s14, [r3]
												+ Revolute[i - 1].t_total
 8004272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004274:	1e5a      	subs	r2, r3, #1
 8004276:	4955      	ldr	r1, [pc, #340]	@ (80043cc <main+0xc54>)
 8004278:	4613      	mov	r3, r2
 800427a:	00db      	lsls	r3, r3, #3
 800427c:	4413      	add	r3, r2
 800427e:	009b      	lsls	r3, r3, #2
 8004280:	440b      	add	r3, r1
 8004282:	331c      	adds	r3, #28
 8004284:	edd3 7a00 	vldr	s15, [r3]
 8004288:	ee37 7a27 	vadd.f32	s14, s14, s15
												+ delay_rev[i - 1];
 800428c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800428e:	3b01      	subs	r3, #1
 8004290:	4a4f      	ldr	r2, [pc, #316]	@ (80043d0 <main+0xc58>)
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	edd3 7a00 	vldr	s15, [r3]
										0.0f :
 800429a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800429e:	e001      	b.n	80042a4 <main+0xb2c>
 80042a0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 80043c8 <main+0xc50>
						float t_start_rev =
 80042a4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

						if (fabsf(end_pris - start_pris) < 0.001f) {
 80042a8:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80042ac:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80042b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042b4:	eef0 7ae7 	vabs.f32	s15, s15
 80042b8:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80043d4 <main+0xc5c>
 80042bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c4:	d517      	bpl.n	80042f6 <main+0xb7e>
							InitHoldTrajectorySegment(&Prismatic[i], start_pris,
 80042c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80042c8:	4613      	mov	r3, r2
 80042ca:	00db      	lsls	r3, r3, #3
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	4a3b      	ldr	r2, [pc, #236]	@ (80043c0 <main+0xc48>)
 80042d2:	4413      	add	r3, r2
 80042d4:	ed97 1a11 	vldr	s2, [r7, #68]	@ 0x44
 80042d8:	eef1 0a06 	vmov.f32	s1, #22	@ 0x40b00000  5.5
 80042dc:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7fe ffb1 	bl	8003248 <InitHoldTrajectorySegment>
									5.5f, t_start_pris);
							delay_pris[i] = 0.0f;
 80042e6:	4a37      	ldr	r2, [pc, #220]	@ (80043c4 <main+0xc4c>)
 80042e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4413      	add	r3, r2
 80042ee:	f04f 0200 	mov.w	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	e039      	b.n	800436a <main+0xbf2>
						} else {
							InitTrajectorySegment(&Prismatic[i], start_pris,
 80042f6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80042f8:	4613      	mov	r3, r2
 80042fa:	00db      	lsls	r3, r3, #3
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4a2f      	ldr	r2, [pc, #188]	@ (80043c0 <main+0xc48>)
 8004302:	4413      	add	r3, r2
 8004304:	ed97 2a11 	vldr	s4, [r7, #68]	@ 0x44
 8004308:	eddf 1a33 	vldr	s3, [pc, #204]	@ 80043d8 <main+0xc60>
 800430c:	ed9f 1a33 	vldr	s2, [pc, #204]	@ 80043dc <main+0xc64>
 8004310:	edd7 0a14 	vldr	s1, [r7, #80]	@ 0x50
 8004314:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8004318:	4618      	mov	r0, r3
 800431a:	f7fe fd99 	bl	8002e50 <InitTrajectorySegment>
									end_pris, v_max_pris, a_max_pris,
									t_start_pris);
							delay_pris[i] = 5.5f - Prismatic[i].t_total;
 800431e:	4928      	ldr	r1, [pc, #160]	@ (80043c0 <main+0xc48>)
 8004320:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	331c      	adds	r3, #28
 800432e:	edd3 7a00 	vldr	s15, [r3]
 8004332:	eeb1 7a06 	vmov.f32	s14, #22	@ 0x40b00000  5.5
 8004336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800433a:	4a22      	ldr	r2, [pc, #136]	@ (80043c4 <main+0xc4c>)
 800433c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4413      	add	r3, r2
 8004342:	edc3 7a00 	vstr	s15, [r3]
							if (delay_pris[i] < 0.0f)
 8004346:	4a1f      	ldr	r2, [pc, #124]	@ (80043c4 <main+0xc4c>)
 8004348:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4413      	add	r3, r2
 800434e:	edd3 7a00 	vldr	s15, [r3]
 8004352:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800435a:	d506      	bpl.n	800436a <main+0xbf2>
								delay_pris[i] = 0.0f;
 800435c:	4a19      	ldr	r2, [pc, #100]	@ (80043c4 <main+0xc4c>)
 800435e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	4413      	add	r3, r2
 8004364:	f04f 0200 	mov.w	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
						}

						if (fabsf(end_rev - start_rev) < 0.001f) {
 800436a:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 800436e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8004372:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004376:	eef0 7ae7 	vabs.f32	s15, s15
 800437a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80043d4 <main+0xc5c>
 800437e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004386:	d52b      	bpl.n	80043e0 <main+0xc68>
							InitHoldTrajectorySegment(&Revolute[i], start_rev,
 8004388:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800438a:	4613      	mov	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	4413      	add	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4a0e      	ldr	r2, [pc, #56]	@ (80043cc <main+0xc54>)
 8004394:	4413      	add	r3, r2
 8004396:	ed97 1a10 	vldr	s2, [r7, #64]	@ 0x40
 800439a:	eef1 0a06 	vmov.f32	s1, #22	@ 0x40b00000  5.5
 800439e:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe ff50 	bl	8003248 <InitHoldTrajectorySegment>
									5.5f, t_start_rev);
							delay_rev[i] = 0.0f;
 80043a8:	4a09      	ldr	r2, [pc, #36]	@ (80043d0 <main+0xc58>)
 80043aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	4413      	add	r3, r2
 80043b0:	f04f 0200 	mov.w	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	e04d      	b.n	8004454 <main+0xcdc>
 80043b8:	200015e4 	.word	0x200015e4
 80043bc:	20001610 	.word	0x20001610
 80043c0:	200003f0 	.word	0x200003f0
 80043c4:	2000163c 	.word	0x2000163c
 80043c8:	00000000 	.word	0x00000000
 80043cc:	20000558 	.word	0x20000558
 80043d0:	20001664 	.word	0x20001664
 80043d4:	3a83126f 	.word	0x3a83126f
 80043d8:	437a0000 	.word	0x437a0000
 80043dc:	43fa0000 	.word	0x43fa0000
						} else {
							InitTrajectorySegment(&Revolute[i], start_rev,
 80043e0:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80043e2:	4613      	mov	r3, r2
 80043e4:	00db      	lsls	r3, r3, #3
 80043e6:	4413      	add	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4a91      	ldr	r2, [pc, #580]	@ (8004630 <main+0xeb8>)
 80043ec:	4413      	add	r3, r2
 80043ee:	ed97 2a10 	vldr	s4, [r7, #64]	@ 0x40
 80043f2:	eddf 1a90 	vldr	s3, [pc, #576]	@ 8004634 <main+0xebc>
 80043f6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80043fa:	edd7 0a12 	vldr	s1, [r7, #72]	@ 0x48
 80043fe:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8004402:	4618      	mov	r0, r3
 8004404:	f7fe fd24 	bl	8002e50 <InitTrajectorySegment>
									end_rev, v_max_rev, a_max_rev, t_start_rev);
							delay_rev[i] = 5.5f - Revolute[i].t_total;
 8004408:	4989      	ldr	r1, [pc, #548]	@ (8004630 <main+0xeb8>)
 800440a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800440c:	4613      	mov	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	4413      	add	r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	440b      	add	r3, r1
 8004416:	331c      	adds	r3, #28
 8004418:	edd3 7a00 	vldr	s15, [r3]
 800441c:	eeb1 7a06 	vmov.f32	s14, #22	@ 0x40b00000  5.5
 8004420:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004424:	4a84      	ldr	r2, [pc, #528]	@ (8004638 <main+0xec0>)
 8004426:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	4413      	add	r3, r2
 800442c:	edc3 7a00 	vstr	s15, [r3]
							if (delay_rev[i] < 0.0f)
 8004430:	4a81      	ldr	r2, [pc, #516]	@ (8004638 <main+0xec0>)
 8004432:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	edd3 7a00 	vldr	s15, [r3]
 800443c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004444:	d506      	bpl.n	8004454 <main+0xcdc>
								delay_rev[i] = 0.0f;
 8004446:	4a7c      	ldr	r2, [pc, #496]	@ (8004638 <main+0xec0>)
 8004448:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	601a      	str	r2, [r3, #0]
					for (int i = 0; i < 10; i++) {
 8004454:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004456:	3301      	adds	r3, #1
 8004458:	677b      	str	r3, [r7, #116]	@ 0x74
 800445a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800445c:	2b09      	cmp	r3, #9
 800445e:	f77f aeb7 	ble.w	80041d0 <main+0xa58>
						}
					}
					current_segment = 0;
 8004462:	4b76      	ldr	r3, [pc, #472]	@ (800463c <main+0xec4>)
 8004464:	2200      	movs	r2, #0
 8004466:	601a      	str	r2, [r3, #0]
				}
				prevStart = nowStart;
 8004468:	4a75      	ldr	r2, [pc, #468]	@ (8004640 <main+0xec8>)
 800446a:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 800446e:	7013      	strb	r3, [r2, #0]

				float t_relative = t_global - traj_start_time;
 8004470:	4b74      	ldr	r3, [pc, #464]	@ (8004644 <main+0xecc>)
 8004472:	ed93 7a00 	vldr	s14, [r3]
 8004476:	4b74      	ldr	r3, [pc, #464]	@ (8004648 <main+0xed0>)
 8004478:	edd3 7a00 	vldr	s15, [r3]
 800447c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004480:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

				if (current_segment < 10) {
 8004484:	4b6d      	ldr	r3, [pc, #436]	@ (800463c <main+0xec4>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	2b09      	cmp	r3, #9
 800448a:	dc48      	bgt.n	800451e <main+0xda6>
					pos_pris = GetTrajectoryPosition(
							&Prismatic[current_segment], t_relative);
 800448c:	4b6b      	ldr	r3, [pc, #428]	@ (800463c <main+0xec4>)
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	4613      	mov	r3, r2
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4413      	add	r3, r2
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	4a6c      	ldr	r2, [pc, #432]	@ (800464c <main+0xed4>)
 800449a:	4413      	add	r3, r2
					pos_pris = GetTrajectoryPosition(
 800449c:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fe fd8b 	bl	8002fbc <GetTrajectoryPosition>
 80044a6:	eef0 7a40 	vmov.f32	s15, s0
 80044aa:	4b69      	ldr	r3, [pc, #420]	@ (8004650 <main+0xed8>)
 80044ac:	edc3 7a00 	vstr	s15, [r3]
					vel_pris = GetTrajectoryVelocity(
							&Prismatic[current_segment], t_relative);
 80044b0:	4b62      	ldr	r3, [pc, #392]	@ (800463c <main+0xec4>)
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	4613      	mov	r3, r2
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	4413      	add	r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	4a63      	ldr	r2, [pc, #396]	@ (800464c <main+0xed4>)
 80044be:	4413      	add	r3, r2
					vel_pris = GetTrajectoryVelocity(
 80044c0:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7fe fe4f 	bl	8003168 <GetTrajectoryVelocity>
 80044ca:	eef0 7a40 	vmov.f32	s15, s0
 80044ce:	4b61      	ldr	r3, [pc, #388]	@ (8004654 <main+0xedc>)
 80044d0:	edc3 7a00 	vstr	s15, [r3]
					pos_rev = GetTrajectoryPosition(&Revolute[current_segment],
 80044d4:	4b59      	ldr	r3, [pc, #356]	@ (800463c <main+0xec4>)
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	4613      	mov	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4a53      	ldr	r2, [pc, #332]	@ (8004630 <main+0xeb8>)
 80044e2:	4413      	add	r3, r2
 80044e4:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fe fd67 	bl	8002fbc <GetTrajectoryPosition>
 80044ee:	eef0 7a40 	vmov.f32	s15, s0
 80044f2:	4b59      	ldr	r3, [pc, #356]	@ (8004658 <main+0xee0>)
 80044f4:	edc3 7a00 	vstr	s15, [r3]
							t_relative);
					vel_rev = GetTrajectoryVelocity(&Revolute[current_segment],
 80044f8:	4b50      	ldr	r3, [pc, #320]	@ (800463c <main+0xec4>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	4613      	mov	r3, r2
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4a4a      	ldr	r2, [pc, #296]	@ (8004630 <main+0xeb8>)
 8004506:	4413      	add	r3, r2
 8004508:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe fe2b 	bl	8003168 <GetTrajectoryVelocity>
 8004512:	eef0 7a40 	vmov.f32	s15, s0
 8004516:	4b51      	ldr	r3, [pc, #324]	@ (800465c <main+0xee4>)
 8004518:	edc3 7a00 	vstr	s15, [r3]
 800451c:	e014      	b.n	8004548 <main+0xdd0>
							t_relative);
				} else {
					pos_pris = Prismatic[9].end_pos;
 800451e:	4b4b      	ldr	r3, [pc, #300]	@ (800464c <main+0xed4>)
 8004520:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8004524:	4a4a      	ldr	r2, [pc, #296]	@ (8004650 <main+0xed8>)
 8004526:	6013      	str	r3, [r2, #0]
					vel_pris = 0.0f;
 8004528:	4b4a      	ldr	r3, [pc, #296]	@ (8004654 <main+0xedc>)
 800452a:	f04f 0200 	mov.w	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
					pos_rev = Revolute[9].end_pos;
 8004530:	4b3f      	ldr	r3, [pc, #252]	@ (8004630 <main+0xeb8>)
 8004532:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8004536:	4a48      	ldr	r2, [pc, #288]	@ (8004658 <main+0xee0>)
 8004538:	6013      	str	r3, [r2, #0]
					vel_rev = 0.0f;
 800453a:	4b48      	ldr	r3, [pc, #288]	@ (800465c <main+0xee4>)
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	601a      	str	r2, [r3, #0]
					state_start = 0;
 8004542:	4b47      	ldr	r3, [pc, #284]	@ (8004660 <main+0xee8>)
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]
				}

				if (t_relative
						> Prismatic[current_segment].t_start
 8004548:	4b3c      	ldr	r3, [pc, #240]	@ (800463c <main+0xec4>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	493f      	ldr	r1, [pc, #252]	@ (800464c <main+0xed4>)
 800454e:	4613      	mov	r3, r2
 8004550:	00db      	lsls	r3, r3, #3
 8004552:	4413      	add	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	440b      	add	r3, r1
 8004558:	3320      	adds	r3, #32
 800455a:	ed93 7a00 	vldr	s14, [r3]
								+ Prismatic[current_segment].t_total
 800455e:	4b37      	ldr	r3, [pc, #220]	@ (800463c <main+0xec4>)
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	493a      	ldr	r1, [pc, #232]	@ (800464c <main+0xed4>)
 8004564:	4613      	mov	r3, r2
 8004566:	00db      	lsls	r3, r3, #3
 8004568:	4413      	add	r3, r2
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	440b      	add	r3, r1
 800456e:	331c      	adds	r3, #28
 8004570:	edd3 7a00 	vldr	s15, [r3]
 8004574:	ee77 7a27 	vadd.f32	s15, s14, s15
				if (t_relative
 8004578:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800457c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004584:	dd27      	ble.n	80045d6 <main+0xe5e>
						&& t_relative
								> Revolute[current_segment].t_start
 8004586:	4b2d      	ldr	r3, [pc, #180]	@ (800463c <main+0xec4>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4929      	ldr	r1, [pc, #164]	@ (8004630 <main+0xeb8>)
 800458c:	4613      	mov	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4413      	add	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	3320      	adds	r3, #32
 8004598:	ed93 7a00 	vldr	s14, [r3]
										+ Revolute[current_segment].t_total) {
 800459c:	4b27      	ldr	r3, [pc, #156]	@ (800463c <main+0xec4>)
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	4923      	ldr	r1, [pc, #140]	@ (8004630 <main+0xeb8>)
 80045a2:	4613      	mov	r3, r2
 80045a4:	00db      	lsls	r3, r3, #3
 80045a6:	4413      	add	r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	331c      	adds	r3, #28
 80045ae:	edd3 7a00 	vldr	s15, [r3]
 80045b2:	ee77 7a27 	vadd.f32	s15, s14, s15
						&& t_relative
 80045b6:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80045ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045c2:	dd08      	ble.n	80045d6 <main+0xe5e>
					if (current_segment < 9)
 80045c4:	4b1d      	ldr	r3, [pc, #116]	@ (800463c <main+0xec4>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	dc04      	bgt.n	80045d6 <main+0xe5e>
						current_segment++;
 80045cc:	4b1b      	ldr	r3, [pc, #108]	@ (800463c <main+0xec4>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	4a1a      	ldr	r2, [pc, #104]	@ (800463c <main+0xec4>)
 80045d4:	6013      	str	r3, [r2, #0]
				}

				if (plotter == 1) // Pen_Up
 80045d6:	4b23      	ldr	r3, [pc, #140]	@ (8004664 <main+0xeec>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d109      	bne.n	80045f2 <main+0xe7a>
						{
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 500);
 80045de:	4b22      	ldr	r3, [pc, #136]	@ (8004668 <main+0xef0>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80045e6:	641a      	str	r2, [r3, #64]	@ 0x40
					modbus_servo_Status(&hmodbus, Limit_Up);
 80045e8:	2102      	movs	r1, #2
 80045ea:	4820      	ldr	r0, [pc, #128]	@ (800466c <main+0xef4>)
 80045ec:	f7fc fe39 	bl	8001262 <modbus_servo_Status>
 80045f0:	e044      	b.n	800467c <main+0xf04>
				} else if (plotter == 2) // Pen_Down
 80045f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004664 <main+0xeec>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d13c      	bne.n	8004674 <main+0xefc>
						{
					if (status < 2000) {
 80045fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004670 <main+0xef8>)
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004602:	d206      	bcs.n	8004612 <main+0xe9a>
						status += 1;
 8004604:	4b1a      	ldr	r3, [pc, #104]	@ (8004670 <main+0xef8>)
 8004606:	881b      	ldrh	r3, [r3, #0]
 8004608:	3301      	adds	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	4b18      	ldr	r3, [pc, #96]	@ (8004670 <main+0xef8>)
 800460e:	801a      	strh	r2, [r3, #0]
 8004610:	e003      	b.n	800461a <main+0xea2>
					} else {
						status += 0;
 8004612:	4b17      	ldr	r3, [pc, #92]	@ (8004670 <main+0xef8>)
 8004614:	881a      	ldrh	r2, [r3, #0]
 8004616:	4b16      	ldr	r3, [pc, #88]	@ (8004670 <main+0xef8>)
 8004618:	801a      	strh	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, status);
 800461a:	4b15      	ldr	r3, [pc, #84]	@ (8004670 <main+0xef8>)
 800461c:	881a      	ldrh	r2, [r3, #0]
 800461e:	4b12      	ldr	r3, [pc, #72]	@ (8004668 <main+0xef0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	641a      	str	r2, [r3, #64]	@ 0x40
					modbus_servo_Status(&hmodbus, Limit_Down);
 8004624:	2101      	movs	r1, #1
 8004626:	4811      	ldr	r0, [pc, #68]	@ (800466c <main+0xef4>)
 8004628:	f7fc fe1b 	bl	8001262 <modbus_servo_Status>
 800462c:	e026      	b.n	800467c <main+0xf04>
 800462e:	bf00      	nop
 8004630:	20000558 	.word	0x20000558
 8004634:	3ecccccd 	.word	0x3ecccccd
 8004638:	20001664 	.word	0x20001664
 800463c:	200003ec 	.word	0x200003ec
 8004640:	20001709 	.word	0x20001709
 8004644:	200006c0 	.word	0x200006c0
 8004648:	200006c4 	.word	0x200006c4
 800464c:	200003f0 	.word	0x200003f0
 8004650:	200003dc 	.word	0x200003dc
 8004654:	200003e0 	.word	0x200003e0
 8004658:	200003e4 	.word	0x200003e4
 800465c:	200003e8 	.word	0x200003e8
 8004660:	200016ec 	.word	0x200016ec
 8004664:	200016e8 	.word	0x200016e8
 8004668:	20001aa0 	.word	0x20001aa0
 800466c:	200006f8 	.word	0x200006f8
 8004670:	20000d6c 	.word	0x20000d6c
				} else {
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8004674:	4b90      	ldr	r3, [pc, #576]	@ (80048b8 <main+0x1140>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	2200      	movs	r2, #0
 800467a:	641a      	str	r2, [r3, #64]	@ 0x40
				}

				if (count == 11 && Num_point <= 9) {  // Set_Target 10 points
 800467c:	4b8f      	ldr	r3, [pc, #572]	@ (80048bc <main+0x1144>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b0b      	cmp	r3, #11
 8004682:	f040 8177 	bne.w	8004974 <main+0x11fc>
 8004686:	4b8e      	ldr	r3, [pc, #568]	@ (80048c0 <main+0x1148>)
 8004688:	781b      	ldrb	r3, [r3, #0]
 800468a:	2b09      	cmp	r3, #9
 800468c:	f200 8172 	bhi.w	8004974 <main+0x11fc>
					Coordinate_Robot_to_Base(&Goal_point[Num_point],
 8004690:	4b8b      	ldr	r3, [pc, #556]	@ (80048c0 <main+0x1148>)
 8004692:	781b      	ldrb	r3, [r3, #0]
 8004694:	00db      	lsls	r3, r3, #3
 8004696:	4a8b      	ldr	r2, [pc, #556]	@ (80048c4 <main+0x114c>)
 8004698:	441a      	add	r2, r3
							PrismaticTenPoints[Num_point + 1],
 800469a:	4b89      	ldr	r3, [pc, #548]	@ (80048c0 <main+0x1148>)
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	3301      	adds	r3, #1
					Coordinate_Robot_to_Base(&Goal_point[Num_point],
 80046a0:	4989      	ldr	r1, [pc, #548]	@ (80048c8 <main+0x1150>)
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	edd3 7a00 	vldr	s15, [r3]
							RevoluteTenPoints_Degree[Num_point + 1]);
 80046aa:	4b85      	ldr	r3, [pc, #532]	@ (80048c0 <main+0x1148>)
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	3301      	adds	r3, #1
					Coordinate_Robot_to_Base(&Goal_point[Num_point],
 80046b0:	4986      	ldr	r1, [pc, #536]	@ (80048cc <main+0x1154>)
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	ed93 7a00 	vldr	s14, [r3]
 80046ba:	eef0 0a47 	vmov.f32	s1, s14
 80046be:	eeb0 0a67 	vmov.f32	s0, s15
 80046c2:	4610      	mov	r0, r2
 80046c4:	f7fd f8e8 	bl	8001898 <Coordinate_Robot_to_Base>
					set_Target_Position_ten_points(&hmodbus,
 80046c8:	4b7d      	ldr	r3, [pc, #500]	@ (80048c0 <main+0x1148>)
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	4a7d      	ldr	r2, [pc, #500]	@ (80048c4 <main+0x114c>)
 80046ce:	00db      	lsls	r3, r3, #3
 80046d0:	4413      	add	r3, r2
 80046d2:	edd3 7a00 	vldr	s15, [r3]
 80046d6:	4b7a      	ldr	r3, [pc, #488]	@ (80048c0 <main+0x1148>)
 80046d8:	781b      	ldrb	r3, [r3, #0]
 80046da:	4a7a      	ldr	r2, [pc, #488]	@ (80048c4 <main+0x114c>)
 80046dc:	00db      	lsls	r3, r3, #3
 80046de:	4413      	add	r3, r2
 80046e0:	3304      	adds	r3, #4
 80046e2:	ed93 7a00 	vldr	s14, [r3]
 80046e6:	4b76      	ldr	r3, [pc, #472]	@ (80048c0 <main+0x1148>)
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	4619      	mov	r1, r3
 80046ec:	eef0 0a47 	vmov.f32	s1, s14
 80046f0:	eeb0 0a67 	vmov.f32	s0, s15
 80046f4:	4876      	ldr	r0, [pc, #472]	@ (80048d0 <main+0x1158>)
 80046f6:	f7fc fe48 	bl	800138a <set_Target_Position_ten_points>
							Goal_point[Num_point].r_goal_position,
							Goal_point[Num_point].theta_goal_position,
							Num_point);
					Num_point += 1;
 80046fa:	4b71      	ldr	r3, [pc, #452]	@ (80048c0 <main+0x1148>)
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	3301      	adds	r3, #1
 8004700:	b2da      	uxtb	r2, r3
 8004702:	4b6f      	ldr	r3, [pc, #444]	@ (80048c0 <main+0x1148>)
 8004704:	701a      	strb	r2, [r3, #0]
 8004706:	e135      	b.n	8004974 <main+0x11fc>
//				} else {
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 500);
//					modbus_servo_Status(&hmodbus, Limit_Up);
//				}

			} else if (Base_Sysytem_status == Base_Run_Point_mode) {
 8004708:	4b72      	ldr	r3, [pc, #456]	@ (80048d4 <main+0x115c>)
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	2b04      	cmp	r3, #4
 800470e:	d11a      	bne.n	8004746 <main+0xfce>

				Goal_r_position = modbus_set_goal_r_position(&hmodbus);
 8004710:	486f      	ldr	r0, [pc, #444]	@ (80048d0 <main+0x1158>)
 8004712:	f7fc fe64 	bl	80013de <modbus_set_goal_r_position>
 8004716:	4603      	mov	r3, r0
 8004718:	ee07 3a90 	vmov	s15, r3
 800471c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004720:	4b6d      	ldr	r3, [pc, #436]	@ (80048d8 <main+0x1160>)
 8004722:	edc3 7a00 	vstr	s15, [r3]
				Goal_theta_position = modbus_set_goal_theta_position(&hmodbus);
 8004726:	486a      	ldr	r0, [pc, #424]	@ (80048d0 <main+0x1158>)
 8004728:	f7fc fe71 	bl	800140e <modbus_set_goal_theta_position>
 800472c:	4603      	mov	r3, r0
 800472e:	ee07 3a90 	vmov	s15, r3
 8004732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004736:	4b69      	ldr	r3, [pc, #420]	@ (80048dc <main+0x1164>)
 8004738:	edc3 7a00 	vstr	s15, [r3]
				R_Theta_moving_Status(&hmodbus, Run_Point_mode);
 800473c:	2104      	movs	r1, #4
 800473e:	4864      	ldr	r0, [pc, #400]	@ (80048d0 <main+0x1158>)
 8004740:	f7fc fdc1 	bl	80012c6 <R_Theta_moving_Status>
 8004744:	e116      	b.n	8004974 <main+0x11fc>

			}

			else if (Base_Sysytem_status == Base_Go_to_Target) {
 8004746:	4b63      	ldr	r3, [pc, #396]	@ (80048d4 <main+0x115c>)
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	2b08      	cmp	r3, #8
 800474c:	f040 8112 	bne.w	8004974 <main+0x11fc>

				R_Theta_moving_Status(&hmodbus, Go_to_Target);
 8004750:	2108      	movs	r1, #8
 8004752:	485f      	ldr	r0, [pc, #380]	@ (80048d0 <main+0x1158>)
 8004754:	f7fc fdb7 	bl	80012c6 <R_Theta_moving_Status>

				state_go_to = 1;
 8004758:	4b61      	ldr	r3, [pc, #388]	@ (80048e0 <main+0x1168>)
 800475a:	2201      	movs	r2, #1
 800475c:	601a      	str	r2, [r3, #0]

				if (!has_initialized_target_traj) {
 800475e:	4b61      	ldr	r3, [pc, #388]	@ (80048e4 <main+0x116c>)
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d14a      	bne.n	80047fc <main+0x1084>
					Coordinate_Base_to_Robot(&Go_to_point, Goal_r_position,
 8004766:	4b5c      	ldr	r3, [pc, #368]	@ (80048d8 <main+0x1160>)
 8004768:	edd3 7a00 	vldr	s15, [r3]
 800476c:	4b5b      	ldr	r3, [pc, #364]	@ (80048dc <main+0x1164>)
 800476e:	ed93 7a00 	vldr	s14, [r3]
 8004772:	eef0 0a47 	vmov.f32	s1, s14
 8004776:	eeb0 0a67 	vmov.f32	s0, s15
 800477a:	485b      	ldr	r0, [pc, #364]	@ (80048e8 <main+0x1170>)
 800477c:	f7fc fe60 	bl	8001440 <Coordinate_Base_to_Robot>
							Goal_theta_position);

					traj_start_time_target = HAL_GetTick() / 1000.0f;
 8004780:	f001 ff0a 	bl	8006598 <HAL_GetTick>
 8004784:	ee07 0a90 	vmov	s15, r0
 8004788:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800478c:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80048ec <main+0x1174>
 8004790:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004794:	4b56      	ldr	r3, [pc, #344]	@ (80048f0 <main+0x1178>)
 8004796:	edc3 7a00 	vstr	s15, [r3]
					has_initialized_target_traj = 1;
 800479a:	4b52      	ldr	r3, [pc, #328]	@ (80048e4 <main+0x116c>)
 800479c:	2201      	movs	r2, #1
 800479e:	701a      	strb	r2, [r3, #0]

					start_p = Go_to_point.r_goal_position;
 80047a0:	4b51      	ldr	r3, [pc, #324]	@ (80048e8 <main+0x1170>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a53      	ldr	r2, [pc, #332]	@ (80048f4 <main+0x117c>)
 80047a6:	6013      	str	r3, [r2, #0]
					start_r = Go_to_point.theta_goal_position - 0.436332f;
 80047a8:	4b4f      	ldr	r3, [pc, #316]	@ (80048e8 <main+0x1170>)
 80047aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80047ae:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80048f8 <main+0x1180>
 80047b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047b6:	4b51      	ldr	r3, [pc, #324]	@ (80048fc <main+0x1184>)
 80047b8:	edc3 7a00 	vstr	s15, [r3]
					InitTrajectorySegment(&Prismatic[0], 0.0f, start_p,
 80047bc:	4b4d      	ldr	r3, [pc, #308]	@ (80048f4 <main+0x117c>)
 80047be:	edd3 7a00 	vldr	s15, [r3]
 80047c2:	ed9f 2a4f 	vldr	s4, [pc, #316]	@ 8004900 <main+0x1188>
 80047c6:	eddf 1a4f 	vldr	s3, [pc, #316]	@ 8004904 <main+0x118c>
 80047ca:	ed9f 1a4f 	vldr	s2, [pc, #316]	@ 8004908 <main+0x1190>
 80047ce:	eef0 0a67 	vmov.f32	s1, s15
 80047d2:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 8004900 <main+0x1188>
 80047d6:	484d      	ldr	r0, [pc, #308]	@ (800490c <main+0x1194>)
 80047d8:	f7fe fb3a 	bl	8002e50 <InitTrajectorySegment>
					v_max_pris, a_max_pris, 0.0f);
					InitTrajectorySegment(&Revolute[0], 0.0f, start_r,
 80047dc:	4b47      	ldr	r3, [pc, #284]	@ (80048fc <main+0x1184>)
 80047de:	edd3 7a00 	vldr	s15, [r3]
 80047e2:	ed9f 2a47 	vldr	s4, [pc, #284]	@ 8004900 <main+0x1188>
 80047e6:	eddf 1a4a 	vldr	s3, [pc, #296]	@ 8004910 <main+0x1198>
 80047ea:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80047ee:	eef0 0a67 	vmov.f32	s1, s15
 80047f2:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8004900 <main+0x1188>
 80047f6:	4847      	ldr	r0, [pc, #284]	@ (8004914 <main+0x119c>)
 80047f8:	f7fe fb2a 	bl	8002e50 <InitTrajectorySegment>
					v_max_rev, a_max_rev, 0.0f);
				}

				float t_rel = t_global - traj_start_time_target;
 80047fc:	4b46      	ldr	r3, [pc, #280]	@ (8004918 <main+0x11a0>)
 80047fe:	ed93 7a00 	vldr	s14, [r3]
 8004802:	4b3b      	ldr	r3, [pc, #236]	@ (80048f0 <main+0x1178>)
 8004804:	edd3 7a00 	vldr	s15, [r3]
 8004808:	ee77 7a67 	vsub.f32	s15, s14, s15
 800480c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
				pos_pris = GetTrajectoryPosition(&Prismatic[0], t_rel);
 8004810:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 8004814:	483d      	ldr	r0, [pc, #244]	@ (800490c <main+0x1194>)
 8004816:	f7fe fbd1 	bl	8002fbc <GetTrajectoryPosition>
 800481a:	eef0 7a40 	vmov.f32	s15, s0
 800481e:	4b3f      	ldr	r3, [pc, #252]	@ (800491c <main+0x11a4>)
 8004820:	edc3 7a00 	vstr	s15, [r3]
				vel_pris = GetTrajectoryVelocity(&Prismatic[0], t_rel);
 8004824:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 8004828:	4838      	ldr	r0, [pc, #224]	@ (800490c <main+0x1194>)
 800482a:	f7fe fc9d 	bl	8003168 <GetTrajectoryVelocity>
 800482e:	eef0 7a40 	vmov.f32	s15, s0
 8004832:	4b3b      	ldr	r3, [pc, #236]	@ (8004920 <main+0x11a8>)
 8004834:	edc3 7a00 	vstr	s15, [r3]
				pos_rev = GetTrajectoryPosition(&Revolute[0], t_rel);
 8004838:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 800483c:	4835      	ldr	r0, [pc, #212]	@ (8004914 <main+0x119c>)
 800483e:	f7fe fbbd 	bl	8002fbc <GetTrajectoryPosition>
 8004842:	eef0 7a40 	vmov.f32	s15, s0
 8004846:	4b37      	ldr	r3, [pc, #220]	@ (8004924 <main+0x11ac>)
 8004848:	edc3 7a00 	vstr	s15, [r3]
				vel_rev = GetTrajectoryVelocity(&Revolute[0], t_rel);
 800484c:	ed97 0a18 	vldr	s0, [r7, #96]	@ 0x60
 8004850:	4830      	ldr	r0, [pc, #192]	@ (8004914 <main+0x119c>)
 8004852:	f7fe fc89 	bl	8003168 <GetTrajectoryVelocity>
 8004856:	eef0 7a40 	vmov.f32	s15, s0
 800485a:	4b33      	ldr	r3, [pc, #204]	@ (8004928 <main+0x11b0>)
 800485c:	edc3 7a00 	vstr	s15, [r3]

				if (plotter == 1) // Pen_Up
 8004860:	4b32      	ldr	r3, [pc, #200]	@ (800492c <main+0x11b4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d109      	bne.n	800487c <main+0x1104>
						{
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 500);
 8004868:	4b13      	ldr	r3, [pc, #76]	@ (80048b8 <main+0x1140>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004870:	641a      	str	r2, [r3, #64]	@ 0x40
					modbus_servo_Status(&hmodbus, Limit_Up);
 8004872:	2102      	movs	r1, #2
 8004874:	4816      	ldr	r0, [pc, #88]	@ (80048d0 <main+0x1158>)
 8004876:	f7fc fcf4 	bl	8001262 <modbus_servo_Status>
 800487a:	e05f      	b.n	800493c <main+0x11c4>
				} else if (plotter == 2) // Pen_Down
 800487c:	4b2b      	ldr	r3, [pc, #172]	@ (800492c <main+0x11b4>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b02      	cmp	r3, #2
 8004882:	d157      	bne.n	8004934 <main+0x11bc>
						{
					if (status < 2000) {
 8004884:	4b2a      	ldr	r3, [pc, #168]	@ (8004930 <main+0x11b8>)
 8004886:	881b      	ldrh	r3, [r3, #0]
 8004888:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800488c:	d206      	bcs.n	800489c <main+0x1124>
						status += 1;
 800488e:	4b28      	ldr	r3, [pc, #160]	@ (8004930 <main+0x11b8>)
 8004890:	881b      	ldrh	r3, [r3, #0]
 8004892:	3301      	adds	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	4b26      	ldr	r3, [pc, #152]	@ (8004930 <main+0x11b8>)
 8004898:	801a      	strh	r2, [r3, #0]
 800489a:	e003      	b.n	80048a4 <main+0x112c>
					} else {
						status += 0;
 800489c:	4b24      	ldr	r3, [pc, #144]	@ (8004930 <main+0x11b8>)
 800489e:	881a      	ldrh	r2, [r3, #0]
 80048a0:	4b23      	ldr	r3, [pc, #140]	@ (8004930 <main+0x11b8>)
 80048a2:	801a      	strh	r2, [r3, #0]
					}
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, status);
 80048a4:	4b22      	ldr	r3, [pc, #136]	@ (8004930 <main+0x11b8>)
 80048a6:	881a      	ldrh	r2, [r3, #0]
 80048a8:	4b03      	ldr	r3, [pc, #12]	@ (80048b8 <main+0x1140>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	641a      	str	r2, [r3, #64]	@ 0x40
					modbus_servo_Status(&hmodbus, Limit_Down);
 80048ae:	2101      	movs	r1, #1
 80048b0:	4807      	ldr	r0, [pc, #28]	@ (80048d0 <main+0x1158>)
 80048b2:	f7fc fcd6 	bl	8001262 <modbus_servo_Status>
 80048b6:	e041      	b.n	800493c <main+0x11c4>
 80048b8:	20001aa0 	.word	0x20001aa0
 80048bc:	20000208 	.word	0x20000208
 80048c0:	2000168c 	.word	0x2000168c
 80048c4:	20001690 	.word	0x20001690
 80048c8:	2000158c 	.word	0x2000158c
 80048cc:	200015b8 	.word	0x200015b8
 80048d0:	200006f8 	.word	0x200006f8
 80048d4:	20000d60 	.word	0x20000d60
 80048d8:	20000d64 	.word	0x20000d64
 80048dc:	20000d68 	.word	0x20000d68
 80048e0:	200016f0 	.word	0x200016f0
 80048e4:	200006d4 	.word	0x200006d4
 80048e8:	200016e0 	.word	0x200016e0
 80048ec:	447a0000 	.word	0x447a0000
 80048f0:	200006d0 	.word	0x200006d0
 80048f4:	200006c8 	.word	0x200006c8
 80048f8:	3edf66e8 	.word	0x3edf66e8
 80048fc:	200006cc 	.word	0x200006cc
 8004900:	00000000 	.word	0x00000000
 8004904:	437a0000 	.word	0x437a0000
 8004908:	43fa0000 	.word	0x43fa0000
 800490c:	200003f0 	.word	0x200003f0
 8004910:	3ecccccd 	.word	0x3ecccccd
 8004914:	20000558 	.word	0x20000558
 8004918:	200006c0 	.word	0x200006c0
 800491c:	200003dc 	.word	0x200003dc
 8004920:	200003e0 	.word	0x200003e0
 8004924:	200003e4 	.word	0x200003e4
 8004928:	200003e8 	.word	0x200003e8
 800492c:	200016e8 	.word	0x200016e8
 8004930:	20000d6c 	.word	0x20000d6c
				} else {
					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8004934:	4bc4      	ldr	r3, [pc, #784]	@ (8004c48 <main+0x14d0>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2200      	movs	r2, #0
 800493a:	641a      	str	r2, [r3, #64]	@ 0x40
				}

				float t_end = Revolute[0].t_start + Revolute[0].t_total;
 800493c:	4bc3      	ldr	r3, [pc, #780]	@ (8004c4c <main+0x14d4>)
 800493e:	ed93 7a08 	vldr	s14, [r3, #32]
 8004942:	4bc2      	ldr	r3, [pc, #776]	@ (8004c4c <main+0x14d4>)
 8004944:	edd3 7a07 	vldr	s15, [r3, #28]
 8004948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800494c:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
//				} else {
//					__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 500);
//					modbus_servo_Status(&hmodbus, Limit_Up);
//				}

				if (t_global > t_end + 2.0f) {
 8004950:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8004954:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004958:	ee37 7a87 	vadd.f32	s14, s15, s14
 800495c:	4bbc      	ldr	r3, [pc, #752]	@ (8004c50 <main+0x14d8>)
 800495e:	edd3 7a00 	vldr	s15, [r3]
 8004962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496a:	d503      	bpl.n	8004974 <main+0x11fc>
					R_Theta_moving_Status(&hmodbus, Idle);
 800496c:	2100      	movs	r1, #0
 800496e:	48b9      	ldr	r0, [pc, #740]	@ (8004c54 <main+0x14dc>)
 8004970:	f7fc fca9 	bl	80012c6 <R_Theta_moving_Status>
				}
			}

			if (Base_Sysytem_status != Base_Go_to_Target) {
 8004974:	4bb8      	ldr	r3, [pc, #736]	@ (8004c58 <main+0x14e0>)
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	2b08      	cmp	r3, #8
 800497a:	d005      	beq.n	8004988 <main+0x1210>
				has_initialized_target_traj = 0;
 800497c:	4bb7      	ldr	r3, [pc, #732]	@ (8004c5c <main+0x14e4>)
 800497e:	2200      	movs	r2, #0
 8004980:	701a      	strb	r2, [r3, #0]
				state_go_to = 0;
 8004982:	4bb7      	ldr	r3, [pc, #732]	@ (8004c60 <main+0x14e8>)
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
			}

			Measurement_Pris[0] = Encoder_GetPosition_mm(&encoder1);
 8004988:	48b6      	ldr	r0, [pc, #728]	@ (8004c64 <main+0x14ec>)
 800498a:	f7fd fb2b 	bl	8001fe4 <Encoder_GetPosition_mm>
 800498e:	eef0 7a40 	vmov.f32	s15, s0
 8004992:	4bb5      	ldr	r3, [pc, #724]	@ (8004c68 <main+0x14f0>)
 8004994:	edc3 7a00 	vstr	s15, [r3]
			Measurement_Pris[1] = Encoder_GetVelocity_mm(&encoder1);
 8004998:	48b2      	ldr	r0, [pc, #712]	@ (8004c64 <main+0x14ec>)
 800499a:	f7fd fb32 	bl	8002002 <Encoder_GetVelocity_mm>
 800499e:	eef0 7a40 	vmov.f32	s15, s0
 80049a2:	4bb1      	ldr	r3, [pc, #708]	@ (8004c68 <main+0x14f0>)
 80049a4:	edc3 7a01 	vstr	s15, [r3, #4]
			Measurement_Pris[2] = 0;
 80049a8:	4baf      	ldr	r3, [pc, #700]	@ (8004c68 <main+0x14f0>)
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	609a      	str	r2, [r3, #8]
			Measurement_Pris[3] = 0;
 80049b0:	4bad      	ldr	r3, [pc, #692]	@ (8004c68 <main+0x14f0>)
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	60da      	str	r2, [r3, #12]

			Kalman_SetInput(&kf_pris, V_pris_velo_PID);
 80049b8:	4bac      	ldr	r3, [pc, #688]	@ (8004c6c <main+0x14f4>)
 80049ba:	edd3 7a00 	vldr	s15, [r3]
 80049be:	eeb0 0a67 	vmov.f32	s0, s15
 80049c2:	48ab      	ldr	r0, [pc, #684]	@ (8004c70 <main+0x14f8>)
 80049c4:	f7fd fd10 	bl	80023e8 <Kalman_SetInput>
			Kalman_Predict(&kf_pris);
 80049c8:	48a9      	ldr	r0, [pc, #676]	@ (8004c70 <main+0x14f8>)
 80049ca:	f7fd fd1d 	bl	8002408 <Kalman_Predict>
			Kalman_Update(&kf_pris, Measurement_Pris);
 80049ce:	49a6      	ldr	r1, [pc, #664]	@ (8004c68 <main+0x14f0>)
 80049d0:	48a7      	ldr	r0, [pc, #668]	@ (8004c70 <main+0x14f8>)
 80049d2:	f7fd fd66 	bl	80024a2 <Kalman_Update>

			Measurement_Rev[0] = Encoder_GetPosition(&encoder2)
 80049d6:	48a7      	ldr	r0, [pc, #668]	@ (8004c74 <main+0x14fc>)
 80049d8:	f7fd fac8 	bl	8001f6c <Encoder_GetPosition>
 80049dc:	ee10 3a10 	vmov	r3, s0
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fb fd7d 	bl	80004e0 <__aeabi_f2d>
					/ (100.0 / 30.0);
 80049e6:	a394      	add	r3, pc, #592	@ (adr r3, 8004c38 <main+0x14c0>)
 80049e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ec:	f7fb fefa 	bl	80007e4 <__aeabi_ddiv>
 80049f0:	4602      	mov	r2, r0
 80049f2:	460b      	mov	r3, r1
 80049f4:	4610      	mov	r0, r2
 80049f6:	4619      	mov	r1, r3
 80049f8:	f7fc f89a 	bl	8000b30 <__aeabi_d2f>
 80049fc:	4603      	mov	r3, r0
			Measurement_Rev[0] = Encoder_GetPosition(&encoder2)
 80049fe:	4a9e      	ldr	r2, [pc, #632]	@ (8004c78 <main+0x1500>)
 8004a00:	6013      	str	r3, [r2, #0]
			Measurement_Rev[1] = Encoder_GetVelocity(&encoder2)
 8004a02:	489c      	ldr	r0, [pc, #624]	@ (8004c74 <main+0x14fc>)
 8004a04:	f7fd fac1 	bl	8001f8a <Encoder_GetVelocity>
 8004a08:	ee10 3a10 	vmov	r3, s0
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f7fb fd67 	bl	80004e0 <__aeabi_f2d>
					/ (100.0 / 30.0);
 8004a12:	a389      	add	r3, pc, #548	@ (adr r3, 8004c38 <main+0x14c0>)
 8004a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a18:	f7fb fee4 	bl	80007e4 <__aeabi_ddiv>
 8004a1c:	4602      	mov	r2, r0
 8004a1e:	460b      	mov	r3, r1
 8004a20:	4610      	mov	r0, r2
 8004a22:	4619      	mov	r1, r3
 8004a24:	f7fc f884 	bl	8000b30 <__aeabi_d2f>
 8004a28:	4603      	mov	r3, r0
			Measurement_Rev[1] = Encoder_GetVelocity(&encoder2)
 8004a2a:	4a93      	ldr	r2, [pc, #588]	@ (8004c78 <main+0x1500>)
 8004a2c:	6053      	str	r3, [r2, #4]
			Measurement_Rev[2] = 0;
 8004a2e:	4b92      	ldr	r3, [pc, #584]	@ (8004c78 <main+0x1500>)
 8004a30:	f04f 0200 	mov.w	r2, #0
 8004a34:	609a      	str	r2, [r3, #8]
			Measurement_Rev[3] = 0;
 8004a36:	4b90      	ldr	r3, [pc, #576]	@ (8004c78 <main+0x1500>)
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	60da      	str	r2, [r3, #12]

			Kalman_SetInput(&kf_rev, V_rev_velo_PID);
 8004a3e:	4b8f      	ldr	r3, [pc, #572]	@ (8004c7c <main+0x1504>)
 8004a40:	edd3 7a00 	vldr	s15, [r3]
 8004a44:	eeb0 0a67 	vmov.f32	s0, s15
 8004a48:	488d      	ldr	r0, [pc, #564]	@ (8004c80 <main+0x1508>)
 8004a4a:	f7fd fccd 	bl	80023e8 <Kalman_SetInput>
			Kalman_Predict(&kf_rev);
 8004a4e:	488c      	ldr	r0, [pc, #560]	@ (8004c80 <main+0x1508>)
 8004a50:	f7fd fcda 	bl	8002408 <Kalman_Predict>
			Kalman_Update(&kf_rev, Measurement_Rev);
 8004a54:	4988      	ldr	r1, [pc, #544]	@ (8004c78 <main+0x1500>)
 8004a56:	488a      	ldr	r0, [pc, #552]	@ (8004c80 <main+0x1508>)
 8004a58:	f7fd fd23 	bl	80024a2 <Kalman_Update>

			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 8004a5c:	4881      	ldr	r0, [pc, #516]	@ (8004c64 <main+0x14ec>)
 8004a5e:	f7fd fac1 	bl	8001fe4 <Encoder_GetPosition_mm>
 8004a62:	eeb0 8a40 	vmov.f32	s16, s0
 8004a66:	4883      	ldr	r0, [pc, #524]	@ (8004c74 <main+0x14fc>)
 8004a68:	f7fd faad 	bl	8001fc6 <Encoder_GetDegree>
 8004a6c:	eef0 8a40 	vmov.f32	s17, s0
 8004a70:	487c      	ldr	r0, [pc, #496]	@ (8004c64 <main+0x14ec>)
 8004a72:	f7fd fac6 	bl	8002002 <Encoder_GetVelocity_mm>
 8004a76:	eeb0 9a40 	vmov.f32	s18, s0
			Encoder_GetDegree(&encoder2), // theta_pos
			Encoder_GetVelocity_mm(&encoder1), // r_velo
			Encoder_GetVelocity(&encoder2) * 180.0 / 3.142, // theta_velo
 8004a7a:	487e      	ldr	r0, [pc, #504]	@ (8004c74 <main+0x14fc>)
 8004a7c:	f7fd fa85 	bl	8001f8a <Encoder_GetVelocity>
 8004a80:	ee10 3a10 	vmov	r3, s0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7fb fd2b 	bl	80004e0 <__aeabi_f2d>
 8004a8a:	f04f 0200 	mov.w	r2, #0
 8004a8e:	4b7d      	ldr	r3, [pc, #500]	@ (8004c84 <main+0x150c>)
 8004a90:	f7fb fd7e 	bl	8000590 <__aeabi_dmul>
 8004a94:	4602      	mov	r2, r0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4610      	mov	r0, r2
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	a368      	add	r3, pc, #416	@ (adr r3, 8004c40 <main+0x14c8>)
 8004a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa2:	f7fb fe9f 	bl	80007e4 <__aeabi_ddiv>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 8004aaa:	4610      	mov	r0, r2
 8004aac:	4619      	mov	r1, r3
 8004aae:	f7fc f83f 	bl	8000b30 <__aeabi_d2f>
 8004ab2:	4604      	mov	r4, r0
 8004ab4:	486b      	ldr	r0, [pc, #428]	@ (8004c64 <main+0x14ec>)
 8004ab6:	f7fd fab3 	bl	8002020 <Encoder_GetAcceleration_mm>
 8004aba:	eef0 9a40 	vmov.f32	s19, s0
			Encoder_GetAcceleration_mm(&encoder1), // r_accel
			Encoder_GetAcceleration(&encoder2) * 180.0 / 3.142); // theta_accel
 8004abe:	486d      	ldr	r0, [pc, #436]	@ (8004c74 <main+0x14fc>)
 8004ac0:	f7fd fa72 	bl	8001fa8 <Encoder_GetAcceleration>
 8004ac4:	ee10 3a10 	vmov	r3, s0
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fb fd09 	bl	80004e0 <__aeabi_f2d>
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8004c84 <main+0x150c>)
 8004ad4:	f7fb fd5c 	bl	8000590 <__aeabi_dmul>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4610      	mov	r0, r2
 8004ade:	4619      	mov	r1, r3
 8004ae0:	a357      	add	r3, pc, #348	@ (adr r3, 8004c40 <main+0x14c8>)
 8004ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae6:	f7fb fe7d 	bl	80007e4 <__aeabi_ddiv>
 8004aea:	4602      	mov	r2, r0
 8004aec:	460b      	mov	r3, r1
			modbus_Update_All(&hmodbus, Encoder_GetPosition_mm(&encoder1), // r_pos
 8004aee:	4610      	mov	r0, r2
 8004af0:	4619      	mov	r1, r3
 8004af2:	f7fc f81d 	bl	8000b30 <__aeabi_d2f>
 8004af6:	4603      	mov	r3, r0
 8004af8:	ee02 3a90 	vmov	s5, r3
 8004afc:	eeb0 2a69 	vmov.f32	s4, s19
 8004b00:	ee01 4a90 	vmov	s3, r4
 8004b04:	eeb0 1a49 	vmov.f32	s2, s18
 8004b08:	eef0 0a68 	vmov.f32	s1, s17
 8004b0c:	eeb0 0a48 	vmov.f32	s0, s16
 8004b10:	4850      	ldr	r0, [pc, #320]	@ (8004c54 <main+0x14dc>)
 8004b12:	f7fc fbea 	bl	80012ea <modbus_Update_All>

			if (state_start == 1 || state_go_to == 1) {
 8004b16:	4b5c      	ldr	r3, [pc, #368]	@ (8004c88 <main+0x1510>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d004      	beq.n	8004b28 <main+0x13b0>
 8004b1e:	4b50      	ldr	r3, [pc, #320]	@ (8004c60 <main+0x14e8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	f040 8168 	bne.w	8004df8 <main+0x1680>
				Revolute_dis();
 8004b28:	f000 fd76 	bl	8005618 <Revolute_dis>
				count_Tim2 += 1;
 8004b2c:	4b57      	ldr	r3, [pc, #348]	@ (8004c8c <main+0x1514>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3301      	adds	r3, #1
 8004b32:	4a56      	ldr	r2, [pc, #344]	@ (8004c8c <main+0x1514>)
 8004b34:	6013      	str	r3, [r2, #0]
				// Velocity Control Prismatic
				velocity_pris = Encoder_GetVelocity_mm(&encoder1);
 8004b36:	484b      	ldr	r0, [pc, #300]	@ (8004c64 <main+0x14ec>)
 8004b38:	f7fd fa63 	bl	8002002 <Encoder_GetVelocity_mm>
 8004b3c:	eef0 7a40 	vmov.f32	s15, s0
 8004b40:	4b53      	ldr	r3, [pc, #332]	@ (8004c90 <main+0x1518>)
 8004b42:	edc3 7a00 	vstr	s15, [r3]
				//			setvelocity_pris = GetTrajectoryVelocity(&Prismatic[current_segment], t_global) + V_pris_posi_PID;
				setvelocity_pris = vel_pris + V_pris_posi_PID;
 8004b46:	4b53      	ldr	r3, [pc, #332]	@ (8004c94 <main+0x151c>)
 8004b48:	ed93 7a00 	vldr	s14, [r3]
 8004b4c:	4b52      	ldr	r3, [pc, #328]	@ (8004c98 <main+0x1520>)
 8004b4e:	edd3 7a00 	vldr	s15, [r3]
 8004b52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b56:	4b51      	ldr	r3, [pc, #324]	@ (8004c9c <main+0x1524>)
 8004b58:	edc3 7a00 	vstr	s15, [r3]
				delta_velo_pris = setvelocity_pris - velocity_pris;
 8004b5c:	4b4f      	ldr	r3, [pc, #316]	@ (8004c9c <main+0x1524>)
 8004b5e:	ed93 7a00 	vldr	s14, [r3]
 8004b62:	4b4b      	ldr	r3, [pc, #300]	@ (8004c90 <main+0x1518>)
 8004b64:	edd3 7a00 	vldr	s15, [r3]
 8004b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b6c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ca0 <main+0x1528>)
 8004b6e:	edc3 7a00 	vstr	s15, [r3]
				//			delta_velo_pris = setvelocity_pris - kf_pris.x_data[1];
				V_pris_velo_PID = Prismatic_velocity_control(delta_velo_pris);
 8004b72:	4b4b      	ldr	r3, [pc, #300]	@ (8004ca0 <main+0x1528>)
 8004b74:	edd3 7a00 	vldr	s15, [r3]
 8004b78:	eeb0 0a67 	vmov.f32	s0, s15
 8004b7c:	f000 fb68 	bl	8005250 <Prismatic_velocity_control>
 8004b80:	eef0 7a40 	vmov.f32	s15, s0
 8004b84:	4b39      	ldr	r3, [pc, #228]	@ (8004c6c <main+0x14f4>)
 8004b86:	edc3 7a00 	vstr	s15, [r3]

				// Velocity Control revolute
				velocity_rev = Encoder_GetVelocity(&encoder2) / (100.0 / 30.0);
 8004b8a:	483a      	ldr	r0, [pc, #232]	@ (8004c74 <main+0x14fc>)
 8004b8c:	f7fd f9fd 	bl	8001f8a <Encoder_GetVelocity>
 8004b90:	ee10 3a10 	vmov	r3, s0
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7fb fca3 	bl	80004e0 <__aeabi_f2d>
 8004b9a:	a327      	add	r3, pc, #156	@ (adr r3, 8004c38 <main+0x14c0>)
 8004b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba0:	f7fb fe20 	bl	80007e4 <__aeabi_ddiv>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4610      	mov	r0, r2
 8004baa:	4619      	mov	r1, r3
 8004bac:	f7fb ffc0 	bl	8000b30 <__aeabi_d2f>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	4a3c      	ldr	r2, [pc, #240]	@ (8004ca4 <main+0x152c>)
 8004bb4:	6013      	str	r3, [r2, #0]
				//			setvelocity_rev = GetTrajectoryVelocity(&Revolute[current_segment], t_global) + V_rev_posi_PID;
				setvelocity_rev = vel_rev + V_rev_posi_PID;
 8004bb6:	4b3c      	ldr	r3, [pc, #240]	@ (8004ca8 <main+0x1530>)
 8004bb8:	ed93 7a00 	vldr	s14, [r3]
 8004bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8004cac <main+0x1534>)
 8004bbe:	edd3 7a00 	vldr	s15, [r3]
 8004bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bc6:	4b3a      	ldr	r3, [pc, #232]	@ (8004cb0 <main+0x1538>)
 8004bc8:	edc3 7a00 	vstr	s15, [r3]
				//			delta_velo_rev = setvelocity_rev - velocity_rev;
				delta_velo_rev = setvelocity_rev - kf_rev.x_data[1];
 8004bcc:	4b38      	ldr	r3, [pc, #224]	@ (8004cb0 <main+0x1538>)
 8004bce:	ed93 7a00 	vldr	s14, [r3]
 8004bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8004c80 <main+0x1508>)
 8004bd4:	edd3 7a8e 	vldr	s15, [r3, #568]	@ 0x238
 8004bd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004bdc:	4b35      	ldr	r3, [pc, #212]	@ (8004cb4 <main+0x153c>)
 8004bde:	edc3 7a00 	vstr	s15, [r3]
				V_rev_velo_PID = Revolute_velocity_control(delta_velo_rev);
 8004be2:	4b34      	ldr	r3, [pc, #208]	@ (8004cb4 <main+0x153c>)
 8004be4:	edd3 7a00 	vldr	s15, [r3]
 8004be8:	eeb0 0a67 	vmov.f32	s0, s15
 8004bec:	f000 fc56 	bl	800549c <Revolute_velocity_control>
 8004bf0:	eef0 7a40 	vmov.f32	s15, s0
 8004bf4:	4b21      	ldr	r3, [pc, #132]	@ (8004c7c <main+0x1504>)
 8004bf6:	edc3 7a00 	vstr	s15, [r3]
				if (count_Tim2 >= 10) {
 8004bfa:	4b24      	ldr	r3, [pc, #144]	@ (8004c8c <main+0x1514>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b09      	cmp	r3, #9
 8004c00:	f340 80fa 	ble.w	8004df8 <main+0x1680>
					// Position Control Prismatic
					position_pris = Encoder_GetPosition_mm(&encoder1);
 8004c04:	4817      	ldr	r0, [pc, #92]	@ (8004c64 <main+0x14ec>)
 8004c06:	f7fd f9ed 	bl	8001fe4 <Encoder_GetPosition_mm>
 8004c0a:	eef0 7a40 	vmov.f32	s15, s0
 8004c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8004cb8 <main+0x1540>)
 8004c10:	edc3 7a00 	vstr	s15, [r3]
					//				setposition_pris = GetTrajectoryPosition(&Prismatic[current_segment], t_global);
					setposition_pris = pos_pris;
 8004c14:	4b29      	ldr	r3, [pc, #164]	@ (8004cbc <main+0x1544>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a29      	ldr	r2, [pc, #164]	@ (8004cc0 <main+0x1548>)
 8004c1a:	6013      	str	r3, [r2, #0]
					delta_posi_pris = setposition_pris - position_pris;
 8004c1c:	4b28      	ldr	r3, [pc, #160]	@ (8004cc0 <main+0x1548>)
 8004c1e:	ed93 7a00 	vldr	s14, [r3]
 8004c22:	4b25      	ldr	r3, [pc, #148]	@ (8004cb8 <main+0x1540>)
 8004c24:	edd3 7a00 	vldr	s15, [r3]
 8004c28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c2c:	4b25      	ldr	r3, [pc, #148]	@ (8004cc4 <main+0x154c>)
 8004c2e:	edc3 7a00 	vstr	s15, [r3]
 8004c32:	e049      	b.n	8004cc8 <main+0x1550>
 8004c34:	f3af 8000 	nop.w
 8004c38:	aaaaaaab 	.word	0xaaaaaaab
 8004c3c:	400aaaaa 	.word	0x400aaaaa
 8004c40:	e5604189 	.word	0xe5604189
 8004c44:	400922d0 	.word	0x400922d0
 8004c48:	20001aa0 	.word	0x20001aa0
 8004c4c:	20000558 	.word	0x20000558
 8004c50:	200006c0 	.word	0x200006c0
 8004c54:	200006f8 	.word	0x200006f8
 8004c58:	20000d60 	.word	0x20000d60
 8004c5c:	200006d4 	.word	0x200006d4
 8004c60:	200016f0 	.word	0x200016f0
 8004c64:	2000036c 	.word	0x2000036c
 8004c68:	20001548 	.word	0x20001548
 8004c6c:	20000df8 	.word	0x20000df8
 8004c70:	20000e90 	.word	0x20000e90
 8004c74:	200003a0 	.word	0x200003a0
 8004c78:	20001558 	.word	0x20001558
 8004c7c:	20000e74 	.word	0x20000e74
 8004c80:	200011b4 	.word	0x200011b4
 8004c84:	40668000 	.word	0x40668000
 8004c88:	200016ec 	.word	0x200016ec
 8004c8c:	20000d7c 	.word	0x20000d7c
 8004c90:	20000df0 	.word	0x20000df0
 8004c94:	200003e0 	.word	0x200003e0
 8004c98:	20000db8 	.word	0x20000db8
 8004c9c:	20000df4 	.word	0x20000df4
 8004ca0:	20000e08 	.word	0x20000e08
 8004ca4:	20000e6c 	.word	0x20000e6c
 8004ca8:	200003e8 	.word	0x200003e8
 8004cac:	20000e38 	.word	0x20000e38
 8004cb0:	20000e70 	.word	0x20000e70
 8004cb4:	20000e84 	.word	0x20000e84
 8004cb8:	20000db0 	.word	0x20000db0
 8004cbc:	200003dc 	.word	0x200003dc
 8004cc0:	20000db4 	.word	0x20000db4
 8004cc4:	20000dc8 	.word	0x20000dc8
					if (delta_posi_pris <= 0.1 && delta_posi_pris >= -0.1) {
 8004cc8:	4ba5      	ldr	r3, [pc, #660]	@ (8004f60 <main+0x17e8>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7fb fc07 	bl	80004e0 <__aeabi_f2d>
 8004cd2:	a39d      	add	r3, pc, #628	@ (adr r3, 8004f48 <main+0x17d0>)
 8004cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd8:	f7fb fed6 	bl	8000a88 <__aeabi_dcmple>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d015      	beq.n	8004d0e <main+0x1596>
 8004ce2:	4b9f      	ldr	r3, [pc, #636]	@ (8004f60 <main+0x17e8>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f7fb fbfa 	bl	80004e0 <__aeabi_f2d>
 8004cec:	a398      	add	r3, pc, #608	@ (adr r3, 8004f50 <main+0x17d8>)
 8004cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf2:	f7fb fed3 	bl	8000a9c <__aeabi_dcmpge>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d008      	beq.n	8004d0e <main+0x1596>
						V_pris_posi_PID = 0;
 8004cfc:	4b99      	ldr	r3, [pc, #612]	@ (8004f64 <main+0x17ec>)
 8004cfe:	f04f 0200 	mov.w	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]
						V_pris_velo_PID = 0;
 8004d04:	4b98      	ldr	r3, [pc, #608]	@ (8004f68 <main+0x17f0>)
 8004d06:	f04f 0200 	mov.w	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	e00b      	b.n	8004d26 <main+0x15ae>
					} else {
						V_pris_posi_PID = Prismatic_position_control(
 8004d0e:	4b94      	ldr	r3, [pc, #592]	@ (8004f60 <main+0x17e8>)
 8004d10:	edd3 7a00 	vldr	s15, [r3]
 8004d14:	eeb0 0a67 	vmov.f32	s0, s15
 8004d18:	f000 fa22 	bl	8005160 <Prismatic_position_control>
 8004d1c:	eef0 7a40 	vmov.f32	s15, s0
 8004d20:	4b90      	ldr	r3, [pc, #576]	@ (8004f64 <main+0x17ec>)
 8004d22:	edc3 7a00 	vstr	s15, [r3]
								delta_posi_pris);
					}
					//				V_pris_posi_PID = Prismatic_position_control(delta_posi_pris);

					// Position Control Revolute
					position_rev = (Encoder_GetPosition(&encoder2)
 8004d26:	4891      	ldr	r0, [pc, #580]	@ (8004f6c <main+0x17f4>)
 8004d28:	f7fd f920 	bl	8001f6c <Encoder_GetPosition>
 8004d2c:	ee10 3a10 	vmov	r3, s0
 8004d30:	4618      	mov	r0, r3
 8004d32:	f7fb fbd5 	bl	80004e0 <__aeabi_f2d>
							/ (100.0 / 30.0));
 8004d36:	a388      	add	r3, pc, #544	@ (adr r3, 8004f58 <main+0x17e0>)
 8004d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3c:	f7fb fd52 	bl	80007e4 <__aeabi_ddiv>
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4610      	mov	r0, r2
 8004d46:	4619      	mov	r1, r3
 8004d48:	f7fb fef2 	bl	8000b30 <__aeabi_d2f>
 8004d4c:	4603      	mov	r3, r0
					position_rev = (Encoder_GetPosition(&encoder2)
 8004d4e:	4a88      	ldr	r2, [pc, #544]	@ (8004f70 <main+0x17f8>)
 8004d50:	6013      	str	r3, [r2, #0]
					//				setposition_rev = GetTrajectoryPosition(&Revolute[current_segment], t_global) + Rev_backlash.backlash_offset;
					setposition_rev = pos_rev; //+ Rev_backlash.backlash_offset;
 8004d52:	4b88      	ldr	r3, [pc, #544]	@ (8004f74 <main+0x17fc>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a88      	ldr	r2, [pc, #544]	@ (8004f78 <main+0x1800>)
 8004d58:	6013      	str	r3, [r2, #0]
					Backlash_Update(&Rev_backlash, pos_rev, p2, v2);
 8004d5a:	4b86      	ldr	r3, [pc, #536]	@ (8004f74 <main+0x17fc>)
 8004d5c:	edd3 7a00 	vldr	s15, [r3]
 8004d60:	4b86      	ldr	r3, [pc, #536]	@ (8004f7c <main+0x1804>)
 8004d62:	ed93 7a00 	vldr	s14, [r3]
 8004d66:	4b86      	ldr	r3, [pc, #536]	@ (8004f80 <main+0x1808>)
 8004d68:	edd3 6a00 	vldr	s13, [r3]
 8004d6c:	eeb0 1a66 	vmov.f32	s2, s13
 8004d70:	eef0 0a47 	vmov.f32	s1, s14
 8004d74:	eeb0 0a67 	vmov.f32	s0, s15
 8004d78:	4882      	ldr	r0, [pc, #520]	@ (8004f84 <main+0x180c>)
 8004d7a:	f7fc f9ec 	bl	8001156 <Backlash_Update>
					delta_posi_rev = setposition_rev - position_rev;
 8004d7e:	4b7e      	ldr	r3, [pc, #504]	@ (8004f78 <main+0x1800>)
 8004d80:	ed93 7a00 	vldr	s14, [r3]
 8004d84:	4b7a      	ldr	r3, [pc, #488]	@ (8004f70 <main+0x17f8>)
 8004d86:	edd3 7a00 	vldr	s15, [r3]
 8004d8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d8e:	4b7e      	ldr	r3, [pc, #504]	@ (8004f88 <main+0x1810>)
 8004d90:	edc3 7a00 	vstr	s15, [r3]
					if (delta_posi_rev <= 0.1 && delta_posi_rev >= -0.1) {
 8004d94:	4b7c      	ldr	r3, [pc, #496]	@ (8004f88 <main+0x1810>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fb fba1 	bl	80004e0 <__aeabi_f2d>
 8004d9e:	a36a      	add	r3, pc, #424	@ (adr r3, 8004f48 <main+0x17d0>)
 8004da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da4:	f7fb fe70 	bl	8000a88 <__aeabi_dcmple>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d015      	beq.n	8004dda <main+0x1662>
 8004dae:	4b76      	ldr	r3, [pc, #472]	@ (8004f88 <main+0x1810>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fb fb94 	bl	80004e0 <__aeabi_f2d>
 8004db8:	a365      	add	r3, pc, #404	@ (adr r3, 8004f50 <main+0x17d8>)
 8004dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dbe:	f7fb fe6d 	bl	8000a9c <__aeabi_dcmpge>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <main+0x1662>
						V_rev_posi_PID = 0;
 8004dc8:	4b70      	ldr	r3, [pc, #448]	@ (8004f8c <main+0x1814>)
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]
						V_rev_velo_PID = 0;
 8004dd0:	4b6f      	ldr	r3, [pc, #444]	@ (8004f90 <main+0x1818>)
 8004dd2:	f04f 0200 	mov.w	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
 8004dd8:	e00b      	b.n	8004df2 <main+0x167a>
					} else {
						V_rev_posi_PID = Revolute_position_control(
 8004dda:	4b6b      	ldr	r3, [pc, #428]	@ (8004f88 <main+0x1810>)
 8004ddc:	edd3 7a00 	vldr	s15, [r3]
 8004de0:	eeb0 0a67 	vmov.f32	s0, s15
 8004de4:	f000 fae2 	bl	80053ac <Revolute_position_control>
 8004de8:	eef0 7a40 	vmov.f32	s15, s0
 8004dec:	4b67      	ldr	r3, [pc, #412]	@ (8004f8c <main+0x1814>)
 8004dee:	edc3 7a00 	vstr	s15, [r3]
								delta_posi_rev);
					}

					count_Tim2 = 0;
 8004df2:	4b68      	ldr	r3, [pc, #416]	@ (8004f94 <main+0x181c>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	601a      	str	r2, [r3, #0]
				}
			}
		}

		if (state_start == 1 || state_go_to == 1) {
 8004df8:	4b67      	ldr	r3, [pc, #412]	@ (8004f98 <main+0x1820>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d004      	beq.n	8004e0a <main+0x1692>
 8004e00:	4b66      	ldr	r3, [pc, #408]	@ (8004f9c <main+0x1824>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	f47e af25 	bne.w	8003c54 <main+0x4dc>
			if (V_pris_velo_PID < 0) {
 8004e0a:	4b57      	ldr	r3, [pc, #348]	@ (8004f68 <main+0x17f0>)
 8004e0c:	edd3 7a00 	vldr	s15, [r3]
 8004e10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e18:	d50b      	bpl.n	8004e32 <main+0x16ba>
				DIR_24V = 0;
 8004e1a:	4b61      	ldr	r3, [pc, #388]	@ (8004fa0 <main+0x1828>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
				V_absoulte_pris = fabsf(V_pris_velo_PID);
 8004e20:	4b51      	ldr	r3, [pc, #324]	@ (8004f68 <main+0x17f0>)
 8004e22:	edd3 7a00 	vldr	s15, [r3]
 8004e26:	eef0 7ae7 	vabs.f32	s15, s15
 8004e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8004fa4 <main+0x182c>)
 8004e2c:	edc3 7a00 	vstr	s15, [r3]
 8004e30:	e00e      	b.n	8004e50 <main+0x16d8>
			} else if (V_pris_velo_PID > 0) {
 8004e32:	4b4d      	ldr	r3, [pc, #308]	@ (8004f68 <main+0x17f0>)
 8004e34:	edd3 7a00 	vldr	s15, [r3]
 8004e38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004e3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e40:	dd06      	ble.n	8004e50 <main+0x16d8>
				DIR_24V = 1;
 8004e42:	4b57      	ldr	r3, [pc, #348]	@ (8004fa0 <main+0x1828>)
 8004e44:	2201      	movs	r2, #1
 8004e46:	601a      	str	r2, [r3, #0]
				V_absoulte_pris = V_pris_velo_PID;
 8004e48:	4b47      	ldr	r3, [pc, #284]	@ (8004f68 <main+0x17f0>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a55      	ldr	r2, [pc, #340]	@ (8004fa4 <main+0x182c>)
 8004e4e:	6013      	str	r3, [r2, #0]
			}
			pwm_pris_velo = voltage_to_pwm(V_absoulte_pris);
 8004e50:	4b54      	ldr	r3, [pc, #336]	@ (8004fa4 <main+0x182c>)
 8004e52:	edd3 7a00 	vldr	s15, [r3]
 8004e56:	eeb0 0a67 	vmov.f32	s0, s15
 8004e5a:	f000 fbbd 	bl	80055d8 <voltage_to_pwm>
 8004e5e:	eef0 7a40 	vmov.f32	s15, s0
 8004e62:	4b51      	ldr	r3, [pc, #324]	@ (8004fa8 <main+0x1830>)
 8004e64:	edc3 7a00 	vstr	s15, [r3]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, DIR_24V);
 8004e68:	4b4d      	ldr	r3, [pc, #308]	@ (8004fa0 <main+0x1828>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	461a      	mov	r2, r3
 8004e70:	2102      	movs	r1, #2
 8004e72:	484e      	ldr	r0, [pc, #312]	@ (8004fac <main+0x1834>)
 8004e74:	f003 fc2a 	bl	80086cc <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_1, pwm_pris_velo);
 8004e78:	4b4b      	ldr	r3, [pc, #300]	@ (8004fa8 <main+0x1830>)
 8004e7a:	edd3 7a00 	vldr	s15, [r3]
 8004e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb0 <main+0x1838>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e86:	ee17 2a90 	vmov	r2, s15
 8004e8a:	635a      	str	r2, [r3, #52]	@ 0x34

			if (V_rev_velo_PID < 0) {
 8004e8c:	4b40      	ldr	r3, [pc, #256]	@ (8004f90 <main+0x1818>)
 8004e8e:	edd3 7a00 	vldr	s15, [r3]
 8004e92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004e96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e9a:	d50b      	bpl.n	8004eb4 <main+0x173c>
				DIR_18V = 0;
 8004e9c:	4b45      	ldr	r3, [pc, #276]	@ (8004fb4 <main+0x183c>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	601a      	str	r2, [r3, #0]
				V_absolute_rev = fabsf(V_rev_velo_PID);
 8004ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8004f90 <main+0x1818>)
 8004ea4:	edd3 7a00 	vldr	s15, [r3]
 8004ea8:	eef0 7ae7 	vabs.f32	s15, s15
 8004eac:	4b42      	ldr	r3, [pc, #264]	@ (8004fb8 <main+0x1840>)
 8004eae:	edc3 7a00 	vstr	s15, [r3]
 8004eb2:	e00e      	b.n	8004ed2 <main+0x175a>
			} else if (V_rev_velo_PID > 0) {
 8004eb4:	4b36      	ldr	r3, [pc, #216]	@ (8004f90 <main+0x1818>)
 8004eb6:	edd3 7a00 	vldr	s15, [r3]
 8004eba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ec2:	dd06      	ble.n	8004ed2 <main+0x175a>
				DIR_18V = 1;
 8004ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8004fb4 <main+0x183c>)
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
				V_absolute_rev = V_rev_velo_PID;
 8004eca:	4b31      	ldr	r3, [pc, #196]	@ (8004f90 <main+0x1818>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a3a      	ldr	r2, [pc, #232]	@ (8004fb8 <main+0x1840>)
 8004ed0:	6013      	str	r3, [r2, #0]
			}
			V_plant = V_absolute_rev + voltage_dis_rev;
 8004ed2:	4b39      	ldr	r3, [pc, #228]	@ (8004fb8 <main+0x1840>)
 8004ed4:	ed93 7a00 	vldr	s14, [r3]
 8004ed8:	4b38      	ldr	r3, [pc, #224]	@ (8004fbc <main+0x1844>)
 8004eda:	edd3 7a00 	vldr	s15, [r3]
 8004ede:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ee2:	4b37      	ldr	r3, [pc, #220]	@ (8004fc0 <main+0x1848>)
 8004ee4:	edc3 7a00 	vstr	s15, [r3]
			if (V_plant > 18) {
 8004ee8:	4b35      	ldr	r3, [pc, #212]	@ (8004fc0 <main+0x1848>)
 8004eea:	edd3 7a00 	vldr	s15, [r3]
 8004eee:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8004ef2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efa:	dd02      	ble.n	8004f02 <main+0x178a>
				V_plant = 18;
 8004efc:	4b30      	ldr	r3, [pc, #192]	@ (8004fc0 <main+0x1848>)
 8004efe:	4a31      	ldr	r2, [pc, #196]	@ (8004fc4 <main+0x184c>)
 8004f00:	601a      	str	r2, [r3, #0]
			}
			pwm_rev_velo = (V_plant / 18) * 65535;
 8004f02:	4b2f      	ldr	r3, [pc, #188]	@ (8004fc0 <main+0x1848>)
 8004f04:	ed93 7a00 	vldr	s14, [r3]
 8004f08:	eef3 6a02 	vmov.f32	s13, #50	@ 0x41900000  18.0
 8004f0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f10:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8004fc8 <main+0x1850>
 8004f14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f18:	4b2c      	ldr	r3, [pc, #176]	@ (8004fcc <main+0x1854>)
 8004f1a:	edc3 7a00 	vstr	s15, [r3]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, DIR_18V);
 8004f1e:	4b25      	ldr	r3, [pc, #148]	@ (8004fb4 <main+0x183c>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	2140      	movs	r1, #64	@ 0x40
 8004f28:	4829      	ldr	r0, [pc, #164]	@ (8004fd0 <main+0x1858>)
 8004f2a:	f003 fbcf 	bl	80086cc <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim20, TIM_CHANNEL_3, pwm_rev_velo);
 8004f2e:	4b27      	ldr	r3, [pc, #156]	@ (8004fcc <main+0x1854>)
 8004f30:	edd3 7a00 	vldr	s15, [r3]
 8004f34:	4b1e      	ldr	r3, [pc, #120]	@ (8004fb0 <main+0x1838>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f3c:	ee17 2a90 	vmov	r2, s15
 8004f40:	63da      	str	r2, [r3, #60]	@ 0x3c
	while (1) {
 8004f42:	f7fe be87 	b.w	8003c54 <main+0x4dc>
 8004f46:	bf00      	nop
 8004f48:	9999999a 	.word	0x9999999a
 8004f4c:	3fb99999 	.word	0x3fb99999
 8004f50:	9999999a 	.word	0x9999999a
 8004f54:	bfb99999 	.word	0xbfb99999
 8004f58:	aaaaaaab 	.word	0xaaaaaaab
 8004f5c:	400aaaaa 	.word	0x400aaaaa
 8004f60:	20000dc8 	.word	0x20000dc8
 8004f64:	20000db8 	.word	0x20000db8
 8004f68:	20000df8 	.word	0x20000df8
 8004f6c:	200003a0 	.word	0x200003a0
 8004f70:	20000e30 	.word	0x20000e30
 8004f74:	200003e4 	.word	0x200003e4
 8004f78:	20000e34 	.word	0x20000e34
 8004f7c:	200006e4 	.word	0x200006e4
 8004f80:	200006e8 	.word	0x200006e8
 8004f84:	20000d80 	.word	0x20000d80
 8004f88:	20000e44 	.word	0x20000e44
 8004f8c:	20000e38 	.word	0x20000e38
 8004f90:	20000e74 	.word	0x20000e74
 8004f94:	20000d7c 	.word	0x20000d7c
 8004f98:	200016ec 	.word	0x200016ec
 8004f9c:	200016f0 	.word	0x200016f0
 8004fa0:	20000d74 	.word	0x20000d74
 8004fa4:	20000dbc 	.word	0x20000dbc
 8004fa8:	20000dfc 	.word	0x20000dfc
 8004fac:	48000400 	.word	0x48000400
 8004fb0:	20001c38 	.word	0x20001c38
 8004fb4:	20000d70 	.word	0x20000d70
 8004fb8:	20000e88 	.word	0x20000e88
 8004fbc:	20000d78 	.word	0x20000d78
 8004fc0:	20000e8c 	.word	0x20000e8c
 8004fc4:	41900000 	.word	0x41900000
 8004fc8:	477fff00 	.word	0x477fff00
 8004fcc:	20000e78 	.word	0x20000e78
 8004fd0:	48000800 	.word	0x48000800

08004fd4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b094      	sub	sp, #80	@ 0x50
 8004fd8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004fda:	f107 0318 	add.w	r3, r7, #24
 8004fde:	2238      	movs	r2, #56	@ 0x38
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f00a fb26 	bl	800f634 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004fe8:	1d3b      	adds	r3, r7, #4
 8004fea:	2200      	movs	r2, #0
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	605a      	str	r2, [r3, #4]
 8004ff0:	609a      	str	r2, [r3, #8]
 8004ff2:	60da      	str	r2, [r3, #12]
 8004ff4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004ff6:	2000      	movs	r0, #0
 8004ff8:	f003 fb98 	bl	800872c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004ffc:	2302      	movs	r3, #2
 8004ffe:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005000:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005004:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005006:	2340      	movs	r3, #64	@ 0x40
 8005008:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800500a:	2302      	movs	r3, #2
 800500c:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800500e:	2302      	movs	r3, #2
 8005010:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8005012:	2304      	movs	r3, #4
 8005014:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8005016:	2355      	movs	r3, #85	@ 0x55
 8005018:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800501a:	2302      	movs	r3, #2
 800501c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800501e:	2302      	movs	r3, #2
 8005020:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8005022:	2302      	movs	r3, #2
 8005024:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8005026:	f107 0318 	add.w	r3, r7, #24
 800502a:	4618      	mov	r0, r3
 800502c:	f003 fc32 	bl	8008894 <HAL_RCC_OscConfig>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <SystemClock_Config+0x66>
		Error_Handler();
 8005036:	f000 fb2d 	bl	8005694 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800503a:	230f      	movs	r3, #15
 800503c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800503e:	2303      	movs	r3, #3
 8005040:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005042:	2300      	movs	r3, #0
 8005044:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005046:	2300      	movs	r3, #0
 8005048:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800504e:	1d3b      	adds	r3, r7, #4
 8005050:	2104      	movs	r1, #4
 8005052:	4618      	mov	r0, r3
 8005054:	f003 ff30 	bl	8008eb8 <HAL_RCC_ClockConfig>
 8005058:	4603      	mov	r3, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	d001      	beq.n	8005062 <SystemClock_Config+0x8e>
		Error_Handler();
 800505e:	f000 fb19 	bl	8005694 <Error_Handler>
	}
}
 8005062:	bf00      	nop
 8005064:	3750      	adds	r7, #80	@ 0x50
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
	...

0800506c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	4603      	mov	r3, r0
 8005074:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_9) { // Back Limit
 8005076:	88fb      	ldrh	r3, [r7, #6]
 8005078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800507c:	d103      	bne.n	8005086 <HAL_GPIO_EXTI_Callback+0x1a>
		State = 9;
 800507e:	4b2c      	ldr	r3, [pc, #176]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 8005080:	2209      	movs	r2, #9
 8005082:	601a      	str	r2, [r3, #0]
		Home_Pris = 1;
		State = 15;
//		set_home_pris = 1;
//		count_pris += 1;
	}
}
 8005084:	e04e      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_10) { // Front Limit
 8005086:	88fb      	ldrh	r3, [r7, #6]
 8005088:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800508c:	d103      	bne.n	8005096 <HAL_GPIO_EXTI_Callback+0x2a>
		State = 10;
 800508e:	4b28      	ldr	r3, [pc, #160]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 8005090:	220a      	movs	r2, #10
 8005092:	601a      	str	r2, [r3, #0]
}
 8005094:	e046      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_11) { // Emergency
 8005096:	88fb      	ldrh	r3, [r7, #6]
 8005098:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800509c:	d11d      	bne.n	80050da <HAL_GPIO_EXTI_Callback+0x6e>
		if (Emer_trick - Emer_last_trick >= 1000) {
 800509e:	4b25      	ldr	r3, [pc, #148]	@ (8005134 <HAL_GPIO_EXTI_Callback+0xc8>)
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	4b25      	ldr	r3, [pc, #148]	@ (8005138 <HAL_GPIO_EXTI_Callback+0xcc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80050ac:	d311      	bcc.n	80050d2 <HAL_GPIO_EXTI_Callback+0x66>
			Emer_count += 1;
 80050ae:	4b23      	ldr	r3, [pc, #140]	@ (800513c <HAL_GPIO_EXTI_Callback+0xd0>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	3301      	adds	r3, #1
 80050b4:	4a21      	ldr	r2, [pc, #132]	@ (800513c <HAL_GPIO_EXTI_Callback+0xd0>)
 80050b6:	6013      	str	r3, [r2, #0]
			Emer_last_trick = Emer_trick;
 80050b8:	4b1e      	ldr	r3, [pc, #120]	@ (8005134 <HAL_GPIO_EXTI_Callback+0xc8>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005138 <HAL_GPIO_EXTI_Callback+0xcc>)
 80050be:	6013      	str	r3, [r2, #0]
			if (Emer_count % 2 == 1) {
 80050c0:	4b1e      	ldr	r3, [pc, #120]	@ (800513c <HAL_GPIO_EXTI_Callback+0xd0>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0301 	and.w	r3, r3, #1
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d002      	beq.n	80050d2 <HAL_GPIO_EXTI_Callback+0x66>
				Emer_state = 1;
 80050cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005140 <HAL_GPIO_EXTI_Callback+0xd4>)
 80050ce:	2201      	movs	r2, #1
 80050d0:	701a      	strb	r2, [r3, #0]
		State = 11;
 80050d2:	4b17      	ldr	r3, [pc, #92]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 80050d4:	220b      	movs	r2, #11
 80050d6:	601a      	str	r2, [r3, #0]
}
 80050d8:	e024      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_12) { // Right Proximity
 80050da:	88fb      	ldrh	r3, [r7, #6]
 80050dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050e0:	d106      	bne.n	80050f0 <HAL_GPIO_EXTI_Callback+0x84>
		Home_Rev = 1;
 80050e2:	4b18      	ldr	r3, [pc, #96]	@ (8005144 <HAL_GPIO_EXTI_Callback+0xd8>)
 80050e4:	2201      	movs	r2, #1
 80050e6:	701a      	strb	r2, [r3, #0]
		State = 12;
 80050e8:	4b11      	ldr	r3, [pc, #68]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 80050ea:	220c      	movs	r2, #12
 80050ec:	601a      	str	r2, [r3, #0]
}
 80050ee:	e019      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_13) { // Left Proximity
 80050f0:	88fb      	ldrh	r3, [r7, #6]
 80050f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f6:	d103      	bne.n	8005100 <HAL_GPIO_EXTI_Callback+0x94>
		State = 13;
 80050f8:	4b0d      	ldr	r3, [pc, #52]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 80050fa:	220d      	movs	r2, #13
 80050fc:	601a      	str	r2, [r3, #0]
}
 80050fe:	e011      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_14) { // Upper Limit
 8005100:	88fb      	ldrh	r3, [r7, #6]
 8005102:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005106:	d103      	bne.n	8005110 <HAL_GPIO_EXTI_Callback+0xa4>
		State = 14;
 8005108:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 800510a:	220e      	movs	r2, #14
 800510c:	601a      	str	r2, [r3, #0]
}
 800510e:	e009      	b.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
	} else if (GPIO_Pin == GPIO_PIN_15) { // Bottom Limit
 8005110:	88fb      	ldrh	r3, [r7, #6]
 8005112:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005116:	d105      	bne.n	8005124 <HAL_GPIO_EXTI_Callback+0xb8>
		Home_Pris = 1;
 8005118:	4b0b      	ldr	r3, [pc, #44]	@ (8005148 <HAL_GPIO_EXTI_Callback+0xdc>)
 800511a:	2201      	movs	r2, #1
 800511c:	701a      	strb	r2, [r3, #0]
		State = 15;
 800511e:	4b04      	ldr	r3, [pc, #16]	@ (8005130 <HAL_GPIO_EXTI_Callback+0xc4>)
 8005120:	220f      	movs	r2, #15
 8005122:	601a      	str	r2, [r3, #0]
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	200006f0 	.word	0x200006f0
 8005134:	200016f8 	.word	0x200016f8
 8005138:	200016fc 	.word	0x200016fc
 800513c:	20001704 	.word	0x20001704
 8005140:	20001700 	.word	0x20001700
 8005144:	200016f5 	.word	0x200016f5
 8005148:	200016f4 	.word	0x200016f4

0800514c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
//	if (htim == &htim2) {
//		PS2_ReadData();
//	}
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <Prismatic_position_control>:

float Prismatic_position_control(float delta_posi) {
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_pris[0] = delta_posi;
 800516a:	4a36      	ldr	r2, [pc, #216]	@ (8005244 <Prismatic_position_control+0xe4>)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6013      	str	r3, [r2, #0]
//	Pris_posi_PID.Kp = 1;
//	Pris_posi_PID.Kd = 1;

	if (error_posi_pris[0] < 0 && error_posi_pris[1] > 0) {
 8005170:	4b34      	ldr	r3, [pc, #208]	@ (8005244 <Prismatic_position_control+0xe4>)
 8005172:	edd3 7a00 	vldr	s15, [r3]
 8005176:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800517a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800517e:	d50a      	bpl.n	8005196 <Prismatic_position_control+0x36>
 8005180:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <Prismatic_position_control+0xe4>)
 8005182:	edd3 7a01 	vldr	s15, [r3, #4]
 8005186:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800518a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800518e:	dd02      	ble.n	8005196 <Prismatic_position_control+0x36>
		anti_windup = 0;
 8005190:	2300      	movs	r3, #0
 8005192:	617b      	str	r3, [r7, #20]
 8005194:	e014      	b.n	80051c0 <Prismatic_position_control+0x60>
	} else if (error_posi_pris[0] > 0 && error_posi_pris[1] < 0) {
 8005196:	4b2b      	ldr	r3, [pc, #172]	@ (8005244 <Prismatic_position_control+0xe4>)
 8005198:	edd3 7a00 	vldr	s15, [r3]
 800519c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80051a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051a4:	dd0a      	ble.n	80051bc <Prismatic_position_control+0x5c>
 80051a6:	4b27      	ldr	r3, [pc, #156]	@ (8005244 <Prismatic_position_control+0xe4>)
 80051a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80051ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80051b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b4:	d502      	bpl.n	80051bc <Prismatic_position_control+0x5c>
		anti_windup = 0;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e001      	b.n	80051c0 <Prismatic_position_control+0x60>
	} else {
		anti_windup = 1;
 80051bc:	2301      	movs	r3, #1
 80051be:	617b      	str	r3, [r7, #20]
 80051c0:	4b21      	ldr	r3, [pc, #132]	@ (8005248 <Prismatic_position_control+0xe8>)
 80051c2:	613b      	str	r3, [r7, #16]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	60fb      	str	r3, [r7, #12]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	ed93 7a00 	vldr	s14, [r3]
 80051ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80051d2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	edd3 7a03 	vldr	s15, [r3, #12]
 80051e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80051e6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	edd3 7a04 	vldr	s15, [r3, #16]
 80051f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80051fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8005204:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005208:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Update state */
    S->state[1] = S->state[0];
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8005220:	68bb      	ldr	r3, [r7, #8]
//		Pris_posi_PID.Ki = 0;
//	} else {
//		Pris_posi_PID.Ki = 1;
//	}

	V_pris_posi_PID = arm_pid_f32(&Pris_posi_PID, delta_posi);
 8005222:	4a0a      	ldr	r2, [pc, #40]	@ (800524c <Prismatic_position_control+0xec>)
 8005224:	6013      	str	r3, [r2, #0]

//	if (V_pris_posi_PID > 24) {
//		V_pris_posi_PID = 24;
//	}

	error_posi_pris[1] = error_posi_pris[0];
 8005226:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <Prismatic_position_control+0xe4>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4a06      	ldr	r2, [pc, #24]	@ (8005244 <Prismatic_position_control+0xe4>)
 800522c:	6053      	str	r3, [r2, #4]
	return V_pris_posi_PID;
 800522e:	4b07      	ldr	r3, [pc, #28]	@ (800524c <Prismatic_position_control+0xec>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	ee07 3a90 	vmov	s15, r3
}
 8005236:	eeb0 0a67 	vmov.f32	s0, s15
 800523a:	371c      	adds	r7, #28
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	20000dc0 	.word	0x20000dc0
 8005248:	20000d8c 	.word	0x20000d8c
 800524c:	20000db8 	.word	0x20000db8

08005250 <Prismatic_velocity_control>:

float Prismatic_velocity_control(float delta_velo) {
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_pris[0] = delta_velo;
 800525a:	4a4e      	ldr	r2, [pc, #312]	@ (8005394 <Prismatic_velocity_control+0x144>)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6013      	str	r3, [r2, #0]
//	Pris_velo_PID.Kp = 0.01;

	if (error_velo_pris[0] < 0 && error_velo_pris[1] > 0) {
 8005260:	4b4c      	ldr	r3, [pc, #304]	@ (8005394 <Prismatic_velocity_control+0x144>)
 8005262:	edd3 7a00 	vldr	s15, [r3]
 8005266:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800526a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800526e:	d50a      	bpl.n	8005286 <Prismatic_velocity_control+0x36>
 8005270:	4b48      	ldr	r3, [pc, #288]	@ (8005394 <Prismatic_velocity_control+0x144>)
 8005272:	edd3 7a01 	vldr	s15, [r3, #4]
 8005276:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800527a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800527e:	dd02      	ble.n	8005286 <Prismatic_velocity_control+0x36>
		anti_windup = 0;
 8005280:	2300      	movs	r3, #0
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	e014      	b.n	80052b0 <Prismatic_velocity_control+0x60>
	} else if (error_velo_pris[0] > 0 && error_velo_pris[1] < 0) {
 8005286:	4b43      	ldr	r3, [pc, #268]	@ (8005394 <Prismatic_velocity_control+0x144>)
 8005288:	edd3 7a00 	vldr	s15, [r3]
 800528c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005294:	dd0a      	ble.n	80052ac <Prismatic_velocity_control+0x5c>
 8005296:	4b3f      	ldr	r3, [pc, #252]	@ (8005394 <Prismatic_velocity_control+0x144>)
 8005298:	edd3 7a01 	vldr	s15, [r3, #4]
 800529c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80052a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052a4:	d502      	bpl.n	80052ac <Prismatic_velocity_control+0x5c>
		anti_windup = 0;
 80052a6:	2300      	movs	r3, #0
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	e001      	b.n	80052b0 <Prismatic_velocity_control+0x60>
	} else {
		anti_windup = 1;
 80052ac:	2301      	movs	r3, #1
 80052ae:	617b      	str	r3, [r7, #20]
	}

	if (V_pris_velo_PID >= 24 && anti_windup == 0) {
 80052b0:	4b39      	ldr	r3, [pc, #228]	@ (8005398 <Prismatic_velocity_control+0x148>)
 80052b2:	edd3 7a00 	vldr	s15, [r3]
 80052b6:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 80052ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c2:	db07      	blt.n	80052d4 <Prismatic_velocity_control+0x84>
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d104      	bne.n	80052d4 <Prismatic_velocity_control+0x84>
		Pris_velo_PID.Ki = 0;
 80052ca:	4b34      	ldr	r3, [pc, #208]	@ (800539c <Prismatic_velocity_control+0x14c>)
 80052cc:	f04f 0200 	mov.w	r2, #0
 80052d0:	61da      	str	r2, [r3, #28]
 80052d2:	e002      	b.n	80052da <Prismatic_velocity_control+0x8a>
	} else {
		Pris_velo_PID.Ki = 0.001;
 80052d4:	4b31      	ldr	r3, [pc, #196]	@ (800539c <Prismatic_velocity_control+0x14c>)
 80052d6:	4a32      	ldr	r2, [pc, #200]	@ (80053a0 <Prismatic_velocity_control+0x150>)
 80052d8:	61da      	str	r2, [r3, #28]
 80052da:	4b30      	ldr	r3, [pc, #192]	@ (800539c <Prismatic_velocity_control+0x14c>)
 80052dc:	613b      	str	r3, [r7, #16]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	ed93 7a00 	vldr	s14, [r3]
 80052e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80052ec:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	edd3 6a01 	vldr	s13, [r3, #4]
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80052fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8005300:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	edd3 6a02 	vldr	s13, [r3, #8]
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	edd3 7a04 	vldr	s15, [r3, #16]
 8005310:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005314:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800531e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005322:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	615a      	str	r2, [r3, #20]
    return (out);
 800533a:	68bb      	ldr	r3, [r7, #8]
	}

	V_pris_velo_PID = arm_pid_f32(&Pris_velo_PID, delta_velo);
 800533c:	4a16      	ldr	r2, [pc, #88]	@ (8005398 <Prismatic_velocity_control+0x148>)
 800533e:	6013      	str	r3, [r2, #0]

	if (V_pris_velo_PID > 24) {
 8005340:	4b15      	ldr	r3, [pc, #84]	@ (8005398 <Prismatic_velocity_control+0x148>)
 8005342:	edd3 7a00 	vldr	s15, [r3]
 8005346:	eeb3 7a08 	vmov.f32	s14, #56	@ 0x41c00000  24.0
 800534a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800534e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005352:	dd03      	ble.n	800535c <Prismatic_velocity_control+0x10c>
		V_pris_velo_PID = 24;
 8005354:	4b10      	ldr	r3, [pc, #64]	@ (8005398 <Prismatic_velocity_control+0x148>)
 8005356:	4a13      	ldr	r2, [pc, #76]	@ (80053a4 <Prismatic_velocity_control+0x154>)
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	e00c      	b.n	8005376 <Prismatic_velocity_control+0x126>
	} else if (V_pris_velo_PID < -24) {
 800535c:	4b0e      	ldr	r3, [pc, #56]	@ (8005398 <Prismatic_velocity_control+0x148>)
 800535e:	edd3 7a00 	vldr	s15, [r3]
 8005362:	eebb 7a08 	vmov.f32	s14, #184	@ 0xc1c00000 -24.0
 8005366:	eef4 7ac7 	vcmpe.f32	s15, s14
 800536a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536e:	d502      	bpl.n	8005376 <Prismatic_velocity_control+0x126>
		V_pris_velo_PID = -24;
 8005370:	4b09      	ldr	r3, [pc, #36]	@ (8005398 <Prismatic_velocity_control+0x148>)
 8005372:	4a0d      	ldr	r2, [pc, #52]	@ (80053a8 <Prismatic_velocity_control+0x158>)
 8005374:	601a      	str	r2, [r3, #0]
	}

	error_velo_pris[1] = error_velo_pris[0];
 8005376:	4b07      	ldr	r3, [pc, #28]	@ (8005394 <Prismatic_velocity_control+0x144>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a06      	ldr	r2, [pc, #24]	@ (8005394 <Prismatic_velocity_control+0x144>)
 800537c:	6053      	str	r3, [r2, #4]
	return V_pris_velo_PID;
 800537e:	4b06      	ldr	r3, [pc, #24]	@ (8005398 <Prismatic_velocity_control+0x148>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	ee07 3a90 	vmov	s15, r3
}
 8005386:	eeb0 0a67 	vmov.f32	s0, s15
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	20000e00 	.word	0x20000e00
 8005398:	20000df8 	.word	0x20000df8
 800539c:	20000dcc 	.word	0x20000dcc
 80053a0:	3a83126f 	.word	0x3a83126f
 80053a4:	41c00000 	.word	0x41c00000
 80053a8:	c1c00000 	.word	0xc1c00000

080053ac <Revolute_position_control>:

float Revolute_position_control(float delta_posi) {
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_posi_rev[0] = delta_posi;
 80053b6:	4a36      	ldr	r2, [pc, #216]	@ (8005490 <Revolute_position_control+0xe4>)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6013      	str	r3, [r2, #0]
//	Rev_posi_PID.Kp = 1;
//	Rev_posi_PID.Kd = 1;

	if (error_posi_rev[0] < 0 && error_posi_rev[1] > 0) {
 80053bc:	4b34      	ldr	r3, [pc, #208]	@ (8005490 <Revolute_position_control+0xe4>)
 80053be:	edd3 7a00 	vldr	s15, [r3]
 80053c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ca:	d50a      	bpl.n	80053e2 <Revolute_position_control+0x36>
 80053cc:	4b30      	ldr	r3, [pc, #192]	@ (8005490 <Revolute_position_control+0xe4>)
 80053ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80053d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053da:	dd02      	ble.n	80053e2 <Revolute_position_control+0x36>
		anti_windup = 0;
 80053dc:	2300      	movs	r3, #0
 80053de:	617b      	str	r3, [r7, #20]
 80053e0:	e014      	b.n	800540c <Revolute_position_control+0x60>
	} else if (error_posi_rev[0] > 0 && error_posi_rev[1] < 0) {
 80053e2:	4b2b      	ldr	r3, [pc, #172]	@ (8005490 <Revolute_position_control+0xe4>)
 80053e4:	edd3 7a00 	vldr	s15, [r3]
 80053e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f0:	dd0a      	ble.n	8005408 <Revolute_position_control+0x5c>
 80053f2:	4b27      	ldr	r3, [pc, #156]	@ (8005490 <Revolute_position_control+0xe4>)
 80053f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80053f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80053fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005400:	d502      	bpl.n	8005408 <Revolute_position_control+0x5c>
		anti_windup = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	e001      	b.n	800540c <Revolute_position_control+0x60>
	} else {
		anti_windup = 1;
 8005408:	2301      	movs	r3, #1
 800540a:	617b      	str	r3, [r7, #20]
 800540c:	4b21      	ldr	r3, [pc, #132]	@ (8005494 <Revolute_position_control+0xe8>)
 800540e:	613b      	str	r3, [r7, #16]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	ed93 7a00 	vldr	s14, [r3]
 800541a:	edd7 7a03 	vldr	s15, [r7, #12]
 800541e:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	edd3 6a01 	vldr	s13, [r3, #4]
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	edd3 7a03 	vldr	s15, [r3, #12]
 800542e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8005432:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	edd3 6a02 	vldr	s13, [r3, #8]
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005446:	ee37 7a27 	vadd.f32	s14, s14, s15
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8005450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005454:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	68da      	ldr	r2, [r3, #12]
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	68ba      	ldr	r2, [r7, #8]
 800546a:	615a      	str	r2, [r3, #20]
    return (out);
 800546c:	68bb      	ldr	r3, [r7, #8]
//		Rev_posi_PID.Ki = 0;
//	} else {
//		Rev_posi_PID.Ki = 1;
//	}

	V_rev_posi_PID = arm_pid_f32(&Rev_posi_PID, delta_posi);
 800546e:	4a0a      	ldr	r2, [pc, #40]	@ (8005498 <Revolute_position_control+0xec>)
 8005470:	6013      	str	r3, [r2, #0]

//	if (V_rev_posi_PID > 24) {
//		V_rev_posi_PID = 24;
//	}

	error_posi_rev[1] = error_posi_rev[0];
 8005472:	4b07      	ldr	r3, [pc, #28]	@ (8005490 <Revolute_position_control+0xe4>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a06      	ldr	r2, [pc, #24]	@ (8005490 <Revolute_position_control+0xe4>)
 8005478:	6053      	str	r3, [r2, #4]
	return V_rev_posi_PID;
 800547a:	4b07      	ldr	r3, [pc, #28]	@ (8005498 <Revolute_position_control+0xec>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	ee07 3a90 	vmov	s15, r3
}
 8005482:	eeb0 0a67 	vmov.f32	s0, s15
 8005486:	371c      	adds	r7, #28
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	20000e3c 	.word	0x20000e3c
 8005494:	20000e0c 	.word	0x20000e0c
 8005498:	20000e38 	.word	0x20000e38

0800549c <Revolute_velocity_control>:

float Revolute_velocity_control(float delta_velo) {
 800549c:	b480      	push	{r7}
 800549e:	b087      	sub	sp, #28
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	ed87 0a01 	vstr	s0, [r7, #4]
	int anti_windup;
	error_velo_rev[0] = delta_velo;
 80054a6:	4a47      	ldr	r2, [pc, #284]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6013      	str	r3, [r2, #0]
//	Rev_velo_PID.Kp = 0.01;

	if (error_velo_rev[0] < 0 && error_velo_rev[1] > 0) {
 80054ac:	4b45      	ldr	r3, [pc, #276]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80054ae:	edd3 7a00 	vldr	s15, [r3]
 80054b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ba:	d50a      	bpl.n	80054d2 <Revolute_velocity_control+0x36>
 80054bc:	4b41      	ldr	r3, [pc, #260]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80054be:	edd3 7a01 	vldr	s15, [r3, #4]
 80054c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ca:	dd02      	ble.n	80054d2 <Revolute_velocity_control+0x36>
		anti_windup = 0;
 80054cc:	2300      	movs	r3, #0
 80054ce:	617b      	str	r3, [r7, #20]
 80054d0:	e014      	b.n	80054fc <Revolute_velocity_control+0x60>
	} else if (error_velo_rev[0] > 0 && error_velo_rev[1] < 0) {
 80054d2:	4b3c      	ldr	r3, [pc, #240]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80054d4:	edd3 7a00 	vldr	s15, [r3]
 80054d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e0:	dd0a      	ble.n	80054f8 <Revolute_velocity_control+0x5c>
 80054e2:	4b38      	ldr	r3, [pc, #224]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80054e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80054e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f0:	d502      	bpl.n	80054f8 <Revolute_velocity_control+0x5c>
		anti_windup = 0;
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	e001      	b.n	80054fc <Revolute_velocity_control+0x60>
	} else {
		anti_windup = 1;
 80054f8:	2301      	movs	r3, #1
 80054fa:	617b      	str	r3, [r7, #20]
	}

	if (V_rev_velo_PID >= 18 && anti_windup == 0) {
 80054fc:	4b32      	ldr	r3, [pc, #200]	@ (80055c8 <Revolute_velocity_control+0x12c>)
 80054fe:	edd3 7a00 	vldr	s15, [r3]
 8005502:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8005506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800550a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800550e:	db07      	blt.n	8005520 <Revolute_velocity_control+0x84>
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d104      	bne.n	8005520 <Revolute_velocity_control+0x84>
		Rev_velo_PID.Ki = 0;
 8005516:	4b2d      	ldr	r3, [pc, #180]	@ (80055cc <Revolute_velocity_control+0x130>)
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	61da      	str	r2, [r3, #28]
 800551e:	e002      	b.n	8005526 <Revolute_velocity_control+0x8a>
	} else {
		Rev_velo_PID.Ki = 0.001;
 8005520:	4b2a      	ldr	r3, [pc, #168]	@ (80055cc <Revolute_velocity_control+0x130>)
 8005522:	4a2b      	ldr	r2, [pc, #172]	@ (80055d0 <Revolute_velocity_control+0x134>)
 8005524:	61da      	str	r2, [r3, #28]
	}

	if (V_rev_velo_PID > 18) {
 8005526:	4b28      	ldr	r3, [pc, #160]	@ (80055c8 <Revolute_velocity_control+0x12c>)
 8005528:	edd3 7a00 	vldr	s15, [r3]
 800552c:	eeb3 7a02 	vmov.f32	s14, #50	@ 0x41900000  18.0
 8005530:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005538:	dd02      	ble.n	8005540 <Revolute_velocity_control+0xa4>
		V_rev_velo_PID = 18;
 800553a:	4b23      	ldr	r3, [pc, #140]	@ (80055c8 <Revolute_velocity_control+0x12c>)
 800553c:	4a25      	ldr	r2, [pc, #148]	@ (80055d4 <Revolute_velocity_control+0x138>)
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	4b22      	ldr	r3, [pc, #136]	@ (80055cc <Revolute_velocity_control+0x130>)
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	60fb      	str	r3, [r7, #12]
    out = (S->A0 * in) +
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	ed93 7a00 	vldr	s14, [r3]
 800554e:	edd7 7a03 	vldr	s15, [r7, #12]
 8005552:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	edd3 6a01 	vldr	s13, [r3, #4]
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	edd3 7a03 	vldr	s15, [r3, #12]
 8005562:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8005566:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	edd3 6a02 	vldr	s13, [r3, #8]
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	edd3 7a04 	vldr	s15, [r3, #16]
 8005576:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800557a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8005584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005588:	edc7 7a02 	vstr	s15, [r7, #8]
    S->state[1] = S->state[0];
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	68da      	ldr	r2, [r3, #12]
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	615a      	str	r2, [r3, #20]
    return (out);
 80055a0:	68bb      	ldr	r3, [r7, #8]
	}

	V_rev_velo_PID = arm_pid_f32(&Rev_velo_PID, delta_velo);
 80055a2:	4a09      	ldr	r2, [pc, #36]	@ (80055c8 <Revolute_velocity_control+0x12c>)
 80055a4:	6013      	str	r3, [r2, #0]
	error_velo_rev[1] = error_velo_rev[0];
 80055a6:	4b07      	ldr	r3, [pc, #28]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a06      	ldr	r2, [pc, #24]	@ (80055c4 <Revolute_velocity_control+0x128>)
 80055ac:	6053      	str	r3, [r2, #4]
	return V_rev_velo_PID;
 80055ae:	4b06      	ldr	r3, [pc, #24]	@ (80055c8 <Revolute_velocity_control+0x12c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	ee07 3a90 	vmov	s15, r3
}
 80055b6:	eeb0 0a67 	vmov.f32	s0, s15
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	20000e7c 	.word	0x20000e7c
 80055c8:	20000e74 	.word	0x20000e74
 80055cc:	20000e48 	.word	0x20000e48
 80055d0:	3a83126f 	.word	0x3a83126f
 80055d4:	41900000 	.word	0x41900000

080055d8 <voltage_to_pwm>:

float voltage_to_pwm(float voltage) {
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	ed87 0a01 	vstr	s0, [r7, #4]
	float pwm = (voltage * 65535) / 24;
 80055e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80055e6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8005610 <voltage_to_pwm+0x38>
 80055ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80055ee:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 80055f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055f6:	edc7 7a03 	vstr	s15, [r7, #12]
	return pwm;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	ee07 3a90 	vmov	s15, r3
}
 8005600:	eeb0 0a67 	vmov.f32	s0, s15
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	477fff00 	.word	0x477fff00
 8005614:	00000000 	.word	0x00000000

08005618 <Revolute_dis>:
//	float load = 0.01 / (2.0 * (22.0/7.0) * 4.0 * motor.Kt_Pri);
//	voltage_dis = (disturbance_feedforward_pri(&motor, load)) * (0.3*9.81) * gain_disturbance; //  sin(theta)
//	return voltage_dis;
//}

float Revolute_dis() {
 8005618:	b5b0      	push	{r4, r5, r7, lr}
 800561a:	af00      	add	r7, sp, #0
//					* 0.4);
//	sine = sinf(Encoder_GetPosition(&encoder2) / (100.0 / 30.0));
//	encoder = Encoder_GetPosition(&encoder2) / (100.0 / 30.0);
//	load = (8.2 * 9.81 * 0.45 * cosf(1.57)) + (0.3 * 9.81 * cosf(1.57) * 0.4);
//	voltage_dis_rev = (disturbance_feedforward(&Rev_motor, load)) * gain_disturbance_rev;
	voltage_dis_rev = (Rev_motor.R_Rev / Rev_motor.Ke_Rev) * kf_rev.x_data[2]
 800561c:	4b1a      	ldr	r3, [pc, #104]	@ (8005688 <Revolute_dis+0x70>)
 800561e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8005622:	4b19      	ldr	r3, [pc, #100]	@ (8005688 <Revolute_dis+0x70>)
 8005624:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005628:	f7fb f8dc 	bl	80007e4 <__aeabi_ddiv>
 800562c:	4602      	mov	r2, r0
 800562e:	460b      	mov	r3, r1
 8005630:	4614      	mov	r4, r2
 8005632:	461d      	mov	r5, r3
 8005634:	4b15      	ldr	r3, [pc, #84]	@ (800568c <Revolute_dis+0x74>)
 8005636:	f8d3 323c 	ldr.w	r3, [r3, #572]	@ 0x23c
 800563a:	4618      	mov	r0, r3
 800563c:	f7fa ff50 	bl	80004e0 <__aeabi_f2d>
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
			* 1.0 / 3.3;
 8005644:	4620      	mov	r0, r4
 8005646:	4629      	mov	r1, r5
 8005648:	f7fa ffa2 	bl	8000590 <__aeabi_dmul>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4610      	mov	r0, r2
 8005652:	4619      	mov	r1, r3
 8005654:	a30a      	add	r3, pc, #40	@ (adr r3, 8005680 <Revolute_dis+0x68>)
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	f7fb f8c3 	bl	80007e4 <__aeabi_ddiv>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	4610      	mov	r0, r2
 8005664:	4619      	mov	r1, r3
 8005666:	f7fb fa63 	bl	8000b30 <__aeabi_d2f>
 800566a:	4603      	mov	r3, r0
	voltage_dis_rev = (Rev_motor.R_Rev / Rev_motor.Ke_Rev) * kf_rev.x_data[2]
 800566c:	4a08      	ldr	r2, [pc, #32]	@ (8005690 <Revolute_dis+0x78>)
 800566e:	6013      	str	r3, [r2, #0]
	return voltage_dis_rev;
 8005670:	4b07      	ldr	r3, [pc, #28]	@ (8005690 <Revolute_dis+0x78>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	ee07 3a90 	vmov	s15, r3
}
 8005678:	eeb0 0a67 	vmov.f32	s0, s15
 800567c:	bdb0      	pop	{r4, r5, r7, pc}
 800567e:	bf00      	nop
 8005680:	66666666 	.word	0x66666666
 8005684:	400a6666 	.word	0x400a6666
 8005688:	20001510 	.word	0x20001510
 800568c:	200011b4 	.word	0x200011b4
 8005690:	20000d78 	.word	0x20000d78

08005694 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005694:	b480      	push	{r7}
 8005696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005698:	b672      	cpsid	i
}
 800569a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <Error_Handler+0x8>

080056a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80056a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005718 <MX_SPI1_Init+0x78>)
 80056a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80056aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80056b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80056b2:	4b18      	ldr	r3, [pc, #96]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80056b8:	4b16      	ldr	r3, [pc, #88]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056ba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80056be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80056c0:	4b14      	ldr	r3, [pc, #80]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056c2:	2202      	movs	r2, #2
 80056c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80056c6:	4b13      	ldr	r3, [pc, #76]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056c8:	2201      	movs	r2, #1
 80056ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80056cc:	4b11      	ldr	r3, [pc, #68]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80056d4:	4b0f      	ldr	r3, [pc, #60]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056d6:	2238      	movs	r2, #56	@ 0x38
 80056d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80056da:	4b0e      	ldr	r3, [pc, #56]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056dc:	2280      	movs	r2, #128	@ 0x80
 80056de:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80056e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80056ec:	4b09      	ldr	r3, [pc, #36]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056ee:	2207      	movs	r2, #7
 80056f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80056f2:	4b08      	ldr	r3, [pc, #32]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80056f8:	4b06      	ldr	r3, [pc, #24]	@ (8005714 <MX_SPI1_Init+0x74>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80056fe:	4805      	ldr	r0, [pc, #20]	@ (8005714 <MX_SPI1_Init+0x74>)
 8005700:	f004 f844 	bl	800978c <HAL_SPI_Init>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800570a:	f7ff ffc3 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800570e:	bf00      	nop
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	2000170c 	.word	0x2000170c
 8005718:	40013000 	.word	0x40013000

0800571c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	@ 0x28
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005724:	f107 0314 	add.w	r3, r7, #20
 8005728:	2200      	movs	r2, #0
 800572a:	601a      	str	r2, [r3, #0]
 800572c:	605a      	str	r2, [r3, #4]
 800572e:	609a      	str	r2, [r3, #8]
 8005730:	60da      	str	r2, [r3, #12]
 8005732:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a25      	ldr	r2, [pc, #148]	@ (80057d0 <HAL_SPI_MspInit+0xb4>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d144      	bne.n	80057c8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800573e:	4b25      	ldr	r3, [pc, #148]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005742:	4a24      	ldr	r2, [pc, #144]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005744:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005748:	6613      	str	r3, [r2, #96]	@ 0x60
 800574a:	4b22      	ldr	r3, [pc, #136]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 800574c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005756:	4b1f      	ldr	r3, [pc, #124]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800575a:	4a1e      	ldr	r2, [pc, #120]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 800575c:	f043 0301 	orr.w	r3, r3, #1
 8005760:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005762:	4b1c      	ldr	r3, [pc, #112]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005766:	f003 0301 	and.w	r3, r3, #1
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800576e:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005772:	4a18      	ldr	r2, [pc, #96]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 8005774:	f043 0302 	orr.w	r3, r3, #2
 8005778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800577a:	4b16      	ldr	r3, [pc, #88]	@ (80057d4 <HAL_SPI_MspInit+0xb8>)
 800577c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	60bb      	str	r3, [r7, #8]
 8005784:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005786:	2320      	movs	r3, #32
 8005788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800578a:	2302      	movs	r3, #2
 800578c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800578e:	2300      	movs	r3, #0
 8005790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005792:	2300      	movs	r3, #0
 8005794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005796:	2305      	movs	r3, #5
 8005798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800579a:	f107 0314 	add.w	r3, r7, #20
 800579e:	4619      	mov	r1, r3
 80057a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80057a4:	f002 fe10 	bl	80083c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80057a8:	2330      	movs	r3, #48	@ 0x30
 80057aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057ac:	2302      	movs	r3, #2
 80057ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b0:	2300      	movs	r3, #0
 80057b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80057b4:	2300      	movs	r3, #0
 80057b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80057b8:	2305      	movs	r3, #5
 80057ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057bc:	f107 0314 	add.w	r3, r7, #20
 80057c0:	4619      	mov	r1, r3
 80057c2:	4805      	ldr	r0, [pc, #20]	@ (80057d8 <HAL_SPI_MspInit+0xbc>)
 80057c4:	f002 fe00 	bl	80083c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80057c8:	bf00      	nop
 80057ca:	3728      	adds	r7, #40	@ 0x28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40013000 	.word	0x40013000
 80057d4:	40021000 	.word	0x40021000
 80057d8:	48000400 	.word	0x48000400

080057dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b082      	sub	sp, #8
 80057e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005820 <HAL_MspInit+0x44>)
 80057e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005820 <HAL_MspInit+0x44>)
 80057e8:	f043 0301 	orr.w	r3, r3, #1
 80057ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80057ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005820 <HAL_MspInit+0x44>)
 80057f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	607b      	str	r3, [r7, #4]
 80057f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057fa:	4b09      	ldr	r3, [pc, #36]	@ (8005820 <HAL_MspInit+0x44>)
 80057fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057fe:	4a08      	ldr	r2, [pc, #32]	@ (8005820 <HAL_MspInit+0x44>)
 8005800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005804:	6593      	str	r3, [r2, #88]	@ 0x58
 8005806:	4b06      	ldr	r3, [pc, #24]	@ (8005820 <HAL_MspInit+0x44>)
 8005808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800580e:	603b      	str	r3, [r7, #0]
 8005810:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005812:	f003 f82f 	bl	8008874 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005816:	bf00      	nop
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	40021000 	.word	0x40021000

08005824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005824:	b480      	push	{r7}
 8005826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005828:	bf00      	nop
 800582a:	e7fd      	b.n	8005828 <NMI_Handler+0x4>

0800582c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800582c:	b480      	push	{r7}
 800582e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005830:	bf00      	nop
 8005832:	e7fd      	b.n	8005830 <HardFault_Handler+0x4>

08005834 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005838:	bf00      	nop
 800583a:	e7fd      	b.n	8005838 <MemManage_Handler+0x4>

0800583c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005840:	bf00      	nop
 8005842:	e7fd      	b.n	8005840 <BusFault_Handler+0x4>

08005844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005848:	bf00      	nop
 800584a:	e7fd      	b.n	8005848 <UsageFault_Handler+0x4>

0800584c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005850:	bf00      	nop
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr

0800585a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800585a:	b480      	push	{r7}
 800585c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800585e:	bf00      	nop
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005868:	b480      	push	{r7}
 800586a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800586c:	bf00      	nop
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800587a:	f000 fe7b 	bl	8006574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800587e:	bf00      	nop
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005888:	4802      	ldr	r0, [pc, #8]	@ (8005894 <DMA1_Channel1_IRQHandler+0x10>)
 800588a:	f002 fc42 	bl	8008112 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800588e:	bf00      	nop
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	20001dd0 	.word	0x20001dd0

08005898 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_1_Pin);
 800589c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80058a0:	f002 ff2c 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80058a4:	bf00      	nop
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80058ac:	4802      	ldr	r0, [pc, #8]	@ (80058b8 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80058ae:	f005 f90d 	bl	800aacc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80058b2:	bf00      	nop
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	bf00      	nop
 80058b8:	20001770 	.word	0x20001770

080058bc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80058c0:	4803      	ldr	r0, [pc, #12]	@ (80058d0 <TIM1_UP_TIM16_IRQHandler+0x14>)
 80058c2:	f005 f903 	bl	800aacc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80058c6:	4803      	ldr	r0, [pc, #12]	@ (80058d4 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80058c8:	f005 f900 	bl	800aacc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80058cc:	bf00      	nop
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	20001770 	.word	0x20001770
 80058d4:	20001b6c 	.word	0x20001b6c

080058d8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80058dc:	4802      	ldr	r0, [pc, #8]	@ (80058e8 <TIM2_IRQHandler+0x10>)
 80058de:	f005 f8f5 	bl	800aacc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80058e2:	bf00      	nop
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	2000183c 	.word	0x2000183c

080058ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80058f0:	4802      	ldr	r0, [pc, #8]	@ (80058fc <USART2_IRQHandler+0x10>)
 80058f2:	f006 ffef 	bl	800c8d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80058f6:	bf00      	nop
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	20001d04 	.word	0x20001d04

08005900 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_pen_2_Pin);
 8005904:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8005908:	f002 fef8 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 800590c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005910:	f002 fef4 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Proximity_sensor_Pin);
 8005914:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005918:	f002 fef0 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Proximity_Left_Pin);
 800591c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005920:	f002 feec 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic1_Pin);
 8005924:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8005928:	f002 fee8 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Limit_Switch_Prismatic2_Pin);
 800592c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8005930:	f002 fee4 	bl	80086fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005934:	bf00      	nop
 8005936:	bd80      	pop	{r7, pc}

08005938 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800593c:	4b06      	ldr	r3, [pc, #24]	@ (8005958 <SystemInit+0x20>)
 800593e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005942:	4a05      	ldr	r2, [pc, #20]	@ (8005958 <SystemInit+0x20>)
 8005944:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005948:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800594c:	bf00      	nop
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	e000ed00 	.word	0xe000ed00

0800595c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b088      	sub	sp, #32
 8005960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005962:	f107 0310 	add.w	r3, r7, #16
 8005966:	2200      	movs	r2, #0
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	605a      	str	r2, [r3, #4]
 800596c:	609a      	str	r2, [r3, #8]
 800596e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005970:	1d3b      	adds	r3, r7, #4
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
 8005976:	605a      	str	r2, [r3, #4]
 8005978:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800597a:	4b20      	ldr	r3, [pc, #128]	@ (80059fc <MX_TIM1_Init+0xa0>)
 800597c:	4a20      	ldr	r2, [pc, #128]	@ (8005a00 <MX_TIM1_Init+0xa4>)
 800597e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005980:	4b1e      	ldr	r3, [pc, #120]	@ (80059fc <MX_TIM1_Init+0xa0>)
 8005982:	2200      	movs	r2, #0
 8005984:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005986:	4b1d      	ldr	r3, [pc, #116]	@ (80059fc <MX_TIM1_Init+0xa0>)
 8005988:	2200      	movs	r2, #0
 800598a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000;
 800598c:	4b1b      	ldr	r3, [pc, #108]	@ (80059fc <MX_TIM1_Init+0xa0>)
 800598e:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8005992:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005994:	4b19      	ldr	r3, [pc, #100]	@ (80059fc <MX_TIM1_Init+0xa0>)
 8005996:	2200      	movs	r2, #0
 8005998:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800599a:	4b18      	ldr	r3, [pc, #96]	@ (80059fc <MX_TIM1_Init+0xa0>)
 800599c:	2200      	movs	r2, #0
 800599e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059a0:	4b16      	ldr	r3, [pc, #88]	@ (80059fc <MX_TIM1_Init+0xa0>)
 80059a2:	2200      	movs	r2, #0
 80059a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80059a6:	4815      	ldr	r0, [pc, #84]	@ (80059fc <MX_TIM1_Init+0xa0>)
 80059a8:	f004 fb1e 	bl	8009fe8 <HAL_TIM_Base_Init>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80059b2:	f7ff fe6f 	bl	8005694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80059bc:	f107 0310 	add.w	r3, r7, #16
 80059c0:	4619      	mov	r1, r3
 80059c2:	480e      	ldr	r0, [pc, #56]	@ (80059fc <MX_TIM1_Init+0xa0>)
 80059c4:	f005 fb8a 	bl	800b0dc <HAL_TIM_ConfigClockSource>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80059ce:	f7ff fe61 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059d2:	2300      	movs	r3, #0
 80059d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80059d6:	2300      	movs	r3, #0
 80059d8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059da:	2300      	movs	r3, #0
 80059dc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80059de:	1d3b      	adds	r3, r7, #4
 80059e0:	4619      	mov	r1, r3
 80059e2:	4806      	ldr	r0, [pc, #24]	@ (80059fc <MX_TIM1_Init+0xa0>)
 80059e4:	f006 fb60 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d001      	beq.n	80059f2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80059ee:	f7ff fe51 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80059f2:	bf00      	nop
 80059f4:	3720      	adds	r7, #32
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	20001770 	.word	0x20001770
 8005a00:	40012c00 	.word	0x40012c00

08005a04 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b088      	sub	sp, #32
 8005a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a0a:	f107 0310 	add.w	r3, r7, #16
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	605a      	str	r2, [r3, #4]
 8005a14:	609a      	str	r2, [r3, #8]
 8005a16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a18:	1d3b      	adds	r3, r7, #4
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	605a      	str	r2, [r3, #4]
 8005a20:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005a22:	4b1e      	ldr	r3, [pc, #120]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a24:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005a28:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8005a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a2c:	22a9      	movs	r2, #169	@ 0xa9
 8005a2e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a30:	4b1a      	ldr	r3, [pc, #104]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8005a36:	4b19      	ldr	r3, [pc, #100]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005a3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a3e:	4b17      	ldr	r3, [pc, #92]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a44:	4b15      	ldr	r3, [pc, #84]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a46:	2200      	movs	r2, #0
 8005a48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005a4a:	4814      	ldr	r0, [pc, #80]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a4c:	f004 facc 	bl	8009fe8 <HAL_TIM_Base_Init>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005a56:	f7ff fe1d 	bl	8005694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005a60:	f107 0310 	add.w	r3, r7, #16
 8005a64:	4619      	mov	r1, r3
 8005a66:	480d      	ldr	r0, [pc, #52]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a68:	f005 fb38 	bl	800b0dc <HAL_TIM_ConfigClockSource>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d001      	beq.n	8005a76 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8005a72:	f7ff fe0f 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a76:	2300      	movs	r3, #0
 8005a78:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005a7e:	1d3b      	adds	r3, r7, #4
 8005a80:	4619      	mov	r1, r3
 8005a82:	4806      	ldr	r0, [pc, #24]	@ (8005a9c <MX_TIM2_Init+0x98>)
 8005a84:	f006 fb10 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8005a8e:	f7ff fe01 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005a92:	bf00      	nop
 8005a94:	3720      	adds	r7, #32
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	2000183c 	.word	0x2000183c

08005aa0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b08c      	sub	sp, #48	@ 0x30
 8005aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005aa6:	f107 030c 	add.w	r3, r7, #12
 8005aaa:	2224      	movs	r2, #36	@ 0x24
 8005aac:	2100      	movs	r1, #0
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f009 fdc0 	bl	800f634 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ab4:	463b      	mov	r3, r7
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]
 8005aba:	605a      	str	r2, [r3, #4]
 8005abc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005abe:	4b21      	ldr	r3, [pc, #132]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005ac0:	4a21      	ldr	r2, [pc, #132]	@ (8005b48 <MX_TIM3_Init+0xa8>)
 8005ac2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005ac4:	4b1f      	ldr	r3, [pc, #124]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005aca:	4b1e      	ldr	r3, [pc, #120]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005acc:	2200      	movs	r2, #0
 8005ace:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 59999;
 8005ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005ad2:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005ad6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ade:	4b19      	ldr	r3, [pc, #100]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005ae4:	2303      	movs	r3, #3
 8005ae6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005aec:	2301      	movs	r3, #1
 8005aee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005af4:	2300      	movs	r3, #0
 8005af6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005af8:	2300      	movs	r3, #0
 8005afa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005afc:	2301      	movs	r3, #1
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005b00:	2300      	movs	r3, #0
 8005b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005b04:	2300      	movs	r3, #0
 8005b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005b08:	f107 030c 	add.w	r3, r7, #12
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	480d      	ldr	r0, [pc, #52]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005b10:	f004 fe9a 	bl	800a848 <HAL_TIM_Encoder_Init>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8005b1a:	f7ff fdbb 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005b22:	2300      	movs	r3, #0
 8005b24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005b26:	463b      	mov	r3, r7
 8005b28:	4619      	mov	r1, r3
 8005b2a:	4806      	ldr	r0, [pc, #24]	@ (8005b44 <MX_TIM3_Init+0xa4>)
 8005b2c:	f006 fabc 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8005b36:	f7ff fdad 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005b3a:	bf00      	nop
 8005b3c:	3730      	adds	r7, #48	@ 0x30
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}
 8005b42:	bf00      	nop
 8005b44:	20001908 	.word	0x20001908
 8005b48:	40000400 	.word	0x40000400

08005b4c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08c      	sub	sp, #48	@ 0x30
 8005b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005b52:	f107 030c 	add.w	r3, r7, #12
 8005b56:	2224      	movs	r2, #36	@ 0x24
 8005b58:	2100      	movs	r1, #0
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f009 fd6a 	bl	800f634 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b60:	463b      	mov	r3, r7
 8005b62:	2200      	movs	r2, #0
 8005b64:	601a      	str	r2, [r3, #0]
 8005b66:	605a      	str	r2, [r3, #4]
 8005b68:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005b6a:	4b21      	ldr	r3, [pc, #132]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b6c:	4a21      	ldr	r2, [pc, #132]	@ (8005bf4 <MX_TIM4_Init+0xa8>)
 8005b6e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8005b70:	4b1f      	ldr	r3, [pc, #124]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b72:	2200      	movs	r2, #0
 8005b74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b76:	4b1e      	ldr	r3, [pc, #120]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 59999;
 8005b7c:	4b1c      	ldr	r3, [pc, #112]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b7e:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8005b82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b84:	4b1a      	ldr	r3, [pc, #104]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b8a:	4b19      	ldr	r3, [pc, #100]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005b90:	2303      	movs	r3, #3
 8005b92:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005b94:	2300      	movs	r3, #0
 8005b96:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005bac:	2300      	movs	r3, #0
 8005bae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005bb4:	f107 030c 	add.w	r3, r7, #12
 8005bb8:	4619      	mov	r1, r3
 8005bba:	480d      	ldr	r0, [pc, #52]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005bbc:	f004 fe44 	bl	800a848 <HAL_TIM_Encoder_Init>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005bc6:	f7ff fd65 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bce:	2300      	movs	r3, #0
 8005bd0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005bd2:	463b      	mov	r3, r7
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	4806      	ldr	r0, [pc, #24]	@ (8005bf0 <MX_TIM4_Init+0xa4>)
 8005bd8:	f006 fa66 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005be2:	f7ff fd57 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005be6:	bf00      	nop
 8005be8:	3730      	adds	r7, #48	@ 0x30
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	200019d4 	.word	0x200019d4
 8005bf4:	40000800 	.word	0x40000800

08005bf8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b09c      	sub	sp, #112	@ 0x70
 8005bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005bfe:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005c02:	2200      	movs	r2, #0
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	605a      	str	r2, [r3, #4]
 8005c08:	609a      	str	r2, [r3, #8]
 8005c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c0c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005c10:	2200      	movs	r2, #0
 8005c12:	601a      	str	r2, [r3, #0]
 8005c14:	605a      	str	r2, [r3, #4]
 8005c16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005c18:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	605a      	str	r2, [r3, #4]
 8005c22:	609a      	str	r2, [r3, #8]
 8005c24:	60da      	str	r2, [r3, #12]
 8005c26:	611a      	str	r2, [r3, #16]
 8005c28:	615a      	str	r2, [r3, #20]
 8005c2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005c2c:	1d3b      	adds	r3, r7, #4
 8005c2e:	2234      	movs	r2, #52	@ 0x34
 8005c30:	2100      	movs	r1, #0
 8005c32:	4618      	mov	r0, r3
 8005c34:	f009 fcfe 	bl	800f634 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8005c38:	4b45      	ldr	r3, [pc, #276]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c3a:	4a46      	ldr	r2, [pc, #280]	@ (8005d54 <MX_TIM8_Init+0x15c>)
 8005c3c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 169;
 8005c3e:	4b44      	ldr	r3, [pc, #272]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c40:	22a9      	movs	r2, #169	@ 0xa9
 8005c42:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005c44:	4b42      	ldr	r3, [pc, #264]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c46:	2200      	movs	r2, #0
 8005c48:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 19999;
 8005c4a:	4b41      	ldr	r3, [pc, #260]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c4c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8005c50:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005c52:	4b3f      	ldr	r3, [pc, #252]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005c58:	4b3d      	ldr	r3, [pc, #244]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005c5e:	4b3c      	ldr	r3, [pc, #240]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c60:	2200      	movs	r2, #0
 8005c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005c64:	483a      	ldr	r0, [pc, #232]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c66:	f004 f9bf 	bl	8009fe8 <HAL_TIM_Base_Init>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d001      	beq.n	8005c74 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8005c70:	f7ff fd10 	bl	8005694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c78:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8005c7a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4833      	ldr	r0, [pc, #204]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c82:	f005 fa2b 	bl	800b0dc <HAL_TIM_ConfigClockSource>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8005c8c:	f7ff fd02 	bl	8005694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8005c90:	482f      	ldr	r0, [pc, #188]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005c92:	f004 fb63 	bl	800a35c <HAL_TIM_PWM_Init>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d001      	beq.n	8005ca0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8005c9c:	f7ff fcfa 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005cac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4827      	ldr	r0, [pc, #156]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005cb4:	f006 f9f8 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d001      	beq.n	8005cc2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 8005cbe:	f7ff fce9 	bl	8005694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005cc2:	2360      	movs	r3, #96	@ 0x60
 8005cc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005cde:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005ce2:	220c      	movs	r2, #12
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	481a      	ldr	r0, [pc, #104]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005ce8:	f005 f8e4 	bl	800aeb4 <HAL_TIM_PWM_ConfigChannel>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8005cf2:	f7ff fccf 	bl	8005694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005d02:	2300      	movs	r3, #0
 8005d04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005d06:	2300      	movs	r3, #0
 8005d08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005d10:	2300      	movs	r3, #0
 8005d12:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005d14:	2300      	movs	r3, #0
 8005d16:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005d1c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005d22:	2300      	movs	r3, #0
 8005d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005d26:	2300      	movs	r3, #0
 8005d28:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8005d2e:	1d3b      	adds	r3, r7, #4
 8005d30:	4619      	mov	r1, r3
 8005d32:	4807      	ldr	r0, [pc, #28]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005d34:	f006 fa4e 	bl	800c1d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <MX_TIM8_Init+0x14a>
  {
    Error_Handler();
 8005d3e:	f7ff fca9 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8005d42:	4803      	ldr	r0, [pc, #12]	@ (8005d50 <MX_TIM8_Init+0x158>)
 8005d44:	f000 fa44 	bl	80061d0 <HAL_TIM_MspPostInit>

}
 8005d48:	bf00      	nop
 8005d4a:	3770      	adds	r7, #112	@ 0x70
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	20001aa0 	.word	0x20001aa0
 8005d54:	40013400 	.word	0x40013400

08005d58 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b094      	sub	sp, #80	@ 0x50
 8005d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005d5e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005d62:	2200      	movs	r2, #0
 8005d64:	601a      	str	r2, [r3, #0]
 8005d66:	605a      	str	r2, [r3, #4]
 8005d68:	609a      	str	r2, [r3, #8]
 8005d6a:	60da      	str	r2, [r3, #12]
 8005d6c:	611a      	str	r2, [r3, #16]
 8005d6e:	615a      	str	r2, [r3, #20]
 8005d70:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005d72:	463b      	mov	r3, r7
 8005d74:	2234      	movs	r2, #52	@ 0x34
 8005d76:	2100      	movs	r1, #0
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f009 fc5b 	bl	800f634 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8005d7e:	4b34      	ldr	r3, [pc, #208]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005d80:	4a34      	ldr	r2, [pc, #208]	@ (8005e54 <MX_TIM16_Init+0xfc>)
 8005d82:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 8005d84:	4b32      	ldr	r3, [pc, #200]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005d86:	22a9      	movs	r2, #169	@ 0xa9
 8005d88:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d8a:	4b31      	ldr	r3, [pc, #196]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2005;
 8005d90:	4b2f      	ldr	r3, [pc, #188]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005d92:	f240 72d5 	movw	r2, #2005	@ 0x7d5
 8005d96:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d98:	4b2d      	ldr	r3, [pc, #180]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8005d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005da0:	2200      	movs	r2, #0
 8005da2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005da4:	4b2a      	ldr	r3, [pc, #168]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005daa:	4829      	ldr	r0, [pc, #164]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005dac:	f004 f91c 	bl	8009fe8 <HAL_TIM_Base_Init>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d001      	beq.n	8005dba <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8005db6:	f7ff fc6d 	bl	8005694 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8005dba:	4825      	ldr	r0, [pc, #148]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005dbc:	f004 fa60 	bl	800a280 <HAL_TIM_OC_Init>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8005dc6:	f7ff fc65 	bl	8005694 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 8005dca:	2108      	movs	r1, #8
 8005dcc:	4820      	ldr	r0, [pc, #128]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005dce:	f004 fc45 	bl	800a65c <HAL_TIM_OnePulse_Init>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <MX_TIM16_Init+0x84>
  {
    Error_Handler();
 8005dd8:	f7ff fc5c 	bl	8005694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8005ddc:	2310      	movs	r3, #16
 8005dde:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 1433;
 8005de0:	f240 5399 	movw	r3, #1433	@ 0x599
 8005de4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005de6:	2300      	movs	r3, #0
 8005de8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005dea:	2300      	movs	r3, #0
 8005dec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005dee:	2300      	movs	r3, #0
 8005df0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005df2:	2300      	movs	r3, #0
 8005df4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005df6:	2300      	movs	r3, #0
 8005df8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005dfa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4619      	mov	r1, r3
 8005e02:	4813      	ldr	r0, [pc, #76]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005e04:	f004 ffdc 	bl	800adc0 <HAL_TIM_OC_ConfigChannel>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <MX_TIM16_Init+0xba>
  {
    Error_Handler();
 8005e0e:	f7ff fc41 	bl	8005694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005e16:	2300      	movs	r3, #0
 8005e18:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005e26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005e2a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005e30:	2300      	movs	r3, #0
 8005e32:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8005e34:	463b      	mov	r3, r7
 8005e36:	4619      	mov	r1, r3
 8005e38:	4805      	ldr	r0, [pc, #20]	@ (8005e50 <MX_TIM16_Init+0xf8>)
 8005e3a:	f006 f9cb 	bl	800c1d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <MX_TIM16_Init+0xf0>
  {
    Error_Handler();
 8005e44:	f7ff fc26 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8005e48:	bf00      	nop
 8005e4a:	3750      	adds	r7, #80	@ 0x50
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20001b6c 	.word	0x20001b6c
 8005e54:	40014400 	.word	0x40014400

08005e58 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b09c      	sub	sp, #112	@ 0x70
 8005e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e5e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	609a      	str	r2, [r3, #8]
 8005e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	605a      	str	r2, [r3, #4]
 8005e76:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e78:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	601a      	str	r2, [r3, #0]
 8005e80:	605a      	str	r2, [r3, #4]
 8005e82:	609a      	str	r2, [r3, #8]
 8005e84:	60da      	str	r2, [r3, #12]
 8005e86:	611a      	str	r2, [r3, #16]
 8005e88:	615a      	str	r2, [r3, #20]
 8005e8a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	2234      	movs	r2, #52	@ 0x34
 8005e90:	2100      	movs	r1, #0
 8005e92:	4618      	mov	r0, r3
 8005e94:	f009 fbce 	bl	800f634 <memset>

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8005e98:	4b4b      	ldr	r3, [pc, #300]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005e9a:	4a4c      	ldr	r2, [pc, #304]	@ (8005fcc <MX_TIM20_Init+0x174>)
 8005e9c:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 0;
 8005e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ea4:	4b48      	ldr	r3, [pc, #288]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8005eaa:	4b47      	ldr	r3, [pc, #284]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005eac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005eb0:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005eb2:	4b45      	ldr	r3, [pc, #276]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8005eb8:	4b43      	ldr	r3, [pc, #268]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ebe:	4b42      	ldr	r3, [pc, #264]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8005ec4:	4840      	ldr	r0, [pc, #256]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ec6:	f004 f88f 	bl	8009fe8 <HAL_TIM_Base_Init>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d001      	beq.n	8005ed4 <MX_TIM20_Init+0x7c>
  {
    Error_Handler();
 8005ed0:	f7ff fbe0 	bl	8005694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ed4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ed8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8005eda:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8005ede:	4619      	mov	r1, r3
 8005ee0:	4839      	ldr	r0, [pc, #228]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ee2:	f005 f8fb 	bl	800b0dc <HAL_TIM_ConfigClockSource>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d001      	beq.n	8005ef0 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 8005eec:	f7ff fbd2 	bl	8005694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8005ef0:	4835      	ldr	r0, [pc, #212]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005ef2:	f004 fa33 	bl	800a35c <HAL_TIM_PWM_Init>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <MX_TIM20_Init+0xa8>
  {
    Error_Handler();
 8005efc:	f7ff fbca 	bl	8005694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f00:	2300      	movs	r3, #0
 8005f02:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005f04:	2300      	movs	r3, #0
 8005f06:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8005f0c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005f10:	4619      	mov	r1, r3
 8005f12:	482d      	ldr	r0, [pc, #180]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005f14:	f006 f8c8 	bl	800c0a8 <HAL_TIMEx_MasterConfigSynchronization>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <MX_TIM20_Init+0xca>
  {
    Error_Handler();
 8005f1e:	f7ff fbb9 	bl	8005694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f22:	2360      	movs	r3, #96	@ 0x60
 8005f24:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005f26:	2300      	movs	r3, #0
 8005f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005f32:	2300      	movs	r3, #0
 8005f34:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005f36:	2300      	movs	r3, #0
 8005f38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005f3e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005f42:	2200      	movs	r2, #0
 8005f44:	4619      	mov	r1, r3
 8005f46:	4820      	ldr	r0, [pc, #128]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005f48:	f004 ffb4 	bl	800aeb4 <HAL_TIM_PWM_ConfigChannel>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <MX_TIM20_Init+0xfe>
  {
    Error_Handler();
 8005f52:	f7ff fb9f 	bl	8005694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005f56:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005f5a:	2208      	movs	r2, #8
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	481a      	ldr	r0, [pc, #104]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005f60:	f004 ffa8 	bl	800aeb4 <HAL_TIM_PWM_ConfigChannel>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <MX_TIM20_Init+0x116>
  {
    Error_Handler();
 8005f6a:	f7ff fb93 	bl	8005694 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005f72:	2300      	movs	r3, #0
 8005f74:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005f76:	2300      	movs	r3, #0
 8005f78:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005f82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f86:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005f90:	2300      	movs	r3, #0
 8005f92:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005f94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 8005fa6:	1d3b      	adds	r3, r7, #4
 8005fa8:	4619      	mov	r1, r3
 8005faa:	4807      	ldr	r0, [pc, #28]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005fac:	f006 f912 	bl	800c1d4 <HAL_TIMEx_ConfigBreakDeadTime>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <MX_TIM20_Init+0x162>
  {
    Error_Handler();
 8005fb6:	f7ff fb6d 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */
  HAL_TIM_MspPostInit(&htim20);
 8005fba:	4803      	ldr	r0, [pc, #12]	@ (8005fc8 <MX_TIM20_Init+0x170>)
 8005fbc:	f000 f908 	bl	80061d0 <HAL_TIM_MspPostInit>

}
 8005fc0:	bf00      	nop
 8005fc2:	3770      	adds	r7, #112	@ 0x70
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	20001c38 	.word	0x20001c38
 8005fcc:	40015000 	.word	0x40015000

08005fd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a3d      	ldr	r2, [pc, #244]	@ (80060d4 <HAL_TIM_Base_MspInit+0x104>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d11c      	bne.n	800601c <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005fe2:	4b3d      	ldr	r3, [pc, #244]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8005fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fe6:	4a3c      	ldr	r2, [pc, #240]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8005fe8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005fec:	6613      	str	r3, [r2, #96]	@ 0x60
 8005fee:	4b3a      	ldr	r3, [pc, #232]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8005ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ff2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ff6:	61fb      	str	r3, [r7, #28]
 8005ff8:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	2018      	movs	r0, #24
 8006000:	f001 fe6f 	bl	8007ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8006004:	2018      	movs	r0, #24
 8006006:	f001 fe86 	bl	8007d16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800600a:	2200      	movs	r2, #0
 800600c:	2100      	movs	r1, #0
 800600e:	2019      	movs	r0, #25
 8006010:	f001 fe67 	bl	8007ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006014:	2019      	movs	r0, #25
 8006016:	f001 fe7e 	bl	8007d16 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM20_CLK_ENABLE();
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 800601a:	e056      	b.n	80060ca <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM2)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006024:	d114      	bne.n	8006050 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006026:	4b2c      	ldr	r3, [pc, #176]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800602a:	4a2b      	ldr	r2, [pc, #172]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 800602c:	f043 0301 	orr.w	r3, r3, #1
 8006030:	6593      	str	r3, [r2, #88]	@ 0x58
 8006032:	4b29      	ldr	r3, [pc, #164]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	61bb      	str	r3, [r7, #24]
 800603c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800603e:	2200      	movs	r2, #0
 8006040:	2100      	movs	r1, #0
 8006042:	201c      	movs	r0, #28
 8006044:	f001 fe4d 	bl	8007ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006048:	201c      	movs	r0, #28
 800604a:	f001 fe64 	bl	8007d16 <HAL_NVIC_EnableIRQ>
}
 800604e:	e03c      	b.n	80060ca <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM8)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a21      	ldr	r2, [pc, #132]	@ (80060dc <HAL_TIM_Base_MspInit+0x10c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d10c      	bne.n	8006074 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800605a:	4b1f      	ldr	r3, [pc, #124]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 800605c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800605e:	4a1e      	ldr	r2, [pc, #120]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006060:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006064:	6613      	str	r3, [r2, #96]	@ 0x60
 8006066:	4b1c      	ldr	r3, [pc, #112]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800606a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	697b      	ldr	r3, [r7, #20]
}
 8006072:	e02a      	b.n	80060ca <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM16)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a19      	ldr	r2, [pc, #100]	@ (80060e0 <HAL_TIM_Base_MspInit+0x110>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d114      	bne.n	80060a8 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800607e:	4b16      	ldr	r3, [pc, #88]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006082:	4a15      	ldr	r2, [pc, #84]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 8006084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006088:	6613      	str	r3, [r2, #96]	@ 0x60
 800608a:	4b13      	ldr	r3, [pc, #76]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 800608c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800608e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006092:	613b      	str	r3, [r7, #16]
 8006094:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8006096:	2200      	movs	r2, #0
 8006098:	2100      	movs	r1, #0
 800609a:	2019      	movs	r0, #25
 800609c:	f001 fe21 	bl	8007ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80060a0:	2019      	movs	r0, #25
 80060a2:	f001 fe38 	bl	8007d16 <HAL_NVIC_EnableIRQ>
}
 80060a6:	e010      	b.n	80060ca <HAL_TIM_Base_MspInit+0xfa>
  else if(tim_baseHandle->Instance==TIM20)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a0d      	ldr	r2, [pc, #52]	@ (80060e4 <HAL_TIM_Base_MspInit+0x114>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d10b      	bne.n	80060ca <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM20_CLK_ENABLE();
 80060b2:	4b09      	ldr	r3, [pc, #36]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 80060b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060b6:	4a08      	ldr	r2, [pc, #32]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 80060b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80060be:	4b06      	ldr	r3, [pc, #24]	@ (80060d8 <HAL_TIM_Base_MspInit+0x108>)
 80060c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
}
 80060ca:	bf00      	nop
 80060cc:	3720      	adds	r7, #32
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	40012c00 	.word	0x40012c00
 80060d8:	40021000 	.word	0x40021000
 80060dc:	40013400 	.word	0x40013400
 80060e0:	40014400 	.word	0x40014400
 80060e4:	40015000 	.word	0x40015000

080060e8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b08c      	sub	sp, #48	@ 0x30
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060f0:	f107 031c 	add.w	r3, r7, #28
 80060f4:	2200      	movs	r2, #0
 80060f6:	601a      	str	r2, [r3, #0]
 80060f8:	605a      	str	r2, [r3, #4]
 80060fa:	609a      	str	r2, [r3, #8]
 80060fc:	60da      	str	r2, [r3, #12]
 80060fe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a2f      	ldr	r2, [pc, #188]	@ (80061c4 <HAL_TIM_Encoder_MspInit+0xdc>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d129      	bne.n	800615e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800610a:	4b2f      	ldr	r3, [pc, #188]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800610e:	4a2e      	ldr	r2, [pc, #184]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006110:	f043 0302 	orr.w	r3, r3, #2
 8006114:	6593      	str	r3, [r2, #88]	@ 0x58
 8006116:	4b2c      	ldr	r3, [pc, #176]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611a:	f003 0302 	and.w	r3, r3, #2
 800611e:	61bb      	str	r3, [r7, #24]
 8006120:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006122:	4b29      	ldr	r3, [pc, #164]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006126:	4a28      	ldr	r2, [pc, #160]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006128:	f043 0301 	orr.w	r3, r3, #1
 800612c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800612e:	4b26      	ldr	r3, [pc, #152]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006132:	f003 0301 	and.w	r3, r3, #1
 8006136:	617b      	str	r3, [r7, #20]
 8006138:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_1_Pin|Encoder_1A7_Pin;
 800613a:	23c0      	movs	r3, #192	@ 0xc0
 800613c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800613e:	2302      	movs	r3, #2
 8006140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006142:	2300      	movs	r3, #0
 8006144:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006146:	2300      	movs	r3, #0
 8006148:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800614a:	2302      	movs	r3, #2
 800614c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800614e:	f107 031c 	add.w	r3, r7, #28
 8006152:	4619      	mov	r1, r3
 8006154:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006158:	f002 f936 	bl	80083c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800615c:	e02e      	b.n	80061bc <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM4)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1a      	ldr	r2, [pc, #104]	@ (80061cc <HAL_TIM_Encoder_MspInit+0xe4>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d129      	bne.n	80061bc <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006168:	4b17      	ldr	r3, [pc, #92]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800616a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800616c:	4a16      	ldr	r2, [pc, #88]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800616e:	f043 0304 	orr.w	r3, r3, #4
 8006172:	6593      	str	r3, [r2, #88]	@ 0x58
 8006174:	4b14      	ldr	r3, [pc, #80]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006178:	f003 0304 	and.w	r3, r3, #4
 800617c:	613b      	str	r3, [r7, #16]
 800617e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006180:	4b11      	ldr	r3, [pc, #68]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006184:	4a10      	ldr	r2, [pc, #64]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 8006186:	f043 0301 	orr.w	r3, r3, #1
 800618a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800618c:	4b0e      	ldr	r3, [pc, #56]	@ (80061c8 <HAL_TIM_Encoder_MspInit+0xe0>)
 800618e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006190:	f003 0301 	and.w	r3, r3, #1
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Encoder_2_Pin|Encoder_2A12_Pin;
 8006198:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800619c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800619e:	2302      	movs	r3, #2
 80061a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061a2:	2300      	movs	r3, #0
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061a6:	2300      	movs	r3, #0
 80061a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80061aa:	230a      	movs	r3, #10
 80061ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80061ae:	f107 031c 	add.w	r3, r7, #28
 80061b2:	4619      	mov	r1, r3
 80061b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061b8:	f002 f906 	bl	80083c8 <HAL_GPIO_Init>
}
 80061bc:	bf00      	nop
 80061be:	3730      	adds	r7, #48	@ 0x30
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	40000400 	.word	0x40000400
 80061c8:	40021000 	.word	0x40021000
 80061cc:	40000800 	.word	0x40000800

080061d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08a      	sub	sp, #40	@ 0x28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061d8:	f107 0314 	add.w	r3, r7, #20
 80061dc:	2200      	movs	r2, #0
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	605a      	str	r2, [r3, #4]
 80061e2:	609a      	str	r2, [r3, #8]
 80061e4:	60da      	str	r2, [r3, #12]
 80061e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a31      	ldr	r2, [pc, #196]	@ (80062b4 <HAL_TIM_MspPostInit+0xe4>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d11d      	bne.n	800622e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061f2:	4b31      	ldr	r3, [pc, #196]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 80061f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061f6:	4a30      	ldr	r2, [pc, #192]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 80061f8:	f043 0304 	orr.w	r3, r3, #4
 80061fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80061fe:	4b2e      	ldr	r3, [pc, #184]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 8006200:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006202:	f003 0304 	and.w	r3, r3, #4
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = PWM_Servo_Pin;
 800620a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800620e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006210:	2302      	movs	r3, #2
 8006212:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006214:	2300      	movs	r3, #0
 8006216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006218:	2300      	movs	r3, #0
 800621a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800621c:	2304      	movs	r3, #4
 800621e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_Servo_GPIO_Port, &GPIO_InitStruct);
 8006220:	f107 0314 	add.w	r3, r7, #20
 8006224:	4619      	mov	r1, r3
 8006226:	4825      	ldr	r0, [pc, #148]	@ (80062bc <HAL_TIM_MspPostInit+0xec>)
 8006228:	f002 f8ce 	bl	80083c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 800622c:	e03d      	b.n	80062aa <HAL_TIM_MspPostInit+0xda>
  else if(timHandle->Instance==TIM20)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a23      	ldr	r2, [pc, #140]	@ (80062c0 <HAL_TIM_MspPostInit+0xf0>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d138      	bne.n	80062aa <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006238:	4b1f      	ldr	r3, [pc, #124]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 800623a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623c:	4a1e      	ldr	r2, [pc, #120]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 800623e:	f043 0302 	orr.w	r3, r3, #2
 8006242:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006244:	4b1c      	ldr	r3, [pc, #112]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 8006246:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006248:	f003 0302 	and.w	r3, r3, #2
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006250:	4b19      	ldr	r3, [pc, #100]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 8006252:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006254:	4a18      	ldr	r2, [pc, #96]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 8006256:	f043 0304 	orr.w	r3, r3, #4
 800625a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800625c:	4b16      	ldr	r3, [pc, #88]	@ (80062b8 <HAL_TIM_MspPostInit+0xe8>)
 800625e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	60bb      	str	r3, [r7, #8]
 8006266:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_MD20A_24V_Pin;
 8006268:	2304      	movs	r3, #4
 800626a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800626c:	2302      	movs	r3, #2
 800626e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006270:	2300      	movs	r3, #0
 8006272:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006274:	2300      	movs	r3, #0
 8006276:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM20;
 8006278:	2303      	movs	r3, #3
 800627a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_24V_GPIO_Port, &GPIO_InitStruct);
 800627c:	f107 0314 	add.w	r3, r7, #20
 8006280:	4619      	mov	r1, r3
 8006282:	4810      	ldr	r0, [pc, #64]	@ (80062c4 <HAL_TIM_MspPostInit+0xf4>)
 8006284:	f002 f8a0 	bl	80083c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_MD20A_18V_Pin;
 8006288:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800628c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800628e:	2302      	movs	r3, #2
 8006290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006296:	2300      	movs	r3, #0
 8006298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM20;
 800629a:	2306      	movs	r3, #6
 800629c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_MD20A_18V_GPIO_Port, &GPIO_InitStruct);
 800629e:	f107 0314 	add.w	r3, r7, #20
 80062a2:	4619      	mov	r1, r3
 80062a4:	4805      	ldr	r0, [pc, #20]	@ (80062bc <HAL_TIM_MspPostInit+0xec>)
 80062a6:	f002 f88f 	bl	80083c8 <HAL_GPIO_Init>
}
 80062aa:	bf00      	nop
 80062ac:	3728      	adds	r7, #40	@ 0x28
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}
 80062b2:	bf00      	nop
 80062b4:	40013400 	.word	0x40013400
 80062b8:	40021000 	.word	0x40021000
 80062bc:	48000800 	.word	0x48000800
 80062c0:	40015000 	.word	0x40015000
 80062c4:	48000400 	.word	0x48000400

080062c8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80062cc:	4b23      	ldr	r3, [pc, #140]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062ce:	4a24      	ldr	r2, [pc, #144]	@ (8006360 <MX_USART2_UART_Init+0x98>)
 80062d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80062d2:	4b22      	ldr	r3, [pc, #136]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80062d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 80062da:	4b20      	ldr	r3, [pc, #128]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80062e0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80062e2:	4b1e      	ldr	r3, [pc, #120]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062e4:	2200      	movs	r2, #0
 80062e6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80062e8:	4b1c      	ldr	r3, [pc, #112]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80062f0:	4b1a      	ldr	r3, [pc, #104]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062f2:	220c      	movs	r2, #12
 80062f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80062f6:	4b19      	ldr	r3, [pc, #100]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80062fc:	4b17      	ldr	r3, [pc, #92]	@ (800635c <MX_USART2_UART_Init+0x94>)
 80062fe:	2200      	movs	r2, #0
 8006300:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006302:	4b16      	ldr	r3, [pc, #88]	@ (800635c <MX_USART2_UART_Init+0x94>)
 8006304:	2200      	movs	r2, #0
 8006306:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006308:	4b14      	ldr	r3, [pc, #80]	@ (800635c <MX_USART2_UART_Init+0x94>)
 800630a:	2200      	movs	r2, #0
 800630c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800630e:	4b13      	ldr	r3, [pc, #76]	@ (800635c <MX_USART2_UART_Init+0x94>)
 8006310:	2200      	movs	r2, #0
 8006312:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006314:	4811      	ldr	r0, [pc, #68]	@ (800635c <MX_USART2_UART_Init+0x94>)
 8006316:	f006 f841 	bl	800c39c <HAL_UART_Init>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d001      	beq.n	8006324 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8006320:	f7ff f9b8 	bl	8005694 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006324:	2100      	movs	r1, #0
 8006326:	480d      	ldr	r0, [pc, #52]	@ (800635c <MX_USART2_UART_Init+0x94>)
 8006328:	f008 fbc3 	bl	800eab2 <HAL_UARTEx_SetTxFifoThreshold>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 8006332:	f7ff f9af 	bl	8005694 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006336:	2100      	movs	r1, #0
 8006338:	4808      	ldr	r0, [pc, #32]	@ (800635c <MX_USART2_UART_Init+0x94>)
 800633a:	f008 fbf8 	bl	800eb2e <HAL_UARTEx_SetRxFifoThreshold>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8006344:	f7ff f9a6 	bl	8005694 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006348:	4804      	ldr	r0, [pc, #16]	@ (800635c <MX_USART2_UART_Init+0x94>)
 800634a:	f008 fb79 	bl	800ea40 <HAL_UARTEx_DisableFifoMode>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	d001      	beq.n	8006358 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8006354:	f7ff f99e 	bl	8005694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006358:	bf00      	nop
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20001d04 	.word	0x20001d04
 8006360:	40004400 	.word	0x40004400

08006364 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b09e      	sub	sp, #120	@ 0x78
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800636c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8006370:	2200      	movs	r2, #0
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	605a      	str	r2, [r3, #4]
 8006376:	609a      	str	r2, [r3, #8]
 8006378:	60da      	str	r2, [r3, #12]
 800637a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800637c:	f107 0310 	add.w	r3, r7, #16
 8006380:	2254      	movs	r2, #84	@ 0x54
 8006382:	2100      	movs	r1, #0
 8006384:	4618      	mov	r0, r3
 8006386:	f009 f955 	bl	800f634 <memset>
  if(uartHandle->Instance==USART2)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a37      	ldr	r2, [pc, #220]	@ (800646c <HAL_UART_MspInit+0x108>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d167      	bne.n	8006464 <HAL_UART_MspInit+0x100>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006394:	2302      	movs	r3, #2
 8006396:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8006398:	2300      	movs	r3, #0
 800639a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800639c:	f107 0310 	add.w	r3, r7, #16
 80063a0:	4618      	mov	r0, r3
 80063a2:	f002 ffa5 	bl	80092f0 <HAL_RCCEx_PeriphCLKConfig>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80063ac:	f7ff f972 	bl	8005694 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80063b0:	4b2f      	ldr	r3, [pc, #188]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063b4:	4a2e      	ldr	r2, [pc, #184]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80063bc:	4b2c      	ldr	r3, [pc, #176]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063c8:	4b29      	ldr	r3, [pc, #164]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063cc:	4a28      	ldr	r2, [pc, #160]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063ce:	f043 0301 	orr.w	r3, r3, #1
 80063d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80063d4:	4b26      	ldr	r3, [pc, #152]	@ (8006470 <HAL_UART_MspInit+0x10c>)
 80063d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063d8:	f003 0301 	and.w	r3, r3, #1
 80063dc:	60bb      	str	r3, [r7, #8]
 80063de:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80063e0:	230c      	movs	r3, #12
 80063e2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063e4:	2302      	movs	r3, #2
 80063e6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063e8:	2300      	movs	r3, #0
 80063ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063ec:	2300      	movs	r3, #0
 80063ee:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80063f0:	2307      	movs	r3, #7
 80063f2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80063f8:	4619      	mov	r1, r3
 80063fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80063fe:	f001 ffe3 	bl	80083c8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel1;
 8006402:	4b1c      	ldr	r3, [pc, #112]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006404:	4a1c      	ldr	r2, [pc, #112]	@ (8006478 <HAL_UART_MspInit+0x114>)
 8006406:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006408:	4b1a      	ldr	r3, [pc, #104]	@ (8006474 <HAL_UART_MspInit+0x110>)
 800640a:	221b      	movs	r2, #27
 800640c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800640e:	4b19      	ldr	r3, [pc, #100]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006410:	2210      	movs	r2, #16
 8006412:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006414:	4b17      	ldr	r3, [pc, #92]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006416:	2200      	movs	r2, #0
 8006418:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800641a:	4b16      	ldr	r3, [pc, #88]	@ (8006474 <HAL_UART_MspInit+0x110>)
 800641c:	2280      	movs	r2, #128	@ 0x80
 800641e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006420:	4b14      	ldr	r3, [pc, #80]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006422:	2200      	movs	r2, #0
 8006424:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006426:	4b13      	ldr	r3, [pc, #76]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006428:	2200      	movs	r2, #0
 800642a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800642c:	4b11      	ldr	r3, [pc, #68]	@ (8006474 <HAL_UART_MspInit+0x110>)
 800642e:	2200      	movs	r2, #0
 8006430:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006432:	4b10      	ldr	r3, [pc, #64]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006434:	2200      	movs	r2, #0
 8006436:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006438:	480e      	ldr	r0, [pc, #56]	@ (8006474 <HAL_UART_MspInit+0x110>)
 800643a:	f001 fc87 	bl	8007d4c <HAL_DMA_Init>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8006444:	f7ff f926 	bl	8005694 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a0a      	ldr	r2, [pc, #40]	@ (8006474 <HAL_UART_MspInit+0x110>)
 800644c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800644e:	4a09      	ldr	r2, [pc, #36]	@ (8006474 <HAL_UART_MspInit+0x110>)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006454:	2200      	movs	r2, #0
 8006456:	2100      	movs	r1, #0
 8006458:	2026      	movs	r0, #38	@ 0x26
 800645a:	f001 fc42 	bl	8007ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800645e:	2026      	movs	r0, #38	@ 0x26
 8006460:	f001 fc59 	bl	8007d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006464:	bf00      	nop
 8006466:	3778      	adds	r7, #120	@ 0x78
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	40004400 	.word	0x40004400
 8006470:	40021000 	.word	0x40021000
 8006474:	20001dd0 	.word	0x20001dd0
 8006478:	40020008 	.word	0x40020008

0800647c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800647c:	480d      	ldr	r0, [pc, #52]	@ (80064b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800647e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006480:	f7ff fa5a 	bl	8005938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006484:	480c      	ldr	r0, [pc, #48]	@ (80064b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006486:	490d      	ldr	r1, [pc, #52]	@ (80064bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8006488:	4a0d      	ldr	r2, [pc, #52]	@ (80064c0 <LoopForever+0xe>)
  movs r3, #0
 800648a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800648c:	e002      	b.n	8006494 <LoopCopyDataInit>

0800648e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800648e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006492:	3304      	adds	r3, #4

08006494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006498:	d3f9      	bcc.n	800648e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800649a:	4a0a      	ldr	r2, [pc, #40]	@ (80064c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800649c:	4c0a      	ldr	r4, [pc, #40]	@ (80064c8 <LoopForever+0x16>)
  movs r3, #0
 800649e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80064a0:	e001      	b.n	80064a6 <LoopFillZerobss>

080064a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80064a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80064a4:	3204      	adds	r2, #4

080064a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80064a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80064a8:	d3fb      	bcc.n	80064a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80064aa:	f009 f8d1 	bl	800f650 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80064ae:	f7fd f963 	bl	8003778 <main>

080064b2 <LoopForever>:

LoopForever:
    b LoopForever
 80064b2:	e7fe      	b.n	80064b2 <LoopForever>
  ldr   r0, =_estack
 80064b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80064b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80064bc:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 80064c0:	08011810 	.word	0x08011810
  ldr r2, =_sbss
 80064c4:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80064c8:	20001f6c 	.word	0x20001f6c

080064cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80064cc:	e7fe      	b.n	80064cc <ADC1_2_IRQHandler>

080064ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b082      	sub	sp, #8
 80064d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80064d4:	2300      	movs	r3, #0
 80064d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80064d8:	2003      	movs	r0, #3
 80064da:	f001 fbf7 	bl	8007ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80064de:	2000      	movs	r0, #0
 80064e0:	f000 f80e 	bl	8006500 <HAL_InitTick>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	71fb      	strb	r3, [r7, #7]
 80064ee:	e001      	b.n	80064f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80064f0:	f7ff f974 	bl	80057dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80064f4:	79fb      	ldrb	r3, [r7, #7]

}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006508:	2300      	movs	r3, #0
 800650a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800650c:	4b16      	ldr	r3, [pc, #88]	@ (8006568 <HAL_InitTick+0x68>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d022      	beq.n	800655a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006514:	4b15      	ldr	r3, [pc, #84]	@ (800656c <HAL_InitTick+0x6c>)
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	4b13      	ldr	r3, [pc, #76]	@ (8006568 <HAL_InitTick+0x68>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006520:	fbb1 f3f3 	udiv	r3, r1, r3
 8006524:	fbb2 f3f3 	udiv	r3, r2, r3
 8006528:	4618      	mov	r0, r3
 800652a:	f001 fc02 	bl	8007d32 <HAL_SYSTICK_Config>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10f      	bne.n	8006554 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b0f      	cmp	r3, #15
 8006538:	d809      	bhi.n	800654e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800653a:	2200      	movs	r2, #0
 800653c:	6879      	ldr	r1, [r7, #4]
 800653e:	f04f 30ff 	mov.w	r0, #4294967295
 8006542:	f001 fbce 	bl	8007ce2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006546:	4a0a      	ldr	r2, [pc, #40]	@ (8006570 <HAL_InitTick+0x70>)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	e007      	b.n	800655e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	73fb      	strb	r3, [r7, #15]
 8006552:	e004      	b.n	800655e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	73fb      	strb	r3, [r7, #15]
 8006558:	e001      	b.n	800655e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800655e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	20000214 	.word	0x20000214
 800656c:	2000020c 	.word	0x2000020c
 8006570:	20000210 	.word	0x20000210

08006574 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006574:	b480      	push	{r7}
 8006576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006578:	4b05      	ldr	r3, [pc, #20]	@ (8006590 <HAL_IncTick+0x1c>)
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	4b05      	ldr	r3, [pc, #20]	@ (8006594 <HAL_IncTick+0x20>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4413      	add	r3, r2
 8006582:	4a03      	ldr	r2, [pc, #12]	@ (8006590 <HAL_IncTick+0x1c>)
 8006584:	6013      	str	r3, [r2, #0]
}
 8006586:	bf00      	nop
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	20001e30 	.word	0x20001e30
 8006594:	20000214 	.word	0x20000214

08006598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006598:	b480      	push	{r7}
 800659a:	af00      	add	r7, sp, #0
  return uwTick;
 800659c:	4b03      	ldr	r3, [pc, #12]	@ (80065ac <HAL_GetTick+0x14>)
 800659e:	681b      	ldr	r3, [r3, #0]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr
 80065aa:	bf00      	nop
 80065ac:	20001e30 	.word	0x20001e30

080065b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	431a      	orrs	r2, r3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	609a      	str	r2, [r3, #8]
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80065d6:	b480      	push	{r7}
 80065d8:	b083      	sub	sp, #12
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	431a      	orrs	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	609a      	str	r2, [r3, #8]
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b083      	sub	sp, #12
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800660c:	4618      	mov	r0, r3
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006618:	b480      	push	{r7}
 800661a:	b087      	sub	sp, #28
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	607a      	str	r2, [r7, #4]
 8006624:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	3360      	adds	r3, #96	@ 0x60
 800662a:	461a      	mov	r2, r3
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	4b08      	ldr	r3, [pc, #32]	@ (800665c <LL_ADC_SetOffset+0x44>)
 800663a:	4013      	ands	r3, r2
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	4313      	orrs	r3, r2
 8006648:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006650:	bf00      	nop
 8006652:	371c      	adds	r7, #28
 8006654:	46bd      	mov	sp, r7
 8006656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665a:	4770      	bx	lr
 800665c:	03fff000 	.word	0x03fff000

08006660 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	3360      	adds	r3, #96	@ 0x60
 800666e:	461a      	mov	r2, r3
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	009b      	lsls	r3, r3, #2
 8006674:	4413      	add	r3, r2
 8006676:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006680:	4618      	mov	r0, r3
 8006682:	3714      	adds	r7, #20
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800668c:	b480      	push	{r7}
 800668e:	b087      	sub	sp, #28
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	3360      	adds	r3, #96	@ 0x60
 800669c:	461a      	mov	r2, r3
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4413      	add	r3, r2
 80066a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	431a      	orrs	r2, r3
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80066b6:	bf00      	nop
 80066b8:	371c      	adds	r7, #28
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr

080066c2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80066c2:	b480      	push	{r7}
 80066c4:	b087      	sub	sp, #28
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	60f8      	str	r0, [r7, #12]
 80066ca:	60b9      	str	r1, [r7, #8]
 80066cc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	3360      	adds	r3, #96	@ 0x60
 80066d2:	461a      	mov	r2, r3
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	431a      	orrs	r2, r3
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80066ec:	bf00      	nop
 80066ee:	371c      	adds	r7, #28
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	3360      	adds	r3, #96	@ 0x60
 8006708:	461a      	mov	r2, r3
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	4413      	add	r3, r2
 8006710:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	431a      	orrs	r2, r3
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006722:	bf00      	nop
 8006724:	371c      	adds	r7, #28
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800672e:	b480      	push	{r7}
 8006730:	b083      	sub	sp, #12
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
 8006736:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	695b      	ldr	r3, [r3, #20]
 800673c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	615a      	str	r2, [r3, #20]
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006754:	b480      	push	{r7}
 8006756:	b087      	sub	sp, #28
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	3330      	adds	r3, #48	@ 0x30
 8006764:	461a      	mov	r2, r3
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	0a1b      	lsrs	r3, r3, #8
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	f003 030c 	and.w	r3, r3, #12
 8006770:	4413      	add	r3, r2
 8006772:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f003 031f 	and.w	r3, r3, #31
 800677e:	211f      	movs	r1, #31
 8006780:	fa01 f303 	lsl.w	r3, r1, r3
 8006784:	43db      	mvns	r3, r3
 8006786:	401a      	ands	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	0e9b      	lsrs	r3, r3, #26
 800678c:	f003 011f 	and.w	r1, r3, #31
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	f003 031f 	and.w	r3, r3, #31
 8006796:	fa01 f303 	lsl.w	r3, r1, r3
 800679a:	431a      	orrs	r2, r3
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80067a0:	bf00      	nop
 80067a2:	371c      	adds	r7, #28
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b087      	sub	sp, #28
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	3314      	adds	r3, #20
 80067bc:	461a      	mov	r2, r3
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	0e5b      	lsrs	r3, r3, #25
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	f003 0304 	and.w	r3, r3, #4
 80067c8:	4413      	add	r3, r2
 80067ca:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	0d1b      	lsrs	r3, r3, #20
 80067d4:	f003 031f 	and.w	r3, r3, #31
 80067d8:	2107      	movs	r1, #7
 80067da:	fa01 f303 	lsl.w	r3, r1, r3
 80067de:	43db      	mvns	r3, r3
 80067e0:	401a      	ands	r2, r3
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	0d1b      	lsrs	r3, r3, #20
 80067e6:	f003 031f 	and.w	r3, r3, #31
 80067ea:	6879      	ldr	r1, [r7, #4]
 80067ec:	fa01 f303 	lsl.w	r3, r1, r3
 80067f0:	431a      	orrs	r2, r3
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
	...

08006804 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	60f8      	str	r0, [r7, #12]
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800681c:	43db      	mvns	r3, r3
 800681e:	401a      	ands	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f003 0318 	and.w	r3, r3, #24
 8006826:	4908      	ldr	r1, [pc, #32]	@ (8006848 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006828:	40d9      	lsrs	r1, r3
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	400b      	ands	r3, r1
 800682e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006832:	431a      	orrs	r2, r3
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800683a:	bf00      	nop
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	0007ffff 	.word	0x0007ffff

0800684c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f003 031f 	and.w	r3, r3, #31
}
 800685c:	4618      	mov	r0, r3
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006878:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	6093      	str	r3, [r2, #8]
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800689c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068a0:	d101      	bne.n	80068a6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80068a2:	2301      	movs	r3, #1
 80068a4:	e000      	b.n	80068a8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80068a6:	2300      	movs	r3, #0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80068c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80068c8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068f0:	d101      	bne.n	80068f6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e000      	b.n	80068f8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006914:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006918:	f043 0201 	orr.w	r2, r3, #1
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b01      	cmp	r3, #1
 800693e:	d101      	bne.n	8006944 <LL_ADC_IsEnabled+0x18>
 8006940:	2301      	movs	r3, #1
 8006942:	e000      	b.n	8006946 <LL_ADC_IsEnabled+0x1a>
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr

08006952 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8006952:	b480      	push	{r7}
 8006954:	b083      	sub	sp, #12
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006962:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006966:	f043 0204 	orr.w	r2, r3, #4
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800697a:	b480      	push	{r7}
 800697c:	b083      	sub	sp, #12
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f003 0304 	and.w	r3, r3, #4
 800698a:	2b04      	cmp	r3, #4
 800698c:	d101      	bne.n	8006992 <LL_ADC_REG_IsConversionOngoing+0x18>
 800698e:	2301      	movs	r3, #1
 8006990:	e000      	b.n	8006994 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	f003 0308 	and.w	r3, r3, #8
 80069b0:	2b08      	cmp	r3, #8
 80069b2:	d101      	bne.n	80069b8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80069b4:	2301      	movs	r3, #1
 80069b6:	e000      	b.n	80069ba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
	...

080069c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80069c8:	b590      	push	{r4, r7, lr}
 80069ca:	b089      	sub	sp, #36	@ 0x24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d101      	bne.n	80069e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e1a9      	b.n	8006d36 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d109      	bne.n	8006a04 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f7fc fd37 	bl	8003464 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7ff ff3f 	bl	800688c <LL_ADC_IsDeepPowerDownEnabled>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d004      	beq.n	8006a1e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff ff25 	bl	8006868 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7ff ff5a 	bl	80068dc <LL_ADC_IsInternalRegulatorEnabled>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d115      	bne.n	8006a5a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7ff ff3e 	bl	80068b4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006a38:	4b9c      	ldr	r3, [pc, #624]	@ (8006cac <HAL_ADC_Init+0x2e4>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	099b      	lsrs	r3, r3, #6
 8006a3e:	4a9c      	ldr	r2, [pc, #624]	@ (8006cb0 <HAL_ADC_Init+0x2e8>)
 8006a40:	fba2 2303 	umull	r2, r3, r2, r3
 8006a44:	099b      	lsrs	r3, r3, #6
 8006a46:	3301      	adds	r3, #1
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006a4c:	e002      	b.n	8006a54 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	3b01      	subs	r3, #1
 8006a52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d1f9      	bne.n	8006a4e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7ff ff3c 	bl	80068dc <LL_ADC_IsInternalRegulatorEnabled>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10d      	bne.n	8006a86 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a6e:	f043 0210 	orr.w	r2, r3, #16
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a7a:	f043 0201 	orr.w	r2, r3, #1
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff ff75 	bl	800697a <LL_ADC_REG_IsConversionOngoing>
 8006a90:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a96:	f003 0310 	and.w	r3, r3, #16
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f040 8142 	bne.w	8006d24 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	f040 813e 	bne.w	8006d24 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006aac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8006ab0:	f043 0202 	orr.w	r2, r3, #2
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7ff ff35 	bl	800692c <LL_ADC_IsEnabled>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d141      	bne.n	8006b4c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ad0:	d004      	beq.n	8006adc <HAL_ADC_Init+0x114>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a77      	ldr	r2, [pc, #476]	@ (8006cb4 <HAL_ADC_Init+0x2ec>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d10f      	bne.n	8006afc <HAL_ADC_Init+0x134>
 8006adc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006ae0:	f7ff ff24 	bl	800692c <LL_ADC_IsEnabled>
 8006ae4:	4604      	mov	r4, r0
 8006ae6:	4873      	ldr	r0, [pc, #460]	@ (8006cb4 <HAL_ADC_Init+0x2ec>)
 8006ae8:	f7ff ff20 	bl	800692c <LL_ADC_IsEnabled>
 8006aec:	4603      	mov	r3, r0
 8006aee:	4323      	orrs	r3, r4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	bf0c      	ite	eq
 8006af4:	2301      	moveq	r3, #1
 8006af6:	2300      	movne	r3, #0
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	e012      	b.n	8006b22 <HAL_ADC_Init+0x15a>
 8006afc:	486e      	ldr	r0, [pc, #440]	@ (8006cb8 <HAL_ADC_Init+0x2f0>)
 8006afe:	f7ff ff15 	bl	800692c <LL_ADC_IsEnabled>
 8006b02:	4604      	mov	r4, r0
 8006b04:	486d      	ldr	r0, [pc, #436]	@ (8006cbc <HAL_ADC_Init+0x2f4>)
 8006b06:	f7ff ff11 	bl	800692c <LL_ADC_IsEnabled>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	431c      	orrs	r4, r3
 8006b0e:	486c      	ldr	r0, [pc, #432]	@ (8006cc0 <HAL_ADC_Init+0x2f8>)
 8006b10:	f7ff ff0c 	bl	800692c <LL_ADC_IsEnabled>
 8006b14:	4603      	mov	r3, r0
 8006b16:	4323      	orrs	r3, r4
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	bf0c      	ite	eq
 8006b1c:	2301      	moveq	r3, #1
 8006b1e:	2300      	movne	r3, #0
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d012      	beq.n	8006b4c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b2e:	d004      	beq.n	8006b3a <HAL_ADC_Init+0x172>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a5f      	ldr	r2, [pc, #380]	@ (8006cb4 <HAL_ADC_Init+0x2ec>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d101      	bne.n	8006b3e <HAL_ADC_Init+0x176>
 8006b3a:	4a62      	ldr	r2, [pc, #392]	@ (8006cc4 <HAL_ADC_Init+0x2fc>)
 8006b3c:	e000      	b.n	8006b40 <HAL_ADC_Init+0x178>
 8006b3e:	4a62      	ldr	r2, [pc, #392]	@ (8006cc8 <HAL_ADC_Init+0x300>)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f7ff fd32 	bl	80065b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	7f5b      	ldrb	r3, [r3, #29]
 8006b50:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b56:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8006b5c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8006b62:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b6a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d106      	bne.n	8006b88 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	045b      	lsls	r3, r3, #17
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	4313      	orrs	r3, r2
 8006b86:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d009      	beq.n	8006ba4 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b94:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	68da      	ldr	r2, [r3, #12]
 8006baa:	4b48      	ldr	r3, [pc, #288]	@ (8006ccc <HAL_ADC_Init+0x304>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	687a      	ldr	r2, [r7, #4]
 8006bb0:	6812      	ldr	r2, [r2, #0]
 8006bb2:	69b9      	ldr	r1, [r7, #24]
 8006bb4:	430b      	orrs	r3, r1
 8006bb6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7ff fee4 	bl	80069a0 <LL_ADC_INJ_IsConversionOngoing>
 8006bd8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d17f      	bne.n	8006ce0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d17c      	bne.n	8006ce0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006bea:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006bf2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c02:	f023 0302 	bic.w	r3, r3, #2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	69b9      	ldr	r1, [r7, #24]
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d017      	beq.n	8006c48 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006c26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006c30:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006c34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	6911      	ldr	r1, [r2, #16]
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	6812      	ldr	r2, [r2, #0]
 8006c40:	430b      	orrs	r3, r1
 8006c42:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8006c46:	e013      	b.n	8006c70 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006c56:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006c68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006c6c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d12a      	bne.n	8006cd0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006c84:	f023 0304 	bic.w	r3, r3, #4
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006c90:	4311      	orrs	r1, r2
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006c96:	4311      	orrs	r1, r2
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	431a      	orrs	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f042 0201 	orr.w	r2, r2, #1
 8006ca8:	611a      	str	r2, [r3, #16]
 8006caa:	e019      	b.n	8006ce0 <HAL_ADC_Init+0x318>
 8006cac:	2000020c 	.word	0x2000020c
 8006cb0:	053e2d63 	.word	0x053e2d63
 8006cb4:	50000100 	.word	0x50000100
 8006cb8:	50000400 	.word	0x50000400
 8006cbc:	50000500 	.word	0x50000500
 8006cc0:	50000600 	.word	0x50000600
 8006cc4:	50000300 	.word	0x50000300
 8006cc8:	50000700 	.word	0x50000700
 8006ccc:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	691a      	ldr	r2, [r3, #16]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f022 0201 	bic.w	r2, r2, #1
 8006cde:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	695b      	ldr	r3, [r3, #20]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d10c      	bne.n	8006d02 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cee:	f023 010f 	bic.w	r1, r3, #15
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	1e5a      	subs	r2, r3, #1
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	631a      	str	r2, [r3, #48]	@ 0x30
 8006d00:	e007      	b.n	8006d12 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f022 020f 	bic.w	r2, r2, #15
 8006d10:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d16:	f023 0303 	bic.w	r3, r3, #3
 8006d1a:	f043 0201 	orr.w	r2, r3, #1
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006d22:	e007      	b.n	8006d34 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d28:	f043 0210 	orr.w	r2, r3, #16
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006d34:	7ffb      	ldrb	r3, [r7, #31]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3724      	adds	r7, #36	@ 0x24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd90      	pop	{r4, r7, pc}
 8006d3e:	bf00      	nop

08006d40 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b086      	sub	sp, #24
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006d50:	d004      	beq.n	8006d5c <HAL_ADC_Start+0x1c>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a67      	ldr	r2, [pc, #412]	@ (8006ef4 <HAL_ADC_Start+0x1b4>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d101      	bne.n	8006d60 <HAL_ADC_Start+0x20>
 8006d5c:	4b66      	ldr	r3, [pc, #408]	@ (8006ef8 <HAL_ADC_Start+0x1b8>)
 8006d5e:	e000      	b.n	8006d62 <HAL_ADC_Start+0x22>
 8006d60:	4b66      	ldr	r3, [pc, #408]	@ (8006efc <HAL_ADC_Start+0x1bc>)
 8006d62:	4618      	mov	r0, r3
 8006d64:	f7ff fd72 	bl	800684c <LL_ADC_GetMultimode>
 8006d68:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7ff fe03 	bl	800697a <LL_ADC_REG_IsConversionOngoing>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f040 80b4 	bne.w	8006ee4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_ADC_Start+0x4a>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e0af      	b.n	8006eea <HAL_ADC_Start+0x1aa>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fd06 	bl	80077a4 <ADC_Enable>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006d9c:	7dfb      	ldrb	r3, [r7, #23]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f040 809b 	bne.w	8006eda <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006dac:	f023 0301 	bic.w	r3, r3, #1
 8006db0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a4d      	ldr	r2, [pc, #308]	@ (8006ef4 <HAL_ADC_Start+0x1b4>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d009      	beq.n	8006dd6 <HAL_ADC_Start+0x96>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8006f00 <HAL_ADC_Start+0x1c0>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d002      	beq.n	8006dd2 <HAL_ADC_Start+0x92>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	e003      	b.n	8006dda <HAL_ADC_Start+0x9a>
 8006dd2:	4b4c      	ldr	r3, [pc, #304]	@ (8006f04 <HAL_ADC_Start+0x1c4>)
 8006dd4:	e001      	b.n	8006dda <HAL_ADC_Start+0x9a>
 8006dd6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	6812      	ldr	r2, [r2, #0]
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d002      	beq.n	8006de8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d105      	bne.n	8006df4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006df8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e00:	d106      	bne.n	8006e10 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e06:	f023 0206 	bic.w	r2, r3, #6
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	661a      	str	r2, [r3, #96]	@ 0x60
 8006e0e:	e002      	b.n	8006e16 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	221c      	movs	r2, #28
 8006e1c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a32      	ldr	r2, [pc, #200]	@ (8006ef4 <HAL_ADC_Start+0x1b4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d009      	beq.n	8006e44 <HAL_ADC_Start+0x104>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a32      	ldr	r2, [pc, #200]	@ (8006f00 <HAL_ADC_Start+0x1c0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d002      	beq.n	8006e40 <HAL_ADC_Start+0x100>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	e003      	b.n	8006e48 <HAL_ADC_Start+0x108>
 8006e40:	4b30      	ldr	r3, [pc, #192]	@ (8006f04 <HAL_ADC_Start+0x1c4>)
 8006e42:	e001      	b.n	8006e48 <HAL_ADC_Start+0x108>
 8006e44:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6812      	ldr	r2, [r2, #0]
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d008      	beq.n	8006e62 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d005      	beq.n	8006e62 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	2b05      	cmp	r3, #5
 8006e5a:	d002      	beq.n	8006e62 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2b09      	cmp	r3, #9
 8006e60:	d114      	bne.n	8006e8c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e74:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006e78:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4618      	mov	r0, r3
 8006e86:	f7ff fd64 	bl	8006952 <LL_ADC_REG_StartConversion>
 8006e8a:	e02d      	b.n	8006ee8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e90:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a15      	ldr	r2, [pc, #84]	@ (8006ef4 <HAL_ADC_Start+0x1b4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d009      	beq.n	8006eb6 <HAL_ADC_Start+0x176>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a16      	ldr	r2, [pc, #88]	@ (8006f00 <HAL_ADC_Start+0x1c0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d002      	beq.n	8006eb2 <HAL_ADC_Start+0x172>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	e003      	b.n	8006eba <HAL_ADC_Start+0x17a>
 8006eb2:	4b14      	ldr	r3, [pc, #80]	@ (8006f04 <HAL_ADC_Start+0x1c4>)
 8006eb4:	e001      	b.n	8006eba <HAL_ADC_Start+0x17a>
 8006eb6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8006eba:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00f      	beq.n	8006ee8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ecc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006ed0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006ed8:	e006      	b.n	8006ee8 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8006ee2:	e001      	b.n	8006ee8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	50000100 	.word	0x50000100
 8006ef8:	50000300 	.word	0x50000300
 8006efc:	50000700 	.word	0x50000700
 8006f00:	50000500 	.word	0x50000500
 8006f04:	50000400 	.word	0x50000400

08006f08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	370c      	adds	r7, #12
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
	...

08006f24 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b0b6      	sub	sp, #216	@ 0xd8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d102      	bne.n	8006f48 <HAL_ADC_ConfigChannel+0x24>
 8006f42:	2302      	movs	r3, #2
 8006f44:	f000 bc13 	b.w	800776e <HAL_ADC_ConfigChannel+0x84a>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7ff fd10 	bl	800697a <LL_ADC_REG_IsConversionOngoing>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f040 83f3 	bne.w	8007748 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6818      	ldr	r0, [r3, #0]
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	6859      	ldr	r1, [r3, #4]
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	f7ff fbf0 	bl	8006754 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7ff fcfe 	bl	800697a <LL_ADC_REG_IsConversionOngoing>
 8006f7e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7ff fd0a 	bl	80069a0 <LL_ADC_INJ_IsConversionOngoing>
 8006f8c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f90:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f040 81d9 	bne.w	800734c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f9a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	f040 81d4 	bne.w	800734c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fac:	d10f      	bne.n	8006fce <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6818      	ldr	r0, [r3, #0]
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	4619      	mov	r1, r3
 8006fba:	f7ff fbf7 	bl	80067ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f7ff fbb1 	bl	800672e <LL_ADC_SetSamplingTimeCommonConfig>
 8006fcc:	e00e      	b.n	8006fec <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6818      	ldr	r0, [r3, #0]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	6819      	ldr	r1, [r3, #0]
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f7ff fbe6 	bl	80067ac <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2100      	movs	r1, #0
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff fba1 	bl	800672e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	695a      	ldr	r2, [r3, #20]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	08db      	lsrs	r3, r3, #3
 8006ff8:	f003 0303 	and.w	r3, r3, #3
 8006ffc:	005b      	lsls	r3, r3, #1
 8006ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8007002:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	2b04      	cmp	r3, #4
 800700c:	d022      	beq.n	8007054 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6818      	ldr	r0, [r3, #0]
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	6919      	ldr	r1, [r3, #16]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800701e:	f7ff fafb 	bl	8006618 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	6919      	ldr	r1, [r3, #16]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	699b      	ldr	r3, [r3, #24]
 800702e:	461a      	mov	r2, r3
 8007030:	f7ff fb47 	bl	80066c2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007040:	2b01      	cmp	r3, #1
 8007042:	d102      	bne.n	800704a <HAL_ADC_ConfigChannel+0x126>
 8007044:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007048:	e000      	b.n	800704c <HAL_ADC_ConfigChannel+0x128>
 800704a:	2300      	movs	r3, #0
 800704c:	461a      	mov	r2, r3
 800704e:	f7ff fb53 	bl	80066f8 <LL_ADC_SetOffsetSaturation>
 8007052:	e17b      	b.n	800734c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	2100      	movs	r1, #0
 800705a:	4618      	mov	r0, r3
 800705c:	f7ff fb00 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007060:	4603      	mov	r3, r0
 8007062:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10a      	bne.n	8007080 <HAL_ADC_ConfigChannel+0x15c>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2100      	movs	r1, #0
 8007070:	4618      	mov	r0, r3
 8007072:	f7ff faf5 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007076:	4603      	mov	r3, r0
 8007078:	0e9b      	lsrs	r3, r3, #26
 800707a:	f003 021f 	and.w	r2, r3, #31
 800707e:	e01e      	b.n	80070be <HAL_ADC_ConfigChannel+0x19a>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2100      	movs	r1, #0
 8007086:	4618      	mov	r0, r3
 8007088:	f7ff faea 	bl	8006660 <LL_ADC_GetOffsetChannel>
 800708c:	4603      	mov	r3, r0
 800708e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007092:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007096:	fa93 f3a3 	rbit	r3, r3
 800709a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800709e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80070a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80070a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d101      	bne.n	80070b2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80070ae:	2320      	movs	r3, #32
 80070b0:	e004      	b.n	80070bc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80070b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070b6:	fab3 f383 	clz	r3, r3
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d105      	bne.n	80070d6 <HAL_ADC_ConfigChannel+0x1b2>
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	0e9b      	lsrs	r3, r3, #26
 80070d0:	f003 031f 	and.w	r3, r3, #31
 80070d4:	e018      	b.n	8007108 <HAL_ADC_ConfigChannel+0x1e4>
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070de:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80070e2:	fa93 f3a3 	rbit	r3, r3
 80070e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80070ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80070ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80070f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80070fa:	2320      	movs	r3, #32
 80070fc:	e004      	b.n	8007108 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80070fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007102:	fab3 f383 	clz	r3, r3
 8007106:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007108:	429a      	cmp	r2, r3
 800710a:	d106      	bne.n	800711a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2200      	movs	r2, #0
 8007112:	2100      	movs	r1, #0
 8007114:	4618      	mov	r0, r3
 8007116:	f7ff fab9 	bl	800668c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2101      	movs	r1, #1
 8007120:	4618      	mov	r0, r3
 8007122:	f7ff fa9d 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007126:	4603      	mov	r3, r0
 8007128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10a      	bne.n	8007146 <HAL_ADC_ConfigChannel+0x222>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2101      	movs	r1, #1
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff fa92 	bl	8006660 <LL_ADC_GetOffsetChannel>
 800713c:	4603      	mov	r3, r0
 800713e:	0e9b      	lsrs	r3, r3, #26
 8007140:	f003 021f 	and.w	r2, r3, #31
 8007144:	e01e      	b.n	8007184 <HAL_ADC_ConfigChannel+0x260>
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	2101      	movs	r1, #1
 800714c:	4618      	mov	r0, r3
 800714e:	f7ff fa87 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007152:	4603      	mov	r3, r0
 8007154:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007158:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800715c:	fa93 f3a3 	rbit	r3, r3
 8007160:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007164:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007168:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800716c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007170:	2b00      	cmp	r3, #0
 8007172:	d101      	bne.n	8007178 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8007174:	2320      	movs	r3, #32
 8007176:	e004      	b.n	8007182 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8007178:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800717c:	fab3 f383 	clz	r3, r3
 8007180:	b2db      	uxtb	r3, r3
 8007182:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800718c:	2b00      	cmp	r3, #0
 800718e:	d105      	bne.n	800719c <HAL_ADC_ConfigChannel+0x278>
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	0e9b      	lsrs	r3, r3, #26
 8007196:	f003 031f 	and.w	r3, r3, #31
 800719a:	e018      	b.n	80071ce <HAL_ADC_ConfigChannel+0x2aa>
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071a8:	fa93 f3a3 	rbit	r3, r3
 80071ac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80071b0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80071b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80071b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d101      	bne.n	80071c4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80071c0:	2320      	movs	r3, #32
 80071c2:	e004      	b.n	80071ce <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80071c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071c8:	fab3 f383 	clz	r3, r3
 80071cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d106      	bne.n	80071e0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2200      	movs	r2, #0
 80071d8:	2101      	movs	r1, #1
 80071da:	4618      	mov	r0, r3
 80071dc:	f7ff fa56 	bl	800668c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2102      	movs	r1, #2
 80071e6:	4618      	mov	r0, r3
 80071e8:	f7ff fa3a 	bl	8006660 <LL_ADC_GetOffsetChannel>
 80071ec:	4603      	mov	r3, r0
 80071ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10a      	bne.n	800720c <HAL_ADC_ConfigChannel+0x2e8>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	2102      	movs	r1, #2
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fa2f 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007202:	4603      	mov	r3, r0
 8007204:	0e9b      	lsrs	r3, r3, #26
 8007206:	f003 021f 	and.w	r2, r3, #31
 800720a:	e01e      	b.n	800724a <HAL_ADC_ConfigChannel+0x326>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2102      	movs	r1, #2
 8007212:	4618      	mov	r0, r3
 8007214:	f7ff fa24 	bl	8006660 <LL_ADC_GetOffsetChannel>
 8007218:	4603      	mov	r3, r0
 800721a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007222:	fa93 f3a3 	rbit	r3, r3
 8007226:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800722a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800722e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007232:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007236:	2b00      	cmp	r3, #0
 8007238:	d101      	bne.n	800723e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800723a:	2320      	movs	r3, #32
 800723c:	e004      	b.n	8007248 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800723e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007242:	fab3 f383 	clz	r3, r3
 8007246:	b2db      	uxtb	r3, r3
 8007248:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007252:	2b00      	cmp	r3, #0
 8007254:	d105      	bne.n	8007262 <HAL_ADC_ConfigChannel+0x33e>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	0e9b      	lsrs	r3, r3, #26
 800725c:	f003 031f 	and.w	r3, r3, #31
 8007260:	e016      	b.n	8007290 <HAL_ADC_ConfigChannel+0x36c>
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800726a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800726e:	fa93 f3a3 	rbit	r3, r3
 8007272:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007274:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007276:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800727a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800727e:	2b00      	cmp	r3, #0
 8007280:	d101      	bne.n	8007286 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8007282:	2320      	movs	r3, #32
 8007284:	e004      	b.n	8007290 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8007286:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800728a:	fab3 f383 	clz	r3, r3
 800728e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007290:	429a      	cmp	r2, r3
 8007292:	d106      	bne.n	80072a2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2200      	movs	r2, #0
 800729a:	2102      	movs	r1, #2
 800729c:	4618      	mov	r0, r3
 800729e:	f7ff f9f5 	bl	800668c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	2103      	movs	r1, #3
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7ff f9d9 	bl	8006660 <LL_ADC_GetOffsetChannel>
 80072ae:	4603      	mov	r3, r0
 80072b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <HAL_ADC_ConfigChannel+0x3aa>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2103      	movs	r1, #3
 80072be:	4618      	mov	r0, r3
 80072c0:	f7ff f9ce 	bl	8006660 <LL_ADC_GetOffsetChannel>
 80072c4:	4603      	mov	r3, r0
 80072c6:	0e9b      	lsrs	r3, r3, #26
 80072c8:	f003 021f 	and.w	r2, r3, #31
 80072cc:	e017      	b.n	80072fe <HAL_ADC_ConfigChannel+0x3da>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2103      	movs	r1, #3
 80072d4:	4618      	mov	r0, r3
 80072d6:	f7ff f9c3 	bl	8006660 <LL_ADC_GetOffsetChannel>
 80072da:	4603      	mov	r3, r0
 80072dc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072e0:	fa93 f3a3 	rbit	r3, r3
 80072e4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80072e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072e8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80072ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80072f0:	2320      	movs	r3, #32
 80072f2:	e003      	b.n	80072fc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80072f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072f6:	fab3 f383 	clz	r3, r3
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007306:	2b00      	cmp	r3, #0
 8007308:	d105      	bne.n	8007316 <HAL_ADC_ConfigChannel+0x3f2>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	0e9b      	lsrs	r3, r3, #26
 8007310:	f003 031f 	and.w	r3, r3, #31
 8007314:	e011      	b.n	800733a <HAL_ADC_ConfigChannel+0x416>
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800731c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800731e:	fa93 f3a3 	rbit	r3, r3
 8007322:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8007324:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007326:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800732a:	2b00      	cmp	r3, #0
 800732c:	d101      	bne.n	8007332 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800732e:	2320      	movs	r3, #32
 8007330:	e003      	b.n	800733a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8007332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007334:	fab3 f383 	clz	r3, r3
 8007338:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800733a:	429a      	cmp	r2, r3
 800733c:	d106      	bne.n	800734c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2200      	movs	r2, #0
 8007344:	2103      	movs	r1, #3
 8007346:	4618      	mov	r0, r3
 8007348:	f7ff f9a0 	bl	800668c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4618      	mov	r0, r3
 8007352:	f7ff faeb 	bl	800692c <LL_ADC_IsEnabled>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	f040 813d 	bne.w	80075d8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	6818      	ldr	r0, [r3, #0]
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	6819      	ldr	r1, [r3, #0]
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	461a      	mov	r2, r3
 800736c:	f7ff fa4a 	bl	8006804 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	4aa2      	ldr	r2, [pc, #648]	@ (8007600 <HAL_ADC_ConfigChannel+0x6dc>)
 8007376:	4293      	cmp	r3, r2
 8007378:	f040 812e 	bne.w	80075d8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007388:	2b00      	cmp	r3, #0
 800738a:	d10b      	bne.n	80073a4 <HAL_ADC_ConfigChannel+0x480>
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	0e9b      	lsrs	r3, r3, #26
 8007392:	3301      	adds	r3, #1
 8007394:	f003 031f 	and.w	r3, r3, #31
 8007398:	2b09      	cmp	r3, #9
 800739a:	bf94      	ite	ls
 800739c:	2301      	movls	r3, #1
 800739e:	2300      	movhi	r3, #0
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	e019      	b.n	80073d8 <HAL_ADC_ConfigChannel+0x4b4>
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073ac:	fa93 f3a3 	rbit	r3, r3
 80073b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80073b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80073b4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80073b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d101      	bne.n	80073c0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80073bc:	2320      	movs	r3, #32
 80073be:	e003      	b.n	80073c8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80073c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073c2:	fab3 f383 	clz	r3, r3
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	3301      	adds	r3, #1
 80073ca:	f003 031f 	and.w	r3, r3, #31
 80073ce:	2b09      	cmp	r3, #9
 80073d0:	bf94      	ite	ls
 80073d2:	2301      	movls	r3, #1
 80073d4:	2300      	movhi	r3, #0
 80073d6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d079      	beq.n	80074d0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d107      	bne.n	80073f8 <HAL_ADC_ConfigChannel+0x4d4>
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	0e9b      	lsrs	r3, r3, #26
 80073ee:	3301      	adds	r3, #1
 80073f0:	069b      	lsls	r3, r3, #26
 80073f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80073f6:	e015      	b.n	8007424 <HAL_ADC_ConfigChannel+0x500>
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007400:	fa93 f3a3 	rbit	r3, r3
 8007404:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007406:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007408:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800740a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007410:	2320      	movs	r3, #32
 8007412:	e003      	b.n	800741c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8007414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007416:	fab3 f383 	clz	r3, r3
 800741a:	b2db      	uxtb	r3, r3
 800741c:	3301      	adds	r3, #1
 800741e:	069b      	lsls	r3, r3, #26
 8007420:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800742c:	2b00      	cmp	r3, #0
 800742e:	d109      	bne.n	8007444 <HAL_ADC_ConfigChannel+0x520>
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	0e9b      	lsrs	r3, r3, #26
 8007436:	3301      	adds	r3, #1
 8007438:	f003 031f 	and.w	r3, r3, #31
 800743c:	2101      	movs	r1, #1
 800743e:	fa01 f303 	lsl.w	r3, r1, r3
 8007442:	e017      	b.n	8007474 <HAL_ADC_ConfigChannel+0x550>
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800744a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800744c:	fa93 f3a3 	rbit	r3, r3
 8007450:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007452:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007454:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007456:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007458:	2b00      	cmp	r3, #0
 800745a:	d101      	bne.n	8007460 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800745c:	2320      	movs	r3, #32
 800745e:	e003      	b.n	8007468 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8007460:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007462:	fab3 f383 	clz	r3, r3
 8007466:	b2db      	uxtb	r3, r3
 8007468:	3301      	adds	r3, #1
 800746a:	f003 031f 	and.w	r3, r3, #31
 800746e:	2101      	movs	r1, #1
 8007470:	fa01 f303 	lsl.w	r3, r1, r3
 8007474:	ea42 0103 	orr.w	r1, r2, r3
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007480:	2b00      	cmp	r3, #0
 8007482:	d10a      	bne.n	800749a <HAL_ADC_ConfigChannel+0x576>
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	0e9b      	lsrs	r3, r3, #26
 800748a:	3301      	adds	r3, #1
 800748c:	f003 021f 	and.w	r2, r3, #31
 8007490:	4613      	mov	r3, r2
 8007492:	005b      	lsls	r3, r3, #1
 8007494:	4413      	add	r3, r2
 8007496:	051b      	lsls	r3, r3, #20
 8007498:	e018      	b.n	80074cc <HAL_ADC_ConfigChannel+0x5a8>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074a2:	fa93 f3a3 	rbit	r3, r3
 80074a6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80074a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80074ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d101      	bne.n	80074b6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80074b2:	2320      	movs	r3, #32
 80074b4:	e003      	b.n	80074be <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80074b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074b8:	fab3 f383 	clz	r3, r3
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	3301      	adds	r3, #1
 80074c0:	f003 021f 	and.w	r2, r3, #31
 80074c4:	4613      	mov	r3, r2
 80074c6:	005b      	lsls	r3, r3, #1
 80074c8:	4413      	add	r3, r2
 80074ca:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80074cc:	430b      	orrs	r3, r1
 80074ce:	e07e      	b.n	80075ce <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d107      	bne.n	80074ec <HAL_ADC_ConfigChannel+0x5c8>
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	0e9b      	lsrs	r3, r3, #26
 80074e2:	3301      	adds	r3, #1
 80074e4:	069b      	lsls	r3, r3, #26
 80074e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80074ea:	e015      	b.n	8007518 <HAL_ADC_ConfigChannel+0x5f4>
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074f4:	fa93 f3a3 	rbit	r3, r3
 80074f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80074fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074fc:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8007504:	2320      	movs	r3, #32
 8007506:	e003      	b.n	8007510 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	fab3 f383 	clz	r3, r3
 800750e:	b2db      	uxtb	r3, r3
 8007510:	3301      	adds	r3, #1
 8007512:	069b      	lsls	r3, r3, #26
 8007514:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007520:	2b00      	cmp	r3, #0
 8007522:	d109      	bne.n	8007538 <HAL_ADC_ConfigChannel+0x614>
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	0e9b      	lsrs	r3, r3, #26
 800752a:	3301      	adds	r3, #1
 800752c:	f003 031f 	and.w	r3, r3, #31
 8007530:	2101      	movs	r1, #1
 8007532:	fa01 f303 	lsl.w	r3, r1, r3
 8007536:	e017      	b.n	8007568 <HAL_ADC_ConfigChannel+0x644>
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	fa93 f3a3 	rbit	r3, r3
 8007544:	61fb      	str	r3, [r7, #28]
  return result;
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007550:	2320      	movs	r3, #32
 8007552:	e003      	b.n	800755c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	fab3 f383 	clz	r3, r3
 800755a:	b2db      	uxtb	r3, r3
 800755c:	3301      	adds	r3, #1
 800755e:	f003 031f 	and.w	r3, r3, #31
 8007562:	2101      	movs	r1, #1
 8007564:	fa01 f303 	lsl.w	r3, r1, r3
 8007568:	ea42 0103 	orr.w	r1, r2, r3
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10d      	bne.n	8007594 <HAL_ADC_ConfigChannel+0x670>
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	0e9b      	lsrs	r3, r3, #26
 800757e:	3301      	adds	r3, #1
 8007580:	f003 021f 	and.w	r2, r3, #31
 8007584:	4613      	mov	r3, r2
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	4413      	add	r3, r2
 800758a:	3b1e      	subs	r3, #30
 800758c:	051b      	lsls	r3, r3, #20
 800758e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007592:	e01b      	b.n	80075cc <HAL_ADC_ConfigChannel+0x6a8>
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	fa93 f3a3 	rbit	r3, r3
 80075a0:	613b      	str	r3, [r7, #16]
  return result;
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d101      	bne.n	80075b0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80075ac:	2320      	movs	r3, #32
 80075ae:	e003      	b.n	80075b8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	fab3 f383 	clz	r3, r3
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	3301      	adds	r3, #1
 80075ba:	f003 021f 	and.w	r2, r3, #31
 80075be:	4613      	mov	r3, r2
 80075c0:	005b      	lsls	r3, r3, #1
 80075c2:	4413      	add	r3, r2
 80075c4:	3b1e      	subs	r3, #30
 80075c6:	051b      	lsls	r3, r3, #20
 80075c8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075cc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80075d2:	4619      	mov	r1, r3
 80075d4:	f7ff f8ea 	bl	80067ac <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	4b09      	ldr	r3, [pc, #36]	@ (8007604 <HAL_ADC_ConfigChannel+0x6e0>)
 80075de:	4013      	ands	r3, r2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 80be 	beq.w	8007762 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80075ee:	d004      	beq.n	80075fa <HAL_ADC_ConfigChannel+0x6d6>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a04      	ldr	r2, [pc, #16]	@ (8007608 <HAL_ADC_ConfigChannel+0x6e4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d10a      	bne.n	8007610 <HAL_ADC_ConfigChannel+0x6ec>
 80075fa:	4b04      	ldr	r3, [pc, #16]	@ (800760c <HAL_ADC_ConfigChannel+0x6e8>)
 80075fc:	e009      	b.n	8007612 <HAL_ADC_ConfigChannel+0x6ee>
 80075fe:	bf00      	nop
 8007600:	407f0000 	.word	0x407f0000
 8007604:	80080000 	.word	0x80080000
 8007608:	50000100 	.word	0x50000100
 800760c:	50000300 	.word	0x50000300
 8007610:	4b59      	ldr	r3, [pc, #356]	@ (8007778 <HAL_ADC_ConfigChannel+0x854>)
 8007612:	4618      	mov	r0, r3
 8007614:	f7fe fff2 	bl	80065fc <LL_ADC_GetCommonPathInternalCh>
 8007618:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a56      	ldr	r2, [pc, #344]	@ (800777c <HAL_ADC_ConfigChannel+0x858>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d004      	beq.n	8007630 <HAL_ADC_ConfigChannel+0x70c>
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a55      	ldr	r2, [pc, #340]	@ (8007780 <HAL_ADC_ConfigChannel+0x85c>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d13a      	bne.n	80076a6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007630:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007638:	2b00      	cmp	r3, #0
 800763a:	d134      	bne.n	80076a6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007644:	d005      	beq.n	8007652 <HAL_ADC_ConfigChannel+0x72e>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a4e      	ldr	r2, [pc, #312]	@ (8007784 <HAL_ADC_ConfigChannel+0x860>)
 800764c:	4293      	cmp	r3, r2
 800764e:	f040 8085 	bne.w	800775c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800765a:	d004      	beq.n	8007666 <HAL_ADC_ConfigChannel+0x742>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a49      	ldr	r2, [pc, #292]	@ (8007788 <HAL_ADC_ConfigChannel+0x864>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d101      	bne.n	800766a <HAL_ADC_ConfigChannel+0x746>
 8007666:	4a49      	ldr	r2, [pc, #292]	@ (800778c <HAL_ADC_ConfigChannel+0x868>)
 8007668:	e000      	b.n	800766c <HAL_ADC_ConfigChannel+0x748>
 800766a:	4a43      	ldr	r2, [pc, #268]	@ (8007778 <HAL_ADC_ConfigChannel+0x854>)
 800766c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007670:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007674:	4619      	mov	r1, r3
 8007676:	4610      	mov	r0, r2
 8007678:	f7fe ffad 	bl	80065d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800767c:	4b44      	ldr	r3, [pc, #272]	@ (8007790 <HAL_ADC_ConfigChannel+0x86c>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	099b      	lsrs	r3, r3, #6
 8007682:	4a44      	ldr	r2, [pc, #272]	@ (8007794 <HAL_ADC_ConfigChannel+0x870>)
 8007684:	fba2 2303 	umull	r2, r3, r2, r3
 8007688:	099b      	lsrs	r3, r3, #6
 800768a:	1c5a      	adds	r2, r3, #1
 800768c:	4613      	mov	r3, r2
 800768e:	005b      	lsls	r3, r3, #1
 8007690:	4413      	add	r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007696:	e002      	b.n	800769e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3b01      	subs	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d1f9      	bne.n	8007698 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80076a4:	e05a      	b.n	800775c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a3b      	ldr	r2, [pc, #236]	@ (8007798 <HAL_ADC_ConfigChannel+0x874>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d125      	bne.n	80076fc <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80076b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d11f      	bne.n	80076fc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a31      	ldr	r2, [pc, #196]	@ (8007788 <HAL_ADC_ConfigChannel+0x864>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d104      	bne.n	80076d0 <HAL_ADC_ConfigChannel+0x7ac>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4a34      	ldr	r2, [pc, #208]	@ (800779c <HAL_ADC_ConfigChannel+0x878>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d047      	beq.n	8007760 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076d8:	d004      	beq.n	80076e4 <HAL_ADC_ConfigChannel+0x7c0>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a2a      	ldr	r2, [pc, #168]	@ (8007788 <HAL_ADC_ConfigChannel+0x864>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d101      	bne.n	80076e8 <HAL_ADC_ConfigChannel+0x7c4>
 80076e4:	4a29      	ldr	r2, [pc, #164]	@ (800778c <HAL_ADC_ConfigChannel+0x868>)
 80076e6:	e000      	b.n	80076ea <HAL_ADC_ConfigChannel+0x7c6>
 80076e8:	4a23      	ldr	r2, [pc, #140]	@ (8007778 <HAL_ADC_ConfigChannel+0x854>)
 80076ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80076f2:	4619      	mov	r1, r3
 80076f4:	4610      	mov	r0, r2
 80076f6:	f7fe ff6e 	bl	80065d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80076fa:	e031      	b.n	8007760 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a27      	ldr	r2, [pc, #156]	@ (80077a0 <HAL_ADC_ConfigChannel+0x87c>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d12d      	bne.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007706:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800770a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d127      	bne.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a1c      	ldr	r2, [pc, #112]	@ (8007788 <HAL_ADC_ConfigChannel+0x864>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d022      	beq.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007724:	d004      	beq.n	8007730 <HAL_ADC_ConfigChannel+0x80c>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a17      	ldr	r2, [pc, #92]	@ (8007788 <HAL_ADC_ConfigChannel+0x864>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d101      	bne.n	8007734 <HAL_ADC_ConfigChannel+0x810>
 8007730:	4a16      	ldr	r2, [pc, #88]	@ (800778c <HAL_ADC_ConfigChannel+0x868>)
 8007732:	e000      	b.n	8007736 <HAL_ADC_ConfigChannel+0x812>
 8007734:	4a10      	ldr	r2, [pc, #64]	@ (8007778 <HAL_ADC_ConfigChannel+0x854>)
 8007736:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800773a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800773e:	4619      	mov	r1, r3
 8007740:	4610      	mov	r0, r2
 8007742:	f7fe ff48 	bl	80065d6 <LL_ADC_SetCommonPathInternalCh>
 8007746:	e00c      	b.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800774c:	f043 0220 	orr.w	r2, r3, #32
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800775a:	e002      	b.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800775c:	bf00      	nop
 800775e:	e000      	b.n	8007762 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007760:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800776a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800776e:	4618      	mov	r0, r3
 8007770:	37d8      	adds	r7, #216	@ 0xd8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	50000700 	.word	0x50000700
 800777c:	c3210000 	.word	0xc3210000
 8007780:	90c00010 	.word	0x90c00010
 8007784:	50000600 	.word	0x50000600
 8007788:	50000100 	.word	0x50000100
 800778c:	50000300 	.word	0x50000300
 8007790:	2000020c 	.word	0x2000020c
 8007794:	053e2d63 	.word	0x053e2d63
 8007798:	c7520000 	.word	0xc7520000
 800779c:	50000500 	.word	0x50000500
 80077a0:	cb840000 	.word	0xcb840000

080077a4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80077ac:	2300      	movs	r3, #0
 80077ae:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7ff f8b9 	bl	800692c <LL_ADC_IsEnabled>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d176      	bne.n	80078ae <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	689a      	ldr	r2, [r3, #8]
 80077c6:	4b3c      	ldr	r3, [pc, #240]	@ (80078b8 <ADC_Enable+0x114>)
 80077c8:	4013      	ands	r3, r2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00d      	beq.n	80077ea <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077d2:	f043 0210 	orr.w	r2, r3, #16
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077de:	f043 0201 	orr.w	r2, r3, #1
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e062      	b.n	80078b0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7ff f888 	bl	8006904 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077fc:	d004      	beq.n	8007808 <ADC_Enable+0x64>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a2e      	ldr	r2, [pc, #184]	@ (80078bc <ADC_Enable+0x118>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d101      	bne.n	800780c <ADC_Enable+0x68>
 8007808:	4b2d      	ldr	r3, [pc, #180]	@ (80078c0 <ADC_Enable+0x11c>)
 800780a:	e000      	b.n	800780e <ADC_Enable+0x6a>
 800780c:	4b2d      	ldr	r3, [pc, #180]	@ (80078c4 <ADC_Enable+0x120>)
 800780e:	4618      	mov	r0, r3
 8007810:	f7fe fef4 	bl	80065fc <LL_ADC_GetCommonPathInternalCh>
 8007814:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007816:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800781a:	2b00      	cmp	r3, #0
 800781c:	d013      	beq.n	8007846 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800781e:	4b2a      	ldr	r3, [pc, #168]	@ (80078c8 <ADC_Enable+0x124>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	099b      	lsrs	r3, r3, #6
 8007824:	4a29      	ldr	r2, [pc, #164]	@ (80078cc <ADC_Enable+0x128>)
 8007826:	fba2 2303 	umull	r2, r3, r2, r3
 800782a:	099b      	lsrs	r3, r3, #6
 800782c:	1c5a      	adds	r2, r3, #1
 800782e:	4613      	mov	r3, r2
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	4413      	add	r3, r2
 8007834:	009b      	lsls	r3, r3, #2
 8007836:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007838:	e002      	b.n	8007840 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	3b01      	subs	r3, #1
 800783e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1f9      	bne.n	800783a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007846:	f7fe fea7 	bl	8006598 <HAL_GetTick>
 800784a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800784c:	e028      	b.n	80078a0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4618      	mov	r0, r3
 8007854:	f7ff f86a 	bl	800692c <LL_ADC_IsEnabled>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d104      	bne.n	8007868 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff f84e 	bl	8006904 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007868:	f7fe fe96 	bl	8006598 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	2b02      	cmp	r3, #2
 8007874:	d914      	bls.n	80078a0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f003 0301 	and.w	r3, r3, #1
 8007880:	2b01      	cmp	r3, #1
 8007882:	d00d      	beq.n	80078a0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007888:	f043 0210 	orr.w	r2, r3, #16
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007894:	f043 0201 	orr.w	r2, r3, #1
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800789c:	2301      	movs	r3, #1
 800789e:	e007      	b.n	80078b0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0301 	and.w	r3, r3, #1
 80078aa:	2b01      	cmp	r3, #1
 80078ac:	d1cf      	bne.n	800784e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}
 80078b8:	8000003f 	.word	0x8000003f
 80078bc:	50000100 	.word	0x50000100
 80078c0:	50000300 	.word	0x50000300
 80078c4:	50000700 	.word	0x50000700
 80078c8:	2000020c 	.word	0x2000020c
 80078cc:	053e2d63 	.word	0x053e2d63

080078d0 <LL_ADC_IsEnabled>:
{
 80078d0:	b480      	push	{r7}
 80078d2:	b083      	sub	sp, #12
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f003 0301 	and.w	r3, r3, #1
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d101      	bne.n	80078e8 <LL_ADC_IsEnabled+0x18>
 80078e4:	2301      	movs	r3, #1
 80078e6:	e000      	b.n	80078ea <LL_ADC_IsEnabled+0x1a>
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80078f6:	b480      	push	{r7}
 80078f8:	b083      	sub	sp, #12
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	f003 0304 	and.w	r3, r3, #4
 8007906:	2b04      	cmp	r3, #4
 8007908:	d101      	bne.n	800790e <LL_ADC_REG_IsConversionOngoing+0x18>
 800790a:	2301      	movs	r3, #1
 800790c:	e000      	b.n	8007910 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800790e:	2300      	movs	r3, #0
}
 8007910:	4618      	mov	r0, r3
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800791c:	b590      	push	{r4, r7, lr}
 800791e:	b0a1      	sub	sp, #132	@ 0x84
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007926:	2300      	movs	r3, #0
 8007928:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007932:	2b01      	cmp	r3, #1
 8007934:	d101      	bne.n	800793a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007936:	2302      	movs	r3, #2
 8007938:	e0e7      	b.n	8007b0a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007942:	2300      	movs	r3, #0
 8007944:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007946:	2300      	movs	r3, #0
 8007948:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007952:	d102      	bne.n	800795a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007954:	4b6f      	ldr	r3, [pc, #444]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007956:	60bb      	str	r3, [r7, #8]
 8007958:	e009      	b.n	800796e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a6e      	ldr	r2, [pc, #440]	@ (8007b18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d102      	bne.n	800796a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007964:	4b6d      	ldr	r3, [pc, #436]	@ (8007b1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007966:	60bb      	str	r3, [r7, #8]
 8007968:	e001      	b.n	800796e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800796a:	2300      	movs	r3, #0
 800796c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d10b      	bne.n	800798c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007978:	f043 0220 	orr.w	r2, r3, #32
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007988:	2301      	movs	r3, #1
 800798a:	e0be      	b.n	8007b0a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff ffb1 	bl	80078f6 <LL_ADC_REG_IsConversionOngoing>
 8007994:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4618      	mov	r0, r3
 800799c:	f7ff ffab 	bl	80078f6 <LL_ADC_REG_IsConversionOngoing>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f040 80a0 	bne.w	8007ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80079a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	f040 809c 	bne.w	8007ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079b8:	d004      	beq.n	80079c4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a55      	ldr	r2, [pc, #340]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d101      	bne.n	80079c8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80079c4:	4b56      	ldr	r3, [pc, #344]	@ (8007b20 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80079c6:	e000      	b.n	80079ca <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80079c8:	4b56      	ldr	r3, [pc, #344]	@ (8007b24 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80079ca:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d04b      	beq.n	8007a6c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80079d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	6859      	ldr	r1, [r3, #4]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80079e6:	035b      	lsls	r3, r3, #13
 80079e8:	430b      	orrs	r3, r1
 80079ea:	431a      	orrs	r2, r3
 80079ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079ee:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079f8:	d004      	beq.n	8007a04 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a45      	ldr	r2, [pc, #276]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d10f      	bne.n	8007a24 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8007a04:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007a08:	f7ff ff62 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a0c:	4604      	mov	r4, r0
 8007a0e:	4841      	ldr	r0, [pc, #260]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007a10:	f7ff ff5e 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a14:	4603      	mov	r3, r0
 8007a16:	4323      	orrs	r3, r4
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	bf0c      	ite	eq
 8007a1c:	2301      	moveq	r3, #1
 8007a1e:	2300      	movne	r3, #0
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	e012      	b.n	8007a4a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007a24:	483c      	ldr	r0, [pc, #240]	@ (8007b18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007a26:	f7ff ff53 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a2a:	4604      	mov	r4, r0
 8007a2c:	483b      	ldr	r0, [pc, #236]	@ (8007b1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007a2e:	f7ff ff4f 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a32:	4603      	mov	r3, r0
 8007a34:	431c      	orrs	r4, r3
 8007a36:	483c      	ldr	r0, [pc, #240]	@ (8007b28 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007a38:	f7ff ff4a 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	4323      	orrs	r3, r4
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	bf0c      	ite	eq
 8007a44:	2301      	moveq	r3, #1
 8007a46:	2300      	movne	r3, #0
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d056      	beq.n	8007afc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007a4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007a56:	f023 030f 	bic.w	r3, r3, #15
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	6811      	ldr	r1, [r2, #0]
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	6892      	ldr	r2, [r2, #8]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	431a      	orrs	r2, r3
 8007a66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a68:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007a6a:	e047      	b.n	8007afc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007a6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a76:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a80:	d004      	beq.n	8007a8c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a23      	ldr	r2, [pc, #140]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d10f      	bne.n	8007aac <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007a8c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007a90:	f7ff ff1e 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a94:	4604      	mov	r4, r0
 8007a96:	481f      	ldr	r0, [pc, #124]	@ (8007b14 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007a98:	f7ff ff1a 	bl	80078d0 <LL_ADC_IsEnabled>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	4323      	orrs	r3, r4
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	bf0c      	ite	eq
 8007aa4:	2301      	moveq	r3, #1
 8007aa6:	2300      	movne	r3, #0
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	e012      	b.n	8007ad2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007aac:	481a      	ldr	r0, [pc, #104]	@ (8007b18 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007aae:	f7ff ff0f 	bl	80078d0 <LL_ADC_IsEnabled>
 8007ab2:	4604      	mov	r4, r0
 8007ab4:	4819      	ldr	r0, [pc, #100]	@ (8007b1c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007ab6:	f7ff ff0b 	bl	80078d0 <LL_ADC_IsEnabled>
 8007aba:	4603      	mov	r3, r0
 8007abc:	431c      	orrs	r4, r3
 8007abe:	481a      	ldr	r0, [pc, #104]	@ (8007b28 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007ac0:	f7ff ff06 	bl	80078d0 <LL_ADC_IsEnabled>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	4323      	orrs	r3, r4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bf0c      	ite	eq
 8007acc:	2301      	moveq	r3, #1
 8007ace:	2300      	movne	r3, #0
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d012      	beq.n	8007afc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007ad6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007ade:	f023 030f 	bic.w	r3, r3, #15
 8007ae2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007ae4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ae6:	e009      	b.n	8007afc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007aec:	f043 0220 	orr.w	r2, r3, #32
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007af4:	2301      	movs	r3, #1
 8007af6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007afa:	e000      	b.n	8007afe <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007afc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007b06:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3784      	adds	r7, #132	@ 0x84
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd90      	pop	{r4, r7, pc}
 8007b12:	bf00      	nop
 8007b14:	50000100 	.word	0x50000100
 8007b18:	50000400 	.word	0x50000400
 8007b1c:	50000500 	.word	0x50000500
 8007b20:	50000300 	.word	0x50000300
 8007b24:	50000700 	.word	0x50000700
 8007b28:	50000600 	.word	0x50000600

08007b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b085      	sub	sp, #20
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f003 0307 	and.w	r3, r3, #7
 8007b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b70 <__NVIC_SetPriorityGrouping+0x44>)
 8007b3e:	68db      	ldr	r3, [r3, #12]
 8007b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007b42:	68ba      	ldr	r2, [r7, #8]
 8007b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007b48:	4013      	ands	r3, r2
 8007b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007b5e:	4a04      	ldr	r2, [pc, #16]	@ (8007b70 <__NVIC_SetPriorityGrouping+0x44>)
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	60d3      	str	r3, [r2, #12]
}
 8007b64:	bf00      	nop
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	e000ed00 	.word	0xe000ed00

08007b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007b74:	b480      	push	{r7}
 8007b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007b78:	4b04      	ldr	r3, [pc, #16]	@ (8007b8c <__NVIC_GetPriorityGrouping+0x18>)
 8007b7a:	68db      	ldr	r3, [r3, #12]
 8007b7c:	0a1b      	lsrs	r3, r3, #8
 8007b7e:	f003 0307 	and.w	r3, r3, #7
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr
 8007b8c:	e000ed00 	.word	0xe000ed00

08007b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	4603      	mov	r3, r0
 8007b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	db0b      	blt.n	8007bba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ba2:	79fb      	ldrb	r3, [r7, #7]
 8007ba4:	f003 021f 	and.w	r2, r3, #31
 8007ba8:	4907      	ldr	r1, [pc, #28]	@ (8007bc8 <__NVIC_EnableIRQ+0x38>)
 8007baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bae:	095b      	lsrs	r3, r3, #5
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8007bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007bba:	bf00      	nop
 8007bbc:	370c      	adds	r7, #12
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	e000e100 	.word	0xe000e100

08007bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	6039      	str	r1, [r7, #0]
 8007bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	db0a      	blt.n	8007bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	b2da      	uxtb	r2, r3
 8007be4:	490c      	ldr	r1, [pc, #48]	@ (8007c18 <__NVIC_SetPriority+0x4c>)
 8007be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bea:	0112      	lsls	r2, r2, #4
 8007bec:	b2d2      	uxtb	r2, r2
 8007bee:	440b      	add	r3, r1
 8007bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007bf4:	e00a      	b.n	8007c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	b2da      	uxtb	r2, r3
 8007bfa:	4908      	ldr	r1, [pc, #32]	@ (8007c1c <__NVIC_SetPriority+0x50>)
 8007bfc:	79fb      	ldrb	r3, [r7, #7]
 8007bfe:	f003 030f 	and.w	r3, r3, #15
 8007c02:	3b04      	subs	r3, #4
 8007c04:	0112      	lsls	r2, r2, #4
 8007c06:	b2d2      	uxtb	r2, r2
 8007c08:	440b      	add	r3, r1
 8007c0a:	761a      	strb	r2, [r3, #24]
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr
 8007c18:	e000e100 	.word	0xe000e100
 8007c1c:	e000ed00 	.word	0xe000ed00

08007c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b089      	sub	sp, #36	@ 0x24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	60b9      	str	r1, [r7, #8]
 8007c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f003 0307 	and.w	r3, r3, #7
 8007c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	f1c3 0307 	rsb	r3, r3, #7
 8007c3a:	2b04      	cmp	r3, #4
 8007c3c:	bf28      	it	cs
 8007c3e:	2304      	movcs	r3, #4
 8007c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007c42:	69fb      	ldr	r3, [r7, #28]
 8007c44:	3304      	adds	r3, #4
 8007c46:	2b06      	cmp	r3, #6
 8007c48:	d902      	bls.n	8007c50 <NVIC_EncodePriority+0x30>
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	3b03      	subs	r3, #3
 8007c4e:	e000      	b.n	8007c52 <NVIC_EncodePriority+0x32>
 8007c50:	2300      	movs	r3, #0
 8007c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c54:	f04f 32ff 	mov.w	r2, #4294967295
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c5e:	43da      	mvns	r2, r3
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	401a      	ands	r2, r3
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007c68:	f04f 31ff 	mov.w	r1, #4294967295
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007c72:	43d9      	mvns	r1, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007c78:	4313      	orrs	r3, r2
         );
}
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	3724      	adds	r7, #36	@ 0x24
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c84:	4770      	bx	lr
	...

08007c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	3b01      	subs	r3, #1
 8007c94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007c98:	d301      	bcc.n	8007c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e00f      	b.n	8007cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8007cc8 <SysTick_Config+0x40>)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007ca6:	210f      	movs	r1, #15
 8007ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8007cac:	f7ff ff8e 	bl	8007bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007cb0:	4b05      	ldr	r3, [pc, #20]	@ (8007cc8 <SysTick_Config+0x40>)
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007cb6:	4b04      	ldr	r3, [pc, #16]	@ (8007cc8 <SysTick_Config+0x40>)
 8007cb8:	2207      	movs	r2, #7
 8007cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3708      	adds	r7, #8
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	e000e010 	.word	0xe000e010

08007ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b082      	sub	sp, #8
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f7ff ff29 	bl	8007b2c <__NVIC_SetPriorityGrouping>
}
 8007cda:	bf00      	nop
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b086      	sub	sp, #24
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	4603      	mov	r3, r0
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	607a      	str	r2, [r7, #4]
 8007cee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007cf0:	f7ff ff40 	bl	8007b74 <__NVIC_GetPriorityGrouping>
 8007cf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	68b9      	ldr	r1, [r7, #8]
 8007cfa:	6978      	ldr	r0, [r7, #20]
 8007cfc:	f7ff ff90 	bl	8007c20 <NVIC_EncodePriority>
 8007d00:	4602      	mov	r2, r0
 8007d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d06:	4611      	mov	r1, r2
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7ff ff5f 	bl	8007bcc <__NVIC_SetPriority>
}
 8007d0e:	bf00      	nop
 8007d10:	3718      	adds	r7, #24
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b082      	sub	sp, #8
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7ff ff33 	bl	8007b90 <__NVIC_EnableIRQ>
}
 8007d2a:	bf00      	nop
 8007d2c:	3708      	adds	r7, #8
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	bd80      	pop	{r7, pc}

08007d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007d32:	b580      	push	{r7, lr}
 8007d34:	b082      	sub	sp, #8
 8007d36:	af00      	add	r7, sp, #0
 8007d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff ffa4 	bl	8007c88 <SysTick_Config>
 8007d40:	4603      	mov	r3, r0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	3708      	adds	r7, #8
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
	...

08007d4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d101      	bne.n	8007d5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007d5a:	2301      	movs	r3, #1
 8007d5c:	e08d      	b.n	8007e7a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	461a      	mov	r2, r3
 8007d64:	4b47      	ldr	r3, [pc, #284]	@ (8007e84 <HAL_DMA_Init+0x138>)
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d80f      	bhi.n	8007d8a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	461a      	mov	r2, r3
 8007d70:	4b45      	ldr	r3, [pc, #276]	@ (8007e88 <HAL_DMA_Init+0x13c>)
 8007d72:	4413      	add	r3, r2
 8007d74:	4a45      	ldr	r2, [pc, #276]	@ (8007e8c <HAL_DMA_Init+0x140>)
 8007d76:	fba2 2303 	umull	r2, r3, r2, r3
 8007d7a:	091b      	lsrs	r3, r3, #4
 8007d7c:	009a      	lsls	r2, r3, #2
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	4a42      	ldr	r2, [pc, #264]	@ (8007e90 <HAL_DMA_Init+0x144>)
 8007d86:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d88:	e00e      	b.n	8007da8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	461a      	mov	r2, r3
 8007d90:	4b40      	ldr	r3, [pc, #256]	@ (8007e94 <HAL_DMA_Init+0x148>)
 8007d92:	4413      	add	r3, r2
 8007d94:	4a3d      	ldr	r2, [pc, #244]	@ (8007e8c <HAL_DMA_Init+0x140>)
 8007d96:	fba2 2303 	umull	r2, r3, r2, r3
 8007d9a:	091b      	lsrs	r3, r3, #4
 8007d9c:	009a      	lsls	r2, r3, #2
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a3c      	ldr	r2, [pc, #240]	@ (8007e98 <HAL_DMA_Init+0x14c>)
 8007da6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2202      	movs	r2, #2
 8007dac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8007dbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	699b      	ldr	r3, [r3, #24]
 8007dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007de4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6a1b      	ldr	r3, [r3, #32]
 8007dea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fa82 	bl	8008304 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e08:	d102      	bne.n	8007e10 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685a      	ldr	r2, [r3, #4]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007e18:	b2d2      	uxtb	r2, r2
 8007e1a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007e24:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d010      	beq.n	8007e50 <HAL_DMA_Init+0x104>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	2b04      	cmp	r3, #4
 8007e34:	d80c      	bhi.n	8007e50 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f000 faa2 	bl	8008380 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e40:	2200      	movs	r2, #0
 8007e42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e48:	687a      	ldr	r2, [r7, #4]
 8007e4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007e4c:	605a      	str	r2, [r3, #4]
 8007e4e:	e008      	b.n	8007e62 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2200      	movs	r2, #0
 8007e54:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2200      	movs	r2, #0
 8007e66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
 8007e82:	bf00      	nop
 8007e84:	40020407 	.word	0x40020407
 8007e88:	bffdfff8 	.word	0xbffdfff8
 8007e8c:	cccccccd 	.word	0xcccccccd
 8007e90:	40020000 	.word	0x40020000
 8007e94:	bffdfbf8 	.word	0xbffdfbf8
 8007e98:	40020400 	.word	0x40020400

08007e9c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b086      	sub	sp, #24
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	607a      	str	r2, [r7, #4]
 8007ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d101      	bne.n	8007ebc <HAL_DMA_Start_IT+0x20>
 8007eb8:	2302      	movs	r3, #2
 8007eba:	e066      	b.n	8007f8a <HAL_DMA_Start_IT+0xee>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d155      	bne.n	8007f7c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2200      	movs	r2, #0
 8007edc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f022 0201 	bic.w	r2, r2, #1
 8007eec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	68b9      	ldr	r1, [r7, #8]
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 f9c7 	bl	8008288 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d008      	beq.n	8007f14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f042 020e 	orr.w	r2, r2, #14
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	e00f      	b.n	8007f34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f022 0204 	bic.w	r2, r2, #4
 8007f22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	681a      	ldr	r2, [r3, #0]
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f042 020a 	orr.w	r2, r2, #10
 8007f32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d007      	beq.n	8007f52 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007f4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f50:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d007      	beq.n	8007f6a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f5e:	681a      	ldr	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f68:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f042 0201 	orr.w	r2, r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
 8007f7a:	e005      	b.n	8007f88 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007f84:	2302      	movs	r3, #2
 8007f86:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	3718      	adds	r7, #24
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	bd80      	pop	{r7, pc}

08007f92 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b085      	sub	sp, #20
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b02      	cmp	r3, #2
 8007fa8:	d005      	beq.n	8007fb6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2204      	movs	r2, #4
 8007fae:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	73fb      	strb	r3, [r7, #15]
 8007fb4:	e037      	b.n	8008026 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f022 020e 	bic.w	r2, r2, #14
 8007fc4:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fd0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007fd4:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f022 0201 	bic.w	r2, r2, #1
 8007fe4:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fea:	f003 021f 	and.w	r2, r3, #31
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff2:	2101      	movs	r1, #1
 8007ff4:	fa01 f202 	lsl.w	r2, r1, r2
 8007ff8:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008002:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00c      	beq.n	8008026 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008016:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800801a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008024:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8008036:	7bfb      	ldrb	r3, [r7, #15]
}
 8008038:	4618      	mov	r0, r3
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008056:	b2db      	uxtb	r3, r3
 8008058:	2b02      	cmp	r3, #2
 800805a:	d00d      	beq.n	8008078 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2204      	movs	r2, #4
 8008060:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2201      	movs	r2, #1
 8008066:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	73fb      	strb	r3, [r7, #15]
 8008076:	e047      	b.n	8008108 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f022 020e 	bic.w	r2, r2, #14
 8008086:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f022 0201 	bic.w	r2, r2, #1
 8008096:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800809c:	681a      	ldr	r2, [r3, #0]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80080a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ac:	f003 021f 	and.w	r2, r3, #31
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b4:	2101      	movs	r1, #1
 80080b6:	fa01 f202 	lsl.w	r2, r1, r2
 80080ba:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80080c4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00c      	beq.n	80080e8 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d2:	681a      	ldr	r2, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80080e6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2201      	movs	r2, #1
 80080ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d003      	beq.n	8008108 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	4798      	blx	r3
    }
  }
  return status;
 8008108:	7bfb      	ldrb	r3, [r7, #15]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008112:	b580      	push	{r7, lr}
 8008114:	b084      	sub	sp, #16
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800812e:	f003 031f 	and.w	r3, r3, #31
 8008132:	2204      	movs	r2, #4
 8008134:	409a      	lsls	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	4013      	ands	r3, r2
 800813a:	2b00      	cmp	r3, #0
 800813c:	d026      	beq.n	800818c <HAL_DMA_IRQHandler+0x7a>
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	d021      	beq.n	800818c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d107      	bne.n	8008166 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f022 0204 	bic.w	r2, r2, #4
 8008164:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800816a:	f003 021f 	and.w	r2, r3, #31
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008172:	2104      	movs	r1, #4
 8008174:	fa01 f202 	lsl.w	r2, r1, r2
 8008178:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800817e:	2b00      	cmp	r3, #0
 8008180:	d071      	beq.n	8008266 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800818a:	e06c      	b.n	8008266 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008190:	f003 031f 	and.w	r3, r3, #31
 8008194:	2202      	movs	r2, #2
 8008196:	409a      	lsls	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4013      	ands	r3, r2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d02e      	beq.n	80081fe <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d029      	beq.n	80081fe <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	f003 0320 	and.w	r3, r3, #32
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d10b      	bne.n	80081d0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 020a 	bic.w	r2, r2, #10
 80081c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081d4:	f003 021f 	and.w	r2, r3, #31
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081dc:	2102      	movs	r1, #2
 80081de:	fa01 f202 	lsl.w	r2, r1, r2
 80081e2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d038      	beq.n	8008266 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80081fc:	e033      	b.n	8008266 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008202:	f003 031f 	and.w	r3, r3, #31
 8008206:	2208      	movs	r2, #8
 8008208:	409a      	lsls	r2, r3
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	4013      	ands	r3, r2
 800820e:	2b00      	cmp	r3, #0
 8008210:	d02a      	beq.n	8008268 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	f003 0308 	and.w	r3, r3, #8
 8008218:	2b00      	cmp	r3, #0
 800821a:	d025      	beq.n	8008268 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f022 020e 	bic.w	r2, r2, #14
 800822a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008230:	f003 021f 	and.w	r2, r3, #31
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008238:	2101      	movs	r1, #1
 800823a:	fa01 f202 	lsl.w	r2, r1, r2
 800823e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2201      	movs	r2, #1
 8008244:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800825a:	2b00      	cmp	r3, #0
 800825c:	d004      	beq.n	8008268 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008266:	bf00      	nop
 8008268:	bf00      	nop
}
 800826a:	3710      	adds	r7, #16
 800826c:	46bd      	mov	sp, r7
 800826e:	bd80      	pop	{r7, pc}

08008270 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008270:	b480      	push	{r7}
 8008272:	b083      	sub	sp, #12
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 800827c:	4618      	mov	r0, r3
 800827e:	370c      	adds	r7, #12
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	60b9      	str	r1, [r7, #8]
 8008292:	607a      	str	r2, [r7, #4]
 8008294:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800829e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d004      	beq.n	80082b2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082ac:	68fa      	ldr	r2, [r7, #12]
 80082ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80082b0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b6:	f003 021f 	and.w	r2, r3, #31
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	2101      	movs	r1, #1
 80082c0:	fa01 f202 	lsl.w	r2, r1, r2
 80082c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	683a      	ldr	r2, [r7, #0]
 80082cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	2b10      	cmp	r3, #16
 80082d4:	d108      	bne.n	80082e8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68ba      	ldr	r2, [r7, #8]
 80082e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80082e6:	e007      	b.n	80082f8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	68ba      	ldr	r2, [r7, #8]
 80082ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	60da      	str	r2, [r3, #12]
}
 80082f8:	bf00      	nop
 80082fa:	3714      	adds	r7, #20
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr

08008304 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008304:	b480      	push	{r7}
 8008306:	b087      	sub	sp, #28
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	461a      	mov	r2, r3
 8008312:	4b16      	ldr	r3, [pc, #88]	@ (800836c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008314:	429a      	cmp	r2, r3
 8008316:	d802      	bhi.n	800831e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008318:	4b15      	ldr	r3, [pc, #84]	@ (8008370 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800831a:	617b      	str	r3, [r7, #20]
 800831c:	e001      	b.n	8008322 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800831e:	4b15      	ldr	r3, [pc, #84]	@ (8008374 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008320:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	b2db      	uxtb	r3, r3
 800832c:	3b08      	subs	r3, #8
 800832e:	4a12      	ldr	r2, [pc, #72]	@ (8008378 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008330:	fba2 2303 	umull	r2, r3, r2, r3
 8008334:	091b      	lsrs	r3, r3, #4
 8008336:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800833c:	089b      	lsrs	r3, r3, #2
 800833e:	009a      	lsls	r2, r3, #2
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	4413      	add	r3, r2
 8008344:	461a      	mov	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	4a0b      	ldr	r2, [pc, #44]	@ (800837c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800834e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	f003 031f 	and.w	r3, r3, #31
 8008356:	2201      	movs	r2, #1
 8008358:	409a      	lsls	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800835e:	bf00      	nop
 8008360:	371c      	adds	r7, #28
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	40020407 	.word	0x40020407
 8008370:	40020800 	.word	0x40020800
 8008374:	40020820 	.word	0x40020820
 8008378:	cccccccd 	.word	0xcccccccd
 800837c:	40020880 	.word	0x40020880

08008380 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	b2db      	uxtb	r3, r3
 800838e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008390:	68fa      	ldr	r2, [r7, #12]
 8008392:	4b0b      	ldr	r3, [pc, #44]	@ (80083c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008394:	4413      	add	r3, r2
 8008396:	009b      	lsls	r3, r3, #2
 8008398:	461a      	mov	r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a08      	ldr	r2, [pc, #32]	@ (80083c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80083a2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	3b01      	subs	r3, #1
 80083a8:	f003 031f 	and.w	r3, r3, #31
 80083ac:	2201      	movs	r2, #1
 80083ae:	409a      	lsls	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80083b4:	bf00      	nop
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	1000823f 	.word	0x1000823f
 80083c4:	40020940 	.word	0x40020940

080083c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b087      	sub	sp, #28
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80083d2:	2300      	movs	r3, #0
 80083d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80083d6:	e15a      	b.n	800868e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	681a      	ldr	r2, [r3, #0]
 80083dc:	2101      	movs	r1, #1
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	fa01 f303 	lsl.w	r3, r1, r3
 80083e4:	4013      	ands	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	f000 814c 	beq.w	8008688 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	f003 0303 	and.w	r3, r3, #3
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d005      	beq.n	8008408 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	685b      	ldr	r3, [r3, #4]
 8008400:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008404:	2b02      	cmp	r3, #2
 8008406:	d130      	bne.n	800846a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	005b      	lsls	r3, r3, #1
 8008412:	2203      	movs	r2, #3
 8008414:	fa02 f303 	lsl.w	r3, r2, r3
 8008418:	43db      	mvns	r3, r3
 800841a:	693a      	ldr	r2, [r7, #16]
 800841c:	4013      	ands	r3, r2
 800841e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	68da      	ldr	r2, [r3, #12]
 8008424:	697b      	ldr	r3, [r7, #20]
 8008426:	005b      	lsls	r3, r3, #1
 8008428:	fa02 f303 	lsl.w	r3, r2, r3
 800842c:	693a      	ldr	r2, [r7, #16]
 800842e:	4313      	orrs	r3, r2
 8008430:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800843e:	2201      	movs	r2, #1
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	fa02 f303 	lsl.w	r3, r2, r3
 8008446:	43db      	mvns	r3, r3
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	4013      	ands	r3, r2
 800844c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	091b      	lsrs	r3, r3, #4
 8008454:	f003 0201 	and.w	r2, r3, #1
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	fa02 f303 	lsl.w	r3, r2, r3
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	4313      	orrs	r3, r2
 8008462:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	693a      	ldr	r2, [r7, #16]
 8008468:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	f003 0303 	and.w	r3, r3, #3
 8008472:	2b03      	cmp	r3, #3
 8008474:	d017      	beq.n	80084a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	005b      	lsls	r3, r3, #1
 8008480:	2203      	movs	r2, #3
 8008482:	fa02 f303 	lsl.w	r3, r2, r3
 8008486:	43db      	mvns	r3, r3
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4013      	ands	r3, r2
 800848c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	689a      	ldr	r2, [r3, #8]
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	fa02 f303 	lsl.w	r3, r2, r3
 800849a:	693a      	ldr	r2, [r7, #16]
 800849c:	4313      	orrs	r3, r2
 800849e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	693a      	ldr	r2, [r7, #16]
 80084a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	2b02      	cmp	r3, #2
 80084b0:	d123      	bne.n	80084fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	08da      	lsrs	r2, r3, #3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	3208      	adds	r2, #8
 80084ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f003 0307 	and.w	r3, r3, #7
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	220f      	movs	r2, #15
 80084ca:	fa02 f303 	lsl.w	r3, r2, r3
 80084ce:	43db      	mvns	r3, r3
 80084d0:	693a      	ldr	r2, [r7, #16]
 80084d2:	4013      	ands	r3, r2
 80084d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	691a      	ldr	r2, [r3, #16]
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f003 0307 	and.w	r3, r3, #7
 80084e0:	009b      	lsls	r3, r3, #2
 80084e2:	fa02 f303 	lsl.w	r3, r2, r3
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	08da      	lsrs	r2, r3, #3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3208      	adds	r2, #8
 80084f4:	6939      	ldr	r1, [r7, #16]
 80084f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	005b      	lsls	r3, r3, #1
 8008504:	2203      	movs	r2, #3
 8008506:	fa02 f303 	lsl.w	r3, r2, r3
 800850a:	43db      	mvns	r3, r3
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	4013      	ands	r3, r2
 8008510:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	f003 0203 	and.w	r2, r3, #3
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	005b      	lsls	r3, r3, #1
 800851e:	fa02 f303 	lsl.w	r3, r2, r3
 8008522:	693a      	ldr	r2, [r7, #16]
 8008524:	4313      	orrs	r3, r2
 8008526:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 80a6 	beq.w	8008688 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800853c:	4b5b      	ldr	r3, [pc, #364]	@ (80086ac <HAL_GPIO_Init+0x2e4>)
 800853e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008540:	4a5a      	ldr	r2, [pc, #360]	@ (80086ac <HAL_GPIO_Init+0x2e4>)
 8008542:	f043 0301 	orr.w	r3, r3, #1
 8008546:	6613      	str	r3, [r2, #96]	@ 0x60
 8008548:	4b58      	ldr	r3, [pc, #352]	@ (80086ac <HAL_GPIO_Init+0x2e4>)
 800854a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	60bb      	str	r3, [r7, #8]
 8008552:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008554:	4a56      	ldr	r2, [pc, #344]	@ (80086b0 <HAL_GPIO_Init+0x2e8>)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	089b      	lsrs	r3, r3, #2
 800855a:	3302      	adds	r3, #2
 800855c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008560:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	f003 0303 	and.w	r3, r3, #3
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	220f      	movs	r2, #15
 800856c:	fa02 f303 	lsl.w	r3, r2, r3
 8008570:	43db      	mvns	r3, r3
 8008572:	693a      	ldr	r2, [r7, #16]
 8008574:	4013      	ands	r3, r2
 8008576:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800857e:	d01f      	beq.n	80085c0 <HAL_GPIO_Init+0x1f8>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a4c      	ldr	r2, [pc, #304]	@ (80086b4 <HAL_GPIO_Init+0x2ec>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d019      	beq.n	80085bc <HAL_GPIO_Init+0x1f4>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a4b      	ldr	r2, [pc, #300]	@ (80086b8 <HAL_GPIO_Init+0x2f0>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d013      	beq.n	80085b8 <HAL_GPIO_Init+0x1f0>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a4a      	ldr	r2, [pc, #296]	@ (80086bc <HAL_GPIO_Init+0x2f4>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d00d      	beq.n	80085b4 <HAL_GPIO_Init+0x1ec>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a49      	ldr	r2, [pc, #292]	@ (80086c0 <HAL_GPIO_Init+0x2f8>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d007      	beq.n	80085b0 <HAL_GPIO_Init+0x1e8>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	4a48      	ldr	r2, [pc, #288]	@ (80086c4 <HAL_GPIO_Init+0x2fc>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d101      	bne.n	80085ac <HAL_GPIO_Init+0x1e4>
 80085a8:	2305      	movs	r3, #5
 80085aa:	e00a      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085ac:	2306      	movs	r3, #6
 80085ae:	e008      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085b0:	2304      	movs	r3, #4
 80085b2:	e006      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085b4:	2303      	movs	r3, #3
 80085b6:	e004      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085b8:	2302      	movs	r3, #2
 80085ba:	e002      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085bc:	2301      	movs	r3, #1
 80085be:	e000      	b.n	80085c2 <HAL_GPIO_Init+0x1fa>
 80085c0:	2300      	movs	r3, #0
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	f002 0203 	and.w	r2, r2, #3
 80085c8:	0092      	lsls	r2, r2, #2
 80085ca:	4093      	lsls	r3, r2
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085d2:	4937      	ldr	r1, [pc, #220]	@ (80086b0 <HAL_GPIO_Init+0x2e8>)
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	089b      	lsrs	r3, r3, #2
 80085d8:	3302      	adds	r3, #2
 80085da:	693a      	ldr	r2, [r7, #16]
 80085dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085e0:	4b39      	ldr	r3, [pc, #228]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	43db      	mvns	r3, r3
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	4013      	ands	r3, r2
 80085ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	4313      	orrs	r3, r2
 8008602:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008604:	4a30      	ldr	r2, [pc, #192]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800860a:	4b2f      	ldr	r3, [pc, #188]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	43db      	mvns	r3, r3
 8008614:	693a      	ldr	r2, [r7, #16]
 8008616:	4013      	ands	r3, r2
 8008618:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	4313      	orrs	r3, r2
 800862c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800862e:	4a26      	ldr	r2, [pc, #152]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008634:	4b24      	ldr	r3, [pc, #144]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	43db      	mvns	r3, r3
 800863e:	693a      	ldr	r2, [r7, #16]
 8008640:	4013      	ands	r3, r2
 8008642:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800864c:	2b00      	cmp	r3, #0
 800864e:	d003      	beq.n	8008658 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8008650:	693a      	ldr	r2, [r7, #16]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	4313      	orrs	r3, r2
 8008656:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008658:	4a1b      	ldr	r2, [pc, #108]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800865e:	4b1a      	ldr	r3, [pc, #104]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	43db      	mvns	r3, r3
 8008668:	693a      	ldr	r2, [r7, #16]
 800866a:	4013      	ands	r3, r2
 800866c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d003      	beq.n	8008682 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800867a:	693a      	ldr	r2, [r7, #16]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4313      	orrs	r3, r2
 8008680:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008682:	4a11      	ldr	r2, [pc, #68]	@ (80086c8 <HAL_GPIO_Init+0x300>)
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	3301      	adds	r3, #1
 800868c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	fa22 f303 	lsr.w	r3, r2, r3
 8008698:	2b00      	cmp	r3, #0
 800869a:	f47f ae9d 	bne.w	80083d8 <HAL_GPIO_Init+0x10>
  }
}
 800869e:	bf00      	nop
 80086a0:	bf00      	nop
 80086a2:	371c      	adds	r7, #28
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	40021000 	.word	0x40021000
 80086b0:	40010000 	.word	0x40010000
 80086b4:	48000400 	.word	0x48000400
 80086b8:	48000800 	.word	0x48000800
 80086bc:	48000c00 	.word	0x48000c00
 80086c0:	48001000 	.word	0x48001000
 80086c4:	48001400 	.word	0x48001400
 80086c8:	40010400 	.word	0x40010400

080086cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	460b      	mov	r3, r1
 80086d6:	807b      	strh	r3, [r7, #2]
 80086d8:	4613      	mov	r3, r2
 80086da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80086dc:	787b      	ldrb	r3, [r7, #1]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80086e2:	887a      	ldrh	r2, [r7, #2]
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80086e8:	e002      	b.n	80086f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80086ea:	887a      	ldrh	r2, [r7, #2]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	4603      	mov	r3, r0
 8008704:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8008706:	4b08      	ldr	r3, [pc, #32]	@ (8008728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008708:	695a      	ldr	r2, [r3, #20]
 800870a:	88fb      	ldrh	r3, [r7, #6]
 800870c:	4013      	ands	r3, r2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d006      	beq.n	8008720 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008712:	4a05      	ldr	r2, [pc, #20]	@ (8008728 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008714:	88fb      	ldrh	r3, [r7, #6]
 8008716:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008718:	88fb      	ldrh	r3, [r7, #6]
 800871a:	4618      	mov	r0, r3
 800871c:	f7fc fca6 	bl	800506c <HAL_GPIO_EXTI_Callback>
  }
}
 8008720:	bf00      	nop
 8008722:	3708      	adds	r7, #8
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	40010400 	.word	0x40010400

0800872c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d141      	bne.n	80087be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800873a:	4b4b      	ldr	r3, [pc, #300]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008742:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008746:	d131      	bne.n	80087ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008748:	4b47      	ldr	r3, [pc, #284]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800874a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800874e:	4a46      	ldr	r2, [pc, #280]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008750:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008754:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008758:	4b43      	ldr	r3, [pc, #268]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008760:	4a41      	ldr	r2, [pc, #260]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008762:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008766:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008768:	4b40      	ldr	r3, [pc, #256]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2232      	movs	r2, #50	@ 0x32
 800876e:	fb02 f303 	mul.w	r3, r2, r3
 8008772:	4a3f      	ldr	r2, [pc, #252]	@ (8008870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008774:	fba2 2303 	umull	r2, r3, r2, r3
 8008778:	0c9b      	lsrs	r3, r3, #18
 800877a:	3301      	adds	r3, #1
 800877c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800877e:	e002      	b.n	8008786 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	3b01      	subs	r3, #1
 8008784:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008786:	4b38      	ldr	r3, [pc, #224]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008788:	695b      	ldr	r3, [r3, #20]
 800878a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800878e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008792:	d102      	bne.n	800879a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1f2      	bne.n	8008780 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800879a:	4b33      	ldr	r3, [pc, #204]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087a6:	d158      	bne.n	800885a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e057      	b.n	800885c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087ac:	4b2e      	ldr	r3, [pc, #184]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087b2:	4a2d      	ldr	r2, [pc, #180]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80087bc:	e04d      	b.n	800885a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087c4:	d141      	bne.n	800884a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80087c6:	4b28      	ldr	r3, [pc, #160]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80087ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087d2:	d131      	bne.n	8008838 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80087d4:	4b24      	ldr	r3, [pc, #144]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087da:	4a23      	ldr	r2, [pc, #140]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80087e4:	4b20      	ldr	r3, [pc, #128]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80087ec:	4a1e      	ldr	r2, [pc, #120]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80087ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80087f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80087f4:	4b1d      	ldr	r3, [pc, #116]	@ (800886c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	2232      	movs	r2, #50	@ 0x32
 80087fa:	fb02 f303 	mul.w	r3, r2, r3
 80087fe:	4a1c      	ldr	r2, [pc, #112]	@ (8008870 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008800:	fba2 2303 	umull	r2, r3, r2, r3
 8008804:	0c9b      	lsrs	r3, r3, #18
 8008806:	3301      	adds	r3, #1
 8008808:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800880a:	e002      	b.n	8008812 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	3b01      	subs	r3, #1
 8008810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008812:	4b15      	ldr	r3, [pc, #84]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008814:	695b      	ldr	r3, [r3, #20]
 8008816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800881a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800881e:	d102      	bne.n	8008826 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1f2      	bne.n	800880c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008826:	4b10      	ldr	r3, [pc, #64]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008828:	695b      	ldr	r3, [r3, #20]
 800882a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800882e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008832:	d112      	bne.n	800885a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e011      	b.n	800885c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008838:	4b0b      	ldr	r3, [pc, #44]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800883a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800883e:	4a0a      	ldr	r2, [pc, #40]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008844:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008848:	e007      	b.n	800885a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800884a:	4b07      	ldr	r3, [pc, #28]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008852:	4a05      	ldr	r2, [pc, #20]	@ (8008868 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008854:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008858:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3714      	adds	r7, #20
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr
 8008868:	40007000 	.word	0x40007000
 800886c:	2000020c 	.word	0x2000020c
 8008870:	431bde83 	.word	0x431bde83

08008874 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008874:	b480      	push	{r7}
 8008876:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008878:	4b05      	ldr	r3, [pc, #20]	@ (8008890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	4a04      	ldr	r2, [pc, #16]	@ (8008890 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800887e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008882:	6093      	str	r3, [r2, #8]
}
 8008884:	bf00      	nop
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	40007000 	.word	0x40007000

08008894 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b088      	sub	sp, #32
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e2fe      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0301 	and.w	r3, r3, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d075      	beq.n	800899e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80088b2:	4b97      	ldr	r3, [pc, #604]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	f003 030c 	and.w	r3, r3, #12
 80088ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80088bc:	4b94      	ldr	r3, [pc, #592]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	f003 0303 	and.w	r3, r3, #3
 80088c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	2b0c      	cmp	r3, #12
 80088ca:	d102      	bne.n	80088d2 <HAL_RCC_OscConfig+0x3e>
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	d002      	beq.n	80088d8 <HAL_RCC_OscConfig+0x44>
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	2b08      	cmp	r3, #8
 80088d6:	d10b      	bne.n	80088f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088d8:	4b8d      	ldr	r3, [pc, #564]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d05b      	beq.n	800899c <HAL_RCC_OscConfig+0x108>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d157      	bne.n	800899c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e2d9      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088f8:	d106      	bne.n	8008908 <HAL_RCC_OscConfig+0x74>
 80088fa:	4b85      	ldr	r3, [pc, #532]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a84      	ldr	r2, [pc, #528]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008904:	6013      	str	r3, [r2, #0]
 8008906:	e01d      	b.n	8008944 <HAL_RCC_OscConfig+0xb0>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008910:	d10c      	bne.n	800892c <HAL_RCC_OscConfig+0x98>
 8008912:	4b7f      	ldr	r3, [pc, #508]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a7e      	ldr	r2, [pc, #504]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008918:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800891c:	6013      	str	r3, [r2, #0]
 800891e:	4b7c      	ldr	r3, [pc, #496]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a7b      	ldr	r2, [pc, #492]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	e00b      	b.n	8008944 <HAL_RCC_OscConfig+0xb0>
 800892c:	4b78      	ldr	r3, [pc, #480]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a77      	ldr	r2, [pc, #476]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008932:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008936:	6013      	str	r3, [r2, #0]
 8008938:	4b75      	ldr	r3, [pc, #468]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a74      	ldr	r2, [pc, #464]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 800893e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d013      	beq.n	8008974 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800894c:	f7fd fe24 	bl	8006598 <HAL_GetTick>
 8008950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008952:	e008      	b.n	8008966 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008954:	f7fd fe20 	bl	8006598 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	2b64      	cmp	r3, #100	@ 0x64
 8008960:	d901      	bls.n	8008966 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008962:	2303      	movs	r3, #3
 8008964:	e29e      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008966:	4b6a      	ldr	r3, [pc, #424]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d0f0      	beq.n	8008954 <HAL_RCC_OscConfig+0xc0>
 8008972:	e014      	b.n	800899e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008974:	f7fd fe10 	bl	8006598 <HAL_GetTick>
 8008978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800897a:	e008      	b.n	800898e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800897c:	f7fd fe0c 	bl	8006598 <HAL_GetTick>
 8008980:	4602      	mov	r2, r0
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	2b64      	cmp	r3, #100	@ 0x64
 8008988:	d901      	bls.n	800898e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800898a:	2303      	movs	r3, #3
 800898c:	e28a      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800898e:	4b60      	ldr	r3, [pc, #384]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1f0      	bne.n	800897c <HAL_RCC_OscConfig+0xe8>
 800899a:	e000      	b.n	800899e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800899c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f003 0302 	and.w	r3, r3, #2
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d075      	beq.n	8008a96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089aa:	4b59      	ldr	r3, [pc, #356]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	f003 030c 	and.w	r3, r3, #12
 80089b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089b4:	4b56      	ldr	r3, [pc, #344]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	f003 0303 	and.w	r3, r3, #3
 80089bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	2b0c      	cmp	r3, #12
 80089c2:	d102      	bne.n	80089ca <HAL_RCC_OscConfig+0x136>
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	2b02      	cmp	r3, #2
 80089c8:	d002      	beq.n	80089d0 <HAL_RCC_OscConfig+0x13c>
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	2b04      	cmp	r3, #4
 80089ce:	d11f      	bne.n	8008a10 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80089d0:	4b4f      	ldr	r3, [pc, #316]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d005      	beq.n	80089e8 <HAL_RCC_OscConfig+0x154>
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d101      	bne.n	80089e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	e25d      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089e8:	4b49      	ldr	r3, [pc, #292]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	061b      	lsls	r3, r3, #24
 80089f6:	4946      	ldr	r1, [pc, #280]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80089fc:	4b45      	ldr	r3, [pc, #276]	@ (8008b14 <HAL_RCC_OscConfig+0x280>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4618      	mov	r0, r3
 8008a02:	f7fd fd7d 	bl	8006500 <HAL_InitTick>
 8008a06:	4603      	mov	r3, r0
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d043      	beq.n	8008a94 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e249      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d023      	beq.n	8008a60 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a18:	4b3d      	ldr	r3, [pc, #244]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a3c      	ldr	r2, [pc, #240]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a24:	f7fd fdb8 	bl	8006598 <HAL_GetTick>
 8008a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a2a:	e008      	b.n	8008a3e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a2c:	f7fd fdb4 	bl	8006598 <HAL_GetTick>
 8008a30:	4602      	mov	r2, r0
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	1ad3      	subs	r3, r2, r3
 8008a36:	2b02      	cmp	r3, #2
 8008a38:	d901      	bls.n	8008a3e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008a3a:	2303      	movs	r3, #3
 8008a3c:	e232      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008a3e:	4b34      	ldr	r3, [pc, #208]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d0f0      	beq.n	8008a2c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a4a:	4b31      	ldr	r3, [pc, #196]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	061b      	lsls	r3, r3, #24
 8008a58:	492d      	ldr	r1, [pc, #180]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	604b      	str	r3, [r1, #4]
 8008a5e:	e01a      	b.n	8008a96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a60:	4b2b      	ldr	r3, [pc, #172]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	4a2a      	ldr	r2, [pc, #168]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a66:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a6c:	f7fd fd94 	bl	8006598 <HAL_GetTick>
 8008a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a72:	e008      	b.n	8008a86 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a74:	f7fd fd90 	bl	8006598 <HAL_GetTick>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	1ad3      	subs	r3, r2, r3
 8008a7e:	2b02      	cmp	r3, #2
 8008a80:	d901      	bls.n	8008a86 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008a82:	2303      	movs	r3, #3
 8008a84:	e20e      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008a86:	4b22      	ldr	r3, [pc, #136]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1f0      	bne.n	8008a74 <HAL_RCC_OscConfig+0x1e0>
 8008a92:	e000      	b.n	8008a96 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008a94:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 0308 	and.w	r3, r3, #8
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d041      	beq.n	8008b26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d01c      	beq.n	8008ae4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008aaa:	4b19      	ldr	r3, [pc, #100]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ab0:	4a17      	ldr	r2, [pc, #92]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008ab2:	f043 0301 	orr.w	r3, r3, #1
 8008ab6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aba:	f7fd fd6d 	bl	8006598 <HAL_GetTick>
 8008abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ac0:	e008      	b.n	8008ad4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ac2:	f7fd fd69 	bl	8006598 <HAL_GetTick>
 8008ac6:	4602      	mov	r2, r0
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	1ad3      	subs	r3, r2, r3
 8008acc:	2b02      	cmp	r3, #2
 8008ace:	d901      	bls.n	8008ad4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e1e7      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008ad6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d0ef      	beq.n	8008ac2 <HAL_RCC_OscConfig+0x22e>
 8008ae2:	e020      	b.n	8008b26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008aea:	4a09      	ldr	r2, [pc, #36]	@ (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008aec:	f023 0301 	bic.w	r3, r3, #1
 8008af0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008af4:	f7fd fd50 	bl	8006598 <HAL_GetTick>
 8008af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008afa:	e00d      	b.n	8008b18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008afc:	f7fd fd4c 	bl	8006598 <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	d906      	bls.n	8008b18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e1ca      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
 8008b0e:	bf00      	nop
 8008b10:	40021000 	.word	0x40021000
 8008b14:	20000210 	.word	0x20000210
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008b18:	4b8c      	ldr	r3, [pc, #560]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008b1e:	f003 0302 	and.w	r3, r3, #2
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1ea      	bne.n	8008afc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0304 	and.w	r3, r3, #4
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 80a6 	beq.w	8008c80 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b34:	2300      	movs	r3, #0
 8008b36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008b38:	4b84      	ldr	r3, [pc, #528]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d101      	bne.n	8008b48 <HAL_RCC_OscConfig+0x2b4>
 8008b44:	2301      	movs	r3, #1
 8008b46:	e000      	b.n	8008b4a <HAL_RCC_OscConfig+0x2b6>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00d      	beq.n	8008b6a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b52:	4a7e      	ldr	r2, [pc, #504]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008b66:	2301      	movs	r3, #1
 8008b68:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b6a:	4b79      	ldr	r3, [pc, #484]	@ (8008d50 <HAL_RCC_OscConfig+0x4bc>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d118      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b76:	4b76      	ldr	r3, [pc, #472]	@ (8008d50 <HAL_RCC_OscConfig+0x4bc>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a75      	ldr	r2, [pc, #468]	@ (8008d50 <HAL_RCC_OscConfig+0x4bc>)
 8008b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b82:	f7fd fd09 	bl	8006598 <HAL_GetTick>
 8008b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b88:	e008      	b.n	8008b9c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b8a:	f7fd fd05 	bl	8006598 <HAL_GetTick>
 8008b8e:	4602      	mov	r2, r0
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d901      	bls.n	8008b9c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008b98:	2303      	movs	r3, #3
 8008b9a:	e183      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008b9c:	4b6c      	ldr	r3, [pc, #432]	@ (8008d50 <HAL_RCC_OscConfig+0x4bc>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d0f0      	beq.n	8008b8a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d108      	bne.n	8008bc2 <HAL_RCC_OscConfig+0x32e>
 8008bb0:	4b66      	ldr	r3, [pc, #408]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb6:	4a65      	ldr	r2, [pc, #404]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bb8:	f043 0301 	orr.w	r3, r3, #1
 8008bbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bc0:	e024      	b.n	8008c0c <HAL_RCC_OscConfig+0x378>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	2b05      	cmp	r3, #5
 8008bc8:	d110      	bne.n	8008bec <HAL_RCC_OscConfig+0x358>
 8008bca:	4b60      	ldr	r3, [pc, #384]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bd0:	4a5e      	ldr	r2, [pc, #376]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bd2:	f043 0304 	orr.w	r3, r3, #4
 8008bd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bda:	4b5c      	ldr	r3, [pc, #368]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be0:	4a5a      	ldr	r2, [pc, #360]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008be2:	f043 0301 	orr.w	r3, r3, #1
 8008be6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bea:	e00f      	b.n	8008c0c <HAL_RCC_OscConfig+0x378>
 8008bec:	4b57      	ldr	r3, [pc, #348]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bf2:	4a56      	ldr	r2, [pc, #344]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bf4:	f023 0301 	bic.w	r3, r3, #1
 8008bf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008bfc:	4b53      	ldr	r3, [pc, #332]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c02:	4a52      	ldr	r2, [pc, #328]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c04:	f023 0304 	bic.w	r3, r3, #4
 8008c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d016      	beq.n	8008c42 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c14:	f7fd fcc0 	bl	8006598 <HAL_GetTick>
 8008c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c1a:	e00a      	b.n	8008c32 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c1c:	f7fd fcbc 	bl	8006598 <HAL_GetTick>
 8008c20:	4602      	mov	r2, r0
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d901      	bls.n	8008c32 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008c2e:	2303      	movs	r3, #3
 8008c30:	e138      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c32:	4b46      	ldr	r3, [pc, #280]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c38:	f003 0302 	and.w	r3, r3, #2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d0ed      	beq.n	8008c1c <HAL_RCC_OscConfig+0x388>
 8008c40:	e015      	b.n	8008c6e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c42:	f7fd fca9 	bl	8006598 <HAL_GetTick>
 8008c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c48:	e00a      	b.n	8008c60 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c4a:	f7fd fca5 	bl	8006598 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d901      	bls.n	8008c60 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e121      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008c60:	4b3a      	ldr	r3, [pc, #232]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c66:	f003 0302 	and.w	r3, r3, #2
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1ed      	bne.n	8008c4a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c6e:	7ffb      	ldrb	r3, [r7, #31]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d105      	bne.n	8008c80 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c74:	4b35      	ldr	r3, [pc, #212]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c78:	4a34      	ldr	r2, [pc, #208]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0320 	and.w	r3, r3, #32
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d03c      	beq.n	8008d06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	699b      	ldr	r3, [r3, #24]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d01c      	beq.n	8008cce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008c94:	4b2d      	ldr	r3, [pc, #180]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008c9c:	f043 0301 	orr.w	r3, r3, #1
 8008ca0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ca4:	f7fd fc78 	bl	8006598 <HAL_GetTick>
 8008ca8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008caa:	e008      	b.n	8008cbe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cac:	f7fd fc74 	bl	8006598 <HAL_GetTick>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d901      	bls.n	8008cbe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	e0f2      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008cbe:	4b23      	ldr	r3, [pc, #140]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008cc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cc4:	f003 0302 	and.w	r3, r3, #2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d0ef      	beq.n	8008cac <HAL_RCC_OscConfig+0x418>
 8008ccc:	e01b      	b.n	8008d06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008cce:	4b1f      	ldr	r3, [pc, #124]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008cd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008cd6:	f023 0301 	bic.w	r3, r3, #1
 8008cda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cde:	f7fd fc5b 	bl	8006598 <HAL_GetTick>
 8008ce2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008ce4:	e008      	b.n	8008cf8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ce6:	f7fd fc57 	bl	8006598 <HAL_GetTick>
 8008cea:	4602      	mov	r2, r0
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d901      	bls.n	8008cf8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008cf4:	2303      	movs	r3, #3
 8008cf6:	e0d5      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008cf8:	4b14      	ldr	r3, [pc, #80]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008cfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008cfe:	f003 0302 	and.w	r3, r3, #2
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d1ef      	bne.n	8008ce6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	f000 80c9 	beq.w	8008ea2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d10:	4b0e      	ldr	r3, [pc, #56]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	f003 030c 	and.w	r3, r3, #12
 8008d18:	2b0c      	cmp	r3, #12
 8008d1a:	f000 8083 	beq.w	8008e24 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	69db      	ldr	r3, [r3, #28]
 8008d22:	2b02      	cmp	r3, #2
 8008d24:	d15e      	bne.n	8008de4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d26:	4b09      	ldr	r3, [pc, #36]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a08      	ldr	r2, [pc, #32]	@ (8008d4c <HAL_RCC_OscConfig+0x4b8>)
 8008d2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d32:	f7fd fc31 	bl	8006598 <HAL_GetTick>
 8008d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d38:	e00c      	b.n	8008d54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d3a:	f7fd fc2d 	bl	8006598 <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	d905      	bls.n	8008d54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e0ab      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
 8008d4c:	40021000 	.word	0x40021000
 8008d50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d54:	4b55      	ldr	r3, [pc, #340]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d1ec      	bne.n	8008d3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008d60:	4b52      	ldr	r3, [pc, #328]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008d62:	68da      	ldr	r2, [r3, #12]
 8008d64:	4b52      	ldr	r3, [pc, #328]	@ (8008eb0 <HAL_RCC_OscConfig+0x61c>)
 8008d66:	4013      	ands	r3, r2
 8008d68:	687a      	ldr	r2, [r7, #4]
 8008d6a:	6a11      	ldr	r1, [r2, #32]
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d70:	3a01      	subs	r2, #1
 8008d72:	0112      	lsls	r2, r2, #4
 8008d74:	4311      	orrs	r1, r2
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008d7a:	0212      	lsls	r2, r2, #8
 8008d7c:	4311      	orrs	r1, r2
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008d82:	0852      	lsrs	r2, r2, #1
 8008d84:	3a01      	subs	r2, #1
 8008d86:	0552      	lsls	r2, r2, #21
 8008d88:	4311      	orrs	r1, r2
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008d8e:	0852      	lsrs	r2, r2, #1
 8008d90:	3a01      	subs	r2, #1
 8008d92:	0652      	lsls	r2, r2, #25
 8008d94:	4311      	orrs	r1, r2
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008d9a:	06d2      	lsls	r2, r2, #27
 8008d9c:	430a      	orrs	r2, r1
 8008d9e:	4943      	ldr	r1, [pc, #268]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008da0:	4313      	orrs	r3, r2
 8008da2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008da4:	4b41      	ldr	r3, [pc, #260]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a40      	ldr	r2, [pc, #256]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008daa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008dae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008db0:	4b3e      	ldr	r3, [pc, #248]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	4a3d      	ldr	r2, [pc, #244]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008db6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008dba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008dbc:	f7fd fbec 	bl	8006598 <HAL_GetTick>
 8008dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dc2:	e008      	b.n	8008dd6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dc4:	f7fd fbe8 	bl	8006598 <HAL_GetTick>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	1ad3      	subs	r3, r2, r3
 8008dce:	2b02      	cmp	r3, #2
 8008dd0:	d901      	bls.n	8008dd6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008dd2:	2303      	movs	r3, #3
 8008dd4:	e066      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008dd6:	4b35      	ldr	r3, [pc, #212]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0f0      	beq.n	8008dc4 <HAL_RCC_OscConfig+0x530>
 8008de2:	e05e      	b.n	8008ea2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008de4:	4b31      	ldr	r3, [pc, #196]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a30      	ldr	r2, [pc, #192]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008dea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008dee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008df0:	f7fd fbd2 	bl	8006598 <HAL_GetTick>
 8008df4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008df6:	e008      	b.n	8008e0a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008df8:	f7fd fbce 	bl	8006598 <HAL_GetTick>
 8008dfc:	4602      	mov	r2, r0
 8008dfe:	693b      	ldr	r3, [r7, #16]
 8008e00:	1ad3      	subs	r3, r2, r3
 8008e02:	2b02      	cmp	r3, #2
 8008e04:	d901      	bls.n	8008e0a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008e06:	2303      	movs	r3, #3
 8008e08:	e04c      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e0a:	4b28      	ldr	r3, [pc, #160]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1f0      	bne.n	8008df8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008e16:	4b25      	ldr	r3, [pc, #148]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008e18:	68da      	ldr	r2, [r3, #12]
 8008e1a:	4924      	ldr	r1, [pc, #144]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008e1c:	4b25      	ldr	r3, [pc, #148]	@ (8008eb4 <HAL_RCC_OscConfig+0x620>)
 8008e1e:	4013      	ands	r3, r2
 8008e20:	60cb      	str	r3, [r1, #12]
 8008e22:	e03e      	b.n	8008ea2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	69db      	ldr	r3, [r3, #28]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d101      	bne.n	8008e30 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008e2c:	2301      	movs	r3, #1
 8008e2e:	e039      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008e30:	4b1e      	ldr	r3, [pc, #120]	@ (8008eac <HAL_RCC_OscConfig+0x618>)
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f003 0203 	and.w	r2, r3, #3
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6a1b      	ldr	r3, [r3, #32]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d12c      	bne.n	8008e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d123      	bne.n	8008e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e60:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008e62:	429a      	cmp	r2, r3
 8008e64:	d11b      	bne.n	8008e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e70:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d113      	bne.n	8008e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e80:	085b      	lsrs	r3, r3, #1
 8008e82:	3b01      	subs	r3, #1
 8008e84:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008e86:	429a      	cmp	r2, r3
 8008e88:	d109      	bne.n	8008e9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e94:	085b      	lsrs	r3, r3, #1
 8008e96:	3b01      	subs	r3, #1
 8008e98:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d001      	beq.n	8008ea2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3720      	adds	r7, #32
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}
 8008eac:	40021000 	.word	0x40021000
 8008eb0:	019f800c 	.word	0x019f800c
 8008eb4:	feeefffc 	.word	0xfeeefffc

08008eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d101      	bne.n	8008ed0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008ecc:	2301      	movs	r3, #1
 8008ece:	e11e      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ed0:	4b91      	ldr	r3, [pc, #580]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 030f 	and.w	r3, r3, #15
 8008ed8:	683a      	ldr	r2, [r7, #0]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d910      	bls.n	8008f00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ede:	4b8e      	ldr	r3, [pc, #568]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f023 020f 	bic.w	r2, r3, #15
 8008ee6:	498c      	ldr	r1, [pc, #560]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008eee:	4b8a      	ldr	r3, [pc, #552]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f003 030f 	and.w	r3, r3, #15
 8008ef6:	683a      	ldr	r2, [r7, #0]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d001      	beq.n	8008f00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	e106      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0301 	and.w	r3, r3, #1
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d073      	beq.n	8008ff4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	2b03      	cmp	r3, #3
 8008f12:	d129      	bne.n	8008f68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f14:	4b81      	ldr	r3, [pc, #516]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d101      	bne.n	8008f24 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008f20:	2301      	movs	r3, #1
 8008f22:	e0f4      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008f24:	f000 f99e 	bl	8009264 <RCC_GetSysClockFreqFromPLLSource>
 8008f28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	4a7c      	ldr	r2, [pc, #496]	@ (8009120 <HAL_RCC_ClockConfig+0x268>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d93f      	bls.n	8008fb2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f32:	4b7a      	ldr	r3, [pc, #488]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d009      	beq.n	8008f52 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d033      	beq.n	8008fb2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d12f      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f52:	4b72      	ldr	r3, [pc, #456]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f54:	689b      	ldr	r3, [r3, #8]
 8008f56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f5a:	4a70      	ldr	r2, [pc, #448]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008f62:	2380      	movs	r3, #128	@ 0x80
 8008f64:	617b      	str	r3, [r7, #20]
 8008f66:	e024      	b.n	8008fb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	2b02      	cmp	r3, #2
 8008f6e:	d107      	bne.n	8008f80 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008f70:	4b6a      	ldr	r3, [pc, #424]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d109      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e0c6      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008f80:	4b66      	ldr	r3, [pc, #408]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d101      	bne.n	8008f90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	e0be      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008f90:	f000 f8ce 	bl	8009130 <HAL_RCC_GetSysClockFreq>
 8008f94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	4a61      	ldr	r2, [pc, #388]	@ (8009120 <HAL_RCC_ClockConfig+0x268>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d909      	bls.n	8008fb2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008f9e:	4b5f      	ldr	r3, [pc, #380]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008fa6:	4a5d      	ldr	r2, [pc, #372]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008fa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008fae:	2380      	movs	r3, #128	@ 0x80
 8008fb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008fb2:	4b5a      	ldr	r3, [pc, #360]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f023 0203 	bic.w	r2, r3, #3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	4957      	ldr	r1, [pc, #348]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fc4:	f7fd fae8 	bl	8006598 <HAL_GetTick>
 8008fc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fca:	e00a      	b.n	8008fe2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fcc:	f7fd fae4 	bl	8006598 <HAL_GetTick>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	1ad3      	subs	r3, r2, r3
 8008fd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d901      	bls.n	8008fe2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	e095      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008fe2:	4b4e      	ldr	r3, [pc, #312]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	f003 020c 	and.w	r2, r3, #12
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d1eb      	bne.n	8008fcc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f003 0302 	and.w	r3, r3, #2
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d023      	beq.n	8009048 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f003 0304 	and.w	r3, r3, #4
 8009008:	2b00      	cmp	r3, #0
 800900a:	d005      	beq.n	8009018 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800900c:	4b43      	ldr	r3, [pc, #268]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 800900e:	689b      	ldr	r3, [r3, #8]
 8009010:	4a42      	ldr	r2, [pc, #264]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009012:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009016:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f003 0308 	and.w	r3, r3, #8
 8009020:	2b00      	cmp	r3, #0
 8009022:	d007      	beq.n	8009034 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009024:	4b3d      	ldr	r3, [pc, #244]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800902c:	4a3b      	ldr	r2, [pc, #236]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 800902e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009032:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009034:	4b39      	ldr	r3, [pc, #228]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	689b      	ldr	r3, [r3, #8]
 8009040:	4936      	ldr	r1, [pc, #216]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009042:	4313      	orrs	r3, r2
 8009044:	608b      	str	r3, [r1, #8]
 8009046:	e008      	b.n	800905a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2b80      	cmp	r3, #128	@ 0x80
 800904c:	d105      	bne.n	800905a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800904e:	4b33      	ldr	r3, [pc, #204]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	4a32      	ldr	r2, [pc, #200]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 8009054:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009058:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800905a:	4b2f      	ldr	r3, [pc, #188]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 030f 	and.w	r3, r3, #15
 8009062:	683a      	ldr	r2, [r7, #0]
 8009064:	429a      	cmp	r2, r3
 8009066:	d21d      	bcs.n	80090a4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009068:	4b2b      	ldr	r3, [pc, #172]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f023 020f 	bic.w	r2, r3, #15
 8009070:	4929      	ldr	r1, [pc, #164]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	4313      	orrs	r3, r2
 8009076:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009078:	f7fd fa8e 	bl	8006598 <HAL_GetTick>
 800907c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800907e:	e00a      	b.n	8009096 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009080:	f7fd fa8a 	bl	8006598 <HAL_GetTick>
 8009084:	4602      	mov	r2, r0
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800908e:	4293      	cmp	r3, r2
 8009090:	d901      	bls.n	8009096 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009092:	2303      	movs	r3, #3
 8009094:	e03b      	b.n	800910e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009096:	4b20      	ldr	r3, [pc, #128]	@ (8009118 <HAL_RCC_ClockConfig+0x260>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 030f 	and.w	r3, r3, #15
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d1ed      	bne.n	8009080 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f003 0304 	and.w	r3, r3, #4
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d008      	beq.n	80090c2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80090b0:	4b1a      	ldr	r3, [pc, #104]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	4917      	ldr	r1, [pc, #92]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 80090be:	4313      	orrs	r3, r2
 80090c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f003 0308 	and.w	r3, r3, #8
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d009      	beq.n	80090e2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80090ce:	4b13      	ldr	r3, [pc, #76]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	691b      	ldr	r3, [r3, #16]
 80090da:	00db      	lsls	r3, r3, #3
 80090dc:	490f      	ldr	r1, [pc, #60]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 80090de:	4313      	orrs	r3, r2
 80090e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80090e2:	f000 f825 	bl	8009130 <HAL_RCC_GetSysClockFreq>
 80090e6:	4602      	mov	r2, r0
 80090e8:	4b0c      	ldr	r3, [pc, #48]	@ (800911c <HAL_RCC_ClockConfig+0x264>)
 80090ea:	689b      	ldr	r3, [r3, #8]
 80090ec:	091b      	lsrs	r3, r3, #4
 80090ee:	f003 030f 	and.w	r3, r3, #15
 80090f2:	490c      	ldr	r1, [pc, #48]	@ (8009124 <HAL_RCC_ClockConfig+0x26c>)
 80090f4:	5ccb      	ldrb	r3, [r1, r3]
 80090f6:	f003 031f 	and.w	r3, r3, #31
 80090fa:	fa22 f303 	lsr.w	r3, r2, r3
 80090fe:	4a0a      	ldr	r2, [pc, #40]	@ (8009128 <HAL_RCC_ClockConfig+0x270>)
 8009100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009102:	4b0a      	ldr	r3, [pc, #40]	@ (800912c <HAL_RCC_ClockConfig+0x274>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4618      	mov	r0, r3
 8009108:	f7fd f9fa 	bl	8006500 <HAL_InitTick>
 800910c:	4603      	mov	r3, r0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3718      	adds	r7, #24
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	40022000 	.word	0x40022000
 800911c:	40021000 	.word	0x40021000
 8009120:	04c4b400 	.word	0x04c4b400
 8009124:	080113a8 	.word	0x080113a8
 8009128:	2000020c 	.word	0x2000020c
 800912c:	20000210 	.word	0x20000210

08009130 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009130:	b480      	push	{r7}
 8009132:	b087      	sub	sp, #28
 8009134:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009136:	4b2c      	ldr	r3, [pc, #176]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009138:	689b      	ldr	r3, [r3, #8]
 800913a:	f003 030c 	and.w	r3, r3, #12
 800913e:	2b04      	cmp	r3, #4
 8009140:	d102      	bne.n	8009148 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009142:	4b2a      	ldr	r3, [pc, #168]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xbc>)
 8009144:	613b      	str	r3, [r7, #16]
 8009146:	e047      	b.n	80091d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009148:	4b27      	ldr	r3, [pc, #156]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	f003 030c 	and.w	r3, r3, #12
 8009150:	2b08      	cmp	r3, #8
 8009152:	d102      	bne.n	800915a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009154:	4b26      	ldr	r3, [pc, #152]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009156:	613b      	str	r3, [r7, #16]
 8009158:	e03e      	b.n	80091d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800915a:	4b23      	ldr	r3, [pc, #140]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f003 030c 	and.w	r3, r3, #12
 8009162:	2b0c      	cmp	r3, #12
 8009164:	d136      	bne.n	80091d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009166:	4b20      	ldr	r3, [pc, #128]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009168:	68db      	ldr	r3, [r3, #12]
 800916a:	f003 0303 	and.w	r3, r3, #3
 800916e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009170:	4b1d      	ldr	r3, [pc, #116]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	091b      	lsrs	r3, r3, #4
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	3301      	adds	r3, #1
 800917c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b03      	cmp	r3, #3
 8009182:	d10c      	bne.n	800919e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009184:	4a1a      	ldr	r2, [pc, #104]	@ (80091f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	fbb2 f3f3 	udiv	r3, r2, r3
 800918c:	4a16      	ldr	r2, [pc, #88]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800918e:	68d2      	ldr	r2, [r2, #12]
 8009190:	0a12      	lsrs	r2, r2, #8
 8009192:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009196:	fb02 f303 	mul.w	r3, r2, r3
 800919a:	617b      	str	r3, [r7, #20]
      break;
 800919c:	e00c      	b.n	80091b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800919e:	4a13      	ldr	r2, [pc, #76]	@ (80091ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80091a6:	4a10      	ldr	r2, [pc, #64]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80091a8:	68d2      	ldr	r2, [r2, #12]
 80091aa:	0a12      	lsrs	r2, r2, #8
 80091ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80091b0:	fb02 f303 	mul.w	r3, r2, r3
 80091b4:	617b      	str	r3, [r7, #20]
      break;
 80091b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80091b8:	4b0b      	ldr	r3, [pc, #44]	@ (80091e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	0e5b      	lsrs	r3, r3, #25
 80091be:	f003 0303 	and.w	r3, r3, #3
 80091c2:	3301      	adds	r3, #1
 80091c4:	005b      	lsls	r3, r3, #1
 80091c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80091c8:	697a      	ldr	r2, [r7, #20]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80091d0:	613b      	str	r3, [r7, #16]
 80091d2:	e001      	b.n	80091d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80091d4:	2300      	movs	r3, #0
 80091d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80091d8:	693b      	ldr	r3, [r7, #16]
}
 80091da:	4618      	mov	r0, r3
 80091dc:	371c      	adds	r7, #28
 80091de:	46bd      	mov	sp, r7
 80091e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e4:	4770      	bx	lr
 80091e6:	bf00      	nop
 80091e8:	40021000 	.word	0x40021000
 80091ec:	00f42400 	.word	0x00f42400
 80091f0:	016e3600 	.word	0x016e3600

080091f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80091f4:	b480      	push	{r7}
 80091f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80091f8:	4b03      	ldr	r3, [pc, #12]	@ (8009208 <HAL_RCC_GetHCLKFreq+0x14>)
 80091fa:	681b      	ldr	r3, [r3, #0]
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	2000020c 	.word	0x2000020c

0800920c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009210:	f7ff fff0 	bl	80091f4 <HAL_RCC_GetHCLKFreq>
 8009214:	4602      	mov	r2, r0
 8009216:	4b06      	ldr	r3, [pc, #24]	@ (8009230 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	0a1b      	lsrs	r3, r3, #8
 800921c:	f003 0307 	and.w	r3, r3, #7
 8009220:	4904      	ldr	r1, [pc, #16]	@ (8009234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009222:	5ccb      	ldrb	r3, [r1, r3]
 8009224:	f003 031f 	and.w	r3, r3, #31
 8009228:	fa22 f303 	lsr.w	r3, r2, r3
}
 800922c:	4618      	mov	r0, r3
 800922e:	bd80      	pop	{r7, pc}
 8009230:	40021000 	.word	0x40021000
 8009234:	080113b8 	.word	0x080113b8

08009238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800923c:	f7ff ffda 	bl	80091f4 <HAL_RCC_GetHCLKFreq>
 8009240:	4602      	mov	r2, r0
 8009242:	4b06      	ldr	r3, [pc, #24]	@ (800925c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	0adb      	lsrs	r3, r3, #11
 8009248:	f003 0307 	and.w	r3, r3, #7
 800924c:	4904      	ldr	r1, [pc, #16]	@ (8009260 <HAL_RCC_GetPCLK2Freq+0x28>)
 800924e:	5ccb      	ldrb	r3, [r1, r3]
 8009250:	f003 031f 	and.w	r3, r3, #31
 8009254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009258:	4618      	mov	r0, r3
 800925a:	bd80      	pop	{r7, pc}
 800925c:	40021000 	.word	0x40021000
 8009260:	080113b8 	.word	0x080113b8

08009264 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009264:	b480      	push	{r7}
 8009266:	b087      	sub	sp, #28
 8009268:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800926a:	4b1e      	ldr	r3, [pc, #120]	@ (80092e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	f003 0303 	and.w	r3, r3, #3
 8009272:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009274:	4b1b      	ldr	r3, [pc, #108]	@ (80092e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009276:	68db      	ldr	r3, [r3, #12]
 8009278:	091b      	lsrs	r3, r3, #4
 800927a:	f003 030f 	and.w	r3, r3, #15
 800927e:	3301      	adds	r3, #1
 8009280:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	2b03      	cmp	r3, #3
 8009286:	d10c      	bne.n	80092a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009288:	4a17      	ldr	r2, [pc, #92]	@ (80092e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009290:	4a14      	ldr	r2, [pc, #80]	@ (80092e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009292:	68d2      	ldr	r2, [r2, #12]
 8009294:	0a12      	lsrs	r2, r2, #8
 8009296:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800929a:	fb02 f303 	mul.w	r3, r2, r3
 800929e:	617b      	str	r3, [r7, #20]
    break;
 80092a0:	e00c      	b.n	80092bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80092a2:	4a12      	ldr	r2, [pc, #72]	@ (80092ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80092aa:	4a0e      	ldr	r2, [pc, #56]	@ (80092e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092ac:	68d2      	ldr	r2, [r2, #12]
 80092ae:	0a12      	lsrs	r2, r2, #8
 80092b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80092b4:	fb02 f303 	mul.w	r3, r2, r3
 80092b8:	617b      	str	r3, [r7, #20]
    break;
 80092ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80092bc:	4b09      	ldr	r3, [pc, #36]	@ (80092e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	0e5b      	lsrs	r3, r3, #25
 80092c2:	f003 0303 	and.w	r3, r3, #3
 80092c6:	3301      	adds	r3, #1
 80092c8:	005b      	lsls	r3, r3, #1
 80092ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80092cc:	697a      	ldr	r2, [r7, #20]
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80092d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80092d6:	687b      	ldr	r3, [r7, #4]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	371c      	adds	r7, #28
 80092dc:	46bd      	mov	sp, r7
 80092de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e2:	4770      	bx	lr
 80092e4:	40021000 	.word	0x40021000
 80092e8:	016e3600 	.word	0x016e3600
 80092ec:	00f42400 	.word	0x00f42400

080092f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b086      	sub	sp, #24
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80092f8:	2300      	movs	r3, #0
 80092fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80092fc:	2300      	movs	r3, #0
 80092fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009308:	2b00      	cmp	r3, #0
 800930a:	f000 8098 	beq.w	800943e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800930e:	2300      	movs	r3, #0
 8009310:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009312:	4b43      	ldr	r3, [pc, #268]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800931a:	2b00      	cmp	r3, #0
 800931c:	d10d      	bne.n	800933a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800931e:	4b40      	ldr	r3, [pc, #256]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009322:	4a3f      	ldr	r2, [pc, #252]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009324:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009328:	6593      	str	r3, [r2, #88]	@ 0x58
 800932a:	4b3d      	ldr	r3, [pc, #244]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800932c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800932e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009332:	60bb      	str	r3, [r7, #8]
 8009334:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009336:	2301      	movs	r3, #1
 8009338:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800933a:	4b3a      	ldr	r3, [pc, #232]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a39      	ldr	r2, [pc, #228]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009344:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009346:	f7fd f927 	bl	8006598 <HAL_GetTick>
 800934a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800934c:	e009      	b.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800934e:	f7fd f923 	bl	8006598 <HAL_GetTick>
 8009352:	4602      	mov	r2, r0
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	1ad3      	subs	r3, r2, r3
 8009358:	2b02      	cmp	r3, #2
 800935a:	d902      	bls.n	8009362 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800935c:	2303      	movs	r3, #3
 800935e:	74fb      	strb	r3, [r7, #19]
        break;
 8009360:	e005      	b.n	800936e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009362:	4b30      	ldr	r3, [pc, #192]	@ (8009424 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800936a:	2b00      	cmp	r3, #0
 800936c:	d0ef      	beq.n	800934e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800936e:	7cfb      	ldrb	r3, [r7, #19]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d159      	bne.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009374:	4b2a      	ldr	r3, [pc, #168]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800937a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800937e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d01e      	beq.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	429a      	cmp	r2, r3
 800938e:	d019      	beq.n	80093c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009390:	4b23      	ldr	r3, [pc, #140]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009392:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009396:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800939a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800939c:	4b20      	ldr	r3, [pc, #128]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800939e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093a2:	4a1f      	ldr	r2, [pc, #124]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80093ac:	4b1c      	ldr	r3, [pc, #112]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093b2:	4a1b      	ldr	r2, [pc, #108]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80093b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80093bc:	4a18      	ldr	r2, [pc, #96]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f003 0301 	and.w	r3, r3, #1
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d016      	beq.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093ce:	f7fd f8e3 	bl	8006598 <HAL_GetTick>
 80093d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093d4:	e00b      	b.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093d6:	f7fd f8df 	bl	8006598 <HAL_GetTick>
 80093da:	4602      	mov	r2, r0
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d902      	bls.n	80093ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	74fb      	strb	r3, [r7, #19]
            break;
 80093ec:	e006      	b.n	80093fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80093ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80093f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093f4:	f003 0302 	and.w	r3, r3, #2
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d0ec      	beq.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80093fc:	7cfb      	ldrb	r3, [r7, #19]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d10b      	bne.n	800941a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009402:	4b07      	ldr	r3, [pc, #28]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009408:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009410:	4903      	ldr	r1, [pc, #12]	@ (8009420 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009412:	4313      	orrs	r3, r2
 8009414:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009418:	e008      	b.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800941a:	7cfb      	ldrb	r3, [r7, #19]
 800941c:	74bb      	strb	r3, [r7, #18]
 800941e:	e005      	b.n	800942c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009420:	40021000 	.word	0x40021000
 8009424:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009428:	7cfb      	ldrb	r3, [r7, #19]
 800942a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800942c:	7c7b      	ldrb	r3, [r7, #17]
 800942e:	2b01      	cmp	r3, #1
 8009430:	d105      	bne.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009432:	4ba7      	ldr	r3, [pc, #668]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009436:	4aa6      	ldr	r2, [pc, #664]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800943c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f003 0301 	and.w	r3, r3, #1
 8009446:	2b00      	cmp	r3, #0
 8009448:	d00a      	beq.n	8009460 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800944a:	4ba1      	ldr	r3, [pc, #644]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800944c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009450:	f023 0203 	bic.w	r2, r3, #3
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	499d      	ldr	r1, [pc, #628]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800945a:	4313      	orrs	r3, r2
 800945c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f003 0302 	and.w	r3, r3, #2
 8009468:	2b00      	cmp	r3, #0
 800946a:	d00a      	beq.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800946c:	4b98      	ldr	r3, [pc, #608]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800946e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009472:	f023 020c 	bic.w	r2, r3, #12
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	689b      	ldr	r3, [r3, #8]
 800947a:	4995      	ldr	r1, [pc, #596]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800947c:	4313      	orrs	r3, r2
 800947e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 0304 	and.w	r3, r3, #4
 800948a:	2b00      	cmp	r3, #0
 800948c:	d00a      	beq.n	80094a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800948e:	4b90      	ldr	r3, [pc, #576]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009494:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	68db      	ldr	r3, [r3, #12]
 800949c:	498c      	ldr	r1, [pc, #560]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800949e:	4313      	orrs	r3, r2
 80094a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f003 0308 	and.w	r3, r3, #8
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00a      	beq.n	80094c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80094b0:	4b87      	ldr	r3, [pc, #540]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	691b      	ldr	r3, [r3, #16]
 80094be:	4984      	ldr	r1, [pc, #528]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094c0:	4313      	orrs	r3, r2
 80094c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f003 0310 	and.w	r3, r3, #16
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d00a      	beq.n	80094e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80094d2:	4b7f      	ldr	r3, [pc, #508]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	695b      	ldr	r3, [r3, #20]
 80094e0:	497b      	ldr	r1, [pc, #492]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094e2:	4313      	orrs	r3, r2
 80094e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f003 0320 	and.w	r3, r3, #32
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d00a      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094f4:	4b76      	ldr	r3, [pc, #472]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80094f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	699b      	ldr	r3, [r3, #24]
 8009502:	4973      	ldr	r1, [pc, #460]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009504:	4313      	orrs	r3, r2
 8009506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009512:	2b00      	cmp	r3, #0
 8009514:	d00a      	beq.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009516:	4b6e      	ldr	r3, [pc, #440]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800951c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	69db      	ldr	r3, [r3, #28]
 8009524:	496a      	ldr	r1, [pc, #424]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009526:	4313      	orrs	r3, r2
 8009528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009534:	2b00      	cmp	r3, #0
 8009536:	d00a      	beq.n	800954e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009538:	4b65      	ldr	r3, [pc, #404]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800953a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800953e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	4962      	ldr	r1, [pc, #392]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009548:	4313      	orrs	r3, r2
 800954a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00a      	beq.n	8009570 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800955a:	4b5d      	ldr	r3, [pc, #372]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800955c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009560:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009568:	4959      	ldr	r1, [pc, #356]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800956a:	4313      	orrs	r3, r2
 800956c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00a      	beq.n	8009592 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800957c:	4b54      	ldr	r3, [pc, #336]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800957e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009582:	f023 0203 	bic.w	r2, r3, #3
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800958a:	4951      	ldr	r1, [pc, #324]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800958c:	4313      	orrs	r3, r2
 800958e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00a      	beq.n	80095b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800959e:	4b4c      	ldr	r3, [pc, #304]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ac:	4948      	ldr	r1, [pc, #288]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095ae:	4313      	orrs	r3, r2
 80095b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d015      	beq.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80095c0:	4b43      	ldr	r3, [pc, #268]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095ce:	4940      	ldr	r1, [pc, #256]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095d0:	4313      	orrs	r3, r2
 80095d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095de:	d105      	bne.n	80095ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80095e0:	4b3b      	ldr	r3, [pc, #236]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	4a3a      	ldr	r2, [pc, #232]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095ea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d015      	beq.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80095f8:	4b35      	ldr	r3, [pc, #212]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80095fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009606:	4932      	ldr	r1, [pc, #200]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009608:	4313      	orrs	r3, r2
 800960a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009612:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009616:	d105      	bne.n	8009624 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009618:	4b2d      	ldr	r3, [pc, #180]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	4a2c      	ldr	r2, [pc, #176]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800961e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009622:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800962c:	2b00      	cmp	r3, #0
 800962e:	d015      	beq.n	800965c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009630:	4b27      	ldr	r3, [pc, #156]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009636:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963e:	4924      	ldr	r1, [pc, #144]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009640:	4313      	orrs	r3, r2
 8009642:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800964a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800964e:	d105      	bne.n	800965c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009650:	4b1f      	ldr	r3, [pc, #124]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	4a1e      	ldr	r2, [pc, #120]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009664:	2b00      	cmp	r3, #0
 8009666:	d015      	beq.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009668:	4b19      	ldr	r3, [pc, #100]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800966a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800966e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009676:	4916      	ldr	r1, [pc, #88]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009678:	4313      	orrs	r3, r2
 800967a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009682:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009686:	d105      	bne.n	8009694 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009688:	4b11      	ldr	r3, [pc, #68]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	4a10      	ldr	r2, [pc, #64]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800968e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009692:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800969c:	2b00      	cmp	r3, #0
 800969e:	d019      	beq.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80096a0:	4b0b      	ldr	r3, [pc, #44]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ae:	4908      	ldr	r1, [pc, #32]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096b0:	4313      	orrs	r3, r2
 80096b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096be:	d109      	bne.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80096c0:	4b03      	ldr	r3, [pc, #12]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096c2:	68db      	ldr	r3, [r3, #12]
 80096c4:	4a02      	ldr	r2, [pc, #8]	@ (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80096c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096ca:	60d3      	str	r3, [r2, #12]
 80096cc:	e002      	b.n	80096d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80096ce:	bf00      	nop
 80096d0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d015      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80096e0:	4b29      	ldr	r3, [pc, #164]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096ee:	4926      	ldr	r1, [pc, #152]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80096f0:	4313      	orrs	r3, r2
 80096f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096fe:	d105      	bne.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009700:	4b21      	ldr	r3, [pc, #132]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	4a20      	ldr	r2, [pc, #128]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009706:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800970a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009714:	2b00      	cmp	r3, #0
 8009716:	d015      	beq.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009718:	4b1b      	ldr	r3, [pc, #108]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800971a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800971e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009726:	4918      	ldr	r1, [pc, #96]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009728:	4313      	orrs	r3, r2
 800972a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009736:	d105      	bne.n	8009744 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009738:	4b13      	ldr	r3, [pc, #76]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	4a12      	ldr	r2, [pc, #72]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800973e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009742:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800974c:	2b00      	cmp	r3, #0
 800974e:	d015      	beq.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009750:	4b0d      	ldr	r3, [pc, #52]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009752:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009756:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800975e:	490a      	ldr	r1, [pc, #40]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009760:	4313      	orrs	r3, r2
 8009762:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800976a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800976e:	d105      	bne.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009770:	4b05      	ldr	r3, [pc, #20]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009772:	68db      	ldr	r3, [r3, #12]
 8009774:	4a04      	ldr	r2, [pc, #16]	@ (8009788 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009776:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800977a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800977c:	7cbb      	ldrb	r3, [r7, #18]
}
 800977e:	4618      	mov	r0, r3
 8009780:	3718      	adds	r7, #24
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	40021000 	.word	0x40021000

0800978c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	e09d      	b.n	80098da <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d108      	bne.n	80097b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097ae:	d009      	beq.n	80097c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	61da      	str	r2, [r3, #28]
 80097b6:	e005      	b.n	80097c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2200      	movs	r2, #0
 80097bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d106      	bne.n	80097e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f7fb ff9c 	bl	800571c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2202      	movs	r2, #2
 80097e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097fa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009804:	d902      	bls.n	800980c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009806:	2300      	movs	r3, #0
 8009808:	60fb      	str	r3, [r7, #12]
 800980a:	e002      	b.n	8009812 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800980c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009810:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800981a:	d007      	beq.n	800982c <HAL_SPI_Init+0xa0>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	68db      	ldr	r3, [r3, #12]
 8009820:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009824:	d002      	beq.n	800982c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800983c:	431a      	orrs	r2, r3
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	691b      	ldr	r3, [r3, #16]
 8009842:	f003 0302 	and.w	r3, r3, #2
 8009846:	431a      	orrs	r2, r3
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	695b      	ldr	r3, [r3, #20]
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	431a      	orrs	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800985a:	431a      	orrs	r2, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	69db      	ldr	r3, [r3, #28]
 8009860:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009864:	431a      	orrs	r2, r3
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a1b      	ldr	r3, [r3, #32]
 800986a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800986e:	ea42 0103 	orr.w	r1, r2, r3
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009876:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	430a      	orrs	r2, r1
 8009880:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	0c1b      	lsrs	r3, r3, #16
 8009888:	f003 0204 	and.w	r2, r3, #4
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009890:	f003 0310 	and.w	r3, r3, #16
 8009894:	431a      	orrs	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800989a:	f003 0308 	and.w	r3, r3, #8
 800989e:	431a      	orrs	r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80098a8:	ea42 0103 	orr.w	r1, r2, r3
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	69da      	ldr	r2, [r3, #28]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80098c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2200      	movs	r2, #0
 80098ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2201      	movs	r2, #1
 80098d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80098e2:	b580      	push	{r7, lr}
 80098e4:	b08a      	sub	sp, #40	@ 0x28
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	60f8      	str	r0, [r7, #12]
 80098ea:	60b9      	str	r1, [r7, #8]
 80098ec:	607a      	str	r2, [r7, #4]
 80098ee:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80098f0:	2301      	movs	r3, #1
 80098f2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80098f4:	f7fc fe50 	bl	8006598 <HAL_GetTick>
 80098f8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009900:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	685b      	ldr	r3, [r3, #4]
 8009906:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009908:	887b      	ldrh	r3, [r7, #2]
 800990a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800990c:	887b      	ldrh	r3, [r7, #2]
 800990e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009910:	7ffb      	ldrb	r3, [r7, #31]
 8009912:	2b01      	cmp	r3, #1
 8009914:	d00c      	beq.n	8009930 <HAL_SPI_TransmitReceive+0x4e>
 8009916:	69bb      	ldr	r3, [r7, #24]
 8009918:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800991c:	d106      	bne.n	800992c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d102      	bne.n	800992c <HAL_SPI_TransmitReceive+0x4a>
 8009926:	7ffb      	ldrb	r3, [r7, #31]
 8009928:	2b04      	cmp	r3, #4
 800992a:	d001      	beq.n	8009930 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800992c:	2302      	movs	r3, #2
 800992e:	e1f3      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d005      	beq.n	8009942 <HAL_SPI_TransmitReceive+0x60>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d002      	beq.n	8009942 <HAL_SPI_TransmitReceive+0x60>
 800993c:	887b      	ldrh	r3, [r7, #2]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d101      	bne.n	8009946 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e1e8      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800994c:	2b01      	cmp	r3, #1
 800994e:	d101      	bne.n	8009954 <HAL_SPI_TransmitReceive+0x72>
 8009950:	2302      	movs	r3, #2
 8009952:	e1e1      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009962:	b2db      	uxtb	r3, r3
 8009964:	2b04      	cmp	r3, #4
 8009966:	d003      	beq.n	8009970 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2205      	movs	r2, #5
 800996c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2200      	movs	r2, #0
 8009974:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	887a      	ldrh	r2, [r7, #2]
 8009980:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	887a      	ldrh	r2, [r7, #2]
 8009988:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	887a      	ldrh	r2, [r7, #2]
 8009996:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	887a      	ldrh	r2, [r7, #2]
 800999c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2200      	movs	r2, #0
 80099a2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	68db      	ldr	r3, [r3, #12]
 80099ae:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80099b2:	d802      	bhi.n	80099ba <HAL_SPI_TransmitReceive+0xd8>
 80099b4:	8abb      	ldrh	r3, [r7, #20]
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d908      	bls.n	80099cc <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	685a      	ldr	r2, [r3, #4]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80099c8:	605a      	str	r2, [r3, #4]
 80099ca:	e007      	b.n	80099dc <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	685a      	ldr	r2, [r3, #4]
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80099da:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e6:	2b40      	cmp	r3, #64	@ 0x40
 80099e8:	d007      	beq.n	80099fa <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	681a      	ldr	r2, [r3, #0]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009a02:	f240 8083 	bls.w	8009b0c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d002      	beq.n	8009a14 <HAL_SPI_TransmitReceive+0x132>
 8009a0e:	8afb      	ldrh	r3, [r7, #22]
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d16f      	bne.n	8009af4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a18:	881a      	ldrh	r2, [r3, #0]
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a24:	1c9a      	adds	r2, r3, #2
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	3b01      	subs	r3, #1
 8009a32:	b29a      	uxth	r2, r3
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a38:	e05c      	b.n	8009af4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	689b      	ldr	r3, [r3, #8]
 8009a40:	f003 0302 	and.w	r3, r3, #2
 8009a44:	2b02      	cmp	r3, #2
 8009a46:	d11b      	bne.n	8009a80 <HAL_SPI_TransmitReceive+0x19e>
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a4c:	b29b      	uxth	r3, r3
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d016      	beq.n	8009a80 <HAL_SPI_TransmitReceive+0x19e>
 8009a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d113      	bne.n	8009a80 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a5c:	881a      	ldrh	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a68:	1c9a      	adds	r2, r3, #2
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a72:	b29b      	uxth	r3, r3
 8009a74:	3b01      	subs	r3, #1
 8009a76:	b29a      	uxth	r2, r3
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	689b      	ldr	r3, [r3, #8]
 8009a86:	f003 0301 	and.w	r3, r3, #1
 8009a8a:	2b01      	cmp	r3, #1
 8009a8c:	d11c      	bne.n	8009ac8 <HAL_SPI_TransmitReceive+0x1e6>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009a94:	b29b      	uxth	r3, r3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d016      	beq.n	8009ac8 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	68da      	ldr	r2, [r3, #12]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aa4:	b292      	uxth	r2, r2
 8009aa6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aac:	1c9a      	adds	r2, r3, #2
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009ab8:	b29b      	uxth	r3, r3
 8009aba:	3b01      	subs	r3, #1
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009ac8:	f7fc fd66 	bl	8006598 <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	6a3b      	ldr	r3, [r7, #32]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d80d      	bhi.n	8009af4 <HAL_SPI_TransmitReceive+0x212>
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ade:	d009      	beq.n	8009af4 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	2201      	movs	r2, #1
 8009ae4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	2200      	movs	r2, #0
 8009aec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009af0:	2303      	movs	r3, #3
 8009af2:	e111      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009af8:	b29b      	uxth	r3, r3
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d19d      	bne.n	8009a3a <HAL_SPI_TransmitReceive+0x158>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d197      	bne.n	8009a3a <HAL_SPI_TransmitReceive+0x158>
 8009b0a:	e0e5      	b.n	8009cd8 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	685b      	ldr	r3, [r3, #4]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d003      	beq.n	8009b1c <HAL_SPI_TransmitReceive+0x23a>
 8009b14:	8afb      	ldrh	r3, [r7, #22]
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	f040 80d1 	bne.w	8009cbe <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d912      	bls.n	8009b4c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b2a:	881a      	ldrh	r2, [r3, #0]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b36:	1c9a      	adds	r2, r3, #2
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b40:	b29b      	uxth	r3, r3
 8009b42:	3b02      	subs	r3, #2
 8009b44:	b29a      	uxth	r2, r3
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009b4a:	e0b8      	b.n	8009cbe <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	330c      	adds	r3, #12
 8009b56:	7812      	ldrb	r2, [r2, #0]
 8009b58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b5e:	1c5a      	adds	r2, r3, #1
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b68:	b29b      	uxth	r3, r3
 8009b6a:	3b01      	subs	r3, #1
 8009b6c:	b29a      	uxth	r2, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b72:	e0a4      	b.n	8009cbe <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	f003 0302 	and.w	r3, r3, #2
 8009b7e:	2b02      	cmp	r3, #2
 8009b80:	d134      	bne.n	8009bec <HAL_SPI_TransmitReceive+0x30a>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b86:	b29b      	uxth	r3, r3
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d02f      	beq.n	8009bec <HAL_SPI_TransmitReceive+0x30a>
 8009b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b8e:	2b01      	cmp	r3, #1
 8009b90:	d12c      	bne.n	8009bec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d912      	bls.n	8009bc2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ba0:	881a      	ldrh	r2, [r3, #0]
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bac:	1c9a      	adds	r2, r3, #2
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	3b02      	subs	r3, #2
 8009bba:	b29a      	uxth	r2, r3
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009bc0:	e012      	b.n	8009be8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	330c      	adds	r3, #12
 8009bcc:	7812      	ldrb	r2, [r2, #0]
 8009bce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bd4:	1c5a      	adds	r2, r3, #1
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009bde:	b29b      	uxth	r3, r3
 8009be0:	3b01      	subs	r3, #1
 8009be2:	b29a      	uxth	r2, r3
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009be8:	2300      	movs	r3, #0
 8009bea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	689b      	ldr	r3, [r3, #8]
 8009bf2:	f003 0301 	and.w	r3, r3, #1
 8009bf6:	2b01      	cmp	r3, #1
 8009bf8:	d148      	bne.n	8009c8c <HAL_SPI_TransmitReceive+0x3aa>
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d042      	beq.n	8009c8c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c0c:	b29b      	uxth	r3, r3
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d923      	bls.n	8009c5a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68da      	ldr	r2, [r3, #12]
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c1c:	b292      	uxth	r2, r2
 8009c1e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c24:	1c9a      	adds	r2, r3, #2
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c30:	b29b      	uxth	r3, r3
 8009c32:	3b02      	subs	r3, #2
 8009c34:	b29a      	uxth	r2, r3
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d81f      	bhi.n	8009c88 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	685a      	ldr	r2, [r3, #4]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009c56:	605a      	str	r2, [r3, #4]
 8009c58:	e016      	b.n	8009c88 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f103 020c 	add.w	r2, r3, #12
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c66:	7812      	ldrb	r2, [r2, #0]
 8009c68:	b2d2      	uxtb	r2, r2
 8009c6a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c70:	1c5a      	adds	r2, r3, #1
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	b29a      	uxth	r2, r3
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c8c:	f7fc fc84 	bl	8006598 <HAL_GetTick>
 8009c90:	4602      	mov	r2, r0
 8009c92:	6a3b      	ldr	r3, [r7, #32]
 8009c94:	1ad3      	subs	r3, r2, r3
 8009c96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c98:	429a      	cmp	r2, r3
 8009c9a:	d803      	bhi.n	8009ca4 <HAL_SPI_TransmitReceive+0x3c2>
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ca2:	d102      	bne.n	8009caa <HAL_SPI_TransmitReceive+0x3c8>
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d109      	bne.n	8009cbe <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e02c      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	f47f af55 	bne.w	8009b74 <HAL_SPI_TransmitReceive+0x292>
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f47f af4e 	bne.w	8009b74 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009cd8:	6a3a      	ldr	r2, [r7, #32]
 8009cda:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 f93d 	bl	8009f5c <SPI_EndRxTxTransaction>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d008      	beq.n	8009cfa <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2220      	movs	r2, #32
 8009cec:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e00e      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d001      	beq.n	8009d16 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e000      	b.n	8009d18 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009d16:	2300      	movs	r3, #0
  }
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3728      	adds	r7, #40	@ 0x28
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b088      	sub	sp, #32
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	60f8      	str	r0, [r7, #12]
 8009d28:	60b9      	str	r1, [r7, #8]
 8009d2a:	603b      	str	r3, [r7, #0]
 8009d2c:	4613      	mov	r3, r2
 8009d2e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009d30:	f7fc fc32 	bl	8006598 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d38:	1a9b      	subs	r3, r3, r2
 8009d3a:	683a      	ldr	r2, [r7, #0]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009d40:	f7fc fc2a 	bl	8006598 <HAL_GetTick>
 8009d44:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009d46:	4b39      	ldr	r3, [pc, #228]	@ (8009e2c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	015b      	lsls	r3, r3, #5
 8009d4c:	0d1b      	lsrs	r3, r3, #20
 8009d4e:	69fa      	ldr	r2, [r7, #28]
 8009d50:	fb02 f303 	mul.w	r3, r2, r3
 8009d54:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d56:	e054      	b.n	8009e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5e:	d050      	beq.n	8009e02 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d60:	f7fc fc1a 	bl	8006598 <HAL_GetTick>
 8009d64:	4602      	mov	r2, r0
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	69fa      	ldr	r2, [r7, #28]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d902      	bls.n	8009d76 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009d70:	69fb      	ldr	r3, [r7, #28]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d13d      	bne.n	8009df2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	685a      	ldr	r2, [r3, #4]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009d84:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d8e:	d111      	bne.n	8009db4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d98:	d004      	beq.n	8009da4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009da2:	d107      	bne.n	8009db4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	681a      	ldr	r2, [r3, #0]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009db2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009db8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dbc:	d10f      	bne.n	8009dde <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009dcc:	601a      	str	r2, [r3, #0]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	681a      	ldr	r2, [r3, #0]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009ddc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2201      	movs	r2, #1
 8009de2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009dee:	2303      	movs	r3, #3
 8009df0:	e017      	b.n	8009e22 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d101      	bne.n	8009dfc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009df8:	2300      	movs	r3, #0
 8009dfa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	3b01      	subs	r3, #1
 8009e00:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	689a      	ldr	r2, [r3, #8]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4013      	ands	r3, r2
 8009e0c:	68ba      	ldr	r2, [r7, #8]
 8009e0e:	429a      	cmp	r2, r3
 8009e10:	bf0c      	ite	eq
 8009e12:	2301      	moveq	r3, #1
 8009e14:	2300      	movne	r3, #0
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	461a      	mov	r2, r3
 8009e1a:	79fb      	ldrb	r3, [r7, #7]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d19b      	bne.n	8009d58 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009e20:	2300      	movs	r3, #0
}
 8009e22:	4618      	mov	r0, r3
 8009e24:	3720      	adds	r7, #32
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	bf00      	nop
 8009e2c:	2000020c 	.word	0x2000020c

08009e30 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b08a      	sub	sp, #40	@ 0x28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
 8009e3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009e42:	f7fc fba9 	bl	8006598 <HAL_GetTick>
 8009e46:	4602      	mov	r2, r0
 8009e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e4a:	1a9b      	subs	r3, r3, r2
 8009e4c:	683a      	ldr	r2, [r7, #0]
 8009e4e:	4413      	add	r3, r2
 8009e50:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009e52:	f7fc fba1 	bl	8006598 <HAL_GetTick>
 8009e56:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	330c      	adds	r3, #12
 8009e5e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009e60:	4b3d      	ldr	r3, [pc, #244]	@ (8009f58 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	4613      	mov	r3, r2
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	4413      	add	r3, r2
 8009e6a:	00da      	lsls	r2, r3, #3
 8009e6c:	1ad3      	subs	r3, r2, r3
 8009e6e:	0d1b      	lsrs	r3, r3, #20
 8009e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009e72:	fb02 f303 	mul.w	r3, r2, r3
 8009e76:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009e78:	e060      	b.n	8009f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009e80:	d107      	bne.n	8009e92 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d104      	bne.n	8009e92 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	781b      	ldrb	r3, [r3, #0]
 8009e8c:	b2db      	uxtb	r3, r3
 8009e8e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009e90:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e98:	d050      	beq.n	8009f3c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009e9a:	f7fc fb7d 	bl	8006598 <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ea6:	429a      	cmp	r2, r3
 8009ea8:	d902      	bls.n	8009eb0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d13d      	bne.n	8009f2c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	685a      	ldr	r2, [r3, #4]
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009ebe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	685b      	ldr	r3, [r3, #4]
 8009ec4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ec8:	d111      	bne.n	8009eee <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009ed2:	d004      	beq.n	8009ede <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009edc:	d107      	bne.n	8009eee <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009eec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ef6:	d10f      	bne.n	8009f18 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	681a      	ldr	r2, [r3, #0]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009f06:	601a      	str	r2, [r3, #0]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681a      	ldr	r2, [r3, #0]
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009f16:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2200      	movs	r2, #0
 8009f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009f28:	2303      	movs	r3, #3
 8009f2a:	e010      	b.n	8009f4e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d101      	bne.n	8009f36 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009f32:	2300      	movs	r3, #0
 8009f34:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	689a      	ldr	r2, [r3, #8]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	4013      	ands	r3, r2
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d196      	bne.n	8009e7a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009f4c:	2300      	movs	r3, #0
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3728      	adds	r7, #40	@ 0x28
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	2000020c 	.word	0x2000020c

08009f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b086      	sub	sp, #24
 8009f60:	af02      	add	r7, sp, #8
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	60b9      	str	r1, [r7, #8]
 8009f66:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	9300      	str	r3, [sp, #0]
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009f74:	68f8      	ldr	r0, [r7, #12]
 8009f76:	f7ff ff5b 	bl	8009e30 <SPI_WaitFifoStateUntilTimeout>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d007      	beq.n	8009f90 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009f84:	f043 0220 	orr.w	r2, r3, #32
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009f8c:	2303      	movs	r3, #3
 8009f8e:	e027      	b.n	8009fe0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	2200      	movs	r2, #0
 8009f98:	2180      	movs	r1, #128	@ 0x80
 8009f9a:	68f8      	ldr	r0, [r7, #12]
 8009f9c:	f7ff fec0 	bl	8009d20 <SPI_WaitFlagStateUntilTimeout>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d007      	beq.n	8009fb6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009faa:	f043 0220 	orr.w	r2, r3, #32
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009fb2:	2303      	movs	r3, #3
 8009fb4:	e014      	b.n	8009fe0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	9300      	str	r3, [sp, #0]
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009fc2:	68f8      	ldr	r0, [r7, #12]
 8009fc4:	f7ff ff34 	bl	8009e30 <SPI_WaitFifoStateUntilTimeout>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d007      	beq.n	8009fde <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fd2:	f043 0220 	orr.w	r2, r3, #32
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	e000      	b.n	8009fe0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3710      	adds	r7, #16
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}

08009fe8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d101      	bne.n	8009ffa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	e054      	b.n	800a0a4 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a000:	b2db      	uxtb	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d111      	bne.n	800a02a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f001 ffd4 	bl	800bfbc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d102      	bne.n	800a022 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	4a23      	ldr	r2, [pc, #140]	@ (800a0ac <HAL_TIM_Base_Init+0xc4>)
 800a020:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2202      	movs	r2, #2
 800a02e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681a      	ldr	r2, [r3, #0]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	3304      	adds	r3, #4
 800a03a:	4619      	mov	r1, r3
 800a03c:	4610      	mov	r0, r2
 800a03e:	f001 fb1d 	bl	800b67c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2201      	movs	r2, #1
 800a046:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2201      	movs	r2, #1
 800a056:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2201      	movs	r2, #1
 800a05e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2201      	movs	r2, #1
 800a066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2201      	movs	r2, #1
 800a06e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2201      	movs	r2, #1
 800a076:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2201      	movs	r2, #1
 800a07e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2201      	movs	r2, #1
 800a086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2201      	movs	r2, #1
 800a096:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2201      	movs	r2, #1
 800a09e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a0a2:	2300      	movs	r3, #0
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3708      	adds	r7, #8
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	08005fd1 	.word	0x08005fd1

0800a0b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d001      	beq.n	800a0c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	e04c      	b.n	800a162 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a26      	ldr	r2, [pc, #152]	@ (800a170 <HAL_TIM_Base_Start+0xc0>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d022      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0e2:	d01d      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a22      	ldr	r2, [pc, #136]	@ (800a174 <HAL_TIM_Base_Start+0xc4>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d018      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a21      	ldr	r2, [pc, #132]	@ (800a178 <HAL_TIM_Base_Start+0xc8>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d013      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a1f      	ldr	r2, [pc, #124]	@ (800a17c <HAL_TIM_Base_Start+0xcc>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d00e      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a1e      	ldr	r2, [pc, #120]	@ (800a180 <HAL_TIM_Base_Start+0xd0>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d009      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a1c      	ldr	r2, [pc, #112]	@ (800a184 <HAL_TIM_Base_Start+0xd4>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d004      	beq.n	800a120 <HAL_TIM_Base_Start+0x70>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a1b      	ldr	r2, [pc, #108]	@ (800a188 <HAL_TIM_Base_Start+0xd8>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d115      	bne.n	800a14c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	689a      	ldr	r2, [r3, #8]
 800a126:	4b19      	ldr	r3, [pc, #100]	@ (800a18c <HAL_TIM_Base_Start+0xdc>)
 800a128:	4013      	ands	r3, r2
 800a12a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2b06      	cmp	r3, #6
 800a130:	d015      	beq.n	800a15e <HAL_TIM_Base_Start+0xae>
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a138:	d011      	beq.n	800a15e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f042 0201 	orr.w	r2, r2, #1
 800a148:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a14a:	e008      	b.n	800a15e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f042 0201 	orr.w	r2, r2, #1
 800a15a:	601a      	str	r2, [r3, #0]
 800a15c:	e000      	b.n	800a160 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a15e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	4618      	mov	r0, r3
 800a164:	3714      	adds	r7, #20
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	40012c00 	.word	0x40012c00
 800a174:	40000400 	.word	0x40000400
 800a178:	40000800 	.word	0x40000800
 800a17c:	40000c00 	.word	0x40000c00
 800a180:	40013400 	.word	0x40013400
 800a184:	40014000 	.word	0x40014000
 800a188:	40015000 	.word	0x40015000
 800a18c:	00010007 	.word	0x00010007

0800a190 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b01      	cmp	r3, #1
 800a1a2:	d001      	beq.n	800a1a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e054      	b.n	800a252 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	68da      	ldr	r2, [r3, #12]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f042 0201 	orr.w	r2, r2, #1
 800a1be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a26      	ldr	r2, [pc, #152]	@ (800a260 <HAL_TIM_Base_Start_IT+0xd0>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d022      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1d2:	d01d      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4a22      	ldr	r2, [pc, #136]	@ (800a264 <HAL_TIM_Base_Start_IT+0xd4>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d018      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	4a21      	ldr	r2, [pc, #132]	@ (800a268 <HAL_TIM_Base_Start_IT+0xd8>)
 800a1e4:	4293      	cmp	r3, r2
 800a1e6:	d013      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	4a1f      	ldr	r2, [pc, #124]	@ (800a26c <HAL_TIM_Base_Start_IT+0xdc>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d00e      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a1e      	ldr	r2, [pc, #120]	@ (800a270 <HAL_TIM_Base_Start_IT+0xe0>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d009      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	4a1c      	ldr	r2, [pc, #112]	@ (800a274 <HAL_TIM_Base_Start_IT+0xe4>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d004      	beq.n	800a210 <HAL_TIM_Base_Start_IT+0x80>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a1b      	ldr	r2, [pc, #108]	@ (800a278 <HAL_TIM_Base_Start_IT+0xe8>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d115      	bne.n	800a23c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	689a      	ldr	r2, [r3, #8]
 800a216:	4b19      	ldr	r3, [pc, #100]	@ (800a27c <HAL_TIM_Base_Start_IT+0xec>)
 800a218:	4013      	ands	r3, r2
 800a21a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2b06      	cmp	r3, #6
 800a220:	d015      	beq.n	800a24e <HAL_TIM_Base_Start_IT+0xbe>
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a228:	d011      	beq.n	800a24e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	f042 0201 	orr.w	r2, r2, #1
 800a238:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a23a:	e008      	b.n	800a24e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f042 0201 	orr.w	r2, r2, #1
 800a24a:	601a      	str	r2, [r3, #0]
 800a24c:	e000      	b.n	800a250 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a24e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a250:	2300      	movs	r3, #0
}
 800a252:	4618      	mov	r0, r3
 800a254:	3714      	adds	r7, #20
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	40012c00 	.word	0x40012c00
 800a264:	40000400 	.word	0x40000400
 800a268:	40000800 	.word	0x40000800
 800a26c:	40000c00 	.word	0x40000c00
 800a270:	40013400 	.word	0x40013400
 800a274:	40014000 	.word	0x40014000
 800a278:	40015000 	.word	0x40015000
 800a27c:	00010007 	.word	0x00010007

0800a280 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800a28e:	2301      	movs	r3, #1
 800a290:	e054      	b.n	800a33c <HAL_TIM_OC_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d111      	bne.n	800a2c2 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f001 fe88 	bl	800bfbc <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d102      	bne.n	800a2ba <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	4a23      	ldr	r2, [pc, #140]	@ (800a344 <HAL_TIM_OC_Init+0xc4>)
 800a2b8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2202      	movs	r2, #2
 800a2c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681a      	ldr	r2, [r3, #0]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	f001 f9d1 	bl	800b67c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2201      	movs	r2, #1
 800a2de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	2201      	movs	r2, #1
 800a306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2201      	movs	r2, #1
 800a30e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	2201      	movs	r2, #1
 800a316:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2201      	movs	r2, #1
 800a31e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2201      	movs	r2, #1
 800a326:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2201      	movs	r2, #1
 800a336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3708      	adds	r7, #8
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}
 800a344:	0800a349 	.word	0x0800a349

0800a348 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d101      	bne.n	800a36e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a36a:	2301      	movs	r3, #1
 800a36c:	e054      	b.n	800a418 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	d111      	bne.n	800a39e <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f001 fe1a 	bl	800bfbc <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d102      	bne.n	800a396 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4a23      	ldr	r2, [pc, #140]	@ (800a420 <HAL_TIM_PWM_Init+0xc4>)
 800a394:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2202      	movs	r2, #2
 800a3a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	3304      	adds	r3, #4
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	4610      	mov	r0, r2
 800a3b2:	f001 f963 	bl	800b67c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2201      	movs	r2, #1
 800a3ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2201      	movs	r2, #1
 800a3da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2201      	movs	r2, #1
 800a3e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2201      	movs	r2, #1
 800a3f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2201      	movs	r2, #1
 800a402:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2201      	movs	r2, #1
 800a40a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2201      	movs	r2, #1
 800a412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a416:	2300      	movs	r3, #0
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3708      	adds	r7, #8
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	0800a425 	.word	0x0800a425

0800a424 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	2b00      	cmp	r3, #0
 800a446:	d109      	bne.n	800a45c <HAL_TIM_PWM_Start+0x24>
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	2b01      	cmp	r3, #1
 800a452:	bf14      	ite	ne
 800a454:	2301      	movne	r3, #1
 800a456:	2300      	moveq	r3, #0
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	e03c      	b.n	800a4d6 <HAL_TIM_PWM_Start+0x9e>
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	2b04      	cmp	r3, #4
 800a460:	d109      	bne.n	800a476 <HAL_TIM_PWM_Start+0x3e>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a468:	b2db      	uxtb	r3, r3
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	bf14      	ite	ne
 800a46e:	2301      	movne	r3, #1
 800a470:	2300      	moveq	r3, #0
 800a472:	b2db      	uxtb	r3, r3
 800a474:	e02f      	b.n	800a4d6 <HAL_TIM_PWM_Start+0x9e>
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	2b08      	cmp	r3, #8
 800a47a:	d109      	bne.n	800a490 <HAL_TIM_PWM_Start+0x58>
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a482:	b2db      	uxtb	r3, r3
 800a484:	2b01      	cmp	r3, #1
 800a486:	bf14      	ite	ne
 800a488:	2301      	movne	r3, #1
 800a48a:	2300      	moveq	r3, #0
 800a48c:	b2db      	uxtb	r3, r3
 800a48e:	e022      	b.n	800a4d6 <HAL_TIM_PWM_Start+0x9e>
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	2b0c      	cmp	r3, #12
 800a494:	d109      	bne.n	800a4aa <HAL_TIM_PWM_Start+0x72>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a49c:	b2db      	uxtb	r3, r3
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	bf14      	ite	ne
 800a4a2:	2301      	movne	r3, #1
 800a4a4:	2300      	moveq	r3, #0
 800a4a6:	b2db      	uxtb	r3, r3
 800a4a8:	e015      	b.n	800a4d6 <HAL_TIM_PWM_Start+0x9e>
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	2b10      	cmp	r3, #16
 800a4ae:	d109      	bne.n	800a4c4 <HAL_TIM_PWM_Start+0x8c>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	2b01      	cmp	r3, #1
 800a4ba:	bf14      	ite	ne
 800a4bc:	2301      	movne	r3, #1
 800a4be:	2300      	moveq	r3, #0
 800a4c0:	b2db      	uxtb	r3, r3
 800a4c2:	e008      	b.n	800a4d6 <HAL_TIM_PWM_Start+0x9e>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a4ca:	b2db      	uxtb	r3, r3
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	bf14      	ite	ne
 800a4d0:	2301      	movne	r3, #1
 800a4d2:	2300      	moveq	r3, #0
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d001      	beq.n	800a4de <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	e0a6      	b.n	800a62c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d104      	bne.n	800a4ee <HAL_TIM_PWM_Start+0xb6>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2202      	movs	r2, #2
 800a4e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a4ec:	e023      	b.n	800a536 <HAL_TIM_PWM_Start+0xfe>
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	2b04      	cmp	r3, #4
 800a4f2:	d104      	bne.n	800a4fe <HAL_TIM_PWM_Start+0xc6>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2202      	movs	r2, #2
 800a4f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a4fc:	e01b      	b.n	800a536 <HAL_TIM_PWM_Start+0xfe>
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	2b08      	cmp	r3, #8
 800a502:	d104      	bne.n	800a50e <HAL_TIM_PWM_Start+0xd6>
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2202      	movs	r2, #2
 800a508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a50c:	e013      	b.n	800a536 <HAL_TIM_PWM_Start+0xfe>
 800a50e:	683b      	ldr	r3, [r7, #0]
 800a510:	2b0c      	cmp	r3, #12
 800a512:	d104      	bne.n	800a51e <HAL_TIM_PWM_Start+0xe6>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2202      	movs	r2, #2
 800a518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a51c:	e00b      	b.n	800a536 <HAL_TIM_PWM_Start+0xfe>
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	2b10      	cmp	r3, #16
 800a522:	d104      	bne.n	800a52e <HAL_TIM_PWM_Start+0xf6>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2202      	movs	r2, #2
 800a528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a52c:	e003      	b.n	800a536 <HAL_TIM_PWM_Start+0xfe>
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2202      	movs	r2, #2
 800a532:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	2201      	movs	r2, #1
 800a53c:	6839      	ldr	r1, [r7, #0]
 800a53e:	4618      	mov	r0, r3
 800a540:	f001 fd16 	bl	800bf70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a3a      	ldr	r2, [pc, #232]	@ (800a634 <HAL_TIM_PWM_Start+0x1fc>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d018      	beq.n	800a580 <HAL_TIM_PWM_Start+0x148>
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a39      	ldr	r2, [pc, #228]	@ (800a638 <HAL_TIM_PWM_Start+0x200>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d013      	beq.n	800a580 <HAL_TIM_PWM_Start+0x148>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a37      	ldr	r2, [pc, #220]	@ (800a63c <HAL_TIM_PWM_Start+0x204>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d00e      	beq.n	800a580 <HAL_TIM_PWM_Start+0x148>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a36      	ldr	r2, [pc, #216]	@ (800a640 <HAL_TIM_PWM_Start+0x208>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d009      	beq.n	800a580 <HAL_TIM_PWM_Start+0x148>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a34      	ldr	r2, [pc, #208]	@ (800a644 <HAL_TIM_PWM_Start+0x20c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d004      	beq.n	800a580 <HAL_TIM_PWM_Start+0x148>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a33      	ldr	r2, [pc, #204]	@ (800a648 <HAL_TIM_PWM_Start+0x210>)
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d101      	bne.n	800a584 <HAL_TIM_PWM_Start+0x14c>
 800a580:	2301      	movs	r3, #1
 800a582:	e000      	b.n	800a586 <HAL_TIM_PWM_Start+0x14e>
 800a584:	2300      	movs	r3, #0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d007      	beq.n	800a59a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a598:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	4a25      	ldr	r2, [pc, #148]	@ (800a634 <HAL_TIM_PWM_Start+0x1fc>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d022      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ac:	d01d      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	4a26      	ldr	r2, [pc, #152]	@ (800a64c <HAL_TIM_PWM_Start+0x214>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d018      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4a24      	ldr	r2, [pc, #144]	@ (800a650 <HAL_TIM_PWM_Start+0x218>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d013      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a23      	ldr	r2, [pc, #140]	@ (800a654 <HAL_TIM_PWM_Start+0x21c>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d00e      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a19      	ldr	r2, [pc, #100]	@ (800a638 <HAL_TIM_PWM_Start+0x200>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d009      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a18      	ldr	r2, [pc, #96]	@ (800a63c <HAL_TIM_PWM_Start+0x204>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d004      	beq.n	800a5ea <HAL_TIM_PWM_Start+0x1b2>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	4a18      	ldr	r2, [pc, #96]	@ (800a648 <HAL_TIM_PWM_Start+0x210>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d115      	bne.n	800a616 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	689a      	ldr	r2, [r3, #8]
 800a5f0:	4b19      	ldr	r3, [pc, #100]	@ (800a658 <HAL_TIM_PWM_Start+0x220>)
 800a5f2:	4013      	ands	r3, r2
 800a5f4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2b06      	cmp	r3, #6
 800a5fa:	d015      	beq.n	800a628 <HAL_TIM_PWM_Start+0x1f0>
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a602:	d011      	beq.n	800a628 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	681a      	ldr	r2, [r3, #0]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f042 0201 	orr.w	r2, r2, #1
 800a612:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a614:	e008      	b.n	800a628 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f042 0201 	orr.w	r2, r2, #1
 800a624:	601a      	str	r2, [r3, #0]
 800a626:	e000      	b.n	800a62a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a628:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a62a:	2300      	movs	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3710      	adds	r7, #16
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	40012c00 	.word	0x40012c00
 800a638:	40013400 	.word	0x40013400
 800a63c:	40014000 	.word	0x40014000
 800a640:	40014400 	.word	0x40014400
 800a644:	40014800 	.word	0x40014800
 800a648:	40015000 	.word	0x40015000
 800a64c:	40000400 	.word	0x40000400
 800a650:	40000800 	.word	0x40000800
 800a654:	40000c00 	.word	0x40000c00
 800a658:	00010007 	.word	0x00010007

0800a65c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d101      	bne.n	800a670 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800a66c:	2301      	movs	r3, #1
 800a66e:	e04c      	b.n	800a70a <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a676:	b2db      	uxtb	r3, r3
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d111      	bne.n	800a6a0 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2200      	movs	r2, #0
 800a680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a684:	6878      	ldr	r0, [r7, #4]
 800a686:	f001 fc99 	bl	800bfbc <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d102      	bne.n	800a698 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	4a1f      	ldr	r2, [pc, #124]	@ (800a714 <HAL_TIM_OnePulse_Init+0xb8>)
 800a696:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2202      	movs	r2, #2
 800a6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	3304      	adds	r3, #4
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	4610      	mov	r0, r2
 800a6b4:	f000 ffe2 	bl	800b67c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f022 0208 	bic.w	r2, r2, #8
 800a6c6:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6819      	ldr	r1, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	683a      	ldr	r2, [r7, #0]
 800a6d4:	430a      	orrs	r2, r1
 800a6d6:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2201      	movs	r2, #1
 800a6dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2201      	movs	r2, #1
 800a6fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	2201      	movs	r2, #1
 800a704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a708:	2300      	movs	r3, #0
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3708      	adds	r7, #8
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}
 800a712:	bf00      	nop
 800a714:	0800a719 	.word	0x0800a719

0800a718 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a73c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a744:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a74c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a754:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a756:	7bfb      	ldrb	r3, [r7, #15]
 800a758:	2b01      	cmp	r3, #1
 800a75a:	d108      	bne.n	800a76e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a75c:	7bbb      	ldrb	r3, [r7, #14]
 800a75e:	2b01      	cmp	r3, #1
 800a760:	d105      	bne.n	800a76e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a762:	7b7b      	ldrb	r3, [r7, #13]
 800a764:	2b01      	cmp	r3, #1
 800a766:	d102      	bne.n	800a76e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a768:	7b3b      	ldrb	r3, [r7, #12]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d001      	beq.n	800a772 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800a76e:	2301      	movs	r3, #1
 800a770:	e059      	b.n	800a826 <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2202      	movs	r2, #2
 800a776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2202      	movs	r2, #2
 800a77e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2202      	movs	r2, #2
 800a786:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2202      	movs	r2, #2
 800a78e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68da      	ldr	r2, [r3, #12]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f042 0202 	orr.w	r2, r2, #2
 800a7a0:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	68da      	ldr	r2, [r3, #12]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f042 0204 	orr.w	r2, r2, #4
 800a7b0:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	2100      	movs	r1, #0
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f001 fbd8 	bl	800bf70 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	2104      	movs	r1, #4
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f001 fbd1 	bl	800bf70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a17      	ldr	r2, [pc, #92]	@ (800a830 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d018      	beq.n	800a80a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a15      	ldr	r2, [pc, #84]	@ (800a834 <HAL_TIM_OnePulse_Start_IT+0x108>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d013      	beq.n	800a80a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a14      	ldr	r2, [pc, #80]	@ (800a838 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d00e      	beq.n	800a80a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a12      	ldr	r2, [pc, #72]	@ (800a83c <HAL_TIM_OnePulse_Start_IT+0x110>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d009      	beq.n	800a80a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a11      	ldr	r2, [pc, #68]	@ (800a840 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d004      	beq.n	800a80a <HAL_TIM_OnePulse_Start_IT+0xde>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a0f      	ldr	r2, [pc, #60]	@ (800a844 <HAL_TIM_OnePulse_Start_IT+0x118>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d101      	bne.n	800a80e <HAL_TIM_OnePulse_Start_IT+0xe2>
 800a80a:	2301      	movs	r3, #1
 800a80c:	e000      	b.n	800a810 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800a80e:	2300      	movs	r3, #0
 800a810:	2b00      	cmp	r3, #0
 800a812:	d007      	beq.n	800a824 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a822:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800a824:	2300      	movs	r3, #0
}
 800a826:	4618      	mov	r0, r3
 800a828:	3710      	adds	r7, #16
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bd80      	pop	{r7, pc}
 800a82e:	bf00      	nop
 800a830:	40012c00 	.word	0x40012c00
 800a834:	40013400 	.word	0x40013400
 800a838:	40014000 	.word	0x40014000
 800a83c:	40014400 	.word	0x40014400
 800a840:	40014800 	.word	0x40014800
 800a844:	40015000 	.word	0x40015000

0800a848 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b086      	sub	sp, #24
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d101      	bne.n	800a85c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a858:	2301      	movs	r3, #1
 800a85a:	e0a2      	b.n	800a9a2 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a862:	b2db      	uxtb	r3, r3
 800a864:	2b00      	cmp	r3, #0
 800a866:	d111      	bne.n	800a88c <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f001 fba3 	bl	800bfbc <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d102      	bne.n	800a884 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a4a      	ldr	r2, [pc, #296]	@ (800a9ac <HAL_TIM_Encoder_Init+0x164>)
 800a882:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2202      	movs	r2, #2
 800a890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	6812      	ldr	r2, [r2, #0]
 800a89e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a8a2:	f023 0307 	bic.w	r3, r3, #7
 800a8a6:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	3304      	adds	r3, #4
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	4610      	mov	r0, r2
 800a8b4:	f000 fee2 	bl	800b67c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	699b      	ldr	r3, [r3, #24]
 800a8c6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	6a1b      	ldr	r3, [r3, #32]
 800a8ce:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	697a      	ldr	r2, [r7, #20]
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8e0:	f023 0303 	bic.w	r3, r3, #3
 800a8e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	689a      	ldr	r2, [r3, #8]
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	699b      	ldr	r3, [r3, #24]
 800a8ee:	021b      	lsls	r3, r3, #8
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	693a      	ldr	r2, [r7, #16]
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a8fe:	f023 030c 	bic.w	r3, r3, #12
 800a902:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a90a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a90e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	68da      	ldr	r2, [r3, #12]
 800a914:	683b      	ldr	r3, [r7, #0]
 800a916:	69db      	ldr	r3, [r3, #28]
 800a918:	021b      	lsls	r3, r3, #8
 800a91a:	4313      	orrs	r3, r2
 800a91c:	693a      	ldr	r2, [r7, #16]
 800a91e:	4313      	orrs	r3, r2
 800a920:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	691b      	ldr	r3, [r3, #16]
 800a926:	011a      	lsls	r2, r3, #4
 800a928:	683b      	ldr	r3, [r7, #0]
 800a92a:	6a1b      	ldr	r3, [r3, #32]
 800a92c:	031b      	lsls	r3, r3, #12
 800a92e:	4313      	orrs	r3, r2
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	4313      	orrs	r3, r2
 800a934:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a93c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a944:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	685a      	ldr	r2, [r3, #4]
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	011b      	lsls	r3, r3, #4
 800a950:	4313      	orrs	r3, r2
 800a952:	68fa      	ldr	r2, [r7, #12]
 800a954:	4313      	orrs	r3, r2
 800a956:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	697a      	ldr	r2, [r7, #20]
 800a95e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	693a      	ldr	r2, [r7, #16]
 800a966:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	68fa      	ldr	r2, [r7, #12]
 800a96e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	2201      	movs	r2, #1
 800a974:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2201      	movs	r2, #1
 800a97c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2201      	movs	r2, #1
 800a98c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2201      	movs	r2, #1
 800a994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2201      	movs	r2, #1
 800a99c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a9a0:	2300      	movs	r3, #0
}
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	3718      	adds	r7, #24
 800a9a6:	46bd      	mov	sp, r7
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	080060e9 	.word	0x080060e9

0800a9b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b084      	sub	sp, #16
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a9c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a9c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a9d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a9d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d110      	bne.n	800aa02 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a9e0:	7bfb      	ldrb	r3, [r7, #15]
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d102      	bne.n	800a9ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800a9e6:	7b7b      	ldrb	r3, [r7, #13]
 800a9e8:	2b01      	cmp	r3, #1
 800a9ea:	d001      	beq.n	800a9f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	e069      	b.n	800aac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2202      	movs	r2, #2
 800a9f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2202      	movs	r2, #2
 800a9fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aa00:	e031      	b.n	800aa66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	2b04      	cmp	r3, #4
 800aa06:	d110      	bne.n	800aa2a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa08:	7bbb      	ldrb	r3, [r7, #14]
 800aa0a:	2b01      	cmp	r3, #1
 800aa0c:	d102      	bne.n	800aa14 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800aa0e:	7b3b      	ldrb	r3, [r7, #12]
 800aa10:	2b01      	cmp	r3, #1
 800aa12:	d001      	beq.n	800aa18 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800aa14:	2301      	movs	r3, #1
 800aa16:	e055      	b.n	800aac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2202      	movs	r2, #2
 800aa1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2202      	movs	r2, #2
 800aa24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aa28:	e01d      	b.n	800aa66 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa2a:	7bfb      	ldrb	r3, [r7, #15]
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d108      	bne.n	800aa42 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa30:	7bbb      	ldrb	r3, [r7, #14]
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d105      	bne.n	800aa42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa36:	7b7b      	ldrb	r3, [r7, #13]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d102      	bne.n	800aa42 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800aa3c:	7b3b      	ldrb	r3, [r7, #12]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d001      	beq.n	800aa46 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	e03e      	b.n	800aac4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	2202      	movs	r2, #2
 800aa4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2202      	movs	r2, #2
 800aa52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2202      	movs	r2, #2
 800aa5a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2202      	movs	r2, #2
 800aa62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d003      	beq.n	800aa74 <HAL_TIM_Encoder_Start+0xc4>
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	2b04      	cmp	r3, #4
 800aa70:	d008      	beq.n	800aa84 <HAL_TIM_Encoder_Start+0xd4>
 800aa72:	e00f      	b.n	800aa94 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	2201      	movs	r2, #1
 800aa7a:	2100      	movs	r1, #0
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f001 fa77 	bl	800bf70 <TIM_CCxChannelCmd>
      break;
 800aa82:	e016      	b.n	800aab2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	2201      	movs	r2, #1
 800aa8a:	2104      	movs	r1, #4
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f001 fa6f 	bl	800bf70 <TIM_CCxChannelCmd>
      break;
 800aa92:	e00e      	b.n	800aab2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f001 fa67 	bl	800bf70 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	2104      	movs	r1, #4
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f001 fa60 	bl	800bf70 <TIM_CCxChannelCmd>
      break;
 800aab0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	681a      	ldr	r2, [r3, #0]
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f042 0201 	orr.w	r2, r2, #1
 800aac0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800aac2:	2300      	movs	r3, #0
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	691b      	ldr	r3, [r3, #16]
 800aae2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	f003 0302 	and.w	r3, r3, #2
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d026      	beq.n	800ab3c <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f003 0302 	and.w	r3, r3, #2
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d021      	beq.n	800ab3c <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f06f 0202 	mvn.w	r2, #2
 800ab00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	699b      	ldr	r3, [r3, #24]
 800ab0e:	f003 0303 	and.w	r3, r3, #3
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d005      	beq.n	800ab22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	4798      	blx	r3
 800ab20:	e009      	b.n	800ab36 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	f003 0304 	and.w	r3, r3, #4
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d026      	beq.n	800ab94 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	f003 0304 	and.w	r3, r3, #4
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d021      	beq.n	800ab94 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f06f 0204 	mvn.w	r2, #4
 800ab58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2202      	movs	r2, #2
 800ab5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	699b      	ldr	r3, [r3, #24]
 800ab66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d005      	beq.n	800ab7a <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ab74:	6878      	ldr	r0, [r7, #4]
 800ab76:	4798      	blx	r3
 800ab78:	e009      	b.n	800ab8e <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	f003 0308 	and.w	r3, r3, #8
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d026      	beq.n	800abec <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f003 0308 	and.w	r3, r3, #8
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d021      	beq.n	800abec <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f06f 0208 	mvn.w	r2, #8
 800abb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2204      	movs	r2, #4
 800abb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	69db      	ldr	r3, [r3, #28]
 800abbe:	f003 0303 	and.w	r3, r3, #3
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d005      	beq.n	800abd2 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	4798      	blx	r3
 800abd0:	e009      	b.n	800abe6 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2200      	movs	r2, #0
 800abea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	f003 0310 	and.w	r3, r3, #16
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d026      	beq.n	800ac44 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f003 0310 	and.w	r3, r3, #16
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d021      	beq.n	800ac44 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f06f 0210 	mvn.w	r2, #16
 800ac08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2208      	movs	r2, #8
 800ac0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	69db      	ldr	r3, [r3, #28]
 800ac16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d005      	beq.n	800ac2a <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	4798      	blx	r3
 800ac28:	e009      	b.n	800ac3e <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2200      	movs	r2, #0
 800ac42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	f003 0301 	and.w	r3, r3, #1
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d00e      	beq.n	800ac6c <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f003 0301 	and.w	r3, r3, #1
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d009      	beq.n	800ac6c <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f06f 0201 	mvn.w	r2, #1
 800ac60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d104      	bne.n	800ac80 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d00e      	beq.n	800ac9e <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d009      	beq.n	800ac9e <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ac92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d00e      	beq.n	800acc6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d009      	beq.n	800acc6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800acba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800accc:	2b00      	cmp	r3, #0
 800acce:	d00e      	beq.n	800acee <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d009      	beq.n	800acee <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ace2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	f003 0320 	and.w	r3, r3, #32
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d00e      	beq.n	800ad16 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	f003 0320 	and.w	r3, r3, #32
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d009      	beq.n	800ad16 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f06f 0220 	mvn.w	r2, #32
 800ad0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00e      	beq.n	800ad3e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d009      	beq.n	800ad3e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800ad32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d00e      	beq.n	800ad66 <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d009      	beq.n	800ad66 <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800ad5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d00e      	beq.n	800ad8e <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d009      	beq.n	800ad8e <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800ad82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00e      	beq.n	800adb6 <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d009      	beq.n	800adb6 <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800adaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800adb6:	bf00      	nop
 800adb8:	3710      	adds	r7, #16
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}
	...

0800adc0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b086      	sub	sp, #24
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800adcc:	2300      	movs	r3, #0
 800adce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800add6:	2b01      	cmp	r3, #1
 800add8:	d101      	bne.n	800adde <HAL_TIM_OC_ConfigChannel+0x1e>
 800adda:	2302      	movs	r3, #2
 800addc:	e066      	b.n	800aeac <HAL_TIM_OC_ConfigChannel+0xec>
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2201      	movs	r2, #1
 800ade2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	2b14      	cmp	r3, #20
 800adea:	d857      	bhi.n	800ae9c <HAL_TIM_OC_ConfigChannel+0xdc>
 800adec:	a201      	add	r2, pc, #4	@ (adr r2, 800adf4 <HAL_TIM_OC_ConfigChannel+0x34>)
 800adee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf2:	bf00      	nop
 800adf4:	0800ae49 	.word	0x0800ae49
 800adf8:	0800ae9d 	.word	0x0800ae9d
 800adfc:	0800ae9d 	.word	0x0800ae9d
 800ae00:	0800ae9d 	.word	0x0800ae9d
 800ae04:	0800ae57 	.word	0x0800ae57
 800ae08:	0800ae9d 	.word	0x0800ae9d
 800ae0c:	0800ae9d 	.word	0x0800ae9d
 800ae10:	0800ae9d 	.word	0x0800ae9d
 800ae14:	0800ae65 	.word	0x0800ae65
 800ae18:	0800ae9d 	.word	0x0800ae9d
 800ae1c:	0800ae9d 	.word	0x0800ae9d
 800ae20:	0800ae9d 	.word	0x0800ae9d
 800ae24:	0800ae73 	.word	0x0800ae73
 800ae28:	0800ae9d 	.word	0x0800ae9d
 800ae2c:	0800ae9d 	.word	0x0800ae9d
 800ae30:	0800ae9d 	.word	0x0800ae9d
 800ae34:	0800ae81 	.word	0x0800ae81
 800ae38:	0800ae9d 	.word	0x0800ae9d
 800ae3c:	0800ae9d 	.word	0x0800ae9d
 800ae40:	0800ae9d 	.word	0x0800ae9d
 800ae44:	0800ae8f 	.word	0x0800ae8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	68b9      	ldr	r1, [r7, #8]
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f000 fcc8 	bl	800b7e4 <TIM_OC1_SetConfig>
      break;
 800ae54:	e025      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	68b9      	ldr	r1, [r7, #8]
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	f000 fd5b 	bl	800b918 <TIM_OC2_SetConfig>
      break;
 800ae62:	e01e      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	68b9      	ldr	r1, [r7, #8]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f000 fde8 	bl	800ba40 <TIM_OC3_SetConfig>
      break;
 800ae70:	e017      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	68b9      	ldr	r1, [r7, #8]
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f000 fe73 	bl	800bb64 <TIM_OC4_SetConfig>
      break;
 800ae7e:	e010      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	68b9      	ldr	r1, [r7, #8]
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 ff00 	bl	800bc8c <TIM_OC5_SetConfig>
      break;
 800ae8c:	e009      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	68b9      	ldr	r1, [r7, #8]
 800ae94:	4618      	mov	r0, r3
 800ae96:	f000 ff63 	bl	800bd60 <TIM_OC6_SetConfig>
      break;
 800ae9a:	e002      	b.n	800aea2 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	75fb      	strb	r3, [r7, #23]
      break;
 800aea0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2200      	movs	r2, #0
 800aea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aeaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3718      	adds	r7, #24
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b086      	sub	sp, #24
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	60f8      	str	r0, [r7, #12]
 800aebc:	60b9      	str	r1, [r7, #8]
 800aebe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d101      	bne.n	800aed2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aece:	2302      	movs	r3, #2
 800aed0:	e0ff      	b.n	800b0d2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2b14      	cmp	r3, #20
 800aede:	f200 80f0 	bhi.w	800b0c2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800aee2:	a201      	add	r2, pc, #4	@ (adr r2, 800aee8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee8:	0800af3d 	.word	0x0800af3d
 800aeec:	0800b0c3 	.word	0x0800b0c3
 800aef0:	0800b0c3 	.word	0x0800b0c3
 800aef4:	0800b0c3 	.word	0x0800b0c3
 800aef8:	0800af7d 	.word	0x0800af7d
 800aefc:	0800b0c3 	.word	0x0800b0c3
 800af00:	0800b0c3 	.word	0x0800b0c3
 800af04:	0800b0c3 	.word	0x0800b0c3
 800af08:	0800afbf 	.word	0x0800afbf
 800af0c:	0800b0c3 	.word	0x0800b0c3
 800af10:	0800b0c3 	.word	0x0800b0c3
 800af14:	0800b0c3 	.word	0x0800b0c3
 800af18:	0800afff 	.word	0x0800afff
 800af1c:	0800b0c3 	.word	0x0800b0c3
 800af20:	0800b0c3 	.word	0x0800b0c3
 800af24:	0800b0c3 	.word	0x0800b0c3
 800af28:	0800b041 	.word	0x0800b041
 800af2c:	0800b0c3 	.word	0x0800b0c3
 800af30:	0800b0c3 	.word	0x0800b0c3
 800af34:	0800b0c3 	.word	0x0800b0c3
 800af38:	0800b081 	.word	0x0800b081
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	68b9      	ldr	r1, [r7, #8]
 800af42:	4618      	mov	r0, r3
 800af44:	f000 fc4e 	bl	800b7e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	699a      	ldr	r2, [r3, #24]
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f042 0208 	orr.w	r2, r2, #8
 800af56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	699a      	ldr	r2, [r3, #24]
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	f022 0204 	bic.w	r2, r2, #4
 800af66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	6999      	ldr	r1, [r3, #24]
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	691a      	ldr	r2, [r3, #16]
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	430a      	orrs	r2, r1
 800af78:	619a      	str	r2, [r3, #24]
      break;
 800af7a:	e0a5      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	68b9      	ldr	r1, [r7, #8]
 800af82:	4618      	mov	r0, r3
 800af84:	f000 fcc8 	bl	800b918 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	699a      	ldr	r2, [r3, #24]
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	699a      	ldr	r2, [r3, #24]
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afa6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	6999      	ldr	r1, [r3, #24]
 800afae:	68bb      	ldr	r3, [r7, #8]
 800afb0:	691b      	ldr	r3, [r3, #16]
 800afb2:	021a      	lsls	r2, r3, #8
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	430a      	orrs	r2, r1
 800afba:	619a      	str	r2, [r3, #24]
      break;
 800afbc:	e084      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68b9      	ldr	r1, [r7, #8]
 800afc4:	4618      	mov	r0, r3
 800afc6:	f000 fd3b 	bl	800ba40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	69da      	ldr	r2, [r3, #28]
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f042 0208 	orr.w	r2, r2, #8
 800afd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	69da      	ldr	r2, [r3, #28]
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	f022 0204 	bic.w	r2, r2, #4
 800afe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	69d9      	ldr	r1, [r3, #28]
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	691a      	ldr	r2, [r3, #16]
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	430a      	orrs	r2, r1
 800affa:	61da      	str	r2, [r3, #28]
      break;
 800affc:	e064      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	68b9      	ldr	r1, [r7, #8]
 800b004:	4618      	mov	r0, r3
 800b006:	f000 fdad 	bl	800bb64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	69da      	ldr	r2, [r3, #28]
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b018:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	69da      	ldr	r2, [r3, #28]
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b028:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	69d9      	ldr	r1, [r3, #28]
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	691b      	ldr	r3, [r3, #16]
 800b034:	021a      	lsls	r2, r3, #8
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	430a      	orrs	r2, r1
 800b03c:	61da      	str	r2, [r3, #28]
      break;
 800b03e:	e043      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	68b9      	ldr	r1, [r7, #8]
 800b046:	4618      	mov	r0, r3
 800b048:	f000 fe20 	bl	800bc8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f042 0208 	orr.w	r2, r2, #8
 800b05a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f022 0204 	bic.w	r2, r2, #4
 800b06a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b072:	68bb      	ldr	r3, [r7, #8]
 800b074:	691a      	ldr	r2, [r3, #16]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	430a      	orrs	r2, r1
 800b07c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b07e:	e023      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	68b9      	ldr	r1, [r7, #8]
 800b086:	4618      	mov	r0, r3
 800b088:	f000 fe6a 	bl	800bd60 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b09a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b0aa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b0b2:	68bb      	ldr	r3, [r7, #8]
 800b0b4:	691b      	ldr	r3, [r3, #16]
 800b0b6:	021a      	lsls	r2, r3, #8
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	430a      	orrs	r2, r1
 800b0be:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b0c0:	e002      	b.n	800b0c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b0c2:	2301      	movs	r3, #1
 800b0c4:	75fb      	strb	r3, [r7, #23]
      break;
 800b0c6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b0d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3718      	adds	r7, #24
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop

0800b0dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b084      	sub	sp, #16
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0f0:	2b01      	cmp	r3, #1
 800b0f2:	d101      	bne.n	800b0f8 <HAL_TIM_ConfigClockSource+0x1c>
 800b0f4:	2302      	movs	r3, #2
 800b0f6:	e0f6      	b.n	800b2e6 <HAL_TIM_ConfigClockSource+0x20a>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2201      	movs	r2, #1
 800b0fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	2202      	movs	r2, #2
 800b104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	689b      	ldr	r3, [r3, #8]
 800b10e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b116:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b11a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b122:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	68ba      	ldr	r2, [r7, #8]
 800b12a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a6f      	ldr	r2, [pc, #444]	@ (800b2f0 <HAL_TIM_ConfigClockSource+0x214>)
 800b132:	4293      	cmp	r3, r2
 800b134:	f000 80c1 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b138:	4a6d      	ldr	r2, [pc, #436]	@ (800b2f0 <HAL_TIM_ConfigClockSource+0x214>)
 800b13a:	4293      	cmp	r3, r2
 800b13c:	f200 80c6 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b140:	4a6c      	ldr	r2, [pc, #432]	@ (800b2f4 <HAL_TIM_ConfigClockSource+0x218>)
 800b142:	4293      	cmp	r3, r2
 800b144:	f000 80b9 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b148:	4a6a      	ldr	r2, [pc, #424]	@ (800b2f4 <HAL_TIM_ConfigClockSource+0x218>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	f200 80be 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b150:	4a69      	ldr	r2, [pc, #420]	@ (800b2f8 <HAL_TIM_ConfigClockSource+0x21c>)
 800b152:	4293      	cmp	r3, r2
 800b154:	f000 80b1 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b158:	4a67      	ldr	r2, [pc, #412]	@ (800b2f8 <HAL_TIM_ConfigClockSource+0x21c>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	f200 80b6 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b160:	4a66      	ldr	r2, [pc, #408]	@ (800b2fc <HAL_TIM_ConfigClockSource+0x220>)
 800b162:	4293      	cmp	r3, r2
 800b164:	f000 80a9 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b168:	4a64      	ldr	r2, [pc, #400]	@ (800b2fc <HAL_TIM_ConfigClockSource+0x220>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	f200 80ae 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b170:	4a63      	ldr	r2, [pc, #396]	@ (800b300 <HAL_TIM_ConfigClockSource+0x224>)
 800b172:	4293      	cmp	r3, r2
 800b174:	f000 80a1 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b178:	4a61      	ldr	r2, [pc, #388]	@ (800b300 <HAL_TIM_ConfigClockSource+0x224>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	f200 80a6 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b180:	4a60      	ldr	r2, [pc, #384]	@ (800b304 <HAL_TIM_ConfigClockSource+0x228>)
 800b182:	4293      	cmp	r3, r2
 800b184:	f000 8099 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b188:	4a5e      	ldr	r2, [pc, #376]	@ (800b304 <HAL_TIM_ConfigClockSource+0x228>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	f200 809e 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b190:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b194:	f000 8091 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b198:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b19c:	f200 8096 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b1a4:	f000 8089 	beq.w	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b1a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b1ac:	f200 808e 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1b4:	d03e      	beq.n	800b234 <HAL_TIM_ConfigClockSource+0x158>
 800b1b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b1ba:	f200 8087 	bhi.w	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1c2:	f000 8086 	beq.w	800b2d2 <HAL_TIM_ConfigClockSource+0x1f6>
 800b1c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1ca:	d87f      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1cc:	2b70      	cmp	r3, #112	@ 0x70
 800b1ce:	d01a      	beq.n	800b206 <HAL_TIM_ConfigClockSource+0x12a>
 800b1d0:	2b70      	cmp	r3, #112	@ 0x70
 800b1d2:	d87b      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1d4:	2b60      	cmp	r3, #96	@ 0x60
 800b1d6:	d050      	beq.n	800b27a <HAL_TIM_ConfigClockSource+0x19e>
 800b1d8:	2b60      	cmp	r3, #96	@ 0x60
 800b1da:	d877      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1dc:	2b50      	cmp	r3, #80	@ 0x50
 800b1de:	d03c      	beq.n	800b25a <HAL_TIM_ConfigClockSource+0x17e>
 800b1e0:	2b50      	cmp	r3, #80	@ 0x50
 800b1e2:	d873      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1e4:	2b40      	cmp	r3, #64	@ 0x40
 800b1e6:	d058      	beq.n	800b29a <HAL_TIM_ConfigClockSource+0x1be>
 800b1e8:	2b40      	cmp	r3, #64	@ 0x40
 800b1ea:	d86f      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1ec:	2b30      	cmp	r3, #48	@ 0x30
 800b1ee:	d064      	beq.n	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b1f0:	2b30      	cmp	r3, #48	@ 0x30
 800b1f2:	d86b      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1f4:	2b20      	cmp	r3, #32
 800b1f6:	d060      	beq.n	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b1f8:	2b20      	cmp	r3, #32
 800b1fa:	d867      	bhi.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d05c      	beq.n	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b200:	2b10      	cmp	r3, #16
 800b202:	d05a      	beq.n	800b2ba <HAL_TIM_ConfigClockSource+0x1de>
 800b204:	e062      	b.n	800b2cc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b216:	f000 fe8b 	bl	800bf30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	689b      	ldr	r3, [r3, #8]
 800b220:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b228:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	68ba      	ldr	r2, [r7, #8]
 800b230:	609a      	str	r2, [r3, #8]
      break;
 800b232:	e04f      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b244:	f000 fe74 	bl	800bf30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	689a      	ldr	r2, [r3, #8]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b256:	609a      	str	r2, [r3, #8]
      break;
 800b258:	e03c      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b266:	461a      	mov	r2, r3
 800b268:	f000 fde6 	bl	800be38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	2150      	movs	r1, #80	@ 0x50
 800b272:	4618      	mov	r0, r3
 800b274:	f000 fe3f 	bl	800bef6 <TIM_ITRx_SetConfig>
      break;
 800b278:	e02c      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b286:	461a      	mov	r2, r3
 800b288:	f000 fe05 	bl	800be96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	2160      	movs	r1, #96	@ 0x60
 800b292:	4618      	mov	r0, r3
 800b294:	f000 fe2f 	bl	800bef6 <TIM_ITRx_SetConfig>
      break;
 800b298:	e01c      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	f000 fdc6 	bl	800be38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	2140      	movs	r1, #64	@ 0x40
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	f000 fe1f 	bl	800bef6 <TIM_ITRx_SetConfig>
      break;
 800b2b8:	e00c      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681a      	ldr	r2, [r3, #0]
 800b2be:	683b      	ldr	r3, [r7, #0]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4619      	mov	r1, r3
 800b2c4:	4610      	mov	r0, r2
 800b2c6:	f000 fe16 	bl	800bef6 <TIM_ITRx_SetConfig>
      break;
 800b2ca:	e003      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b2d0:	e000      	b.n	800b2d4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800b2d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2201      	movs	r2, #1
 800b2d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3710      	adds	r7, #16
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}
 800b2ee:	bf00      	nop
 800b2f0:	00100070 	.word	0x00100070
 800b2f4:	00100060 	.word	0x00100060
 800b2f8:	00100050 	.word	0x00100050
 800b2fc:	00100040 	.word	0x00100040
 800b300:	00100030 	.word	0x00100030
 800b304:	00100020 	.word	0x00100020

0800b308 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800b310:	bf00      	nop
 800b312:	370c      	adds	r7, #12
 800b314:	46bd      	mov	sp, r7
 800b316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31a:	4770      	bx	lr

0800b31c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b324:	bf00      	nop
 800b326:	370c      	adds	r7, #12
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr

0800b330 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b330:	b480      	push	{r7}
 800b332:	b083      	sub	sp, #12
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b338:	bf00      	nop
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b344:	b480      	push	{r7}
 800b346:	b083      	sub	sp, #12
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800b34c:	bf00      	nop
 800b34e:	370c      	adds	r7, #12
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr

0800b358 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b360:	bf00      	nop
 800b362:	370c      	adds	r7, #12
 800b364:	46bd      	mov	sp, r7
 800b366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36a:	4770      	bx	lr

0800b36c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800b374:	bf00      	nop
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b380:	b480      	push	{r7}
 800b382:	b083      	sub	sp, #12
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b388:	bf00      	nop
 800b38a:	370c      	adds	r7, #12
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b394:	b480      	push	{r7}
 800b396:	b083      	sub	sp, #12
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800b39c:	bf00      	nop
 800b39e:	370c      	adds	r7, #12
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3a6:	4770      	bx	lr

0800b3a8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b3b0:	bf00      	nop
 800b3b2:	370c      	adds	r7, #12
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b087      	sub	sp, #28
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	60f8      	str	r0, [r7, #12]
 800b3c4:	460b      	mov	r3, r1
 800b3c6:	607a      	str	r2, [r7, #4]
 800b3c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d101      	bne.n	800b3d8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e14a      	b.n	800b66e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	2b01      	cmp	r3, #1
 800b3e2:	f040 80dd 	bne.w	800b5a0 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800b3e6:	7afb      	ldrb	r3, [r7, #11]
 800b3e8:	2b1f      	cmp	r3, #31
 800b3ea:	f200 80d6 	bhi.w	800b59a <HAL_TIM_RegisterCallback+0x1de>
 800b3ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b3f4 <HAL_TIM_RegisterCallback+0x38>)
 800b3f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3f4:	0800b475 	.word	0x0800b475
 800b3f8:	0800b47d 	.word	0x0800b47d
 800b3fc:	0800b485 	.word	0x0800b485
 800b400:	0800b48d 	.word	0x0800b48d
 800b404:	0800b495 	.word	0x0800b495
 800b408:	0800b49d 	.word	0x0800b49d
 800b40c:	0800b4a5 	.word	0x0800b4a5
 800b410:	0800b4ad 	.word	0x0800b4ad
 800b414:	0800b4b5 	.word	0x0800b4b5
 800b418:	0800b4bd 	.word	0x0800b4bd
 800b41c:	0800b4c5 	.word	0x0800b4c5
 800b420:	0800b4cd 	.word	0x0800b4cd
 800b424:	0800b4d5 	.word	0x0800b4d5
 800b428:	0800b4dd 	.word	0x0800b4dd
 800b42c:	0800b4e7 	.word	0x0800b4e7
 800b430:	0800b4f1 	.word	0x0800b4f1
 800b434:	0800b4fb 	.word	0x0800b4fb
 800b438:	0800b505 	.word	0x0800b505
 800b43c:	0800b50f 	.word	0x0800b50f
 800b440:	0800b519 	.word	0x0800b519
 800b444:	0800b523 	.word	0x0800b523
 800b448:	0800b52d 	.word	0x0800b52d
 800b44c:	0800b537 	.word	0x0800b537
 800b450:	0800b541 	.word	0x0800b541
 800b454:	0800b54b 	.word	0x0800b54b
 800b458:	0800b555 	.word	0x0800b555
 800b45c:	0800b55f 	.word	0x0800b55f
 800b460:	0800b569 	.word	0x0800b569
 800b464:	0800b573 	.word	0x0800b573
 800b468:	0800b57d 	.word	0x0800b57d
 800b46c:	0800b587 	.word	0x0800b587
 800b470:	0800b591 	.word	0x0800b591
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	687a      	ldr	r2, [r7, #4]
 800b478:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b47a:	e0f7      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	687a      	ldr	r2, [r7, #4]
 800b480:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b482:	e0f3      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b48a:	e0ef      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b492:	e0eb      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	687a      	ldr	r2, [r7, #4]
 800b498:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b49a:	e0e7      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b4a2:	e0e3      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b4aa:	e0df      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b4b2:	e0db      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b4ba:	e0d7      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b4c2:	e0d3      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	687a      	ldr	r2, [r7, #4]
 800b4c8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b4ca:	e0cf      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b4d2:	e0cb      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	687a      	ldr	r2, [r7, #4]
 800b4d8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b4da:	e0c7      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b4e4:	e0c2      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	687a      	ldr	r2, [r7, #4]
 800b4ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800b4ee:	e0bd      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	687a      	ldr	r2, [r7, #4]
 800b4f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800b4f8:	e0b8      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800b502:	e0b3      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800b50c:	e0ae      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b516:	e0a9      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b520:	e0a4      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	687a      	ldr	r2, [r7, #4]
 800b526:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b52a:	e09f      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b534:	e09a      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b53e:	e095      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b548:	e090      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	687a      	ldr	r2, [r7, #4]
 800b54e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b552:	e08b      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	687a      	ldr	r2, [r7, #4]
 800b558:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b55c:	e086      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	687a      	ldr	r2, [r7, #4]
 800b562:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b566:	e081      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	687a      	ldr	r2, [r7, #4]
 800b56c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b570:	e07c      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800b57a:	e077      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800b584:	e072      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	687a      	ldr	r2, [r7, #4]
 800b58a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b58e:	e06d      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	687a      	ldr	r2, [r7, #4]
 800b594:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b598:	e068      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b59a:	2301      	movs	r3, #1
 800b59c:	75fb      	strb	r3, [r7, #23]
        break;
 800b59e:	e065      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b5a6:	b2db      	uxtb	r3, r3
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d15d      	bne.n	800b668 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800b5ac:	7afb      	ldrb	r3, [r7, #11]
 800b5ae:	2b0d      	cmp	r3, #13
 800b5b0:	d857      	bhi.n	800b662 <HAL_TIM_RegisterCallback+0x2a6>
 800b5b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5b8 <HAL_TIM_RegisterCallback+0x1fc>)
 800b5b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b8:	0800b5f1 	.word	0x0800b5f1
 800b5bc:	0800b5f9 	.word	0x0800b5f9
 800b5c0:	0800b601 	.word	0x0800b601
 800b5c4:	0800b609 	.word	0x0800b609
 800b5c8:	0800b611 	.word	0x0800b611
 800b5cc:	0800b619 	.word	0x0800b619
 800b5d0:	0800b621 	.word	0x0800b621
 800b5d4:	0800b629 	.word	0x0800b629
 800b5d8:	0800b631 	.word	0x0800b631
 800b5dc:	0800b639 	.word	0x0800b639
 800b5e0:	0800b641 	.word	0x0800b641
 800b5e4:	0800b649 	.word	0x0800b649
 800b5e8:	0800b651 	.word	0x0800b651
 800b5ec:	0800b659 	.word	0x0800b659
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b5f6:	e039      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	687a      	ldr	r2, [r7, #4]
 800b5fc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b5fe:	e035      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	687a      	ldr	r2, [r7, #4]
 800b604:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b606:	e031      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b60e:	e02d      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b616:	e029      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	687a      	ldr	r2, [r7, #4]
 800b61c:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b61e:	e025      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b626:	e021      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b62e:	e01d      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	687a      	ldr	r2, [r7, #4]
 800b634:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b636:	e019      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b63e:	e015      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b646:	e011      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	687a      	ldr	r2, [r7, #4]
 800b64c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b64e:	e00d      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	687a      	ldr	r2, [r7, #4]
 800b654:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b656:	e009      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	687a      	ldr	r2, [r7, #4]
 800b65c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b660:	e004      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b662:	2301      	movs	r3, #1
 800b664:	75fb      	strb	r3, [r7, #23]
        break;
 800b666:	e001      	b.n	800b66c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800b668:	2301      	movs	r3, #1
 800b66a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b66c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b66e:	4618      	mov	r0, r3
 800b670:	371c      	adds	r7, #28
 800b672:	46bd      	mov	sp, r7
 800b674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b678:	4770      	bx	lr
 800b67a:	bf00      	nop

0800b67c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b67c:	b480      	push	{r7}
 800b67e:	b085      	sub	sp, #20
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
 800b684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	4a4c      	ldr	r2, [pc, #304]	@ (800b7c0 <TIM_Base_SetConfig+0x144>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d017      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b69a:	d013      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	4a49      	ldr	r2, [pc, #292]	@ (800b7c4 <TIM_Base_SetConfig+0x148>)
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d00f      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	4a48      	ldr	r2, [pc, #288]	@ (800b7c8 <TIM_Base_SetConfig+0x14c>)
 800b6a8:	4293      	cmp	r3, r2
 800b6aa:	d00b      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	4a47      	ldr	r2, [pc, #284]	@ (800b7cc <TIM_Base_SetConfig+0x150>)
 800b6b0:	4293      	cmp	r3, r2
 800b6b2:	d007      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	4a46      	ldr	r2, [pc, #280]	@ (800b7d0 <TIM_Base_SetConfig+0x154>)
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d003      	beq.n	800b6c4 <TIM_Base_SetConfig+0x48>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	4a45      	ldr	r2, [pc, #276]	@ (800b7d4 <TIM_Base_SetConfig+0x158>)
 800b6c0:	4293      	cmp	r3, r2
 800b6c2:	d108      	bne.n	800b6d6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	68fa      	ldr	r2, [r7, #12]
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	4a39      	ldr	r2, [pc, #228]	@ (800b7c0 <TIM_Base_SetConfig+0x144>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d023      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6e4:	d01f      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	4a36      	ldr	r2, [pc, #216]	@ (800b7c4 <TIM_Base_SetConfig+0x148>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	d01b      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	4a35      	ldr	r2, [pc, #212]	@ (800b7c8 <TIM_Base_SetConfig+0x14c>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d017      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	4a34      	ldr	r2, [pc, #208]	@ (800b7cc <TIM_Base_SetConfig+0x150>)
 800b6fa:	4293      	cmp	r3, r2
 800b6fc:	d013      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	4a33      	ldr	r2, [pc, #204]	@ (800b7d0 <TIM_Base_SetConfig+0x154>)
 800b702:	4293      	cmp	r3, r2
 800b704:	d00f      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	4a33      	ldr	r2, [pc, #204]	@ (800b7d8 <TIM_Base_SetConfig+0x15c>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d00b      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	4a32      	ldr	r2, [pc, #200]	@ (800b7dc <TIM_Base_SetConfig+0x160>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d007      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	4a31      	ldr	r2, [pc, #196]	@ (800b7e0 <TIM_Base_SetConfig+0x164>)
 800b71a:	4293      	cmp	r3, r2
 800b71c:	d003      	beq.n	800b726 <TIM_Base_SetConfig+0xaa>
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	4a2c      	ldr	r2, [pc, #176]	@ (800b7d4 <TIM_Base_SetConfig+0x158>)
 800b722:	4293      	cmp	r3, r2
 800b724:	d108      	bne.n	800b738 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b72c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	68db      	ldr	r3, [r3, #12]
 800b732:	68fa      	ldr	r2, [r7, #12]
 800b734:	4313      	orrs	r3, r2
 800b736:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	695b      	ldr	r3, [r3, #20]
 800b742:	4313      	orrs	r3, r2
 800b744:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	68fa      	ldr	r2, [r7, #12]
 800b74a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	689a      	ldr	r2, [r3, #8]
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	4a18      	ldr	r2, [pc, #96]	@ (800b7c0 <TIM_Base_SetConfig+0x144>)
 800b760:	4293      	cmp	r3, r2
 800b762:	d013      	beq.n	800b78c <TIM_Base_SetConfig+0x110>
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	4a1a      	ldr	r2, [pc, #104]	@ (800b7d0 <TIM_Base_SetConfig+0x154>)
 800b768:	4293      	cmp	r3, r2
 800b76a:	d00f      	beq.n	800b78c <TIM_Base_SetConfig+0x110>
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	4a1a      	ldr	r2, [pc, #104]	@ (800b7d8 <TIM_Base_SetConfig+0x15c>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d00b      	beq.n	800b78c <TIM_Base_SetConfig+0x110>
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a19      	ldr	r2, [pc, #100]	@ (800b7dc <TIM_Base_SetConfig+0x160>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d007      	beq.n	800b78c <TIM_Base_SetConfig+0x110>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	4a18      	ldr	r2, [pc, #96]	@ (800b7e0 <TIM_Base_SetConfig+0x164>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d003      	beq.n	800b78c <TIM_Base_SetConfig+0x110>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	4a13      	ldr	r2, [pc, #76]	@ (800b7d4 <TIM_Base_SetConfig+0x158>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d103      	bne.n	800b794 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	691a      	ldr	r2, [r3, #16]
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	691b      	ldr	r3, [r3, #16]
 800b79e:	f003 0301 	and.w	r3, r3, #1
 800b7a2:	2b01      	cmp	r3, #1
 800b7a4:	d105      	bne.n	800b7b2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	691b      	ldr	r3, [r3, #16]
 800b7aa:	f023 0201 	bic.w	r2, r3, #1
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	611a      	str	r2, [r3, #16]
  }
}
 800b7b2:	bf00      	nop
 800b7b4:	3714      	adds	r7, #20
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr
 800b7be:	bf00      	nop
 800b7c0:	40012c00 	.word	0x40012c00
 800b7c4:	40000400 	.word	0x40000400
 800b7c8:	40000800 	.word	0x40000800
 800b7cc:	40000c00 	.word	0x40000c00
 800b7d0:	40013400 	.word	0x40013400
 800b7d4:	40015000 	.word	0x40015000
 800b7d8:	40014000 	.word	0x40014000
 800b7dc:	40014400 	.word	0x40014400
 800b7e0:	40014800 	.word	0x40014800

0800b7e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b087      	sub	sp, #28
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6a1b      	ldr	r3, [r3, #32]
 800b7f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a1b      	ldr	r3, [r3, #32]
 800b7f8:	f023 0201 	bic.w	r2, r3, #1
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	699b      	ldr	r3, [r3, #24]
 800b80a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b812:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f023 0303 	bic.w	r3, r3, #3
 800b81e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	68fa      	ldr	r2, [r7, #12]
 800b826:	4313      	orrs	r3, r2
 800b828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	f023 0302 	bic.w	r3, r3, #2
 800b830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	689b      	ldr	r3, [r3, #8]
 800b836:	697a      	ldr	r2, [r7, #20]
 800b838:	4313      	orrs	r3, r2
 800b83a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	4a30      	ldr	r2, [pc, #192]	@ (800b900 <TIM_OC1_SetConfig+0x11c>)
 800b840:	4293      	cmp	r3, r2
 800b842:	d013      	beq.n	800b86c <TIM_OC1_SetConfig+0x88>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	4a2f      	ldr	r2, [pc, #188]	@ (800b904 <TIM_OC1_SetConfig+0x120>)
 800b848:	4293      	cmp	r3, r2
 800b84a:	d00f      	beq.n	800b86c <TIM_OC1_SetConfig+0x88>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	4a2e      	ldr	r2, [pc, #184]	@ (800b908 <TIM_OC1_SetConfig+0x124>)
 800b850:	4293      	cmp	r3, r2
 800b852:	d00b      	beq.n	800b86c <TIM_OC1_SetConfig+0x88>
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	4a2d      	ldr	r2, [pc, #180]	@ (800b90c <TIM_OC1_SetConfig+0x128>)
 800b858:	4293      	cmp	r3, r2
 800b85a:	d007      	beq.n	800b86c <TIM_OC1_SetConfig+0x88>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	4a2c      	ldr	r2, [pc, #176]	@ (800b910 <TIM_OC1_SetConfig+0x12c>)
 800b860:	4293      	cmp	r3, r2
 800b862:	d003      	beq.n	800b86c <TIM_OC1_SetConfig+0x88>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	4a2b      	ldr	r2, [pc, #172]	@ (800b914 <TIM_OC1_SetConfig+0x130>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d10c      	bne.n	800b886 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	f023 0308 	bic.w	r3, r3, #8
 800b872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	68db      	ldr	r3, [r3, #12]
 800b878:	697a      	ldr	r2, [r7, #20]
 800b87a:	4313      	orrs	r3, r2
 800b87c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	f023 0304 	bic.w	r3, r3, #4
 800b884:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	4a1d      	ldr	r2, [pc, #116]	@ (800b900 <TIM_OC1_SetConfig+0x11c>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d013      	beq.n	800b8b6 <TIM_OC1_SetConfig+0xd2>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	4a1c      	ldr	r2, [pc, #112]	@ (800b904 <TIM_OC1_SetConfig+0x120>)
 800b892:	4293      	cmp	r3, r2
 800b894:	d00f      	beq.n	800b8b6 <TIM_OC1_SetConfig+0xd2>
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4a1b      	ldr	r2, [pc, #108]	@ (800b908 <TIM_OC1_SetConfig+0x124>)
 800b89a:	4293      	cmp	r3, r2
 800b89c:	d00b      	beq.n	800b8b6 <TIM_OC1_SetConfig+0xd2>
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	4a1a      	ldr	r2, [pc, #104]	@ (800b90c <TIM_OC1_SetConfig+0x128>)
 800b8a2:	4293      	cmp	r3, r2
 800b8a4:	d007      	beq.n	800b8b6 <TIM_OC1_SetConfig+0xd2>
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	4a19      	ldr	r2, [pc, #100]	@ (800b910 <TIM_OC1_SetConfig+0x12c>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d003      	beq.n	800b8b6 <TIM_OC1_SetConfig+0xd2>
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	4a18      	ldr	r2, [pc, #96]	@ (800b914 <TIM_OC1_SetConfig+0x130>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d111      	bne.n	800b8da <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b8c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	695b      	ldr	r3, [r3, #20]
 800b8ca:	693a      	ldr	r2, [r7, #16]
 800b8cc:	4313      	orrs	r3, r2
 800b8ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8d0:	683b      	ldr	r3, [r7, #0]
 800b8d2:	699b      	ldr	r3, [r3, #24]
 800b8d4:	693a      	ldr	r2, [r7, #16]
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	693a      	ldr	r2, [r7, #16]
 800b8de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	68fa      	ldr	r2, [r7, #12]
 800b8e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	685a      	ldr	r2, [r3, #4]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	697a      	ldr	r2, [r7, #20]
 800b8f2:	621a      	str	r2, [r3, #32]
}
 800b8f4:	bf00      	nop
 800b8f6:	371c      	adds	r7, #28
 800b8f8:	46bd      	mov	sp, r7
 800b8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fe:	4770      	bx	lr
 800b900:	40012c00 	.word	0x40012c00
 800b904:	40013400 	.word	0x40013400
 800b908:	40014000 	.word	0x40014000
 800b90c:	40014400 	.word	0x40014400
 800b910:	40014800 	.word	0x40014800
 800b914:	40015000 	.word	0x40015000

0800b918 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b918:	b480      	push	{r7}
 800b91a:	b087      	sub	sp, #28
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6a1b      	ldr	r3, [r3, #32]
 800b926:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6a1b      	ldr	r3, [r3, #32]
 800b92c:	f023 0210 	bic.w	r2, r3, #16
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	699b      	ldr	r3, [r3, #24]
 800b93e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b94a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	021b      	lsls	r3, r3, #8
 800b95a:	68fa      	ldr	r2, [r7, #12]
 800b95c:	4313      	orrs	r3, r2
 800b95e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	f023 0320 	bic.w	r3, r3, #32
 800b966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	011b      	lsls	r3, r3, #4
 800b96e:	697a      	ldr	r2, [r7, #20]
 800b970:	4313      	orrs	r3, r2
 800b972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a2c      	ldr	r2, [pc, #176]	@ (800ba28 <TIM_OC2_SetConfig+0x110>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d007      	beq.n	800b98c <TIM_OC2_SetConfig+0x74>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a2b      	ldr	r2, [pc, #172]	@ (800ba2c <TIM_OC2_SetConfig+0x114>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d003      	beq.n	800b98c <TIM_OC2_SetConfig+0x74>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a2a      	ldr	r2, [pc, #168]	@ (800ba30 <TIM_OC2_SetConfig+0x118>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d10d      	bne.n	800b9a8 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	011b      	lsls	r3, r3, #4
 800b99a:	697a      	ldr	r2, [r7, #20]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b9a0:	697b      	ldr	r3, [r7, #20]
 800b9a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	4a1f      	ldr	r2, [pc, #124]	@ (800ba28 <TIM_OC2_SetConfig+0x110>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d013      	beq.n	800b9d8 <TIM_OC2_SetConfig+0xc0>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	4a1e      	ldr	r2, [pc, #120]	@ (800ba2c <TIM_OC2_SetConfig+0x114>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d00f      	beq.n	800b9d8 <TIM_OC2_SetConfig+0xc0>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a1e      	ldr	r2, [pc, #120]	@ (800ba34 <TIM_OC2_SetConfig+0x11c>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d00b      	beq.n	800b9d8 <TIM_OC2_SetConfig+0xc0>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4a1d      	ldr	r2, [pc, #116]	@ (800ba38 <TIM_OC2_SetConfig+0x120>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d007      	beq.n	800b9d8 <TIM_OC2_SetConfig+0xc0>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	4a1c      	ldr	r2, [pc, #112]	@ (800ba3c <TIM_OC2_SetConfig+0x124>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d003      	beq.n	800b9d8 <TIM_OC2_SetConfig+0xc0>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	4a17      	ldr	r2, [pc, #92]	@ (800ba30 <TIM_OC2_SetConfig+0x118>)
 800b9d4:	4293      	cmp	r3, r2
 800b9d6:	d113      	bne.n	800ba00 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b9de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b9e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	695b      	ldr	r3, [r3, #20]
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	4313      	orrs	r3, r2
 800b9f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	699b      	ldr	r3, [r3, #24]
 800b9f8:	009b      	lsls	r3, r3, #2
 800b9fa:	693a      	ldr	r2, [r7, #16]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	693a      	ldr	r2, [r7, #16]
 800ba04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	68fa      	ldr	r2, [r7, #12]
 800ba0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	685a      	ldr	r2, [r3, #4]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	697a      	ldr	r2, [r7, #20]
 800ba18:	621a      	str	r2, [r3, #32]
}
 800ba1a:	bf00      	nop
 800ba1c:	371c      	adds	r7, #28
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba24:	4770      	bx	lr
 800ba26:	bf00      	nop
 800ba28:	40012c00 	.word	0x40012c00
 800ba2c:	40013400 	.word	0x40013400
 800ba30:	40015000 	.word	0x40015000
 800ba34:	40014000 	.word	0x40014000
 800ba38:	40014400 	.word	0x40014400
 800ba3c:	40014800 	.word	0x40014800

0800ba40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b087      	sub	sp, #28
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6a1b      	ldr	r3, [r3, #32]
 800ba4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6a1b      	ldr	r3, [r3, #32]
 800ba54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	69db      	ldr	r3, [r3, #28]
 800ba66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f023 0303 	bic.w	r3, r3, #3
 800ba7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	68fa      	ldr	r2, [r7, #12]
 800ba82:	4313      	orrs	r3, r2
 800ba84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba86:	697b      	ldr	r3, [r7, #20]
 800ba88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	689b      	ldr	r3, [r3, #8]
 800ba92:	021b      	lsls	r3, r3, #8
 800ba94:	697a      	ldr	r2, [r7, #20]
 800ba96:	4313      	orrs	r3, r2
 800ba98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a2b      	ldr	r2, [pc, #172]	@ (800bb4c <TIM_OC3_SetConfig+0x10c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d007      	beq.n	800bab2 <TIM_OC3_SetConfig+0x72>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	4a2a      	ldr	r2, [pc, #168]	@ (800bb50 <TIM_OC3_SetConfig+0x110>)
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d003      	beq.n	800bab2 <TIM_OC3_SetConfig+0x72>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	4a29      	ldr	r2, [pc, #164]	@ (800bb54 <TIM_OC3_SetConfig+0x114>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d10d      	bne.n	800bace <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800bab8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	021b      	lsls	r3, r3, #8
 800bac0:	697a      	ldr	r2, [r7, #20]
 800bac2:	4313      	orrs	r3, r2
 800bac4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800bacc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	4a1e      	ldr	r2, [pc, #120]	@ (800bb4c <TIM_OC3_SetConfig+0x10c>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d013      	beq.n	800bafe <TIM_OC3_SetConfig+0xbe>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	4a1d      	ldr	r2, [pc, #116]	@ (800bb50 <TIM_OC3_SetConfig+0x110>)
 800bada:	4293      	cmp	r3, r2
 800badc:	d00f      	beq.n	800bafe <TIM_OC3_SetConfig+0xbe>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	4a1d      	ldr	r2, [pc, #116]	@ (800bb58 <TIM_OC3_SetConfig+0x118>)
 800bae2:	4293      	cmp	r3, r2
 800bae4:	d00b      	beq.n	800bafe <TIM_OC3_SetConfig+0xbe>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	4a1c      	ldr	r2, [pc, #112]	@ (800bb5c <TIM_OC3_SetConfig+0x11c>)
 800baea:	4293      	cmp	r3, r2
 800baec:	d007      	beq.n	800bafe <TIM_OC3_SetConfig+0xbe>
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	4a1b      	ldr	r2, [pc, #108]	@ (800bb60 <TIM_OC3_SetConfig+0x120>)
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d003      	beq.n	800bafe <TIM_OC3_SetConfig+0xbe>
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	4a16      	ldr	r2, [pc, #88]	@ (800bb54 <TIM_OC3_SetConfig+0x114>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d113      	bne.n	800bb26 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bafe:	693b      	ldr	r3, [r7, #16]
 800bb00:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bb0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	695b      	ldr	r3, [r3, #20]
 800bb12:	011b      	lsls	r3, r3, #4
 800bb14:	693a      	ldr	r2, [r7, #16]
 800bb16:	4313      	orrs	r3, r2
 800bb18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	699b      	ldr	r3, [r3, #24]
 800bb1e:	011b      	lsls	r3, r3, #4
 800bb20:	693a      	ldr	r2, [r7, #16]
 800bb22:	4313      	orrs	r3, r2
 800bb24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	693a      	ldr	r2, [r7, #16]
 800bb2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	68fa      	ldr	r2, [r7, #12]
 800bb30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	685a      	ldr	r2, [r3, #4]
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	697a      	ldr	r2, [r7, #20]
 800bb3e:	621a      	str	r2, [r3, #32]
}
 800bb40:	bf00      	nop
 800bb42:	371c      	adds	r7, #28
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr
 800bb4c:	40012c00 	.word	0x40012c00
 800bb50:	40013400 	.word	0x40013400
 800bb54:	40015000 	.word	0x40015000
 800bb58:	40014000 	.word	0x40014000
 800bb5c:	40014400 	.word	0x40014400
 800bb60:	40014800 	.word	0x40014800

0800bb64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb64:	b480      	push	{r7}
 800bb66:	b087      	sub	sp, #28
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	6078      	str	r0, [r7, #4]
 800bb6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6a1b      	ldr	r3, [r3, #32]
 800bb72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6a1b      	ldr	r3, [r3, #32]
 800bb78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	685b      	ldr	r3, [r3, #4]
 800bb84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	69db      	ldr	r3, [r3, #28]
 800bb8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	021b      	lsls	r3, r3, #8
 800bba6:	68fa      	ldr	r2, [r7, #12]
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bbb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	031b      	lsls	r3, r3, #12
 800bbba:	697a      	ldr	r2, [r7, #20]
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	4a2c      	ldr	r2, [pc, #176]	@ (800bc74 <TIM_OC4_SetConfig+0x110>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d007      	beq.n	800bbd8 <TIM_OC4_SetConfig+0x74>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a2b      	ldr	r2, [pc, #172]	@ (800bc78 <TIM_OC4_SetConfig+0x114>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d003      	beq.n	800bbd8 <TIM_OC4_SetConfig+0x74>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a2a      	ldr	r2, [pc, #168]	@ (800bc7c <TIM_OC4_SetConfig+0x118>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d10d      	bne.n	800bbf4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bbd8:	697b      	ldr	r3, [r7, #20]
 800bbda:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bbde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	68db      	ldr	r3, [r3, #12]
 800bbe4:	031b      	lsls	r3, r3, #12
 800bbe6:	697a      	ldr	r2, [r7, #20]
 800bbe8:	4313      	orrs	r3, r2
 800bbea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bbf2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	4a1f      	ldr	r2, [pc, #124]	@ (800bc74 <TIM_OC4_SetConfig+0x110>)
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	d013      	beq.n	800bc24 <TIM_OC4_SetConfig+0xc0>
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	4a1e      	ldr	r2, [pc, #120]	@ (800bc78 <TIM_OC4_SetConfig+0x114>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d00f      	beq.n	800bc24 <TIM_OC4_SetConfig+0xc0>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	4a1e      	ldr	r2, [pc, #120]	@ (800bc80 <TIM_OC4_SetConfig+0x11c>)
 800bc08:	4293      	cmp	r3, r2
 800bc0a:	d00b      	beq.n	800bc24 <TIM_OC4_SetConfig+0xc0>
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	4a1d      	ldr	r2, [pc, #116]	@ (800bc84 <TIM_OC4_SetConfig+0x120>)
 800bc10:	4293      	cmp	r3, r2
 800bc12:	d007      	beq.n	800bc24 <TIM_OC4_SetConfig+0xc0>
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	4a1c      	ldr	r2, [pc, #112]	@ (800bc88 <TIM_OC4_SetConfig+0x124>)
 800bc18:	4293      	cmp	r3, r2
 800bc1a:	d003      	beq.n	800bc24 <TIM_OC4_SetConfig+0xc0>
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	4a17      	ldr	r2, [pc, #92]	@ (800bc7c <TIM_OC4_SetConfig+0x118>)
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d113      	bne.n	800bc4c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bc2a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bc32:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	695b      	ldr	r3, [r3, #20]
 800bc38:	019b      	lsls	r3, r3, #6
 800bc3a:	693a      	ldr	r2, [r7, #16]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	699b      	ldr	r3, [r3, #24]
 800bc44:	019b      	lsls	r3, r3, #6
 800bc46:	693a      	ldr	r2, [r7, #16]
 800bc48:	4313      	orrs	r3, r2
 800bc4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	693a      	ldr	r2, [r7, #16]
 800bc50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	68fa      	ldr	r2, [r7, #12]
 800bc56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bc58:	683b      	ldr	r3, [r7, #0]
 800bc5a:	685a      	ldr	r2, [r3, #4]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	697a      	ldr	r2, [r7, #20]
 800bc64:	621a      	str	r2, [r3, #32]
}
 800bc66:	bf00      	nop
 800bc68:	371c      	adds	r7, #28
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr
 800bc72:	bf00      	nop
 800bc74:	40012c00 	.word	0x40012c00
 800bc78:	40013400 	.word	0x40013400
 800bc7c:	40015000 	.word	0x40015000
 800bc80:	40014000 	.word	0x40014000
 800bc84:	40014400 	.word	0x40014400
 800bc88:	40014800 	.word	0x40014800

0800bc8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b087      	sub	sp, #28
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6a1b      	ldr	r3, [r3, #32]
 800bc9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	6a1b      	ldr	r3, [r3, #32]
 800bca0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	685b      	ldr	r3, [r3, #4]
 800bcac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bcba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bcc0:	683b      	ldr	r3, [r7, #0]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	68fa      	ldr	r2, [r7, #12]
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bcd0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	041b      	lsls	r3, r3, #16
 800bcd8:	693a      	ldr	r2, [r7, #16]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	4a19      	ldr	r2, [pc, #100]	@ (800bd48 <TIM_OC5_SetConfig+0xbc>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d013      	beq.n	800bd0e <TIM_OC5_SetConfig+0x82>
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	4a18      	ldr	r2, [pc, #96]	@ (800bd4c <TIM_OC5_SetConfig+0xc0>)
 800bcea:	4293      	cmp	r3, r2
 800bcec:	d00f      	beq.n	800bd0e <TIM_OC5_SetConfig+0x82>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	4a17      	ldr	r2, [pc, #92]	@ (800bd50 <TIM_OC5_SetConfig+0xc4>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d00b      	beq.n	800bd0e <TIM_OC5_SetConfig+0x82>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	4a16      	ldr	r2, [pc, #88]	@ (800bd54 <TIM_OC5_SetConfig+0xc8>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d007      	beq.n	800bd0e <TIM_OC5_SetConfig+0x82>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	4a15      	ldr	r2, [pc, #84]	@ (800bd58 <TIM_OC5_SetConfig+0xcc>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d003      	beq.n	800bd0e <TIM_OC5_SetConfig+0x82>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	4a14      	ldr	r2, [pc, #80]	@ (800bd5c <TIM_OC5_SetConfig+0xd0>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d109      	bne.n	800bd22 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bd14:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	695b      	ldr	r3, [r3, #20]
 800bd1a:	021b      	lsls	r3, r3, #8
 800bd1c:	697a      	ldr	r2, [r7, #20]
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	697a      	ldr	r2, [r7, #20]
 800bd26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	68fa      	ldr	r2, [r7, #12]
 800bd2c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	685a      	ldr	r2, [r3, #4]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	693a      	ldr	r2, [r7, #16]
 800bd3a:	621a      	str	r2, [r3, #32]
}
 800bd3c:	bf00      	nop
 800bd3e:	371c      	adds	r7, #28
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr
 800bd48:	40012c00 	.word	0x40012c00
 800bd4c:	40013400 	.word	0x40013400
 800bd50:	40014000 	.word	0x40014000
 800bd54:	40014400 	.word	0x40014400
 800bd58:	40014800 	.word	0x40014800
 800bd5c:	40015000 	.word	0x40015000

0800bd60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b087      	sub	sp, #28
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	6a1b      	ldr	r3, [r3, #32]
 800bd6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6a1b      	ldr	r3, [r3, #32]
 800bd74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	021b      	lsls	r3, r3, #8
 800bd9a:	68fa      	ldr	r2, [r7, #12]
 800bd9c:	4313      	orrs	r3, r2
 800bd9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bda6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	689b      	ldr	r3, [r3, #8]
 800bdac:	051b      	lsls	r3, r3, #20
 800bdae:	693a      	ldr	r2, [r7, #16]
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	4a1a      	ldr	r2, [pc, #104]	@ (800be20 <TIM_OC6_SetConfig+0xc0>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d013      	beq.n	800bde4 <TIM_OC6_SetConfig+0x84>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	4a19      	ldr	r2, [pc, #100]	@ (800be24 <TIM_OC6_SetConfig+0xc4>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d00f      	beq.n	800bde4 <TIM_OC6_SetConfig+0x84>
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	4a18      	ldr	r2, [pc, #96]	@ (800be28 <TIM_OC6_SetConfig+0xc8>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d00b      	beq.n	800bde4 <TIM_OC6_SetConfig+0x84>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	4a17      	ldr	r2, [pc, #92]	@ (800be2c <TIM_OC6_SetConfig+0xcc>)
 800bdd0:	4293      	cmp	r3, r2
 800bdd2:	d007      	beq.n	800bde4 <TIM_OC6_SetConfig+0x84>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	4a16      	ldr	r2, [pc, #88]	@ (800be30 <TIM_OC6_SetConfig+0xd0>)
 800bdd8:	4293      	cmp	r3, r2
 800bdda:	d003      	beq.n	800bde4 <TIM_OC6_SetConfig+0x84>
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	4a15      	ldr	r2, [pc, #84]	@ (800be34 <TIM_OC6_SetConfig+0xd4>)
 800bde0:	4293      	cmp	r3, r2
 800bde2:	d109      	bne.n	800bdf8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bdea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	695b      	ldr	r3, [r3, #20]
 800bdf0:	029b      	lsls	r3, r3, #10
 800bdf2:	697a      	ldr	r2, [r7, #20]
 800bdf4:	4313      	orrs	r3, r2
 800bdf6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	697a      	ldr	r2, [r7, #20]
 800bdfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	68fa      	ldr	r2, [r7, #12]
 800be02:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	685a      	ldr	r2, [r3, #4]
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	693a      	ldr	r2, [r7, #16]
 800be10:	621a      	str	r2, [r3, #32]
}
 800be12:	bf00      	nop
 800be14:	371c      	adds	r7, #28
 800be16:	46bd      	mov	sp, r7
 800be18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1c:	4770      	bx	lr
 800be1e:	bf00      	nop
 800be20:	40012c00 	.word	0x40012c00
 800be24:	40013400 	.word	0x40013400
 800be28:	40014000 	.word	0x40014000
 800be2c:	40014400 	.word	0x40014400
 800be30:	40014800 	.word	0x40014800
 800be34:	40015000 	.word	0x40015000

0800be38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be38:	b480      	push	{r7}
 800be3a:	b087      	sub	sp, #28
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	60f8      	str	r0, [r7, #12]
 800be40:	60b9      	str	r1, [r7, #8]
 800be42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	6a1b      	ldr	r3, [r3, #32]
 800be48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6a1b      	ldr	r3, [r3, #32]
 800be4e:	f023 0201 	bic.w	r2, r3, #1
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	699b      	ldr	r3, [r3, #24]
 800be5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be5c:	693b      	ldr	r3, [r7, #16]
 800be5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800be62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	011b      	lsls	r3, r3, #4
 800be68:	693a      	ldr	r2, [r7, #16]
 800be6a:	4313      	orrs	r3, r2
 800be6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800be6e:	697b      	ldr	r3, [r7, #20]
 800be70:	f023 030a 	bic.w	r3, r3, #10
 800be74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800be76:	697a      	ldr	r2, [r7, #20]
 800be78:	68bb      	ldr	r3, [r7, #8]
 800be7a:	4313      	orrs	r3, r2
 800be7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	693a      	ldr	r2, [r7, #16]
 800be82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	697a      	ldr	r2, [r7, #20]
 800be88:	621a      	str	r2, [r3, #32]
}
 800be8a:	bf00      	nop
 800be8c:	371c      	adds	r7, #28
 800be8e:	46bd      	mov	sp, r7
 800be90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be94:	4770      	bx	lr

0800be96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be96:	b480      	push	{r7}
 800be98:	b087      	sub	sp, #28
 800be9a:	af00      	add	r7, sp, #0
 800be9c:	60f8      	str	r0, [r7, #12]
 800be9e:	60b9      	str	r1, [r7, #8]
 800bea0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	6a1b      	ldr	r3, [r3, #32]
 800bea6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	6a1b      	ldr	r3, [r3, #32]
 800beac:	f023 0210 	bic.w	r2, r3, #16
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	699b      	ldr	r3, [r3, #24]
 800beb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	031b      	lsls	r3, r3, #12
 800bec6:	693a      	ldr	r2, [r7, #16]
 800bec8:	4313      	orrs	r3, r2
 800beca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bed2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	011b      	lsls	r3, r3, #4
 800bed8:	697a      	ldr	r2, [r7, #20]
 800beda:	4313      	orrs	r3, r2
 800bedc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	693a      	ldr	r2, [r7, #16]
 800bee2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	697a      	ldr	r2, [r7, #20]
 800bee8:	621a      	str	r2, [r3, #32]
}
 800beea:	bf00      	nop
 800beec:	371c      	adds	r7, #28
 800beee:	46bd      	mov	sp, r7
 800bef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef4:	4770      	bx	lr

0800bef6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bef6:	b480      	push	{r7}
 800bef8:	b085      	sub	sp, #20
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
 800befe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	689b      	ldr	r3, [r3, #8]
 800bf04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bf0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bf12:	683a      	ldr	r2, [r7, #0]
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4313      	orrs	r3, r2
 800bf18:	f043 0307 	orr.w	r3, r3, #7
 800bf1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	68fa      	ldr	r2, [r7, #12]
 800bf22:	609a      	str	r2, [r3, #8]
}
 800bf24:	bf00      	nop
 800bf26:	3714      	adds	r7, #20
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr

0800bf30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b087      	sub	sp, #28
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	60f8      	str	r0, [r7, #12]
 800bf38:	60b9      	str	r1, [r7, #8]
 800bf3a:	607a      	str	r2, [r7, #4]
 800bf3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	689b      	ldr	r3, [r3, #8]
 800bf42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bf4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	021a      	lsls	r2, r3, #8
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	431a      	orrs	r2, r3
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	4313      	orrs	r3, r2
 800bf58:	697a      	ldr	r2, [r7, #20]
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	697a      	ldr	r2, [r7, #20]
 800bf62:	609a      	str	r2, [r3, #8]
}
 800bf64:	bf00      	nop
 800bf66:	371c      	adds	r7, #28
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6e:	4770      	bx	lr

0800bf70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b087      	sub	sp, #28
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	60f8      	str	r0, [r7, #12]
 800bf78:	60b9      	str	r1, [r7, #8]
 800bf7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bf7c:	68bb      	ldr	r3, [r7, #8]
 800bf7e:	f003 031f 	and.w	r3, r3, #31
 800bf82:	2201      	movs	r2, #1
 800bf84:	fa02 f303 	lsl.w	r3, r2, r3
 800bf88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	6a1a      	ldr	r2, [r3, #32]
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	43db      	mvns	r3, r3
 800bf92:	401a      	ands	r2, r3
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	6a1a      	ldr	r2, [r3, #32]
 800bf9c:	68bb      	ldr	r3, [r7, #8]
 800bf9e:	f003 031f 	and.w	r3, r3, #31
 800bfa2:	6879      	ldr	r1, [r7, #4]
 800bfa4:	fa01 f303 	lsl.w	r3, r1, r3
 800bfa8:	431a      	orrs	r2, r3
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	621a      	str	r2, [r3, #32]
}
 800bfae:	bf00      	nop
 800bfb0:	371c      	adds	r7, #28
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr
	...

0800bfbc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800bfbc:	b480      	push	{r7}
 800bfbe:	b083      	sub	sp, #12
 800bfc0:	af00      	add	r7, sp, #0
 800bfc2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	4a26      	ldr	r2, [pc, #152]	@ (800c060 <TIM_ResetCallback+0xa4>)
 800bfc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	4a25      	ldr	r2, [pc, #148]	@ (800c064 <TIM_ResetCallback+0xa8>)
 800bfd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	4a24      	ldr	r2, [pc, #144]	@ (800c068 <TIM_ResetCallback+0xac>)
 800bfd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	4a23      	ldr	r2, [pc, #140]	@ (800c06c <TIM_ResetCallback+0xb0>)
 800bfe0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	4a22      	ldr	r2, [pc, #136]	@ (800c070 <TIM_ResetCallback+0xb4>)
 800bfe8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	4a21      	ldr	r2, [pc, #132]	@ (800c074 <TIM_ResetCallback+0xb8>)
 800bff0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	4a20      	ldr	r2, [pc, #128]	@ (800c078 <TIM_ResetCallback+0xbc>)
 800bff8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	4a1f      	ldr	r2, [pc, #124]	@ (800c07c <TIM_ResetCallback+0xc0>)
 800c000:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	4a1e      	ldr	r2, [pc, #120]	@ (800c080 <TIM_ResetCallback+0xc4>)
 800c008:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	4a1d      	ldr	r2, [pc, #116]	@ (800c084 <TIM_ResetCallback+0xc8>)
 800c010:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	4a1c      	ldr	r2, [pc, #112]	@ (800c088 <TIM_ResetCallback+0xcc>)
 800c018:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	4a1b      	ldr	r2, [pc, #108]	@ (800c08c <TIM_ResetCallback+0xd0>)
 800c020:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	4a1a      	ldr	r2, [pc, #104]	@ (800c090 <TIM_ResetCallback+0xd4>)
 800c028:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	4a19      	ldr	r2, [pc, #100]	@ (800c094 <TIM_ResetCallback+0xd8>)
 800c030:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	4a18      	ldr	r2, [pc, #96]	@ (800c098 <TIM_ResetCallback+0xdc>)
 800c038:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	4a17      	ldr	r2, [pc, #92]	@ (800c09c <TIM_ResetCallback+0xe0>)
 800c040:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	4a16      	ldr	r2, [pc, #88]	@ (800c0a0 <TIM_ResetCallback+0xe4>)
 800c048:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	4a15      	ldr	r2, [pc, #84]	@ (800c0a4 <TIM_ResetCallback+0xe8>)
 800c050:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800c054:	bf00      	nop
 800c056:	370c      	adds	r7, #12
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr
 800c060:	0800514d 	.word	0x0800514d
 800c064:	0800b309 	.word	0x0800b309
 800c068:	0800b381 	.word	0x0800b381
 800c06c:	0800b395 	.word	0x0800b395
 800c070:	0800b331 	.word	0x0800b331
 800c074:	0800b345 	.word	0x0800b345
 800c078:	0800b31d 	.word	0x0800b31d
 800c07c:	0800b359 	.word	0x0800b359
 800c080:	0800b36d 	.word	0x0800b36d
 800c084:	0800b3a9 	.word	0x0800b3a9
 800c088:	0800c2fd 	.word	0x0800c2fd
 800c08c:	0800c311 	.word	0x0800c311
 800c090:	0800c325 	.word	0x0800c325
 800c094:	0800c339 	.word	0x0800c339
 800c098:	0800c34d 	.word	0x0800c34d
 800c09c:	0800c361 	.word	0x0800c361
 800c0a0:	0800c375 	.word	0x0800c375
 800c0a4:	0800c389 	.word	0x0800c389

0800c0a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c0a8:	b480      	push	{r7}
 800c0aa:	b085      	sub	sp, #20
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
 800c0b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d101      	bne.n	800c0c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c0bc:	2302      	movs	r3, #2
 800c0be:	e074      	b.n	800c1aa <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2201      	movs	r2, #1
 800c0c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	2202      	movs	r2, #2
 800c0cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	4a34      	ldr	r2, [pc, #208]	@ (800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d009      	beq.n	800c0fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	4a33      	ldr	r2, [pc, #204]	@ (800c1bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d004      	beq.n	800c0fe <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4a31      	ldr	r2, [pc, #196]	@ (800c1c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	d108      	bne.n	800c110 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c104:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	68fa      	ldr	r2, [r7, #12]
 800c10c:	4313      	orrs	r3, r2
 800c10e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c116:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c11a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	68fa      	ldr	r2, [r7, #12]
 800c122:	4313      	orrs	r3, r2
 800c124:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68fa      	ldr	r2, [r7, #12]
 800c12c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4a21      	ldr	r2, [pc, #132]	@ (800c1b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c134:	4293      	cmp	r3, r2
 800c136:	d022      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c140:	d01d      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	4a1f      	ldr	r2, [pc, #124]	@ (800c1c4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c148:	4293      	cmp	r3, r2
 800c14a:	d018      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	4a1d      	ldr	r2, [pc, #116]	@ (800c1c8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c152:	4293      	cmp	r3, r2
 800c154:	d013      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	4a1c      	ldr	r2, [pc, #112]	@ (800c1cc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c15c:	4293      	cmp	r3, r2
 800c15e:	d00e      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	4a15      	ldr	r2, [pc, #84]	@ (800c1bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c166:	4293      	cmp	r3, r2
 800c168:	d009      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	4a18      	ldr	r2, [pc, #96]	@ (800c1d0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c170:	4293      	cmp	r3, r2
 800c172:	d004      	beq.n	800c17e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	4a11      	ldr	r2, [pc, #68]	@ (800c1c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c17a:	4293      	cmp	r3, r2
 800c17c:	d10c      	bne.n	800c198 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c184:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	689b      	ldr	r3, [r3, #8]
 800c18a:	68ba      	ldr	r2, [r7, #8]
 800c18c:	4313      	orrs	r3, r2
 800c18e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	68ba      	ldr	r2, [r7, #8]
 800c196:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	2201      	movs	r2, #1
 800c19c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c1a8:	2300      	movs	r3, #0
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3714      	adds	r7, #20
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b4:	4770      	bx	lr
 800c1b6:	bf00      	nop
 800c1b8:	40012c00 	.word	0x40012c00
 800c1bc:	40013400 	.word	0x40013400
 800c1c0:	40015000 	.word	0x40015000
 800c1c4:	40000400 	.word	0x40000400
 800c1c8:	40000800 	.word	0x40000800
 800c1cc:	40000c00 	.word	0x40000c00
 800c1d0:	40014000 	.word	0x40014000

0800c1d4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c1d4:	b480      	push	{r7}
 800c1d6:	b085      	sub	sp, #20
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
 800c1dc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c1de:	2300      	movs	r3, #0
 800c1e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d101      	bne.n	800c1f0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	e078      	b.n	800c2e2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c1fe:	683b      	ldr	r3, [r7, #0]
 800c200:	68db      	ldr	r3, [r3, #12]
 800c202:	4313      	orrs	r3, r2
 800c204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	689b      	ldr	r3, [r3, #8]
 800c210:	4313      	orrs	r3, r2
 800c212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	685b      	ldr	r3, [r3, #4]
 800c21e:	4313      	orrs	r3, r2
 800c220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4313      	orrs	r3, r2
 800c22e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c236:	683b      	ldr	r3, [r7, #0]
 800c238:	691b      	ldr	r3, [r3, #16]
 800c23a:	4313      	orrs	r3, r2
 800c23c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c244:	683b      	ldr	r3, [r7, #0]
 800c246:	695b      	ldr	r3, [r3, #20]
 800c248:	4313      	orrs	r3, r2
 800c24a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c252:	683b      	ldr	r3, [r7, #0]
 800c254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c256:	4313      	orrs	r3, r2
 800c258:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	699b      	ldr	r3, [r3, #24]
 800c264:	041b      	lsls	r3, r3, #16
 800c266:	4313      	orrs	r3, r2
 800c268:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	69db      	ldr	r3, [r3, #28]
 800c274:	4313      	orrs	r3, r2
 800c276:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	4a1c      	ldr	r2, [pc, #112]	@ (800c2f0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800c27e:	4293      	cmp	r3, r2
 800c280:	d009      	beq.n	800c296 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	4a1b      	ldr	r2, [pc, #108]	@ (800c2f4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800c288:	4293      	cmp	r3, r2
 800c28a:	d004      	beq.n	800c296 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4a19      	ldr	r2, [pc, #100]	@ (800c2f8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c292:	4293      	cmp	r3, r2
 800c294:	d11c      	bne.n	800c2d0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2a0:	051b      	lsls	r3, r3, #20
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	6a1b      	ldr	r3, [r3, #32]
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68fa      	ldr	r2, [r7, #12]
 800c2d6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c2e0:	2300      	movs	r3, #0
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3714      	adds	r7, #20
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ec:	4770      	bx	lr
 800c2ee:	bf00      	nop
 800c2f0:	40012c00 	.word	0x40012c00
 800c2f4:	40013400 	.word	0x40013400
 800c2f8:	40015000 	.word	0x40015000

0800c2fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2fc:	b480      	push	{r7}
 800c2fe:	b083      	sub	sp, #12
 800c300:	af00      	add	r7, sp, #0
 800c302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c304:	bf00      	nop
 800c306:	370c      	adds	r7, #12
 800c308:	46bd      	mov	sp, r7
 800c30a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30e:	4770      	bx	lr

0800c310 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c310:	b480      	push	{r7}
 800c312:	b083      	sub	sp, #12
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800c318:	bf00      	nop
 800c31a:	370c      	adds	r7, #12
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr

0800c324 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c324:	b480      	push	{r7}
 800c326:	b083      	sub	sp, #12
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c32c:	bf00      	nop
 800c32e:	370c      	adds	r7, #12
 800c330:	46bd      	mov	sp, r7
 800c332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c336:	4770      	bx	lr

0800c338 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c338:	b480      	push	{r7}
 800c33a:	b083      	sub	sp, #12
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr

0800c34c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c354:	bf00      	nop
 800c356:	370c      	adds	r7, #12
 800c358:	46bd      	mov	sp, r7
 800c35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35e:	4770      	bx	lr

0800c360 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c368:	bf00      	nop
 800c36a:	370c      	adds	r7, #12
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr

0800c374 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c374:	b480      	push	{r7}
 800c376:	b083      	sub	sp, #12
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c37c:	bf00      	nop
 800c37e:	370c      	adds	r7, #12
 800c380:	46bd      	mov	sp, r7
 800c382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c386:	4770      	bx	lr

0800c388 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c390:	bf00      	nop
 800c392:	370c      	adds	r7, #12
 800c394:	46bd      	mov	sp, r7
 800c396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c39a:	4770      	bx	lr

0800c39c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c39c:	b580      	push	{r7, lr}
 800c39e:	b082      	sub	sp, #8
 800c3a0:	af00      	add	r7, sp, #0
 800c3a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d101      	bne.n	800c3ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e050      	b.n	800c450 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d114      	bne.n	800c3e2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fe37 	bl	800d034 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d103      	bne.n	800c3d8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	4a21      	ldr	r2, [pc, #132]	@ (800c458 <HAL_UART_Init+0xbc>)
 800c3d4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c3de:	6878      	ldr	r0, [r7, #4]
 800c3e0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2224      	movs	r2, #36	@ 0x24
 800c3e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	681a      	ldr	r2, [r3, #0]
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	f022 0201 	bic.w	r2, r2, #1
 800c3f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d002      	beq.n	800c408 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f001 f964 	bl	800d6d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	f000 fe65 	bl	800d0d8 <UART_SetConfig>
 800c40e:	4603      	mov	r3, r0
 800c410:	2b01      	cmp	r3, #1
 800c412:	d101      	bne.n	800c418 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800c414:	2301      	movs	r3, #1
 800c416:	e01b      	b.n	800c450 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	685a      	ldr	r2, [r3, #4]
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c426:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	689a      	ldr	r2, [r3, #8]
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c436:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	681a      	ldr	r2, [r3, #0]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f042 0201 	orr.w	r2, r2, #1
 800c446:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f001 f9e3 	bl	800d814 <UART_CheckIdleState>
 800c44e:	4603      	mov	r3, r0
}
 800c450:	4618      	mov	r0, r3
 800c452:	3708      	adds	r7, #8
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}
 800c458:	08006365 	.word	0x08006365

0800c45c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b087      	sub	sp, #28
 800c460:	af00      	add	r7, sp, #0
 800c462:	60f8      	str	r0, [r7, #12]
 800c464:	460b      	mov	r3, r1
 800c466:	607a      	str	r2, [r7, #4]
 800c468:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c46a:	2300      	movs	r3, #0
 800c46c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d109      	bne.n	800c488 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c47a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800c484:	2301      	movs	r3, #1
 800c486:	e09c      	b.n	800c5c2 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c48e:	2b20      	cmp	r3, #32
 800c490:	d16c      	bne.n	800c56c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800c492:	7afb      	ldrb	r3, [r7, #11]
 800c494:	2b0c      	cmp	r3, #12
 800c496:	d85e      	bhi.n	800c556 <HAL_UART_RegisterCallback+0xfa>
 800c498:	a201      	add	r2, pc, #4	@ (adr r2, 800c4a0 <HAL_UART_RegisterCallback+0x44>)
 800c49a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c49e:	bf00      	nop
 800c4a0:	0800c4d5 	.word	0x0800c4d5
 800c4a4:	0800c4df 	.word	0x0800c4df
 800c4a8:	0800c4e9 	.word	0x0800c4e9
 800c4ac:	0800c4f3 	.word	0x0800c4f3
 800c4b0:	0800c4fd 	.word	0x0800c4fd
 800c4b4:	0800c507 	.word	0x0800c507
 800c4b8:	0800c511 	.word	0x0800c511
 800c4bc:	0800c51b 	.word	0x0800c51b
 800c4c0:	0800c525 	.word	0x0800c525
 800c4c4:	0800c52f 	.word	0x0800c52f
 800c4c8:	0800c539 	.word	0x0800c539
 800c4cc:	0800c543 	.word	0x0800c543
 800c4d0:	0800c54d 	.word	0x0800c54d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c4dc:	e070      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	687a      	ldr	r2, [r7, #4]
 800c4e2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c4e6:	e06b      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	687a      	ldr	r2, [r7, #4]
 800c4ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c4f0:	e066      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	687a      	ldr	r2, [r7, #4]
 800c4f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c4fa:	e061      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	687a      	ldr	r2, [r7, #4]
 800c500:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c504:	e05c      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	687a      	ldr	r2, [r7, #4]
 800c50a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c50e:	e057      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	687a      	ldr	r2, [r7, #4]
 800c514:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c518:	e052      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	687a      	ldr	r2, [r7, #4]
 800c51e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c522:	e04d      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	687a      	ldr	r2, [r7, #4]
 800c528:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c52c:	e048      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	687a      	ldr	r2, [r7, #4]
 800c532:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c536:	e043      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	687a      	ldr	r2, [r7, #4]
 800c53c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c540:	e03e      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	687a      	ldr	r2, [r7, #4]
 800c546:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c54a:	e039      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	687a      	ldr	r2, [r7, #4]
 800c550:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c554:	e034      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c55c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c566:	2301      	movs	r3, #1
 800c568:	75fb      	strb	r3, [r7, #23]
        break;
 800c56a:	e029      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c572:	2b00      	cmp	r3, #0
 800c574:	d11a      	bne.n	800c5ac <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800c576:	7afb      	ldrb	r3, [r7, #11]
 800c578:	2b0b      	cmp	r3, #11
 800c57a:	d002      	beq.n	800c582 <HAL_UART_RegisterCallback+0x126>
 800c57c:	2b0c      	cmp	r3, #12
 800c57e:	d005      	beq.n	800c58c <HAL_UART_RegisterCallback+0x130>
 800c580:	e009      	b.n	800c596 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c58a:	e019      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	687a      	ldr	r2, [r7, #4]
 800c590:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c594:	e014      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c59c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	75fb      	strb	r3, [r7, #23]
        break;
 800c5aa:	e009      	b.n	800c5c0 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c5b2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800c5bc:	2301      	movs	r3, #1
 800c5be:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c5c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	371c      	adds	r7, #28
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5cc:	4770      	bx	lr
 800c5ce:	bf00      	nop

0800c5d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b08a      	sub	sp, #40	@ 0x28
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	60f8      	str	r0, [r7, #12]
 800c5d8:	60b9      	str	r1, [r7, #8]
 800c5da:	4613      	mov	r3, r2
 800c5dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c5de:	68fb      	ldr	r3, [r7, #12]
 800c5e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5e4:	2b20      	cmp	r3, #32
 800c5e6:	d137      	bne.n	800c658 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d002      	beq.n	800c5f4 <HAL_UART_Receive_IT+0x24>
 800c5ee:	88fb      	ldrh	r3, [r7, #6]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d101      	bne.n	800c5f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800c5f4:	2301      	movs	r3, #1
 800c5f6:	e030      	b.n	800c65a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	4a18      	ldr	r2, [pc, #96]	@ (800c664 <HAL_UART_Receive_IT+0x94>)
 800c604:	4293      	cmp	r3, r2
 800c606:	d01f      	beq.n	800c648 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	685b      	ldr	r3, [r3, #4]
 800c60e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c612:	2b00      	cmp	r3, #0
 800c614:	d018      	beq.n	800c648 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	e853 3f00 	ldrex	r3, [r3]
 800c622:	613b      	str	r3, [r7, #16]
   return(result);
 800c624:	693b      	ldr	r3, [r7, #16]
 800c626:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c62a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	461a      	mov	r2, r3
 800c632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c634:	623b      	str	r3, [r7, #32]
 800c636:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c638:	69f9      	ldr	r1, [r7, #28]
 800c63a:	6a3a      	ldr	r2, [r7, #32]
 800c63c:	e841 2300 	strex	r3, r2, [r1]
 800c640:	61bb      	str	r3, [r7, #24]
   return(result);
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d1e6      	bne.n	800c616 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c648:	88fb      	ldrh	r3, [r7, #6]
 800c64a:	461a      	mov	r2, r3
 800c64c:	68b9      	ldr	r1, [r7, #8]
 800c64e:	68f8      	ldr	r0, [r7, #12]
 800c650:	f001 f9f8 	bl	800da44 <UART_Start_Receive_IT>
 800c654:	4603      	mov	r3, r0
 800c656:	e000      	b.n	800c65a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c658:	2302      	movs	r3, #2
  }
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3728      	adds	r7, #40	@ 0x28
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
 800c662:	bf00      	nop
 800c664:	40008000 	.word	0x40008000

0800c668 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b08a      	sub	sp, #40	@ 0x28
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	60f8      	str	r0, [r7, #12]
 800c670:	60b9      	str	r1, [r7, #8]
 800c672:	4613      	mov	r3, r2
 800c674:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c67c:	2b20      	cmp	r3, #32
 800c67e:	d167      	bne.n	800c750 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d002      	beq.n	800c68c <HAL_UART_Transmit_DMA+0x24>
 800c686:	88fb      	ldrh	r3, [r7, #6]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d101      	bne.n	800c690 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800c68c:	2301      	movs	r3, #1
 800c68e:	e060      	b.n	800c752 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	68ba      	ldr	r2, [r7, #8]
 800c694:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	88fa      	ldrh	r2, [r7, #6]
 800c69a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	88fa      	ldrh	r2, [r7, #6]
 800c6a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	2221      	movs	r2, #33	@ 0x21
 800c6b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d028      	beq.n	800c710 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6c2:	4a26      	ldr	r2, [pc, #152]	@ (800c75c <HAL_UART_Transmit_DMA+0xf4>)
 800c6c4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6ca:	4a25      	ldr	r2, [pc, #148]	@ (800c760 <HAL_UART_Transmit_DMA+0xf8>)
 800c6cc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6d2:	4a24      	ldr	r2, [pc, #144]	@ (800c764 <HAL_UART_Transmit_DMA+0xfc>)
 800c6d4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c6da:	2200      	movs	r2, #0
 800c6dc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6e6:	4619      	mov	r1, r3
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	3328      	adds	r3, #40	@ 0x28
 800c6ee:	461a      	mov	r2, r3
 800c6f0:	88fb      	ldrh	r3, [r7, #6]
 800c6f2:	f7fb fbd3 	bl	8007e9c <HAL_DMA_Start_IT>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d009      	beq.n	800c710 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2210      	movs	r2, #16
 800c700:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	2220      	movs	r2, #32
 800c708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800c70c:	2301      	movs	r3, #1
 800c70e:	e020      	b.n	800c752 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	2240      	movs	r2, #64	@ 0x40
 800c716:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	3308      	adds	r3, #8
 800c71e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c720:	697b      	ldr	r3, [r7, #20]
 800c722:	e853 3f00 	ldrex	r3, [r3]
 800c726:	613b      	str	r3, [r7, #16]
   return(result);
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c72e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	3308      	adds	r3, #8
 800c736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c738:	623a      	str	r2, [r7, #32]
 800c73a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c73c:	69f9      	ldr	r1, [r7, #28]
 800c73e:	6a3a      	ldr	r2, [r7, #32]
 800c740:	e841 2300 	strex	r3, r2, [r1]
 800c744:	61bb      	str	r3, [r7, #24]
   return(result);
 800c746:	69bb      	ldr	r3, [r7, #24]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d1e5      	bne.n	800c718 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800c74c:	2300      	movs	r3, #0
 800c74e:	e000      	b.n	800c752 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c750:	2302      	movs	r3, #2
  }
}
 800c752:	4618      	mov	r0, r3
 800c754:	3728      	adds	r7, #40	@ 0x28
 800c756:	46bd      	mov	sp, r7
 800c758:	bd80      	pop	{r7, pc}
 800c75a:	bf00      	nop
 800c75c:	0800ddd7 	.word	0x0800ddd7
 800c760:	0800de75 	.word	0x0800de75
 800c764:	0800de95 	.word	0x0800de95

0800c768 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b09a      	sub	sp, #104	@ 0x68
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c778:	e853 3f00 	ldrex	r3, [r3]
 800c77c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c77e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c780:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c784:	667b      	str	r3, [r7, #100]	@ 0x64
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	461a      	mov	r2, r3
 800c78c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c78e:	657b      	str	r3, [r7, #84]	@ 0x54
 800c790:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c792:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c794:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c796:	e841 2300 	strex	r3, r2, [r1]
 800c79a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c79c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d1e6      	bne.n	800c770 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	3308      	adds	r3, #8
 800c7a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7ac:	e853 3f00 	ldrex	r3, [r3]
 800c7b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c7b8:	f023 0301 	bic.w	r3, r3, #1
 800c7bc:	663b      	str	r3, [r7, #96]	@ 0x60
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	3308      	adds	r3, #8
 800c7c4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c7c6:	643a      	str	r2, [r7, #64]	@ 0x40
 800c7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c7cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c7ce:	e841 2300 	strex	r3, r2, [r1]
 800c7d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d1e3      	bne.n	800c7a2 <HAL_UART_AbortReceive+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7de:	2b01      	cmp	r3, #1
 800c7e0:	d118      	bne.n	800c814 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7e8:	6a3b      	ldr	r3, [r7, #32]
 800c7ea:	e853 3f00 	ldrex	r3, [r3]
 800c7ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800c7f0:	69fb      	ldr	r3, [r7, #28]
 800c7f2:	f023 0310 	bic.w	r3, r3, #16
 800c7f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c800:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c802:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c804:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c808:	e841 2300 	strex	r3, r2, [r1]
 800c80c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c80e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c810:	2b00      	cmp	r3, #0
 800c812:	d1e6      	bne.n	800c7e2 <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	689b      	ldr	r3, [r3, #8]
 800c81a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c81e:	2b40      	cmp	r3, #64	@ 0x40
 800c820:	d13b      	bne.n	800c89a <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	3308      	adds	r3, #8
 800c828:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	e853 3f00 	ldrex	r3, [r3]
 800c830:	60bb      	str	r3, [r7, #8]
   return(result);
 800c832:	68bb      	ldr	r3, [r7, #8]
 800c834:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c838:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	3308      	adds	r3, #8
 800c840:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c842:	61ba      	str	r2, [r7, #24]
 800c844:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c846:	6979      	ldr	r1, [r7, #20]
 800c848:	69ba      	ldr	r2, [r7, #24]
 800c84a:	e841 2300 	strex	r3, r2, [r1]
 800c84e:	613b      	str	r3, [r7, #16]
   return(result);
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d1e5      	bne.n	800c822 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d01c      	beq.n	800c89a <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c866:	2200      	movs	r2, #0
 800c868:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c870:	4618      	mov	r0, r3
 800c872:	f7fb fb8e 	bl	8007f92 <HAL_DMA_Abort>
 800c876:	4603      	mov	r3, r0
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d00e      	beq.n	800c89a <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c882:	4618      	mov	r0, r3
 800c884:	f7fb fcf4 	bl	8008270 <HAL_DMA_GetError>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b20      	cmp	r3, #32
 800c88c:	d105      	bne.n	800c89a <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2210      	movs	r2, #16
 800c892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800c896:	2303      	movs	r3, #3
 800c898:	e017      	b.n	800c8ca <HAL_UART_AbortReceive+0x162>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	220f      	movs	r2, #15
 800c8a8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	699a      	ldr	r2, [r3, #24]
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	f042 0208 	orr.w	r2, r2, #8
 800c8b8:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2220      	movs	r2, #32
 800c8be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3768      	adds	r7, #104	@ 0x68
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}
	...

0800c8d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c8d4:	b580      	push	{r7, lr}
 800c8d6:	b0ba      	sub	sp, #232	@ 0xe8
 800c8d8:	af00      	add	r7, sp, #0
 800c8da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	69db      	ldr	r3, [r3, #28]
 800c8e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	689b      	ldr	r3, [r3, #8]
 800c8f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c8fa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c8fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c902:	4013      	ands	r3, r2
 800c904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c908:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d11b      	bne.n	800c948 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c914:	f003 0320 	and.w	r3, r3, #32
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d015      	beq.n	800c948 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c91c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c920:	f003 0320 	and.w	r3, r3, #32
 800c924:	2b00      	cmp	r3, #0
 800c926:	d105      	bne.n	800c934 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c92c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c930:	2b00      	cmp	r3, #0
 800c932:	d009      	beq.n	800c948 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f000 8312 	beq.w	800cf62 <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	4798      	blx	r3
      }
      return;
 800c946:	e30c      	b.n	800cf62 <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c948:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	f000 8129 	beq.w	800cba4 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c952:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c956:	4b90      	ldr	r3, [pc, #576]	@ (800cb98 <HAL_UART_IRQHandler+0x2c4>)
 800c958:	4013      	ands	r3, r2
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d106      	bne.n	800c96c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c95e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c962:	4b8e      	ldr	r3, [pc, #568]	@ (800cb9c <HAL_UART_IRQHandler+0x2c8>)
 800c964:	4013      	ands	r3, r2
 800c966:	2b00      	cmp	r3, #0
 800c968:	f000 811c 	beq.w	800cba4 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c96c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c970:	f003 0301 	and.w	r3, r3, #1
 800c974:	2b00      	cmp	r3, #0
 800c976:	d011      	beq.n	800c99c <HAL_UART_IRQHandler+0xc8>
 800c978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c97c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c980:	2b00      	cmp	r3, #0
 800c982:	d00b      	beq.n	800c99c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	2201      	movs	r2, #1
 800c98a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c992:	f043 0201 	orr.w	r2, r3, #1
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c99c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9a0:	f003 0302 	and.w	r3, r3, #2
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d011      	beq.n	800c9cc <HAL_UART_IRQHandler+0xf8>
 800c9a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c9ac:	f003 0301 	and.w	r3, r3, #1
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d00b      	beq.n	800c9cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	2202      	movs	r2, #2
 800c9ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9c2:	f043 0204 	orr.w	r2, r3, #4
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c9cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c9d0:	f003 0304 	and.w	r3, r3, #4
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d011      	beq.n	800c9fc <HAL_UART_IRQHandler+0x128>
 800c9d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c9dc:	f003 0301 	and.w	r3, r3, #1
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d00b      	beq.n	800c9fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	2204      	movs	r2, #4
 800c9ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9f2:	f043 0202 	orr.w	r2, r3, #2
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c9fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca00:	f003 0308 	and.w	r3, r3, #8
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d017      	beq.n	800ca38 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ca08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca0c:	f003 0320 	and.w	r3, r3, #32
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d105      	bne.n	800ca20 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ca14:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ca18:	4b5f      	ldr	r3, [pc, #380]	@ (800cb98 <HAL_UART_IRQHandler+0x2c4>)
 800ca1a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d00b      	beq.n	800ca38 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	2208      	movs	r2, #8
 800ca26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca2e:	f043 0208 	orr.w	r2, r3, #8
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ca38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d012      	beq.n	800ca6a <HAL_UART_IRQHandler+0x196>
 800ca44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca48:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d00c      	beq.n	800ca6a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ca58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca60:	f043 0220 	orr.w	r2, r3, #32
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	f000 8278 	beq.w	800cf66 <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ca76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ca7a:	f003 0320 	and.w	r3, r3, #32
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d013      	beq.n	800caaa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ca82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ca86:	f003 0320 	and.w	r3, r3, #32
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d105      	bne.n	800ca9a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ca8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ca92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d007      	beq.n	800caaa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d003      	beq.n	800caaa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800caa6:	6878      	ldr	r0, [r7, #4]
 800caa8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cab0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	689b      	ldr	r3, [r3, #8]
 800caba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cabe:	2b40      	cmp	r3, #64	@ 0x40
 800cac0:	d005      	beq.n	800cace <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800cac2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800cac6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d058      	beq.n	800cb80 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800cace:	6878      	ldr	r0, [r7, #4]
 800cad0:	f001 f91b 	bl	800dd0a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	689b      	ldr	r3, [r3, #8]
 800cada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cade:	2b40      	cmp	r3, #64	@ 0x40
 800cae0:	d148      	bne.n	800cb74 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	3308      	adds	r3, #8
 800cae8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800caf0:	e853 3f00 	ldrex	r3, [r3]
 800caf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800caf8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cafc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cb00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	3308      	adds	r3, #8
 800cb0a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800cb0e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800cb12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb16:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800cb1a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800cb1e:	e841 2300 	strex	r3, r2, [r1]
 800cb22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800cb26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1d9      	bne.n	800cae2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d017      	beq.n	800cb68 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb3e:	4a18      	ldr	r2, [pc, #96]	@ (800cba0 <HAL_UART_IRQHandler+0x2cc>)
 800cb40:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fb fa7b 	bl	8008044 <HAL_DMA_Abort_IT>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d01f      	beq.n	800cb94 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cb5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800cb62:	4610      	mov	r0, r2
 800cb64:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb66:	e015      	b.n	800cb94 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb72:	e00f      	b.n	800cb94 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb7a:	6878      	ldr	r0, [r7, #4]
 800cb7c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb7e:	e009      	b.n	800cb94 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800cb86:	6878      	ldr	r0, [r7, #4]
 800cb88:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800cb92:	e1e8      	b.n	800cf66 <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cb94:	bf00      	nop
    return;
 800cb96:	e1e6      	b.n	800cf66 <HAL_UART_IRQHandler+0x692>
 800cb98:	10000001 	.word	0x10000001
 800cb9c:	04000120 	.word	0x04000120
 800cba0:	0800df19 	.word	0x0800df19

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cba8:	2b01      	cmp	r3, #1
 800cbaa:	f040 8176 	bne.w	800ce9a <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800cbae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbb2:	f003 0310 	and.w	r3, r3, #16
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	f000 816f 	beq.w	800ce9a <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800cbbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cbc0:	f003 0310 	and.w	r3, r3, #16
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	f000 8168 	beq.w	800ce9a <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2210      	movs	r2, #16
 800cbd0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	689b      	ldr	r3, [r3, #8]
 800cbd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbdc:	2b40      	cmp	r3, #64	@ 0x40
 800cbde:	f040 80dc 	bne.w	800cd9a <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	685b      	ldr	r3, [r3, #4]
 800cbec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800cbf0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	f000 80b1 	beq.w	800cd5c <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cc00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc04:	429a      	cmp	r2, r3
 800cc06:	f080 80a9 	bcs.w	800cd5c <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cc10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f003 0320 	and.w	r3, r3, #32
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	f040 8087 	bne.w	800cd36 <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800cc34:	e853 3f00 	ldrex	r3, [r3]
 800cc38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800cc3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cc40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cc44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	461a      	mov	r2, r3
 800cc4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800cc52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cc56:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cc5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cc62:	e841 2300 	strex	r3, r2, [r1]
 800cc66:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800cc6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d1da      	bne.n	800cc28 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	3308      	adds	r3, #8
 800cc78:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc7a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc7c:	e853 3f00 	ldrex	r3, [r3]
 800cc80:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cc82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc84:	f023 0301 	bic.w	r3, r3, #1
 800cc88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	3308      	adds	r3, #8
 800cc92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800cc96:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800cc9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc9c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cc9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cca2:	e841 2300 	strex	r3, r2, [r1]
 800cca6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cca8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d1e1      	bne.n	800cc72 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	3308      	adds	r3, #8
 800ccb4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ccb8:	e853 3f00 	ldrex	r3, [r3]
 800ccbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ccbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ccc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ccc4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	3308      	adds	r3, #8
 800ccce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ccd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ccd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccd6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ccd8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ccda:	e841 2300 	strex	r3, r2, [r1]
 800ccde:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d1e3      	bne.n	800ccae <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2220      	movs	r2, #32
 800ccea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccfc:	e853 3f00 	ldrex	r3, [r3]
 800cd00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cd02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd04:	f023 0310 	bic.w	r3, r3, #16
 800cd08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	461a      	mov	r2, r3
 800cd12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cd16:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cd18:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd1a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cd1c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cd1e:	e841 2300 	strex	r3, r2, [r1]
 800cd22:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cd24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d1e4      	bne.n	800ccf4 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd30:	4618      	mov	r0, r3
 800cd32:	f7fb f92e 	bl	8007f92 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2202      	movs	r2, #2
 800cd3a:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800cd4e:	b292      	uxth	r2, r2
 800cd50:	1a8a      	subs	r2, r1, r2
 800cd52:	b292      	uxth	r2, r2
 800cd54:	4611      	mov	r1, r2
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800cd5a:	e106      	b.n	800cf6a <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd62:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800cd66:	429a      	cmp	r2, r3
 800cd68:	f040 80ff 	bne.w	800cf6a <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	f003 0320 	and.w	r3, r3, #32
 800cd7a:	2b20      	cmp	r3, #32
 800cd7c:	f040 80f5 	bne.w	800cf6a <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2202      	movs	r2, #2
 800cd84:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cd8c:	687a      	ldr	r2, [r7, #4]
 800cd8e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800cd92:	4611      	mov	r1, r2
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	4798      	blx	r3
      return;
 800cd98:	e0e7      	b.n	800cf6a <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cda6:	b29b      	uxth	r3, r3
 800cda8:	1ad3      	subs	r3, r2, r3
 800cdaa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cdb4:	b29b      	uxth	r3, r3
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	f000 80d9 	beq.w	800cf6e <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800cdbc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f000 80d4 	beq.w	800cf6e <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdce:	e853 3f00 	ldrex	r3, [r3]
 800cdd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cdd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cdda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	461a      	mov	r2, r3
 800cde4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cde8:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cdee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cdf0:	e841 2300 	strex	r3, r2, [r1]
 800cdf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cdf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d1e4      	bne.n	800cdc6 <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	3308      	adds	r3, #8
 800ce02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce06:	e853 3f00 	ldrex	r3, [r3]
 800ce0a:	623b      	str	r3, [r7, #32]
   return(result);
 800ce0c:	6a3b      	ldr	r3, [r7, #32]
 800ce0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ce12:	f023 0301 	bic.w	r3, r3, #1
 800ce16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	3308      	adds	r3, #8
 800ce20:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ce24:	633a      	str	r2, [r7, #48]	@ 0x30
 800ce26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ce2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce2c:	e841 2300 	strex	r3, r2, [r1]
 800ce30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ce32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d1e1      	bne.n	800cdfc <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2220      	movs	r2, #32
 800ce3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2200      	movs	r2, #0
 800ce44:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	2200      	movs	r2, #0
 800ce4a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce52:	693b      	ldr	r3, [r7, #16]
 800ce54:	e853 3f00 	ldrex	r3, [r3]
 800ce58:	60fb      	str	r3, [r7, #12]
   return(result);
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	f023 0310 	bic.w	r3, r3, #16
 800ce60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	461a      	mov	r2, r3
 800ce6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ce6e:	61fb      	str	r3, [r7, #28]
 800ce70:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce72:	69b9      	ldr	r1, [r7, #24]
 800ce74:	69fa      	ldr	r2, [r7, #28]
 800ce76:	e841 2300 	strex	r3, r2, [r1]
 800ce7a:	617b      	str	r3, [r7, #20]
   return(result);
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d1e4      	bne.n	800ce4c <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2202      	movs	r2, #2
 800ce86:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ce8e:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800ce92:	4611      	mov	r1, r2
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ce98:	e069      	b.n	800cf6e <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ce9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ce9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d010      	beq.n	800cec8 <HAL_UART_IRQHandler+0x5f4>
 800cea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ceaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d00a      	beq.n	800cec8 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ceba:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cec6:	e055      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cecc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d014      	beq.n	800cefe <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ced4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ced8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d105      	bne.n	800ceec <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cee0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cee4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d008      	beq.n	800cefe <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d03e      	beq.n	800cf72 <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	4798      	blx	r3
    }
    return;
 800cefc:	e039      	b.n	800cf72 <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cefe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d009      	beq.n	800cf1e <HAL_UART_IRQHandler+0x64a>
 800cf0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d003      	beq.n	800cf1e <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f001 f812 	bl	800df40 <UART_EndTransmit_IT>
    return;
 800cf1c:	e02a      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cf1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00b      	beq.n	800cf42 <HAL_UART_IRQHandler+0x66e>
 800cf2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf2e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d005      	beq.n	800cf42 <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cf40:	e018      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cf42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cf46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d012      	beq.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
 800cf4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	da0e      	bge.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800cf5c:	6878      	ldr	r0, [r7, #4]
 800cf5e:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cf60:	e008      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cf62:	bf00      	nop
 800cf64:	e006      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
    return;
 800cf66:	bf00      	nop
 800cf68:	e004      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cf6a:	bf00      	nop
 800cf6c:	e002      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
      return;
 800cf6e:	bf00      	nop
 800cf70:	e000      	b.n	800cf74 <HAL_UART_IRQHandler+0x6a0>
    return;
 800cf72:	bf00      	nop
  }
}
 800cf74:	37e8      	adds	r7, #232	@ 0xe8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
 800cf7a:	bf00      	nop

0800cf7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800cf7c:	b480      	push	{r7}
 800cf7e:	b083      	sub	sp, #12
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cf84:	bf00      	nop
 800cf86:	370c      	adds	r7, #12
 800cf88:	46bd      	mov	sp, r7
 800cf8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf8e:	4770      	bx	lr

0800cf90 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cf90:	b480      	push	{r7}
 800cf92:	b083      	sub	sp, #12
 800cf94:	af00      	add	r7, sp, #0
 800cf96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cf98:	bf00      	nop
 800cf9a:	370c      	adds	r7, #12
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa2:	4770      	bx	lr

0800cfa4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800cfa4:	b480      	push	{r7}
 800cfa6:	b083      	sub	sp, #12
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800cfac:	bf00      	nop
 800cfae:	370c      	adds	r7, #12
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb6:	4770      	bx	lr

0800cfb8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800cfb8:	b480      	push	{r7}
 800cfba:	b083      	sub	sp, #12
 800cfbc:	af00      	add	r7, sp, #0
 800cfbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b083      	sub	sp, #12
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cfd4:	bf00      	nop
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfde:	4770      	bx	lr

0800cfe0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800cfe0:	b480      	push	{r7}
 800cfe2:	b083      	sub	sp, #12
 800cfe4:	af00      	add	r7, sp, #0
 800cfe6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800cfe8:	bf00      	nop
 800cfea:	370c      	adds	r7, #12
 800cfec:	46bd      	mov	sp, r7
 800cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff2:	4770      	bx	lr

0800cff4 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800cffc:	bf00      	nop
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800d008:	b480      	push	{r7}
 800d00a:	b083      	sub	sp, #12
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr

0800d01c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	460b      	mov	r3, r1
 800d026:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d028:	bf00      	nop
 800d02a:	370c      	adds	r7, #12
 800d02c:	46bd      	mov	sp, r7
 800d02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d032:	4770      	bx	lr

0800d034 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800d034:	b480      	push	{r7}
 800d036:	b083      	sub	sp, #12
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	4a1a      	ldr	r2, [pc, #104]	@ (800d0a8 <UART_InitCallbacksToDefault+0x74>)
 800d040:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a19      	ldr	r2, [pc, #100]	@ (800d0ac <UART_InitCallbacksToDefault+0x78>)
 800d048:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	4a18      	ldr	r2, [pc, #96]	@ (800d0b0 <UART_InitCallbacksToDefault+0x7c>)
 800d050:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	4a17      	ldr	r2, [pc, #92]	@ (800d0b4 <UART_InitCallbacksToDefault+0x80>)
 800d058:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	4a16      	ldr	r2, [pc, #88]	@ (800d0b8 <UART_InitCallbacksToDefault+0x84>)
 800d060:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	4a15      	ldr	r2, [pc, #84]	@ (800d0bc <UART_InitCallbacksToDefault+0x88>)
 800d068:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	4a14      	ldr	r2, [pc, #80]	@ (800d0c0 <UART_InitCallbacksToDefault+0x8c>)
 800d070:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	4a13      	ldr	r2, [pc, #76]	@ (800d0c4 <UART_InitCallbacksToDefault+0x90>)
 800d078:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	4a12      	ldr	r2, [pc, #72]	@ (800d0c8 <UART_InitCallbacksToDefault+0x94>)
 800d080:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a11      	ldr	r2, [pc, #68]	@ (800d0cc <UART_InitCallbacksToDefault+0x98>)
 800d088:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	4a10      	ldr	r2, [pc, #64]	@ (800d0d0 <UART_InitCallbacksToDefault+0x9c>)
 800d090:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	4a0f      	ldr	r2, [pc, #60]	@ (800d0d4 <UART_InitCallbacksToDefault+0xa0>)
 800d098:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	0800cf91 	.word	0x0800cf91
 800d0ac:	0800cf7d 	.word	0x0800cf7d
 800d0b0:	0800cfb9 	.word	0x0800cfb9
 800d0b4:	0800cfa5 	.word	0x0800cfa5
 800d0b8:	0800cfcd 	.word	0x0800cfcd
 800d0bc:	0800cfe1 	.word	0x0800cfe1
 800d0c0:	0800cff5 	.word	0x0800cff5
 800d0c4:	0800d009 	.word	0x0800d009
 800d0c8:	0800ea05 	.word	0x0800ea05
 800d0cc:	0800ea19 	.word	0x0800ea19
 800d0d0:	0800ea2d 	.word	0x0800ea2d
 800d0d4:	0800d01d 	.word	0x0800d01d

0800d0d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d0d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d0dc:	b08c      	sub	sp, #48	@ 0x30
 800d0de:	af00      	add	r7, sp, #0
 800d0e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d0e8:	697b      	ldr	r3, [r7, #20]
 800d0ea:	689a      	ldr	r2, [r3, #8]
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	691b      	ldr	r3, [r3, #16]
 800d0f0:	431a      	orrs	r2, r3
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	695b      	ldr	r3, [r3, #20]
 800d0f6:	431a      	orrs	r2, r3
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	69db      	ldr	r3, [r3, #28]
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d100:	697b      	ldr	r3, [r7, #20]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	681a      	ldr	r2, [r3, #0]
 800d106:	4baa      	ldr	r3, [pc, #680]	@ (800d3b0 <UART_SetConfig+0x2d8>)
 800d108:	4013      	ands	r3, r2
 800d10a:	697a      	ldr	r2, [r7, #20]
 800d10c:	6812      	ldr	r2, [r2, #0]
 800d10e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d110:	430b      	orrs	r3, r1
 800d112:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d11e:	697b      	ldr	r3, [r7, #20]
 800d120:	68da      	ldr	r2, [r3, #12]
 800d122:	697b      	ldr	r3, [r7, #20]
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	430a      	orrs	r2, r1
 800d128:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	699b      	ldr	r3, [r3, #24]
 800d12e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d130:	697b      	ldr	r3, [r7, #20]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a9f      	ldr	r2, [pc, #636]	@ (800d3b4 <UART_SetConfig+0x2dc>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d004      	beq.n	800d144 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d13a:	697b      	ldr	r3, [r7, #20]
 800d13c:	6a1b      	ldr	r3, [r3, #32]
 800d13e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d140:	4313      	orrs	r3, r2
 800d142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	689b      	ldr	r3, [r3, #8]
 800d14a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d14e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d152:	697a      	ldr	r2, [r7, #20]
 800d154:	6812      	ldr	r2, [r2, #0]
 800d156:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d158:	430b      	orrs	r3, r1
 800d15a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d162:	f023 010f 	bic.w	r1, r3, #15
 800d166:	697b      	ldr	r3, [r7, #20]
 800d168:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	430a      	orrs	r2, r1
 800d170:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	4a90      	ldr	r2, [pc, #576]	@ (800d3b8 <UART_SetConfig+0x2e0>)
 800d178:	4293      	cmp	r3, r2
 800d17a:	d125      	bne.n	800d1c8 <UART_SetConfig+0xf0>
 800d17c:	4b8f      	ldr	r3, [pc, #572]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d17e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d182:	f003 0303 	and.w	r3, r3, #3
 800d186:	2b03      	cmp	r3, #3
 800d188:	d81a      	bhi.n	800d1c0 <UART_SetConfig+0xe8>
 800d18a:	a201      	add	r2, pc, #4	@ (adr r2, 800d190 <UART_SetConfig+0xb8>)
 800d18c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d190:	0800d1a1 	.word	0x0800d1a1
 800d194:	0800d1b1 	.word	0x0800d1b1
 800d198:	0800d1a9 	.word	0x0800d1a9
 800d19c:	0800d1b9 	.word	0x0800d1b9
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1a6:	e116      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d1a8:	2302      	movs	r3, #2
 800d1aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1ae:	e112      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d1b0:	2304      	movs	r3, #4
 800d1b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1b6:	e10e      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d1b8:	2308      	movs	r3, #8
 800d1ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1be:	e10a      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d1c0:	2310      	movs	r3, #16
 800d1c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1c6:	e106      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d1c8:	697b      	ldr	r3, [r7, #20]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	4a7c      	ldr	r2, [pc, #496]	@ (800d3c0 <UART_SetConfig+0x2e8>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d138      	bne.n	800d244 <UART_SetConfig+0x16c>
 800d1d2:	4b7a      	ldr	r3, [pc, #488]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d1d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1d8:	f003 030c 	and.w	r3, r3, #12
 800d1dc:	2b0c      	cmp	r3, #12
 800d1de:	d82d      	bhi.n	800d23c <UART_SetConfig+0x164>
 800d1e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d1e8 <UART_SetConfig+0x110>)
 800d1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1e6:	bf00      	nop
 800d1e8:	0800d21d 	.word	0x0800d21d
 800d1ec:	0800d23d 	.word	0x0800d23d
 800d1f0:	0800d23d 	.word	0x0800d23d
 800d1f4:	0800d23d 	.word	0x0800d23d
 800d1f8:	0800d22d 	.word	0x0800d22d
 800d1fc:	0800d23d 	.word	0x0800d23d
 800d200:	0800d23d 	.word	0x0800d23d
 800d204:	0800d23d 	.word	0x0800d23d
 800d208:	0800d225 	.word	0x0800d225
 800d20c:	0800d23d 	.word	0x0800d23d
 800d210:	0800d23d 	.word	0x0800d23d
 800d214:	0800d23d 	.word	0x0800d23d
 800d218:	0800d235 	.word	0x0800d235
 800d21c:	2300      	movs	r3, #0
 800d21e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d222:	e0d8      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d224:	2302      	movs	r3, #2
 800d226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d22a:	e0d4      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d22c:	2304      	movs	r3, #4
 800d22e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d232:	e0d0      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d234:	2308      	movs	r3, #8
 800d236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d23a:	e0cc      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d23c:	2310      	movs	r3, #16
 800d23e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d242:	e0c8      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d244:	697b      	ldr	r3, [r7, #20]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4a5e      	ldr	r2, [pc, #376]	@ (800d3c4 <UART_SetConfig+0x2ec>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d125      	bne.n	800d29a <UART_SetConfig+0x1c2>
 800d24e:	4b5b      	ldr	r3, [pc, #364]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d254:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d258:	2b30      	cmp	r3, #48	@ 0x30
 800d25a:	d016      	beq.n	800d28a <UART_SetConfig+0x1b2>
 800d25c:	2b30      	cmp	r3, #48	@ 0x30
 800d25e:	d818      	bhi.n	800d292 <UART_SetConfig+0x1ba>
 800d260:	2b20      	cmp	r3, #32
 800d262:	d00a      	beq.n	800d27a <UART_SetConfig+0x1a2>
 800d264:	2b20      	cmp	r3, #32
 800d266:	d814      	bhi.n	800d292 <UART_SetConfig+0x1ba>
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d002      	beq.n	800d272 <UART_SetConfig+0x19a>
 800d26c:	2b10      	cmp	r3, #16
 800d26e:	d008      	beq.n	800d282 <UART_SetConfig+0x1aa>
 800d270:	e00f      	b.n	800d292 <UART_SetConfig+0x1ba>
 800d272:	2300      	movs	r3, #0
 800d274:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d278:	e0ad      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d27a:	2302      	movs	r3, #2
 800d27c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d280:	e0a9      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d282:	2304      	movs	r3, #4
 800d284:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d288:	e0a5      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d28a:	2308      	movs	r3, #8
 800d28c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d290:	e0a1      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d292:	2310      	movs	r3, #16
 800d294:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d298:	e09d      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d29a:	697b      	ldr	r3, [r7, #20]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	4a4a      	ldr	r2, [pc, #296]	@ (800d3c8 <UART_SetConfig+0x2f0>)
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d125      	bne.n	800d2f0 <UART_SetConfig+0x218>
 800d2a4:	4b45      	ldr	r3, [pc, #276]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d2a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d2ae:	2bc0      	cmp	r3, #192	@ 0xc0
 800d2b0:	d016      	beq.n	800d2e0 <UART_SetConfig+0x208>
 800d2b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800d2b4:	d818      	bhi.n	800d2e8 <UART_SetConfig+0x210>
 800d2b6:	2b80      	cmp	r3, #128	@ 0x80
 800d2b8:	d00a      	beq.n	800d2d0 <UART_SetConfig+0x1f8>
 800d2ba:	2b80      	cmp	r3, #128	@ 0x80
 800d2bc:	d814      	bhi.n	800d2e8 <UART_SetConfig+0x210>
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d002      	beq.n	800d2c8 <UART_SetConfig+0x1f0>
 800d2c2:	2b40      	cmp	r3, #64	@ 0x40
 800d2c4:	d008      	beq.n	800d2d8 <UART_SetConfig+0x200>
 800d2c6:	e00f      	b.n	800d2e8 <UART_SetConfig+0x210>
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2ce:	e082      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d2d0:	2302      	movs	r3, #2
 800d2d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2d6:	e07e      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d2d8:	2304      	movs	r3, #4
 800d2da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2de:	e07a      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d2e0:	2308      	movs	r3, #8
 800d2e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2e6:	e076      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d2e8:	2310      	movs	r3, #16
 800d2ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d2ee:	e072      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4a35      	ldr	r2, [pc, #212]	@ (800d3cc <UART_SetConfig+0x2f4>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d12a      	bne.n	800d350 <UART_SetConfig+0x278>
 800d2fa:	4b30      	ldr	r3, [pc, #192]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d2fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d300:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d304:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d308:	d01a      	beq.n	800d340 <UART_SetConfig+0x268>
 800d30a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d30e:	d81b      	bhi.n	800d348 <UART_SetConfig+0x270>
 800d310:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d314:	d00c      	beq.n	800d330 <UART_SetConfig+0x258>
 800d316:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d31a:	d815      	bhi.n	800d348 <UART_SetConfig+0x270>
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d003      	beq.n	800d328 <UART_SetConfig+0x250>
 800d320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d324:	d008      	beq.n	800d338 <UART_SetConfig+0x260>
 800d326:	e00f      	b.n	800d348 <UART_SetConfig+0x270>
 800d328:	2300      	movs	r3, #0
 800d32a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d32e:	e052      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d330:	2302      	movs	r3, #2
 800d332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d336:	e04e      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d338:	2304      	movs	r3, #4
 800d33a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d33e:	e04a      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d340:	2308      	movs	r3, #8
 800d342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d346:	e046      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d348:	2310      	movs	r3, #16
 800d34a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d34e:	e042      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4a17      	ldr	r2, [pc, #92]	@ (800d3b4 <UART_SetConfig+0x2dc>)
 800d356:	4293      	cmp	r3, r2
 800d358:	d13a      	bne.n	800d3d0 <UART_SetConfig+0x2f8>
 800d35a:	4b18      	ldr	r3, [pc, #96]	@ (800d3bc <UART_SetConfig+0x2e4>)
 800d35c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d360:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d364:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d368:	d01a      	beq.n	800d3a0 <UART_SetConfig+0x2c8>
 800d36a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d36e:	d81b      	bhi.n	800d3a8 <UART_SetConfig+0x2d0>
 800d370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d374:	d00c      	beq.n	800d390 <UART_SetConfig+0x2b8>
 800d376:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d37a:	d815      	bhi.n	800d3a8 <UART_SetConfig+0x2d0>
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d003      	beq.n	800d388 <UART_SetConfig+0x2b0>
 800d380:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d384:	d008      	beq.n	800d398 <UART_SetConfig+0x2c0>
 800d386:	e00f      	b.n	800d3a8 <UART_SetConfig+0x2d0>
 800d388:	2300      	movs	r3, #0
 800d38a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d38e:	e022      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d390:	2302      	movs	r3, #2
 800d392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d396:	e01e      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d398:	2304      	movs	r3, #4
 800d39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d39e:	e01a      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d3a0:	2308      	movs	r3, #8
 800d3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3a6:	e016      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d3a8:	2310      	movs	r3, #16
 800d3aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d3ae:	e012      	b.n	800d3d6 <UART_SetConfig+0x2fe>
 800d3b0:	cfff69f3 	.word	0xcfff69f3
 800d3b4:	40008000 	.word	0x40008000
 800d3b8:	40013800 	.word	0x40013800
 800d3bc:	40021000 	.word	0x40021000
 800d3c0:	40004400 	.word	0x40004400
 800d3c4:	40004800 	.word	0x40004800
 800d3c8:	40004c00 	.word	0x40004c00
 800d3cc:	40005000 	.word	0x40005000
 800d3d0:	2310      	movs	r3, #16
 800d3d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d3d6:	697b      	ldr	r3, [r7, #20]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	4aae      	ldr	r2, [pc, #696]	@ (800d694 <UART_SetConfig+0x5bc>)
 800d3dc:	4293      	cmp	r3, r2
 800d3de:	f040 8097 	bne.w	800d510 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d3e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d3e6:	2b08      	cmp	r3, #8
 800d3e8:	d823      	bhi.n	800d432 <UART_SetConfig+0x35a>
 800d3ea:	a201      	add	r2, pc, #4	@ (adr r2, 800d3f0 <UART_SetConfig+0x318>)
 800d3ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3f0:	0800d415 	.word	0x0800d415
 800d3f4:	0800d433 	.word	0x0800d433
 800d3f8:	0800d41d 	.word	0x0800d41d
 800d3fc:	0800d433 	.word	0x0800d433
 800d400:	0800d423 	.word	0x0800d423
 800d404:	0800d433 	.word	0x0800d433
 800d408:	0800d433 	.word	0x0800d433
 800d40c:	0800d433 	.word	0x0800d433
 800d410:	0800d42b 	.word	0x0800d42b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d414:	f7fb fefa 	bl	800920c <HAL_RCC_GetPCLK1Freq>
 800d418:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d41a:	e010      	b.n	800d43e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d41c:	4b9e      	ldr	r3, [pc, #632]	@ (800d698 <UART_SetConfig+0x5c0>)
 800d41e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d420:	e00d      	b.n	800d43e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d422:	f7fb fe85 	bl	8009130 <HAL_RCC_GetSysClockFreq>
 800d426:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d428:	e009      	b.n	800d43e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d42a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d42e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d430:	e005      	b.n	800d43e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800d432:	2300      	movs	r3, #0
 800d434:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d436:	2301      	movs	r3, #1
 800d438:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d43c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d440:	2b00      	cmp	r3, #0
 800d442:	f000 8130 	beq.w	800d6a6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d44a:	4a94      	ldr	r2, [pc, #592]	@ (800d69c <UART_SetConfig+0x5c4>)
 800d44c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d450:	461a      	mov	r2, r3
 800d452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d454:	fbb3 f3f2 	udiv	r3, r3, r2
 800d458:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	685a      	ldr	r2, [r3, #4]
 800d45e:	4613      	mov	r3, r2
 800d460:	005b      	lsls	r3, r3, #1
 800d462:	4413      	add	r3, r2
 800d464:	69ba      	ldr	r2, [r7, #24]
 800d466:	429a      	cmp	r2, r3
 800d468:	d305      	bcc.n	800d476 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d470:	69ba      	ldr	r2, [r7, #24]
 800d472:	429a      	cmp	r2, r3
 800d474:	d903      	bls.n	800d47e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800d476:	2301      	movs	r3, #1
 800d478:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d47c:	e113      	b.n	800d6a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d480:	2200      	movs	r2, #0
 800d482:	60bb      	str	r3, [r7, #8]
 800d484:	60fa      	str	r2, [r7, #12]
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d48a:	4a84      	ldr	r2, [pc, #528]	@ (800d69c <UART_SetConfig+0x5c4>)
 800d48c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d490:	b29b      	uxth	r3, r3
 800d492:	2200      	movs	r2, #0
 800d494:	603b      	str	r3, [r7, #0]
 800d496:	607a      	str	r2, [r7, #4]
 800d498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d49c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d4a0:	f7f3 fca4 	bl	8000dec <__aeabi_uldivmod>
 800d4a4:	4602      	mov	r2, r0
 800d4a6:	460b      	mov	r3, r1
 800d4a8:	4610      	mov	r0, r2
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	f04f 0200 	mov.w	r2, #0
 800d4b0:	f04f 0300 	mov.w	r3, #0
 800d4b4:	020b      	lsls	r3, r1, #8
 800d4b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d4ba:	0202      	lsls	r2, r0, #8
 800d4bc:	6979      	ldr	r1, [r7, #20]
 800d4be:	6849      	ldr	r1, [r1, #4]
 800d4c0:	0849      	lsrs	r1, r1, #1
 800d4c2:	2000      	movs	r0, #0
 800d4c4:	460c      	mov	r4, r1
 800d4c6:	4605      	mov	r5, r0
 800d4c8:	eb12 0804 	adds.w	r8, r2, r4
 800d4cc:	eb43 0905 	adc.w	r9, r3, r5
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	685b      	ldr	r3, [r3, #4]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	469a      	mov	sl, r3
 800d4d8:	4693      	mov	fp, r2
 800d4da:	4652      	mov	r2, sl
 800d4dc:	465b      	mov	r3, fp
 800d4de:	4640      	mov	r0, r8
 800d4e0:	4649      	mov	r1, r9
 800d4e2:	f7f3 fc83 	bl	8000dec <__aeabi_uldivmod>
 800d4e6:	4602      	mov	r2, r0
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	4613      	mov	r3, r2
 800d4ec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d4ee:	6a3b      	ldr	r3, [r7, #32]
 800d4f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d4f4:	d308      	bcc.n	800d508 <UART_SetConfig+0x430>
 800d4f6:	6a3b      	ldr	r3, [r7, #32]
 800d4f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d4fc:	d204      	bcs.n	800d508 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800d4fe:	697b      	ldr	r3, [r7, #20]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	6a3a      	ldr	r2, [r7, #32]
 800d504:	60da      	str	r2, [r3, #12]
 800d506:	e0ce      	b.n	800d6a6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800d508:	2301      	movs	r3, #1
 800d50a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d50e:	e0ca      	b.n	800d6a6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	69db      	ldr	r3, [r3, #28]
 800d514:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d518:	d166      	bne.n	800d5e8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800d51a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d51e:	2b08      	cmp	r3, #8
 800d520:	d827      	bhi.n	800d572 <UART_SetConfig+0x49a>
 800d522:	a201      	add	r2, pc, #4	@ (adr r2, 800d528 <UART_SetConfig+0x450>)
 800d524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d528:	0800d54d 	.word	0x0800d54d
 800d52c:	0800d555 	.word	0x0800d555
 800d530:	0800d55d 	.word	0x0800d55d
 800d534:	0800d573 	.word	0x0800d573
 800d538:	0800d563 	.word	0x0800d563
 800d53c:	0800d573 	.word	0x0800d573
 800d540:	0800d573 	.word	0x0800d573
 800d544:	0800d573 	.word	0x0800d573
 800d548:	0800d56b 	.word	0x0800d56b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d54c:	f7fb fe5e 	bl	800920c <HAL_RCC_GetPCLK1Freq>
 800d550:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d552:	e014      	b.n	800d57e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d554:	f7fb fe70 	bl	8009238 <HAL_RCC_GetPCLK2Freq>
 800d558:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d55a:	e010      	b.n	800d57e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d55c:	4b4e      	ldr	r3, [pc, #312]	@ (800d698 <UART_SetConfig+0x5c0>)
 800d55e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d560:	e00d      	b.n	800d57e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d562:	f7fb fde5 	bl	8009130 <HAL_RCC_GetSysClockFreq>
 800d566:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d568:	e009      	b.n	800d57e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d56a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d56e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d570:	e005      	b.n	800d57e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800d572:	2300      	movs	r3, #0
 800d574:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d576:	2301      	movs	r3, #1
 800d578:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d57c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d580:	2b00      	cmp	r3, #0
 800d582:	f000 8090 	beq.w	800d6a6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d586:	697b      	ldr	r3, [r7, #20]
 800d588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d58a:	4a44      	ldr	r2, [pc, #272]	@ (800d69c <UART_SetConfig+0x5c4>)
 800d58c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d590:	461a      	mov	r2, r3
 800d592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d594:	fbb3 f3f2 	udiv	r3, r3, r2
 800d598:	005a      	lsls	r2, r3, #1
 800d59a:	697b      	ldr	r3, [r7, #20]
 800d59c:	685b      	ldr	r3, [r3, #4]
 800d59e:	085b      	lsrs	r3, r3, #1
 800d5a0:	441a      	add	r2, r3
 800d5a2:	697b      	ldr	r3, [r7, #20]
 800d5a4:	685b      	ldr	r3, [r3, #4]
 800d5a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d5aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	2b0f      	cmp	r3, #15
 800d5b0:	d916      	bls.n	800d5e0 <UART_SetConfig+0x508>
 800d5b2:	6a3b      	ldr	r3, [r7, #32]
 800d5b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5b8:	d212      	bcs.n	800d5e0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d5ba:	6a3b      	ldr	r3, [r7, #32]
 800d5bc:	b29b      	uxth	r3, r3
 800d5be:	f023 030f 	bic.w	r3, r3, #15
 800d5c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d5c4:	6a3b      	ldr	r3, [r7, #32]
 800d5c6:	085b      	lsrs	r3, r3, #1
 800d5c8:	b29b      	uxth	r3, r3
 800d5ca:	f003 0307 	and.w	r3, r3, #7
 800d5ce:	b29a      	uxth	r2, r3
 800d5d0:	8bfb      	ldrh	r3, [r7, #30]
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	681b      	ldr	r3, [r3, #0]
 800d5da:	8bfa      	ldrh	r2, [r7, #30]
 800d5dc:	60da      	str	r2, [r3, #12]
 800d5de:	e062      	b.n	800d6a6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d5e6:	e05e      	b.n	800d6a6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d5e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d5ec:	2b08      	cmp	r3, #8
 800d5ee:	d828      	bhi.n	800d642 <UART_SetConfig+0x56a>
 800d5f0:	a201      	add	r2, pc, #4	@ (adr r2, 800d5f8 <UART_SetConfig+0x520>)
 800d5f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5f6:	bf00      	nop
 800d5f8:	0800d61d 	.word	0x0800d61d
 800d5fc:	0800d625 	.word	0x0800d625
 800d600:	0800d62d 	.word	0x0800d62d
 800d604:	0800d643 	.word	0x0800d643
 800d608:	0800d633 	.word	0x0800d633
 800d60c:	0800d643 	.word	0x0800d643
 800d610:	0800d643 	.word	0x0800d643
 800d614:	0800d643 	.word	0x0800d643
 800d618:	0800d63b 	.word	0x0800d63b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d61c:	f7fb fdf6 	bl	800920c <HAL_RCC_GetPCLK1Freq>
 800d620:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d622:	e014      	b.n	800d64e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d624:	f7fb fe08 	bl	8009238 <HAL_RCC_GetPCLK2Freq>
 800d628:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d62a:	e010      	b.n	800d64e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d62c:	4b1a      	ldr	r3, [pc, #104]	@ (800d698 <UART_SetConfig+0x5c0>)
 800d62e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d630:	e00d      	b.n	800d64e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d632:	f7fb fd7d 	bl	8009130 <HAL_RCC_GetSysClockFreq>
 800d636:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d638:	e009      	b.n	800d64e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d63a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d63e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d640:	e005      	b.n	800d64e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800d642:	2300      	movs	r3, #0
 800d644:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d64c:	bf00      	nop
    }

    if (pclk != 0U)
 800d64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d650:	2b00      	cmp	r3, #0
 800d652:	d028      	beq.n	800d6a6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d654:	697b      	ldr	r3, [r7, #20]
 800d656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d658:	4a10      	ldr	r2, [pc, #64]	@ (800d69c <UART_SetConfig+0x5c4>)
 800d65a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d65e:	461a      	mov	r2, r3
 800d660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d662:	fbb3 f2f2 	udiv	r2, r3, r2
 800d666:	697b      	ldr	r3, [r7, #20]
 800d668:	685b      	ldr	r3, [r3, #4]
 800d66a:	085b      	lsrs	r3, r3, #1
 800d66c:	441a      	add	r2, r3
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	685b      	ldr	r3, [r3, #4]
 800d672:	fbb2 f3f3 	udiv	r3, r2, r3
 800d676:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d678:	6a3b      	ldr	r3, [r7, #32]
 800d67a:	2b0f      	cmp	r3, #15
 800d67c:	d910      	bls.n	800d6a0 <UART_SetConfig+0x5c8>
 800d67e:	6a3b      	ldr	r3, [r7, #32]
 800d680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d684:	d20c      	bcs.n	800d6a0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d686:	6a3b      	ldr	r3, [r7, #32]
 800d688:	b29a      	uxth	r2, r3
 800d68a:	697b      	ldr	r3, [r7, #20]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	60da      	str	r2, [r3, #12]
 800d690:	e009      	b.n	800d6a6 <UART_SetConfig+0x5ce>
 800d692:	bf00      	nop
 800d694:	40008000 	.word	0x40008000
 800d698:	00f42400 	.word	0x00f42400
 800d69c:	080113c0 	.word	0x080113c0
      }
      else
      {
        ret = HAL_ERROR;
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d6a6:	697b      	ldr	r3, [r7, #20]
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d6ae:	697b      	ldr	r3, [r7, #20]
 800d6b0:	2201      	movs	r2, #1
 800d6b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d6b6:	697b      	ldr	r3, [r7, #20]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d6c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3730      	adds	r7, #48	@ 0x30
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d6d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b083      	sub	sp, #12
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6dc:	f003 0308 	and.w	r3, r3, #8
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d00a      	beq.n	800d6fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	685b      	ldr	r3, [r3, #4]
 800d6ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	430a      	orrs	r2, r1
 800d6f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6fe:	f003 0301 	and.w	r3, r3, #1
 800d702:	2b00      	cmp	r3, #0
 800d704:	d00a      	beq.n	800d71c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	685b      	ldr	r3, [r3, #4]
 800d70c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	430a      	orrs	r2, r1
 800d71a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d720:	f003 0302 	and.w	r3, r3, #2
 800d724:	2b00      	cmp	r3, #0
 800d726:	d00a      	beq.n	800d73e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	685b      	ldr	r3, [r3, #4]
 800d72e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	430a      	orrs	r2, r1
 800d73c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d742:	f003 0304 	and.w	r3, r3, #4
 800d746:	2b00      	cmp	r3, #0
 800d748:	d00a      	beq.n	800d760 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	685b      	ldr	r3, [r3, #4]
 800d750:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	430a      	orrs	r2, r1
 800d75e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d764:	f003 0310 	and.w	r3, r3, #16
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d00a      	beq.n	800d782 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	689b      	ldr	r3, [r3, #8]
 800d772:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	430a      	orrs	r2, r1
 800d780:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d786:	f003 0320 	and.w	r3, r3, #32
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	689b      	ldr	r3, [r3, #8]
 800d794:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	430a      	orrs	r2, r1
 800d7a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d01a      	beq.n	800d7e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d7ce:	d10a      	bne.n	800d7e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	430a      	orrs	r2, r1
 800d7e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d00a      	beq.n	800d808 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	685b      	ldr	r3, [r3, #4]
 800d7f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	430a      	orrs	r2, r1
 800d806:	605a      	str	r2, [r3, #4]
  }
}
 800d808:	bf00      	nop
 800d80a:	370c      	adds	r7, #12
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b098      	sub	sp, #96	@ 0x60
 800d818:	af02      	add	r7, sp, #8
 800d81a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2200      	movs	r2, #0
 800d820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d824:	f7f8 feb8 	bl	8006598 <HAL_GetTick>
 800d828:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	f003 0308 	and.w	r3, r3, #8
 800d834:	2b08      	cmp	r3, #8
 800d836:	d12f      	bne.n	800d898 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d838:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d83c:	9300      	str	r3, [sp, #0]
 800d83e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d840:	2200      	movs	r2, #0
 800d842:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f000 f88e 	bl	800d968 <UART_WaitOnFlagUntilTimeout>
 800d84c:	4603      	mov	r3, r0
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d022      	beq.n	800d898 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d85a:	e853 3f00 	ldrex	r3, [r3]
 800d85e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d866:	653b      	str	r3, [r7, #80]	@ 0x50
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	461a      	mov	r2, r3
 800d86e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d870:	647b      	str	r3, [r7, #68]	@ 0x44
 800d872:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d874:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d878:	e841 2300 	strex	r3, r2, [r1]
 800d87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d880:	2b00      	cmp	r3, #0
 800d882:	d1e6      	bne.n	800d852 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	2220      	movs	r2, #32
 800d888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	2200      	movs	r2, #0
 800d890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d894:	2303      	movs	r3, #3
 800d896:	e063      	b.n	800d960 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	f003 0304 	and.w	r3, r3, #4
 800d8a2:	2b04      	cmp	r3, #4
 800d8a4:	d149      	bne.n	800d93a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d8a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d8aa:	9300      	str	r3, [sp, #0]
 800d8ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f000 f857 	bl	800d968 <UART_WaitOnFlagUntilTimeout>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d03c      	beq.n	800d93a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c8:	e853 3f00 	ldrex	r3, [r3]
 800d8cc:	623b      	str	r3, [r7, #32]
   return(result);
 800d8ce:	6a3b      	ldr	r3, [r7, #32]
 800d8d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d8d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	461a      	mov	r2, r3
 800d8dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8de:	633b      	str	r3, [r7, #48]	@ 0x30
 800d8e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8e6:	e841 2300 	strex	r3, r2, [r1]
 800d8ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d8ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1e6      	bne.n	800d8c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	3308      	adds	r3, #8
 800d8f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8fa:	693b      	ldr	r3, [r7, #16]
 800d8fc:	e853 3f00 	ldrex	r3, [r3]
 800d900:	60fb      	str	r3, [r7, #12]
   return(result);
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f023 0301 	bic.w	r3, r3, #1
 800d908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	3308      	adds	r3, #8
 800d910:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d912:	61fa      	str	r2, [r7, #28]
 800d914:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d916:	69b9      	ldr	r1, [r7, #24]
 800d918:	69fa      	ldr	r2, [r7, #28]
 800d91a:	e841 2300 	strex	r3, r2, [r1]
 800d91e:	617b      	str	r3, [r7, #20]
   return(result);
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d1e5      	bne.n	800d8f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	2220      	movs	r2, #32
 800d92a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	2200      	movs	r2, #0
 800d932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d936:	2303      	movs	r3, #3
 800d938:	e012      	b.n	800d960 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	2220      	movs	r2, #32
 800d93e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	2220      	movs	r2, #32
 800d946:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	2200      	movs	r2, #0
 800d94e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2200      	movs	r2, #0
 800d954:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	2200      	movs	r2, #0
 800d95a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d95e:	2300      	movs	r3, #0
}
 800d960:	4618      	mov	r0, r3
 800d962:	3758      	adds	r7, #88	@ 0x58
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}

0800d968 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d968:	b580      	push	{r7, lr}
 800d96a:	b084      	sub	sp, #16
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	60f8      	str	r0, [r7, #12]
 800d970:	60b9      	str	r1, [r7, #8]
 800d972:	603b      	str	r3, [r7, #0]
 800d974:	4613      	mov	r3, r2
 800d976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d978:	e04f      	b.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d97a:	69bb      	ldr	r3, [r7, #24]
 800d97c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d980:	d04b      	beq.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d982:	f7f8 fe09 	bl	8006598 <HAL_GetTick>
 800d986:	4602      	mov	r2, r0
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	1ad3      	subs	r3, r2, r3
 800d98c:	69ba      	ldr	r2, [r7, #24]
 800d98e:	429a      	cmp	r2, r3
 800d990:	d302      	bcc.n	800d998 <UART_WaitOnFlagUntilTimeout+0x30>
 800d992:	69bb      	ldr	r3, [r7, #24]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d101      	bne.n	800d99c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d998:	2303      	movs	r3, #3
 800d99a:	e04e      	b.n	800da3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	f003 0304 	and.w	r3, r3, #4
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d037      	beq.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d9aa:	68bb      	ldr	r3, [r7, #8]
 800d9ac:	2b80      	cmp	r3, #128	@ 0x80
 800d9ae:	d034      	beq.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
 800d9b0:	68bb      	ldr	r3, [r7, #8]
 800d9b2:	2b40      	cmp	r3, #64	@ 0x40
 800d9b4:	d031      	beq.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	69db      	ldr	r3, [r3, #28]
 800d9bc:	f003 0308 	and.w	r3, r3, #8
 800d9c0:	2b08      	cmp	r3, #8
 800d9c2:	d110      	bne.n	800d9e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	2208      	movs	r2, #8
 800d9ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d9cc:	68f8      	ldr	r0, [r7, #12]
 800d9ce:	f000 f99c 	bl	800dd0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	2208      	movs	r2, #8
 800d9d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d9e2:	2301      	movs	r3, #1
 800d9e4:	e029      	b.n	800da3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	69db      	ldr	r3, [r3, #28]
 800d9ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d9f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d9f4:	d111      	bne.n	800da1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d9fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800da00:	68f8      	ldr	r0, [r7, #12]
 800da02:	f000 f982 	bl	800dd0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	2220      	movs	r2, #32
 800da0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2200      	movs	r2, #0
 800da12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800da16:	2303      	movs	r3, #3
 800da18:	e00f      	b.n	800da3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	69da      	ldr	r2, [r3, #28]
 800da20:	68bb      	ldr	r3, [r7, #8]
 800da22:	4013      	ands	r3, r2
 800da24:	68ba      	ldr	r2, [r7, #8]
 800da26:	429a      	cmp	r2, r3
 800da28:	bf0c      	ite	eq
 800da2a:	2301      	moveq	r3, #1
 800da2c:	2300      	movne	r3, #0
 800da2e:	b2db      	uxtb	r3, r3
 800da30:	461a      	mov	r2, r3
 800da32:	79fb      	ldrb	r3, [r7, #7]
 800da34:	429a      	cmp	r2, r3
 800da36:	d0a0      	beq.n	800d97a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800da38:	2300      	movs	r3, #0
}
 800da3a:	4618      	mov	r0, r3
 800da3c:	3710      	adds	r7, #16
 800da3e:	46bd      	mov	sp, r7
 800da40:	bd80      	pop	{r7, pc}
	...

0800da44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800da44:	b480      	push	{r7}
 800da46:	b0a3      	sub	sp, #140	@ 0x8c
 800da48:	af00      	add	r7, sp, #0
 800da4a:	60f8      	str	r0, [r7, #12]
 800da4c:	60b9      	str	r1, [r7, #8]
 800da4e:	4613      	mov	r3, r2
 800da50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	68ba      	ldr	r2, [r7, #8]
 800da56:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	88fa      	ldrh	r2, [r7, #6]
 800da5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	88fa      	ldrh	r2, [r7, #6]
 800da64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	2200      	movs	r2, #0
 800da6c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	689b      	ldr	r3, [r3, #8]
 800da72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800da76:	d10e      	bne.n	800da96 <UART_Start_Receive_IT+0x52>
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	691b      	ldr	r3, [r3, #16]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d105      	bne.n	800da8c <UART_Start_Receive_IT+0x48>
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800da86:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800da8a:	e02d      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	22ff      	movs	r2, #255	@ 0xff
 800da90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800da94:	e028      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	689b      	ldr	r3, [r3, #8]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d10d      	bne.n	800daba <UART_Start_Receive_IT+0x76>
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	691b      	ldr	r3, [r3, #16]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d104      	bne.n	800dab0 <UART_Start_Receive_IT+0x6c>
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	22ff      	movs	r2, #255	@ 0xff
 800daaa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800daae:	e01b      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	227f      	movs	r2, #127	@ 0x7f
 800dab4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dab8:	e016      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	689b      	ldr	r3, [r3, #8]
 800dabe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dac2:	d10d      	bne.n	800dae0 <UART_Start_Receive_IT+0x9c>
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	691b      	ldr	r3, [r3, #16]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d104      	bne.n	800dad6 <UART_Start_Receive_IT+0x92>
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	227f      	movs	r2, #127	@ 0x7f
 800dad0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dad4:	e008      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	223f      	movs	r2, #63	@ 0x3f
 800dada:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800dade:	e003      	b.n	800dae8 <UART_Start_Receive_IT+0xa4>
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	2200      	movs	r2, #0
 800dae4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	2200      	movs	r2, #0
 800daec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	2222      	movs	r2, #34	@ 0x22
 800daf4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	3308      	adds	r3, #8
 800dafe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db02:	e853 3f00 	ldrex	r3, [r3]
 800db06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800db08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db0a:	f043 0301 	orr.w	r3, r3, #1
 800db0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	3308      	adds	r3, #8
 800db18:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800db1c:	673a      	str	r2, [r7, #112]	@ 0x70
 800db1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db20:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800db22:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800db24:	e841 2300 	strex	r3, r2, [r1]
 800db28:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800db2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1e3      	bne.n	800daf8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800db34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db38:	d14f      	bne.n	800dbda <UART_Start_Receive_IT+0x196>
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800db40:	88fa      	ldrh	r2, [r7, #6]
 800db42:	429a      	cmp	r2, r3
 800db44:	d349      	bcc.n	800dbda <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	689b      	ldr	r3, [r3, #8]
 800db4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800db4e:	d107      	bne.n	800db60 <UART_Start_Receive_IT+0x11c>
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	691b      	ldr	r3, [r3, #16]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d103      	bne.n	800db60 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	4a47      	ldr	r2, [pc, #284]	@ (800dc78 <UART_Start_Receive_IT+0x234>)
 800db5c:	675a      	str	r2, [r3, #116]	@ 0x74
 800db5e:	e002      	b.n	800db66 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	4a46      	ldr	r2, [pc, #280]	@ (800dc7c <UART_Start_Receive_IT+0x238>)
 800db64:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	691b      	ldr	r3, [r3, #16]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d01a      	beq.n	800dba4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db76:	e853 3f00 	ldrex	r3, [r3]
 800db7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800db7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	461a      	mov	r2, r3
 800db8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800db90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db92:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db94:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800db96:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800db98:	e841 2300 	strex	r3, r2, [r1]
 800db9c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800db9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d1e4      	bne.n	800db6e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	3308      	adds	r3, #8
 800dbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbae:	e853 3f00 	ldrex	r3, [r3]
 800dbb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dbb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dbba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	3308      	adds	r3, #8
 800dbc2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dbc4:	64ba      	str	r2, [r7, #72]	@ 0x48
 800dbc6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbc8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dbca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dbcc:	e841 2300 	strex	r3, r2, [r1]
 800dbd0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800dbd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d1e5      	bne.n	800dba4 <UART_Start_Receive_IT+0x160>
 800dbd8:	e046      	b.n	800dc68 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	689b      	ldr	r3, [r3, #8]
 800dbde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800dbe2:	d107      	bne.n	800dbf4 <UART_Start_Receive_IT+0x1b0>
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	691b      	ldr	r3, [r3, #16]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d103      	bne.n	800dbf4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	4a24      	ldr	r2, [pc, #144]	@ (800dc80 <UART_Start_Receive_IT+0x23c>)
 800dbf0:	675a      	str	r2, [r3, #116]	@ 0x74
 800dbf2:	e002      	b.n	800dbfa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	4a23      	ldr	r2, [pc, #140]	@ (800dc84 <UART_Start_Receive_IT+0x240>)
 800dbf8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	691b      	ldr	r3, [r3, #16]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d019      	beq.n	800dc36 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc0a:	e853 3f00 	ldrex	r3, [r3]
 800dc0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dc10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc12:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800dc16:	677b      	str	r3, [r7, #116]	@ 0x74
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	461a      	mov	r2, r3
 800dc1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc20:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc22:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dc26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc28:	e841 2300 	strex	r3, r2, [r1]
 800dc2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800dc2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d1e6      	bne.n	800dc02 <UART_Start_Receive_IT+0x1be>
 800dc34:	e018      	b.n	800dc68 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc3c:	697b      	ldr	r3, [r7, #20]
 800dc3e:	e853 3f00 	ldrex	r3, [r3]
 800dc42:	613b      	str	r3, [r7, #16]
   return(result);
 800dc44:	693b      	ldr	r3, [r7, #16]
 800dc46:	f043 0320 	orr.w	r3, r3, #32
 800dc4a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	461a      	mov	r2, r3
 800dc52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dc54:	623b      	str	r3, [r7, #32]
 800dc56:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc58:	69f9      	ldr	r1, [r7, #28]
 800dc5a:	6a3a      	ldr	r2, [r7, #32]
 800dc5c:	e841 2300 	strex	r3, r2, [r1]
 800dc60:	61bb      	str	r3, [r7, #24]
   return(result);
 800dc62:	69bb      	ldr	r3, [r7, #24]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d1e6      	bne.n	800dc36 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800dc68:	2300      	movs	r3, #0
}
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	378c      	adds	r7, #140	@ 0x8c
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc74:	4770      	bx	lr
 800dc76:	bf00      	nop
 800dc78:	0800e68d 	.word	0x0800e68d
 800dc7c:	0800e31d 	.word	0x0800e31d
 800dc80:	0800e15d 	.word	0x0800e15d
 800dc84:	0800df9d 	.word	0x0800df9d

0800dc88 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b08f      	sub	sp, #60	@ 0x3c
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc96:	6a3b      	ldr	r3, [r7, #32]
 800dc98:	e853 3f00 	ldrex	r3, [r3]
 800dc9c:	61fb      	str	r3, [r7, #28]
   return(result);
 800dc9e:	69fb      	ldr	r3, [r7, #28]
 800dca0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800dca4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	461a      	mov	r2, r3
 800dcac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dcb0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dcb2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dcb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcb6:	e841 2300 	strex	r3, r2, [r1]
 800dcba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dcbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d1e6      	bne.n	800dc90 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	3308      	adds	r3, #8
 800dcc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	e853 3f00 	ldrex	r3, [r3]
 800dcd0:	60bb      	str	r3, [r7, #8]
   return(result);
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800dcd8:	633b      	str	r3, [r7, #48]	@ 0x30
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	3308      	adds	r3, #8
 800dce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dce2:	61ba      	str	r2, [r7, #24]
 800dce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce6:	6979      	ldr	r1, [r7, #20]
 800dce8:	69ba      	ldr	r2, [r7, #24]
 800dcea:	e841 2300 	strex	r3, r2, [r1]
 800dcee:	613b      	str	r3, [r7, #16]
   return(result);
 800dcf0:	693b      	ldr	r3, [r7, #16]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d1e5      	bne.n	800dcc2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2220      	movs	r2, #32
 800dcfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800dcfe:	bf00      	nop
 800dd00:	373c      	adds	r7, #60	@ 0x3c
 800dd02:	46bd      	mov	sp, r7
 800dd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd08:	4770      	bx	lr

0800dd0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dd0a:	b480      	push	{r7}
 800dd0c:	b095      	sub	sp, #84	@ 0x54
 800dd0e:	af00      	add	r7, sp, #0
 800dd10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd1a:	e853 3f00 	ldrex	r3, [r3]
 800dd1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dd20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dd26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	461a      	mov	r2, r3
 800dd2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd30:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dd36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd38:	e841 2300 	strex	r3, r2, [r1]
 800dd3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dd3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d1e6      	bne.n	800dd12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	3308      	adds	r3, #8
 800dd4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd4c:	6a3b      	ldr	r3, [r7, #32]
 800dd4e:	e853 3f00 	ldrex	r3, [r3]
 800dd52:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd54:	69fb      	ldr	r3, [r7, #28]
 800dd56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd5a:	f023 0301 	bic.w	r3, r3, #1
 800dd5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	3308      	adds	r3, #8
 800dd66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dd6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd70:	e841 2300 	strex	r3, r2, [r1]
 800dd74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d1e3      	bne.n	800dd44 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dd80:	2b01      	cmp	r3, #1
 800dd82:	d118      	bne.n	800ddb6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	e853 3f00 	ldrex	r3, [r3]
 800dd90:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd92:	68bb      	ldr	r3, [r7, #8]
 800dd94:	f023 0310 	bic.w	r3, r3, #16
 800dd98:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	461a      	mov	r2, r3
 800dda0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dda2:	61bb      	str	r3, [r7, #24]
 800dda4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dda6:	6979      	ldr	r1, [r7, #20]
 800dda8:	69ba      	ldr	r2, [r7, #24]
 800ddaa:	e841 2300 	strex	r3, r2, [r1]
 800ddae:	613b      	str	r3, [r7, #16]
   return(result);
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d1e6      	bne.n	800dd84 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	2220      	movs	r2, #32
 800ddba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ddca:	bf00      	nop
 800ddcc:	3754      	adds	r7, #84	@ 0x54
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd4:	4770      	bx	lr

0800ddd6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ddd6:	b580      	push	{r7, lr}
 800ddd8:	b090      	sub	sp, #64	@ 0x40
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dde2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f003 0320 	and.w	r3, r3, #32
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d137      	bne.n	800de62 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ddf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ddfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	3308      	adds	r3, #8
 800de00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de04:	e853 3f00 	ldrex	r3, [r3]
 800de08:	623b      	str	r3, [r7, #32]
   return(result);
 800de0a:	6a3b      	ldr	r3, [r7, #32]
 800de0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800de10:	63bb      	str	r3, [r7, #56]	@ 0x38
 800de12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	3308      	adds	r3, #8
 800de18:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800de1a:	633a      	str	r2, [r7, #48]	@ 0x30
 800de1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de22:	e841 2300 	strex	r3, r2, [r1]
 800de26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800de28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d1e5      	bne.n	800ddfa <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800de2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de34:	693b      	ldr	r3, [r7, #16]
 800de36:	e853 3f00 	ldrex	r3, [r3]
 800de3a:	60fb      	str	r3, [r7, #12]
   return(result);
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de42:	637b      	str	r3, [r7, #52]	@ 0x34
 800de44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	461a      	mov	r2, r3
 800de4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de4c:	61fb      	str	r3, [r7, #28]
 800de4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de50:	69b9      	ldr	r1, [r7, #24]
 800de52:	69fa      	ldr	r2, [r7, #28]
 800de54:	e841 2300 	strex	r3, r2, [r1]
 800de58:	617b      	str	r3, [r7, #20]
   return(result);
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1e6      	bne.n	800de2e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800de60:	e004      	b.n	800de6c <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800de62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800de68:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800de6a:	4798      	blx	r3
}
 800de6c:	bf00      	nop
 800de6e:	3740      	adds	r7, #64	@ 0x40
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}

0800de74 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b084      	sub	sp, #16
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de80:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800de88:	68f8      	ldr	r0, [r7, #12]
 800de8a:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de8c:	bf00      	nop
 800de8e:	3710      	adds	r7, #16
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}

0800de94 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b086      	sub	sp, #24
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dea0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dea8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800deb0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800deb2:	697b      	ldr	r3, [r7, #20]
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	689b      	ldr	r3, [r3, #8]
 800deb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800debc:	2b80      	cmp	r3, #128	@ 0x80
 800debe:	d109      	bne.n	800ded4 <UART_DMAError+0x40>
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	2b21      	cmp	r3, #33	@ 0x21
 800dec4:	d106      	bne.n	800ded4 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dec6:	697b      	ldr	r3, [r7, #20]
 800dec8:	2200      	movs	r2, #0
 800deca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dece:	6978      	ldr	r0, [r7, #20]
 800ded0:	f7ff feda 	bl	800dc88 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ded4:	697b      	ldr	r3, [r7, #20]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	689b      	ldr	r3, [r3, #8]
 800deda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dede:	2b40      	cmp	r3, #64	@ 0x40
 800dee0:	d109      	bne.n	800def6 <UART_DMAError+0x62>
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	2b22      	cmp	r3, #34	@ 0x22
 800dee6:	d106      	bne.n	800def6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	2200      	movs	r2, #0
 800deec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800def0:	6978      	ldr	r0, [r7, #20]
 800def2:	f7ff ff0a 	bl	800dd0a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800defc:	f043 0210 	orr.w	r2, r3, #16
 800df00:	697b      	ldr	r3, [r7, #20]
 800df02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800df06:	697b      	ldr	r3, [r7, #20]
 800df08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800df0c:	6978      	ldr	r0, [r7, #20]
 800df0e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df10:	bf00      	nop
 800df12:	3718      	adds	r7, #24
 800df14:	46bd      	mov	sp, r7
 800df16:	bd80      	pop	{r7, pc}

0800df18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800df18:	b580      	push	{r7, lr}
 800df1a:	b084      	sub	sp, #16
 800df1c:	af00      	add	r7, sp, #0
 800df1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2200      	movs	r2, #0
 800df2a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800df34:	68f8      	ldr	r0, [r7, #12]
 800df36:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df38:	bf00      	nop
 800df3a:	3710      	adds	r7, #16
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}

0800df40 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b088      	sub	sp, #32
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	e853 3f00 	ldrex	r3, [r3]
 800df54:	60bb      	str	r3, [r7, #8]
   return(result);
 800df56:	68bb      	ldr	r3, [r7, #8]
 800df58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df5c:	61fb      	str	r3, [r7, #28]
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	461a      	mov	r2, r3
 800df64:	69fb      	ldr	r3, [r7, #28]
 800df66:	61bb      	str	r3, [r7, #24]
 800df68:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6a:	6979      	ldr	r1, [r7, #20]
 800df6c:	69ba      	ldr	r2, [r7, #24]
 800df6e:	e841 2300 	strex	r3, r2, [r1]
 800df72:	613b      	str	r3, [r7, #16]
   return(result);
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1e6      	bne.n	800df48 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	2220      	movs	r2, #32
 800df7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2200      	movs	r2, #0
 800df86:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800df92:	bf00      	nop
 800df94:	3720      	adds	r7, #32
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
	...

0800df9c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b09c      	sub	sp, #112	@ 0x70
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800dfaa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dfb4:	2b22      	cmp	r3, #34	@ 0x22
 800dfb6:	f040 80c2 	bne.w	800e13e <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfc0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dfc4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800dfc8:	b2d9      	uxtb	r1, r3
 800dfca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800dfce:	b2da      	uxtb	r2, r3
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfd4:	400a      	ands	r2, r1
 800dfd6:	b2d2      	uxtb	r2, r2
 800dfd8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfde:	1c5a      	adds	r2, r3, #1
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dfea:	b29b      	uxth	r3, r3
 800dfec:	3b01      	subs	r3, #1
 800dfee:	b29a      	uxth	r2, r3
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dffc:	b29b      	uxth	r3, r3
 800dffe:	2b00      	cmp	r3, #0
 800e000:	f040 80a5 	bne.w	800e14e <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e00a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e00c:	e853 3f00 	ldrex	r3, [r3]
 800e010:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e012:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e014:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e018:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	461a      	mov	r2, r3
 800e020:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e022:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e024:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e026:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e028:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e02a:	e841 2300 	strex	r3, r2, [r1]
 800e02e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e030:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e032:	2b00      	cmp	r3, #0
 800e034:	d1e6      	bne.n	800e004 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	3308      	adds	r3, #8
 800e03c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e03e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e040:	e853 3f00 	ldrex	r3, [r3]
 800e044:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e046:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e048:	f023 0301 	bic.w	r3, r3, #1
 800e04c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	3308      	adds	r3, #8
 800e054:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e056:	647a      	str	r2, [r7, #68]	@ 0x44
 800e058:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e05a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e05c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e05e:	e841 2300 	strex	r3, r2, [r1]
 800e062:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e066:	2b00      	cmp	r3, #0
 800e068:	d1e5      	bne.n	800e036 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2220      	movs	r2, #32
 800e06e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2200      	movs	r2, #0
 800e076:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	2200      	movs	r2, #0
 800e07c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4a35      	ldr	r2, [pc, #212]	@ (800e158 <UART_RxISR_8BIT+0x1bc>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d01f      	beq.n	800e0c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	685b      	ldr	r3, [r3, #4]
 800e08e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e092:	2b00      	cmp	r3, #0
 800e094:	d018      	beq.n	800e0c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e09c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09e:	e853 3f00 	ldrex	r3, [r3]
 800e0a2:	623b      	str	r3, [r7, #32]
   return(result);
 800e0a4:	6a3b      	ldr	r3, [r7, #32]
 800e0a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e0aa:	663b      	str	r3, [r7, #96]	@ 0x60
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	461a      	mov	r2, r3
 800e0b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e0b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800e0b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e0ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0bc:	e841 2300 	strex	r3, r2, [r1]
 800e0c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d1e6      	bne.n	800e096 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e0cc:	2b01      	cmp	r3, #1
 800e0ce:	d130      	bne.n	800e132 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	e853 3f00 	ldrex	r3, [r3]
 800e0e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	f023 0310 	bic.w	r3, r3, #16
 800e0ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e0f4:	61fb      	str	r3, [r7, #28]
 800e0f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0f8:	69b9      	ldr	r1, [r7, #24]
 800e0fa:	69fa      	ldr	r2, [r7, #28]
 800e0fc:	e841 2300 	strex	r3, r2, [r1]
 800e100:	617b      	str	r3, [r7, #20]
   return(result);
 800e102:	697b      	ldr	r3, [r7, #20]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d1e6      	bne.n	800e0d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	69db      	ldr	r3, [r3, #28]
 800e10e:	f003 0310 	and.w	r3, r3, #16
 800e112:	2b10      	cmp	r3, #16
 800e114:	d103      	bne.n	800e11e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	2210      	movs	r2, #16
 800e11c:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e124:	687a      	ldr	r2, [r7, #4]
 800e126:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e12a:	4611      	mov	r1, r2
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e130:	e00d      	b.n	800e14e <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	4798      	blx	r3
}
 800e13c:	e007      	b.n	800e14e <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	699a      	ldr	r2, [r3, #24]
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	f042 0208 	orr.w	r2, r2, #8
 800e14c:	619a      	str	r2, [r3, #24]
}
 800e14e:	bf00      	nop
 800e150:	3770      	adds	r7, #112	@ 0x70
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}
 800e156:	bf00      	nop
 800e158:	40008000 	.word	0x40008000

0800e15c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b09c      	sub	sp, #112	@ 0x70
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e16a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e174:	2b22      	cmp	r3, #34	@ 0x22
 800e176:	f040 80c2 	bne.w	800e2fe <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e180:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e188:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e18a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e18e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e192:	4013      	ands	r3, r2
 800e194:	b29a      	uxth	r2, r3
 800e196:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e198:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e19e:	1c9a      	adds	r2, r3, #2
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e1aa:	b29b      	uxth	r3, r3
 800e1ac:	3b01      	subs	r3, #1
 800e1ae:	b29a      	uxth	r2, r3
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e1bc:	b29b      	uxth	r3, r3
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	f040 80a5 	bne.w	800e30e <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e1cc:	e853 3f00 	ldrex	r3, [r3]
 800e1d0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e1d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e1d8:	667b      	str	r3, [r7, #100]	@ 0x64
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	461a      	mov	r2, r3
 800e1e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1e2:	657b      	str	r3, [r7, #84]	@ 0x54
 800e1e4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e1e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1ea:	e841 2300 	strex	r3, r2, [r1]
 800e1ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d1e6      	bne.n	800e1c4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	3308      	adds	r3, #8
 800e1fc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e200:	e853 3f00 	ldrex	r3, [r3]
 800e204:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e208:	f023 0301 	bic.w	r3, r3, #1
 800e20c:	663b      	str	r3, [r7, #96]	@ 0x60
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	3308      	adds	r3, #8
 800e214:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e216:	643a      	str	r2, [r7, #64]	@ 0x40
 800e218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e21a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e21c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e21e:	e841 2300 	strex	r3, r2, [r1]
 800e222:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e226:	2b00      	cmp	r3, #0
 800e228:	d1e5      	bne.n	800e1f6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2220      	movs	r2, #32
 800e22e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	2200      	movs	r2, #0
 800e236:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2200      	movs	r2, #0
 800e23c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	4a35      	ldr	r2, [pc, #212]	@ (800e318 <UART_RxISR_16BIT+0x1bc>)
 800e244:	4293      	cmp	r3, r2
 800e246:	d01f      	beq.n	800e288 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	685b      	ldr	r3, [r3, #4]
 800e24e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e252:	2b00      	cmp	r3, #0
 800e254:	d018      	beq.n	800e288 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e25c:	6a3b      	ldr	r3, [r7, #32]
 800e25e:	e853 3f00 	ldrex	r3, [r3]
 800e262:	61fb      	str	r3, [r7, #28]
   return(result);
 800e264:	69fb      	ldr	r3, [r7, #28]
 800e266:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e26a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	461a      	mov	r2, r3
 800e272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e276:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e278:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e27a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e27c:	e841 2300 	strex	r3, r2, [r1]
 800e280:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e284:	2b00      	cmp	r3, #0
 800e286:	d1e6      	bne.n	800e256 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e28c:	2b01      	cmp	r3, #1
 800e28e:	d130      	bne.n	800e2f2 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2200      	movs	r2, #0
 800e294:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	e853 3f00 	ldrex	r3, [r3]
 800e2a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e2a4:	68bb      	ldr	r3, [r7, #8]
 800e2a6:	f023 0310 	bic.w	r3, r3, #16
 800e2aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	461a      	mov	r2, r3
 800e2b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e2b4:	61bb      	str	r3, [r7, #24]
 800e2b6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2b8:	6979      	ldr	r1, [r7, #20]
 800e2ba:	69ba      	ldr	r2, [r7, #24]
 800e2bc:	e841 2300 	strex	r3, r2, [r1]
 800e2c0:	613b      	str	r3, [r7, #16]
   return(result);
 800e2c2:	693b      	ldr	r3, [r7, #16]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d1e6      	bne.n	800e296 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	69db      	ldr	r3, [r3, #28]
 800e2ce:	f003 0310 	and.w	r3, r3, #16
 800e2d2:	2b10      	cmp	r3, #16
 800e2d4:	d103      	bne.n	800e2de <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	2210      	movs	r2, #16
 800e2dc:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e2e4:	687a      	ldr	r2, [r7, #4]
 800e2e6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e2ea:	4611      	mov	r1, r2
 800e2ec:	6878      	ldr	r0, [r7, #4]
 800e2ee:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e2f0:	e00d      	b.n	800e30e <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	4798      	blx	r3
}
 800e2fc:	e007      	b.n	800e30e <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	699a      	ldr	r2, [r3, #24]
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f042 0208 	orr.w	r2, r2, #8
 800e30c:	619a      	str	r2, [r3, #24]
}
 800e30e:	bf00      	nop
 800e310:	3770      	adds	r7, #112	@ 0x70
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop
 800e318:	40008000 	.word	0x40008000

0800e31c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e31c:	b580      	push	{r7, lr}
 800e31e:	b0ac      	sub	sp, #176	@ 0xb0
 800e320:	af00      	add	r7, sp, #0
 800e322:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e32a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	69db      	ldr	r3, [r3, #28]
 800e334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	689b      	ldr	r3, [r3, #8]
 800e348:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e352:	2b22      	cmp	r3, #34	@ 0x22
 800e354:	f040 8189 	bne.w	800e66a <UART_RxISR_8BIT_FIFOEN+0x34e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e35e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e362:	e12c      	b.n	800e5be <UART_RxISR_8BIT_FIFOEN+0x2a2>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e36a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e36e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e372:	b2d9      	uxtb	r1, r3
 800e374:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e378:	b2da      	uxtb	r2, r3
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e37e:	400a      	ands	r2, r1
 800e380:	b2d2      	uxtb	r2, r2
 800e382:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e388:	1c5a      	adds	r2, r3, #1
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e394:	b29b      	uxth	r3, r3
 800e396:	3b01      	subs	r3, #1
 800e398:	b29a      	uxth	r2, r3
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	69db      	ldr	r3, [r3, #28]
 800e3a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e3aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ae:	f003 0307 	and.w	r3, r3, #7
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d055      	beq.n	800e462 <UART_RxISR_8BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e3b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ba:	f003 0301 	and.w	r3, r3, #1
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d011      	beq.n	800e3e6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800e3c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e3c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d00b      	beq.n	800e3e6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	2201      	movs	r2, #1
 800e3d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e3dc:	f043 0201 	orr.w	r2, r3, #1
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e3e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3ea:	f003 0302 	and.w	r3, r3, #2
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d011      	beq.n	800e416 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800e3f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e3f6:	f003 0301 	and.w	r3, r3, #1
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d00b      	beq.n	800e416 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	2202      	movs	r2, #2
 800e404:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e40c:	f043 0204 	orr.w	r2, r3, #4
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e416:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e41a:	f003 0304 	and.w	r3, r3, #4
 800e41e:	2b00      	cmp	r3, #0
 800e420:	d011      	beq.n	800e446 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800e422:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e426:	f003 0301 	and.w	r3, r3, #1
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d00b      	beq.n	800e446 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	2204      	movs	r2, #4
 800e434:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e43c:	f043 0202 	orr.w	r2, r3, #2
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d008      	beq.n	800e462 <UART_RxISR_8BIT_FIFOEN+0x146>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2200      	movs	r2, #0
 800e45e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e468:	b29b      	uxth	r3, r3
 800e46a:	2b00      	cmp	r3, #0
 800e46c:	f040 80a7 	bne.w	800e5be <UART_RxISR_8BIT_FIFOEN+0x2a2>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e478:	e853 3f00 	ldrex	r3, [r3]
 800e47c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800e47e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e484:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	461a      	mov	r2, r3
 800e48e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e492:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e494:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e496:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800e498:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e49a:	e841 2300 	strex	r3, r2, [r1]
 800e49e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800e4a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d1e4      	bne.n	800e470 <UART_RxISR_8BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	3308      	adds	r3, #8
 800e4ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4b0:	e853 3f00 	ldrex	r3, [r3]
 800e4b4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800e4b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e4b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e4bc:	f023 0301 	bic.w	r3, r3, #1
 800e4c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	3308      	adds	r3, #8
 800e4ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e4ce:	66ba      	str	r2, [r7, #104]	@ 0x68
 800e4d0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4d2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e4d4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e4d6:	e841 2300 	strex	r3, r2, [r1]
 800e4da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e4dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d1e1      	bne.n	800e4a6 <UART_RxISR_8BIT_FIFOEN+0x18a>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	2220      	movs	r2, #32
 800e4e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	4a62      	ldr	r2, [pc, #392]	@ (800e684 <UART_RxISR_8BIT_FIFOEN+0x368>)
 800e4fc:	4293      	cmp	r3, r2
 800e4fe:	d021      	beq.n	800e544 <UART_RxISR_8BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	685b      	ldr	r3, [r3, #4]
 800e506:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d01a      	beq.n	800e544 <UART_RxISR_8BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e514:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e516:	e853 3f00 	ldrex	r3, [r3]
 800e51a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e51c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e51e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e522:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	461a      	mov	r2, r3
 800e52c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e530:	657b      	str	r3, [r7, #84]	@ 0x54
 800e532:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e534:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e536:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e538:	e841 2300 	strex	r3, r2, [r1]
 800e53c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e53e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e540:	2b00      	cmp	r3, #0
 800e542:	d1e4      	bne.n	800e50e <UART_RxISR_8BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e548:	2b01      	cmp	r3, #1
 800e54a:	d132      	bne.n	800e5b2 <UART_RxISR_8BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2200      	movs	r2, #0
 800e550:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e55a:	e853 3f00 	ldrex	r3, [r3]
 800e55e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e562:	f023 0310 	bic.w	r3, r3, #16
 800e566:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	461a      	mov	r2, r3
 800e570:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e574:	643b      	str	r3, [r7, #64]	@ 0x40
 800e576:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e578:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e57a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e57c:	e841 2300 	strex	r3, r2, [r1]
 800e580:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e584:	2b00      	cmp	r3, #0
 800e586:	d1e4      	bne.n	800e552 <UART_RxISR_8BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	69db      	ldr	r3, [r3, #28]
 800e58e:	f003 0310 	and.w	r3, r3, #16
 800e592:	2b10      	cmp	r3, #16
 800e594:	d103      	bne.n	800e59e <UART_RxISR_8BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	2210      	movs	r2, #16
 800e59c:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e5a4:	687a      	ldr	r2, [r7, #4]
 800e5a6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e5aa:	4611      	mov	r1, r2
 800e5ac:	6878      	ldr	r0, [r7, #4]
 800e5ae:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e5b0:	e010      	b.n	800e5d4 <UART_RxISR_8BIT_FIFOEN+0x2b8>
          huart->RxCpltCallback(huart);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	4798      	blx	r3
        break;
 800e5bc:	e00a      	b.n	800e5d4 <UART_RxISR_8BIT_FIFOEN+0x2b8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e5be:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	d006      	beq.n	800e5d4 <UART_RxISR_8BIT_FIFOEN+0x2b8>
 800e5c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e5ca:	f003 0320 	and.w	r3, r3, #32
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	f47f aec8 	bne.w	800e364 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e5da:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e5de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d049      	beq.n	800e67a <UART_RxISR_8BIT_FIFOEN+0x35e>
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e5ec:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800e5f0:	429a      	cmp	r2, r3
 800e5f2:	d242      	bcs.n	800e67a <UART_RxISR_8BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	3308      	adds	r3, #8
 800e5fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e5fc:	6a3b      	ldr	r3, [r7, #32]
 800e5fe:	e853 3f00 	ldrex	r3, [r3]
 800e602:	61fb      	str	r3, [r7, #28]
   return(result);
 800e604:	69fb      	ldr	r3, [r7, #28]
 800e606:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e60a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	3308      	adds	r3, #8
 800e614:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e618:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e61a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e61c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e61e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e620:	e841 2300 	strex	r3, r2, [r1]
 800e624:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d1e3      	bne.n	800e5f4 <UART_RxISR_8BIT_FIFOEN+0x2d8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	4a16      	ldr	r2, [pc, #88]	@ (800e688 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800e630:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	e853 3f00 	ldrex	r3, [r3]
 800e63e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	f043 0320 	orr.w	r3, r3, #32
 800e646:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	461a      	mov	r2, r3
 800e650:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e654:	61bb      	str	r3, [r7, #24]
 800e656:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e658:	6979      	ldr	r1, [r7, #20]
 800e65a:	69ba      	ldr	r2, [r7, #24]
 800e65c:	e841 2300 	strex	r3, r2, [r1]
 800e660:	613b      	str	r3, [r7, #16]
   return(result);
 800e662:	693b      	ldr	r3, [r7, #16]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d1e4      	bne.n	800e632 <UART_RxISR_8BIT_FIFOEN+0x316>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e668:	e007      	b.n	800e67a <UART_RxISR_8BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	699a      	ldr	r2, [r3, #24]
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f042 0208 	orr.w	r2, r2, #8
 800e678:	619a      	str	r2, [r3, #24]
}
 800e67a:	bf00      	nop
 800e67c:	37b0      	adds	r7, #176	@ 0xb0
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	40008000 	.word	0x40008000
 800e688:	0800df9d 	.word	0x0800df9d

0800e68c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b0ae      	sub	sp, #184	@ 0xb8
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e69a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	69db      	ldr	r3, [r3, #28]
 800e6a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	681b      	ldr	r3, [r3, #0]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	689b      	ldr	r3, [r3, #8]
 800e6b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e6c2:	2b22      	cmp	r3, #34	@ 0x22
 800e6c4:	f040 818d 	bne.w	800e9e2 <UART_RxISR_16BIT_FIFOEN+0x356>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e6ce:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e6d2:	e130      	b.n	800e936 <UART_RxISR_16BIT_FIFOEN+0x2aa>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e6da:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800e6e6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800e6ea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800e6ee:	4013      	ands	r3, r2
 800e6f0:	b29a      	uxth	r2, r3
 800e6f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e6f6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6fc:	1c9a      	adds	r2, r3, #2
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e708:	b29b      	uxth	r3, r3
 800e70a:	3b01      	subs	r3, #1
 800e70c:	b29a      	uxth	r2, r3
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	69db      	ldr	r3, [r3, #28]
 800e71a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e71e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e722:	f003 0307 	and.w	r3, r3, #7
 800e726:	2b00      	cmp	r3, #0
 800e728:	d055      	beq.n	800e7d6 <UART_RxISR_16BIT_FIFOEN+0x14a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e72a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e72e:	f003 0301 	and.w	r3, r3, #1
 800e732:	2b00      	cmp	r3, #0
 800e734:	d011      	beq.n	800e75a <UART_RxISR_16BIT_FIFOEN+0xce>
 800e736:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e73a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00b      	beq.n	800e75a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	2201      	movs	r2, #1
 800e748:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e750:	f043 0201 	orr.w	r2, r3, #1
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e75a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e75e:	f003 0302 	and.w	r3, r3, #2
 800e762:	2b00      	cmp	r3, #0
 800e764:	d011      	beq.n	800e78a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800e766:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e76a:	f003 0301 	and.w	r3, r3, #1
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d00b      	beq.n	800e78a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	2202      	movs	r2, #2
 800e778:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e780:	f043 0204 	orr.w	r2, r3, #4
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e78a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e78e:	f003 0304 	and.w	r3, r3, #4
 800e792:	2b00      	cmp	r3, #0
 800e794:	d011      	beq.n	800e7ba <UART_RxISR_16BIT_FIFOEN+0x12e>
 800e796:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e79a:	f003 0301 	and.w	r3, r3, #1
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d00b      	beq.n	800e7ba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	2204      	movs	r2, #4
 800e7a8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e7b0:	f043 0202 	orr.w	r2, r3, #2
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d008      	beq.n	800e7d6 <UART_RxISR_16BIT_FIFOEN+0x14a>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	f040 80a9 	bne.w	800e936 <UART_RxISR_16BIT_FIFOEN+0x2aa>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e7ec:	e853 3f00 	ldrex	r3, [r3]
 800e7f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e7f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e7f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e7f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	461a      	mov	r2, r3
 800e802:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e806:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e80a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e80c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e80e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e812:	e841 2300 	strex	r3, r2, [r1]
 800e816:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e818:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	d1e2      	bne.n	800e7e4 <UART_RxISR_16BIT_FIFOEN+0x158>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	3308      	adds	r3, #8
 800e824:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e826:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e828:	e853 3f00 	ldrex	r3, [r3]
 800e82c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e82e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e830:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e834:	f023 0301 	bic.w	r3, r3, #1
 800e838:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	3308      	adds	r3, #8
 800e842:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e846:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e848:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e84a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e84c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e84e:	e841 2300 	strex	r3, r2, [r1]
 800e852:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e854:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e856:	2b00      	cmp	r3, #0
 800e858:	d1e1      	bne.n	800e81e <UART_RxISR_16BIT_FIFOEN+0x192>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	2220      	movs	r2, #32
 800e85e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	2200      	movs	r2, #0
 800e866:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	2200      	movs	r2, #0
 800e86c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	4a62      	ldr	r2, [pc, #392]	@ (800e9fc <UART_RxISR_16BIT_FIFOEN+0x370>)
 800e874:	4293      	cmp	r3, r2
 800e876:	d021      	beq.n	800e8bc <UART_RxISR_16BIT_FIFOEN+0x230>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	681b      	ldr	r3, [r3, #0]
 800e87c:	685b      	ldr	r3, [r3, #4]
 800e87e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e882:	2b00      	cmp	r3, #0
 800e884:	d01a      	beq.n	800e8bc <UART_RxISR_16BIT_FIFOEN+0x230>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e88c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e88e:	e853 3f00 	ldrex	r3, [r3]
 800e892:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e894:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e896:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e89a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	461a      	mov	r2, r3
 800e8a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e8a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e8aa:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e8ae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e8b0:	e841 2300 	strex	r3, r2, [r1]
 800e8b4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e8b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d1e4      	bne.n	800e886 <UART_RxISR_16BIT_FIFOEN+0x1fa>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e8c0:	2b01      	cmp	r3, #1
 800e8c2:	d132      	bne.n	800e92a <UART_RxISR_16BIT_FIFOEN+0x29e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e8d2:	e853 3f00 	ldrex	r3, [r3]
 800e8d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e8d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8da:	f023 0310 	bic.w	r3, r3, #16
 800e8de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	461a      	mov	r2, r3
 800e8e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e8ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800e8ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e8f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8f4:	e841 2300 	strex	r3, r2, [r1]
 800e8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d1e4      	bne.n	800e8ca <UART_RxISR_16BIT_FIFOEN+0x23e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	69db      	ldr	r3, [r3, #28]
 800e906:	f003 0310 	and.w	r3, r3, #16
 800e90a:	2b10      	cmp	r3, #16
 800e90c:	d103      	bne.n	800e916 <UART_RxISR_16BIT_FIFOEN+0x28a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	2210      	movs	r2, #16
 800e914:	621a      	str	r2, [r3, #32]
          }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800e91c:	687a      	ldr	r2, [r7, #4]
 800e91e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800e922:	4611      	mov	r1, r2
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e928:	e010      	b.n	800e94c <UART_RxISR_16BIT_FIFOEN+0x2c0>
          huart->RxCpltCallback(huart);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e930:	6878      	ldr	r0, [r7, #4]
 800e932:	4798      	blx	r3
        break;
 800e934:	e00a      	b.n	800e94c <UART_RxISR_16BIT_FIFOEN+0x2c0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e936:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e93a:	2b00      	cmp	r3, #0
 800e93c:	d006      	beq.n	800e94c <UART_RxISR_16BIT_FIFOEN+0x2c0>
 800e93e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e942:	f003 0320 	and.w	r3, r3, #32
 800e946:	2b00      	cmp	r3, #0
 800e948:	f47f aec4 	bne.w	800e6d4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e952:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e956:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	d049      	beq.n	800e9f2 <UART_RxISR_16BIT_FIFOEN+0x366>
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e964:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e968:	429a      	cmp	r2, r3
 800e96a:	d242      	bcs.n	800e9f2 <UART_RxISR_16BIT_FIFOEN+0x366>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	3308      	adds	r3, #8
 800e972:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e976:	e853 3f00 	ldrex	r3, [r3]
 800e97a:	623b      	str	r3, [r7, #32]
   return(result);
 800e97c:	6a3b      	ldr	r3, [r7, #32]
 800e97e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e982:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	3308      	adds	r3, #8
 800e98c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e990:	633a      	str	r2, [r7, #48]	@ 0x30
 800e992:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e994:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e998:	e841 2300 	strex	r3, r2, [r1]
 800e99c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e99e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d1e3      	bne.n	800e96c <UART_RxISR_16BIT_FIFOEN+0x2e0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	4a16      	ldr	r2, [pc, #88]	@ (800ea00 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800e9a8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	681b      	ldr	r3, [r3, #0]
 800e9ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	e853 3f00 	ldrex	r3, [r3]
 800e9b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	f043 0320 	orr.w	r3, r3, #32
 800e9be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e9cc:	61fb      	str	r3, [r7, #28]
 800e9ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9d0:	69b9      	ldr	r1, [r7, #24]
 800e9d2:	69fa      	ldr	r2, [r7, #28]
 800e9d4:	e841 2300 	strex	r3, r2, [r1]
 800e9d8:	617b      	str	r3, [r7, #20]
   return(result);
 800e9da:	697b      	ldr	r3, [r7, #20]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d1e4      	bne.n	800e9aa <UART_RxISR_16BIT_FIFOEN+0x31e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e9e0:	e007      	b.n	800e9f2 <UART_RxISR_16BIT_FIFOEN+0x366>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	699a      	ldr	r2, [r3, #24]
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	f042 0208 	orr.w	r2, r2, #8
 800e9f0:	619a      	str	r2, [r3, #24]
}
 800e9f2:	bf00      	nop
 800e9f4:	37b8      	adds	r7, #184	@ 0xb8
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	40008000 	.word	0x40008000
 800ea00:	0800e15d 	.word	0x0800e15d

0800ea04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ea04:	b480      	push	{r7}
 800ea06:	b083      	sub	sp, #12
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ea0c:	bf00      	nop
 800ea0e:	370c      	adds	r7, #12
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b083      	sub	sp, #12
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b083      	sub	sp, #12
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ea34:	bf00      	nop
 800ea36:	370c      	adds	r7, #12
 800ea38:	46bd      	mov	sp, r7
 800ea3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3e:	4770      	bx	lr

0800ea40 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ea40:	b480      	push	{r7}
 800ea42:	b085      	sub	sp, #20
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ea4e:	2b01      	cmp	r3, #1
 800ea50:	d101      	bne.n	800ea56 <HAL_UARTEx_DisableFifoMode+0x16>
 800ea52:	2302      	movs	r3, #2
 800ea54:	e027      	b.n	800eaa6 <HAL_UARTEx_DisableFifoMode+0x66>
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	2224      	movs	r2, #36	@ 0x24
 800ea62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	681b      	ldr	r3, [r3, #0]
 800ea72:	681a      	ldr	r2, [r3, #0]
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	f022 0201 	bic.w	r2, r2, #1
 800ea7c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ea84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	2200      	movs	r2, #0
 800ea8a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	68fa      	ldr	r2, [r7, #12]
 800ea92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2220      	movs	r2, #32
 800ea98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eaa4:	2300      	movs	r3, #0
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3714      	adds	r7, #20
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr

0800eab2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eab2:	b580      	push	{r7, lr}
 800eab4:	b084      	sub	sp, #16
 800eab6:	af00      	add	r7, sp, #0
 800eab8:	6078      	str	r0, [r7, #4]
 800eaba:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eac2:	2b01      	cmp	r3, #1
 800eac4:	d101      	bne.n	800eaca <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800eac6:	2302      	movs	r3, #2
 800eac8:	e02d      	b.n	800eb26 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	2201      	movs	r2, #1
 800eace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2224      	movs	r2, #36	@ 0x24
 800ead6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f022 0201 	bic.w	r2, r2, #1
 800eaf0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	689b      	ldr	r3, [r3, #8]
 800eaf8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	683a      	ldr	r2, [r7, #0]
 800eb02:	430a      	orrs	r2, r1
 800eb04:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eb06:	6878      	ldr	r0, [r7, #4]
 800eb08:	f000 f850 	bl	800ebac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	68fa      	ldr	r2, [r7, #12]
 800eb12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2220      	movs	r2, #32
 800eb18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	2200      	movs	r2, #0
 800eb20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eb24:	2300      	movs	r3, #0
}
 800eb26:	4618      	mov	r0, r3
 800eb28:	3710      	adds	r7, #16
 800eb2a:	46bd      	mov	sp, r7
 800eb2c:	bd80      	pop	{r7, pc}

0800eb2e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800eb2e:	b580      	push	{r7, lr}
 800eb30:	b084      	sub	sp, #16
 800eb32:	af00      	add	r7, sp, #0
 800eb34:	6078      	str	r0, [r7, #4]
 800eb36:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800eb3e:	2b01      	cmp	r3, #1
 800eb40:	d101      	bne.n	800eb46 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800eb42:	2302      	movs	r3, #2
 800eb44:	e02d      	b.n	800eba2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2201      	movs	r2, #1
 800eb4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2224      	movs	r2, #36	@ 0x24
 800eb52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	681a      	ldr	r2, [r3, #0]
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	f022 0201 	bic.w	r2, r2, #1
 800eb6c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	689b      	ldr	r3, [r3, #8]
 800eb74:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	683a      	ldr	r2, [r7, #0]
 800eb7e:	430a      	orrs	r2, r1
 800eb80:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eb82:	6878      	ldr	r0, [r7, #4]
 800eb84:	f000 f812 	bl	800ebac <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	68fa      	ldr	r2, [r7, #12]
 800eb8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	2220      	movs	r2, #32
 800eb94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eba0:	2300      	movs	r3, #0
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3710      	adds	r7, #16
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}
	...

0800ebac <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ebac:	b480      	push	{r7}
 800ebae:	b085      	sub	sp, #20
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d108      	bne.n	800ebce <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ebcc:	e031      	b.n	800ec32 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ebce:	2308      	movs	r3, #8
 800ebd0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ebd2:	2308      	movs	r3, #8
 800ebd4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	689b      	ldr	r3, [r3, #8]
 800ebdc:	0e5b      	lsrs	r3, r3, #25
 800ebde:	b2db      	uxtb	r3, r3
 800ebe0:	f003 0307 	and.w	r3, r3, #7
 800ebe4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	689b      	ldr	r3, [r3, #8]
 800ebec:	0f5b      	lsrs	r3, r3, #29
 800ebee:	b2db      	uxtb	r3, r3
 800ebf0:	f003 0307 	and.w	r3, r3, #7
 800ebf4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ebf6:	7bbb      	ldrb	r3, [r7, #14]
 800ebf8:	7b3a      	ldrb	r2, [r7, #12]
 800ebfa:	4911      	ldr	r1, [pc, #68]	@ (800ec40 <UARTEx_SetNbDataToProcess+0x94>)
 800ebfc:	5c8a      	ldrb	r2, [r1, r2]
 800ebfe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ec02:	7b3a      	ldrb	r2, [r7, #12]
 800ec04:	490f      	ldr	r1, [pc, #60]	@ (800ec44 <UARTEx_SetNbDataToProcess+0x98>)
 800ec06:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ec08:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec0c:	b29a      	uxth	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec14:	7bfb      	ldrb	r3, [r7, #15]
 800ec16:	7b7a      	ldrb	r2, [r7, #13]
 800ec18:	4909      	ldr	r1, [pc, #36]	@ (800ec40 <UARTEx_SetNbDataToProcess+0x94>)
 800ec1a:	5c8a      	ldrb	r2, [r1, r2]
 800ec1c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ec20:	7b7a      	ldrb	r2, [r7, #13]
 800ec22:	4908      	ldr	r1, [pc, #32]	@ (800ec44 <UARTEx_SetNbDataToProcess+0x98>)
 800ec24:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ec26:	fb93 f3f2 	sdiv	r3, r3, r2
 800ec2a:	b29a      	uxth	r2, r3
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ec32:	bf00      	nop
 800ec34:	3714      	adds	r7, #20
 800ec36:	46bd      	mov	sp, r7
 800ec38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec3c:	4770      	bx	lr
 800ec3e:	bf00      	nop
 800ec40:	080113d8 	.word	0x080113d8
 800ec44:	080113e0 	.word	0x080113e0

0800ec48 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
 800ec50:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	ed93 7a06 	vldr	s14, [r3, #24]
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	edd3 7a07 	vldr	s15, [r3, #28]
 800ec5e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	edd3 7a08 	vldr	s15, [r3, #32]
 800ec68:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	edd3 7a06 	vldr	s15, [r3, #24]
 800ec78:	eeb1 7a67 	vneg.f32	s14, s15
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	edd3 7a08 	vldr	s15, [r3, #32]
 800ec82:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ec86:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	6a1a      	ldr	r2, [r3, #32]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800ec98:	683b      	ldr	r3, [r7, #0]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d006      	beq.n	800ecac <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	330c      	adds	r3, #12
 800eca2:	220c      	movs	r2, #12
 800eca4:	2100      	movs	r1, #0
 800eca6:	4618      	mov	r0, r3
 800eca8:	f000 fcc4 	bl	800f634 <memset>
  }

}
 800ecac:	bf00      	nop
 800ecae:	3708      	adds	r7, #8
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}

0800ecb4 <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	b08b      	sub	sp, #44	@ 0x2c
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	60f8      	str	r0, [r7, #12]
 800ecbc:	60b9      	str	r1, [r7, #8]
 800ecbe:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	685b      	ldr	r3, [r3, #4]
 800ecc4:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800ecc6:	68bb      	ldr	r3, [r7, #8]
 800ecc8:	685b      	ldr	r3, [r3, #4]
 800ecca:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	685b      	ldr	r3, [r3, #4]
 800ecd0:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	881b      	ldrh	r3, [r3, #0]
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	885b      	ldrh	r3, [r3, #2]
 800ecdc:	fb02 f303 	mul.w	r3, r2, r3
 800ece0:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800ece6:	e013      	b.n	800ed10 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800ece8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecea:	1d1a      	adds	r2, r3, #4
 800ecec:	627a      	str	r2, [r7, #36]	@ 0x24
 800ecee:	ed93 7a00 	vldr	s14, [r3]
 800ecf2:	6a3b      	ldr	r3, [r7, #32]
 800ecf4:	1d1a      	adds	r2, r3, #4
 800ecf6:	623a      	str	r2, [r7, #32]
 800ecf8:	edd3 7a00 	vldr	s15, [r3]
 800ecfc:	69fb      	ldr	r3, [r7, #28]
 800ecfe:	1d1a      	adds	r2, r3, #4
 800ed00:	61fa      	str	r2, [r7, #28]
 800ed02:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed06:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800ed0a:	69bb      	ldr	r3, [r7, #24]
 800ed0c:	3b01      	subs	r3, #1
 800ed0e:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800ed10:	69bb      	ldr	r3, [r7, #24]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d1e8      	bne.n	800ece8 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800ed16:	2300      	movs	r3, #0
 800ed18:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800ed1a:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	372c      	adds	r7, #44	@ 0x2c
 800ed22:	46bd      	mov	sp, r7
 800ed24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed28:	4770      	bx	lr

0800ed2a <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800ed2a:	b480      	push	{r7}
 800ed2c:	b085      	sub	sp, #20
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	60f8      	str	r0, [r7, #12]
 800ed32:	607b      	str	r3, [r7, #4]
 800ed34:	460b      	mov	r3, r1
 800ed36:	817b      	strh	r3, [r7, #10]
 800ed38:	4613      	mov	r3, r2
 800ed3a:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	897a      	ldrh	r2, [r7, #10]
 800ed40:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	893a      	ldrh	r2, [r7, #8]
 800ed46:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	687a      	ldr	r2, [r7, #4]
 800ed4c:	605a      	str	r2, [r3, #4]
}
 800ed4e:	bf00      	nop
 800ed50:	3714      	adds	r7, #20
 800ed52:	46bd      	mov	sp, r7
 800ed54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed58:	4770      	bx	lr

0800ed5a <arm_mat_inverse_f32>:
                   - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invertible)
 */
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800ed5a:	b480      	push	{r7}
 800ed5c:	b0bb      	sub	sp, #236	@ 0xec
 800ed5e:	af00      	add	r7, sp, #0
 800ed60:	6078      	str	r0, [r7, #4]
 800ed62:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	685b      	ldr	r3, [r3, #4]
 800ed68:	667b      	str	r3, [r7, #100]	@ 0x64
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	685b      	ldr	r3, [r3, #4]
 800ed6e:	663b      	str	r3, [r7, #96]	@ 0x60
  
  float32_t *pTmp;
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	881b      	ldrh	r3, [r3, #0]
 800ed74:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	885b      	ldrh	r3, [r3, #2]
 800ed7a:	65bb      	str	r3, [r7, #88]	@ 0x58


  float32_t pivot = 0.0f, newPivot=0.0f;                /* Temporary input values  */
 800ed7c:	f04f 0300 	mov.w	r3, #0
 800ed80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ed84:	f04f 0300 	mov.w	r3, #0
 800ed88:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t selectedRow,pivotRow,i, rowNb, rowCnt, flag = 0U, j,column;      /* loop counters */
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
     *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
     *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
     *----------------------------------------------------------------------------------------------------------------*/

    /* Working pointer for destination matrix */
    pTmp = pOut;
 800ed90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

    /* Loop over the number of rows */
    rowCnt = numRows;
 800ed96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Making the destination matrix as identity matrix */
    while (rowCnt > 0U)
 800ed9c:	e03b      	b.n	800ee16 <arm_mat_inverse_f32+0xbc>
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
 800ed9e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800eda0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800eda4:	1ad3      	subs	r3, r2, r3
 800eda6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800edaa:	e00c      	b.n	800edc6 <arm_mat_inverse_f32+0x6c>
      {
        *pTmp++ = 0.0f;
 800edac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edb0:	1d1a      	adds	r2, r3, #4
 800edb2:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800edb6:	f04f 0200 	mov.w	r2, #0
 800edba:	601a      	str	r2, [r3, #0]
        j--;
 800edbc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800edc0:	3b01      	subs	r3, #1
 800edc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800edc6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d1ee      	bne.n	800edac <arm_mat_inverse_f32+0x52>
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pTmp++ = 1.0f;
 800edce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edd2:	1d1a      	adds	r2, r3, #4
 800edd4:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800edd8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800eddc:	601a      	str	r2, [r3, #0]

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1U;
 800edde:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ede2:	3b01      	subs	r3, #1
 800ede4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ede8:	e00c      	b.n	800ee04 <arm_mat_inverse_f32+0xaa>
      {
        *pTmp++ = 0.0f;
 800edea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800edee:	1d1a      	adds	r2, r3, #4
 800edf0:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 800edf4:	f04f 0200 	mov.w	r2, #0
 800edf8:	601a      	str	r2, [r3, #0]
        j--;
 800edfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800edfe:	3b01      	subs	r3, #1
 800ee00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
      while (j > 0U)
 800ee04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d1ee      	bne.n	800edea <arm_mat_inverse_f32+0x90>
      }

      /* Decrement loop counter */
      rowCnt--;
 800ee0c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ee10:	3b01      	subs	r3, #1
 800ee12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    while (rowCnt > 0U)
 800ee16:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d1bf      	bne.n	800ed9e <arm_mat_inverse_f32+0x44>

    /* Loop over the number of columns of the input matrix.
       All the elements in each column are processed by the row operations */

    /* Index modifier to navigate through the columns */
    for(column = 0U; column < numCols; column++)
 800ee1e:	2300      	movs	r3, #0
 800ee20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ee24:	e2c7      	b.n	800f3b6 <arm_mat_inverse_f32+0x65c>
      /* Check if the pivot element is zero..
       * If it is zero then interchange the row with non zero row below.
       * If there is no non zero element to replace in the rows below,
       * then the matrix is Singular. */

      pivotRow = column;
 800ee26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee2a:	653b      	str	r3, [r7, #80]	@ 0x50

      /* Temporary variable to hold the pivot value */
      pTmp = ELEM(pSrc,column,column) ;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	685a      	ldr	r2, [r3, #4]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	885b      	ldrh	r3, [r3, #2]
 800ee34:	3301      	adds	r3, #1
 800ee36:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800ee3a:	fb01 f303 	mul.w	r3, r1, r3
 800ee3e:	009b      	lsls	r3, r3, #2
 800ee40:	4413      	add	r3, r2
 800ee42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
      pivot = *pTmp;
 800ee46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      selectedRow = column;
 800ee50:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      /* Find maximum pivot in column */
      
        /* Loop over the number rows present below */

      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800ee58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee5c:	3301      	adds	r3, #1
 800ee5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ee62:	e02c      	b.n	800eebe <arm_mat_inverse_f32+0x164>
      {
          /* Update the input and destination pointers */
          pTmp = ELEM(pSrc,rowNb,column);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	685a      	ldr	r2, [r3, #4]
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	885b      	ldrh	r3, [r3, #2]
 800ee6c:	4619      	mov	r1, r3
 800ee6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ee72:	fb03 f101 	mul.w	r1, r3, r1
 800ee76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ee7a:	440b      	add	r3, r1
 800ee7c:	009b      	lsls	r3, r3, #2
 800ee7e:	4413      	add	r3, r2
 800ee80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
          newPivot = *pTmp;
 800ee84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	657b      	str	r3, [r7, #84]	@ 0x54
          if (fabsf(newPivot) > fabsf(pivot))
 800ee8c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800ee90:	eeb0 7ae7 	vabs.f32	s14, s15
 800ee94:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800ee98:	eef0 7ae7 	vabs.f32	s15, s15
 800ee9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800eea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eea4:	dd06      	ble.n	800eeb4 <arm_mat_inverse_f32+0x15a>
          {
            selectedRow = rowNb; 
 800eea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eeaa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
            pivot = newPivot;
 800eeae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eeb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
      for (rowNb = column+1; rowNb < numRows; rowNb++)
 800eeb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eeb8:	3301      	adds	r3, #1
 800eeba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eebe:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800eec2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eec4:	429a      	cmp	r2, r3
 800eec6:	d3cd      	bcc.n	800ee64 <arm_mat_inverse_f32+0x10a>
          }
      }
        
      /* Check if there is a non zero pivot element to
       * replace in the rows below */
      if ((pivot != 0.0f) && (selectedRow != column))
 800eec8:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800eecc:	eef5 7a40 	vcmp.f32	s15, #0.0
 800eed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eed4:	f000 809b 	beq.w	800f00e <arm_mat_inverse_f32+0x2b4>
 800eed8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eedc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800eee0:	429a      	cmp	r2, r3
 800eee2:	f000 8094 	beq.w	800f00e <arm_mat_inverse_f32+0x2b4>
      {
            
            SWAP_ROWS_F32(pSrc,column, pivotRow,selectedRow);
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	685b      	ldr	r3, [r3, #4]
 800eeea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	685b      	ldr	r3, [r3, #4]
 800eef2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	885b      	ldrh	r3, [r3, #2]
 800eefa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eefc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800eefe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef02:	1ad3      	subs	r3, r2, r3
 800ef04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ef06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ef08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ef0a:	fb03 f202 	mul.w	r2, r3, r2
 800ef0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef12:	4413      	add	r3, r2
 800ef14:	009b      	lsls	r3, r3, #2
 800ef16:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ef1a:	4413      	add	r3, r2
 800ef1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ef20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ef22:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ef26:	fb03 f202 	mul.w	r2, r3, r2
 800ef2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ef2e:	4413      	add	r3, r2
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ef36:	4413      	add	r3, r2
 800ef38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ef42:	e018      	b.n	800ef76 <arm_mat_inverse_f32+0x21c>
 800ef44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ef50:	1d1a      	adds	r2, r3, #4
 800ef52:	f8c7 20b8 	str.w	r2, [r7, #184]	@ 0xb8
 800ef56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ef5a:	6812      	ldr	r2, [r2, #0]
 800ef5c:	601a      	str	r2, [r3, #0]
 800ef5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ef62:	1d1a      	adds	r2, r3, #4
 800ef64:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 800ef68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ef6a:	601a      	str	r2, [r3, #0]
 800ef6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ef70:	3301      	adds	r3, #1
 800ef72:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ef76:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ef7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ef7c:	429a      	cmp	r2, r3
 800ef7e:	dbe1      	blt.n	800ef44 <arm_mat_inverse_f32+0x1ea>
            SWAP_ROWS_F32(pDst,0, pivotRow,selectedRow);
 800ef80:	683b      	ldr	r3, [r7, #0]
 800ef82:	685b      	ldr	r3, [r3, #4]
 800ef84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ef88:	683b      	ldr	r3, [r7, #0]
 800ef8a:	685b      	ldr	r3, [r3, #4]
 800ef8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	885b      	ldrh	r3, [r3, #2]
 800ef94:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef98:	643b      	str	r3, [r7, #64]	@ 0x40
 800ef9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ef9e:	fb02 f303 	mul.w	r3, r2, r3
 800efa2:	009b      	lsls	r3, r3, #2
 800efa4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800efa8:	4413      	add	r3, r2
 800efaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800efae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800efb0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800efb4:	fb02 f303 	mul.w	r3, r2, r3
 800efb8:	009b      	lsls	r3, r3, #2
 800efba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800efbe:	4413      	add	r3, r2
 800efc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800efc4:	2300      	movs	r3, #0
 800efc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800efca:	e018      	b.n	800effe <arm_mat_inverse_f32+0x2a4>
 800efcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800efd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800efd8:	1d1a      	adds	r2, r3, #4
 800efda:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800efde:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800efe2:	6812      	ldr	r2, [r2, #0]
 800efe4:	601a      	str	r2, [r3, #0]
 800efe6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efea:	1d1a      	adds	r2, r3, #4
 800efec:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800eff0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800eff2:	601a      	str	r2, [r3, #0]
 800eff4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800eff8:	3301      	adds	r3, #1
 800effa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800effe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f004:	429a      	cmp	r2, r3
 800f006:	dbe1      	blt.n	800efcc <arm_mat_inverse_f32+0x272>

    
            /* Flag to indicate whether exchange is done or not */
            flag = 1U;
 800f008:	2301      	movs	r3, #1
 800f00a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

      
      

      /* Update the status if the matrix is singular */
      if ((flag != 1U) && (pivot == 0.0f))
 800f00e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f012:	2b01      	cmp	r3, #1
 800f014:	d009      	beq.n	800f02a <arm_mat_inverse_f32+0x2d0>
 800f016:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f01a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f022:	d102      	bne.n	800f02a <arm_mat_inverse_f32+0x2d0>
      {
        return ARM_MATH_SINGULAR;
 800f024:	f06f 0304 	mvn.w	r3, #4
 800f028:	e208      	b.n	800f43c <arm_mat_inverse_f32+0x6e2>
      }

     
      /* Pivot element of the row */
      pivot = 1.0f / pivot;
 800f02a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f02e:	ed97 7a38 	vldr	s14, [r7, #224]	@ 0xe0
 800f032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f036:	edc7 7a38 	vstr	s15, [r7, #224]	@ 0xe0

      SCALE_ROW_F32(pSrc,column,pivot,pivotRow);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	685b      	ldr	r3, [r3, #4]
 800f03e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	885b      	ldrh	r3, [r3, #2]
 800f046:	637b      	str	r3, [r7, #52]	@ 0x34
 800f048:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f04a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f04e:	1ad3      	subs	r3, r2, r3
 800f050:	633b      	str	r3, [r7, #48]	@ 0x30
 800f052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f054:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f056:	fb03 f202 	mul.w	r2, r3, r2
 800f05a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f05e:	4413      	add	r3, r2
 800f060:	009b      	lsls	r3, r3, #2
 800f062:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800f066:	4413      	add	r3, r2
 800f068:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f06c:	2300      	movs	r3, #0
 800f06e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f072:	e011      	b.n	800f098 <arm_mat_inverse_f32+0x33e>
 800f074:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f078:	1d1a      	adds	r2, r3, #4
 800f07a:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 800f07e:	ed93 7a00 	vldr	s14, [r3]
 800f082:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f08a:	edc3 7a00 	vstr	s15, [r3]
 800f08e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f092:	3301      	adds	r3, #1
 800f094:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f098:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800f09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	dbe8      	blt.n	800f074 <arm_mat_inverse_f32+0x31a>
      SCALE_ROW_F32(pDst,0,pivot,pivotRow);
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	685b      	ldr	r3, [r3, #4]
 800f0a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f0aa:	683b      	ldr	r3, [r7, #0]
 800f0ac:	885b      	ldrh	r3, [r3, #2]
 800f0ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f0b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f0b8:	fb02 f303 	mul.w	r3, r2, r3
 800f0bc:	009b      	lsls	r3, r3, #2
 800f0be:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f0c2:	4413      	add	r3, r2
 800f0c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f0c8:	2300      	movs	r3, #0
 800f0ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f0ce:	e011      	b.n	800f0f4 <arm_mat_inverse_f32+0x39a>
 800f0d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f0d4:	1d1a      	adds	r2, r3, #4
 800f0d6:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 800f0da:	ed93 7a00 	vldr	s14, [r3]
 800f0de:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f0e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f0e6:	edc3 7a00 	vstr	s15, [r3]
 800f0ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f0ee:	3301      	adds	r3, #1
 800f0f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f0f4:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 800f0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0fa:	429a      	cmp	r2, r3
 800f0fc:	dbe8      	blt.n	800f0d0 <arm_mat_inverse_f32+0x376>

      
      /* Replace the rows with the sum of that row and a multiple of row i
       * so that each new element in column i above row i is zero.*/

      rowNb = 0;
 800f0fe:	2300      	movs	r3, #0
 800f100:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      for (;rowNb < pivotRow; rowNb++)
 800f104:	e0ae      	b.n	800f264 <arm_mat_inverse_f32+0x50a>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	685a      	ldr	r2, [r3, #4]
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	885b      	ldrh	r3, [r3, #2]
 800f10e:	4619      	mov	r1, r3
 800f110:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f114:	fb03 f101 	mul.w	r1, r3, r1
 800f118:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f11c:	440b      	add	r3, r1
 800f11e:	009b      	lsls	r3, r3, #2
 800f120:	4413      	add	r3, r2
 800f122:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800f126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	685b      	ldr	r3, [r3, #4]
 800f134:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	685b      	ldr	r3, [r3, #4]
 800f13c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	885b      	ldrh	r3, [r3, #2]
 800f144:	617b      	str	r3, [r7, #20]
 800f146:	697a      	ldr	r2, [r7, #20]
 800f148:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f14c:	1ad3      	subs	r3, r2, r3
 800f14e:	613b      	str	r3, [r7, #16]
 800f150:	697b      	ldr	r3, [r7, #20]
 800f152:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f156:	fb03 f202 	mul.w	r2, r3, r2
 800f15a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f15e:	4413      	add	r3, r2
 800f160:	009b      	lsls	r3, r3, #2
 800f162:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800f166:	4413      	add	r3, r2
 800f168:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f170:	fb03 f202 	mul.w	r2, r3, r2
 800f174:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f178:	4413      	add	r3, r2
 800f17a:	009b      	lsls	r3, r3, #2
 800f17c:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f180:	4413      	add	r3, r2
 800f182:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f186:	2300      	movs	r3, #0
 800f188:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f18c:	e01a      	b.n	800f1c4 <arm_mat_inverse_f32+0x46a>
 800f18e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f192:	1d1a      	adds	r2, r3, #4
 800f194:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800f198:	ed93 7a00 	vldr	s14, [r3]
 800f19c:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f1a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f1a8:	1d1a      	adds	r2, r3, #4
 800f1aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 800f1ae:	ed93 7a00 	vldr	s14, [r3]
 800f1b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1b6:	edc3 7a00 	vstr	s15, [r3]
 800f1ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f1be:	3301      	adds	r3, #1
 800f1c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f1c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f1c8:	693b      	ldr	r3, [r7, #16]
 800f1ca:	429a      	cmp	r2, r3
 800f1cc:	dbdf      	blt.n	800f18e <arm_mat_inverse_f32+0x434>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f1d6:	683b      	ldr	r3, [r7, #0]
 800f1d8:	685b      	ldr	r3, [r3, #4]
 800f1da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	885b      	ldrh	r3, [r3, #2]
 800f1e2:	60fb      	str	r3, [r7, #12]
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	60bb      	str	r3, [r7, #8]
 800f1e8:	68fb      	ldr	r3, [r7, #12]
 800f1ea:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f1ee:	fb02 f303 	mul.w	r3, r2, r3
 800f1f2:	009b      	lsls	r3, r3, #2
 800f1f4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800f1f8:	4413      	add	r3, r2
 800f1fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f1fe:	68fb      	ldr	r3, [r7, #12]
 800f200:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f202:	fb02 f303 	mul.w	r3, r2, r3
 800f206:	009b      	lsls	r3, r3, #2
 800f208:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f20c:	4413      	add	r3, r2
 800f20e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f212:	2300      	movs	r3, #0
 800f214:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f218:	e01a      	b.n	800f250 <arm_mat_inverse_f32+0x4f6>
 800f21a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f21e:	1d1a      	adds	r2, r3, #4
 800f220:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f224:	ed93 7a00 	vldr	s14, [r3]
 800f228:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f22c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f230:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f234:	1d1a      	adds	r2, r3, #4
 800f236:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800f23a:	ed93 7a00 	vldr	s14, [r3]
 800f23e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f242:	edc3 7a00 	vstr	s15, [r3]
 800f246:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f24a:	3301      	adds	r3, #1
 800f24c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f250:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	429a      	cmp	r2, r3
 800f258:	dbdf      	blt.n	800f21a <arm_mat_inverse_f32+0x4c0>
      for (;rowNb < pivotRow; rowNb++)
 800f25a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f25e:	3301      	adds	r3, #1
 800f260:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f264:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f26a:	429a      	cmp	r2, r3
 800f26c:	f4ff af4b 	bcc.w	800f106 <arm_mat_inverse_f32+0x3ac>


      }

      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800f270:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f272:	3301      	adds	r3, #1
 800f274:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f278:	e092      	b.n	800f3a0 <arm_mat_inverse_f32+0x646>
      {
           pTmp = ELEM(pSrc,rowNb,column) ;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	685a      	ldr	r2, [r3, #4]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	885b      	ldrh	r3, [r3, #2]
 800f282:	4619      	mov	r1, r3
 800f284:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f288:	fb03 f101 	mul.w	r1, r3, r1
 800f28c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f290:	440b      	add	r3, r1
 800f292:	009b      	lsls	r3, r3, #2
 800f294:	4413      	add	r3, r2
 800f296:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
           pivot = *pTmp;
 800f29a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

           MAS_ROW_F32(column,pSrc,rowNb,pivot,pSrc,pivotRow);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	685b      	ldr	r3, [r3, #4]
 800f2a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	685b      	ldr	r3, [r3, #4]
 800f2ae:	677b      	str	r3, [r7, #116]	@ 0x74
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	885b      	ldrh	r3, [r3, #2]
 800f2b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f2bc:	1ad3      	subs	r3, r2, r3
 800f2be:	623b      	str	r3, [r7, #32]
 800f2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2c2:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f2c6:	fb03 f202 	mul.w	r2, r3, r2
 800f2ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f2ce:	4413      	add	r3, r2
 800f2d0:	009b      	lsls	r3, r3, #2
 800f2d2:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f2d4:	4413      	add	r3, r2
 800f2d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f2dc:	fb03 f202 	mul.w	r2, r3, r2
 800f2e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f2e4:	4413      	add	r3, r2
 800f2e6:	009b      	lsls	r3, r3, #2
 800f2e8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f2ea:	4413      	add	r3, r2
 800f2ec:	677b      	str	r3, [r7, #116]	@ 0x74
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f2f2:	e014      	b.n	800f31e <arm_mat_inverse_f32+0x5c4>
 800f2f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f2f6:	1d1a      	adds	r2, r3, #4
 800f2f8:	677a      	str	r2, [r7, #116]	@ 0x74
 800f2fa:	ed93 7a00 	vldr	s14, [r3]
 800f2fe:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f302:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f306:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f308:	1d1a      	adds	r2, r3, #4
 800f30a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800f30c:	ed93 7a00 	vldr	s14, [r3]
 800f310:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f314:	edc3 7a00 	vstr	s15, [r3]
 800f318:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800f31a:	3301      	adds	r3, #1
 800f31c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f31e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f320:	6a3b      	ldr	r3, [r7, #32]
 800f322:	429a      	cmp	r2, r3
 800f324:	dbe6      	blt.n	800f2f4 <arm_mat_inverse_f32+0x59a>
           MAS_ROW_F32(0     ,pDst,rowNb,pivot,pDst,pivotRow);
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	685b      	ldr	r3, [r3, #4]
 800f32a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	685b      	ldr	r3, [r3, #4]
 800f330:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	885b      	ldrh	r3, [r3, #2]
 800f336:	61fb      	str	r3, [r7, #28]
 800f338:	69fb      	ldr	r3, [r7, #28]
 800f33a:	61bb      	str	r3, [r7, #24]
 800f33c:	69fb      	ldr	r3, [r7, #28]
 800f33e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f342:	fb02 f303 	mul.w	r3, r2, r3
 800f346:	009b      	lsls	r3, r3, #2
 800f348:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f34a:	4413      	add	r3, r2
 800f34c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f34e:	69fb      	ldr	r3, [r7, #28]
 800f350:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f352:	fb02 f303 	mul.w	r3, r2, r3
 800f356:	009b      	lsls	r3, r3, #2
 800f358:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f35a:	4413      	add	r3, r2
 800f35c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f35e:	2300      	movs	r3, #0
 800f360:	673b      	str	r3, [r7, #112]	@ 0x70
 800f362:	e014      	b.n	800f38e <arm_mat_inverse_f32+0x634>
 800f364:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800f366:	1d1a      	adds	r2, r3, #4
 800f368:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f36a:	ed93 7a00 	vldr	s14, [r3]
 800f36e:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f372:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f376:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800f378:	1d1a      	adds	r2, r3, #4
 800f37a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f37c:	ed93 7a00 	vldr	s14, [r3]
 800f380:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f384:	edc3 7a00 	vstr	s15, [r3]
 800f388:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f38a:	3301      	adds	r3, #1
 800f38c:	673b      	str	r3, [r7, #112]	@ 0x70
 800f38e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f390:	69bb      	ldr	r3, [r7, #24]
 800f392:	429a      	cmp	r2, r3
 800f394:	dbe6      	blt.n	800f364 <arm_mat_inverse_f32+0x60a>
      for (rowNb = pivotRow + 1; rowNb < numRows; rowNb++)
 800f396:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f39a:	3301      	adds	r3, #1
 800f39c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800f3a0:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800f3a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f3a6:	429a      	cmp	r2, r3
 800f3a8:	f4ff af67 	bcc.w	800f27a <arm_mat_inverse_f32+0x520>
    for(column = 0U; column < numCols; column++)
 800f3ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f3b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f3ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f3bc:	429a      	cmp	r2, r3
 800f3be:	f4ff ad32 	bcc.w	800ee26 <arm_mat_inverse_f32+0xcc>
      }

    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

    if ((flag != 1U) && (pivot == 0.0f))
 800f3c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800f3cc:	2b01      	cmp	r3, #1
 800f3ce:	d033      	beq.n	800f438 <arm_mat_inverse_f32+0x6de>
 800f3d0:	edd7 7a38 	vldr	s15, [r7, #224]	@ 0xe0
 800f3d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f3dc:	d12c      	bne.n	800f438 <arm_mat_inverse_f32+0x6de>
    {
      pIn = pSrc->pData;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	685b      	ldr	r3, [r3, #4]
 800f3e2:	667b      	str	r3, [r7, #100]	@ 0x64
      for (i = 0; i < numRows * numCols; i++)
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f3ea:	e010      	b.n	800f40e <arm_mat_inverse_f32+0x6b4>
      {
        if (pIn[i] != 0.0f)
 800f3ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f3f0:	009b      	lsls	r3, r3, #2
 800f3f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800f3f4:	4413      	add	r3, r2
 800f3f6:	edd3 7a00 	vldr	s15, [r3]
 800f3fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f3fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f402:	d10d      	bne.n	800f420 <arm_mat_inverse_f32+0x6c6>
      for (i = 0; i < numRows * numCols; i++)
 800f404:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f408:	3301      	adds	r3, #1
 800f40a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800f40e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f410:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f412:	fb02 f303 	mul.w	r3, r2, r3
 800f416:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f41a:	429a      	cmp	r2, r3
 800f41c:	d3e6      	bcc.n	800f3ec <arm_mat_inverse_f32+0x692>
 800f41e:	e000      	b.n	800f422 <arm_mat_inverse_f32+0x6c8>
            break;
 800f420:	bf00      	nop
      }

      if (i == numRows * numCols)
 800f422:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f424:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f426:	fb02 f303 	mul.w	r3, r2, r3
 800f42a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800f42e:	429a      	cmp	r2, r3
 800f430:	d102      	bne.n	800f438 <arm_mat_inverse_f32+0x6de>
        status = ARM_MATH_SINGULAR;
 800f432:	23fb      	movs	r3, #251	@ 0xfb
 800f434:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3
    }
  }

  /* Return to application */
  return (status);
 800f438:	f997 30c3 	ldrsb.w	r3, [r7, #195]	@ 0xc3
}
 800f43c:	4618      	mov	r0, r3
 800f43e:	37ec      	adds	r7, #236	@ 0xec
 800f440:	46bd      	mov	sp, r7
 800f442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f446:	4770      	bx	lr

0800f448 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f448:	b480      	push	{r7}
 800f44a:	b093      	sub	sp, #76	@ 0x4c
 800f44c:	af00      	add	r7, sp, #0
 800f44e:	60f8      	str	r0, [r7, #12]
 800f450:	60b9      	str	r1, [r7, #8]
 800f452:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	685b      	ldr	r3, [r3, #4]
 800f458:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800f45a:	68bb      	ldr	r3, [r7, #8]
 800f45c:	685b      	ldr	r3, [r3, #4]
 800f45e:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	685b      	ldr	r3, [r3, #4]
 800f464:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800f466:	68bb      	ldr	r3, [r7, #8]
 800f468:	685b      	ldr	r3, [r3, #4]
 800f46a:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	685b      	ldr	r3, [r3, #4]
 800f470:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	881b      	ldrh	r3, [r3, #0]
 800f476:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800f478:	68bb      	ldr	r3, [r7, #8]
 800f47a:	885b      	ldrh	r3, [r3, #2]
 800f47c:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	885b      	ldrh	r3, [r3, #2]
 800f482:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800f484:	2300      	movs	r3, #0
 800f486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f488:	8b7b      	ldrh	r3, [r7, #26]
 800f48a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800f48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f48e:	009b      	lsls	r3, r3, #2
 800f490:	69fa      	ldr	r2, [r7, #28]
 800f492:	4413      	add	r3, r2
 800f494:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800f496:	8b3b      	ldrh	r3, [r7, #24]
 800f498:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800f4a0:	f04f 0300 	mov.w	r3, #0
 800f4a4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800f4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4a8:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800f4aa:	8afb      	ldrh	r3, [r7, #22]
 800f4ac:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800f4ae:	e017      	b.n	800f4e0 <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800f4b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f4b2:	1d1a      	adds	r2, r3, #4
 800f4b4:	647a      	str	r2, [r7, #68]	@ 0x44
 800f4b6:	ed93 7a00 	vldr	s14, [r3]
 800f4ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f4bc:	edd3 7a00 	vldr	s15, [r3]
 800f4c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4c4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800f4c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f4cc:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800f4d0:	8b3b      	ldrh	r3, [r7, #24]
 800f4d2:	009b      	lsls	r3, r3, #2
 800f4d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f4d6:	4413      	add	r3, r2
 800f4d8:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800f4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4dc:	3b01      	subs	r3, #1
 800f4de:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800f4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d1e4      	bne.n	800f4b0 <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800f4e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f4e8:	1d1a      	adds	r2, r3, #4
 800f4ea:	63ba      	str	r2, [r7, #56]	@ 0x38
 800f4ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f4ee:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800f4f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4f2:	3b01      	subs	r3, #1
 800f4f4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800f4f6:	8b3a      	ldrh	r2, [r7, #24]
 800f4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4fa:	1ad3      	subs	r3, r2, r3
 800f4fc:	009b      	lsls	r3, r3, #2
 800f4fe:	6a3a      	ldr	r2, [r7, #32]
 800f500:	4413      	add	r3, r2
 800f502:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800f504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f506:	2b00      	cmp	r3, #0
 800f508:	d1ca      	bne.n	800f4a0 <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800f50a:	8b3b      	ldrh	r3, [r7, #24]
 800f50c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f50e:	4413      	add	r3, r2
 800f510:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800f512:	8afb      	ldrh	r3, [r7, #22]
 800f514:	009b      	lsls	r3, r3, #2
 800f516:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f518:	4413      	add	r3, r2
 800f51a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800f51c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f51e:	3b01      	subs	r3, #1
 800f520:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800f522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f524:	2b00      	cmp	r3, #0
 800f526:	d1b1      	bne.n	800f48c <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f528:	2300      	movs	r3, #0
 800f52a:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800f52c:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800f530:	4618      	mov	r0, r3
 800f532:	374c      	adds	r7, #76	@ 0x4c
 800f534:	46bd      	mov	sp, r7
 800f536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53a:	4770      	bx	lr

0800f53c <arm_mat_sub_f32>:
#else
arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800f53c:	b480      	push	{r7}
 800f53e:	b08b      	sub	sp, #44	@ 0x2c
 800f540:	af00      	add	r7, sp, #0
 800f542:	60f8      	str	r0, [r7, #12]
 800f544:	60b9      	str	r1, [r7, #8]
 800f546:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	685b      	ldr	r3, [r3, #4]
 800f54c:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800f54e:	68bb      	ldr	r3, [r7, #8]
 800f550:	685b      	ldr	r3, [r3, #4]
 800f552:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	685b      	ldr	r3, [r3, #4]
 800f558:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	881b      	ldrh	r3, [r3, #0]
 800f55e:	461a      	mov	r2, r3
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	885b      	ldrh	r3, [r3, #2]
 800f564:	fb02 f303 	mul.w	r3, r2, r3
 800f568:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800f56a:	697b      	ldr	r3, [r7, #20]
 800f56c:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800f56e:	e013      	b.n	800f598 <arm_mat_sub_f32+0x5c>
    {
      /* C(m,n) = A(m,n) - B(m,n) */

      /* Subtract and store result in destination buffer. */
      *pOut++ = (*pInA++) - (*pInB++);
 800f570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f572:	1d1a      	adds	r2, r3, #4
 800f574:	627a      	str	r2, [r7, #36]	@ 0x24
 800f576:	ed93 7a00 	vldr	s14, [r3]
 800f57a:	6a3b      	ldr	r3, [r7, #32]
 800f57c:	1d1a      	adds	r2, r3, #4
 800f57e:	623a      	str	r2, [r7, #32]
 800f580:	edd3 7a00 	vldr	s15, [r3]
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	1d1a      	adds	r2, r3, #4
 800f588:	61fa      	str	r2, [r7, #28]
 800f58a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f58e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	3b01      	subs	r3, #1
 800f596:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800f598:	69bb      	ldr	r3, [r7, #24]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d1e8      	bne.n	800f570 <arm_mat_sub_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f59e:	2300      	movs	r3, #0
 800f5a0:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800f5a2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	372c      	adds	r7, #44	@ 0x2c
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr

0800f5b2 <arm_mat_trans_f32>:
}
#else
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
        arm_matrix_instance_f32 * pDst)
{
 800f5b2:	b480      	push	{r7}
 800f5b4:	b08b      	sub	sp, #44	@ 0x2c
 800f5b6:	af00      	add	r7, sp, #0
 800f5b8:	6078      	str	r0, [r7, #4]
 800f5ba:	6039      	str	r1, [r7, #0]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	685b      	ldr	r3, [r3, #4]
 800f5c0:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800f5c2:	683b      	ldr	r3, [r7, #0]
 800f5c4:	685b      	ldr	r3, [r3, #4]
 800f5c6:	613b      	str	r3, [r7, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	881b      	ldrh	r3, [r3, #0]
 800f5cc:	81fb      	strh	r3, [r7, #14]
  uint16_t nCols = pSrc->numCols;                /* number of columns */
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	885b      	ldrh	r3, [r3, #2]
 800f5d2:	81bb      	strh	r3, [r7, #12]
  uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 800f5d4:	89fb      	ldrh	r3, [r7, #14]
 800f5d6:	61bb      	str	r3, [r7, #24]
 800f5d8:	2300      	movs	r3, #0
 800f5da:	617b      	str	r3, [r7, #20]
    /* Matrix transpose by exchanging the rows with columns */
    /* row loop */
    do
    {
      /* Pointer px is set to starting address of column being processed */
      px = pOut + i;
 800f5dc:	697b      	ldr	r3, [r7, #20]
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	693a      	ldr	r2, [r7, #16]
 800f5e2:	4413      	add	r3, r2
 800f5e4:	623b      	str	r3, [r7, #32]
      col = nCols % 0x4U;

#else

      /* Initialize col with number of samples */
      col = nCols;
 800f5e6:	89bb      	ldrh	r3, [r7, #12]
 800f5e8:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

      while (col > 0U)
 800f5ea:	e00d      	b.n	800f608 <arm_mat_trans_f32+0x56>
      {
        /* Read and store input element in destination */
        *px = *pIn++;
 800f5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5ee:	1d1a      	adds	r2, r3, #4
 800f5f0:	627a      	str	r2, [r7, #36]	@ 0x24
 800f5f2:	681a      	ldr	r2, [r3, #0]
 800f5f4:	6a3b      	ldr	r3, [r7, #32]
 800f5f6:	601a      	str	r2, [r3, #0]

        /* Update pointer px to point to next row of transposed matrix */
        px += nRows;
 800f5f8:	89fb      	ldrh	r3, [r7, #14]
 800f5fa:	009b      	lsls	r3, r3, #2
 800f5fc:	6a3a      	ldr	r2, [r7, #32]
 800f5fe:	4413      	add	r3, r2
 800f600:	623b      	str	r3, [r7, #32]

        /* Decrement column loop counter */
        col--;
 800f602:	69fb      	ldr	r3, [r7, #28]
 800f604:	3b01      	subs	r3, #1
 800f606:	61fb      	str	r3, [r7, #28]
      while (col > 0U)
 800f608:	69fb      	ldr	r3, [r7, #28]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d1ee      	bne.n	800f5ec <arm_mat_trans_f32+0x3a>
      }

      i++;
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	3301      	adds	r3, #1
 800f612:	617b      	str	r3, [r7, #20]

      /* Decrement row loop counter */
      row--;
 800f614:	69bb      	ldr	r3, [r7, #24]
 800f616:	3b01      	subs	r3, #1
 800f618:	61bb      	str	r3, [r7, #24]

    } while (row > 0U);          /* row loop end */
 800f61a:	69bb      	ldr	r3, [r7, #24]
 800f61c:	2b00      	cmp	r3, #0
 800f61e:	d1dd      	bne.n	800f5dc <arm_mat_trans_f32+0x2a>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800f620:	2300      	movs	r3, #0
 800f622:	72fb      	strb	r3, [r7, #11]
  }

  /* Return to application */
  return (status);
 800f624:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800f628:	4618      	mov	r0, r3
 800f62a:	372c      	adds	r7, #44	@ 0x2c
 800f62c:	46bd      	mov	sp, r7
 800f62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f632:	4770      	bx	lr

0800f634 <memset>:
 800f634:	4402      	add	r2, r0
 800f636:	4603      	mov	r3, r0
 800f638:	4293      	cmp	r3, r2
 800f63a:	d100      	bne.n	800f63e <memset+0xa>
 800f63c:	4770      	bx	lr
 800f63e:	f803 1b01 	strb.w	r1, [r3], #1
 800f642:	e7f9      	b.n	800f638 <memset+0x4>

0800f644 <__errno>:
 800f644:	4b01      	ldr	r3, [pc, #4]	@ (800f64c <__errno+0x8>)
 800f646:	6818      	ldr	r0, [r3, #0]
 800f648:	4770      	bx	lr
 800f64a:	bf00      	nop
 800f64c:	20000218 	.word	0x20000218

0800f650 <__libc_init_array>:
 800f650:	b570      	push	{r4, r5, r6, lr}
 800f652:	4d0d      	ldr	r5, [pc, #52]	@ (800f688 <__libc_init_array+0x38>)
 800f654:	4c0d      	ldr	r4, [pc, #52]	@ (800f68c <__libc_init_array+0x3c>)
 800f656:	1b64      	subs	r4, r4, r5
 800f658:	10a4      	asrs	r4, r4, #2
 800f65a:	2600      	movs	r6, #0
 800f65c:	42a6      	cmp	r6, r4
 800f65e:	d109      	bne.n	800f674 <__libc_init_array+0x24>
 800f660:	4d0b      	ldr	r5, [pc, #44]	@ (800f690 <__libc_init_array+0x40>)
 800f662:	4c0c      	ldr	r4, [pc, #48]	@ (800f694 <__libc_init_array+0x44>)
 800f664:	f001 fe92 	bl	801138c <_init>
 800f668:	1b64      	subs	r4, r4, r5
 800f66a:	10a4      	asrs	r4, r4, #2
 800f66c:	2600      	movs	r6, #0
 800f66e:	42a6      	cmp	r6, r4
 800f670:	d105      	bne.n	800f67e <__libc_init_array+0x2e>
 800f672:	bd70      	pop	{r4, r5, r6, pc}
 800f674:	f855 3b04 	ldr.w	r3, [r5], #4
 800f678:	4798      	blx	r3
 800f67a:	3601      	adds	r6, #1
 800f67c:	e7ee      	b.n	800f65c <__libc_init_array+0xc>
 800f67e:	f855 3b04 	ldr.w	r3, [r5], #4
 800f682:	4798      	blx	r3
 800f684:	3601      	adds	r6, #1
 800f686:	e7f2      	b.n	800f66e <__libc_init_array+0x1e>
 800f688:	08011808 	.word	0x08011808
 800f68c:	08011808 	.word	0x08011808
 800f690:	08011808 	.word	0x08011808
 800f694:	0801180c 	.word	0x0801180c

0800f698 <memcpy>:
 800f698:	440a      	add	r2, r1
 800f69a:	4291      	cmp	r1, r2
 800f69c:	f100 33ff 	add.w	r3, r0, #4294967295
 800f6a0:	d100      	bne.n	800f6a4 <memcpy+0xc>
 800f6a2:	4770      	bx	lr
 800f6a4:	b510      	push	{r4, lr}
 800f6a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f6aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f6ae:	4291      	cmp	r1, r2
 800f6b0:	d1f9      	bne.n	800f6a6 <memcpy+0xe>
 800f6b2:	bd10      	pop	{r4, pc}

0800f6b4 <pow>:
 800f6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6b6:	ed2d 8b02 	vpush	{d8}
 800f6ba:	eeb0 8a40 	vmov.f32	s16, s0
 800f6be:	eef0 8a60 	vmov.f32	s17, s1
 800f6c2:	ec55 4b11 	vmov	r4, r5, d1
 800f6c6:	f000 fa7f 	bl	800fbc8 <__ieee754_pow>
 800f6ca:	4622      	mov	r2, r4
 800f6cc:	462b      	mov	r3, r5
 800f6ce:	4620      	mov	r0, r4
 800f6d0:	4629      	mov	r1, r5
 800f6d2:	ec57 6b10 	vmov	r6, r7, d0
 800f6d6:	f7f1 f9f5 	bl	8000ac4 <__aeabi_dcmpun>
 800f6da:	2800      	cmp	r0, #0
 800f6dc:	d13b      	bne.n	800f756 <pow+0xa2>
 800f6de:	ec51 0b18 	vmov	r0, r1, d8
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	f7f1 f9bb 	bl	8000a60 <__aeabi_dcmpeq>
 800f6ea:	b1b8      	cbz	r0, 800f71c <pow+0x68>
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	4620      	mov	r0, r4
 800f6f2:	4629      	mov	r1, r5
 800f6f4:	f7f1 f9b4 	bl	8000a60 <__aeabi_dcmpeq>
 800f6f8:	2800      	cmp	r0, #0
 800f6fa:	d146      	bne.n	800f78a <pow+0xd6>
 800f6fc:	ec45 4b10 	vmov	d0, r4, r5
 800f700:	f000 f950 	bl	800f9a4 <finite>
 800f704:	b338      	cbz	r0, 800f756 <pow+0xa2>
 800f706:	2200      	movs	r2, #0
 800f708:	2300      	movs	r3, #0
 800f70a:	4620      	mov	r0, r4
 800f70c:	4629      	mov	r1, r5
 800f70e:	f7f1 f9b1 	bl	8000a74 <__aeabi_dcmplt>
 800f712:	b300      	cbz	r0, 800f756 <pow+0xa2>
 800f714:	f7ff ff96 	bl	800f644 <__errno>
 800f718:	2322      	movs	r3, #34	@ 0x22
 800f71a:	e01b      	b.n	800f754 <pow+0xa0>
 800f71c:	ec47 6b10 	vmov	d0, r6, r7
 800f720:	f000 f940 	bl	800f9a4 <finite>
 800f724:	b9e0      	cbnz	r0, 800f760 <pow+0xac>
 800f726:	eeb0 0a48 	vmov.f32	s0, s16
 800f72a:	eef0 0a68 	vmov.f32	s1, s17
 800f72e:	f000 f939 	bl	800f9a4 <finite>
 800f732:	b1a8      	cbz	r0, 800f760 <pow+0xac>
 800f734:	ec45 4b10 	vmov	d0, r4, r5
 800f738:	f000 f934 	bl	800f9a4 <finite>
 800f73c:	b180      	cbz	r0, 800f760 <pow+0xac>
 800f73e:	4632      	mov	r2, r6
 800f740:	463b      	mov	r3, r7
 800f742:	4630      	mov	r0, r6
 800f744:	4639      	mov	r1, r7
 800f746:	f7f1 f9bd 	bl	8000ac4 <__aeabi_dcmpun>
 800f74a:	2800      	cmp	r0, #0
 800f74c:	d0e2      	beq.n	800f714 <pow+0x60>
 800f74e:	f7ff ff79 	bl	800f644 <__errno>
 800f752:	2321      	movs	r3, #33	@ 0x21
 800f754:	6003      	str	r3, [r0, #0]
 800f756:	ecbd 8b02 	vpop	{d8}
 800f75a:	ec47 6b10 	vmov	d0, r6, r7
 800f75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f760:	2200      	movs	r2, #0
 800f762:	2300      	movs	r3, #0
 800f764:	4630      	mov	r0, r6
 800f766:	4639      	mov	r1, r7
 800f768:	f7f1 f97a 	bl	8000a60 <__aeabi_dcmpeq>
 800f76c:	2800      	cmp	r0, #0
 800f76e:	d0f2      	beq.n	800f756 <pow+0xa2>
 800f770:	eeb0 0a48 	vmov.f32	s0, s16
 800f774:	eef0 0a68 	vmov.f32	s1, s17
 800f778:	f000 f914 	bl	800f9a4 <finite>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	d0ea      	beq.n	800f756 <pow+0xa2>
 800f780:	ec45 4b10 	vmov	d0, r4, r5
 800f784:	f000 f90e 	bl	800f9a4 <finite>
 800f788:	e7c3      	b.n	800f712 <pow+0x5e>
 800f78a:	4f01      	ldr	r7, [pc, #4]	@ (800f790 <pow+0xdc>)
 800f78c:	2600      	movs	r6, #0
 800f78e:	e7e2      	b.n	800f756 <pow+0xa2>
 800f790:	3ff00000 	.word	0x3ff00000

0800f794 <sqrt>:
 800f794:	b538      	push	{r3, r4, r5, lr}
 800f796:	ed2d 8b02 	vpush	{d8}
 800f79a:	ec55 4b10 	vmov	r4, r5, d0
 800f79e:	f000 f913 	bl	800f9c8 <__ieee754_sqrt>
 800f7a2:	4622      	mov	r2, r4
 800f7a4:	462b      	mov	r3, r5
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	4629      	mov	r1, r5
 800f7aa:	eeb0 8a40 	vmov.f32	s16, s0
 800f7ae:	eef0 8a60 	vmov.f32	s17, s1
 800f7b2:	f7f1 f987 	bl	8000ac4 <__aeabi_dcmpun>
 800f7b6:	b990      	cbnz	r0, 800f7de <sqrt+0x4a>
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	4620      	mov	r0, r4
 800f7be:	4629      	mov	r1, r5
 800f7c0:	f7f1 f958 	bl	8000a74 <__aeabi_dcmplt>
 800f7c4:	b158      	cbz	r0, 800f7de <sqrt+0x4a>
 800f7c6:	f7ff ff3d 	bl	800f644 <__errno>
 800f7ca:	2321      	movs	r3, #33	@ 0x21
 800f7cc:	6003      	str	r3, [r0, #0]
 800f7ce:	2200      	movs	r2, #0
 800f7d0:	2300      	movs	r3, #0
 800f7d2:	4610      	mov	r0, r2
 800f7d4:	4619      	mov	r1, r3
 800f7d6:	f7f1 f805 	bl	80007e4 <__aeabi_ddiv>
 800f7da:	ec41 0b18 	vmov	d8, r0, r1
 800f7de:	eeb0 0a48 	vmov.f32	s0, s16
 800f7e2:	eef0 0a68 	vmov.f32	s1, s17
 800f7e6:	ecbd 8b02 	vpop	{d8}
 800f7ea:	bd38      	pop	{r3, r4, r5, pc}

0800f7ec <acosf>:
 800f7ec:	b508      	push	{r3, lr}
 800f7ee:	ed2d 8b02 	vpush	{d8}
 800f7f2:	eeb0 8a40 	vmov.f32	s16, s0
 800f7f6:	f000 ffd9 	bl	80107ac <__ieee754_acosf>
 800f7fa:	eeb4 8a48 	vcmp.f32	s16, s16
 800f7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f802:	eef0 8a40 	vmov.f32	s17, s0
 800f806:	d615      	bvs.n	800f834 <acosf+0x48>
 800f808:	eeb0 0a48 	vmov.f32	s0, s16
 800f80c:	f000 f87c 	bl	800f908 <fabsf>
 800f810:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f814:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f81c:	dd0a      	ble.n	800f834 <acosf+0x48>
 800f81e:	f7ff ff11 	bl	800f644 <__errno>
 800f822:	ecbd 8b02 	vpop	{d8}
 800f826:	2321      	movs	r3, #33	@ 0x21
 800f828:	6003      	str	r3, [r0, #0]
 800f82a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800f82e:	4804      	ldr	r0, [pc, #16]	@ (800f840 <acosf+0x54>)
 800f830:	f000 b8c4 	b.w	800f9bc <nanf>
 800f834:	eeb0 0a68 	vmov.f32	s0, s17
 800f838:	ecbd 8b02 	vpop	{d8}
 800f83c:	bd08      	pop	{r3, pc}
 800f83e:	bf00      	nop
 800f840:	080113e8 	.word	0x080113e8

0800f844 <sqrtf>:
 800f844:	b508      	push	{r3, lr}
 800f846:	ed2d 8b02 	vpush	{d8}
 800f84a:	eeb0 8a40 	vmov.f32	s16, s0
 800f84e:	f000 f991 	bl	800fb74 <__ieee754_sqrtf>
 800f852:	eeb4 8a48 	vcmp.f32	s16, s16
 800f856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f85a:	d60c      	bvs.n	800f876 <sqrtf+0x32>
 800f85c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f87c <sqrtf+0x38>
 800f860:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f868:	d505      	bpl.n	800f876 <sqrtf+0x32>
 800f86a:	f7ff feeb 	bl	800f644 <__errno>
 800f86e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f872:	2321      	movs	r3, #33	@ 0x21
 800f874:	6003      	str	r3, [r0, #0]
 800f876:	ecbd 8b02 	vpop	{d8}
 800f87a:	bd08      	pop	{r3, pc}
 800f87c:	00000000 	.word	0x00000000

0800f880 <cosf>:
 800f880:	ee10 3a10 	vmov	r3, s0
 800f884:	b507      	push	{r0, r1, r2, lr}
 800f886:	4a1e      	ldr	r2, [pc, #120]	@ (800f900 <cosf+0x80>)
 800f888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d806      	bhi.n	800f89e <cosf+0x1e>
 800f890:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800f904 <cosf+0x84>
 800f894:	b003      	add	sp, #12
 800f896:	f85d eb04 	ldr.w	lr, [sp], #4
 800f89a:	f000 bee7 	b.w	801066c <__kernel_cosf>
 800f89e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f8a2:	d304      	bcc.n	800f8ae <cosf+0x2e>
 800f8a4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f8a8:	b003      	add	sp, #12
 800f8aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f8ae:	4668      	mov	r0, sp
 800f8b0:	f001 f872 	bl	8010998 <__ieee754_rem_pio2f>
 800f8b4:	f000 0003 	and.w	r0, r0, #3
 800f8b8:	2801      	cmp	r0, #1
 800f8ba:	d009      	beq.n	800f8d0 <cosf+0x50>
 800f8bc:	2802      	cmp	r0, #2
 800f8be:	d010      	beq.n	800f8e2 <cosf+0x62>
 800f8c0:	b9b0      	cbnz	r0, 800f8f0 <cosf+0x70>
 800f8c2:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8c6:	ed9d 0a00 	vldr	s0, [sp]
 800f8ca:	f000 fecf 	bl	801066c <__kernel_cosf>
 800f8ce:	e7eb      	b.n	800f8a8 <cosf+0x28>
 800f8d0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8d4:	ed9d 0a00 	vldr	s0, [sp]
 800f8d8:	f000 ff20 	bl	801071c <__kernel_sinf>
 800f8dc:	eeb1 0a40 	vneg.f32	s0, s0
 800f8e0:	e7e2      	b.n	800f8a8 <cosf+0x28>
 800f8e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8e6:	ed9d 0a00 	vldr	s0, [sp]
 800f8ea:	f000 febf 	bl	801066c <__kernel_cosf>
 800f8ee:	e7f5      	b.n	800f8dc <cosf+0x5c>
 800f8f0:	eddd 0a01 	vldr	s1, [sp, #4]
 800f8f4:	ed9d 0a00 	vldr	s0, [sp]
 800f8f8:	2001      	movs	r0, #1
 800f8fa:	f000 ff0f 	bl	801071c <__kernel_sinf>
 800f8fe:	e7d3      	b.n	800f8a8 <cosf+0x28>
 800f900:	3f490fd8 	.word	0x3f490fd8
 800f904:	00000000 	.word	0x00000000

0800f908 <fabsf>:
 800f908:	ee10 3a10 	vmov	r3, s0
 800f90c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f910:	ee00 3a10 	vmov	s0, r3
 800f914:	4770      	bx	lr
	...

0800f918 <sinf>:
 800f918:	ee10 3a10 	vmov	r3, s0
 800f91c:	b507      	push	{r0, r1, r2, lr}
 800f91e:	4a1f      	ldr	r2, [pc, #124]	@ (800f99c <sinf+0x84>)
 800f920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f924:	4293      	cmp	r3, r2
 800f926:	d807      	bhi.n	800f938 <sinf+0x20>
 800f928:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800f9a0 <sinf+0x88>
 800f92c:	2000      	movs	r0, #0
 800f92e:	b003      	add	sp, #12
 800f930:	f85d eb04 	ldr.w	lr, [sp], #4
 800f934:	f000 bef2 	b.w	801071c <__kernel_sinf>
 800f938:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800f93c:	d304      	bcc.n	800f948 <sinf+0x30>
 800f93e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800f942:	b003      	add	sp, #12
 800f944:	f85d fb04 	ldr.w	pc, [sp], #4
 800f948:	4668      	mov	r0, sp
 800f94a:	f001 f825 	bl	8010998 <__ieee754_rem_pio2f>
 800f94e:	f000 0003 	and.w	r0, r0, #3
 800f952:	2801      	cmp	r0, #1
 800f954:	d00a      	beq.n	800f96c <sinf+0x54>
 800f956:	2802      	cmp	r0, #2
 800f958:	d00f      	beq.n	800f97a <sinf+0x62>
 800f95a:	b9c0      	cbnz	r0, 800f98e <sinf+0x76>
 800f95c:	eddd 0a01 	vldr	s1, [sp, #4]
 800f960:	ed9d 0a00 	vldr	s0, [sp]
 800f964:	2001      	movs	r0, #1
 800f966:	f000 fed9 	bl	801071c <__kernel_sinf>
 800f96a:	e7ea      	b.n	800f942 <sinf+0x2a>
 800f96c:	eddd 0a01 	vldr	s1, [sp, #4]
 800f970:	ed9d 0a00 	vldr	s0, [sp]
 800f974:	f000 fe7a 	bl	801066c <__kernel_cosf>
 800f978:	e7e3      	b.n	800f942 <sinf+0x2a>
 800f97a:	eddd 0a01 	vldr	s1, [sp, #4]
 800f97e:	ed9d 0a00 	vldr	s0, [sp]
 800f982:	2001      	movs	r0, #1
 800f984:	f000 feca 	bl	801071c <__kernel_sinf>
 800f988:	eeb1 0a40 	vneg.f32	s0, s0
 800f98c:	e7d9      	b.n	800f942 <sinf+0x2a>
 800f98e:	eddd 0a01 	vldr	s1, [sp, #4]
 800f992:	ed9d 0a00 	vldr	s0, [sp]
 800f996:	f000 fe69 	bl	801066c <__kernel_cosf>
 800f99a:	e7f5      	b.n	800f988 <sinf+0x70>
 800f99c:	3f490fd8 	.word	0x3f490fd8
 800f9a0:	00000000 	.word	0x00000000

0800f9a4 <finite>:
 800f9a4:	b082      	sub	sp, #8
 800f9a6:	ed8d 0b00 	vstr	d0, [sp]
 800f9aa:	9801      	ldr	r0, [sp, #4]
 800f9ac:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800f9b0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800f9b4:	0fc0      	lsrs	r0, r0, #31
 800f9b6:	b002      	add	sp, #8
 800f9b8:	4770      	bx	lr
	...

0800f9bc <nanf>:
 800f9bc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800f9c4 <nanf+0x8>
 800f9c0:	4770      	bx	lr
 800f9c2:	bf00      	nop
 800f9c4:	7fc00000 	.word	0x7fc00000

0800f9c8 <__ieee754_sqrt>:
 800f9c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9cc:	4a66      	ldr	r2, [pc, #408]	@ (800fb68 <__ieee754_sqrt+0x1a0>)
 800f9ce:	ec55 4b10 	vmov	r4, r5, d0
 800f9d2:	43aa      	bics	r2, r5
 800f9d4:	462b      	mov	r3, r5
 800f9d6:	4621      	mov	r1, r4
 800f9d8:	d110      	bne.n	800f9fc <__ieee754_sqrt+0x34>
 800f9da:	4622      	mov	r2, r4
 800f9dc:	4620      	mov	r0, r4
 800f9de:	4629      	mov	r1, r5
 800f9e0:	f7f0 fdd6 	bl	8000590 <__aeabi_dmul>
 800f9e4:	4602      	mov	r2, r0
 800f9e6:	460b      	mov	r3, r1
 800f9e8:	4620      	mov	r0, r4
 800f9ea:	4629      	mov	r1, r5
 800f9ec:	f7f0 fc1a 	bl	8000224 <__adddf3>
 800f9f0:	4604      	mov	r4, r0
 800f9f2:	460d      	mov	r5, r1
 800f9f4:	ec45 4b10 	vmov	d0, r4, r5
 800f9f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9fc:	2d00      	cmp	r5, #0
 800f9fe:	dc0e      	bgt.n	800fa1e <__ieee754_sqrt+0x56>
 800fa00:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800fa04:	4322      	orrs	r2, r4
 800fa06:	d0f5      	beq.n	800f9f4 <__ieee754_sqrt+0x2c>
 800fa08:	b19d      	cbz	r5, 800fa32 <__ieee754_sqrt+0x6a>
 800fa0a:	4622      	mov	r2, r4
 800fa0c:	4620      	mov	r0, r4
 800fa0e:	4629      	mov	r1, r5
 800fa10:	f7f0 fc06 	bl	8000220 <__aeabi_dsub>
 800fa14:	4602      	mov	r2, r0
 800fa16:	460b      	mov	r3, r1
 800fa18:	f7f0 fee4 	bl	80007e4 <__aeabi_ddiv>
 800fa1c:	e7e8      	b.n	800f9f0 <__ieee754_sqrt+0x28>
 800fa1e:	152a      	asrs	r2, r5, #20
 800fa20:	d115      	bne.n	800fa4e <__ieee754_sqrt+0x86>
 800fa22:	2000      	movs	r0, #0
 800fa24:	e009      	b.n	800fa3a <__ieee754_sqrt+0x72>
 800fa26:	0acb      	lsrs	r3, r1, #11
 800fa28:	3a15      	subs	r2, #21
 800fa2a:	0549      	lsls	r1, r1, #21
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d0fa      	beq.n	800fa26 <__ieee754_sqrt+0x5e>
 800fa30:	e7f7      	b.n	800fa22 <__ieee754_sqrt+0x5a>
 800fa32:	462a      	mov	r2, r5
 800fa34:	e7fa      	b.n	800fa2c <__ieee754_sqrt+0x64>
 800fa36:	005b      	lsls	r3, r3, #1
 800fa38:	3001      	adds	r0, #1
 800fa3a:	02dc      	lsls	r4, r3, #11
 800fa3c:	d5fb      	bpl.n	800fa36 <__ieee754_sqrt+0x6e>
 800fa3e:	1e44      	subs	r4, r0, #1
 800fa40:	1b12      	subs	r2, r2, r4
 800fa42:	f1c0 0420 	rsb	r4, r0, #32
 800fa46:	fa21 f404 	lsr.w	r4, r1, r4
 800fa4a:	4323      	orrs	r3, r4
 800fa4c:	4081      	lsls	r1, r0
 800fa4e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fa52:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800fa56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fa5a:	07d2      	lsls	r2, r2, #31
 800fa5c:	bf5c      	itt	pl
 800fa5e:	005b      	lslpl	r3, r3, #1
 800fa60:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800fa64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fa68:	bf58      	it	pl
 800fa6a:	0049      	lslpl	r1, r1, #1
 800fa6c:	2600      	movs	r6, #0
 800fa6e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800fa72:	107f      	asrs	r7, r7, #1
 800fa74:	0049      	lsls	r1, r1, #1
 800fa76:	2016      	movs	r0, #22
 800fa78:	4632      	mov	r2, r6
 800fa7a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800fa7e:	1915      	adds	r5, r2, r4
 800fa80:	429d      	cmp	r5, r3
 800fa82:	bfde      	ittt	le
 800fa84:	192a      	addle	r2, r5, r4
 800fa86:	1b5b      	suble	r3, r3, r5
 800fa88:	1936      	addle	r6, r6, r4
 800fa8a:	0fcd      	lsrs	r5, r1, #31
 800fa8c:	3801      	subs	r0, #1
 800fa8e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800fa92:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fa96:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800fa9a:	d1f0      	bne.n	800fa7e <__ieee754_sqrt+0xb6>
 800fa9c:	4605      	mov	r5, r0
 800fa9e:	2420      	movs	r4, #32
 800faa0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800faa4:	4293      	cmp	r3, r2
 800faa6:	eb0c 0e00 	add.w	lr, ip, r0
 800faaa:	dc02      	bgt.n	800fab2 <__ieee754_sqrt+0xea>
 800faac:	d113      	bne.n	800fad6 <__ieee754_sqrt+0x10e>
 800faae:	458e      	cmp	lr, r1
 800fab0:	d811      	bhi.n	800fad6 <__ieee754_sqrt+0x10e>
 800fab2:	f1be 0f00 	cmp.w	lr, #0
 800fab6:	eb0e 000c 	add.w	r0, lr, ip
 800faba:	da3f      	bge.n	800fb3c <__ieee754_sqrt+0x174>
 800fabc:	2800      	cmp	r0, #0
 800fabe:	db3d      	blt.n	800fb3c <__ieee754_sqrt+0x174>
 800fac0:	f102 0801 	add.w	r8, r2, #1
 800fac4:	1a9b      	subs	r3, r3, r2
 800fac6:	458e      	cmp	lr, r1
 800fac8:	bf88      	it	hi
 800faca:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800face:	eba1 010e 	sub.w	r1, r1, lr
 800fad2:	4465      	add	r5, ip
 800fad4:	4642      	mov	r2, r8
 800fad6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800fada:	3c01      	subs	r4, #1
 800fadc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800fae0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fae4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800fae8:	d1dc      	bne.n	800faa4 <__ieee754_sqrt+0xdc>
 800faea:	4319      	orrs	r1, r3
 800faec:	d01b      	beq.n	800fb26 <__ieee754_sqrt+0x15e>
 800faee:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800fb6c <__ieee754_sqrt+0x1a4>
 800faf2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800fb70 <__ieee754_sqrt+0x1a8>
 800faf6:	e9da 0100 	ldrd	r0, r1, [sl]
 800fafa:	e9db 2300 	ldrd	r2, r3, [fp]
 800fafe:	f7f0 fb8f 	bl	8000220 <__aeabi_dsub>
 800fb02:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb06:	4602      	mov	r2, r0
 800fb08:	460b      	mov	r3, r1
 800fb0a:	4640      	mov	r0, r8
 800fb0c:	4649      	mov	r1, r9
 800fb0e:	f7f0 ffbb 	bl	8000a88 <__aeabi_dcmple>
 800fb12:	b140      	cbz	r0, 800fb26 <__ieee754_sqrt+0x15e>
 800fb14:	f1b5 3fff 	cmp.w	r5, #4294967295
 800fb18:	e9da 0100 	ldrd	r0, r1, [sl]
 800fb1c:	e9db 2300 	ldrd	r2, r3, [fp]
 800fb20:	d10e      	bne.n	800fb40 <__ieee754_sqrt+0x178>
 800fb22:	3601      	adds	r6, #1
 800fb24:	4625      	mov	r5, r4
 800fb26:	1073      	asrs	r3, r6, #1
 800fb28:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800fb2c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800fb30:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800fb34:	086b      	lsrs	r3, r5, #1
 800fb36:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800fb3a:	e759      	b.n	800f9f0 <__ieee754_sqrt+0x28>
 800fb3c:	4690      	mov	r8, r2
 800fb3e:	e7c1      	b.n	800fac4 <__ieee754_sqrt+0xfc>
 800fb40:	f7f0 fb70 	bl	8000224 <__adddf3>
 800fb44:	e9da 8900 	ldrd	r8, r9, [sl]
 800fb48:	4602      	mov	r2, r0
 800fb4a:	460b      	mov	r3, r1
 800fb4c:	4640      	mov	r0, r8
 800fb4e:	4649      	mov	r1, r9
 800fb50:	f7f0 ff90 	bl	8000a74 <__aeabi_dcmplt>
 800fb54:	b120      	cbz	r0, 800fb60 <__ieee754_sqrt+0x198>
 800fb56:	1cab      	adds	r3, r5, #2
 800fb58:	bf08      	it	eq
 800fb5a:	3601      	addeq	r6, #1
 800fb5c:	3502      	adds	r5, #2
 800fb5e:	e7e2      	b.n	800fb26 <__ieee754_sqrt+0x15e>
 800fb60:	1c6b      	adds	r3, r5, #1
 800fb62:	f023 0501 	bic.w	r5, r3, #1
 800fb66:	e7de      	b.n	800fb26 <__ieee754_sqrt+0x15e>
 800fb68:	7ff00000 	.word	0x7ff00000
 800fb6c:	080113f8 	.word	0x080113f8
 800fb70:	080113f0 	.word	0x080113f0

0800fb74 <__ieee754_sqrtf>:
 800fb74:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800fb78:	4770      	bx	lr
	...

0800fb7c <roundf>:
 800fb7c:	ee10 0a10 	vmov	r0, s0
 800fb80:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800fb84:	3a7f      	subs	r2, #127	@ 0x7f
 800fb86:	2a16      	cmp	r2, #22
 800fb88:	dc15      	bgt.n	800fbb6 <roundf+0x3a>
 800fb8a:	2a00      	cmp	r2, #0
 800fb8c:	da08      	bge.n	800fba0 <roundf+0x24>
 800fb8e:	3201      	adds	r2, #1
 800fb90:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800fb94:	d101      	bne.n	800fb9a <roundf+0x1e>
 800fb96:	f043 537e 	orr.w	r3, r3, #1065353216	@ 0x3f800000
 800fb9a:	ee00 3a10 	vmov	s0, r3
 800fb9e:	4770      	bx	lr
 800fba0:	4907      	ldr	r1, [pc, #28]	@ (800fbc0 <roundf+0x44>)
 800fba2:	4111      	asrs	r1, r2
 800fba4:	4201      	tst	r1, r0
 800fba6:	d0fa      	beq.n	800fb9e <roundf+0x22>
 800fba8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800fbac:	4113      	asrs	r3, r2
 800fbae:	4403      	add	r3, r0
 800fbb0:	ea23 0301 	bic.w	r3, r3, r1
 800fbb4:	e7f1      	b.n	800fb9a <roundf+0x1e>
 800fbb6:	2a80      	cmp	r2, #128	@ 0x80
 800fbb8:	d1f1      	bne.n	800fb9e <roundf+0x22>
 800fbba:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fbbe:	4770      	bx	lr
 800fbc0:	007fffff 	.word	0x007fffff
 800fbc4:	00000000 	.word	0x00000000

0800fbc8 <__ieee754_pow>:
 800fbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbcc:	b091      	sub	sp, #68	@ 0x44
 800fbce:	ed8d 1b00 	vstr	d1, [sp]
 800fbd2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800fbd6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800fbda:	ea5a 0001 	orrs.w	r0, sl, r1
 800fbde:	ec57 6b10 	vmov	r6, r7, d0
 800fbe2:	d113      	bne.n	800fc0c <__ieee754_pow+0x44>
 800fbe4:	19b3      	adds	r3, r6, r6
 800fbe6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800fbea:	4152      	adcs	r2, r2
 800fbec:	4298      	cmp	r0, r3
 800fbee:	4b9a      	ldr	r3, [pc, #616]	@ (800fe58 <__ieee754_pow+0x290>)
 800fbf0:	4193      	sbcs	r3, r2
 800fbf2:	f080 84ee 	bcs.w	80105d2 <__ieee754_pow+0xa0a>
 800fbf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fbfa:	4630      	mov	r0, r6
 800fbfc:	4639      	mov	r1, r7
 800fbfe:	f7f0 fb11 	bl	8000224 <__adddf3>
 800fc02:	ec41 0b10 	vmov	d0, r0, r1
 800fc06:	b011      	add	sp, #68	@ 0x44
 800fc08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc0c:	4a93      	ldr	r2, [pc, #588]	@ (800fe5c <__ieee754_pow+0x294>)
 800fc0e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800fc12:	4295      	cmp	r5, r2
 800fc14:	46b8      	mov	r8, r7
 800fc16:	4633      	mov	r3, r6
 800fc18:	d80a      	bhi.n	800fc30 <__ieee754_pow+0x68>
 800fc1a:	d104      	bne.n	800fc26 <__ieee754_pow+0x5e>
 800fc1c:	2e00      	cmp	r6, #0
 800fc1e:	d1ea      	bne.n	800fbf6 <__ieee754_pow+0x2e>
 800fc20:	45aa      	cmp	sl, r5
 800fc22:	d8e8      	bhi.n	800fbf6 <__ieee754_pow+0x2e>
 800fc24:	e001      	b.n	800fc2a <__ieee754_pow+0x62>
 800fc26:	4592      	cmp	sl, r2
 800fc28:	d802      	bhi.n	800fc30 <__ieee754_pow+0x68>
 800fc2a:	4592      	cmp	sl, r2
 800fc2c:	d10f      	bne.n	800fc4e <__ieee754_pow+0x86>
 800fc2e:	b171      	cbz	r1, 800fc4e <__ieee754_pow+0x86>
 800fc30:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800fc34:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800fc38:	ea58 0803 	orrs.w	r8, r8, r3
 800fc3c:	d1db      	bne.n	800fbf6 <__ieee754_pow+0x2e>
 800fc3e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fc42:	18db      	adds	r3, r3, r3
 800fc44:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800fc48:	4152      	adcs	r2, r2
 800fc4a:	4598      	cmp	r8, r3
 800fc4c:	e7cf      	b.n	800fbee <__ieee754_pow+0x26>
 800fc4e:	f1b8 0f00 	cmp.w	r8, #0
 800fc52:	46ab      	mov	fp, r5
 800fc54:	da43      	bge.n	800fcde <__ieee754_pow+0x116>
 800fc56:	4a82      	ldr	r2, [pc, #520]	@ (800fe60 <__ieee754_pow+0x298>)
 800fc58:	4592      	cmp	sl, r2
 800fc5a:	d856      	bhi.n	800fd0a <__ieee754_pow+0x142>
 800fc5c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800fc60:	4592      	cmp	sl, r2
 800fc62:	f240 84c5 	bls.w	80105f0 <__ieee754_pow+0xa28>
 800fc66:	ea4f 522a 	mov.w	r2, sl, asr #20
 800fc6a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800fc6e:	2a14      	cmp	r2, #20
 800fc70:	dd18      	ble.n	800fca4 <__ieee754_pow+0xdc>
 800fc72:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800fc76:	fa21 f402 	lsr.w	r4, r1, r2
 800fc7a:	fa04 f202 	lsl.w	r2, r4, r2
 800fc7e:	428a      	cmp	r2, r1
 800fc80:	f040 84b6 	bne.w	80105f0 <__ieee754_pow+0xa28>
 800fc84:	f004 0401 	and.w	r4, r4, #1
 800fc88:	f1c4 0402 	rsb	r4, r4, #2
 800fc8c:	2900      	cmp	r1, #0
 800fc8e:	d159      	bne.n	800fd44 <__ieee754_pow+0x17c>
 800fc90:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800fc94:	d148      	bne.n	800fd28 <__ieee754_pow+0x160>
 800fc96:	4632      	mov	r2, r6
 800fc98:	463b      	mov	r3, r7
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	4639      	mov	r1, r7
 800fc9e:	f7f0 fc77 	bl	8000590 <__aeabi_dmul>
 800fca2:	e7ae      	b.n	800fc02 <__ieee754_pow+0x3a>
 800fca4:	2900      	cmp	r1, #0
 800fca6:	d14c      	bne.n	800fd42 <__ieee754_pow+0x17a>
 800fca8:	f1c2 0214 	rsb	r2, r2, #20
 800fcac:	fa4a f402 	asr.w	r4, sl, r2
 800fcb0:	fa04 f202 	lsl.w	r2, r4, r2
 800fcb4:	4552      	cmp	r2, sl
 800fcb6:	f040 8498 	bne.w	80105ea <__ieee754_pow+0xa22>
 800fcba:	f004 0401 	and.w	r4, r4, #1
 800fcbe:	f1c4 0402 	rsb	r4, r4, #2
 800fcc2:	4a68      	ldr	r2, [pc, #416]	@ (800fe64 <__ieee754_pow+0x29c>)
 800fcc4:	4592      	cmp	sl, r2
 800fcc6:	d1e3      	bne.n	800fc90 <__ieee754_pow+0xc8>
 800fcc8:	f1b9 0f00 	cmp.w	r9, #0
 800fccc:	f280 8489 	bge.w	80105e2 <__ieee754_pow+0xa1a>
 800fcd0:	4964      	ldr	r1, [pc, #400]	@ (800fe64 <__ieee754_pow+0x29c>)
 800fcd2:	4632      	mov	r2, r6
 800fcd4:	463b      	mov	r3, r7
 800fcd6:	2000      	movs	r0, #0
 800fcd8:	f7f0 fd84 	bl	80007e4 <__aeabi_ddiv>
 800fcdc:	e791      	b.n	800fc02 <__ieee754_pow+0x3a>
 800fcde:	2400      	movs	r4, #0
 800fce0:	bb81      	cbnz	r1, 800fd44 <__ieee754_pow+0x17c>
 800fce2:	4a5e      	ldr	r2, [pc, #376]	@ (800fe5c <__ieee754_pow+0x294>)
 800fce4:	4592      	cmp	sl, r2
 800fce6:	d1ec      	bne.n	800fcc2 <__ieee754_pow+0xfa>
 800fce8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800fcec:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800fcf0:	431a      	orrs	r2, r3
 800fcf2:	f000 846e 	beq.w	80105d2 <__ieee754_pow+0xa0a>
 800fcf6:	4b5c      	ldr	r3, [pc, #368]	@ (800fe68 <__ieee754_pow+0x2a0>)
 800fcf8:	429d      	cmp	r5, r3
 800fcfa:	d908      	bls.n	800fd0e <__ieee754_pow+0x146>
 800fcfc:	f1b9 0f00 	cmp.w	r9, #0
 800fd00:	f280 846b 	bge.w	80105da <__ieee754_pow+0xa12>
 800fd04:	2000      	movs	r0, #0
 800fd06:	2100      	movs	r1, #0
 800fd08:	e77b      	b.n	800fc02 <__ieee754_pow+0x3a>
 800fd0a:	2402      	movs	r4, #2
 800fd0c:	e7e8      	b.n	800fce0 <__ieee754_pow+0x118>
 800fd0e:	f1b9 0f00 	cmp.w	r9, #0
 800fd12:	f04f 0000 	mov.w	r0, #0
 800fd16:	f04f 0100 	mov.w	r1, #0
 800fd1a:	f6bf af72 	bge.w	800fc02 <__ieee754_pow+0x3a>
 800fd1e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800fd22:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fd26:	e76c      	b.n	800fc02 <__ieee754_pow+0x3a>
 800fd28:	4a50      	ldr	r2, [pc, #320]	@ (800fe6c <__ieee754_pow+0x2a4>)
 800fd2a:	4591      	cmp	r9, r2
 800fd2c:	d10a      	bne.n	800fd44 <__ieee754_pow+0x17c>
 800fd2e:	f1b8 0f00 	cmp.w	r8, #0
 800fd32:	db07      	blt.n	800fd44 <__ieee754_pow+0x17c>
 800fd34:	ec47 6b10 	vmov	d0, r6, r7
 800fd38:	b011      	add	sp, #68	@ 0x44
 800fd3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd3e:	f7ff be43 	b.w	800f9c8 <__ieee754_sqrt>
 800fd42:	2400      	movs	r4, #0
 800fd44:	ec47 6b10 	vmov	d0, r6, r7
 800fd48:	9302      	str	r3, [sp, #8]
 800fd4a:	f000 fc87 	bl	801065c <fabs>
 800fd4e:	9b02      	ldr	r3, [sp, #8]
 800fd50:	ec51 0b10 	vmov	r0, r1, d0
 800fd54:	bb43      	cbnz	r3, 800fda8 <__ieee754_pow+0x1e0>
 800fd56:	4b43      	ldr	r3, [pc, #268]	@ (800fe64 <__ieee754_pow+0x29c>)
 800fd58:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800fd5c:	429a      	cmp	r2, r3
 800fd5e:	d000      	beq.n	800fd62 <__ieee754_pow+0x19a>
 800fd60:	bb15      	cbnz	r5, 800fda8 <__ieee754_pow+0x1e0>
 800fd62:	f1b9 0f00 	cmp.w	r9, #0
 800fd66:	da05      	bge.n	800fd74 <__ieee754_pow+0x1ac>
 800fd68:	4602      	mov	r2, r0
 800fd6a:	460b      	mov	r3, r1
 800fd6c:	2000      	movs	r0, #0
 800fd6e:	493d      	ldr	r1, [pc, #244]	@ (800fe64 <__ieee754_pow+0x29c>)
 800fd70:	f7f0 fd38 	bl	80007e4 <__aeabi_ddiv>
 800fd74:	f1b8 0f00 	cmp.w	r8, #0
 800fd78:	f6bf af43 	bge.w	800fc02 <__ieee754_pow+0x3a>
 800fd7c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800fd80:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800fd84:	4325      	orrs	r5, r4
 800fd86:	d108      	bne.n	800fd9a <__ieee754_pow+0x1d2>
 800fd88:	4602      	mov	r2, r0
 800fd8a:	460b      	mov	r3, r1
 800fd8c:	4610      	mov	r0, r2
 800fd8e:	4619      	mov	r1, r3
 800fd90:	f7f0 fa46 	bl	8000220 <__aeabi_dsub>
 800fd94:	4602      	mov	r2, r0
 800fd96:	460b      	mov	r3, r1
 800fd98:	e79e      	b.n	800fcd8 <__ieee754_pow+0x110>
 800fd9a:	2c01      	cmp	r4, #1
 800fd9c:	f47f af31 	bne.w	800fc02 <__ieee754_pow+0x3a>
 800fda0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fda4:	4619      	mov	r1, r3
 800fda6:	e72c      	b.n	800fc02 <__ieee754_pow+0x3a>
 800fda8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800fdac:	3b01      	subs	r3, #1
 800fdae:	ea53 0204 	orrs.w	r2, r3, r4
 800fdb2:	d102      	bne.n	800fdba <__ieee754_pow+0x1f2>
 800fdb4:	4632      	mov	r2, r6
 800fdb6:	463b      	mov	r3, r7
 800fdb8:	e7e8      	b.n	800fd8c <__ieee754_pow+0x1c4>
 800fdba:	3c01      	subs	r4, #1
 800fdbc:	431c      	orrs	r4, r3
 800fdbe:	d016      	beq.n	800fdee <__ieee754_pow+0x226>
 800fdc0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fe48 <__ieee754_pow+0x280>
 800fdc4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800fdc8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fdcc:	f240 8110 	bls.w	800fff0 <__ieee754_pow+0x428>
 800fdd0:	4b27      	ldr	r3, [pc, #156]	@ (800fe70 <__ieee754_pow+0x2a8>)
 800fdd2:	459a      	cmp	sl, r3
 800fdd4:	4b24      	ldr	r3, [pc, #144]	@ (800fe68 <__ieee754_pow+0x2a0>)
 800fdd6:	d916      	bls.n	800fe06 <__ieee754_pow+0x23e>
 800fdd8:	429d      	cmp	r5, r3
 800fdda:	d80b      	bhi.n	800fdf4 <__ieee754_pow+0x22c>
 800fddc:	f1b9 0f00 	cmp.w	r9, #0
 800fde0:	da0b      	bge.n	800fdfa <__ieee754_pow+0x232>
 800fde2:	2000      	movs	r0, #0
 800fde4:	b011      	add	sp, #68	@ 0x44
 800fde6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdea:	f000 bfb5 	b.w	8010d58 <__math_oflow>
 800fdee:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800fe50 <__ieee754_pow+0x288>
 800fdf2:	e7e7      	b.n	800fdc4 <__ieee754_pow+0x1fc>
 800fdf4:	f1b9 0f00 	cmp.w	r9, #0
 800fdf8:	dcf3      	bgt.n	800fde2 <__ieee754_pow+0x21a>
 800fdfa:	2000      	movs	r0, #0
 800fdfc:	b011      	add	sp, #68	@ 0x44
 800fdfe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe02:	f000 bfa1 	b.w	8010d48 <__math_uflow>
 800fe06:	429d      	cmp	r5, r3
 800fe08:	d20c      	bcs.n	800fe24 <__ieee754_pow+0x25c>
 800fe0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe0e:	2200      	movs	r2, #0
 800fe10:	2300      	movs	r3, #0
 800fe12:	f7f0 fe2f 	bl	8000a74 <__aeabi_dcmplt>
 800fe16:	3800      	subs	r0, #0
 800fe18:	bf18      	it	ne
 800fe1a:	2001      	movne	r0, #1
 800fe1c:	f1b9 0f00 	cmp.w	r9, #0
 800fe20:	daec      	bge.n	800fdfc <__ieee754_pow+0x234>
 800fe22:	e7df      	b.n	800fde4 <__ieee754_pow+0x21c>
 800fe24:	4b0f      	ldr	r3, [pc, #60]	@ (800fe64 <__ieee754_pow+0x29c>)
 800fe26:	429d      	cmp	r5, r3
 800fe28:	f04f 0200 	mov.w	r2, #0
 800fe2c:	d922      	bls.n	800fe74 <__ieee754_pow+0x2ac>
 800fe2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe32:	2300      	movs	r3, #0
 800fe34:	f7f0 fe1e 	bl	8000a74 <__aeabi_dcmplt>
 800fe38:	3800      	subs	r0, #0
 800fe3a:	bf18      	it	ne
 800fe3c:	2001      	movne	r0, #1
 800fe3e:	f1b9 0f00 	cmp.w	r9, #0
 800fe42:	dccf      	bgt.n	800fde4 <__ieee754_pow+0x21c>
 800fe44:	e7da      	b.n	800fdfc <__ieee754_pow+0x234>
 800fe46:	bf00      	nop
 800fe48:	00000000 	.word	0x00000000
 800fe4c:	3ff00000 	.word	0x3ff00000
 800fe50:	00000000 	.word	0x00000000
 800fe54:	bff00000 	.word	0xbff00000
 800fe58:	fff00000 	.word	0xfff00000
 800fe5c:	7ff00000 	.word	0x7ff00000
 800fe60:	433fffff 	.word	0x433fffff
 800fe64:	3ff00000 	.word	0x3ff00000
 800fe68:	3fefffff 	.word	0x3fefffff
 800fe6c:	3fe00000 	.word	0x3fe00000
 800fe70:	43f00000 	.word	0x43f00000
 800fe74:	4b5a      	ldr	r3, [pc, #360]	@ (800ffe0 <__ieee754_pow+0x418>)
 800fe76:	f7f0 f9d3 	bl	8000220 <__aeabi_dsub>
 800fe7a:	a351      	add	r3, pc, #324	@ (adr r3, 800ffc0 <__ieee754_pow+0x3f8>)
 800fe7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe80:	4604      	mov	r4, r0
 800fe82:	460d      	mov	r5, r1
 800fe84:	f7f0 fb84 	bl	8000590 <__aeabi_dmul>
 800fe88:	a34f      	add	r3, pc, #316	@ (adr r3, 800ffc8 <__ieee754_pow+0x400>)
 800fe8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8e:	4606      	mov	r6, r0
 800fe90:	460f      	mov	r7, r1
 800fe92:	4620      	mov	r0, r4
 800fe94:	4629      	mov	r1, r5
 800fe96:	f7f0 fb7b 	bl	8000590 <__aeabi_dmul>
 800fe9a:	4b52      	ldr	r3, [pc, #328]	@ (800ffe4 <__ieee754_pow+0x41c>)
 800fe9c:	4682      	mov	sl, r0
 800fe9e:	468b      	mov	fp, r1
 800fea0:	2200      	movs	r2, #0
 800fea2:	4620      	mov	r0, r4
 800fea4:	4629      	mov	r1, r5
 800fea6:	f7f0 fb73 	bl	8000590 <__aeabi_dmul>
 800feaa:	4602      	mov	r2, r0
 800feac:	460b      	mov	r3, r1
 800feae:	a148      	add	r1, pc, #288	@ (adr r1, 800ffd0 <__ieee754_pow+0x408>)
 800feb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800feb4:	f7f0 f9b4 	bl	8000220 <__aeabi_dsub>
 800feb8:	4622      	mov	r2, r4
 800feba:	462b      	mov	r3, r5
 800febc:	f7f0 fb68 	bl	8000590 <__aeabi_dmul>
 800fec0:	4602      	mov	r2, r0
 800fec2:	460b      	mov	r3, r1
 800fec4:	2000      	movs	r0, #0
 800fec6:	4948      	ldr	r1, [pc, #288]	@ (800ffe8 <__ieee754_pow+0x420>)
 800fec8:	f7f0 f9aa 	bl	8000220 <__aeabi_dsub>
 800fecc:	4622      	mov	r2, r4
 800fece:	4680      	mov	r8, r0
 800fed0:	4689      	mov	r9, r1
 800fed2:	462b      	mov	r3, r5
 800fed4:	4620      	mov	r0, r4
 800fed6:	4629      	mov	r1, r5
 800fed8:	f7f0 fb5a 	bl	8000590 <__aeabi_dmul>
 800fedc:	4602      	mov	r2, r0
 800fede:	460b      	mov	r3, r1
 800fee0:	4640      	mov	r0, r8
 800fee2:	4649      	mov	r1, r9
 800fee4:	f7f0 fb54 	bl	8000590 <__aeabi_dmul>
 800fee8:	a33b      	add	r3, pc, #236	@ (adr r3, 800ffd8 <__ieee754_pow+0x410>)
 800feea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800feee:	f7f0 fb4f 	bl	8000590 <__aeabi_dmul>
 800fef2:	4602      	mov	r2, r0
 800fef4:	460b      	mov	r3, r1
 800fef6:	4650      	mov	r0, sl
 800fef8:	4659      	mov	r1, fp
 800fefa:	f7f0 f991 	bl	8000220 <__aeabi_dsub>
 800fefe:	4602      	mov	r2, r0
 800ff00:	460b      	mov	r3, r1
 800ff02:	4680      	mov	r8, r0
 800ff04:	4689      	mov	r9, r1
 800ff06:	4630      	mov	r0, r6
 800ff08:	4639      	mov	r1, r7
 800ff0a:	f7f0 f98b 	bl	8000224 <__adddf3>
 800ff0e:	2400      	movs	r4, #0
 800ff10:	4632      	mov	r2, r6
 800ff12:	463b      	mov	r3, r7
 800ff14:	4620      	mov	r0, r4
 800ff16:	460d      	mov	r5, r1
 800ff18:	f7f0 f982 	bl	8000220 <__aeabi_dsub>
 800ff1c:	4602      	mov	r2, r0
 800ff1e:	460b      	mov	r3, r1
 800ff20:	4640      	mov	r0, r8
 800ff22:	4649      	mov	r1, r9
 800ff24:	f7f0 f97c 	bl	8000220 <__aeabi_dsub>
 800ff28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ff30:	2300      	movs	r3, #0
 800ff32:	9304      	str	r3, [sp, #16]
 800ff34:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ff38:	4606      	mov	r6, r0
 800ff3a:	460f      	mov	r7, r1
 800ff3c:	465b      	mov	r3, fp
 800ff3e:	4652      	mov	r2, sl
 800ff40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff44:	f7f0 f96c 	bl	8000220 <__aeabi_dsub>
 800ff48:	4622      	mov	r2, r4
 800ff4a:	462b      	mov	r3, r5
 800ff4c:	f7f0 fb20 	bl	8000590 <__aeabi_dmul>
 800ff50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff54:	4680      	mov	r8, r0
 800ff56:	4689      	mov	r9, r1
 800ff58:	4630      	mov	r0, r6
 800ff5a:	4639      	mov	r1, r7
 800ff5c:	f7f0 fb18 	bl	8000590 <__aeabi_dmul>
 800ff60:	4602      	mov	r2, r0
 800ff62:	460b      	mov	r3, r1
 800ff64:	4640      	mov	r0, r8
 800ff66:	4649      	mov	r1, r9
 800ff68:	f7f0 f95c 	bl	8000224 <__adddf3>
 800ff6c:	465b      	mov	r3, fp
 800ff6e:	4606      	mov	r6, r0
 800ff70:	460f      	mov	r7, r1
 800ff72:	4652      	mov	r2, sl
 800ff74:	4620      	mov	r0, r4
 800ff76:	4629      	mov	r1, r5
 800ff78:	f7f0 fb0a 	bl	8000590 <__aeabi_dmul>
 800ff7c:	460b      	mov	r3, r1
 800ff7e:	4602      	mov	r2, r0
 800ff80:	4680      	mov	r8, r0
 800ff82:	4689      	mov	r9, r1
 800ff84:	4630      	mov	r0, r6
 800ff86:	4639      	mov	r1, r7
 800ff88:	f7f0 f94c 	bl	8000224 <__adddf3>
 800ff8c:	4b17      	ldr	r3, [pc, #92]	@ (800ffec <__ieee754_pow+0x424>)
 800ff8e:	4299      	cmp	r1, r3
 800ff90:	4604      	mov	r4, r0
 800ff92:	460d      	mov	r5, r1
 800ff94:	468b      	mov	fp, r1
 800ff96:	f340 820b 	ble.w	80103b0 <__ieee754_pow+0x7e8>
 800ff9a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ff9e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ffa2:	4303      	orrs	r3, r0
 800ffa4:	f000 81ea 	beq.w	801037c <__ieee754_pow+0x7b4>
 800ffa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffac:	2200      	movs	r2, #0
 800ffae:	2300      	movs	r3, #0
 800ffb0:	f7f0 fd60 	bl	8000a74 <__aeabi_dcmplt>
 800ffb4:	3800      	subs	r0, #0
 800ffb6:	bf18      	it	ne
 800ffb8:	2001      	movne	r0, #1
 800ffba:	e713      	b.n	800fde4 <__ieee754_pow+0x21c>
 800ffbc:	f3af 8000 	nop.w
 800ffc0:	60000000 	.word	0x60000000
 800ffc4:	3ff71547 	.word	0x3ff71547
 800ffc8:	f85ddf44 	.word	0xf85ddf44
 800ffcc:	3e54ae0b 	.word	0x3e54ae0b
 800ffd0:	55555555 	.word	0x55555555
 800ffd4:	3fd55555 	.word	0x3fd55555
 800ffd8:	652b82fe 	.word	0x652b82fe
 800ffdc:	3ff71547 	.word	0x3ff71547
 800ffe0:	3ff00000 	.word	0x3ff00000
 800ffe4:	3fd00000 	.word	0x3fd00000
 800ffe8:	3fe00000 	.word	0x3fe00000
 800ffec:	408fffff 	.word	0x408fffff
 800fff0:	4bd5      	ldr	r3, [pc, #852]	@ (8010348 <__ieee754_pow+0x780>)
 800fff2:	ea08 0303 	and.w	r3, r8, r3
 800fff6:	2200      	movs	r2, #0
 800fff8:	b92b      	cbnz	r3, 8010006 <__ieee754_pow+0x43e>
 800fffa:	4bd4      	ldr	r3, [pc, #848]	@ (801034c <__ieee754_pow+0x784>)
 800fffc:	f7f0 fac8 	bl	8000590 <__aeabi_dmul>
 8010000:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8010004:	468b      	mov	fp, r1
 8010006:	ea4f 532b 	mov.w	r3, fp, asr #20
 801000a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801000e:	4413      	add	r3, r2
 8010010:	930a      	str	r3, [sp, #40]	@ 0x28
 8010012:	4bcf      	ldr	r3, [pc, #828]	@ (8010350 <__ieee754_pow+0x788>)
 8010014:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8010018:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 801001c:	459b      	cmp	fp, r3
 801001e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010022:	dd08      	ble.n	8010036 <__ieee754_pow+0x46e>
 8010024:	4bcb      	ldr	r3, [pc, #812]	@ (8010354 <__ieee754_pow+0x78c>)
 8010026:	459b      	cmp	fp, r3
 8010028:	f340 81a5 	ble.w	8010376 <__ieee754_pow+0x7ae>
 801002c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801002e:	3301      	adds	r3, #1
 8010030:	930a      	str	r3, [sp, #40]	@ 0x28
 8010032:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8010036:	f04f 0a00 	mov.w	sl, #0
 801003a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801003e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010040:	4bc5      	ldr	r3, [pc, #788]	@ (8010358 <__ieee754_pow+0x790>)
 8010042:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010046:	ed93 7b00 	vldr	d7, [r3]
 801004a:	4629      	mov	r1, r5
 801004c:	ec53 2b17 	vmov	r2, r3, d7
 8010050:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010054:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010058:	f7f0 f8e2 	bl	8000220 <__aeabi_dsub>
 801005c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010060:	4606      	mov	r6, r0
 8010062:	460f      	mov	r7, r1
 8010064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010068:	f7f0 f8dc 	bl	8000224 <__adddf3>
 801006c:	4602      	mov	r2, r0
 801006e:	460b      	mov	r3, r1
 8010070:	2000      	movs	r0, #0
 8010072:	49ba      	ldr	r1, [pc, #744]	@ (801035c <__ieee754_pow+0x794>)
 8010074:	f7f0 fbb6 	bl	80007e4 <__aeabi_ddiv>
 8010078:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 801007c:	4602      	mov	r2, r0
 801007e:	460b      	mov	r3, r1
 8010080:	4630      	mov	r0, r6
 8010082:	4639      	mov	r1, r7
 8010084:	f7f0 fa84 	bl	8000590 <__aeabi_dmul>
 8010088:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801008c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8010090:	106d      	asrs	r5, r5, #1
 8010092:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8010096:	f04f 0b00 	mov.w	fp, #0
 801009a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 801009e:	4661      	mov	r1, ip
 80100a0:	2200      	movs	r2, #0
 80100a2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80100a6:	4658      	mov	r0, fp
 80100a8:	46e1      	mov	r9, ip
 80100aa:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 80100ae:	4614      	mov	r4, r2
 80100b0:	461d      	mov	r5, r3
 80100b2:	f7f0 fa6d 	bl	8000590 <__aeabi_dmul>
 80100b6:	4602      	mov	r2, r0
 80100b8:	460b      	mov	r3, r1
 80100ba:	4630      	mov	r0, r6
 80100bc:	4639      	mov	r1, r7
 80100be:	f7f0 f8af 	bl	8000220 <__aeabi_dsub>
 80100c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80100c6:	4606      	mov	r6, r0
 80100c8:	460f      	mov	r7, r1
 80100ca:	4620      	mov	r0, r4
 80100cc:	4629      	mov	r1, r5
 80100ce:	f7f0 f8a7 	bl	8000220 <__aeabi_dsub>
 80100d2:	4602      	mov	r2, r0
 80100d4:	460b      	mov	r3, r1
 80100d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80100da:	f7f0 f8a1 	bl	8000220 <__aeabi_dsub>
 80100de:	465a      	mov	r2, fp
 80100e0:	464b      	mov	r3, r9
 80100e2:	f7f0 fa55 	bl	8000590 <__aeabi_dmul>
 80100e6:	4602      	mov	r2, r0
 80100e8:	460b      	mov	r3, r1
 80100ea:	4630      	mov	r0, r6
 80100ec:	4639      	mov	r1, r7
 80100ee:	f7f0 f897 	bl	8000220 <__aeabi_dsub>
 80100f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80100f6:	f7f0 fa4b 	bl	8000590 <__aeabi_dmul>
 80100fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010102:	4610      	mov	r0, r2
 8010104:	4619      	mov	r1, r3
 8010106:	f7f0 fa43 	bl	8000590 <__aeabi_dmul>
 801010a:	a37d      	add	r3, pc, #500	@ (adr r3, 8010300 <__ieee754_pow+0x738>)
 801010c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010110:	4604      	mov	r4, r0
 8010112:	460d      	mov	r5, r1
 8010114:	f7f0 fa3c 	bl	8000590 <__aeabi_dmul>
 8010118:	a37b      	add	r3, pc, #492	@ (adr r3, 8010308 <__ieee754_pow+0x740>)
 801011a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801011e:	f7f0 f881 	bl	8000224 <__adddf3>
 8010122:	4622      	mov	r2, r4
 8010124:	462b      	mov	r3, r5
 8010126:	f7f0 fa33 	bl	8000590 <__aeabi_dmul>
 801012a:	a379      	add	r3, pc, #484	@ (adr r3, 8010310 <__ieee754_pow+0x748>)
 801012c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010130:	f7f0 f878 	bl	8000224 <__adddf3>
 8010134:	4622      	mov	r2, r4
 8010136:	462b      	mov	r3, r5
 8010138:	f7f0 fa2a 	bl	8000590 <__aeabi_dmul>
 801013c:	a376      	add	r3, pc, #472	@ (adr r3, 8010318 <__ieee754_pow+0x750>)
 801013e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010142:	f7f0 f86f 	bl	8000224 <__adddf3>
 8010146:	4622      	mov	r2, r4
 8010148:	462b      	mov	r3, r5
 801014a:	f7f0 fa21 	bl	8000590 <__aeabi_dmul>
 801014e:	a374      	add	r3, pc, #464	@ (adr r3, 8010320 <__ieee754_pow+0x758>)
 8010150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010154:	f7f0 f866 	bl	8000224 <__adddf3>
 8010158:	4622      	mov	r2, r4
 801015a:	462b      	mov	r3, r5
 801015c:	f7f0 fa18 	bl	8000590 <__aeabi_dmul>
 8010160:	a371      	add	r3, pc, #452	@ (adr r3, 8010328 <__ieee754_pow+0x760>)
 8010162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010166:	f7f0 f85d 	bl	8000224 <__adddf3>
 801016a:	4622      	mov	r2, r4
 801016c:	4606      	mov	r6, r0
 801016e:	460f      	mov	r7, r1
 8010170:	462b      	mov	r3, r5
 8010172:	4620      	mov	r0, r4
 8010174:	4629      	mov	r1, r5
 8010176:	f7f0 fa0b 	bl	8000590 <__aeabi_dmul>
 801017a:	4602      	mov	r2, r0
 801017c:	460b      	mov	r3, r1
 801017e:	4630      	mov	r0, r6
 8010180:	4639      	mov	r1, r7
 8010182:	f7f0 fa05 	bl	8000590 <__aeabi_dmul>
 8010186:	465a      	mov	r2, fp
 8010188:	4604      	mov	r4, r0
 801018a:	460d      	mov	r5, r1
 801018c:	464b      	mov	r3, r9
 801018e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010192:	f7f0 f847 	bl	8000224 <__adddf3>
 8010196:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801019a:	f7f0 f9f9 	bl	8000590 <__aeabi_dmul>
 801019e:	4622      	mov	r2, r4
 80101a0:	462b      	mov	r3, r5
 80101a2:	f7f0 f83f 	bl	8000224 <__adddf3>
 80101a6:	465a      	mov	r2, fp
 80101a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80101ac:	464b      	mov	r3, r9
 80101ae:	4658      	mov	r0, fp
 80101b0:	4649      	mov	r1, r9
 80101b2:	f7f0 f9ed 	bl	8000590 <__aeabi_dmul>
 80101b6:	4b6a      	ldr	r3, [pc, #424]	@ (8010360 <__ieee754_pow+0x798>)
 80101b8:	2200      	movs	r2, #0
 80101ba:	4606      	mov	r6, r0
 80101bc:	460f      	mov	r7, r1
 80101be:	f7f0 f831 	bl	8000224 <__adddf3>
 80101c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80101c6:	f7f0 f82d 	bl	8000224 <__adddf3>
 80101ca:	46d8      	mov	r8, fp
 80101cc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80101d0:	460d      	mov	r5, r1
 80101d2:	465a      	mov	r2, fp
 80101d4:	460b      	mov	r3, r1
 80101d6:	4640      	mov	r0, r8
 80101d8:	4649      	mov	r1, r9
 80101da:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80101de:	f7f0 f9d7 	bl	8000590 <__aeabi_dmul>
 80101e2:	465c      	mov	r4, fp
 80101e4:	4680      	mov	r8, r0
 80101e6:	4689      	mov	r9, r1
 80101e8:	4b5d      	ldr	r3, [pc, #372]	@ (8010360 <__ieee754_pow+0x798>)
 80101ea:	2200      	movs	r2, #0
 80101ec:	4620      	mov	r0, r4
 80101ee:	4629      	mov	r1, r5
 80101f0:	f7f0 f816 	bl	8000220 <__aeabi_dsub>
 80101f4:	4632      	mov	r2, r6
 80101f6:	463b      	mov	r3, r7
 80101f8:	f7f0 f812 	bl	8000220 <__aeabi_dsub>
 80101fc:	4602      	mov	r2, r0
 80101fe:	460b      	mov	r3, r1
 8010200:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010204:	f7f0 f80c 	bl	8000220 <__aeabi_dsub>
 8010208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801020c:	f7f0 f9c0 	bl	8000590 <__aeabi_dmul>
 8010210:	4622      	mov	r2, r4
 8010212:	4606      	mov	r6, r0
 8010214:	460f      	mov	r7, r1
 8010216:	462b      	mov	r3, r5
 8010218:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801021c:	f7f0 f9b8 	bl	8000590 <__aeabi_dmul>
 8010220:	4602      	mov	r2, r0
 8010222:	460b      	mov	r3, r1
 8010224:	4630      	mov	r0, r6
 8010226:	4639      	mov	r1, r7
 8010228:	f7ef fffc 	bl	8000224 <__adddf3>
 801022c:	4606      	mov	r6, r0
 801022e:	460f      	mov	r7, r1
 8010230:	4602      	mov	r2, r0
 8010232:	460b      	mov	r3, r1
 8010234:	4640      	mov	r0, r8
 8010236:	4649      	mov	r1, r9
 8010238:	f7ef fff4 	bl	8000224 <__adddf3>
 801023c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8010240:	a33b      	add	r3, pc, #236	@ (adr r3, 8010330 <__ieee754_pow+0x768>)
 8010242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010246:	4658      	mov	r0, fp
 8010248:	e9cd bc08 	strd	fp, ip, [sp, #32]
 801024c:	460d      	mov	r5, r1
 801024e:	f7f0 f99f 	bl	8000590 <__aeabi_dmul>
 8010252:	465c      	mov	r4, fp
 8010254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010258:	4642      	mov	r2, r8
 801025a:	464b      	mov	r3, r9
 801025c:	4620      	mov	r0, r4
 801025e:	4629      	mov	r1, r5
 8010260:	f7ef ffde 	bl	8000220 <__aeabi_dsub>
 8010264:	4602      	mov	r2, r0
 8010266:	460b      	mov	r3, r1
 8010268:	4630      	mov	r0, r6
 801026a:	4639      	mov	r1, r7
 801026c:	f7ef ffd8 	bl	8000220 <__aeabi_dsub>
 8010270:	a331      	add	r3, pc, #196	@ (adr r3, 8010338 <__ieee754_pow+0x770>)
 8010272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010276:	f7f0 f98b 	bl	8000590 <__aeabi_dmul>
 801027a:	a331      	add	r3, pc, #196	@ (adr r3, 8010340 <__ieee754_pow+0x778>)
 801027c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010280:	4606      	mov	r6, r0
 8010282:	460f      	mov	r7, r1
 8010284:	4620      	mov	r0, r4
 8010286:	4629      	mov	r1, r5
 8010288:	f7f0 f982 	bl	8000590 <__aeabi_dmul>
 801028c:	4602      	mov	r2, r0
 801028e:	460b      	mov	r3, r1
 8010290:	4630      	mov	r0, r6
 8010292:	4639      	mov	r1, r7
 8010294:	f7ef ffc6 	bl	8000224 <__adddf3>
 8010298:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801029a:	4b32      	ldr	r3, [pc, #200]	@ (8010364 <__ieee754_pow+0x79c>)
 801029c:	4413      	add	r3, r2
 801029e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a2:	f7ef ffbf 	bl	8000224 <__adddf3>
 80102a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80102aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80102ac:	f7f0 f906 	bl	80004bc <__aeabi_i2d>
 80102b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80102b2:	4b2d      	ldr	r3, [pc, #180]	@ (8010368 <__ieee754_pow+0x7a0>)
 80102b4:	4413      	add	r3, r2
 80102b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80102ba:	4606      	mov	r6, r0
 80102bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80102c0:	460f      	mov	r7, r1
 80102c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80102c6:	f7ef ffad 	bl	8000224 <__adddf3>
 80102ca:	4642      	mov	r2, r8
 80102cc:	464b      	mov	r3, r9
 80102ce:	f7ef ffa9 	bl	8000224 <__adddf3>
 80102d2:	4632      	mov	r2, r6
 80102d4:	463b      	mov	r3, r7
 80102d6:	f7ef ffa5 	bl	8000224 <__adddf3>
 80102da:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80102de:	4632      	mov	r2, r6
 80102e0:	463b      	mov	r3, r7
 80102e2:	4658      	mov	r0, fp
 80102e4:	460d      	mov	r5, r1
 80102e6:	f7ef ff9b 	bl	8000220 <__aeabi_dsub>
 80102ea:	4642      	mov	r2, r8
 80102ec:	464b      	mov	r3, r9
 80102ee:	f7ef ff97 	bl	8000220 <__aeabi_dsub>
 80102f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80102f6:	f7ef ff93 	bl	8000220 <__aeabi_dsub>
 80102fa:	465c      	mov	r4, fp
 80102fc:	e036      	b.n	801036c <__ieee754_pow+0x7a4>
 80102fe:	bf00      	nop
 8010300:	4a454eef 	.word	0x4a454eef
 8010304:	3fca7e28 	.word	0x3fca7e28
 8010308:	93c9db65 	.word	0x93c9db65
 801030c:	3fcd864a 	.word	0x3fcd864a
 8010310:	a91d4101 	.word	0xa91d4101
 8010314:	3fd17460 	.word	0x3fd17460
 8010318:	518f264d 	.word	0x518f264d
 801031c:	3fd55555 	.word	0x3fd55555
 8010320:	db6fabff 	.word	0xdb6fabff
 8010324:	3fdb6db6 	.word	0x3fdb6db6
 8010328:	33333303 	.word	0x33333303
 801032c:	3fe33333 	.word	0x3fe33333
 8010330:	e0000000 	.word	0xe0000000
 8010334:	3feec709 	.word	0x3feec709
 8010338:	dc3a03fd 	.word	0xdc3a03fd
 801033c:	3feec709 	.word	0x3feec709
 8010340:	145b01f5 	.word	0x145b01f5
 8010344:	be3e2fe0 	.word	0xbe3e2fe0
 8010348:	7ff00000 	.word	0x7ff00000
 801034c:	43400000 	.word	0x43400000
 8010350:	0003988e 	.word	0x0003988e
 8010354:	000bb679 	.word	0x000bb679
 8010358:	08011420 	.word	0x08011420
 801035c:	3ff00000 	.word	0x3ff00000
 8010360:	40080000 	.word	0x40080000
 8010364:	08011400 	.word	0x08011400
 8010368:	08011410 	.word	0x08011410
 801036c:	4602      	mov	r2, r0
 801036e:	460b      	mov	r3, r1
 8010370:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010374:	e5d6      	b.n	800ff24 <__ieee754_pow+0x35c>
 8010376:	f04f 0a01 	mov.w	sl, #1
 801037a:	e65e      	b.n	801003a <__ieee754_pow+0x472>
 801037c:	a3b5      	add	r3, pc, #724	@ (adr r3, 8010654 <__ieee754_pow+0xa8c>)
 801037e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010382:	4630      	mov	r0, r6
 8010384:	4639      	mov	r1, r7
 8010386:	f7ef ff4d 	bl	8000224 <__adddf3>
 801038a:	4642      	mov	r2, r8
 801038c:	e9cd 0100 	strd	r0, r1, [sp]
 8010390:	464b      	mov	r3, r9
 8010392:	4620      	mov	r0, r4
 8010394:	4629      	mov	r1, r5
 8010396:	f7ef ff43 	bl	8000220 <__aeabi_dsub>
 801039a:	4602      	mov	r2, r0
 801039c:	460b      	mov	r3, r1
 801039e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103a2:	f7f0 fb85 	bl	8000ab0 <__aeabi_dcmpgt>
 80103a6:	2800      	cmp	r0, #0
 80103a8:	f47f adfe 	bne.w	800ffa8 <__ieee754_pow+0x3e0>
 80103ac:	4ba2      	ldr	r3, [pc, #648]	@ (8010638 <__ieee754_pow+0xa70>)
 80103ae:	e022      	b.n	80103f6 <__ieee754_pow+0x82e>
 80103b0:	4ca2      	ldr	r4, [pc, #648]	@ (801063c <__ieee754_pow+0xa74>)
 80103b2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80103b6:	42a3      	cmp	r3, r4
 80103b8:	d919      	bls.n	80103ee <__ieee754_pow+0x826>
 80103ba:	4ba1      	ldr	r3, [pc, #644]	@ (8010640 <__ieee754_pow+0xa78>)
 80103bc:	440b      	add	r3, r1
 80103be:	4303      	orrs	r3, r0
 80103c0:	d009      	beq.n	80103d6 <__ieee754_pow+0x80e>
 80103c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103c6:	2200      	movs	r2, #0
 80103c8:	2300      	movs	r3, #0
 80103ca:	f7f0 fb53 	bl	8000a74 <__aeabi_dcmplt>
 80103ce:	3800      	subs	r0, #0
 80103d0:	bf18      	it	ne
 80103d2:	2001      	movne	r0, #1
 80103d4:	e512      	b.n	800fdfc <__ieee754_pow+0x234>
 80103d6:	4642      	mov	r2, r8
 80103d8:	464b      	mov	r3, r9
 80103da:	f7ef ff21 	bl	8000220 <__aeabi_dsub>
 80103de:	4632      	mov	r2, r6
 80103e0:	463b      	mov	r3, r7
 80103e2:	f7f0 fb5b 	bl	8000a9c <__aeabi_dcmpge>
 80103e6:	2800      	cmp	r0, #0
 80103e8:	d1eb      	bne.n	80103c2 <__ieee754_pow+0x7fa>
 80103ea:	4b96      	ldr	r3, [pc, #600]	@ (8010644 <__ieee754_pow+0xa7c>)
 80103ec:	e003      	b.n	80103f6 <__ieee754_pow+0x82e>
 80103ee:	4a96      	ldr	r2, [pc, #600]	@ (8010648 <__ieee754_pow+0xa80>)
 80103f0:	4293      	cmp	r3, r2
 80103f2:	f240 80e7 	bls.w	80105c4 <__ieee754_pow+0x9fc>
 80103f6:	151b      	asrs	r3, r3, #20
 80103f8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80103fc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8010400:	fa4a fa03 	asr.w	sl, sl, r3
 8010404:	44da      	add	sl, fp
 8010406:	f3ca 510a 	ubfx	r1, sl, #20, #11
 801040a:	4890      	ldr	r0, [pc, #576]	@ (801064c <__ieee754_pow+0xa84>)
 801040c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8010410:	4108      	asrs	r0, r1
 8010412:	ea00 030a 	and.w	r3, r0, sl
 8010416:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 801041a:	f1c1 0114 	rsb	r1, r1, #20
 801041e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8010422:	fa4a fa01 	asr.w	sl, sl, r1
 8010426:	f1bb 0f00 	cmp.w	fp, #0
 801042a:	4640      	mov	r0, r8
 801042c:	4649      	mov	r1, r9
 801042e:	f04f 0200 	mov.w	r2, #0
 8010432:	bfb8      	it	lt
 8010434:	f1ca 0a00 	rsblt	sl, sl, #0
 8010438:	f7ef fef2 	bl	8000220 <__aeabi_dsub>
 801043c:	4680      	mov	r8, r0
 801043e:	4689      	mov	r9, r1
 8010440:	4632      	mov	r2, r6
 8010442:	463b      	mov	r3, r7
 8010444:	4640      	mov	r0, r8
 8010446:	4649      	mov	r1, r9
 8010448:	f7ef feec 	bl	8000224 <__adddf3>
 801044c:	2400      	movs	r4, #0
 801044e:	a36a      	add	r3, pc, #424	@ (adr r3, 80105f8 <__ieee754_pow+0xa30>)
 8010450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010454:	4620      	mov	r0, r4
 8010456:	460d      	mov	r5, r1
 8010458:	f7f0 f89a 	bl	8000590 <__aeabi_dmul>
 801045c:	4642      	mov	r2, r8
 801045e:	e9cd 0100 	strd	r0, r1, [sp]
 8010462:	464b      	mov	r3, r9
 8010464:	4620      	mov	r0, r4
 8010466:	4629      	mov	r1, r5
 8010468:	f7ef feda 	bl	8000220 <__aeabi_dsub>
 801046c:	4602      	mov	r2, r0
 801046e:	460b      	mov	r3, r1
 8010470:	4630      	mov	r0, r6
 8010472:	4639      	mov	r1, r7
 8010474:	f7ef fed4 	bl	8000220 <__aeabi_dsub>
 8010478:	a361      	add	r3, pc, #388	@ (adr r3, 8010600 <__ieee754_pow+0xa38>)
 801047a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801047e:	f7f0 f887 	bl	8000590 <__aeabi_dmul>
 8010482:	a361      	add	r3, pc, #388	@ (adr r3, 8010608 <__ieee754_pow+0xa40>)
 8010484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010488:	4680      	mov	r8, r0
 801048a:	4689      	mov	r9, r1
 801048c:	4620      	mov	r0, r4
 801048e:	4629      	mov	r1, r5
 8010490:	f7f0 f87e 	bl	8000590 <__aeabi_dmul>
 8010494:	4602      	mov	r2, r0
 8010496:	460b      	mov	r3, r1
 8010498:	4640      	mov	r0, r8
 801049a:	4649      	mov	r1, r9
 801049c:	f7ef fec2 	bl	8000224 <__adddf3>
 80104a0:	4604      	mov	r4, r0
 80104a2:	460d      	mov	r5, r1
 80104a4:	4602      	mov	r2, r0
 80104a6:	460b      	mov	r3, r1
 80104a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104ac:	f7ef feba 	bl	8000224 <__adddf3>
 80104b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104b4:	4680      	mov	r8, r0
 80104b6:	4689      	mov	r9, r1
 80104b8:	f7ef feb2 	bl	8000220 <__aeabi_dsub>
 80104bc:	4602      	mov	r2, r0
 80104be:	460b      	mov	r3, r1
 80104c0:	4620      	mov	r0, r4
 80104c2:	4629      	mov	r1, r5
 80104c4:	f7ef feac 	bl	8000220 <__aeabi_dsub>
 80104c8:	4642      	mov	r2, r8
 80104ca:	4606      	mov	r6, r0
 80104cc:	460f      	mov	r7, r1
 80104ce:	464b      	mov	r3, r9
 80104d0:	4640      	mov	r0, r8
 80104d2:	4649      	mov	r1, r9
 80104d4:	f7f0 f85c 	bl	8000590 <__aeabi_dmul>
 80104d8:	a34d      	add	r3, pc, #308	@ (adr r3, 8010610 <__ieee754_pow+0xa48>)
 80104da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104de:	4604      	mov	r4, r0
 80104e0:	460d      	mov	r5, r1
 80104e2:	f7f0 f855 	bl	8000590 <__aeabi_dmul>
 80104e6:	a34c      	add	r3, pc, #304	@ (adr r3, 8010618 <__ieee754_pow+0xa50>)
 80104e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ec:	f7ef fe98 	bl	8000220 <__aeabi_dsub>
 80104f0:	4622      	mov	r2, r4
 80104f2:	462b      	mov	r3, r5
 80104f4:	f7f0 f84c 	bl	8000590 <__aeabi_dmul>
 80104f8:	a349      	add	r3, pc, #292	@ (adr r3, 8010620 <__ieee754_pow+0xa58>)
 80104fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104fe:	f7ef fe91 	bl	8000224 <__adddf3>
 8010502:	4622      	mov	r2, r4
 8010504:	462b      	mov	r3, r5
 8010506:	f7f0 f843 	bl	8000590 <__aeabi_dmul>
 801050a:	a347      	add	r3, pc, #284	@ (adr r3, 8010628 <__ieee754_pow+0xa60>)
 801050c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010510:	f7ef fe86 	bl	8000220 <__aeabi_dsub>
 8010514:	4622      	mov	r2, r4
 8010516:	462b      	mov	r3, r5
 8010518:	f7f0 f83a 	bl	8000590 <__aeabi_dmul>
 801051c:	a344      	add	r3, pc, #272	@ (adr r3, 8010630 <__ieee754_pow+0xa68>)
 801051e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010522:	f7ef fe7f 	bl	8000224 <__adddf3>
 8010526:	4622      	mov	r2, r4
 8010528:	462b      	mov	r3, r5
 801052a:	f7f0 f831 	bl	8000590 <__aeabi_dmul>
 801052e:	4602      	mov	r2, r0
 8010530:	460b      	mov	r3, r1
 8010532:	4640      	mov	r0, r8
 8010534:	4649      	mov	r1, r9
 8010536:	f7ef fe73 	bl	8000220 <__aeabi_dsub>
 801053a:	4604      	mov	r4, r0
 801053c:	460d      	mov	r5, r1
 801053e:	4602      	mov	r2, r0
 8010540:	460b      	mov	r3, r1
 8010542:	4640      	mov	r0, r8
 8010544:	4649      	mov	r1, r9
 8010546:	f7f0 f823 	bl	8000590 <__aeabi_dmul>
 801054a:	2200      	movs	r2, #0
 801054c:	e9cd 0100 	strd	r0, r1, [sp]
 8010550:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010554:	4620      	mov	r0, r4
 8010556:	4629      	mov	r1, r5
 8010558:	f7ef fe62 	bl	8000220 <__aeabi_dsub>
 801055c:	4602      	mov	r2, r0
 801055e:	460b      	mov	r3, r1
 8010560:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010564:	f7f0 f93e 	bl	80007e4 <__aeabi_ddiv>
 8010568:	4632      	mov	r2, r6
 801056a:	4604      	mov	r4, r0
 801056c:	460d      	mov	r5, r1
 801056e:	463b      	mov	r3, r7
 8010570:	4640      	mov	r0, r8
 8010572:	4649      	mov	r1, r9
 8010574:	f7f0 f80c 	bl	8000590 <__aeabi_dmul>
 8010578:	4632      	mov	r2, r6
 801057a:	463b      	mov	r3, r7
 801057c:	f7ef fe52 	bl	8000224 <__adddf3>
 8010580:	4602      	mov	r2, r0
 8010582:	460b      	mov	r3, r1
 8010584:	4620      	mov	r0, r4
 8010586:	4629      	mov	r1, r5
 8010588:	f7ef fe4a 	bl	8000220 <__aeabi_dsub>
 801058c:	4642      	mov	r2, r8
 801058e:	464b      	mov	r3, r9
 8010590:	f7ef fe46 	bl	8000220 <__aeabi_dsub>
 8010594:	460b      	mov	r3, r1
 8010596:	4602      	mov	r2, r0
 8010598:	492d      	ldr	r1, [pc, #180]	@ (8010650 <__ieee754_pow+0xa88>)
 801059a:	2000      	movs	r0, #0
 801059c:	f7ef fe40 	bl	8000220 <__aeabi_dsub>
 80105a0:	ec41 0b10 	vmov	d0, r0, r1
 80105a4:	ee10 3a90 	vmov	r3, s1
 80105a8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80105ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80105b0:	da0b      	bge.n	80105ca <__ieee754_pow+0xa02>
 80105b2:	4650      	mov	r0, sl
 80105b4:	f000 fb20 	bl	8010bf8 <scalbn>
 80105b8:	ec51 0b10 	vmov	r0, r1, d0
 80105bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80105c0:	f7ff bb6d 	b.w	800fc9e <__ieee754_pow+0xd6>
 80105c4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80105c8:	e73a      	b.n	8010440 <__ieee754_pow+0x878>
 80105ca:	ec51 0b10 	vmov	r0, r1, d0
 80105ce:	4619      	mov	r1, r3
 80105d0:	e7f4      	b.n	80105bc <__ieee754_pow+0x9f4>
 80105d2:	491f      	ldr	r1, [pc, #124]	@ (8010650 <__ieee754_pow+0xa88>)
 80105d4:	2000      	movs	r0, #0
 80105d6:	f7ff bb14 	b.w	800fc02 <__ieee754_pow+0x3a>
 80105da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105de:	f7ff bb10 	b.w	800fc02 <__ieee754_pow+0x3a>
 80105e2:	4630      	mov	r0, r6
 80105e4:	4639      	mov	r1, r7
 80105e6:	f7ff bb0c 	b.w	800fc02 <__ieee754_pow+0x3a>
 80105ea:	460c      	mov	r4, r1
 80105ec:	f7ff bb69 	b.w	800fcc2 <__ieee754_pow+0xfa>
 80105f0:	2400      	movs	r4, #0
 80105f2:	f7ff bb4b 	b.w	800fc8c <__ieee754_pow+0xc4>
 80105f6:	bf00      	nop
 80105f8:	00000000 	.word	0x00000000
 80105fc:	3fe62e43 	.word	0x3fe62e43
 8010600:	fefa39ef 	.word	0xfefa39ef
 8010604:	3fe62e42 	.word	0x3fe62e42
 8010608:	0ca86c39 	.word	0x0ca86c39
 801060c:	be205c61 	.word	0xbe205c61
 8010610:	72bea4d0 	.word	0x72bea4d0
 8010614:	3e663769 	.word	0x3e663769
 8010618:	c5d26bf1 	.word	0xc5d26bf1
 801061c:	3ebbbd41 	.word	0x3ebbbd41
 8010620:	af25de2c 	.word	0xaf25de2c
 8010624:	3f11566a 	.word	0x3f11566a
 8010628:	16bebd93 	.word	0x16bebd93
 801062c:	3f66c16c 	.word	0x3f66c16c
 8010630:	5555553e 	.word	0x5555553e
 8010634:	3fc55555 	.word	0x3fc55555
 8010638:	40900000 	.word	0x40900000
 801063c:	4090cbff 	.word	0x4090cbff
 8010640:	3f6f3400 	.word	0x3f6f3400
 8010644:	4090cc00 	.word	0x4090cc00
 8010648:	3fe00000 	.word	0x3fe00000
 801064c:	fff00000 	.word	0xfff00000
 8010650:	3ff00000 	.word	0x3ff00000
 8010654:	652b82fe 	.word	0x652b82fe
 8010658:	3c971547 	.word	0x3c971547

0801065c <fabs>:
 801065c:	ec51 0b10 	vmov	r0, r1, d0
 8010660:	4602      	mov	r2, r0
 8010662:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010666:	ec43 2b10 	vmov	d0, r2, r3
 801066a:	4770      	bx	lr

0801066c <__kernel_cosf>:
 801066c:	ee10 3a10 	vmov	r3, s0
 8010670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010674:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010678:	eef0 6a40 	vmov.f32	s13, s0
 801067c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010680:	d204      	bcs.n	801068c <__kernel_cosf+0x20>
 8010682:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8010686:	ee17 2a90 	vmov	r2, s15
 801068a:	b342      	cbz	r2, 80106de <__kernel_cosf+0x72>
 801068c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010690:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80106fc <__kernel_cosf+0x90>
 8010694:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8010700 <__kernel_cosf+0x94>
 8010698:	4a1a      	ldr	r2, [pc, #104]	@ (8010704 <__kernel_cosf+0x98>)
 801069a:	eea7 6a27 	vfma.f32	s12, s14, s15
 801069e:	4293      	cmp	r3, r2
 80106a0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010708 <__kernel_cosf+0x9c>
 80106a4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80106a8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 801070c <__kernel_cosf+0xa0>
 80106ac:	eea7 6a87 	vfma.f32	s12, s15, s14
 80106b0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010710 <__kernel_cosf+0xa4>
 80106b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80106b8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8010714 <__kernel_cosf+0xa8>
 80106bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80106c0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80106c4:	ee26 6a07 	vmul.f32	s12, s12, s14
 80106c8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80106cc:	eee7 0a06 	vfma.f32	s1, s14, s12
 80106d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80106d4:	d804      	bhi.n	80106e0 <__kernel_cosf+0x74>
 80106d6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80106da:	ee30 0a67 	vsub.f32	s0, s0, s15
 80106de:	4770      	bx	lr
 80106e0:	4a0d      	ldr	r2, [pc, #52]	@ (8010718 <__kernel_cosf+0xac>)
 80106e2:	4293      	cmp	r3, r2
 80106e4:	bf9a      	itte	ls
 80106e6:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80106ea:	ee07 3a10 	vmovls	s14, r3
 80106ee:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80106f2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80106f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80106fa:	e7ec      	b.n	80106d6 <__kernel_cosf+0x6a>
 80106fc:	ad47d74e 	.word	0xad47d74e
 8010700:	310f74f6 	.word	0x310f74f6
 8010704:	3e999999 	.word	0x3e999999
 8010708:	b493f27c 	.word	0xb493f27c
 801070c:	37d00d01 	.word	0x37d00d01
 8010710:	bab60b61 	.word	0xbab60b61
 8010714:	3d2aaaab 	.word	0x3d2aaaab
 8010718:	3f480000 	.word	0x3f480000

0801071c <__kernel_sinf>:
 801071c:	ee10 3a10 	vmov	r3, s0
 8010720:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010724:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010728:	d204      	bcs.n	8010734 <__kernel_sinf+0x18>
 801072a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801072e:	ee17 3a90 	vmov	r3, s15
 8010732:	b35b      	cbz	r3, 801078c <__kernel_sinf+0x70>
 8010734:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010738:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010790 <__kernel_sinf+0x74>
 801073c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8010794 <__kernel_sinf+0x78>
 8010740:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010744:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010798 <__kernel_sinf+0x7c>
 8010748:	eee6 7a07 	vfma.f32	s15, s12, s14
 801074c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 801079c <__kernel_sinf+0x80>
 8010750:	eea7 6a87 	vfma.f32	s12, s15, s14
 8010754:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80107a0 <__kernel_sinf+0x84>
 8010758:	ee60 6a07 	vmul.f32	s13, s0, s14
 801075c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010760:	b930      	cbnz	r0, 8010770 <__kernel_sinf+0x54>
 8010762:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80107a4 <__kernel_sinf+0x88>
 8010766:	eea7 6a27 	vfma.f32	s12, s14, s15
 801076a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801076e:	4770      	bx	lr
 8010770:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8010774:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010778:	eee0 7a86 	vfma.f32	s15, s1, s12
 801077c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010780:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80107a8 <__kernel_sinf+0x8c>
 8010784:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010788:	ee30 0a60 	vsub.f32	s0, s0, s1
 801078c:	4770      	bx	lr
 801078e:	bf00      	nop
 8010790:	2f2ec9d3 	.word	0x2f2ec9d3
 8010794:	b2d72f34 	.word	0xb2d72f34
 8010798:	3638ef1b 	.word	0x3638ef1b
 801079c:	b9500d01 	.word	0xb9500d01
 80107a0:	3c088889 	.word	0x3c088889
 80107a4:	be2aaaab 	.word	0xbe2aaaab
 80107a8:	3e2aaaab 	.word	0x3e2aaaab

080107ac <__ieee754_acosf>:
 80107ac:	b508      	push	{r3, lr}
 80107ae:	ee10 3a10 	vmov	r3, s0
 80107b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80107b6:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80107ba:	ed2d 8b0c 	vpush	{d8-d13}
 80107be:	d10a      	bne.n	80107d6 <__ieee754_acosf+0x2a>
 80107c0:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8010954 <__ieee754_acosf+0x1a8>
 80107c4:	eddf 7a64 	vldr	s15, [pc, #400]	@ 8010958 <__ieee754_acosf+0x1ac>
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	bfc8      	it	gt
 80107cc:	eeb0 0a67 	vmovgt.f32	s0, s15
 80107d0:	ecbd 8b0c 	vpop	{d8-d13}
 80107d4:	bd08      	pop	{r3, pc}
 80107d6:	d904      	bls.n	80107e2 <__ieee754_acosf+0x36>
 80107d8:	ee30 8a40 	vsub.f32	s16, s0, s0
 80107dc:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80107e0:	e7f6      	b.n	80107d0 <__ieee754_acosf+0x24>
 80107e2:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 80107e6:	d23c      	bcs.n	8010862 <__ieee754_acosf+0xb6>
 80107e8:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 80107ec:	f240 80af 	bls.w	801094e <__ieee754_acosf+0x1a2>
 80107f0:	ee60 7a00 	vmul.f32	s15, s0, s0
 80107f4:	eddf 6a59 	vldr	s13, [pc, #356]	@ 801095c <__ieee754_acosf+0x1b0>
 80107f8:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8010960 <__ieee754_acosf+0x1b4>
 80107fc:	ed9f 6a59 	vldr	s12, [pc, #356]	@ 8010964 <__ieee754_acosf+0x1b8>
 8010800:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8010804:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8010968 <__ieee754_acosf+0x1bc>
 8010808:	eee7 6a27 	vfma.f32	s13, s14, s15
 801080c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 801096c <__ieee754_acosf+0x1c0>
 8010810:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010814:	eddf 6a56 	vldr	s13, [pc, #344]	@ 8010970 <__ieee754_acosf+0x1c4>
 8010818:	eee7 6a27 	vfma.f32	s13, s14, s15
 801081c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8010974 <__ieee754_acosf+0x1c8>
 8010820:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8010824:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8010978 <__ieee754_acosf+0x1cc>
 8010828:	eea7 6aa6 	vfma.f32	s12, s15, s13
 801082c:	eddf 6a53 	vldr	s13, [pc, #332]	@ 801097c <__ieee754_acosf+0x1d0>
 8010830:	eee6 6a27 	vfma.f32	s13, s12, s15
 8010834:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8010980 <__ieee754_acosf+0x1d4>
 8010838:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801083c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010840:	eee6 6a27 	vfma.f32	s13, s12, s15
 8010844:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010848:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8010984 <__ieee754_acosf+0x1d8>
 801084c:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8010850:	eee0 7a46 	vfms.f32	s15, s0, s12
 8010854:	ee70 7a67 	vsub.f32	s15, s0, s15
 8010858:	ed9f 0a4b 	vldr	s0, [pc, #300]	@ 8010988 <__ieee754_acosf+0x1dc>
 801085c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010860:	e7b6      	b.n	80107d0 <__ieee754_acosf+0x24>
 8010862:	2b00      	cmp	r3, #0
 8010864:	eddf da3d 	vldr	s27, [pc, #244]	@ 801095c <__ieee754_acosf+0x1b0>
 8010868:	eddf ca3d 	vldr	s25, [pc, #244]	@ 8010960 <__ieee754_acosf+0x1b4>
 801086c:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 8010968 <__ieee754_acosf+0x1bc>
 8010870:	eddf ba3e 	vldr	s23, [pc, #248]	@ 801096c <__ieee754_acosf+0x1c0>
 8010874:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 8010970 <__ieee754_acosf+0x1c4>
 8010878:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 8010974 <__ieee754_acosf+0x1c8>
 801087c:	ed9f da3e 	vldr	s26, [pc, #248]	@ 8010978 <__ieee754_acosf+0x1cc>
 8010880:	eddf aa38 	vldr	s21, [pc, #224]	@ 8010964 <__ieee754_acosf+0x1b8>
 8010884:	ed9f aa3d 	vldr	s20, [pc, #244]	@ 801097c <__ieee754_acosf+0x1d0>
 8010888:	eddf 9a3d 	vldr	s19, [pc, #244]	@ 8010980 <__ieee754_acosf+0x1d4>
 801088c:	eeb7 9a00 	vmov.f32	s18, #112	@ 0x3f800000  1.0
 8010890:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010894:	da28      	bge.n	80108e8 <__ieee754_acosf+0x13c>
 8010896:	ee30 8a09 	vadd.f32	s16, s0, s18
 801089a:	ee28 0a27 	vmul.f32	s0, s16, s15
 801089e:	eee0 ca2d 	vfma.f32	s25, s0, s27
 80108a2:	eee0 aa0d 	vfma.f32	s21, s0, s26
 80108a6:	eeac ca80 	vfma.f32	s24, s25, s0
 80108aa:	eeaa aa80 	vfma.f32	s20, s21, s0
 80108ae:	eeec ba00 	vfma.f32	s23, s24, s0
 80108b2:	eeea 9a00 	vfma.f32	s19, s20, s0
 80108b6:	eeab ba80 	vfma.f32	s22, s23, s0
 80108ba:	eea9 9a80 	vfma.f32	s18, s19, s0
 80108be:	eeeb 8a00 	vfma.f32	s17, s22, s0
 80108c2:	ee68 8a80 	vmul.f32	s17, s17, s0
 80108c6:	f7ff f955 	bl	800fb74 <__ieee754_sqrtf>
 80108ca:	ee88 7a89 	vdiv.f32	s14, s17, s18
 80108ce:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 801098c <__ieee754_acosf+0x1e0>
 80108d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80108d6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80108da:	ee77 7a80 	vadd.f32	s15, s15, s0
 80108de:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 8010990 <__ieee754_acosf+0x1e4>
 80108e2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80108e6:	e773      	b.n	80107d0 <__ieee754_acosf+0x24>
 80108e8:	ee39 8a40 	vsub.f32	s16, s18, s0
 80108ec:	ee28 8a27 	vmul.f32	s16, s16, s15
 80108f0:	eeb0 0a48 	vmov.f32	s0, s16
 80108f4:	f7ff f93e 	bl	800fb74 <__ieee754_sqrtf>
 80108f8:	eee8 ca2d 	vfma.f32	s25, s16, s27
 80108fc:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8010900:	eeac ca88 	vfma.f32	s24, s25, s16
 8010904:	eeaa aa88 	vfma.f32	s20, s21, s16
 8010908:	eeec ba08 	vfma.f32	s23, s24, s16
 801090c:	ee10 3a10 	vmov	r3, s0
 8010910:	eeab ba88 	vfma.f32	s22, s23, s16
 8010914:	f36f 030b 	bfc	r3, #0, #12
 8010918:	eeea 9a08 	vfma.f32	s19, s20, s16
 801091c:	ee07 3a90 	vmov	s15, r3
 8010920:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8010924:	eeb0 6a48 	vmov.f32	s12, s16
 8010928:	eea7 6ae7 	vfms.f32	s12, s15, s15
 801092c:	eea9 9a88 	vfma.f32	s18, s19, s16
 8010930:	ee70 6a27 	vadd.f32	s13, s0, s15
 8010934:	ee68 8a88 	vmul.f32	s17, s17, s16
 8010938:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801093c:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8010940:	eea0 7a26 	vfma.f32	s14, s0, s13
 8010944:	ee37 0a87 	vadd.f32	s0, s15, s14
 8010948:	ee30 0a00 	vadd.f32	s0, s0, s0
 801094c:	e740      	b.n	80107d0 <__ieee754_acosf+0x24>
 801094e:	ed9f 0a11 	vldr	s0, [pc, #68]	@ 8010994 <__ieee754_acosf+0x1e8>
 8010952:	e73d      	b.n	80107d0 <__ieee754_acosf+0x24>
 8010954:	40490fdb 	.word	0x40490fdb
 8010958:	00000000 	.word	0x00000000
 801095c:	3811ef08 	.word	0x3811ef08
 8010960:	3a4f7f04 	.word	0x3a4f7f04
 8010964:	bf303361 	.word	0xbf303361
 8010968:	bd241146 	.word	0xbd241146
 801096c:	3e4e0aa8 	.word	0x3e4e0aa8
 8010970:	bea6b090 	.word	0xbea6b090
 8010974:	3e2aaaab 	.word	0x3e2aaaab
 8010978:	3d9dc62e 	.word	0x3d9dc62e
 801097c:	4001572d 	.word	0x4001572d
 8010980:	c019d139 	.word	0xc019d139
 8010984:	33a22168 	.word	0x33a22168
 8010988:	3fc90fda 	.word	0x3fc90fda
 801098c:	b3a22168 	.word	0xb3a22168
 8010990:	40490fda 	.word	0x40490fda
 8010994:	3fc90fdb 	.word	0x3fc90fdb

08010998 <__ieee754_rem_pio2f>:
 8010998:	b5f0      	push	{r4, r5, r6, r7, lr}
 801099a:	ee10 6a10 	vmov	r6, s0
 801099e:	4b88      	ldr	r3, [pc, #544]	@ (8010bc0 <__ieee754_rem_pio2f+0x228>)
 80109a0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80109a4:	429d      	cmp	r5, r3
 80109a6:	b087      	sub	sp, #28
 80109a8:	4604      	mov	r4, r0
 80109aa:	d805      	bhi.n	80109b8 <__ieee754_rem_pio2f+0x20>
 80109ac:	2300      	movs	r3, #0
 80109ae:	ed80 0a00 	vstr	s0, [r0]
 80109b2:	6043      	str	r3, [r0, #4]
 80109b4:	2000      	movs	r0, #0
 80109b6:	e022      	b.n	80109fe <__ieee754_rem_pio2f+0x66>
 80109b8:	4b82      	ldr	r3, [pc, #520]	@ (8010bc4 <__ieee754_rem_pio2f+0x22c>)
 80109ba:	429d      	cmp	r5, r3
 80109bc:	d83a      	bhi.n	8010a34 <__ieee754_rem_pio2f+0x9c>
 80109be:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80109c2:	2e00      	cmp	r6, #0
 80109c4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8010bc8 <__ieee754_rem_pio2f+0x230>
 80109c8:	4a80      	ldr	r2, [pc, #512]	@ (8010bcc <__ieee754_rem_pio2f+0x234>)
 80109ca:	f023 030f 	bic.w	r3, r3, #15
 80109ce:	dd18      	ble.n	8010a02 <__ieee754_rem_pio2f+0x6a>
 80109d0:	4293      	cmp	r3, r2
 80109d2:	ee70 7a47 	vsub.f32	s15, s0, s14
 80109d6:	bf09      	itett	eq
 80109d8:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8010bd0 <__ieee754_rem_pio2f+0x238>
 80109dc:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8010bd4 <__ieee754_rem_pio2f+0x23c>
 80109e0:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8010bd8 <__ieee754_rem_pio2f+0x240>
 80109e4:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 80109e8:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80109ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80109f0:	ed80 7a00 	vstr	s14, [r0]
 80109f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80109f8:	edc0 7a01 	vstr	s15, [r0, #4]
 80109fc:	2001      	movs	r0, #1
 80109fe:	b007      	add	sp, #28
 8010a00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a02:	4293      	cmp	r3, r2
 8010a04:	ee70 7a07 	vadd.f32	s15, s0, s14
 8010a08:	bf09      	itett	eq
 8010a0a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8010bd0 <__ieee754_rem_pio2f+0x238>
 8010a0e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8010bd4 <__ieee754_rem_pio2f+0x23c>
 8010a12:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8010bd8 <__ieee754_rem_pio2f+0x240>
 8010a16:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010a1a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010a1e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a22:	ed80 7a00 	vstr	s14, [r0]
 8010a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010a2a:	edc0 7a01 	vstr	s15, [r0, #4]
 8010a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8010a32:	e7e4      	b.n	80109fe <__ieee754_rem_pio2f+0x66>
 8010a34:	4b69      	ldr	r3, [pc, #420]	@ (8010bdc <__ieee754_rem_pio2f+0x244>)
 8010a36:	429d      	cmp	r5, r3
 8010a38:	d873      	bhi.n	8010b22 <__ieee754_rem_pio2f+0x18a>
 8010a3a:	f7fe ff65 	bl	800f908 <fabsf>
 8010a3e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8010be0 <__ieee754_rem_pio2f+0x248>
 8010a42:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010a46:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010a4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8010a52:	ee17 0a90 	vmov	r0, s15
 8010a56:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010bc8 <__ieee754_rem_pio2f+0x230>
 8010a5a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8010a5e:	281f      	cmp	r0, #31
 8010a60:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010bd4 <__ieee754_rem_pio2f+0x23c>
 8010a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010a68:	eeb1 6a47 	vneg.f32	s12, s14
 8010a6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010a70:	ee16 1a90 	vmov	r1, s13
 8010a74:	dc09      	bgt.n	8010a8a <__ieee754_rem_pio2f+0xf2>
 8010a76:	4a5b      	ldr	r2, [pc, #364]	@ (8010be4 <__ieee754_rem_pio2f+0x24c>)
 8010a78:	1e47      	subs	r7, r0, #1
 8010a7a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8010a7e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8010a82:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8010a86:	4293      	cmp	r3, r2
 8010a88:	d107      	bne.n	8010a9a <__ieee754_rem_pio2f+0x102>
 8010a8a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8010a8e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8010a92:	2a08      	cmp	r2, #8
 8010a94:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8010a98:	dc14      	bgt.n	8010ac4 <__ieee754_rem_pio2f+0x12c>
 8010a9a:	6021      	str	r1, [r4, #0]
 8010a9c:	ed94 7a00 	vldr	s14, [r4]
 8010aa0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8010aa4:	2e00      	cmp	r6, #0
 8010aa6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8010aaa:	ed84 0a01 	vstr	s0, [r4, #4]
 8010aae:	daa6      	bge.n	80109fe <__ieee754_rem_pio2f+0x66>
 8010ab0:	eeb1 7a47 	vneg.f32	s14, s14
 8010ab4:	eeb1 0a40 	vneg.f32	s0, s0
 8010ab8:	ed84 7a00 	vstr	s14, [r4]
 8010abc:	ed84 0a01 	vstr	s0, [r4, #4]
 8010ac0:	4240      	negs	r0, r0
 8010ac2:	e79c      	b.n	80109fe <__ieee754_rem_pio2f+0x66>
 8010ac4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8010bd0 <__ieee754_rem_pio2f+0x238>
 8010ac8:	eef0 6a40 	vmov.f32	s13, s0
 8010acc:	eee6 6a25 	vfma.f32	s13, s12, s11
 8010ad0:	ee70 7a66 	vsub.f32	s15, s0, s13
 8010ad4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010ad8:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8010bd8 <__ieee754_rem_pio2f+0x240>
 8010adc:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8010ae0:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8010ae4:	ee15 2a90 	vmov	r2, s11
 8010ae8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010aec:	1a5b      	subs	r3, r3, r1
 8010aee:	2b19      	cmp	r3, #25
 8010af0:	dc04      	bgt.n	8010afc <__ieee754_rem_pio2f+0x164>
 8010af2:	edc4 5a00 	vstr	s11, [r4]
 8010af6:	eeb0 0a66 	vmov.f32	s0, s13
 8010afa:	e7cf      	b.n	8010a9c <__ieee754_rem_pio2f+0x104>
 8010afc:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010be8 <__ieee754_rem_pio2f+0x250>
 8010b00:	eeb0 0a66 	vmov.f32	s0, s13
 8010b04:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010b08:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010b0c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8010bec <__ieee754_rem_pio2f+0x254>
 8010b10:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010b14:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010b18:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010b1c:	ed84 7a00 	vstr	s14, [r4]
 8010b20:	e7bc      	b.n	8010a9c <__ieee754_rem_pio2f+0x104>
 8010b22:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8010b26:	d306      	bcc.n	8010b36 <__ieee754_rem_pio2f+0x19e>
 8010b28:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010b2c:	edc0 7a01 	vstr	s15, [r0, #4]
 8010b30:	edc0 7a00 	vstr	s15, [r0]
 8010b34:	e73e      	b.n	80109b4 <__ieee754_rem_pio2f+0x1c>
 8010b36:	15ea      	asrs	r2, r5, #23
 8010b38:	3a86      	subs	r2, #134	@ 0x86
 8010b3a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8010b3e:	ee07 3a90 	vmov	s15, r3
 8010b42:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010b46:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8010bf0 <__ieee754_rem_pio2f+0x258>
 8010b4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010b4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b52:	ed8d 7a03 	vstr	s14, [sp, #12]
 8010b56:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010b5a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010b5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8010b62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010b66:	ed8d 7a04 	vstr	s14, [sp, #16]
 8010b6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010b6e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b76:	edcd 7a05 	vstr	s15, [sp, #20]
 8010b7a:	d11e      	bne.n	8010bba <__ieee754_rem_pio2f+0x222>
 8010b7c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8010b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b84:	bf0c      	ite	eq
 8010b86:	2301      	moveq	r3, #1
 8010b88:	2302      	movne	r3, #2
 8010b8a:	491a      	ldr	r1, [pc, #104]	@ (8010bf4 <__ieee754_rem_pio2f+0x25c>)
 8010b8c:	9101      	str	r1, [sp, #4]
 8010b8e:	2102      	movs	r1, #2
 8010b90:	9100      	str	r1, [sp, #0]
 8010b92:	a803      	add	r0, sp, #12
 8010b94:	4621      	mov	r1, r4
 8010b96:	f000 f94d 	bl	8010e34 <__kernel_rem_pio2f>
 8010b9a:	2e00      	cmp	r6, #0
 8010b9c:	f6bf af2f 	bge.w	80109fe <__ieee754_rem_pio2f+0x66>
 8010ba0:	edd4 7a00 	vldr	s15, [r4]
 8010ba4:	eef1 7a67 	vneg.f32	s15, s15
 8010ba8:	edc4 7a00 	vstr	s15, [r4]
 8010bac:	edd4 7a01 	vldr	s15, [r4, #4]
 8010bb0:	eef1 7a67 	vneg.f32	s15, s15
 8010bb4:	edc4 7a01 	vstr	s15, [r4, #4]
 8010bb8:	e782      	b.n	8010ac0 <__ieee754_rem_pio2f+0x128>
 8010bba:	2303      	movs	r3, #3
 8010bbc:	e7e5      	b.n	8010b8a <__ieee754_rem_pio2f+0x1f2>
 8010bbe:	bf00      	nop
 8010bc0:	3f490fd8 	.word	0x3f490fd8
 8010bc4:	4016cbe3 	.word	0x4016cbe3
 8010bc8:	3fc90f80 	.word	0x3fc90f80
 8010bcc:	3fc90fd0 	.word	0x3fc90fd0
 8010bd0:	37354400 	.word	0x37354400
 8010bd4:	37354443 	.word	0x37354443
 8010bd8:	2e85a308 	.word	0x2e85a308
 8010bdc:	43490f80 	.word	0x43490f80
 8010be0:	3f22f984 	.word	0x3f22f984
 8010be4:	08011430 	.word	0x08011430
 8010be8:	2e85a300 	.word	0x2e85a300
 8010bec:	248d3132 	.word	0x248d3132
 8010bf0:	43800000 	.word	0x43800000
 8010bf4:	080114b0 	.word	0x080114b0

08010bf8 <scalbn>:
 8010bf8:	b570      	push	{r4, r5, r6, lr}
 8010bfa:	ec55 4b10 	vmov	r4, r5, d0
 8010bfe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010c02:	4606      	mov	r6, r0
 8010c04:	462b      	mov	r3, r5
 8010c06:	b991      	cbnz	r1, 8010c2e <scalbn+0x36>
 8010c08:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8010c0c:	4323      	orrs	r3, r4
 8010c0e:	d03b      	beq.n	8010c88 <scalbn+0x90>
 8010c10:	4b33      	ldr	r3, [pc, #204]	@ (8010ce0 <scalbn+0xe8>)
 8010c12:	4620      	mov	r0, r4
 8010c14:	4629      	mov	r1, r5
 8010c16:	2200      	movs	r2, #0
 8010c18:	f7ef fcba 	bl	8000590 <__aeabi_dmul>
 8010c1c:	4b31      	ldr	r3, [pc, #196]	@ (8010ce4 <scalbn+0xec>)
 8010c1e:	429e      	cmp	r6, r3
 8010c20:	4604      	mov	r4, r0
 8010c22:	460d      	mov	r5, r1
 8010c24:	da0f      	bge.n	8010c46 <scalbn+0x4e>
 8010c26:	a326      	add	r3, pc, #152	@ (adr r3, 8010cc0 <scalbn+0xc8>)
 8010c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2c:	e01e      	b.n	8010c6c <scalbn+0x74>
 8010c2e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010c32:	4291      	cmp	r1, r2
 8010c34:	d10b      	bne.n	8010c4e <scalbn+0x56>
 8010c36:	4622      	mov	r2, r4
 8010c38:	4620      	mov	r0, r4
 8010c3a:	4629      	mov	r1, r5
 8010c3c:	f7ef faf2 	bl	8000224 <__adddf3>
 8010c40:	4604      	mov	r4, r0
 8010c42:	460d      	mov	r5, r1
 8010c44:	e020      	b.n	8010c88 <scalbn+0x90>
 8010c46:	460b      	mov	r3, r1
 8010c48:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010c4c:	3936      	subs	r1, #54	@ 0x36
 8010c4e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010c52:	4296      	cmp	r6, r2
 8010c54:	dd0d      	ble.n	8010c72 <scalbn+0x7a>
 8010c56:	2d00      	cmp	r5, #0
 8010c58:	a11b      	add	r1, pc, #108	@ (adr r1, 8010cc8 <scalbn+0xd0>)
 8010c5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c5e:	da02      	bge.n	8010c66 <scalbn+0x6e>
 8010c60:	a11b      	add	r1, pc, #108	@ (adr r1, 8010cd0 <scalbn+0xd8>)
 8010c62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c66:	a318      	add	r3, pc, #96	@ (adr r3, 8010cc8 <scalbn+0xd0>)
 8010c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c6c:	f7ef fc90 	bl	8000590 <__aeabi_dmul>
 8010c70:	e7e6      	b.n	8010c40 <scalbn+0x48>
 8010c72:	1872      	adds	r2, r6, r1
 8010c74:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010c78:	428a      	cmp	r2, r1
 8010c7a:	dcec      	bgt.n	8010c56 <scalbn+0x5e>
 8010c7c:	2a00      	cmp	r2, #0
 8010c7e:	dd06      	ble.n	8010c8e <scalbn+0x96>
 8010c80:	f36f 531e 	bfc	r3, #20, #11
 8010c84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010c88:	ec45 4b10 	vmov	d0, r4, r5
 8010c8c:	bd70      	pop	{r4, r5, r6, pc}
 8010c8e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010c92:	da08      	bge.n	8010ca6 <scalbn+0xae>
 8010c94:	2d00      	cmp	r5, #0
 8010c96:	a10a      	add	r1, pc, #40	@ (adr r1, 8010cc0 <scalbn+0xc8>)
 8010c98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c9c:	dac3      	bge.n	8010c26 <scalbn+0x2e>
 8010c9e:	a10e      	add	r1, pc, #56	@ (adr r1, 8010cd8 <scalbn+0xe0>)
 8010ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ca4:	e7bf      	b.n	8010c26 <scalbn+0x2e>
 8010ca6:	3236      	adds	r2, #54	@ 0x36
 8010ca8:	f36f 531e 	bfc	r3, #20, #11
 8010cac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010cb0:	4620      	mov	r0, r4
 8010cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8010ce8 <scalbn+0xf0>)
 8010cb4:	4629      	mov	r1, r5
 8010cb6:	2200      	movs	r2, #0
 8010cb8:	e7d8      	b.n	8010c6c <scalbn+0x74>
 8010cba:	bf00      	nop
 8010cbc:	f3af 8000 	nop.w
 8010cc0:	c2f8f359 	.word	0xc2f8f359
 8010cc4:	01a56e1f 	.word	0x01a56e1f
 8010cc8:	8800759c 	.word	0x8800759c
 8010ccc:	7e37e43c 	.word	0x7e37e43c
 8010cd0:	8800759c 	.word	0x8800759c
 8010cd4:	fe37e43c 	.word	0xfe37e43c
 8010cd8:	c2f8f359 	.word	0xc2f8f359
 8010cdc:	81a56e1f 	.word	0x81a56e1f
 8010ce0:	43500000 	.word	0x43500000
 8010ce4:	ffff3cb0 	.word	0xffff3cb0
 8010ce8:	3c900000 	.word	0x3c900000

08010cec <with_errno>:
 8010cec:	b510      	push	{r4, lr}
 8010cee:	ed2d 8b02 	vpush	{d8}
 8010cf2:	eeb0 8a40 	vmov.f32	s16, s0
 8010cf6:	eef0 8a60 	vmov.f32	s17, s1
 8010cfa:	4604      	mov	r4, r0
 8010cfc:	f7fe fca2 	bl	800f644 <__errno>
 8010d00:	eeb0 0a48 	vmov.f32	s0, s16
 8010d04:	eef0 0a68 	vmov.f32	s1, s17
 8010d08:	ecbd 8b02 	vpop	{d8}
 8010d0c:	6004      	str	r4, [r0, #0]
 8010d0e:	bd10      	pop	{r4, pc}

08010d10 <xflow>:
 8010d10:	4603      	mov	r3, r0
 8010d12:	b507      	push	{r0, r1, r2, lr}
 8010d14:	ec51 0b10 	vmov	r0, r1, d0
 8010d18:	b183      	cbz	r3, 8010d3c <xflow+0x2c>
 8010d1a:	4602      	mov	r2, r0
 8010d1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010d20:	e9cd 2300 	strd	r2, r3, [sp]
 8010d24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010d28:	f7ef fc32 	bl	8000590 <__aeabi_dmul>
 8010d2c:	ec41 0b10 	vmov	d0, r0, r1
 8010d30:	2022      	movs	r0, #34	@ 0x22
 8010d32:	b003      	add	sp, #12
 8010d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8010d38:	f7ff bfd8 	b.w	8010cec <with_errno>
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	460b      	mov	r3, r1
 8010d40:	e7ee      	b.n	8010d20 <xflow+0x10>
 8010d42:	0000      	movs	r0, r0
 8010d44:	0000      	movs	r0, r0
	...

08010d48 <__math_uflow>:
 8010d48:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010d50 <__math_uflow+0x8>
 8010d4c:	f7ff bfe0 	b.w	8010d10 <xflow>
 8010d50:	00000000 	.word	0x00000000
 8010d54:	10000000 	.word	0x10000000

08010d58 <__math_oflow>:
 8010d58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010d60 <__math_oflow+0x8>
 8010d5c:	f7ff bfd8 	b.w	8010d10 <xflow>
 8010d60:	00000000 	.word	0x00000000
 8010d64:	70000000 	.word	0x70000000

08010d68 <scalbnf>:
 8010d68:	ee10 3a10 	vmov	r3, s0
 8010d6c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010d70:	d02b      	beq.n	8010dca <scalbnf+0x62>
 8010d72:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010d76:	d302      	bcc.n	8010d7e <scalbnf+0x16>
 8010d78:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010d7c:	4770      	bx	lr
 8010d7e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010d82:	d123      	bne.n	8010dcc <scalbnf+0x64>
 8010d84:	4b24      	ldr	r3, [pc, #144]	@ (8010e18 <scalbnf+0xb0>)
 8010d86:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8010e1c <scalbnf+0xb4>
 8010d8a:	4298      	cmp	r0, r3
 8010d8c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010d90:	db17      	blt.n	8010dc2 <scalbnf+0x5a>
 8010d92:	ee10 3a10 	vmov	r3, s0
 8010d96:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010d9a:	3a19      	subs	r2, #25
 8010d9c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8010da0:	4288      	cmp	r0, r1
 8010da2:	dd15      	ble.n	8010dd0 <scalbnf+0x68>
 8010da4:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8010e20 <scalbnf+0xb8>
 8010da8:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8010e24 <scalbnf+0xbc>
 8010dac:	ee10 3a10 	vmov	r3, s0
 8010db0:	eeb0 7a67 	vmov.f32	s14, s15
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	bfb8      	it	lt
 8010db8:	eef0 7a66 	vmovlt.f32	s15, s13
 8010dbc:	ee27 0a87 	vmul.f32	s0, s15, s14
 8010dc0:	4770      	bx	lr
 8010dc2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010e28 <scalbnf+0xc0>
 8010dc6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010dca:	4770      	bx	lr
 8010dcc:	0dd2      	lsrs	r2, r2, #23
 8010dce:	e7e5      	b.n	8010d9c <scalbnf+0x34>
 8010dd0:	4410      	add	r0, r2
 8010dd2:	28fe      	cmp	r0, #254	@ 0xfe
 8010dd4:	dce6      	bgt.n	8010da4 <scalbnf+0x3c>
 8010dd6:	2800      	cmp	r0, #0
 8010dd8:	dd06      	ble.n	8010de8 <scalbnf+0x80>
 8010dda:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010dde:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010de2:	ee00 3a10 	vmov	s0, r3
 8010de6:	4770      	bx	lr
 8010de8:	f110 0f16 	cmn.w	r0, #22
 8010dec:	da09      	bge.n	8010e02 <scalbnf+0x9a>
 8010dee:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8010e28 <scalbnf+0xc0>
 8010df2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8010e2c <scalbnf+0xc4>
 8010df6:	ee10 3a10 	vmov	r3, s0
 8010dfa:	eeb0 7a67 	vmov.f32	s14, s15
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	e7d9      	b.n	8010db6 <scalbnf+0x4e>
 8010e02:	3019      	adds	r0, #25
 8010e04:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8010e08:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8010e0c:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8010e30 <scalbnf+0xc8>
 8010e10:	ee07 3a90 	vmov	s15, r3
 8010e14:	e7d7      	b.n	8010dc6 <scalbnf+0x5e>
 8010e16:	bf00      	nop
 8010e18:	ffff3cb0 	.word	0xffff3cb0
 8010e1c:	4c000000 	.word	0x4c000000
 8010e20:	7149f2ca 	.word	0x7149f2ca
 8010e24:	f149f2ca 	.word	0xf149f2ca
 8010e28:	0da24260 	.word	0x0da24260
 8010e2c:	8da24260 	.word	0x8da24260
 8010e30:	33000000 	.word	0x33000000

08010e34 <__kernel_rem_pio2f>:
 8010e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e38:	ed2d 8b04 	vpush	{d8-d9}
 8010e3c:	b0d9      	sub	sp, #356	@ 0x164
 8010e3e:	4690      	mov	r8, r2
 8010e40:	9001      	str	r0, [sp, #4]
 8010e42:	4ab6      	ldr	r2, [pc, #728]	@ (801111c <__kernel_rem_pio2f+0x2e8>)
 8010e44:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010e46:	f118 0f04 	cmn.w	r8, #4
 8010e4a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010e4e:	460f      	mov	r7, r1
 8010e50:	f103 3bff 	add.w	fp, r3, #4294967295
 8010e54:	db26      	blt.n	8010ea4 <__kernel_rem_pio2f+0x70>
 8010e56:	f1b8 0203 	subs.w	r2, r8, #3
 8010e5a:	bf48      	it	mi
 8010e5c:	f108 0204 	addmi.w	r2, r8, #4
 8010e60:	10d2      	asrs	r2, r2, #3
 8010e62:	1c55      	adds	r5, r2, #1
 8010e64:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010e66:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 8010e6a:	00e8      	lsls	r0, r5, #3
 8010e6c:	eba2 060b 	sub.w	r6, r2, fp
 8010e70:	9002      	str	r0, [sp, #8]
 8010e72:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010e76:	eb0a 0c0b 	add.w	ip, sl, fp
 8010e7a:	ac1c      	add	r4, sp, #112	@ 0x70
 8010e7c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8010e80:	2000      	movs	r0, #0
 8010e82:	4560      	cmp	r0, ip
 8010e84:	dd10      	ble.n	8010ea8 <__kernel_rem_pio2f+0x74>
 8010e86:	a91c      	add	r1, sp, #112	@ 0x70
 8010e88:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010e8c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8010e90:	2600      	movs	r6, #0
 8010e92:	4556      	cmp	r6, sl
 8010e94:	dc24      	bgt.n	8010ee0 <__kernel_rem_pio2f+0xac>
 8010e96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010e9a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 8010e9e:	4684      	mov	ip, r0
 8010ea0:	2400      	movs	r4, #0
 8010ea2:	e016      	b.n	8010ed2 <__kernel_rem_pio2f+0x9e>
 8010ea4:	2200      	movs	r2, #0
 8010ea6:	e7dc      	b.n	8010e62 <__kernel_rem_pio2f+0x2e>
 8010ea8:	42c6      	cmn	r6, r0
 8010eaa:	bf5d      	ittte	pl
 8010eac:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8010eb0:	ee07 1a90 	vmovpl	s15, r1
 8010eb4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8010eb8:	eef0 7a47 	vmovmi.f32	s15, s14
 8010ebc:	ece4 7a01 	vstmia	r4!, {s15}
 8010ec0:	3001      	adds	r0, #1
 8010ec2:	e7de      	b.n	8010e82 <__kernel_rem_pio2f+0x4e>
 8010ec4:	ecfe 6a01 	vldmia	lr!, {s13}
 8010ec8:	ed3c 7a01 	vldmdb	ip!, {s14}
 8010ecc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010ed0:	3401      	adds	r4, #1
 8010ed2:	455c      	cmp	r4, fp
 8010ed4:	ddf6      	ble.n	8010ec4 <__kernel_rem_pio2f+0x90>
 8010ed6:	ece9 7a01 	vstmia	r9!, {s15}
 8010eda:	3601      	adds	r6, #1
 8010edc:	3004      	adds	r0, #4
 8010ede:	e7d8      	b.n	8010e92 <__kernel_rem_pio2f+0x5e>
 8010ee0:	a908      	add	r1, sp, #32
 8010ee2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010ee6:	9104      	str	r1, [sp, #16]
 8010ee8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010eea:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8011128 <__kernel_rem_pio2f+0x2f4>
 8010eee:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8011124 <__kernel_rem_pio2f+0x2f0>
 8010ef2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010ef6:	9203      	str	r2, [sp, #12]
 8010ef8:	4654      	mov	r4, sl
 8010efa:	00a2      	lsls	r2, r4, #2
 8010efc:	9205      	str	r2, [sp, #20]
 8010efe:	aa58      	add	r2, sp, #352	@ 0x160
 8010f00:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010f04:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010f08:	a944      	add	r1, sp, #272	@ 0x110
 8010f0a:	aa08      	add	r2, sp, #32
 8010f0c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010f10:	4694      	mov	ip, r2
 8010f12:	4626      	mov	r6, r4
 8010f14:	2e00      	cmp	r6, #0
 8010f16:	dc4c      	bgt.n	8010fb2 <__kernel_rem_pio2f+0x17e>
 8010f18:	4628      	mov	r0, r5
 8010f1a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010f1e:	f7ff ff23 	bl	8010d68 <scalbnf>
 8010f22:	eeb0 8a40 	vmov.f32	s16, s0
 8010f26:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010f2a:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010f2e:	f000 f9e9 	bl	8011304 <floorf>
 8010f32:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010f36:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010f3a:	2d00      	cmp	r5, #0
 8010f3c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f40:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010f44:	ee17 9a90 	vmov	r9, s15
 8010f48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010f4c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010f50:	dd41      	ble.n	8010fd6 <__kernel_rem_pio2f+0x1a2>
 8010f52:	f104 3cff 	add.w	ip, r4, #4294967295
 8010f56:	a908      	add	r1, sp, #32
 8010f58:	f1c5 0e08 	rsb	lr, r5, #8
 8010f5c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010f60:	fa46 f00e 	asr.w	r0, r6, lr
 8010f64:	4481      	add	r9, r0
 8010f66:	fa00 f00e 	lsl.w	r0, r0, lr
 8010f6a:	1a36      	subs	r6, r6, r0
 8010f6c:	f1c5 0007 	rsb	r0, r5, #7
 8010f70:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010f74:	4106      	asrs	r6, r0
 8010f76:	2e00      	cmp	r6, #0
 8010f78:	dd3c      	ble.n	8010ff4 <__kernel_rem_pio2f+0x1c0>
 8010f7a:	f04f 0e00 	mov.w	lr, #0
 8010f7e:	f109 0901 	add.w	r9, r9, #1
 8010f82:	4670      	mov	r0, lr
 8010f84:	4574      	cmp	r4, lr
 8010f86:	dc68      	bgt.n	801105a <__kernel_rem_pio2f+0x226>
 8010f88:	2d00      	cmp	r5, #0
 8010f8a:	dd03      	ble.n	8010f94 <__kernel_rem_pio2f+0x160>
 8010f8c:	2d01      	cmp	r5, #1
 8010f8e:	d074      	beq.n	801107a <__kernel_rem_pio2f+0x246>
 8010f90:	2d02      	cmp	r5, #2
 8010f92:	d07d      	beq.n	8011090 <__kernel_rem_pio2f+0x25c>
 8010f94:	2e02      	cmp	r6, #2
 8010f96:	d12d      	bne.n	8010ff4 <__kernel_rem_pio2f+0x1c0>
 8010f98:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010f9c:	ee30 8a48 	vsub.f32	s16, s0, s16
 8010fa0:	b340      	cbz	r0, 8010ff4 <__kernel_rem_pio2f+0x1c0>
 8010fa2:	4628      	mov	r0, r5
 8010fa4:	9306      	str	r3, [sp, #24]
 8010fa6:	f7ff fedf 	bl	8010d68 <scalbnf>
 8010faa:	9b06      	ldr	r3, [sp, #24]
 8010fac:	ee38 8a40 	vsub.f32	s16, s16, s0
 8010fb0:	e020      	b.n	8010ff4 <__kernel_rem_pio2f+0x1c0>
 8010fb2:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010fb6:	3e01      	subs	r6, #1
 8010fb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010fc0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010fc4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010fc8:	ecac 0a01 	vstmia	ip!, {s0}
 8010fcc:	ed30 0a01 	vldmdb	r0!, {s0}
 8010fd0:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010fd4:	e79e      	b.n	8010f14 <__kernel_rem_pio2f+0xe0>
 8010fd6:	d105      	bne.n	8010fe4 <__kernel_rem_pio2f+0x1b0>
 8010fd8:	1e60      	subs	r0, r4, #1
 8010fda:	a908      	add	r1, sp, #32
 8010fdc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010fe0:	11f6      	asrs	r6, r6, #7
 8010fe2:	e7c8      	b.n	8010f76 <__kernel_rem_pio2f+0x142>
 8010fe4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010fe8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010fec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ff0:	da31      	bge.n	8011056 <__kernel_rem_pio2f+0x222>
 8010ff2:	2600      	movs	r6, #0
 8010ff4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ffc:	f040 8098 	bne.w	8011130 <__kernel_rem_pio2f+0x2fc>
 8011000:	1e60      	subs	r0, r4, #1
 8011002:	2200      	movs	r2, #0
 8011004:	4550      	cmp	r0, sl
 8011006:	da4b      	bge.n	80110a0 <__kernel_rem_pio2f+0x26c>
 8011008:	2a00      	cmp	r2, #0
 801100a:	d065      	beq.n	80110d8 <__kernel_rem_pio2f+0x2a4>
 801100c:	3c01      	subs	r4, #1
 801100e:	ab08      	add	r3, sp, #32
 8011010:	3d08      	subs	r5, #8
 8011012:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8011016:	2b00      	cmp	r3, #0
 8011018:	d0f8      	beq.n	801100c <__kernel_rem_pio2f+0x1d8>
 801101a:	4628      	mov	r0, r5
 801101c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011020:	f7ff fea2 	bl	8010d68 <scalbnf>
 8011024:	1c63      	adds	r3, r4, #1
 8011026:	aa44      	add	r2, sp, #272	@ 0x110
 8011028:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8011128 <__kernel_rem_pio2f+0x2f4>
 801102c:	0099      	lsls	r1, r3, #2
 801102e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8011032:	4623      	mov	r3, r4
 8011034:	2b00      	cmp	r3, #0
 8011036:	f280 80a9 	bge.w	801118c <__kernel_rem_pio2f+0x358>
 801103a:	4623      	mov	r3, r4
 801103c:	2b00      	cmp	r3, #0
 801103e:	f2c0 80c7 	blt.w	80111d0 <__kernel_rem_pio2f+0x39c>
 8011042:	aa44      	add	r2, sp, #272	@ 0x110
 8011044:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8011048:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8011120 <__kernel_rem_pio2f+0x2ec>
 801104c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 8011050:	2000      	movs	r0, #0
 8011052:	1ae2      	subs	r2, r4, r3
 8011054:	e0b1      	b.n	80111ba <__kernel_rem_pio2f+0x386>
 8011056:	2602      	movs	r6, #2
 8011058:	e78f      	b.n	8010f7a <__kernel_rem_pio2f+0x146>
 801105a:	f852 1b04 	ldr.w	r1, [r2], #4
 801105e:	b948      	cbnz	r0, 8011074 <__kernel_rem_pio2f+0x240>
 8011060:	b121      	cbz	r1, 801106c <__kernel_rem_pio2f+0x238>
 8011062:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8011066:	f842 1c04 	str.w	r1, [r2, #-4]
 801106a:	2101      	movs	r1, #1
 801106c:	f10e 0e01 	add.w	lr, lr, #1
 8011070:	4608      	mov	r0, r1
 8011072:	e787      	b.n	8010f84 <__kernel_rem_pio2f+0x150>
 8011074:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8011078:	e7f5      	b.n	8011066 <__kernel_rem_pio2f+0x232>
 801107a:	f104 3cff 	add.w	ip, r4, #4294967295
 801107e:	aa08      	add	r2, sp, #32
 8011080:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8011084:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8011088:	a908      	add	r1, sp, #32
 801108a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801108e:	e781      	b.n	8010f94 <__kernel_rem_pio2f+0x160>
 8011090:	f104 3cff 	add.w	ip, r4, #4294967295
 8011094:	aa08      	add	r2, sp, #32
 8011096:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801109a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801109e:	e7f3      	b.n	8011088 <__kernel_rem_pio2f+0x254>
 80110a0:	a908      	add	r1, sp, #32
 80110a2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80110a6:	3801      	subs	r0, #1
 80110a8:	430a      	orrs	r2, r1
 80110aa:	e7ab      	b.n	8011004 <__kernel_rem_pio2f+0x1d0>
 80110ac:	3201      	adds	r2, #1
 80110ae:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80110b2:	2e00      	cmp	r6, #0
 80110b4:	d0fa      	beq.n	80110ac <__kernel_rem_pio2f+0x278>
 80110b6:	9905      	ldr	r1, [sp, #20]
 80110b8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80110bc:	eb0d 0001 	add.w	r0, sp, r1
 80110c0:	18e6      	adds	r6, r4, r3
 80110c2:	a91c      	add	r1, sp, #112	@ 0x70
 80110c4:	f104 0c01 	add.w	ip, r4, #1
 80110c8:	384c      	subs	r0, #76	@ 0x4c
 80110ca:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80110ce:	4422      	add	r2, r4
 80110d0:	4562      	cmp	r2, ip
 80110d2:	da04      	bge.n	80110de <__kernel_rem_pio2f+0x2aa>
 80110d4:	4614      	mov	r4, r2
 80110d6:	e710      	b.n	8010efa <__kernel_rem_pio2f+0xc6>
 80110d8:	9804      	ldr	r0, [sp, #16]
 80110da:	2201      	movs	r2, #1
 80110dc:	e7e7      	b.n	80110ae <__kernel_rem_pio2f+0x27a>
 80110de:	9903      	ldr	r1, [sp, #12]
 80110e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80110e4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80110e8:	9105      	str	r1, [sp, #20]
 80110ea:	ee07 1a90 	vmov	s15, r1
 80110ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80110f2:	2400      	movs	r4, #0
 80110f4:	ece6 7a01 	vstmia	r6!, {s15}
 80110f8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 80110fc:	46b1      	mov	r9, r6
 80110fe:	455c      	cmp	r4, fp
 8011100:	dd04      	ble.n	801110c <__kernel_rem_pio2f+0x2d8>
 8011102:	ece0 7a01 	vstmia	r0!, {s15}
 8011106:	f10c 0c01 	add.w	ip, ip, #1
 801110a:	e7e1      	b.n	80110d0 <__kernel_rem_pio2f+0x29c>
 801110c:	ecfe 6a01 	vldmia	lr!, {s13}
 8011110:	ed39 7a01 	vldmdb	r9!, {s14}
 8011114:	3401      	adds	r4, #1
 8011116:	eee6 7a87 	vfma.f32	s15, s13, s14
 801111a:	e7f0      	b.n	80110fe <__kernel_rem_pio2f+0x2ca>
 801111c:	080117f4 	.word	0x080117f4
 8011120:	080117c8 	.word	0x080117c8
 8011124:	43800000 	.word	0x43800000
 8011128:	3b800000 	.word	0x3b800000
 801112c:	00000000 	.word	0x00000000
 8011130:	9b02      	ldr	r3, [sp, #8]
 8011132:	eeb0 0a48 	vmov.f32	s0, s16
 8011136:	eba3 0008 	sub.w	r0, r3, r8
 801113a:	f7ff fe15 	bl	8010d68 <scalbnf>
 801113e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8011124 <__kernel_rem_pio2f+0x2f0>
 8011142:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8011146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801114a:	db19      	blt.n	8011180 <__kernel_rem_pio2f+0x34c>
 801114c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8011128 <__kernel_rem_pio2f+0x2f4>
 8011150:	ee60 7a27 	vmul.f32	s15, s0, s15
 8011154:	aa08      	add	r2, sp, #32
 8011156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801115a:	3508      	adds	r5, #8
 801115c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011160:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8011164:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011168:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801116c:	ee10 3a10 	vmov	r3, s0
 8011170:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8011174:	ee17 3a90 	vmov	r3, s15
 8011178:	3401      	adds	r4, #1
 801117a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801117e:	e74c      	b.n	801101a <__kernel_rem_pio2f+0x1e6>
 8011180:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8011184:	aa08      	add	r2, sp, #32
 8011186:	ee10 3a10 	vmov	r3, s0
 801118a:	e7f6      	b.n	801117a <__kernel_rem_pio2f+0x346>
 801118c:	a808      	add	r0, sp, #32
 801118e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8011192:	9001      	str	r0, [sp, #4]
 8011194:	ee07 0a90 	vmov	s15, r0
 8011198:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801119c:	3b01      	subs	r3, #1
 801119e:	ee67 7a80 	vmul.f32	s15, s15, s0
 80111a2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80111a6:	ed62 7a01 	vstmdb	r2!, {s15}
 80111aa:	e743      	b.n	8011034 <__kernel_rem_pio2f+0x200>
 80111ac:	ecfc 6a01 	vldmia	ip!, {s13}
 80111b0:	ecb5 7a01 	vldmia	r5!, {s14}
 80111b4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80111b8:	3001      	adds	r0, #1
 80111ba:	4550      	cmp	r0, sl
 80111bc:	dc01      	bgt.n	80111c2 <__kernel_rem_pio2f+0x38e>
 80111be:	4290      	cmp	r0, r2
 80111c0:	ddf4      	ble.n	80111ac <__kernel_rem_pio2f+0x378>
 80111c2:	a858      	add	r0, sp, #352	@ 0x160
 80111c4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80111c8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80111cc:	3b01      	subs	r3, #1
 80111ce:	e735      	b.n	801103c <__kernel_rem_pio2f+0x208>
 80111d0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80111d2:	2b02      	cmp	r3, #2
 80111d4:	dc09      	bgt.n	80111ea <__kernel_rem_pio2f+0x3b6>
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	dc27      	bgt.n	801122a <__kernel_rem_pio2f+0x3f6>
 80111da:	d040      	beq.n	801125e <__kernel_rem_pio2f+0x42a>
 80111dc:	f009 0007 	and.w	r0, r9, #7
 80111e0:	b059      	add	sp, #356	@ 0x164
 80111e2:	ecbd 8b04 	vpop	{d8-d9}
 80111e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111ea:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80111ec:	2b03      	cmp	r3, #3
 80111ee:	d1f5      	bne.n	80111dc <__kernel_rem_pio2f+0x3a8>
 80111f0:	aa30      	add	r2, sp, #192	@ 0xc0
 80111f2:	1f0b      	subs	r3, r1, #4
 80111f4:	4413      	add	r3, r2
 80111f6:	461a      	mov	r2, r3
 80111f8:	4620      	mov	r0, r4
 80111fa:	2800      	cmp	r0, #0
 80111fc:	dc50      	bgt.n	80112a0 <__kernel_rem_pio2f+0x46c>
 80111fe:	4622      	mov	r2, r4
 8011200:	2a01      	cmp	r2, #1
 8011202:	dc5d      	bgt.n	80112c0 <__kernel_rem_pio2f+0x48c>
 8011204:	ab30      	add	r3, sp, #192	@ 0xc0
 8011206:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 801120a:	440b      	add	r3, r1
 801120c:	2c01      	cmp	r4, #1
 801120e:	dc67      	bgt.n	80112e0 <__kernel_rem_pio2f+0x4ac>
 8011210:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8011214:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8011218:	2e00      	cmp	r6, #0
 801121a:	d167      	bne.n	80112ec <__kernel_rem_pio2f+0x4b8>
 801121c:	edc7 6a00 	vstr	s13, [r7]
 8011220:	ed87 7a01 	vstr	s14, [r7, #4]
 8011224:	edc7 7a02 	vstr	s15, [r7, #8]
 8011228:	e7d8      	b.n	80111dc <__kernel_rem_pio2f+0x3a8>
 801122a:	ab30      	add	r3, sp, #192	@ 0xc0
 801122c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 8011230:	440b      	add	r3, r1
 8011232:	4622      	mov	r2, r4
 8011234:	2a00      	cmp	r2, #0
 8011236:	da24      	bge.n	8011282 <__kernel_rem_pio2f+0x44e>
 8011238:	b34e      	cbz	r6, 801128e <__kernel_rem_pio2f+0x45a>
 801123a:	eef1 7a47 	vneg.f32	s15, s14
 801123e:	edc7 7a00 	vstr	s15, [r7]
 8011242:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8011246:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801124a:	aa31      	add	r2, sp, #196	@ 0xc4
 801124c:	2301      	movs	r3, #1
 801124e:	429c      	cmp	r4, r3
 8011250:	da20      	bge.n	8011294 <__kernel_rem_pio2f+0x460>
 8011252:	b10e      	cbz	r6, 8011258 <__kernel_rem_pio2f+0x424>
 8011254:	eef1 7a67 	vneg.f32	s15, s15
 8011258:	edc7 7a01 	vstr	s15, [r7, #4]
 801125c:	e7be      	b.n	80111dc <__kernel_rem_pio2f+0x3a8>
 801125e:	ab30      	add	r3, sp, #192	@ 0xc0
 8011260:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 801112c <__kernel_rem_pio2f+0x2f8>
 8011264:	440b      	add	r3, r1
 8011266:	2c00      	cmp	r4, #0
 8011268:	da05      	bge.n	8011276 <__kernel_rem_pio2f+0x442>
 801126a:	b10e      	cbz	r6, 8011270 <__kernel_rem_pio2f+0x43c>
 801126c:	eef1 7a67 	vneg.f32	s15, s15
 8011270:	edc7 7a00 	vstr	s15, [r7]
 8011274:	e7b2      	b.n	80111dc <__kernel_rem_pio2f+0x3a8>
 8011276:	ed33 7a01 	vldmdb	r3!, {s14}
 801127a:	3c01      	subs	r4, #1
 801127c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011280:	e7f1      	b.n	8011266 <__kernel_rem_pio2f+0x432>
 8011282:	ed73 7a01 	vldmdb	r3!, {s15}
 8011286:	3a01      	subs	r2, #1
 8011288:	ee37 7a27 	vadd.f32	s14, s14, s15
 801128c:	e7d2      	b.n	8011234 <__kernel_rem_pio2f+0x400>
 801128e:	eef0 7a47 	vmov.f32	s15, s14
 8011292:	e7d4      	b.n	801123e <__kernel_rem_pio2f+0x40a>
 8011294:	ecb2 7a01 	vldmia	r2!, {s14}
 8011298:	3301      	adds	r3, #1
 801129a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801129e:	e7d6      	b.n	801124e <__kernel_rem_pio2f+0x41a>
 80112a0:	ed72 7a01 	vldmdb	r2!, {s15}
 80112a4:	edd2 6a01 	vldr	s13, [r2, #4]
 80112a8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80112ac:	3801      	subs	r0, #1
 80112ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80112b2:	ed82 7a00 	vstr	s14, [r2]
 80112b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112ba:	edc2 7a01 	vstr	s15, [r2, #4]
 80112be:	e79c      	b.n	80111fa <__kernel_rem_pio2f+0x3c6>
 80112c0:	ed73 7a01 	vldmdb	r3!, {s15}
 80112c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80112c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80112cc:	3a01      	subs	r2, #1
 80112ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80112d2:	ed83 7a00 	vstr	s14, [r3]
 80112d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80112da:	edc3 7a01 	vstr	s15, [r3, #4]
 80112de:	e78f      	b.n	8011200 <__kernel_rem_pio2f+0x3cc>
 80112e0:	ed33 7a01 	vldmdb	r3!, {s14}
 80112e4:	3c01      	subs	r4, #1
 80112e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80112ea:	e78f      	b.n	801120c <__kernel_rem_pio2f+0x3d8>
 80112ec:	eef1 6a66 	vneg.f32	s13, s13
 80112f0:	eeb1 7a47 	vneg.f32	s14, s14
 80112f4:	edc7 6a00 	vstr	s13, [r7]
 80112f8:	ed87 7a01 	vstr	s14, [r7, #4]
 80112fc:	eef1 7a67 	vneg.f32	s15, s15
 8011300:	e790      	b.n	8011224 <__kernel_rem_pio2f+0x3f0>
 8011302:	bf00      	nop

08011304 <floorf>:
 8011304:	ee10 3a10 	vmov	r3, s0
 8011308:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801130c:	3a7f      	subs	r2, #127	@ 0x7f
 801130e:	2a16      	cmp	r2, #22
 8011310:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8011314:	dc2b      	bgt.n	801136e <floorf+0x6a>
 8011316:	2a00      	cmp	r2, #0
 8011318:	da12      	bge.n	8011340 <floorf+0x3c>
 801131a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011380 <floorf+0x7c>
 801131e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011322:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801132a:	dd06      	ble.n	801133a <floorf+0x36>
 801132c:	2b00      	cmp	r3, #0
 801132e:	da24      	bge.n	801137a <floorf+0x76>
 8011330:	2900      	cmp	r1, #0
 8011332:	4b14      	ldr	r3, [pc, #80]	@ (8011384 <floorf+0x80>)
 8011334:	bf08      	it	eq
 8011336:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801133a:	ee00 3a10 	vmov	s0, r3
 801133e:	4770      	bx	lr
 8011340:	4911      	ldr	r1, [pc, #68]	@ (8011388 <floorf+0x84>)
 8011342:	4111      	asrs	r1, r2
 8011344:	420b      	tst	r3, r1
 8011346:	d0fa      	beq.n	801133e <floorf+0x3a>
 8011348:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8011380 <floorf+0x7c>
 801134c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011350:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8011354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011358:	ddef      	ble.n	801133a <floorf+0x36>
 801135a:	2b00      	cmp	r3, #0
 801135c:	bfbe      	ittt	lt
 801135e:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8011362:	fa40 f202 	asrlt.w	r2, r0, r2
 8011366:	189b      	addlt	r3, r3, r2
 8011368:	ea23 0301 	bic.w	r3, r3, r1
 801136c:	e7e5      	b.n	801133a <floorf+0x36>
 801136e:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011372:	d3e4      	bcc.n	801133e <floorf+0x3a>
 8011374:	ee30 0a00 	vadd.f32	s0, s0, s0
 8011378:	4770      	bx	lr
 801137a:	2300      	movs	r3, #0
 801137c:	e7dd      	b.n	801133a <floorf+0x36>
 801137e:	bf00      	nop
 8011380:	7149f2ca 	.word	0x7149f2ca
 8011384:	bf800000 	.word	0xbf800000
 8011388:	007fffff 	.word	0x007fffff

0801138c <_init>:
 801138c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801138e:	bf00      	nop
 8011390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011392:	bc08      	pop	{r3}
 8011394:	469e      	mov	lr, r3
 8011396:	4770      	bx	lr

08011398 <_fini>:
 8011398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801139a:	bf00      	nop
 801139c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801139e:	bc08      	pop	{r3}
 80113a0:	469e      	mov	lr, r3
 80113a2:	4770      	bx	lr
