<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.1 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

</twCmdLine><twDesign>ml505top.ncd</twDesign><twDesignPath>ml505top.ncd</twDesignPath><twPCF>ml505top.pcf</twPCF><twPcfPath>ml505top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-04-23, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>10</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="10"><twSigConn><twSig>MIDIDecodeDataPath/delayWire&lt;8&gt;</twSig><twDriver>SLICE_X36Y30.A</twDriver><twLoad>SLICE_X36Y30.A3</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/delayWire&lt;9&gt;</twSig><twDriver>SLICE_X36Y30.B</twDriver><twLoad>SLICE_X36Y30.B1</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/decoder/freq&lt;4&gt;28</twSig><twDriver>SLICE_X37Y31.D</twDriver><twLoad>SLICE_X36Y31.A5</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/delayWire&lt;5&gt;</twSig><twDriver>SLICE_X36Y31.B</twDriver><twLoad>SLICE_X36Y31.B1</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/decoder/freq&lt;6&gt;146</twSig><twDriver>SLICE_X37Y30.A</twDriver><twLoad>SLICE_X36Y31.C2</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/delayWire&lt;7&gt;</twSig><twDriver>SLICE_X36Y31.D</twDriver><twLoad>SLICE_X36Y31.D3</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/decoder/freq&lt;0&gt;23</twSig><twDriver>SLICE_X38Y32.A</twDriver><twLoad>SLICE_X39Y32.A6</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/delayWire&lt;1&gt;</twSig><twDriver>SLICE_X39Y32.B</twDriver><twLoad>SLICE_X39Y32.B1</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/decoder/freq&lt;2&gt;69</twSig><twDriver>SLICE_X38Y32.B</twDriver><twLoad>SLICE_X39Y32.C6</twLoad></twSigConn><twSigConn><twSig>MIDIDecodeDataPath/decoder/freq&lt;3&gt;283</twSig><twDriver>SLICE_X39Y31.A</twDriver><twLoad>SLICE_X39Y32.D2</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.301</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.082</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.266</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.070</twLogDel><twRouteDel>1.196</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.451</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.427</twDel><twSUTime>-0.011</twSUTime><twTotPathDel>1.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>0.635</twRouteDel><twTotDel>1.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.432</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.405</twDel><twSUTime>-0.008</twSUTime><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.784</twLogDel><twRouteDel>0.613</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.029</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.293</twDel><twSUTime>0.229</twSUTime><twTotPathDel>1.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.564</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y80.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.047</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.313</twDel><twSUTime>0.231</twSUTime><twTotPathDel>1.082</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.584</twRouteDel><twTotDel>1.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>1.829</twTotDel><twSrc BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>1.916</twDel><twSUTime>0.052</twSUTime><twTotPathDel>1.864</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y80.CLK</twSrcSite><twSrcClk twEdge ="twFalling">chipscope_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y80.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.151</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.764</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y80.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.034</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.034</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.396</twRouteDel><twTotDel>4.034</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.862</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.862</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X37Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.582</twDelInfo><twComp>icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.224</twRouteDel><twTotDel>3.862</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.413</twTotDel><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.413</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.251</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y80.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>chipscope_control&lt;13&gt;</twComp></twPathDel><twLogDel>0.659</twLogDel><twRouteDel>2.754</twRouteDel><twTotDel>3.413</twTotDel><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4058</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1624</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.267</twMinPer></twConstHead><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X39Y82.B6), 126 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.733</twSlack><twSrc BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.232</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y4.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y4.DOADOL0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.074</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y100.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.888</twLogDel><twRouteDel>8.344</twRouteDel><twTotDel>11.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.743</twSlack><twSrc BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>11.222</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X2Y4.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X2Y4.DOADOL0</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y65.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.132</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.074</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_112</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y100.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.878</twLogDel><twRouteDel>8.344</twRouteDel><twTotDel>11.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.061</twSlack><twSrc BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.904</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X0Y30.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X0Y30.DOADOL0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y85.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.176</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.699</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y100.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/N4</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>chipscope_control&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>icon/U0/U_ICON/iTDO</twComp><twBEL>icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>icon/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.891</twLogDel><twRouteDel>7.013</twRouteDel><twTotDel>9.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y4.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.512</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.380</twRouteDel><twTotDel>8.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.759</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.133</twRouteDel><twTotDel>8.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.768</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.124</twRouteDel><twTotDel>8.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y4.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.512</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.453</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.380</twRouteDel><twTotDel>8.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.759</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.133</twRouteDel><twTotDel>8.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.768</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.197</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y4.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.597</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y4.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.124</twRouteDel><twTotDel>8.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAMB36_X0Y3.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.663</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.229</twRouteDel><twTotDel>8.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.910</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.982</twRouteDel><twTotDel>8.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.919</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.973</twRouteDel><twTotDel>8.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 (RAMB36_X0Y3.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.663</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.302</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.229</twRouteDel><twTotDel>8.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.910</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.055</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.982</twRouteDel><twTotDel>8.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.919</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y3.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.446</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y3.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.973</twRouteDel><twTotDel>8.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y5.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.705</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.187</twRouteDel><twTotDel>8.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.952</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.940</twRouteDel><twTotDel>8.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.961</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.004</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>8.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X0Y5.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.705</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.187</twRouteDel><twTotDel>8.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.952</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.940</twRouteDel><twTotDel>8.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.961</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.004</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y5.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.404</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y5.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.931</twRouteDel><twTotDel>8.004</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X0Y29.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.785</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.107</twRouteDel><twTotDel>8.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.032</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.860</twRouteDel><twTotDel>7.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.041</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.851</twRouteDel><twTotDel>7.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAMB36_X0Y29.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.785</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>7.107</twRouteDel><twTotDel>8.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.032</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.933</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.860</twRouteDel><twTotDel>7.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.041</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y29.ENAU</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.324</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y29.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.851</twRouteDel><twTotDel>7.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 (RAMB36_X0Y30.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.952</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twTotPathDel>8.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.157</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.940</twRouteDel><twTotDel>8.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.199</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.157</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.693</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.208</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twTotPathDel>7.757</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X36Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>87</twFanCnt><twDelInfo twEdge="twRising">5.157</twDelInfo><twComp>chipscope_control&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y30.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.073</twLogDel><twRouteDel>6.684</twRouteDel><twTotDel>7.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X31Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.472</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.472</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X41Y76.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X37Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.296</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X50Y76.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.481</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twTotPathDel>0.481</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X41Y76.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>0.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X41Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.288</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.218</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.484</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X37Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.485</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>0.485</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y80.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X26Y86.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.490</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y86.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y86.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X40Y76.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X40Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X26Y95.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.493</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y95.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X37Y81.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twTotPathDel>0.495</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X37Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="108"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="109" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X2Y4.CLKARDCLKL" clockNet="chipscope_control&lt;0&gt;"/><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU" locationPin="RAMB36_X2Y4.CLKARDCLKU" clockNet="chipscope_control&lt;0&gt;"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL" logResource="ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y31.CLKARDCLKL" clockNet="chipscope_control&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="112" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.589</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X41Y77.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathFromToDelay"><twSlack>12.411</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>2.554</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>icon/U0/U_ICON/iSYNC</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.444</twRouteDel><twTotDel>2.554</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X40Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathFromToDelay"><twSlack>12.412</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>2.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathFromToDelay"><twSlack>12.412</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twTotPathDel>2.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathFromToDelay"><twSlack>12.412</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twTotPathDel>2.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathFromToDelay"><twSlack>12.412</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twTotPathDel>2.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.112</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X41Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathFromToDelay"><twSlack>12.414</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>2.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.110</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X40Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathFromToDelay"><twSlack>12.415</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>2.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X40Y76.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathFromToDelay"><twSlack>12.418</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>2.547</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y76.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y76.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>icon/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>1.106</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathFromToDelay"><twSlack>12.853</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathFromToDelay"><twSlack>12.853</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twTotPathDel>2.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>1.321</twRouteDel><twTotDel>2.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="133"><twSlack>1.601</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
</twPathRptBanner><twRacePath anchorID="134"><twSlack>1.601</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>1.601</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X37Y80.CE), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>1.601</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y80.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.070</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X37Y81.CE), 1 path
</twPathRptBanner><twRacePath anchorID="137"><twSlack>1.744</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X37Y81.CE), 1 path
</twPathRptBanner><twRacePath anchorID="138"><twSlack>1.744</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y81.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>icon/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>1.213</twRouteDel><twTotDel>1.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twRacePath anchorID="139"><twSlack>1.745</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twRacePath anchorID="140"><twSlack>1.745</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twRacePath anchorID="141"><twSlack>1.745</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X36Y82.CE), 1 path
</twPathRptBanner><twRacePath anchorID="142"><twSlack>1.745</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y82.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>icon/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y82.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.044</twDelInfo><twComp>icon/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>0.564</twLogDel><twRouteDel>1.216</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">chipscope_control&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.897</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X44Y72.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>14.103</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.862</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>0.384</twRouteDel><twTotDel>0.862</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X44Y72.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="146"><twSlack>0.568</twSlack><twSrc BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X44Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>icon/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>icon/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.214</twLogDel><twRouteDel>0.354</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising">icon/U0/iUPDATE_OUT</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>92</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>78</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X29Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twUnconstPath anchorID="149" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.248</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.666</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X29Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twUnconstPath anchorID="151" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.248</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twDel>2.666</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (SLICE_X29Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twUnconstPath anchorID="153" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.248</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twDest><twDel>2.666</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.213</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>3.213</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X29Y95.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twUnconstPath anchorID="155" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.246</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.666</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.211</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.951</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y95.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>0.951</twRouteDel><twTotDel>3.211</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twUnconstPath anchorID="157" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.048</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>2.466</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twUnconstPath anchorID="159" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.048</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.466</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twUnconstPath anchorID="161" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.048</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twDel>2.466</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.013</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>3.013</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X29Y94.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twUnconstPath anchorID="163" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.046</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twDest><twDel>2.466</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y94.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y94.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE</twBEL></twPathDel><twLogDel>2.260</twLogDel><twRouteDel>0.751</twRouteDel><twTotDel>3.011</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.1</twPctLog><twPctRoute>24.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X29Y93.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twUnconstPath anchorID="165" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.044</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twDel>2.462</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>3.009</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X29Y93.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twUnconstPath anchorID="167" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.044</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twDel>2.462</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.009</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y96.A</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y93.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y93.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE</twBEL></twPathDel><twLogDel>2.262</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>3.009</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X27Y95.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twUnconstPath anchorID="169" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X64Y76.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twUnconstPath anchorID="171" twDataPathType="twDataPathMinDelay" ><twTotDel>0.594</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.859</twDel><twSUTime>0.230</twSUTime><twTotPathDel>0.629</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X62Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X62Y76.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y76.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.184</twLogDel><twRouteDel>0.445</twRouteDel><twTotDel>0.629</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X27Y90.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twUnconstPath anchorID="173" twDataPathType="twDataPathMinDelay" ><twTotDel>0.630</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.860</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.665</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>0.665</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X27Y95.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twUnconstPath anchorID="175" twDataPathType="twDataPathMinDelay" ><twTotDel>0.649</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twDel>0.879</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.684</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X33Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twUnconstPath anchorID="177" twDataPathType="twDataPathMinDelay" ><twTotDel>0.617</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.881</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.652</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X32Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>0.652</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X29Y63.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twUnconstPath anchorID="179" twDataPathType="twDataPathMinDelay" ><twTotDel>0.765</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twDel>1.029</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.800</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X29Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y63.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y63.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>0.800</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X27Y92.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMinDelay" ><twTotDel>0.836</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twDel>1.067</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.871</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.653</twRouteDel><twTotDel>0.871</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR (SLICE_X27Y95.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMinDelay" ><twTotDel>0.892</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR</twDest><twDel>1.122</twDel><twSUTime>0.195</twSUTime><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y95.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.708</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y90.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMinDelay" ><twTotDel>0.905</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>1.136</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.940</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y90.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y90.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.722</twRouteDel><twTotDel>0.940</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X27Y92.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twUnconstPath anchorID="187" twDataPathType="twDataPathMinDelay" ><twTotDel>0.917</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>1.149</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">chipscope_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y92.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.735</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.735</twRouteDel><twTotDel>0.952</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="188" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>123</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D5), 2 paths
</twPathRptBanner><twPathRpt anchorID="189"><twUnconstPath anchorID="190" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.017</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.798</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X48Y77.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.749</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>2.982</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.654</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.435</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.155</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>1.891</twRouteDel><twTotDel>2.619</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D6), 15 paths
</twPathRptBanner><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.909</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.690</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>2.031</twRouteDel><twTotDel>2.874</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="195"><twUnconstPath anchorID="196" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.657</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.438</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.622</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>1.779</twRouteDel><twTotDel>2.622</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="197"><twUnconstPath anchorID="198" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.559</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.340</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X36Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y88.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y88.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.843</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>2.524</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X38Y87.D2), 5 paths
</twPathRptBanner><twPathRpt anchorID="199"><twUnconstPath anchorID="200" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.767</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.548</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.732</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X43Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y85.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.008</twLogDel><twRouteDel>1.724</twRouteDel><twTotDel>2.732</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.753</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.534</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.718</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.780</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.708</twRouteDel><twTotDel>2.718</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="203"><twUnconstPath anchorID="204" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.576</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.357</twDel><twSUTime>0.184</twSUTime><twTotPathDel>2.541</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X41Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y87.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.184</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>1.010</twLogDel><twRouteDel>1.531</twRouteDel><twTotDel>2.541</twTotDel><twDestClk twEdge ="twRising">chipscope_control&lt;0&gt;</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y94.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twUnconstPath anchorID="206" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.959</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.959</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>1.959</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y93.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twUnconstPath anchorID="208" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.850</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.850</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.379</twRouteDel><twTotDel>1.850</twTotDel><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X36Y100.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twUnconstPath anchorID="210" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.841</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twTotPathDel>1.841</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>1.841</twTotDel><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X36Y100.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twUnconstPath anchorID="212" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.838</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twTotPathDel>1.838</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iTRIGGER</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.388</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.388</twRouteDel><twTotDel>1.838</twTotDel><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X32Y95.C2), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twUnconstPath anchorID="214" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.811</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>1.811</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.340</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>1.811</twTotDel><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (SLICE_X32Y94.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twUnconstPath anchorID="216" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.799</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32</twDest><twTotPathDel>1.799</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.328</twRouteDel><twTotDel>1.799</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (SLICE_X32Y94.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="217"><twUnconstPath anchorID="218" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.791</twTotDel><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32</twDest><twTotPathDel>1.791</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.320</twRouteDel><twTotDel>1.791</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="219" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>47672159</twItemCnt><twErrCntSetup>244</twErrCntSetup><twErrCntEndPt>244</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6780</twEndPtCnt><twPathErrCnt>45255963</twPathErrCnt><twMinPer>14.542</twMinPer></twConstHead><twPathRptBanner iPaths="7214075" iCriticalPaths="6953011" sType="EndPoint">Paths for end point Abuf/writeData_15 (SLICE_X36Y25.D5), 7214075 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.542</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.099</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>MIDIDecodeDataPath/decoder/veloc&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C711</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.748</twLogDel><twRouteDel>5.351</twRouteDel><twTotDel>14.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.509</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.066</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N518</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C911</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C9</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.707</twLogDel><twRouteDel>5.359</twRouteDel><twTotDel>14.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.501</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_15</twDest><twTotPathDel>14.058</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C8</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C811</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C8</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>datain_rnm0&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;15&gt;1</twBEL><twBEL>Abuf/writeData_15</twBEL></twPathDel><twLogDel>8.719</twLogDel><twRouteDel>5.339</twRouteDel><twTotDel>14.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9440530" iCriticalPaths="9097418" sType="EndPoint">Paths for end point Abuf/writeData_16 (SLICE_X37Y26.C5), 9440530 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.426</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>13.979</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>MIDIDecodeDataPath/decoder/veloc&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C711</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.804</twLogDel><twRouteDel>5.175</twRouteDel><twTotDel>13.979</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.400</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>13.953</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.854</twLogDel><twRouteDel>5.099</twRouteDel><twTotDel>13.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.393</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_16</twDest><twTotPathDel>13.946</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_16</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N518</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C911</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C9</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>datain_rnm0&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;16&gt;1</twBEL><twBEL>Abuf/writeData_16</twBEL></twPathDel><twLogDel>8.763</twLogDel><twRouteDel>5.183</twRouteDel><twTotDel>13.946</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12153065" iCriticalPaths="11710482" sType="EndPoint">Paths for end point Abuf/writeData_17 (SLICE_X37Y26.D6), 12153065 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.402</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>13.955</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>MIDIDecodeDataPath/decoder/veloc&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C711</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.867</twLogDel><twRouteDel>5.088</twRouteDel><twTotDel>13.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.376</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>13.929</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C6</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C10</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;14&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.917</twLogDel><twRouteDel>5.012</twRouteDel><twTotDel>13.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.369</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_17</twDest><twTotPathDel>13.922</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_17</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N518</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C911</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C9</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Wgen/Madd_dataOut_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y26.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>datain_rnm0&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Abuf/writeData&lt;17&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;17&gt;1</twBEL><twBEL>Abuf/writeData_17</twBEL></twPathDel><twLogDel>8.826</twLogDel><twRouteDel>5.096</twRouteDel><twTotDel>13.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5411215" iCriticalPaths="5215105" sType="EndPoint">Paths for end point Abuf/writeData_14 (SLICE_X36Y25.C6), 5411215 paths
</twPathRptBanner><twPathRpt anchorID="238"><twConstPath anchorID="239" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.374</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>13.931</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y23.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y23.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>MIDIDecodeDataPath/decoder/veloc&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C711</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C7</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.346</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.688</twLogDel><twRouteDel>5.243</twRouteDel><twTotDel>13.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.4</twPctLog><twPctRoute>37.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="240"><twConstPath anchorID="241" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.341</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>13.898</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N518</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C911</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C9</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.647</twLogDel><twRouteDel>5.251</twRouteDel><twTotDel>13.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="242"><twConstPath anchorID="243" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.333</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_14</twDest><twTotPathDel>13.890</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y16.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C5</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y21.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y23.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y23.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C8</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C811</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C8</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y23.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;12&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>datain_rnm0&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;14&gt;1</twBEL><twBEL>Abuf/writeData_14</twBEL></twPathDel><twLogDel>8.659</twLogDel><twRouteDel>5.231</twRouteDel><twTotDel>13.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2847794" iCriticalPaths="2743247" sType="EndPoint">Paths for end point Abuf/writeData_12 (SLICE_X36Y25.A5), 2847794 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstPath anchorID="245" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.335</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>13.892</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.553</twLogDel><twRouteDel>5.339</twRouteDel><twTotDel>13.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>61.6</twPctLog><twPctRoute>38.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.307</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>13.864</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P7</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Wgen/dataOut3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/data3&lt;0&gt;</twComp><twBEL>Wgen/data3&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>Wgen/data3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.736</twLogDel><twRouteDel>5.128</twRouteDel><twTotDel>13.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.286</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_12</twDest><twTotPathDel>13.843</twTotPathDel><twClkSkew dest = "1.370" src = "1.778">0.408</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_12</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A17</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y25.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;15&gt;</twComp><twBEL>Wgen/Madd_dataOut_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y25.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datain_rnm0&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y25.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>Abuf/writeData&lt;15&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;12&gt;1</twBEL><twBEL>Abuf/writeData_12</twBEL></twPathDel><twLogDel>8.553</twLogDel><twRouteDel>5.290</twRouteDel><twTotDel>13.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5879" iCriticalPaths="5850" sType="EndPoint">Paths for end point Wgen/gen6/count_4 (SLICE_X39Y46.B6), 5879 paths
</twPathRptBanner><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.333</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_4</twDest><twTotPathDel>13.889</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A17</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_4_rstpot</twBEL><twBEL>Wgen/gen6/count_4</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>13.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.333</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_4</twDest><twTotPathDel>13.889</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A18</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_4_rstpot</twBEL><twBEL>Wgen/gen6/count_4</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.202</twRouteDel><twTotDel>13.889</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.326</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_4</twDest><twTotPathDel>13.882</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P22</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A15</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Wgen/dataOut6&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_4_rstpot</twBEL><twBEL>Wgen/gen6/count_4</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.195</twRouteDel><twTotDel>13.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5879" iCriticalPaths="5850" sType="EndPoint">Paths for end point Wgen/gen6/count_3 (SLICE_X39Y46.A6), 5879 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.329</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_3</twDest><twTotPathDel>13.885</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A17</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_3_rstpot</twBEL><twBEL>Wgen/gen6/count_3</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>13.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.329</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_3</twDest><twTotPathDel>13.885</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A18</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_3_rstpot</twBEL><twBEL>Wgen/gen6/count_3</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.199</twRouteDel><twTotDel>13.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.322</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_3</twDest><twTotPathDel>13.878</twTotPathDel><twClkSkew dest = "1.282" src = "1.691">0.409</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P22</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A15</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Wgen/dataOut6&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;6&gt;</twComp><twBEL>Wgen/gen6/count_3_rstpot</twBEL><twBEL>Wgen/gen6/count_3</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.192</twRouteDel><twTotDel>13.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5879" iCriticalPaths="5850" sType="EndPoint">Paths for end point Wgen/gen6/count_8 (SLICE_X38Y46.B6), 5879 paths
</twPathRptBanner><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.323</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_8</twDest><twTotPathDel>13.904</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A17</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_8_rstpot</twBEL><twBEL>Wgen/gen6/count_8</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.217</twRouteDel><twTotDel>13.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.323</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_8</twDest><twTotPathDel>13.904</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A18</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_8_rstpot</twBEL><twBEL>Wgen/gen6/count_8</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.217</twRouteDel><twTotDel>13.904</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.316</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_8</twDest><twTotPathDel>13.897</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_8</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P22</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A15</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Wgen/dataOut6&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_8_rstpot</twBEL><twBEL>Wgen/gen6/count_8</twBEL></twPathDel><twLogDel>9.687</twLogDel><twRouteDel>4.210</twRouteDel><twTotDel>13.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5879" iCriticalPaths="5850" sType="EndPoint">Paths for end point Wgen/gen6/count_7 (SLICE_X38Y46.A6), 5879 paths
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.316</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_7</twDest><twTotPathDel>13.897</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A17</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_7_rstpot</twBEL><twBEL>Wgen/gen6/count_7</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>13.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.316</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_7</twDest><twTotPathDel>13.897</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A18</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>Wgen/dataOut6&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_7_rstpot</twBEL><twBEL>Wgen/gen6/count_7</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>13.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.309</twSlack><twSrc BELType="RAM">Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Wgen/gen6/count_7</twDest><twTotPathDel>13.890</twTotPathDel><twClkSkew dest = "1.307" src = "1.691">0.384</twClkSkew><twDelConst>10.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>Wgen/gen6/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Wgen/gen6/count_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL3</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen6/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen6/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>Wgen/gen6/dataOutInt1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y12.P22</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen6/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.A15</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.138</twDelInfo><twComp>Wgen/dataOut6&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P24</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen6/Mmult_newData</twComp><twBEL>Wgen/gen6/Mmult_newData</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>Wgen/gen6/newData&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N422</twComp><twBEL>Wgen/gen6/count_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y46.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>N422</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen6/count&lt;2&gt;</twComp><twBEL>Wgen/gen6/count_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Wgen/gen6/count_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>Wgen/gen6/count&lt;9&gt;</twComp><twBEL>Wgen/gen6/count_7_rstpot</twBEL><twBEL>Wgen/gen6/count_7</twBEL></twPathDel><twLogDel>9.686</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>13.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1337035" iCriticalPaths="1287714" sType="EndPoint">Paths for end point Abuf/writeData_10 (SLICE_X36Y26.C6), 1337035 paths
</twPathRptBanner><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.301</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_10</twDest><twTotPathDel>13.854</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;10&gt;1</twBEL><twBEL>Abuf/writeData_10</twBEL></twPathDel><twLogDel>8.459</twLogDel><twRouteDel>5.395</twRouteDel><twTotDel>13.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.273</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_10</twDest><twTotPathDel>13.826</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOBDOL14</twSite><twDelType>Trcko_DOWB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A14</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.900</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P7</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y9.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>Wgen/dataOut3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y9.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/data3&lt;0&gt;</twComp><twBEL>Wgen/data3&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>Wgen/data3&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;10&gt;1</twBEL><twBEL>Abuf/writeData_10</twBEL></twPathDel><twLogDel>8.642</twLogDel><twRouteDel>5.184</twRouteDel><twTotDel>13.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.252</twSlack><twSrc BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType="FF">Abuf/writeData_10</twDest><twTotPathDel>13.805</twTotPathDel><twClkSkew dest = "1.366" src = "1.778">0.412</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twSrc><twDest BELType='FF'>Abuf/writeData_10</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB36_X1Y0.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y0.DOPBDOPL1</twSite><twDelType>Trcko_DOPBW</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y1.A17</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>Wgen/gen3/dataOutInt1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y1.P9</twSite><twDelType>Tdspdo_AP_M</twDelType><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Wgen/gen3/Mmult_dataOutInt2</twComp><twBEL>Wgen/gen3/Mmult_dataOutInt2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Wgen/dataOut3&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/gen1/dataIn_mux0000&lt;13&gt;95</twComp><twBEL>Wgen/Madd_dataOut_addsub0001R1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001R1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y15.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_lut&lt;2&gt;</twBEL><twBEL>Wgen/Madd_dataOut_addsub0001_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>Wgen/dataOut_addsub0001&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0003C211</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y20.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y20.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0003_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y19.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Wgen/dataOut_addsub0003&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0003C2</twComp><twBEL>Wgen/Madd_dataOut_addsub0005C511</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005C5</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y21.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y22.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_addsub0005_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>Wgen/dataOut_addsub0005&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y24.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>Wgen/Madd_dataOut_cy&lt;11&gt;</twComp><twBEL>Wgen/Madd_dataOut_lut&lt;8&gt;</twBEL><twBEL>Wgen/Madd_dataOut_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>datain_rnm0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Abuf/writeData&lt;11&gt;</twComp><twBEL>Abuf/writeData_mux0000&lt;10&gt;1</twBEL><twBEL>Abuf/writeData_10</twBEL></twPathDel><twLogDel>8.459</twLogDel><twRouteDel>5.346</twRouteDel><twTotDel>13.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBU10), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.285</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.776" src = "0.622">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBU10</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen3/RAM2/Mram_ram_ren (RAMB36_X1Y0.DIADIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">Wgen/gen3/dataIn_0</twSrc><twDest BELType="RAM">Wgen/gen3/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.508</twTotPathDel><twClkSkew dest = "0.800" src = "0.579">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen3/dataIn_0</twSrc><twDest BELType='RAM'>Wgen/gen3/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X29Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Wgen/gen3/dataIn&lt;1&gt;</twComp><twBEL>Wgen/gen3/dataIn_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y0.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.380</twDelInfo><twComp>Wgen/gen3/dataIn&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y0.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen3/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen3/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.380</twRouteDel><twTotDel>0.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBU11), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.776" src = "0.622">-0.154</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBU11</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen2/RAM2/Mram_ram_ren (RAMB36_X1Y2.DIADIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.294</twSlack><twSrc BELType="FF">Wgen/gen2/dataIn_3</twSrc><twDest BELType="RAM">Wgen/gen2/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.518</twTotPathDel><twClkSkew dest = "0.772" src = "0.548">-0.224</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen2/dataIn_3</twSrc><twDest BELType='RAM'>Wgen/gen2/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X29Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>Wgen/gen2/dataIn&lt;3&gt;</twComp><twBEL>Wgen/gen2/dataIn_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y2.DIADIL3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>Wgen/gen2/dataIn&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y2.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen2/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen2/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBL10), 1 path
</twPathRptBanner><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.765" src = "0.622">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBL10</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.319</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAMB36_X1Y18.ADDRBL11), 1 path
</twPathRptBanner><twPathRpt anchorID="290"><twConstPath anchorID="291" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.298</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.765" src = "0.622">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[11].U_CAP_ADDR</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.ADDRBL11</twSite><twDelType>net</twDelType><twFanCnt>82</twFanCnt><twDelInfo twEdge="twFalling">0.321</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iCAP_WR_ADDR&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y18.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y5.DIPADIPL1), 1 path
</twPathRptBanner><twPathRpt anchorID="292"><twConstPath anchorID="293" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">Wgen/gen4/dataIn_17</twSrc><twDest BELType="RAM">Wgen/gen4/RAM2/Mram_ram_ren</twDest><twTotPathDel>0.538</twTotPathDel><twClkSkew dest = "0.789" src = "0.557">-0.232</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>Wgen/gen4/dataIn_17</twSrc><twDest BELType='RAM'>Wgen/gen4/RAM2/Mram_ram_ren</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>Wgen/gen4/dataIn&lt;17&gt;</twComp><twBEL>Wgen/gen4/dataIn_17</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y5.DIPADIPL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.391</twDelInfo><twComp>Wgen/gen4/dataIn&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y5.CLKARDCLKL</twSite><twDelType>Trckd_DIPA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>Wgen/gen4/RAM2/Mram_ram_ren</twComp><twBEL>Wgen/gen4/RAM2/Mram_ram_ren</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.391</twRouteDel><twTotDel>0.538</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X32Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="294"><twConstPath anchorID="295" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twSrc><twDest BELType="FF">ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twTotPathDel>0.327</twTotPathDel><twClkSkew dest = "0.123" src = "0.115">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twSrc><twDest BELType='FF'>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y13.DIBDIL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="296"><twConstPath anchorID="297" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.326</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.776" src = "0.566">-0.210</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;5&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y13.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="298"><twConstPath anchorID="299" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.765" src = "0.566">-0.199</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;5&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y13.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y13.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y12.DIBDIL0), 2 paths
</twPathRptBanner><twPathRpt anchorID="300"><twConstPath anchorID="301" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.790" src = "0.583">-0.207</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y12.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="302"><twConstPath anchorID="303" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.333</twSlack><twSrc BELType="FF">ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.536</twTotPathDel><twClkSkew dest = "0.786" src = "0.583">-0.203</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y12.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/iDATA&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y12.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>0.536</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="304"><twPinLimitBanner>Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP &quot;USER_CLK&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="305" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="Wgen/gen2/RAM2/Mram_ram_ren/CLKAL" logResource="Wgen/gen2/RAM2/Mram_ram_ren/CLKAL" locationPin="RAMB36_X1Y2.CLKARDCLKL" clockNet="clk"/><twPinLimit anchorID="306" type="MINPERIOD" name="Trper_CLKB" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="Wgen/gen2/RAM2/Mram_ram_ren/CLKBL" logResource="Wgen/gen2/RAM2/Mram_ram_ren/CLKBL" locationPin="RAMB36_X1Y2.CLKBWRCLKL" clockNet="clk"/><twPinLimit anchorID="307" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="Wgen/gen2/RAM2/Mram_ram_ren/REGCLKAL" logResource="Wgen/gen2/RAM2/Mram_ram_ren/REGCLKAL" locationPin="RAMB36_X1Y2.REGCLKARDRCLKL" clockNet="clk"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="308">1</twUnmetConstCnt><twDataSheet anchorID="309" twNameLen="15"><twClk2SUList anchorID="310" twDestWidth="8"><twDest>USER_CLK</twDest><twClk2SU><twSrc>USER_CLK</twSrc><twRiseRise>14.542</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="311"><twErrCnt>244</twErrCnt><twScore>708765</twScore><twSetupScore>708765</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>47676465</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17153</twConnCnt></twConstCov><twStats anchorID="312"><twMinPer>14.542</twMinPer><twFootnote number="1" /><twMaxFreq>68.766</twMaxFreq><twMaxFromToDel>2.589</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May  2 03:08:02 2013 </twTimestamp></twFoot><twClientInfo anchorID="313"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 674 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
