Fix RISC-V codegen for large stack frame offsets (>2048 bytes)

RISC-V instructions fsd/fld/sd/ld/addi only support 12-bit signed immediates
(-2048 to +2047). When stack frames exceed 2048 bytes, the compiler generates
invalid assembly instructions with out-of-range offsets.

Affected locations in src/backend/riscv/codegen/codegen.rs:
1. emit_get_return_f64_second: raw fsd fa1, offset(s0)
2. emit_set_return_f64_second: raw fld fa1, offset(s0)
3. emit_call: raw sd/ld with sp-relative offsets for stack args
4. emit_call: addi sp,sp,N for large stack_arg_space/f128_temp_space

Fix: Add sp-relative helper functions analogous to emit_store_to_s0/emit_load_from_s0,
and use them consistently for all sp-relative memory operations. Fix the f64 return
helpers to use emit_store_to_s0/emit_load_from_s0 with fsd/fld instructions.
