$date
	Sun Oct 23 01:48:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#599750
b11 &
b11 %
1$
b11 !
1"
#599751
0"
#599754
b1010 &
b1010 %
#599758
b101 &
b101 %
#599762
b10000 &
b10000 %
#599766
b1000 &
b1000 %
#599770
b100 &
b100 %
#599774
b10 &
b10 %
#599778
b1 &
b1 %
1#
#599782
b0 &
0#
b0 %
0$
#1651966
b100 &
b100 %
1$
b100 !
1"
#1651967
0"
#1651970
b10 &
b10 %
#1651974
b1 &
1#
b1 %
#1651978
b0 &
b0 %
0#
0$
#2585791
b1100 !
1"
#2585794
b1100 &
b1100 %
1$
#2585795
0"
#2585798
b110 &
b110 %
#2585802
b11 &
b11 %
#2585806
b1010 &
b1010 %
#2585810
b101 &
b101 %
#2585814
b10000 &
b10000 %
#2585818
b1000 &
b1000 %
#2585822
b100 &
b100 %
#2585826
b10 &
b10 %
#2585830
b1 &
1#
b1 %
#2585834
b0 &
b0 %
0#
0$
#4500012
