Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82ac798062b2499283e6e62cbb6b3f67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_IF_behav xil_defaultlib.tb_IF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" Line 1. Module Mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" Line 1. Module Register doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.design_1_IF_0_0
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling module xil_defaultlib.design_1_debouncer_0_0
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.design_1_Register_2_0
Compiling module xil_defaultlib.design_1_Register_1_0
Compiling module xil_defaultlib.design_1_Register_0_0
Compiling module xil_defaultlib.design_1_ila_0_0
Compiling module xil_defaultlib.design_1_mem_wb_2
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_IF
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_IF_behav
