void T_1 F_1 ( void )\r\n{\r\nif ( V_1 ) {\r\nextern T_2 * V_2 ;\r\n__asm__ volatile ("movec %%vbr, %0" : "=r" (sun3x_prom_vbr));\r\n}\r\n__asm__ volatile ("movec %0,%%vbr" : : "r" ((void*)vectors));\r\nif ( V_3 ) {\r\nT_3 void V_4 ( void ) V_5 ( L_1 ) ;\r\nV_6 [ V_7 ] = V_4 ;\r\n}\r\nV_6 [ V_8 ] = V_9 ;\r\nV_6 [ V_10 ] = V_11 ;\r\nV_6 [ V_12 ] = V_13 ;\r\n}\r\nvoid T_1 F_2 ( void )\r\n{\r\nint V_14 ;\r\nfor ( V_14 = V_15 ; V_14 <= V_16 ; V_14 ++ )\r\nV_6 [ V_14 ] = V_17 ;\r\nfor ( V_14 = 0 ; V_14 < V_18 ; V_14 ++ )\r\nif ( ! V_6 [ V_14 ] )\r\nV_6 [ V_14 ] = V_11 ;\r\nfor ( V_14 = V_18 ; V_14 < 256 ; V_14 ++ )\r\nV_6 [ V_14 ] = V_17 ;\r\n#ifdef F_3\r\nif ( V_19 )\r\nV_6 [ V_20 ] = V_21 ;\r\n#endif\r\nif ( V_22 && ! V_19 ) {\r\nT_3 void V_23 ( void ) V_5 ( L_2 ) ;\r\nT_3 void V_24 ( void ) V_5 ( L_3 ) ;\r\nT_3 void V_25 ( void ) V_5 ( L_4 ) ;\r\nT_3 void V_26 ( void ) V_5 ( L_5 ) ;\r\nT_3 void V_27 ( void ) V_5 ( L_6 ) ;\r\nT_3 void V_28 ( void ) V_5 ( L_7 ) ;\r\nT_3 void V_29 ( void ) V_5 ( L_8 ) ;\r\nT_3 void V_30 ( void ) V_5 ( L_9 ) ;\r\nT_3 void V_31 ( void ) V_5 ( L_10 ) ;\r\nV_6 [ V_32 ] = V_23 ;\r\nV_6 [ V_33 ] = V_24 ;\r\nV_6 [ V_34 ] = V_25 ;\r\nV_6 [ V_35 ] = V_26 ;\r\nV_6 [ V_36 ] = V_27 ;\r\nV_6 [ V_37 ] = V_28 ;\r\nV_6 [ V_38 ] = V_29 ;\r\nV_6 [ V_20 ] = V_30 ;\r\nV_6 [ V_39 ] = V_31 ;\r\n}\r\nif ( V_3 && ! V_19 ) {\r\nT_3 void V_40 ( void ) V_5 ( L_11 ) ;\r\nT_3 void V_41 ( void ) V_5 ( L_12 ) ;\r\nT_3 void V_42 ( void ) V_5 ( L_13 ) ;\r\nT_3 void V_43 ( void ) V_5 ( L_14 ) ;\r\nT_3 void V_44 ( void ) V_5 ( L_15 ) ;\r\nT_3 void V_45 ( void ) V_5 ( L_16 ) ;\r\nT_3 void V_46 ( void ) V_5 ( L_17 ) ;\r\nT_3 void V_47 ( void ) V_5 ( L_18 ) ;\r\nT_3 void V_48 ( void ) V_5 ( L_19 ) ;\r\nV_6 [ V_36 ] = V_40 ;\r\nV_6 [ V_37 ] = V_41 ;\r\nV_6 [ V_34 ] = V_42 ;\r\nV_6 [ V_35 ] = V_43 ;\r\nV_6 [ V_32 ] = V_44 ;\r\nV_6 [ V_33 ] = V_45 ;\r\nV_6 [ V_20 ] = V_46 ;\r\nV_6 [ V_39 ] = V_47 ;\r\nV_6 [ V_49 ] = V_48 ;\r\n}\r\nif ( V_50 ) {\r\nV_6 [ V_16 ] = V_51 ;\r\n}\r\n}\r\nstatic inline void F_4 ( struct V_52 * V_53 )\r\n{\r\nunsigned long V_54 = V_53 -> V_55 . V_56 . V_57 ;\r\n#ifdef F_5\r\nF_6 ( L_20 , V_54 , V_53 -> V_55 . V_56 . V_58 ) ;\r\n#endif\r\nif ( V_54 & V_59 ) {\r\n__asm__ __volatile__ ("movec %/cacr,%/d0\n\t"\r\n"orl #0x00400000,%/d0\n\t"\r\n"movec %/d0,%/cacr"\r\n: : : "d0" );\r\nif ( ! ( V_54 & V_60 ) && ! ( V_54 & V_61 ) )\r\nreturn;\r\n}\r\nif ( V_54 & ( V_62 | V_63 | V_64 ) ) {\r\nunsigned long V_65 ;\r\nunsigned long V_66 = V_53 -> V_55 . V_56 . V_58 ;\r\nif ( V_54 & V_67 )\r\nV_66 = ( V_66 + V_68 - 1 ) & V_69 ;\r\nV_65 = 1 ;\r\nif ( V_54 & V_62 ) {\r\nF_7 ( V_66 ) ;\r\nV_65 = 0 ;\r\n}\r\nif ( V_54 & V_70 )\r\nV_65 |= 2 ;\r\n#ifdef F_5\r\nF_6 ( L_21 , V_65 ) ;\r\n#endif\r\nF_8 ( & V_53 -> V_71 , V_66 , V_65 ) ;\r\n} else if ( V_54 & ( V_61 ) ) {\r\nF_9 ( & V_53 -> V_71 ) ;\r\n} else if ( ! ( V_54 & ( V_72 | V_73 ) ) ||\r\nF_9 ( & V_53 -> V_71 ) > 0 ) {\r\nF_6 ( L_22 , V_53 -> V_71 . V_57 , V_53 -> V_55 . V_56 . V_58 ) ;\r\nF_6 ( L_23 , V_54 ) ;\r\nF_10 ( V_53 ) ;\r\n}\r\n}\r\nstatic inline unsigned long F_11 ( int V_74 , unsigned long V_66 , int V_75 )\r\n{\r\nunsigned long V_76 ;\r\nT_4 V_77 = F_12 () ;\r\nF_13 ( F_14 ( V_75 ) ) ;\r\nif ( V_74 )\r\nasm volatile (".chip 68040; ptestw (%0); .chip 68k" : : "a" (addr));\r\nelse\r\nasm volatile (".chip 68040; ptestr (%0); .chip 68k" : : "a" (addr));\r\nasm volatile (".chip 68040; movec %%mmusr,%0; .chip 68k" : "=r" (mmusr));\r\nF_13 ( V_77 ) ;\r\nreturn V_76 ;\r\n}\r\nstatic inline int F_15 ( unsigned short V_75 , unsigned long V_78 ,\r\nunsigned long V_79 )\r\n{\r\nint V_80 = 0 ;\r\nT_4 V_77 = F_12 () ;\r\nF_13 ( F_14 ( V_75 ) ) ;\r\nswitch ( V_75 & V_81 ) {\r\ncase V_82 :\r\nV_80 = F_16 ( V_79 & 0xff , ( char V_83 * ) V_78 ) ;\r\nbreak;\r\ncase V_84 :\r\nV_80 = F_16 ( V_79 & 0xffff , ( short V_83 * ) V_78 ) ;\r\nbreak;\r\ncase V_85 :\r\nV_80 = F_16 ( V_79 , ( int V_83 * ) V_78 ) ;\r\nbreak;\r\n}\r\nF_13 ( V_77 ) ;\r\n#ifdef F_5\r\nF_6 ( L_24 , V_80 ) ;\r\n#endif\r\nreturn V_80 ;\r\n}\r\nstatic inline void F_17 ( struct V_52 * V_53 , unsigned long V_78 , unsigned short V_75 )\r\n{\r\nV_53 -> V_55 . V_86 . V_87 = V_78 ;\r\nV_53 -> V_55 . V_86 . V_88 = V_75 & 0xff ;\r\nif ( V_78 != V_89 -> V_90 . V_87 )\r\nV_53 -> V_55 . V_86 . V_88 |= V_91 ;\r\n}\r\nstatic inline void F_18 ( struct V_52 * V_53 )\r\n{\r\nint V_80 = 0 ;\r\n#if 0\r\nif (fp->un.fmt7.wb1s & WBV_040)\r\nprintk("access_error040: cannot handle 1st writeback. oops.\n");\r\n#endif\r\nif ( ( V_53 -> V_55 . V_86 . V_92 & V_93 ) &&\r\n! ( V_53 -> V_55 . V_86 . V_92 & V_94 ) ) {\r\nV_80 = F_15 ( V_53 -> V_55 . V_86 . V_92 , V_53 -> V_55 . V_86 . V_95 ,\r\nV_53 -> V_55 . V_86 . V_96 ) ;\r\nif ( V_80 )\r\nF_17 ( V_53 , V_53 -> V_55 . V_86 . V_95 , V_53 -> V_55 . V_86 . V_92 ) ;\r\nelse\r\nV_53 -> V_55 . V_86 . V_92 = 0 ;\r\n}\r\nif ( V_53 -> V_55 . V_86 . V_97 & V_93 && ( ! V_80 || V_53 -> V_55 . V_86 . V_97 & 4 ) ) {\r\nV_80 = F_15 ( V_53 -> V_55 . V_86 . V_97 , V_53 -> V_55 . V_86 . V_98 ,\r\nV_53 -> V_55 . V_86 . V_99 ) ;\r\nif ( V_80 )\r\n{\r\nF_17 ( V_53 , V_53 -> V_55 . V_86 . V_98 , V_53 -> V_55 . V_86 . V_97 ) ;\r\nV_53 -> V_55 . V_86 . V_92 = V_53 -> V_55 . V_86 . V_97 ;\r\nV_53 -> V_55 . V_86 . V_97 &= ( ~ V_93 ) ;\r\nV_53 -> V_55 . V_86 . V_95 = V_53 -> V_55 . V_86 . V_98 ;\r\nV_53 -> V_55 . V_86 . V_96 = V_53 -> V_55 . V_86 . V_99 ;\r\n}\r\nelse\r\nV_53 -> V_55 . V_86 . V_97 = 0 ;\r\n}\r\nif ( V_80 )\r\nF_9 ( & V_53 -> V_71 ) ;\r\n}\r\nT_3 void F_19 ( struct V_52 * V_53 )\r\n{\r\nV_53 -> V_55 . V_86 . V_92 &= ~ 4 ;\r\nV_53 -> V_55 . V_86 . V_97 &= ~ 4 ;\r\nF_18 ( V_53 ) ;\r\n}\r\nstatic inline void F_20 ( struct V_52 * V_53 )\r\n{\r\nunsigned short V_88 = V_53 -> V_55 . V_86 . V_88 ;\r\nunsigned long V_76 ;\r\n#ifdef F_5\r\nF_6 ( L_25 , V_88 , V_53 -> V_55 . V_86 . V_87 ) ;\r\nF_6 ( L_26 , V_53 -> V_55 . V_86 . V_100 ,\r\nV_53 -> V_55 . V_86 . V_92 , V_53 -> V_55 . V_86 . V_97 ) ;\r\nF_6 ( L_27 ,\r\nV_53 -> V_55 . V_86 . V_95 , V_53 -> V_55 . V_86 . V_98 ,\r\nV_53 -> V_55 . V_86 . V_96 , V_53 -> V_55 . V_86 . V_99 ) ;\r\n#endif\r\nif ( V_88 & V_101 ) {\r\nunsigned long V_66 = V_53 -> V_55 . V_86 . V_87 ;\r\nunsigned long V_65 ;\r\nif ( V_88 & V_91 )\r\nV_66 = ( V_66 + 7 ) & - 8 ;\r\nV_76 = F_11 ( ! ( V_88 & V_102 ) , V_66 , V_88 ) ;\r\n#ifdef F_5\r\nF_6 ( L_28 , V_76 ) ;\r\n#endif\r\nV_65 = 1 ;\r\nif ( ! ( V_76 & V_103 ) ) {\r\nF_7 ( V_66 ) ;\r\nV_65 = 0 ;\r\n}\r\nif ( ! ( V_88 & V_102 ) || ( V_88 & V_104 ) )\r\nV_65 |= 2 ;\r\nif ( F_8 ( & V_53 -> V_71 , V_66 , V_65 ) ) {\r\n#ifdef F_5\r\nF_6 ( L_29 ) ;\r\n#endif\r\nif ( F_21 ( & V_53 -> V_71 ) ) {\r\n#ifdef F_5\r\nF_6 ( L_30 ) ;\r\n#endif\r\nreturn;\r\n}\r\nV_105:\r\n#ifdef F_5\r\nF_6 ( L_31 ) ;\r\n#endif\r\nif ( V_53 -> V_55 . V_86 . V_95 == V_53 -> V_55 . V_86 . V_87 )\r\nV_53 -> V_55 . V_86 . V_92 &= ~ V_93 ;\r\nif ( V_53 -> V_55 . V_86 . V_98 == V_53 -> V_55 . V_86 . V_87 )\r\nV_53 -> V_55 . V_86 . V_97 &= ~ V_93 ;\r\n}\r\n} else {\r\nV_89 -> V_90 . V_106 = V_107 ;\r\nV_89 -> V_90 . V_87 = V_53 -> V_55 . V_86 . V_87 ;\r\nif ( F_9 ( & V_53 -> V_71 ) >= 0 )\r\nF_6 ( L_32 , V_88 ,\r\nV_53 -> V_55 . V_86 . V_87 ) ;\r\ngoto V_105;\r\n}\r\nF_18 ( V_53 ) ;\r\n}\r\nstatic inline void F_22 ( struct V_52 * V_53 )\r\n{\r\nunsigned char V_108 = F_23 () ;\r\nunsigned long V_66 , V_65 ;\r\nunsigned short V_88 = V_53 -> V_55 . V_109 . V_88 ;\r\nextern unsigned long V_110 , V_111 ;\r\n#ifdef F_5\r\nif ( V_88 & ( V_112 | V_113 ) )\r\nF_6 ( L_33 ,\r\nV_88 & V_112 ?\r\nV_53 -> V_71 . V_114 == 0xa ? V_53 -> V_71 . V_57 + 2 : V_53 -> V_55 . V_109 . V_115 - 2\r\n:\r\nV_53 -> V_71 . V_114 == 0xa ? V_53 -> V_71 . V_57 + 4 : V_53 -> V_55 . V_109 . V_115 ) ;\r\nif ( V_88 & V_116 )\r\nF_6 ( L_34 ,\r\nV_88 & V_117 ? L_35 : L_36 ,\r\nV_53 -> V_55 . V_109 . V_118 ,\r\nV_119 [ V_88 & V_120 ] , V_53 -> V_71 . V_57 ) ;\r\n#endif\r\nif ( ( V_88 & V_116 )\r\n&& ( V_108 & ( V_121 | V_122 ) ) ) {\r\nif ( F_24 ( V_53 -> V_55 . V_109 . V_118 , V_88 & V_117 , 0 ) )\r\nreturn;\r\n}\r\nif ( V_53 -> V_71 . V_123 & V_124 ) {\r\nif ( ! ( ( V_88 & V_116 ) && ( ( V_88 & V_120 ) == V_125 ) ) ) {\r\nif ( F_24 ( V_53 -> V_55 . V_109 . V_118 , V_88 & V_117 , 1 ) )\r\nreturn;\r\nif ( V_88 & ( V_112 | V_113 ) )\r\nF_6 ( L_33 ,\r\nV_53 -> V_71 . V_57 ) ;\r\nif ( V_88 & V_116 ) {\r\nif( ( V_53 -> V_71 . V_57 >= ( unsigned long ) & V_110 ) &&\r\n( V_53 -> V_71 . V_57 <= ( unsigned long ) & V_111 ) ) {\r\nF_9 ( & V_53 -> V_71 ) ;\r\nreturn;\r\n}\r\nF_6 ( L_34 ,\r\nV_88 & V_117 ? L_35 : L_36 ,\r\nV_53 -> V_55 . V_109 . V_118 ,\r\nV_119 [ V_88 & V_120 ] , V_53 -> V_71 . V_57 ) ;\r\n}\r\nF_6 ( L_37 ) ;\r\nF_25 ( L_38 , & V_53 -> V_71 , 0 ) ;\r\nF_26 ( V_126 , V_89 ) ;\r\nreturn;\r\n}\r\n} else {\r\nif ( ! ( V_88 & ( V_112 | V_113 ) ) && ! ( V_88 & V_116 ) )\r\nF_27 ( L_39 ) ;\r\n}\r\nif ( V_88 & V_116 ) {\r\nV_66 = V_53 -> V_55 . V_109 . V_118 ;\r\nif ( V_108 & V_121 )\r\nV_65 = 0x01 ;\r\nelse if ( V_108 & V_122 )\r\nV_65 = 0x00 ;\r\nelse {\r\n#ifdef F_5\r\nF_6 ( L_40 , V_108 ) ;\r\nF_6 ( L_41 ,\r\n! ( V_88 & V_117 ) ? L_36 : L_35 , V_66 ,\r\nV_53 -> V_71 . V_57 ) ;\r\n#endif\r\nF_25 ( L_38 , & V_53 -> V_71 , V_108 ) ;\r\nF_26 ( V_107 , V_89 ) ;\r\nreturn;\r\n}\r\nif ( ! ( V_88 & V_117 ) || V_88 & V_127 )\r\nV_65 |= 0x02 ;\r\nF_8 ( & V_53 -> V_71 , V_66 , V_65 ) ;\r\nreturn;\r\n}\r\nif ( V_53 -> V_71 . V_114 == 0xA )\r\nV_66 = V_53 -> V_71 . V_57 + 4 ;\r\nelse\r\nV_66 = V_53 -> V_55 . V_109 . V_115 ;\r\nif ( V_88 & V_112 )\r\nV_66 -= 2 ;\r\nif ( V_108 & V_122 ) {\r\nif ( ! F_24 ( V_53 -> V_55 . V_109 . V_118 , 1 , 0 ) )\r\nF_8 ( & V_53 -> V_71 , V_66 , 0 ) ;\r\n} else {\r\n#ifdef F_5\r\nF_6 ( L_42 ) ;\r\n#endif\r\nF_26 ( V_128 , V_89 ) ;\r\n}\r\n}\r\nstatic inline void F_22 ( struct V_52 * V_53 )\r\n{\r\nvolatile unsigned short V_129 ;\r\nunsigned short V_76 ;\r\nunsigned long V_66 , V_65 ;\r\nunsigned short V_88 = V_53 -> V_55 . V_109 . V_88 ;\r\n#ifdef F_5\r\nunsigned long V_130 ;\r\nF_6 ( L_43 , V_89 -> V_131 ) ;\r\nF_6 ( L_44 , V_88 ) ;\r\nif ( V_88 & ( V_112 | V_113 ) )\r\nF_6 ( L_33 ,\r\nV_88 & V_112 ?\r\nV_53 -> V_71 . V_114 == 0xa ? V_53 -> V_71 . V_57 + 2 : V_53 -> V_55 . V_109 . V_115 - 2\r\n:\r\nV_53 -> V_71 . V_114 == 0xa ? V_53 -> V_71 . V_57 + 4 : V_53 -> V_55 . V_109 . V_115 ) ;\r\nif ( V_88 & V_116 )\r\nF_6 ( L_34 ,\r\nV_88 & V_117 ? L_35 : L_36 ,\r\nV_53 -> V_55 . V_109 . V_118 ,\r\nV_119 [ V_88 & V_120 ] , V_53 -> V_71 . V_57 ) ;\r\n#endif\r\nif ( V_88 & V_116 ) {\r\nV_66 = V_53 -> V_55 . V_109 . V_118 ;\r\n#ifdef F_5\r\nasm volatile ("ptestr %3,%2@,#7,%0\n\t"\r\n"pmove %%psr,%1@"\r\n: "=a&" (desc)\r\n: "a" (&temp), "a" (addr), "d" (ssw));\r\n#else\r\nasm volatile ("ptestr %2,%1@,#7\n\t"\r\n"pmove %%psr,%0@"\r\n: : "a" (&temp), "a" (addr), "d" (ssw));\r\n#endif\r\nV_76 = V_129 ;\r\n#ifdef F_5\r\nF_6 ( L_45 ,\r\nV_76 , V_66 , V_89 ) ;\r\nF_6 ( L_46 ,\r\nF_28 ( V_130 ) , * ( unsigned long * ) F_28 ( V_130 ) ) ;\r\n#endif\r\nV_65 = ( V_76 & V_132 ) ? 0 : 1 ;\r\nif ( ! ( V_88 & V_117 ) || ( V_88 & V_127 ) )\r\nV_65 |= 2 ;\r\nif ( V_76 & ( V_132 | V_133 ) ) {\r\nif ( V_88 & 4 ) {\r\nF_6 ( L_34 ,\r\nV_88 & V_117 ? L_35 : L_36 ,\r\nV_53 -> V_55 . V_109 . V_118 ,\r\nV_119 [ V_88 & V_120 ] , V_53 -> V_71 . V_57 ) ;\r\ngoto V_9;\r\n}\r\nif ( F_8 ( & V_53 -> V_71 , V_66 , V_65 ) < 0 )\r\nreturn;\r\n} else if ( ! ( V_76 & V_132 ) ) {\r\nif ( ! ( V_88 & V_127 ) && F_9 ( & V_53 -> V_71 ) > 0 )\r\nF_6 ( L_47 , V_88 , V_76 ) ;\r\n} else if ( V_76 & ( V_134 | V_135 | V_136 ) ) {\r\nF_6 ( L_41 ,\r\n! ( V_88 & V_117 ) ? L_36 : L_35 , V_66 ,\r\nV_53 -> V_71 . V_57 ) ;\r\nF_25 ( L_38 , & V_53 -> V_71 , V_76 ) ;\r\nF_26 ( V_128 , V_89 ) ;\r\nreturn;\r\n} else {\r\n#if 0\r\nstatic volatile long tlong;\r\n#endif\r\nF_6 ( L_48 ,\r\n! ( V_88 & V_117 ) ? L_36 : L_35 , V_66 ,\r\nV_53 -> V_71 . V_57 , V_88 ) ;\r\nasm volatile ("ptestr #1,%1@,#0\n\t"\r\n"pmove %%psr,%0@"\r\n:\r\n: "a" (&temp), "a" (addr));\r\nV_76 = V_129 ;\r\nF_6 ( L_49 , V_76 ) ;\r\n#if 0\r\nasm volatile ("pmove %%tt0,%0@"\r\n:\r\n: "a" (&tlong));\r\nprintk("tt0 is %#lx, ", tlong);\r\nasm volatile ("pmove %%tt1,%0@"\r\n:\r\n: "a" (&tlong));\r\nprintk("tt1 is %#lx\n", tlong);\r\n#endif\r\n#ifdef F_5\r\nF_6 ( L_50 ) ;\r\n#endif\r\nF_25 ( L_38 , & V_53 -> V_71 , V_76 ) ;\r\nF_26 ( V_128 , V_89 ) ;\r\nreturn;\r\n}\r\nif ( ! ( V_88 & V_117 ) || ( V_88 & V_127 ) )\r\nasm volatile ("ploadw %1,%0@" :\r\n: "a" (addr), "d" (ssw));\r\nelse\r\nasm volatile ("ploadr %1,%0@" :\r\n: "a" (addr), "d" (ssw));\r\n}\r\nif ( ! ( V_88 & ( V_112 | V_113 ) ) )\r\nreturn;\r\nif ( V_53 -> V_71 . V_123 & V_124 ) {\r\nF_6 ( L_33 ,\r\nV_53 -> V_71 . V_57 ) ;\r\nV_9:\r\nF_6 ( L_37 ) ;\r\nF_25 ( L_38 , & V_53 -> V_71 , 0 ) ;\r\nF_26 ( V_126 , V_89 ) ;\r\nreturn;\r\n}\r\nif ( V_53 -> V_71 . V_114 == 10 )\r\nV_66 = V_53 -> V_71 . V_57 + 4 ;\r\nelse\r\nV_66 = V_53 -> V_55 . V_109 . V_115 ;\r\nif ( V_88 & V_112 )\r\nV_66 -= 2 ;\r\nif ( ( V_88 & V_116 ) && ( ( V_66 ^ V_53 -> V_55 . V_109 . V_118 ) & V_69 ) == 0 )\r\ngoto V_137;\r\n#ifdef F_5\r\nasm volatile ("ptestr #1,%2@,#7,%0\n\t"\r\n"pmove %%psr,%1@"\r\n: "=a&" (desc)\r\n: "a" (&temp), "a" (addr));\r\n#else\r\nasm volatile ("ptestr #1,%1@,#7\n\t"\r\n"pmove %%psr,%0@"\r\n: : "a" (&temp), "a" (addr));\r\n#endif\r\nV_76 = V_129 ;\r\n#ifdef F_5\r\nF_6 ( L_45 ,\r\nV_76 , V_66 , V_89 ) ;\r\nF_6 ( L_46 ,\r\nF_28 ( V_130 ) , * ( unsigned long * ) F_28 ( V_130 ) ) ;\r\n#endif\r\nif ( V_76 & V_132 )\r\nF_8 ( & V_53 -> V_71 , V_66 , 0 ) ;\r\nelse if ( V_76 & ( V_134 | V_135 | V_136 ) ) {\r\nF_6 ( L_51 ,\r\nV_66 , V_53 -> V_71 . V_57 ) ;\r\n#ifdef F_5\r\nF_6 ( L_52 ) ;\r\n#endif\r\nF_25 ( L_38 , & V_53 -> V_71 , V_76 ) ;\r\nF_26 ( V_128 , V_89 ) ;\r\nreturn;\r\n}\r\nV_137:\r\nasm volatile ("ploadr #2,%0@" :\r\n: "a" (addr));\r\n}\r\nT_3 void F_29 ( struct V_52 * V_53 )\r\n{\r\nif ( F_21 ( & V_53 -> V_71 ) )\r\nV_89 -> V_90 . V_138 = ( unsigned long ) V_53 ;\r\n#ifdef F_5\r\nF_6 ( L_53 , V_53 -> V_71 . V_114 ) ;\r\n#endif\r\nswitch ( V_53 -> V_71 . V_114 ) {\r\n#if F_30 ( V_139 )\r\ncase 4 :\r\nF_4 ( V_53 ) ;\r\nbreak;\r\n#endif\r\n#if F_30 ( V_140 )\r\ncase 0x7 :\r\nF_20 ( V_53 ) ;\r\nbreak;\r\n#endif\r\n#if F_30 ( V_141 )\r\ncase 0xa :\r\ncase 0xb :\r\nF_22 ( V_53 ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nF_25 ( L_54 , & V_53 -> V_71 , 0 ) ;\r\n#ifdef F_5\r\nF_6 ( L_55 ) ;\r\n#endif\r\nF_26 ( V_128 , V_89 ) ;\r\n}\r\n}\r\nvoid F_31 ( unsigned long * V_142 )\r\n{\r\nunsigned long * V_143 ;\r\nunsigned long V_66 ;\r\nint V_14 ;\r\nF_6 ( L_56 ) ;\r\nV_66 = ( unsigned long ) V_142 + V_144 - 1 ;\r\nV_143 = ( unsigned long * ) ( V_66 & - V_144 ) ;\r\nV_14 = 0 ;\r\nwhile ( V_142 + 1 <= V_143 ) {\r\nV_66 = * V_142 ++ ;\r\nif ( F_32 ( V_66 ) ) {\r\n#ifndef F_33\r\nif ( V_14 % 5 == 0 )\r\nF_6 ( L_57 ) ;\r\n#endif\r\nF_6 ( L_58 , V_66 , ( void * ) V_66 ) ;\r\nV_14 ++ ;\r\n}\r\n}\r\nF_6 ( L_59 ) ;\r\n}\r\nvoid F_34 ( struct V_145 * V_146 )\r\n{\r\nstruct V_52 * V_53 = (struct V_52 * ) V_146 ;\r\nT_4 V_77 = F_12 () ;\r\nT_5 V_147 , * V_148 ;\r\nunsigned long V_66 ;\r\nint V_14 ;\r\nF_35 () ;\r\nF_6 ( L_60 , V_146 -> V_57 , ( void * ) V_146 -> V_57 ) ;\r\nF_6 ( L_61 , V_146 -> V_123 , V_146 , V_146 -> V_149 ) ;\r\nF_6 ( L_62 ,\r\nV_146 -> V_150 , V_146 -> V_151 , V_146 -> V_152 , V_146 -> V_153 ) ;\r\nF_6 ( L_63 ,\r\nV_146 -> V_154 , V_146 -> V_155 , V_146 -> V_156 , V_146 -> V_157 ) ;\r\nF_6 ( L_64 ,\r\nV_89 -> V_158 , F_36 ( V_89 ) , V_89 ) ;\r\nV_66 = ( unsigned long ) & V_53 -> V_55 ;\r\nF_6 ( L_65 , V_146 -> V_114 ) ;\r\nswitch ( V_146 -> V_114 ) {\r\ncase 0x2 :\r\nF_6 ( L_66 , V_53 -> V_55 . V_159 . V_160 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_159 ) ;\r\nbreak;\r\ncase 0x3 :\r\nF_6 ( L_67 , V_53 -> V_55 . V_161 . V_58 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_161 ) ;\r\nbreak;\r\ncase 0x4 :\r\nF_6 ( ( V_3 ? L_68\r\n: L_69 ) ,\r\nV_53 -> V_55 . V_56 . V_58 , V_53 -> V_55 . V_56 . V_57 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_56 ) ;\r\nbreak;\r\ncase 0x7 :\r\nF_6 ( L_70 ,\r\nV_53 -> V_55 . V_86 . V_58 , V_53 -> V_55 . V_86 . V_88 , V_53 -> V_55 . V_86 . V_87 ) ;\r\nF_6 ( L_71 ,\r\nV_53 -> V_55 . V_86 . V_100 , V_53 -> V_55 . V_86 . V_162 , V_53 -> V_55 . V_86 . V_163 ) ;\r\nF_6 ( L_72 ,\r\nV_53 -> V_55 . V_86 . V_92 , V_53 -> V_55 . V_86 . V_95 , V_53 -> V_55 . V_86 . V_96 ) ;\r\nF_6 ( L_73 ,\r\nV_53 -> V_55 . V_86 . V_97 , V_53 -> V_55 . V_86 . V_98 , V_53 -> V_55 . V_86 . V_99 ) ;\r\nF_6 ( L_74 ,\r\nV_53 -> V_55 . V_86 . V_163 , V_53 -> V_55 . V_86 . V_164 , V_53 -> V_55 . V_86 . V_165 ,\r\nV_53 -> V_55 . V_86 . V_166 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_86 ) ;\r\nbreak;\r\ncase 0x9 :\r\nF_6 ( L_66 , V_53 -> V_55 . V_167 . V_160 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_167 ) ;\r\nbreak;\r\ncase 0xa :\r\nF_6 ( L_75 ,\r\nV_53 -> V_55 . V_168 . V_88 , V_53 -> V_55 . V_168 . V_169 , V_53 -> V_55 . V_168 . V_170 ,\r\nV_53 -> V_55 . V_168 . V_118 , V_53 -> V_55 . V_168 . V_171 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_168 ) ;\r\nbreak;\r\ncase 0xb :\r\nF_6 ( L_75 ,\r\nV_53 -> V_55 . V_109 . V_88 , V_53 -> V_55 . V_109 . V_169 , V_53 -> V_55 . V_109 . V_170 ,\r\nV_53 -> V_55 . V_109 . V_118 , V_53 -> V_55 . V_109 . V_171 ) ;\r\nF_6 ( L_76 ,\r\nV_53 -> V_55 . V_109 . V_115 , V_53 -> V_55 . V_109 . V_172 , V_53 -> V_55 . V_109 . V_173 ) ;\r\nV_66 += sizeof( V_53 -> V_55 . V_109 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_59 ) ;\r\n}\r\nF_37 ( NULL , ( unsigned long * ) V_66 ) ;\r\nF_6 ( L_77 ) ;\r\nF_13 ( V_174 ) ;\r\nV_148 = ( T_5 * ) V_146 -> V_57 ;\r\nfor ( V_14 = - 8 ; V_14 < 16 ; V_14 ++ ) {\r\nif ( F_38 ( V_147 , V_148 + V_14 ) && V_14 >= 0 ) {\r\nF_6 ( L_78 ) ;\r\nbreak;\r\n}\r\nF_6 ( V_14 ? L_79 : L_80 , V_147 ) ;\r\n}\r\nF_13 ( V_77 ) ;\r\nF_6 ( L_59 ) ;\r\n}\r\nvoid F_37 ( struct V_175 * V_176 , unsigned long * V_142 )\r\n{\r\nunsigned long * V_177 ;\r\nunsigned long * V_143 ;\r\nint V_14 ;\r\nif ( ! V_142 ) {\r\nif ( V_176 )\r\nV_142 = ( unsigned long * ) V_176 -> V_90 . V_138 ;\r\nelse\r\nV_142 = ( unsigned long * ) & V_142 ;\r\n}\r\nV_143 = ( unsigned long * ) ( ( ( unsigned long ) V_142 + V_144 - 1 ) & - V_144 ) ;\r\nF_6 ( L_81 , ( unsigned long ) V_142 ) ;\r\nV_177 = V_142 ;\r\nfor ( V_14 = 0 ; V_14 < V_178 ; V_14 ++ ) {\r\nif ( V_177 + 1 > V_143 )\r\nbreak;\r\nif ( V_14 % 8 == 0 )\r\nF_6 ( L_57 ) ;\r\nF_6 ( L_82 , * V_177 ++ ) ;\r\n}\r\nF_6 ( L_59 ) ;\r\nF_31 ( V_142 ) ;\r\n}\r\nvoid F_39 ( void )\r\n{\r\nunsigned long V_142 ;\r\nF_31 ( & V_142 ) ;\r\n}\r\nvoid F_40 ( struct V_52 * V_53 )\r\n{\r\nF_41 () ;\r\nif ( V_53 -> V_71 . V_179 < 4 * F_42 ( V_180 ) )\r\nF_6 ( L_83 ,\r\nV_180 [ ( V_53 -> V_71 . V_179 ) >> 2 ] ,\r\nV_53 -> V_71 . V_114 ) ;\r\nelse\r\nF_6 ( L_84 ,\r\n( V_53 -> V_71 . V_179 ) >> 2 ,\r\nV_53 -> V_71 . V_114 ) ;\r\nif ( V_53 -> V_71 . V_179 >> 2 == V_181 && V_182 ) {\r\nunsigned short V_88 = V_53 -> V_55 . V_109 . V_88 ;\r\nF_6 ( L_44 , V_88 ) ;\r\nif ( V_88 & V_183 )\r\nF_6 ( L_85 ,\r\n( V_53 -> V_71 . V_114 ) == 0xA ?\r\nV_53 -> V_71 . V_57 + 2 : V_53 -> V_55 . V_109 . V_115 - 2 ) ;\r\nif ( V_88 & V_184 )\r\nF_6 ( L_86 ,\r\n( V_53 -> V_71 . V_114 ) == 0xA ?\r\nV_53 -> V_71 . V_57 + 4 : V_53 -> V_55 . V_109 . V_115 ) ;\r\nif ( V_88 & V_116 )\r\nF_6 ( L_34 ,\r\nV_88 & V_117 ? L_35 : L_36 ,\r\nV_53 -> V_55 . V_109 . V_118 , V_119 [ V_88 & V_120 ] ,\r\nV_53 -> V_71 . V_57 ) ;\r\n}\r\nF_6 ( L_87 , F_36 ( V_89 ) ) ;\r\nF_25 ( L_88 , & V_53 -> V_71 , 0 ) ;\r\n}\r\nT_3 void F_10 ( struct V_52 * V_53 )\r\n{\r\nint V_185 ;\r\nT_6 V_186 ;\r\nif ( V_53 -> V_71 . V_123 & V_124 ) {\r\nif ( V_53 -> V_71 . V_179 == V_187 << 2 ) {\r\n} else if ( ! F_43 ( & V_53 -> V_71 ) )\r\nF_40 ( V_53 ) ;\r\nreturn;\r\n}\r\nswitch ( ( V_53 -> V_71 . V_179 ) >> 2 ) {\r\ncase V_181 :\r\nV_186 . V_188 = V_189 ;\r\nV_185 = V_107 ;\r\nbreak;\r\ncase V_10 :\r\ncase V_190 :\r\ncase V_20 :\r\nV_186 . V_188 = V_191 ;\r\nV_185 = V_192 ;\r\nbreak;\r\ncase V_193 :\r\nV_186 . V_188 = V_194 ;\r\nV_185 = V_192 ;\r\nbreak;\r\ncase V_195 :\r\nV_186 . V_188 = V_196 ;\r\nV_185 = V_192 ;\r\nbreak;\r\ncase V_197 :\r\ncase V_198 :\r\ncase V_199 :\r\ncase V_200 :\r\ncase V_201 :\r\ncase V_202 :\r\ncase V_203 :\r\ncase V_204 :\r\ncase V_205 :\r\ncase V_206 :\r\ncase V_207 :\r\ncase V_208 :\r\ncase V_209 :\r\ncase V_210 :\r\nV_186 . V_188 = V_211 ;\r\nV_185 = V_192 ;\r\nbreak;\r\ncase V_38 :\r\ncase V_37 :\r\ncase V_36 :\r\nV_186 . V_188 = V_212 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_33 :\r\nV_186 . V_188 = V_214 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_32 :\r\nV_186 . V_188 = V_215 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_35 :\r\nV_186 . V_188 = V_216 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_34 :\r\nV_186 . V_188 = V_217 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_218 :\r\nV_186 . V_188 = V_219 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_220 :\r\ncase V_221 :\r\nV_186 . V_188 = V_222 ;\r\nV_185 = V_213 ;\r\nbreak;\r\ncase V_187 :\r\nV_186 . V_188 = V_223 ;\r\nV_185 = V_224 ;\r\nbreak;\r\ncase V_225 :\r\nV_186 . V_188 = V_226 ;\r\nV_185 = V_224 ;\r\nbreak;\r\ndefault:\r\nV_186 . V_188 = V_191 ;\r\nV_185 = V_192 ;\r\nbreak;\r\n}\r\nV_186 . V_227 = V_185 ;\r\nV_186 . V_228 = 0 ;\r\nswitch ( V_53 -> V_71 . V_114 ) {\r\ndefault:\r\nV_186 . V_229 = ( void * ) V_53 -> V_71 . V_57 ;\r\nbreak;\r\ncase 2 :\r\nV_186 . V_229 = ( void * ) V_53 -> V_55 . V_159 . V_160 ;\r\nbreak;\r\ncase 7 :\r\nV_186 . V_229 = ( void * ) V_53 -> V_55 . V_86 . V_58 ;\r\nbreak;\r\ncase 9 :\r\nV_186 . V_229 = ( void * ) V_53 -> V_55 . V_167 . V_160 ;\r\nbreak;\r\ncase 10 :\r\nV_186 . V_229 = ( void * ) V_53 -> V_55 . V_168 . V_118 ;\r\nbreak;\r\ncase 11 :\r\nV_186 . V_229 = ( void * ) V_53 -> V_55 . V_109 . V_118 ;\r\nbreak;\r\n}\r\nF_44 ( V_185 , & V_186 , V_89 ) ;\r\n}\r\nvoid F_25 ( char * V_230 , struct V_145 * V_53 , int V_231 )\r\n{\r\nif ( ! ( V_53 -> V_123 & V_124 ) )\r\nreturn;\r\nF_41 () ;\r\nF_6 ( L_89 , V_230 , V_231 ) ;\r\nF_34 ( V_53 ) ;\r\nF_45 ( V_232 ) ;\r\nF_46 ( V_128 ) ;\r\n}\r\nT_3 void F_47 ( void )\r\n{\r\nF_46 ( V_128 ) ;\r\n}\r\nT_3 void F_48 ( int signal , int V_233 , void * V_66 )\r\n{\r\nT_6 V_186 ;\r\nV_186 . V_227 = signal ;\r\nV_186 . V_228 = 0 ;\r\nV_186 . V_188 = V_233 ;\r\nV_186 . V_229 = V_66 ;\r\nF_44 ( signal , & V_186 , V_89 ) ;\r\n}
