---
layout: default
---

# Computer and AI Architecture （Spring 2019）
# 计算机与智能硬件体系结构

## General Info

Instructor: Chixiao Chen, 
Email: cxchen@fudan.edu.cn

Location: Z2209B, Fudan University (Zhangjiang Campus)

Time: Thursday Morning

Prerequisite: Verilog (You have to take courses like 数字逻辑, and finish projects by verilog/sv/chiesel/...)

Score: Homework Assignement (15% x 4)+ Final Project (40%)

## Anouncement

The class on 4/25 is moved to 4/23 afternoon, in 新金博 building，Handan Campus, FDU.

## Course Calendar

 Week | Date | Lecture Title | Reading / Slides | Homework|
 ---- |  ---- |-----|-----|----|
1| Feb 28 | Introduction on Computer/AI Architecuture | [PDF](./calec1.pdf) | / |
2| Mar  7 | Instruction Set, MIPS vs RISC-V | [PDF](./calec2.pdf)  | / |
3| Mar 14 | Single Cycle RV32I, Pipeline-I | [PDF](./calec3.pdf) | [HW1](./cahw01.pdf) |
4| Mar 21 | Pipeline - II, Harzards| [PDF](./calec4.pdf) | HW1 Due| 
5| Mar 28 | Memory  | [PDF](./calec5.pdf)  | / |
6| Apr 4  | Bus, DMA and Accelerator | [PDF](./calec6.pdf)   | [HW2](./cahw02.pdf)|
7| Apr 11 | No Class |  | HW2 Due |
8| Apr 18 | Introduction for Machine Learning | [PDF](./calec7.pdf) | /|
9| Apr 23 | Lecture: Von-Neumann Bottle Neck for AI Chips | PDF |[HW3](./cahw03.pdf) |
10|Apr 29  | Covolutional Neural Network | [PDF](./calec8.pdf) | / |
11|May 9  | Deep Learning Hardware - CPU/GPU, Winograd  | [PDF](./calec9.pdf) | HW3 Due |
12|May 16 | Deep Learning Hardware - FPGA, Reconfigurable Computing, Data Flows | [PDF](./calec10.pdf) | |
13|May 23 | No Class |  | [Final Project](./cahw04.pdf) |
14|May 23 | No Class |  |  |
15|Jun  6 | Pending |  | |
16|Jun  13 | Pending |  | |
17|Jun 20 | Presentation Day|  | Final PJ Due |

## References


[Back to CiH Home](../)
