0.7
2020.2
Oct 14 2022
05:07:14
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_acc_ci.v,1753034629,verilog,,/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v,,cnn_acc_ci,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_core.v,1753034908,verilog,,/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v,,cnn_core,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_kernel.v,1753035394,verilog,,/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v,,cnn_kernel,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/cnn_top.v,1753034818,verilog,,/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v,,cnn_top,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/line_buffer.v,1753034346,verilog,,/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.v,,line_buffer,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/goeun/gitHub/Braille_generator_FPGA/1.line_buffer_kernel_5by5_convolution/tb_cnn_top.sv,1753018577,systemVerilog,,,,cnn_top_tb,,uvm,,,,,,
,,,,,,,,,,,,,,
