int\r\nF_1 ( T_1 )\r\n{\r\nconst T_2 V_1 = V_2 -> V_3 * 0x800 ;\r\nunion {\r\nstruct V_4 V_5 ;\r\n} * args = V_6 ;\r\nT_2 V_7 ;\r\nint V_8 ;\r\nF_2 ( V_9 , L_1 , V_10 ) ;\r\nif ( F_3 ( args -> V_5 , 0 , 0 , false ) ) {\r\nF_2 ( V_9 , L_2\r\nL_3 ,\r\nargs -> V_5 . V_11 , args -> V_5 . V_12 ,\r\nargs -> V_5 . V_13 , args -> V_5 . V_14 ) ;\r\nif ( args -> V_5 . V_13 > 0x1f || args -> V_5 . V_14 > 0x7f )\r\nreturn - V_15 ;\r\nV_7 = 0x40000000 * ! ! args -> V_5 . V_12 ;\r\nV_7 |= args -> V_5 . V_13 << 16 ;\r\nV_7 |= args -> V_5 . V_14 ;\r\nV_7 |= 0x1f000000 ;\r\n} else\r\nreturn V_8 ;\r\nif ( ! ( V_7 & 0x40000000 ) ) {\r\nF_4 ( V_16 , 0x61c5a4 + V_1 , 0x40000000 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c520 + V_1 , 0x00000001 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c500 + V_1 , 0x00000001 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}\r\nF_4 ( V_16 , 0x61c520 + V_1 , 0x00000001 , 0x00000000 ) ;\r\nF_5 ( V_16 , 0x61c528 + V_1 , 0x000d0282 ) ;\r\nF_5 ( V_16 , 0x61c52c + V_1 , 0x0000006f ) ;\r\nF_5 ( V_16 , 0x61c530 + V_1 , 0x00000000 ) ;\r\nF_5 ( V_16 , 0x61c534 + V_1 , 0x00000000 ) ;\r\nF_5 ( V_16 , 0x61c538 + V_1 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c520 + V_1 , 0x00000001 , 0x00000001 ) ;\r\nF_4 ( V_16 , 0x61c500 + V_1 , 0x00000001 , 0x00000000 ) ;\r\nF_5 ( V_16 , 0x61c508 + V_1 , 0x000a0184 ) ;\r\nF_5 ( V_16 , 0x61c50c + V_1 , 0x00000071 ) ;\r\nF_5 ( V_16 , 0x61c510 + V_1 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c500 + V_1 , 0x00000001 , 0x00000001 ) ;\r\nF_4 ( V_16 , 0x61c5d0 + V_1 , 0x00070001 , 0x00010001 ) ;\r\nF_4 ( V_16 , 0x61c568 + V_1 , 0x00010101 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c578 + V_1 , 0x80000000 , 0x80000000 ) ;\r\nF_4 ( V_16 , 0x61733c , 0x00100000 , 0x00100000 ) ;\r\nF_4 ( V_16 , 0x61733c , 0x10000000 , 0x10000000 ) ;\r\nF_4 ( V_16 , 0x61733c , 0x00100000 , 0x00000000 ) ;\r\nF_4 ( V_16 , 0x61c5a4 + V_1 , 0x5f1f007f , V_7 ) ;\r\nreturn 0 ;\r\n}
