<?xml version="1.0"?>
<!--Custom Compiler Version W-2024.09-SP1-2-->
<file-format version="2.0" name="synopsysPrefs"/>
<preferences>
	<pref name="giPromptCloseMultipleTabs" value="true"/>
	<pref name="saResultsDir" value="./simulation"/>
	<pref name="xtDRCICVIncludePaths" value="/home/wspitts2/gf180MCU_synopsys_shared/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE/../DRC_ICV/"/>
	<pref name="xtDRCICVRunsetFile" value="/home/wspitts2/gf180MCU_synopsys_shared/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE/../DRC_ICV/gf180mcu_drc.rs"/>
	<pref name="xtDRCLayDBFormat" value="Stream"/>
	<pref name="xtIncrementalNetlisting" value="false"/>
	<pref name="xtLPEOpenParasiticView" value="false"/>
	<pref name="xtLVSICVIncludePaths" value="/home/wspitts2/gf180MCU_synopsys_shared/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE/../LVS_ICV/LVS/ICV/"/>
	<pref name="xtLVSICVRunsetFile" value="/home/wspitts2/gf180MCU_synopsys_shared/dk_ncsu/gf180mcu_cc_0.1/Models_HSPICE/../LVS_ICV/LVS/ICV/cmos018hv.3p3.6v.lvs.rs"/>
	<pref name="xtLVSLayDBFormat" value="Stream"/>
	<pref name="xtNetlistingPrefixes" value="background_netlisting pw_shell_netlist"/>
	<pref name="xtSAEShellJobLimit" value="2"/>
	<pref name="xtSAEShellPrefixes" value="pw_shell_results_viewer"/>
	<pref name="xtSimulationPrefixes" value="HSIM HSPICE Nanosim Spectre VHDL Verilog XA FineSimPro FineSimProSpectre FineSimProVCS FineSimProVCSSpectre HSIMHSPICE PrimeSim PrimeSimVCS PrimeSimXA PrimeSimXAVCS XAEldo XAHSPICE XASpectre XAVCSHSPICE"/>
</preferences>

