0.6
2019.1
May 24 2019
15:06:07
C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sim_1/new/Top.v,1695023855,verilog,,,,Top,,,,,,,,
C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sources_1/new/D_latch.v,1695023154,verilog,,C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sources_1/new/SR_latch.v,,D_latch,,,,,,,,
C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sources_1/new/SR_latch.v,1695021339,verilog,,C:/Verilog HDL/Vivado project/lab_1_2/lab_1_2.srcs/sim_1/new/Top.v,,SR_latch,,,,,,,,
