GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\top.v'
Analyzing Verilog file 'D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\uart_rx.v'
Analyzing Verilog file 'D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\uart_tx.v'
Analyzing Verilog file 'D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\fullAdder.v'
Analyzing Verilog file 'D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\rippleCarryAdder32bit.v'
Compiling module 'top'("D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\top.v":2)
Compiling module 'uart_rx'("D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\uart_rx.v":2)
Compiling module 'rippleCarryAdder32bit'("D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\rippleCarryAdder32bit.v":1)
Compiling module 'fullAdder'("D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\fullAdder.v":1)
Compiling module 'uart_tx'("D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\src\uart_tx.v":2)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "D:\IC_DESIGN\VERILOG\VERILOG_PROJECT\rippleCarryAdder32bit\tang20k\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
