0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Administrator/Documents/GitHub/Piano/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Piano/project_1/project_1.srcs/sim_1/new/tbcheckdif.v,1703681522,verilog,,,,tbcheckdif,,,,,,,,
C:/Users/Administrator/Documents/GitHub/Piano/project_1/project_1.srcs/sources_1/new/checkdif.v,1703681390,verilog,,C:/Users/Administrator/Documents/GitHub/Piano/project_1/project_1.srcs/sim_1/new/tbcheckdif.v,,checkdif,,,,,,,,
