#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 01 23:16:26 2017
# Process ID: 15764
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12496 C:\Users\Neil\Documents\Neil\EngSci\year_4_winter\ECE532\warmup_demo\IPs\ip_repo\edit_Fib_LFSR_v1_0.xpr
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/vivado.log
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/edit_Fib_LFSR_v1_0.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fibonacci_LFSR_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/fibonacci_LFSR_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fibonacci_LFSR_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/fibonacci_LFSR_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/fibonacci_LFSR_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 751.813 ; gain = 101.258
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/component.xml
ipx::open_ipxact_file: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 775.824 ; gain = 0.000
set_property core_revision 15 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0'
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v" into library work [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:1]
[Wed Feb 01 23:21:45 2017] Launched synth_1...
Run output will be captured here: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/edit_Fib_LFSR_v1_0.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 784.961 ; gain = 1.523
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Fib_LFSR_v1_0
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:18 ; elapsed = 00:12:17 . Memory (MB): peak = 845.824 ; gain = 638.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fib_LFSR_v1_0' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fib_LFSR_v1_0_S00_AXI' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fibonacci_LFSR' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fibonacci_LFSR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Fibonacci_LFSR' (1#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fibonacci_LFSR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Fib_LFSR_v1_0_S00_AXI' (2#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Fib_LFSR_v1_0' (3#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v:4]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:21 ; elapsed = 00:12:29 . Memory (MB): peak = 872.871 ; gain = 665.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:22 ; elapsed = 00:12:31 . Memory (MB): peak = 872.871 ; gain = 665.965
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:05:32 ; elapsed = 00:16:04 . Memory (MB): peak = 1169.402 ; gain = 962.496
10 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:04:12 . Memory (MB): peak = 1169.402 ; gain = 359.320
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 01 23:36:09 2017...
