puts "#HD: Running synthesis for block sortdemo_hwt0"
puts "	#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7z020clg484-1
add_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/rt_sortdemo.vhd]
add_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd
set_property LIBRARY rt_reconf_v1_00_a [get_files ./src/rt_sortdemo/vhdl/bubble_sorter.vhd]
add_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd
set_property LIBRARY xil_defaultLib [get_files ./build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_slot_0_0/synth/design_1_slot_0_0.vhd]
add_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd
set_property LIBRARY reconos_v3_01_a [get_files ./build.hw/pcores/reconos_v3_01_a/hdl/vhdl/reconos_pkg.vhd]
synth_design -mode out_of_context -flatten_hierarchy rebuilt -top design_1_slot_0_0 -part xc7z020clg484-1
write_checkpoint -force ./Synth/sortdemo_hwt0/design_1_slot_0_0_synth.dcp
report_utilization -file ./Synth/sortdemo_hwt0/design_1_slot_0_0_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module sortdemo_hwt0 complete\n"
