{
  "design": {
    "design_info": {
      "boundary_crc": "0x50CA8B1B8978E26C",
      "device": "xczu48dr-ffvg1517-2-e",
      "gen_directory": "../../../../base.gen/sources_1/bd/base",
      "name": "base",
      "pfm_name": "xilinx.com:xd:${overlay_name}:1.0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "CMAC": {
        "axi_dma": "",
        "axi_interconnect_cmac": {
          "xbar": "",
          "s00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "s01_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {}
        },
        "axi_smc_cmac": "",
        "cmac": "",
        "irq_concat": "",
        "rx_fifo": "",
        "tx_fifo": "",
        "util_vector_logic": "",
        "xlconstant": ""
      },
      "address_remap_0": "",
      "axi_hpm0_fpd": {
        "xbar": "",
        "s00_couplers": {
          "auto_us_df": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        }
      },
      "axi_hpm0_lpd": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {},
        "m08_couplers": {}
      },
      "axi_hpm1_fpd": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_intc_0": "",
      "axi_intc_concat": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_pc": "",
          "auto_us": ""
        }
      },
      "binary_latch_counter_0": "",
      "btns_gpio": "",
      "c_clk_mmcm_200": "",
      "c_clk_mmcm_200_locked": "",
      "clk_mmcm_reset": "",
      "clk_wiz_0": "",
      "ddr4_0": "",
      "ddr4_0_sys_reset": "",
      "ila_0": "",
      "iop_pmod0": {
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "intr_concat": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          }
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "iop_pmod1": {
        "dff_en_reset_vector_0": "",
        "gpio": "",
        "iic": "",
        "intc": "",
        "intr": "",
        "intr_concat": "",
        "io_switch": "",
        "lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "lmb_bram_if_cntlr": ""
        },
        "logic_1": "",
        "mb": "",
        "mb_bram_ctrl": "",
        "microblaze_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": ""
          },
          "m03_couplers": {
            "m03_regslice": ""
          },
          "m04_couplers": {
            "m04_regslice": ""
          },
          "m05_couplers": {
            "m05_regslice": ""
          },
          "m06_couplers": {
            "m06_regslice": ""
          },
          "m07_couplers": {
            "m07_regslice": ""
          }
        },
        "rst_clk_wiz_1_100M": "",
        "spi": "",
        "timer": ""
      },
      "leds_gpio": "",
      "mb_iop_pmod0_intr_ack": "",
      "mb_iop_pmod0_reset": "",
      "mb_iop_pmod1_intr_ack": "",
      "mb_iop_pmod1_reset": "",
      "mdm_0": "",
      "pmod0_buf": "",
      "pmod1_buf": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "radio": {
        "axi_interconnect_ps": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m01_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_ds": "",
            "auto_pc": ""
          }
        },
        "receiver": {
          "axi_interconnect_hpm": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {},
            "m03_couplers": {}
          },
          "axi_interconnect_hps": {
            "xbar": "",
            "s00_couplers": {},
            "s01_couplers": {},
            "s02_couplers": {},
            "s03_couplers": {},
            "m00_couplers": {}
          },
          "channel_00": {
            "axi_dma_imag": "",
            "axi_dma_real": "",
            "axi_interconnect_hpm": {
              "xbar": "",
              "s00_couplers": {},
              "m00_couplers": {
                "auto_cc": ""
              },
              "m01_couplers": {
                "auto_cc": ""
              },
              "m02_couplers": {
                "auto_cc": ""
              }
            },
            "axi_interconnect_hps": {
              "xbar": "",
              "s00_couplers": {
                "s00_data_fifo": ""
              },
              "s01_couplers": {
                "s01_data_fifo": ""
              },
              "m00_couplers": {}
            },
            "axis_clock_converter_im": "",
            "axis_clock_converter_re": "",
            "concat_irq": "",
            "packet_generator": ""
          },
          "channel_01": {
            "axi_dma_imag": "",
            "axi_dma_real": "",
            "axi_interconnect_hpm": {
              "xbar": "",
              "s00_couplers": {},
              "m00_couplers": {
                "auto_cc": ""
              },
              "m01_couplers": {
                "auto_cc": ""
              },
              "m02_couplers": {
                "auto_cc": ""
              }
            },
            "axi_interconnect_hps": {
              "xbar": "",
              "s00_couplers": {
                "s00_data_fifo": ""
              },
              "s01_couplers": {
                "s01_data_fifo": ""
              },
              "m00_couplers": {}
            },
            "axis_clock_converter_im": "",
            "axis_clock_converter_re": "",
            "concat_irq": "",
            "packet_generator": ""
          },
          "channel_20": {
            "axi_dma_imag": "",
            "axi_dma_real": "",
            "axi_interconnect_hpm": {
              "xbar": "",
              "s00_couplers": {},
              "m00_couplers": {
                "auto_cc": ""
              },
              "m01_couplers": {
                "auto_cc": ""
              },
              "m02_couplers": {
                "auto_cc": ""
              }
            },
            "axi_interconnect_hps": {
              "xbar": "",
              "s00_couplers": {},
              "s01_couplers": {},
              "m00_couplers": {}
            },
            "axis_clock_converter_im": "",
            "axis_clock_converter_re": "",
            "concat_irq": "",
            "packet_generator": ""
          },
          "channel_21": {
            "axi_dma_imag": "",
            "axi_dma_real": "",
            "axi_interconnect_hpm": {
              "xbar": "",
              "s00_couplers": {},
              "m00_couplers": {
                "auto_cc": ""
              },
              "m01_couplers": {
                "auto_cc": ""
              },
              "m02_couplers": {
                "auto_cc": ""
              }
            },
            "axi_interconnect_hps": {
              "xbar": "",
              "s00_couplers": {
                "s00_data_fifo": ""
              },
              "s01_couplers": {
                "s01_data_fifo": ""
              },
              "m00_couplers": {}
            },
            "axis_clock_converter_im": "",
            "axis_clock_converter_re": "",
            "concat_irq": "",
            "packet_generator": ""
          },
          "concat_irq": "",
          "proc_sys_reset_adc0": "",
          "proc_sys_reset_adc2": ""
        },
        "rfdc": "",
        "transmitter": {
          "axi_interconnect": {
            "xbar": "",
            "s00_couplers": {},
            "m00_couplers": {
              "auto_cc": ""
            },
            "m01_couplers": {
              "auto_cc": ""
            }
          },
          "channel_00": {
            "amplitude_controller": ""
          },
          "channel_20": {
            "amplitude_controller": ""
          },
          "proc_sys_reset_dac0": "",
          "proc_sys_reset_dac2": ""
        }
      },
      "rgbleds_gpio": "",
      "shutdown_lpd": "",
      "sws_gpio": "",
      "system_management_wiz_0": "",
      "syzygy_std0": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "zynq_ultra_ps_e_0": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "Vp_Vn_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "Vp_Vn_v_p",
            "direction": "I"
          }
        }
      },
      "adc0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "491520000.0"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "adc0_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "adc0_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "adc2_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "491520000.0"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "adc2_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "adc2_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "491520000.0"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "dac0_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "dac0_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "dac2_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "491520000.0"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "dac2_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "dac2_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "ddr4_pl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A1G16RC-062E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "ddr4_pl_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "ddr4_pl_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "ddr4_pl_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "ddr4_pl_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "ddr4_pl_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "ddr4_pl_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "ddr4_pl_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "ddr4_pl_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "ddr4_pl_dm_n",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQ": {
            "physical_name": "ddr4_pl_dq",
            "direction": "IO",
            "left": "63",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "ddr4_pl_dqs_c",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "ddr4_pl_dqs_t",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "ODT": {
            "physical_name": "ddr4_pl_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "ddr4_pl_reset_n",
            "direction": "O"
          }
        }
      },
      "diff_clock_rtl": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "diff_clock_rtl_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "diff_clock_rtl_clk_p",
            "direction": "I"
          }
        }
      },
      "dip_switches_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "dip_switches_4bits_tri_i",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "gt_rtl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "gt_rtl_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "gt_rtl_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "gt_rtl_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "gt_rtl_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "led_4bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "led_4bits_tri_o",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "push_buttons_5bits": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "push_buttons_5bits_tri_i",
            "direction": "I",
            "left": "4",
            "right": "0"
          }
        }
      },
      "sys_clk_ddr4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sys_clk_ddr4_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sys_clk_ddr4_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0",
        "port_maps": {
          "diff_n": {
            "physical_name": "sysref_in_diff_n",
            "direction": "I"
          },
          "diff_p": {
            "physical_name": "sysref_in_diff_p",
            "direction": "I"
          }
        }
      },
      "syzygy_std0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "syzygy_std0_tri_i",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "syzygy_std0_tri_o",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "syzygy_std0_tri_t",
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin0_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin0_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin0_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin0_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin0_23_v_p",
            "direction": "I"
          }
        }
      },
      "vin2_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin2_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin2_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin2_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin2_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin2_23_v_p",
            "direction": "I"
          }
        }
      },
      "vout00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout00_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout00_v_p",
            "direction": "O"
          }
        }
      },
      "vout20": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout20_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout20_v_p",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "pmod0": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "pmod1": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "rgbleds_6bits": {
        "direction": "O",
        "left": "5",
        "right": "0"
      }
    },
    "components": {
      "CMAC": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "diff_clock_rtl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "gt_rtl": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "axi_dma": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "ip_revision": "32",
            "xci_name": "base_axi_dma_0",
            "xci_path": "ip/base_axi_dma_0/base_axi_dma_0.xci",
            "inst_hier_path": "CMAC/axi_dma",
            "parameters": {
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "512"
              },
              "c_m_axi_s2mm_data_width": {
                "value": "512"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "512"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_s_axis_s2mm_tdata_width": {
                "value": "512"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "2"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_interconnect_cmac": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/base_axi_interconnect_cmac_0/base_axi_interconnect_cmac_0.xci",
            "inst_hier_path": "CMAC/axi_interconnect_cmac",
            "xci_name": "base_axi_interconnect_cmac_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "32",
                "xci_name": "base_xbar_0",
                "xci_path": "ip/base_xbar_0/base_xbar_0.xci",
                "inst_hier_path": "CMAC/axi_interconnect_cmac/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_ds_0",
                    "xci_path": "ip/base_auto_ds_0/base_auto_ds_0.xci",
                    "inst_hier_path": "CMAC/axi_interconnect_cmac/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "512"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_pc_0",
                    "xci_path": "ip/base_auto_pc_0/base_auto_pc_0.xci",
                    "inst_hier_path": "CMAC/axi_interconnect_cmac/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_ds_1",
                    "xci_path": "ip/base_auto_ds_1/base_auto_ds_1.xci",
                    "inst_hier_path": "CMAC/axi_interconnect_cmac/s01_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_pc_1",
                    "xci_path": "ip/base_auto_pc_1/base_auto_pc_1.xci",
                    "inst_hier_path": "CMAC/axi_interconnect_cmac/s01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_cmac_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_cmac_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_cmac": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_cmac": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_cmac_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_cmac_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_smc_cmac": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "ip_revision": "23",
            "xci_name": "base_axi_smc_cmac_0",
            "xci_path": "ip/base_axi_smc_cmac_0/base_axi_smc_cmac_0.xci",
            "inst_hier_path": "CMAC/axi_smc_cmac",
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "64"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "cmac": {
            "vlnv": "xilinx.com:ip:cmac_usplus:3.1",
            "ip_revision": "17",
            "xci_name": "base_cmac_0",
            "xci_path": "ip/base_cmac_0/base_cmac_0.xci",
            "inst_hier_path": "CMAC/cmac",
            "parameters": {
              "CMAC_CAUI4_MODE": {
                "value": "1"
              },
              "CMAC_CORE_SELECT": {
                "value": "CMACE4_X0Y0"
              },
              "ENABLE_AXI_INTERFACE": {
                "value": "1"
              },
              "GT_GROUP_SELECT": {
                "value": "X0Y4~X0Y7"
              },
              "GT_REF_CLK_FREQ": {
                "value": "156.25"
              },
              "INCLUDE_RS_FEC": {
                "value": "0"
              },
              "INCLUDE_STATISTICS_COUNTERS": {
                "value": "1"
              },
              "INS_LOSS_NYQ": {
                "value": "1"
              },
              "NUM_LANES": {
                "value": "4x25"
              },
              "RX_EQ_MODE": {
                "value": "DFE"
              },
              "RX_FLOW_CONTROL": {
                "value": "0"
              },
              "TX_FLOW_CONTROL": {
                "value": "0"
              },
              "USER_INTERFACE": {
                "value": "AXIS"
              }
            },
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            },
            "addressing": {
              "memory_maps": {
                "s_axi": {
                  "address_blocks": {
                    "Reg": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "irq_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "base_irq_concat_0",
            "xci_path": "ip/base_irq_concat_0/base_irq_concat_0.xci",
            "inst_hier_path": "CMAC/irq_concat"
          },
          "rx_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "13",
            "xci_name": "base_rx_fifo_0",
            "xci_path": "ip/base_rx_fifo_0/base_rx_fifo_0.xci",
            "inst_hier_path": "CMAC/rx_fifo",
            "parameters": {
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              }
            },
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "tx_fifo": {
            "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
            "ip_revision": "13",
            "xci_name": "base_tx_fifo_0",
            "xci_path": "ip/base_tx_fifo_0/base_tx_fifo_0.xci",
            "inst_hier_path": "CMAC/tx_fifo",
            "parameters": {
              "FIFO_MODE": {
                "value": "2"
              },
              "HAS_TKEEP": {
                "value": "1"
              },
              "IS_ACLK_ASYNC": {
                "value": "1"
              },
              "TDATA_NUM_BYTES": {
                "value": "64"
              }
            },
            "interface_ports": {
              "S_AXIS": {
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXIS"
                ]
              }
            }
          },
          "util_vector_logic": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "ip_revision": "4",
            "xci_name": "base_util_vector_logic_0",
            "xci_path": "ip/base_util_vector_logic_0/base_util_vector_logic_0.xci",
            "inst_hier_path": "CMAC/util_vector_logic",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "xlconstant": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "base_xlconstant_0",
            "xci_path": "ip/base_xlconstant_0/base_xlconstant_0.xci",
            "inst_hier_path": "CMAC/xlconstant",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "diff_clock_rtl",
              "cmac/gt_ref_clk"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_cmac/S00_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S01_AXI",
              "axi_interconnect_cmac/S01_AXI"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc_cmac/M00_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "gt_rtl",
              "cmac/gt_serial_port"
            ]
          },
          "axi_dma_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma/M_AXIS_MM2S",
              "tx_fifo/S_AXIS"
            ]
          },
          "axi_dma_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma/M_AXI_MM2S",
              "axi_smc_cmac/S00_AXI"
            ]
          },
          "axi_dma_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma/M_AXI_S2MM",
              "axi_smc_cmac/S01_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_cmac/M01_AXI",
              "cmac/s_axi"
            ]
          },
          "axi_interconnect_cmac_M00_AXI": {
            "interface_ports": [
              "axi_dma/S_AXI_LITE",
              "axi_interconnect_cmac/M00_AXI"
            ]
          },
          "cmac_axis_rx": {
            "interface_ports": [
              "cmac/axis_rx",
              "rx_fifo/S_AXIS"
            ]
          },
          "rx_fifo_M_AXIS": {
            "interface_ports": [
              "axi_dma/S_AXIS_S2MM",
              "rx_fifo/M_AXIS"
            ]
          },
          "tx_fifo_M_AXIS": {
            "interface_ports": [
              "cmac/axis_tx",
              "tx_fifo/M_AXIS"
            ]
          }
        },
        "nets": {
          "ACLK_1": {
            "ports": [
              "ACLK",
              "axi_dma/s_axi_lite_aclk",
              "axi_dma/m_axi_mm2s_aclk",
              "axi_dma/m_axi_s2mm_aclk",
              "axi_interconnect_cmac/ACLK",
              "axi_interconnect_cmac/S00_ACLK",
              "axi_interconnect_cmac/M00_ACLK",
              "axi_interconnect_cmac/M01_ACLK",
              "axi_interconnect_cmac/S01_ACLK",
              "axi_smc_cmac/aclk",
              "cmac/s_axi_aclk",
              "cmac/init_clk",
              "rx_fifo/m_axis_aclk",
              "tx_fifo/s_axis_aclk"
            ]
          },
          "ARESETN_1": {
            "ports": [
              "ARESETN",
              "axi_dma/axi_resetn",
              "axi_interconnect_cmac/ARESETN",
              "axi_interconnect_cmac/S00_ARESETN",
              "axi_interconnect_cmac/M00_ARESETN",
              "axi_interconnect_cmac/M01_ARESETN",
              "axi_interconnect_cmac/S01_ARESETN",
              "axi_smc_cmac/aresetn",
              "tx_fifo/s_axis_aresetn"
            ]
          },
          "axi_dma_mm2s_introut": {
            "ports": [
              "axi_dma/mm2s_introut",
              "irq_concat/In0"
            ]
          },
          "axi_dma_s2mm_introut": {
            "ports": [
              "axi_dma/s2mm_introut",
              "irq_concat/In1"
            ]
          },
          "cmac_gt_rxusrclk2": {
            "ports": [
              "cmac/gt_rxusrclk2",
              "cmac/rx_clk",
              "rx_fifo/s_axis_aclk"
            ]
          },
          "cmac_gt_txusrclk2": {
            "ports": [
              "cmac/gt_txusrclk2",
              "tx_fifo/m_axis_aclk"
            ]
          },
          "cmac_usr_rx_reset": {
            "ports": [
              "cmac/usr_rx_reset",
              "util_vector_logic/Op1"
            ]
          },
          "irq_concat_dout": {
            "ports": [
              "irq_concat/dout",
              "dout"
            ]
          },
          "util_vector_logic_Res": {
            "ports": [
              "util_vector_logic/Res",
              "rx_fifo/s_axis_aresetn"
            ]
          },
          "xlconstant_dout": {
            "ports": [
              "xlconstant/dout",
              "cmac/gtwiz_reset_tx_datapath",
              "cmac/gtwiz_reset_rx_datapath",
              "cmac/pm_tick",
              "cmac/core_rx_reset",
              "cmac/core_tx_reset",
              "cmac/core_drp_reset",
              "cmac/drp_clk"
            ]
          }
        }
      },
      "address_remap_0": {
        "vlnv": "user.org:user:address_remap:1.0",
        "ip_revision": "5",
        "xci_name": "base_address_remap_0_0",
        "xci_path": "ip/base_address_remap_0_0/base_address_remap_0_0.xci",
        "inst_hier_path": "address_remap_0",
        "parameters": {
          "C_M_AXI_out_ADDR_WIDTH": {
            "value": "31"
          },
          "C_M_AXI_out_DATA_WIDTH": {
            "value": "128"
          },
          "C_S_AXI_in_ADDR_WIDTH": {
            "value": "31"
          },
          "C_S_AXI_in_DATA_WIDTH": {
            "value": "128"
          }
        },
        "interface_ports": {
          "M_AXI_out": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_out",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_out": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "axi_hpm0_fpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_axi_hpm0_fpd_0/base_axi_hpm0_fpd_0.xci",
        "inst_hier_path": "axi_hpm0_fpd",
        "xci_name": "base_axi_hpm0_fpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "base_xbar_1",
            "xci_path": "ip/base_xbar_1/base_xbar_1.xci",
            "inst_hier_path": "axi_hpm0_fpd/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_us_df_0",
                "xci_path": "ip/base_auto_us_df_0/base_auto_us_df_0.xci",
                "inst_hier_path": "axi_hpm0_fpd/s00_couplers/auto_us_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "1"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_df_to_s00_couplers": {
                "interface_ports": [
                  "auto_us_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s00_couplers_to_auto_us_df": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "30",
                "xci_name": "base_auto_cc_0",
                "xci_path": "ip/base_auto_cc_0/base_auto_cc_0.xci",
                "inst_hier_path": "axi_hpm0_fpd/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "30",
                "xci_name": "base_auto_cc_1",
                "xci_path": "ip/base_auto_cc_1/base_auto_cc_1.xci",
                "inst_hier_path": "axi_hpm0_fpd/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_hpm0_fpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_hpm0_fpd": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_hpm0_fpd": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_hpm0_fpd_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_hpm0_fpd_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_hpm0_lpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_axi_hpm0_lpd_0/base_axi_hpm0_lpd_0.xci",
        "inst_hier_path": "axi_hpm0_lpd",
        "xci_name": "base_axi_hpm0_lpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "base_xbar_2",
            "xci_path": "ip/base_xbar_2/base_xbar_2.xci",
            "inst_hier_path": "axi_hpm0_lpd/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_2",
                "xci_path": "ip/base_auto_pc_2/base_auto_pc_2.xci",
                "inst_hier_path": "axi_hpm0_lpd/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_3",
                "xci_path": "ip/base_auto_pc_3/base_auto_pc_3.xci",
                "inst_hier_path": "axi_hpm0_lpd/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_4",
                "xci_path": "ip/base_auto_pc_4/base_auto_pc_4.xci",
                "inst_hier_path": "axi_hpm0_lpd/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_5",
                "xci_path": "ip/base_auto_pc_5/base_auto_pc_5.xci",
                "inst_hier_path": "axi_hpm0_lpd/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_6",
                "xci_path": "ip/base_auto_pc_6/base_auto_pc_6.xci",
                "inst_hier_path": "axi_hpm0_lpd/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_7",
                "xci_path": "ip/base_auto_pc_7/base_auto_pc_7.xci",
                "inst_hier_path": "axi_hpm0_lpd/m05_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_8",
                "xci_path": "ip/base_auto_pc_8/base_auto_pc_8.xci",
                "inst_hier_path": "axi_hpm0_lpd/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_hpm0_lpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_axi_hpm0_lpd": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_hpm0_lpd_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "axi_hpm0_lpd_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_hpm1_fpd": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_axi_hpm1_fpd_0/base_axi_hpm1_fpd_0.xci",
        "inst_hier_path": "axi_hpm1_fpd",
        "xci_name": "base_axi_hpm1_fpd_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "base_xbar_3",
            "xci_path": "ip/base_xbar_3/base_xbar_3.xci",
            "inst_hier_path": "axi_hpm1_fpd/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_ds_2",
                "xci_path": "ip/base_auto_ds_2/base_auto_ds_2.xci",
                "inst_hier_path": "axi_hpm1_fpd/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_9",
                "xci_path": "ip/base_auto_pc_9/base_auto_pc_9.xci",
                "inst_hier_path": "axi_hpm1_fpd/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_hpm1_fpd_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_hpm1_fpd": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_hpm1_fpd": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_axi_hpm1_fpd": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_hpm1_fpd_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_hpm1_fpd_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "ip_revision": "19",
        "xci_name": "base_axi_intc_0_0",
        "xci_path": "ip/base_axi_intc_0_0/base_axi_intc_0_0.xci",
        "inst_hier_path": "axi_intc_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "axi_intc_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "base_axi_intc_concat_0",
        "xci_path": "ip/base_axi_intc_concat_0/base_axi_intc_concat_0.xci",
        "inst_hier_path": "axi_intc_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "7"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/base_axi_interconnect_0_0/base_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "base_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "base_xbar_4",
            "xci_path": "ip/base_xbar_4/base_xbar_4.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_us_1",
                "xci_path": "ip/base_auto_us_1/base_auto_us_1.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_us_2",
                "xci_path": "ip/base_auto_us_2/base_auto_us_2.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_pc_10",
                "xci_path": "ip/base_auto_pc_10/base_auto_pc_10.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "31",
                "xci_name": "base_auto_us_0",
                "xci_path": "ip/base_auto_us_0/base_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "binary_latch_counter_0": {
        "vlnv": "xilinx:user:binary_latch_counter:1.0",
        "ip_revision": "5",
        "xci_name": "base_binary_latch_counter_0_0",
        "xci_path": "ip/base_binary_latch_counter_0_0/base_binary_latch_counter_0_0.xci",
        "inst_hier_path": "binary_latch_counter_0"
      },
      "btns_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "base_btns_gpio_0",
        "xci_path": "ip/base_btns_gpio_0/base_btns_gpio_0.xci",
        "inst_hier_path": "btns_gpio",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "push_buttons_5bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "c_clk_mmcm_200": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "base_c_clk_mmcm_200_0",
        "xci_path": "ip/base_c_clk_mmcm_200_0/base_c_clk_mmcm_200_0.xci",
        "inst_hier_path": "c_clk_mmcm_200",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "92.799"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "82.655"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "6.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.000"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          }
        }
      },
      "c_clk_mmcm_200_locked": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "base_c_clk_mmcm_200_locked_0",
        "xci_path": "ip/base_c_clk_mmcm_200_locked_0/base_c_clk_mmcm_200_locked_0.xci",
        "inst_hier_path": "c_clk_mmcm_200_locked",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clk_mmcm_reset": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "base_clk_mmcm_reset_0",
        "xci_path": "ip/base_clk_mmcm_reset_0/base_clk_mmcm_reset_0.xci",
        "inst_hier_path": "clk_mmcm_reset",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "base_clk_wiz_0_0",
        "xci_path": "ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "177.750"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "352.538"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "310.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "120.125"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.875"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "30"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "ip_revision": "23",
        "xci_name": "base_ddr4_0_0",
        "xci_path": "ip/base_ddr4_0_0/base_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "33"
          },
          "C0.DDR4_AxiDataWidth": {
            "value": "512"
          },
          "C0.DDR4_CasLatency": {
            "value": "17"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "12"
          },
          "C0.DDR4_DataWidth": {
            "value": "64"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "4998"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A1G16RC-062E"
          },
          "C0.DDR4_MemoryType": {
            "value": "Components"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          },
          "System_Clock": {
            "value": "No_Buffer"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "8G",
                  "width": "33",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "ddr4_0_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "base_ddr4_0_sys_reset_0",
        "xci_path": "ip/base_ddr4_0_sys_reset_0/base_ddr4_0_sys_reset_0.xci",
        "inst_hier_path": "ddr4_0_sys_reset"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "15",
        "xci_name": "base_ila_0_0",
        "xci_path": "ip/base_ila_0_0/base_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "8"
          }
        }
      },
      "iop_pmod0": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "tri_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "base_dff_en_reset_vector_0_0",
            "xci_path": "ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0.xci",
            "inst_hier_path": "iop_pmod0/dff_en_reset_vector_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "33",
            "xci_name": "base_gpio_0",
            "xci_path": "ip/base_gpio_0/base_gpio_0.xci",
            "inst_hier_path": "iop_pmod0/gpio",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "7",
            "xci_name": "base_iic_0",
            "xci_path": "ip/base_iic_0/base_iic_0.xci",
            "inst_hier_path": "iop_pmod0/iic"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "19",
            "xci_name": "base_intc_0",
            "xci_path": "ip/base_intc_0/base_intc_0.xci",
            "inst_hier_path": "iop_pmod0/intc"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "33",
            "xci_name": "base_intr_0",
            "xci_path": "ip/base_intr_0/base_intr_0.xci",
            "inst_hier_path": "iop_pmod0/intr",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "intr_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "base_intr_concat_0",
            "xci_path": "ip/base_intr_concat_0/base_intr_concat_0.xci",
            "inst_hier_path": "iop_pmod0/intr_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "base_io_switch_0",
            "xci_path": "ip/base_io_switch_0/base_io_switch_0.xci",
            "inst_hier_path": "iop_pmod0/io_switch",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "base_dlmb_v10_0",
                "xci_path": "ip/base_dlmb_v10_0/base_dlmb_v10_0.xci",
                "inst_hier_path": "iop_pmod0/lmb/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "base_ilmb_v10_0",
                "xci_path": "ip/base_ilmb_v10_0/base_ilmb_v10_0.xci",
                "inst_hier_path": "iop_pmod0/lmb/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "8",
                "xci_name": "base_lmb_bram_0",
                "xci_path": "ip/base_lmb_bram_0/base_lmb_bram_0.xci",
                "inst_hier_path": "iop_pmod0/lmb/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "24",
                "xci_name": "base_lmb_bram_if_cntlr_0",
                "xci_path": "ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0.xci",
                "inst_hier_path": "iop_pmod0/lmb/lmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > base iop_pmod0/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "base_logic_1_0",
            "xci_path": "ip/base_logic_1_0/base_logic_1_0.xci",
            "inst_hier_path": "iop_pmod0/logic_1"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "13",
            "xci_name": "base_mb_0",
            "xci_path": "ip/base_mb_0/base_mb_0.xci",
            "inst_hier_path": "iop_pmod0/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "17"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "17"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > base iop_pmod0/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "10",
            "xci_name": "base_mb_bram_ctrl_0",
            "xci_path": "ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0.xci",
            "inst_hier_path": "iop_pmod0/mb_bram_ctrl",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/base_microblaze_0_axi_periph_0/base_microblaze_0_axi_periph_0.xci",
            "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph",
            "xci_name": "base_microblaze_0_axi_periph_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "8"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "32",
                "xci_name": "base_xbar_5",
                "xci_path": "ip/base_xbar_5/base_xbar_5.xci",
                "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_s00_regslice_2",
                    "xci_path": "ip/base_s00_regslice_2/base_s00_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m00_regslice_2",
                    "xci_path": "ip/base_m00_regslice_2/base_m00_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m01_regslice_2",
                    "xci_path": "ip/base_m01_regslice_2/base_m01_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m02_regslice_2",
                    "xci_path": "ip/base_m02_regslice_2/base_m02_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m03_regslice_2",
                    "xci_path": "ip/base_m03_regslice_2/base_m03_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m04_regslice_2",
                    "xci_path": "ip/base_m04_regslice_2/base_m04_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m05_regslice_2",
                    "xci_path": "ip/base_m05_regslice_2/base_m05_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m06_regslice_2",
                    "xci_path": "ip/base_m06_regslice_2/base_m06_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m07_regslice_2",
                    "xci_path": "ip/base_m07_regslice_2/base_m07_regslice_2.xci",
                    "inst_hier_path": "iop_pmod0/microblaze_0_axi_periph/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "15",
            "xci_name": "base_rst_clk_wiz_1_100M_0",
            "xci_path": "ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0.xci",
            "inst_hier_path": "iop_pmod0/rst_clk_wiz_1_100M",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "30",
            "xci_name": "base_spi_0",
            "xci_path": "ip/base_spi_0/base_spi_0.xci",
            "inst_hier_path": "iop_pmod0/spi",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "33",
            "xci_name": "base_timer_0",
            "xci_path": "ip/base_timer_0/base_timer_0.xci",
            "inst_hier_path": "iop_pmod0/timer"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "microblaze_0_axi_periph/M07_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb1_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_data_i_0_1": {
            "ports": [
              "data_i",
              "io_switch/io_data_i"
            ]
          },
          "io_switch_0_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "io_switch_io_data_o": {
            "ports": [
              "io_switch/io_data_o",
              "data_o"
            ]
          },
          "io_switch_io_tri_o": {
            "ports": [
              "io_switch/io_tri_o",
              "tri_o"
            ]
          },
          "iop_pmoda_intr_ack_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "iop_pmoda_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb1_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "intr_concat/In0"
            ]
          },
          "mb1_interrupt_concat_dout": {
            "ports": [
              "intr_concat/dout",
              "intc/intr"
            ]
          },
          "mb1_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "intr_concat/In1"
            ]
          },
          "mb1_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb1_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "intr_concat/In2"
            ]
          },
          "mb1_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_1_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn"
            ]
          }
        }
      },
      "iop_pmod1": {
        "interface_ports": {
          "DEBUG": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:mbdebug:3.0",
            "vlnv": "xilinx.com:interface:mbdebug_rtl:3.0"
          },
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aux_reset_in": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "clk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "intr_ack": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "intr_req": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "tri_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "dff_en_reset_vector_0": {
            "vlnv": "xilinx.com:user:dff_en_reset_vector:1.0",
            "ip_revision": "3",
            "xci_name": "base_dff_en_reset_vector_0_1",
            "xci_path": "ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1.xci",
            "inst_hier_path": "iop_pmod1/dff_en_reset_vector_0",
            "parameters": {
              "SIZE": {
                "value": "1"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "33",
            "xci_name": "base_gpio_1",
            "xci_path": "ip/base_gpio_1/base_gpio_1.xci",
            "inst_hier_path": "iop_pmod1/gpio",
            "parameters": {
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "iic": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "ip_revision": "7",
            "xci_name": "base_iic_1",
            "xci_path": "ip/base_iic_1/base_iic_1.xci",
            "inst_hier_path": "iop_pmod1/iic"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "ip_revision": "19",
            "xci_name": "base_intc_1",
            "xci_path": "ip/base_intc_1/base_intc_1.xci",
            "inst_hier_path": "iop_pmod1/intc"
          },
          "intr": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "33",
            "xci_name": "base_intr_1",
            "xci_path": "ip/base_intr_1/base_intr_1.xci",
            "inst_hier_path": "iop_pmod1/intr",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "intr_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "base_intr_concat_1",
            "xci_path": "ip/base_intr_concat_1/base_intr_concat_1.xci",
            "inst_hier_path": "iop_pmod1/intr_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "io_switch": {
            "vlnv": "xilinx.com:user:io_switch:1.1",
            "ip_revision": "8",
            "xci_name": "base_io_switch_1",
            "xci_path": "ip/base_io_switch_1/base_io_switch_1.xci",
            "inst_hier_path": "iop_pmod1/io_switch",
            "parameters": {
              "C_INTERFACE_TYPE": {
                "value": "1"
              },
              "C_IO_SWITCH_WIDTH": {
                "value": "8"
              },
              "C_NUM_PWMS": {
                "value": "1"
              },
              "C_NUM_TIMERS": {
                "value": "1"
              },
              "I2C0_Enable": {
                "value": "true"
              },
              "PWM_Enable": {
                "value": "true"
              },
              "SPI0_Enable": {
                "value": "true"
              },
              "Timer_Enable": {
                "value": "true"
              }
            }
          },
          "lmb": {
            "interface_ports": {
              "BRAM_PORTB": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0"
              },
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "base_dlmb_v10_1",
                "xci_path": "ip/base_dlmb_v10_1/base_dlmb_v10_1.xci",
                "inst_hier_path": "iop_pmod1/lmb/dlmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "ip_revision": "14",
                "xci_name": "base_ilmb_v10_1",
                "xci_path": "ip/base_ilmb_v10_1/base_ilmb_v10_1.xci",
                "inst_hier_path": "iop_pmod1/lmb/ilmb_v10",
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "8",
                "xci_name": "base_lmb_bram_1",
                "xci_path": "ip/base_lmb_bram_1/base_lmb_bram_1.xci",
                "inst_hier_path": "iop_pmod1/lmb/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "lmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "ip_revision": "24",
                "xci_name": "base_lmb_bram_if_cntlr_1",
                "xci_path": "ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1.xci",
                "inst_hier_path": "iop_pmod1/lmb/lmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  },
                  "C_NUM_LMB": {
                    "value": "2"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > base iop_pmod1/lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB1"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "BRAM_PORTB",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "lmb_bram_if_cntlr_BRAM_PORT": {
                "interface_ports": [
                  "lmb_bram/BRAM_PORTA",
                  "lmb_bram_if_cntlr/BRAM_PORT"
                ]
              },
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "lmb_bram_if_cntlr/SLMB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "lmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "lmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "logic_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "base_logic_1_1",
            "xci_path": "ip/base_logic_1_1/base_logic_1_1.xci",
            "inst_hier_path": "iop_pmod1/logic_1"
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "ip_revision": "13",
            "xci_name": "base_mb_1",
            "xci_path": "ip/base_mb_1/base_mb_1.xci",
            "inst_hier_path": "iop_pmod1/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "17"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "17"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > base iop_pmod1/lmb/lmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mb_bram_ctrl": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "10",
            "xci_name": "base_mb_bram_ctrl_1",
            "xci_path": "ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1.xci",
            "inst_hier_path": "iop_pmod1/mb_bram_ctrl",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "microblaze_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/base_microblaze_0_axi_periph_1/base_microblaze_0_axi_periph_1.xci",
            "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph",
            "xci_name": "base_microblaze_0_axi_periph_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "1"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "1"
              },
              "M03_HAS_REGSLICE": {
                "value": "1"
              },
              "M04_HAS_REGSLICE": {
                "value": "1"
              },
              "M05_HAS_REGSLICE": {
                "value": "1"
              },
              "M06_HAS_REGSLICE": {
                "value": "1"
              },
              "M07_HAS_REGSLICE": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "8"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "32",
                "xci_name": "base_xbar_6",
                "xci_path": "ip/base_xbar_6/base_xbar_6.xci",
                "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_s00_regslice_3",
                    "xci_path": "ip/base_s00_regslice_3/base_s00_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m00_regslice_3",
                    "xci_path": "ip/base_m00_regslice_3/base_m00_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "m00_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m01_regslice_3",
                    "xci_path": "ip/base_m01_regslice_3/base_m01_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "m01_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m02_regslice_3",
                    "xci_path": "ip/base_m02_regslice_3/base_m02_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m02_regslice/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "m02_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m03_regslice_3",
                    "xci_path": "ip/base_m03_regslice_3/base_m03_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m03_regslice/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "m03_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m04_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m04_regslice_3",
                    "xci_path": "ip/base_m04_regslice_3/base_m04_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m04_couplers/m04_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m04_regslice/S_AXI"
                    ]
                  },
                  "m04_regslice_to_m04_couplers": {
                    "interface_ports": [
                      "m04_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m04_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m04_regslice/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m05_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m05_regslice_3",
                    "xci_path": "ip/base_m05_regslice_3/base_m05_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m05_couplers/m05_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m05_regslice/S_AXI"
                    ]
                  },
                  "m05_regslice_to_m05_couplers": {
                    "interface_ports": [
                      "m05_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m05_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m05_regslice/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m06_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m06_regslice_3",
                    "xci_path": "ip/base_m06_regslice_3/base_m06_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m06_couplers/m06_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m06_regslice/S_AXI"
                    ]
                  },
                  "m06_regslice_to_m06_couplers": {
                    "interface_ports": [
                      "m06_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m06_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m06_regslice/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m07_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_m07_regslice_3",
                    "xci_path": "ip/base_m07_regslice_3/base_m07_regslice_3.xci",
                    "inst_hier_path": "iop_pmod1/microblaze_0_axi_periph/m07_couplers/m07_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m07_regslice/S_AXI"
                    ]
                  },
                  "m07_regslice_to_m07_couplers": {
                    "interface_ports": [
                      "m07_regslice/M_AXI",
                      "M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m07_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m07_regslice/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "m03_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m03_couplers/M_AXI",
                  "M03_AXI"
                ]
              },
              "m04_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m04_couplers/M_AXI",
                  "M04_AXI"
                ]
              },
              "m05_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m05_couplers/M_AXI",
                  "M05_AXI"
                ]
              },
              "m06_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m06_couplers/M_AXI",
                  "M06_AXI"
                ]
              },
              "m07_couplers_to_microblaze_0_axi_periph": {
                "interface_ports": [
                  "m07_couplers/M_AXI",
                  "M07_AXI"
                ]
              },
              "microblaze_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "microblaze_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "microblaze_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          },
          "rst_clk_wiz_1_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "15",
            "xci_name": "base_rst_clk_wiz_1_100M_1",
            "xci_path": "ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1.xci",
            "inst_hier_path": "iop_pmod1/rst_clk_wiz_1_100M",
            "parameters": {
              "C_AUX_RESET_HIGH": {
                "value": "1"
              }
            }
          },
          "spi": {
            "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
            "ip_revision": "30",
            "xci_name": "base_spi_1",
            "xci_path": "ip/base_spi_1/base_spi_1.xci",
            "inst_hier_path": "iop_pmod1/spi",
            "parameters": {
              "C_USE_STARTUP": {
                "value": "0"
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "ip_revision": "33",
            "xci_name": "base_timer_1",
            "xci_path": "ip/base_timer_1/base_timer_1.xci",
            "inst_hier_path": "iop_pmod1/timer"
          }
        },
        "interface_nets": {
          "BRAM_PORTB_1": {
            "interface_ports": [
              "lmb/BRAM_PORTB",
              "mb_bram_ctrl/BRAM_PORTA"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "M_AXI",
              "microblaze_0_axi_periph/M07_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "mb_bram_ctrl/S_AXI"
            ]
          },
          "gpio_GPIO": {
            "interface_ports": [
              "gpio/GPIO",
              "io_switch/gpio"
            ]
          },
          "iic_IIC": {
            "interface_ports": [
              "iic/IIC",
              "io_switch/iic0"
            ]
          },
          "mb1_intc_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "microblaze_0_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "microblaze_0_axi_periph/S00_AXI"
            ]
          },
          "microblaze_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M00_AXI",
              "spi/AXI_LITE"
            ]
          },
          "microblaze_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "iic/S_AXI",
              "microblaze_0_axi_periph/M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "io_switch/S_AXI",
              "microblaze_0_axi_periph/M02_AXI"
            ]
          },
          "microblaze_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "gpio/S_AXI",
              "microblaze_0_axi_periph/M03_AXI"
            ]
          },
          "microblaze_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "microblaze_0_axi_periph/M04_AXI",
              "timer/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "intc/s_axi",
              "microblaze_0_axi_periph/M05_AXI"
            ]
          },
          "microblaze_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "intr/S_AXI",
              "microblaze_0_axi_periph/M06_AXI"
            ]
          },
          "microblaze_0_debug": {
            "interface_ports": [
              "DEBUG",
              "mb/DEBUG"
            ]
          },
          "microblaze_0_dlmb_1": {
            "interface_ports": [
              "lmb/DLMB",
              "mb/DLMB"
            ]
          },
          "microblaze_0_ilmb_1": {
            "interface_ports": [
              "lmb/ILMB",
              "mb/ILMB"
            ]
          },
          "spi_SPI_0": {
            "interface_ports": [
              "io_switch/spi0",
              "spi/SPI_0"
            ]
          }
        },
        "nets": {
          "dff_en_reset_vector_0_q": {
            "ports": [
              "dff_en_reset_vector_0/q",
              "intr_req"
            ]
          },
          "io_data_i_0_1": {
            "ports": [
              "data_i",
              "io_switch/io_data_i"
            ]
          },
          "io_switch_0_timer_i": {
            "ports": [
              "io_switch/timer_i",
              "timer/capturetrig0"
            ]
          },
          "io_switch_io_data_o": {
            "ports": [
              "io_switch/io_data_o",
              "data_o"
            ]
          },
          "io_switch_io_tri_o": {
            "ports": [
              "io_switch/io_tri_o",
              "tri_o"
            ]
          },
          "iop_pmoda_intr_ack_1": {
            "ports": [
              "intr_ack",
              "dff_en_reset_vector_0/reset"
            ]
          },
          "iop_pmoda_intr_gpio_io_o": {
            "ports": [
              "intr/gpio_io_o",
              "dff_en_reset_vector_0/en"
            ]
          },
          "logic_1_dout1": {
            "ports": [
              "logic_1/dout",
              "dff_en_reset_vector_0/d",
              "rst_clk_wiz_1_100M/ext_reset_in"
            ]
          },
          "mb1_iic_iic2intc_irpt": {
            "ports": [
              "iic/iic2intc_irpt",
              "intr_concat/In0"
            ]
          },
          "mb1_interrupt_concat_dout": {
            "ports": [
              "intr_concat/dout",
              "intc/intr"
            ]
          },
          "mb1_spi_ip2intc_irpt": {
            "ports": [
              "spi/ip2intc_irpt",
              "intr_concat/In1"
            ]
          },
          "mb1_timer_generateout0": {
            "ports": [
              "timer/generateout0",
              "io_switch/timer_o"
            ]
          },
          "mb1_timer_interrupt": {
            "ports": [
              "timer/interrupt",
              "intr_concat/In2"
            ]
          },
          "mb1_timer_pwm0": {
            "ports": [
              "timer/pwm0",
              "io_switch/pwm_o"
            ]
          },
          "mb_1_reset_Dout": {
            "ports": [
              "aux_reset_in",
              "rst_clk_wiz_1_100M/aux_reset_in"
            ]
          },
          "mdm_1_debug_sys_rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_clk_wiz_1_100M/mb_debug_sys_rst"
            ]
          },
          "ps7_0_FCLK_CLK0": {
            "ports": [
              "clk_100M",
              "dff_en_reset_vector_0/clk",
              "io_switch/s_axi_aclk",
              "lmb/LMB_Clk",
              "gpio/s_axi_aclk",
              "iic/s_axi_aclk",
              "intc/s_axi_aclk",
              "intr/s_axi_aclk",
              "mb/Clk",
              "mb_bram_ctrl/s_axi_aclk",
              "microblaze_0_axi_periph/ACLK",
              "microblaze_0_axi_periph/S00_ACLK",
              "microblaze_0_axi_periph/M00_ACLK",
              "microblaze_0_axi_periph/M01_ACLK",
              "microblaze_0_axi_periph/M02_ACLK",
              "microblaze_0_axi_periph/M03_ACLK",
              "microblaze_0_axi_periph/M04_ACLK",
              "microblaze_0_axi_periph/M05_ACLK",
              "microblaze_0_axi_periph/M06_ACLK",
              "microblaze_0_axi_periph/M07_ACLK",
              "rst_clk_wiz_1_100M/slowest_sync_clk",
              "spi/ext_spi_clk",
              "spi/s_axi_aclk",
              "timer/s_axi_aclk"
            ]
          },
          "rst_clk_wiz_1_100M_bus_struct_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/bus_struct_reset",
              "lmb/SYS_Rst"
            ]
          },
          "rst_clk_wiz_1_100M_interconnect_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/interconnect_aresetn",
              "microblaze_0_axi_periph/ARESETN"
            ]
          },
          "rst_clk_wiz_1_100M_mb_reset": {
            "ports": [
              "rst_clk_wiz_1_100M/mb_reset",
              "mb/Reset"
            ]
          },
          "rst_clk_wiz_1_100M_peripheral_aresetn": {
            "ports": [
              "rst_clk_wiz_1_100M/peripheral_aresetn",
              "peripheral_aresetn",
              "gpio/s_axi_aresetn",
              "iic/s_axi_aresetn",
              "intc/s_axi_aresetn",
              "microblaze_0_axi_periph/S00_ARESETN",
              "microblaze_0_axi_periph/M00_ARESETN",
              "microblaze_0_axi_periph/M01_ARESETN",
              "microblaze_0_axi_periph/M02_ARESETN",
              "microblaze_0_axi_periph/M03_ARESETN",
              "microblaze_0_axi_periph/M04_ARESETN",
              "microblaze_0_axi_periph/M05_ARESETN",
              "microblaze_0_axi_periph/M06_ARESETN",
              "microblaze_0_axi_periph/M07_ARESETN",
              "spi/s_axi_aresetn",
              "timer/s_axi_aresetn"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "io_switch/s_axi_aresetn",
              "intr/s_axi_aresetn",
              "mb_bram_ctrl/s_axi_aresetn"
            ]
          }
        }
      },
      "leds_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "base_leds_gpio_0",
        "xci_path": "ip/base_leds_gpio_0/base_leds_gpio_0.xci",
        "inst_hier_path": "leds_gpio",
        "parameters": {
          "GPIO_BOARD_INTERFACE": {
            "value": "led_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "mb_iop_pmod0_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "base_mb_iop_pmod0_intr_ack_0",
        "xci_path": "ip/base_mb_iop_pmod0_intr_ack_0/base_mb_iop_pmod0_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmod0_intr_ack",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmod0_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "base_mb_iop_pmod0_reset_0",
        "xci_path": "ip/base_mb_iop_pmod0_reset_0/base_mb_iop_pmod0_reset_0.xci",
        "inst_hier_path": "mb_iop_pmod0_reset",
        "parameters": {
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "mb_iop_pmod1_intr_ack": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "base_mb_iop_pmod1_intr_ack_0",
        "xci_path": "ip/base_mb_iop_pmod1_intr_ack_0/base_mb_iop_pmod1_intr_ack_0.xci",
        "inst_hier_path": "mb_iop_pmod1_intr_ack",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mb_iop_pmod1_reset": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "base_mb_iop_pmod1_reset_0",
        "xci_path": "ip/base_mb_iop_pmod1_reset_0/base_mb_iop_pmod1_reset_0.xci",
        "inst_hier_path": "mb_iop_pmod1_reset",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "mdm_0": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "26",
        "xci_name": "base_mdm_0_0",
        "xci_path": "ip/base_mdm_0_0/base_mdm_0_0.xci",
        "inst_hier_path": "mdm_0",
        "parameters": {
          "C_MB_DBG_PORTS": {
            "value": "2"
          }
        }
      },
      "pmod0_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "32",
        "xci_name": "base_pmod0_buf_0",
        "xci_path": "ip/base_pmod0_buf_0/base_pmod0_buf_0.xci",
        "inst_hier_path": "pmod0_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          },
          "C_SIZE": {
            "value": "8"
          }
        }
      },
      "pmod1_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "32",
        "xci_name": "base_pmod1_buf_0",
        "xci_path": "ip/base_pmod1_buf_0/base_pmod1_buf_0.xci",
        "inst_hier_path": "pmod1_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IOBUF"
          },
          "C_SIZE": {
            "value": "8"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "base_proc_sys_reset_0_0",
        "xci_path": "ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "base_proc_sys_reset_1_0",
        "xci_path": "ip/base_proc_sys_reset_1_0/base_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "base_proc_sys_reset_2_0",
        "xci_path": "ip/base_proc_sys_reset_2_0/base_proc_sys_reset_2_0.xci",
        "inst_hier_path": "proc_sys_reset_2"
      },
      "radio": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "adc0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "adc2_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac0_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "dac2_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "sysref_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
            "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
          },
          "vin0_01": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin0_23": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin2_01": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vin2_23": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout00": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          },
          "vout20": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
            "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
          }
        },
        "ports": {
          "ext_reset": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "m_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_interconnect_ps": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/base_axi_interconnect_ps_0/base_axi_interconnect_ps_0.xci",
            "inst_hier_path": "radio/axi_interconnect_ps",
            "xci_name": "base_axi_interconnect_ps_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "32",
                "xci_name": "base_xbar_7",
                "xci_path": "ip/base_xbar_7/base_xbar_7.xci",
                "inst_hier_path": "radio/axi_interconnect_ps/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_ds_3",
                    "xci_path": "ip/base_auto_ds_3/base_auto_ds_3.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_pc_11",
                    "xci_path": "ip/base_auto_pc_11/base_auto_pc_11.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_ds_4",
                    "xci_path": "ip/base_auto_ds_4/base_auto_ds_4.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m01_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_pc_12",
                    "xci_path": "ip/base_auto_pc_12/base_auto_pc_12.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m01_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_ds_5",
                    "xci_path": "ip/base_auto_ds_5/base_auto_ds_5.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m02_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "31",
                    "xci_name": "base_auto_pc_13",
                    "xci_path": "ip/base_auto_pc_13/base_auto_pc_13.xci",
                    "inst_hier_path": "radio/axi_interconnect_ps/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_auto_pc": {
                    "interface_ports": [
                      "auto_ds/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_ds": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_ds/s_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_ds/s_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_ps_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_ps": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_ps_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_ps_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "receiver": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXIS_ADC_00_IM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_00_RE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_01_IM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_01_RE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_20_IM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_20_RE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_21_IM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS_ADC_21_RE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "aresetn_adc0": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_adc2": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_adc0": {
                "type": "clk",
                "direction": "I"
              },
              "clk_adc2": {
                "type": "clk",
                "direction": "I"
              },
              "ext_reset": {
                "type": "rst",
                "direction": "I"
              },
              "irq": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "m_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axis_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_interconnect_hpm": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/base_axi_interconnect_hpm_0/base_axi_interconnect_hpm_0.xci",
                "inst_hier_path": "radio/receiver/axi_interconnect_hpm",
                "xci_name": "base_axi_interconnect_hpm_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "4"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "base_xbar_8",
                    "xci_path": "ip/base_xbar_8/base_xbar_8.xci",
                    "inst_hier_path": "radio/receiver/axi_interconnect_hpm/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "4"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI",
                          "M01_AXI",
                          "M02_AXI",
                          "M03_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_hpm_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_hpm": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "m01_couplers_to_axi_interconnect_hpm": {
                    "interface_ports": [
                      "m01_couplers/M_AXI",
                      "M01_AXI"
                    ]
                  },
                  "m02_couplers_to_axi_interconnect_hpm": {
                    "interface_ports": [
                      "m02_couplers/M_AXI",
                      "M02_AXI"
                    ]
                  },
                  "m03_couplers_to_axi_interconnect_hpm": {
                    "interface_ports": [
                      "m03_couplers/M_AXI",
                      "M03_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_hpm_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m03_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_hpm_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m03_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "axi_interconnect_hps": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/base_axi_interconnect_hps_0/base_axi_interconnect_hps_0.xci",
                "inst_hier_path": "radio/receiver/axi_interconnect_hps",
                "xci_name": "base_axi_interconnect_hps_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "4"
                  },
                  "S00_HAS_DATA_FIFO": {
                    "value": "0"
                  },
                  "S01_HAS_DATA_FIFO": {
                    "value": "0"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S02_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S03_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S01_ARESETN"
                      }
                    }
                  },
                  "S01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S02_ARESETN"
                      }
                    }
                  },
                  "S02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S03_ARESETN"
                      }
                    }
                  },
                  "S03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "base_xbar_9",
                    "xci_path": "ip/base_xbar_9/base_xbar_9.xci",
                    "inst_hier_path": "radio/receiver/axi_interconnect_hps/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "4"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S01_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S02_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      },
                      "S03_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s01_couplers_to_s01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s02_couplers_to_s02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s03_couplers_to_s03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_hps_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_to_s01_couplers": {
                    "interface_ports": [
                      "S01_AXI",
                      "s01_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_to_s02_couplers": {
                    "interface_ports": [
                      "S02_AXI",
                      "s02_couplers/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_to_s03_couplers": {
                    "interface_ports": [
                      "S03_AXI",
                      "s03_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect_hps": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "s01_couplers_to_xbar": {
                    "interface_ports": [
                      "s01_couplers/M_AXI",
                      "xbar/S01_AXI"
                    ]
                  },
                  "s02_couplers_to_xbar": {
                    "interface_ports": [
                      "s02_couplers/M_AXI",
                      "xbar/S02_AXI"
                    ]
                  },
                  "s03_couplers_to_xbar": {
                    "interface_ports": [
                      "s03_couplers/M_AXI",
                      "xbar/S03_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "axi_interconnect_hps_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s01_couplers/S_ACLK",
                      "s02_couplers/S_ACLK",
                      "s03_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "s01_couplers/M_ACLK",
                      "s02_couplers/M_ACLK",
                      "s03_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_hps_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s01_couplers/S_ARESETN",
                      "s02_couplers/S_ARESETN",
                      "s03_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "s01_couplers/M_ARESETN",
                      "s02_couplers/M_ARESETN",
                      "s03_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "channel_00": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXIS_IM": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS_RE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "irq": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_dma_imag": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_imag_0",
                    "xci_path": "ip/base_axi_dma_imag_0/base_axi_dma_imag_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axi_dma_imag",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_dma_real": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_real_0",
                    "xci_path": "ip/base_axi_dma_real_0/base_axi_dma_real_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axi_dma_real",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_interconnect_hpm": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hpm_1/base_axi_interconnect_hpm_1.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hpm",
                    "xci_name": "base_axi_interconnect_hpm_1",
                    "parameters": {
                      "NUM_MI": {
                        "value": "3"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M01_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M02_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M01_ARESETN"
                          }
                        }
                      },
                      "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M02_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M02_ARESETN"
                          }
                        }
                      },
                      "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_10",
                        "xci_path": "ip/base_xbar_10/base_xbar_10.xci",
                        "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hpm/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "3"
                          },
                          "NUM_SI": {
                            "value": "1"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI",
                              "M01_AXI",
                              "M02_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_2",
                            "xci_path": "ip/base_auto_cc_2/base_auto_cc_2.xci",
                            "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hpm/m00_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m00_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m00_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_3",
                            "xci_path": "ip/base_auto_cc_3/base_auto_cc_3.xci",
                            "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hpm/m01_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m01_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m01_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m02_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_4",
                            "xci_path": "ip/base_auto_cc_4/base_auto_cc_4.xci",
                            "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hpm/m02_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m02_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m02_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hpm_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "m01_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m01_couplers/M_AXI",
                          "M01_AXI"
                        ]
                      },
                      "m02_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m02_couplers/M_AXI",
                          "M02_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m01_couplers": {
                        "interface_ports": [
                          "xbar/M01_AXI",
                          "m01_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m02_couplers": {
                        "interface_ports": [
                          "xbar/M02_AXI",
                          "m02_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M00_ACLK_1": {
                        "ports": [
                          "M00_ACLK",
                          "m00_couplers/M_ACLK"
                        ]
                      },
                      "M00_ARESETN_1": {
                        "ports": [
                          "M00_ARESETN",
                          "m00_couplers/M_ARESETN"
                        ]
                      },
                      "M01_ACLK_1": {
                        "ports": [
                          "M01_ACLK",
                          "m01_couplers/M_ACLK"
                        ]
                      },
                      "M01_ARESETN_1": {
                        "ports": [
                          "M01_ARESETN",
                          "m01_couplers/M_ARESETN"
                        ]
                      },
                      "M02_ACLK_1": {
                        "ports": [
                          "M02_ACLK",
                          "m02_couplers/M_ACLK"
                        ]
                      },
                      "M02_ARESETN_1": {
                        "ports": [
                          "M02_ARESETN",
                          "m02_couplers/M_ARESETN"
                        ]
                      },
                      "S00_ACLK_1": {
                        "ports": [
                          "S00_ACLK",
                          "s00_couplers/S_ACLK"
                        ]
                      },
                      "S00_ARESETN_1": {
                        "ports": [
                          "S00_ARESETN",
                          "s00_couplers/S_ARESETN"
                        ]
                      },
                      "axi_interconnect_hpm_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK",
                          "m01_couplers/S_ACLK",
                          "m02_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hpm_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN",
                          "m01_couplers/S_ARESETN",
                          "m02_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axi_interconnect_hps": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hps_1/base_axi_interconnect_hps_1.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hps",
                    "xci_name": "base_axi_interconnect_hps_1",
                    "parameters": {
                      "M00_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "S01_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S01_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S01_ARESETN"
                          }
                        }
                      },
                      "S01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_11",
                        "xci_path": "ip/base_xbar_11/base_xbar_11.xci",
                        "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hps/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "1"
                          },
                          "NUM_SI": {
                            "value": "2"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          },
                          "S01_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s00_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s00_data_fifo_5",
                            "xci_path": "ip/base_s00_data_fifo_5/base_s00_data_fifo_5.xci",
                            "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hps/s00_couplers/s00_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s00_data_fifo/S_AXI"
                            ]
                          },
                          "s00_data_fifo_to_s00_couplers": {
                            "interface_ports": [
                              "s00_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s00_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s00_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "s01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s01_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s01_data_fifo_3",
                            "xci_path": "ip/base_s01_data_fifo_3/base_s01_data_fifo_3.xci",
                            "inst_hier_path": "radio/receiver/channel_00/axi_interconnect_hps/s01_couplers/s01_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s01_couplers_to_s01_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s01_data_fifo/S_AXI"
                            ]
                          },
                          "s01_data_fifo_to_s01_couplers": {
                            "interface_ports": [
                              "s01_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s01_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s01_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "m00_couplers_to_m00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hps_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "axi_interconnect_hps_to_s01_couplers": {
                        "interface_ports": [
                          "S01_AXI",
                          "s01_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hps": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "s01_couplers_to_xbar": {
                        "interface_ports": [
                          "s01_couplers/M_AXI",
                          "xbar/S01_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "axi_interconnect_hps_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/S_ACLK",
                          "s01_couplers/S_ACLK",
                          "s00_couplers/M_ACLK",
                          "s01_couplers/M_ACLK",
                          "m00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hps_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/S_ARESETN",
                          "s01_couplers/S_ARESETN",
                          "s00_couplers/M_ARESETN",
                          "s01_couplers/M_ARESETN",
                          "m00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_im": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_im_0",
                    "xci_path": "ip/base_axis_clock_converter_im_0/base_axis_clock_converter_im_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axis_clock_converter_im",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_re": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_re_0",
                    "xci_path": "ip/base_axis_clock_converter_re_0/base_axis_clock_converter_re_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/axis_clock_converter_re",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "concat_irq": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "6",
                    "xci_name": "base_concat_irq_0",
                    "xci_path": "ip/base_concat_irq_0/base_concat_irq_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/concat_irq"
                  },
                  "packet_generator": {
                    "vlnv": "xilinx.com:ip:packet_generator:1.0",
                    "ip_revision": "5",
                    "xci_name": "base_packet_generator_0",
                    "xci_path": "ip/base_packet_generator_0/base_packet_generator_0.xci",
                    "inst_hier_path": "radio/receiver/channel_00/packet_generator",
                    "parameters": {
                      "C_S_AXIS_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S00_AXI_4": {
                    "interface_ports": [
                      "axi_dma_real/M_AXI_S2MM",
                      "axi_interconnect_hps/S00_AXI"
                    ]
                  },
                  "S01_AXI_1": {
                    "interface_ports": [
                      "axi_dma_imag/M_AXI_S2MM",
                      "axi_interconnect_hps/S01_AXI"
                    ]
                  },
                  "S_AXIS_IM_1": {
                    "interface_ports": [
                      "S_AXIS_IM",
                      "packet_generator/S_AXIS_IM"
                    ]
                  },
                  "S_AXIS_RE_1": {
                    "interface_ports": [
                      "S_AXIS_RE",
                      "packet_generator/S_AXIS_RE"
                    ]
                  },
                  "axi_interconnect_1_M00_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_interconnect_hpm/S00_AXI"
                    ]
                  },
                  "axi_interconnect_M00_AXI": {
                    "interface_ports": [
                      "axi_dma_real/S_AXI_LITE",
                      "axi_interconnect_hpm/M00_AXI"
                    ]
                  },
                  "axi_interconnect_M01_AXI": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXI_LITE",
                      "axi_interconnect_hpm/M01_AXI"
                    ]
                  },
                  "axi_interconnect_hpm_M02_AXI": {
                    "interface_ports": [
                      "axi_interconnect_hpm/M02_AXI",
                      "packet_generator/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_M00_AXI": {
                    "interface_ports": [
                      "M_AXI",
                      "axi_interconnect_hps/M00_AXI"
                    ]
                  },
                  "axis_clock_converter_im_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXIS_S2MM",
                      "axis_clock_converter_im/M_AXIS"
                    ]
                  },
                  "axis_clock_converter_re_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_real/S_AXIS_S2MM",
                      "axis_clock_converter_re/M_AXIS"
                    ]
                  },
                  "packet_generator_0_M_AXIS_IM": {
                    "interface_ports": [
                      "axis_clock_converter_im/S_AXIS",
                      "packet_generator/M_AXIS_IM"
                    ]
                  },
                  "packet_generator_0_M_AXIS_RE": {
                    "interface_ports": [
                      "axis_clock_converter_re/S_AXIS",
                      "packet_generator/M_AXIS_RE"
                    ]
                  }
                },
                "nets": {
                  "axi_dma_imag_s2mm_introut": {
                    "ports": [
                      "axi_dma_imag/s2mm_introut",
                      "concat_irq/In1"
                    ]
                  },
                  "axi_dma_real_s2mm_introut": {
                    "ports": [
                      "axi_dma_real/s2mm_introut",
                      "concat_irq/In0"
                    ]
                  },
                  "concat_irq_dout": {
                    "ports": [
                      "concat_irq/dout",
                      "irq"
                    ]
                  },
                  "proc_sys_reset_1_peripheral_aresetn": {
                    "ports": [
                      "m_axis_aresetn",
                      "axi_dma_imag/axi_resetn",
                      "axi_dma_real/axi_resetn",
                      "axi_interconnect_hpm/M00_ARESETN",
                      "axi_interconnect_hpm/M01_ARESETN",
                      "axi_interconnect_hps/ARESETN",
                      "axi_interconnect_hps/S00_ARESETN",
                      "axi_interconnect_hps/M00_ARESETN",
                      "axi_interconnect_hps/S01_ARESETN",
                      "axis_clock_converter_im/m_axis_aresetn",
                      "axis_clock_converter_re/m_axis_aresetn"
                    ]
                  },
                  "proc_sys_reset_adc0_peripheral_aresetn": {
                    "ports": [
                      "s_axis_aresetn",
                      "packet_generator/aresetn",
                      "axi_interconnect_hpm/M02_ARESETN",
                      "axis_clock_converter_im/s_axis_aresetn",
                      "axis_clock_converter_re/s_axis_aresetn"
                    ]
                  },
                  "rfdc_clk_adc0": {
                    "ports": [
                      "s_axis_aclk",
                      "packet_generator/aclk",
                      "axi_interconnect_hpm/M02_ACLK",
                      "axis_clock_converter_im/s_axis_aclk",
                      "axis_clock_converter_re/s_axis_aclk"
                    ]
                  },
                  "rst_ps8_0_99M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_interconnect_hpm/ARESETN",
                      "axi_interconnect_hpm/S00_ARESETN"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk0": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_interconnect_hpm/ACLK",
                      "axi_interconnect_hpm/S00_ACLK"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "m_axis_aclk",
                      "axi_dma_imag/s_axi_lite_aclk",
                      "axi_dma_imag/m_axi_s2mm_aclk",
                      "axi_dma_real/s_axi_lite_aclk",
                      "axi_dma_real/m_axi_s2mm_aclk",
                      "axi_interconnect_hpm/M00_ACLK",
                      "axi_interconnect_hpm/M01_ACLK",
                      "axi_interconnect_hps/ACLK",
                      "axi_interconnect_hps/S00_ACLK",
                      "axi_interconnect_hps/M00_ACLK",
                      "axi_interconnect_hps/S01_ACLK",
                      "axis_clock_converter_im/m_axis_aclk",
                      "axis_clock_converter_re/m_axis_aclk"
                    ]
                  }
                }
              },
              "channel_01": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXIS_IM": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS_RE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "irq": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_dma_imag": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_imag_1",
                    "xci_path": "ip/base_axi_dma_imag_1/base_axi_dma_imag_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axi_dma_imag",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_dma_real": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_real_1",
                    "xci_path": "ip/base_axi_dma_real_1/base_axi_dma_real_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axi_dma_real",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_interconnect_hpm": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hpm_2/base_axi_interconnect_hpm_2.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hpm",
                    "xci_name": "base_axi_interconnect_hpm_2",
                    "parameters": {
                      "NUM_MI": {
                        "value": "3"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M01_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M02_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M01_ARESETN"
                          }
                        }
                      },
                      "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M02_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M02_ARESETN"
                          }
                        }
                      },
                      "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_12",
                        "xci_path": "ip/base_xbar_12/base_xbar_12.xci",
                        "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hpm/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "3"
                          },
                          "NUM_SI": {
                            "value": "1"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI",
                              "M01_AXI",
                              "M02_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_5",
                            "xci_path": "ip/base_auto_cc_5/base_auto_cc_5.xci",
                            "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hpm/m00_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m00_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m00_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_6",
                            "xci_path": "ip/base_auto_cc_6/base_auto_cc_6.xci",
                            "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hpm/m01_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m01_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m01_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m02_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_7",
                            "xci_path": "ip/base_auto_cc_7/base_auto_cc_7.xci",
                            "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hpm/m02_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m02_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m02_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hpm_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "m01_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m01_couplers/M_AXI",
                          "M01_AXI"
                        ]
                      },
                      "m02_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m02_couplers/M_AXI",
                          "M02_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m01_couplers": {
                        "interface_ports": [
                          "xbar/M01_AXI",
                          "m01_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m02_couplers": {
                        "interface_ports": [
                          "xbar/M02_AXI",
                          "m02_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M00_ACLK_1": {
                        "ports": [
                          "M00_ACLK",
                          "m00_couplers/M_ACLK"
                        ]
                      },
                      "M00_ARESETN_1": {
                        "ports": [
                          "M00_ARESETN",
                          "m00_couplers/M_ARESETN"
                        ]
                      },
                      "M01_ACLK_1": {
                        "ports": [
                          "M01_ACLK",
                          "m01_couplers/M_ACLK"
                        ]
                      },
                      "M01_ARESETN_1": {
                        "ports": [
                          "M01_ARESETN",
                          "m01_couplers/M_ARESETN"
                        ]
                      },
                      "M02_ACLK_1": {
                        "ports": [
                          "M02_ACLK",
                          "m02_couplers/M_ACLK"
                        ]
                      },
                      "M02_ARESETN_1": {
                        "ports": [
                          "M02_ARESETN",
                          "m02_couplers/M_ARESETN"
                        ]
                      },
                      "S00_ACLK_1": {
                        "ports": [
                          "S00_ACLK",
                          "s00_couplers/S_ACLK"
                        ]
                      },
                      "S00_ARESETN_1": {
                        "ports": [
                          "S00_ARESETN",
                          "s00_couplers/S_ARESETN"
                        ]
                      },
                      "axi_interconnect_hpm_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK",
                          "m01_couplers/S_ACLK",
                          "m02_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hpm_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN",
                          "m01_couplers/S_ARESETN",
                          "m02_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axi_interconnect_hps": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hps_2/base_axi_interconnect_hps_2.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hps",
                    "xci_name": "base_axi_interconnect_hps_2",
                    "parameters": {
                      "M00_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "S01_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S01_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S01_ARESETN"
                          }
                        }
                      },
                      "S01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_13",
                        "xci_path": "ip/base_xbar_13/base_xbar_13.xci",
                        "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hps/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "1"
                          },
                          "NUM_SI": {
                            "value": "2"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          },
                          "S01_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s00_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s00_data_fifo_6",
                            "xci_path": "ip/base_s00_data_fifo_6/base_s00_data_fifo_6.xci",
                            "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hps/s00_couplers/s00_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s00_data_fifo/S_AXI"
                            ]
                          },
                          "s00_data_fifo_to_s00_couplers": {
                            "interface_ports": [
                              "s00_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s00_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s00_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "s01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s01_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s01_data_fifo_4",
                            "xci_path": "ip/base_s01_data_fifo_4/base_s01_data_fifo_4.xci",
                            "inst_hier_path": "radio/receiver/channel_01/axi_interconnect_hps/s01_couplers/s01_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s01_couplers_to_s01_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s01_data_fifo/S_AXI"
                            ]
                          },
                          "s01_data_fifo_to_s01_couplers": {
                            "interface_ports": [
                              "s01_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s01_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s01_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "m00_couplers_to_m00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hps_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "axi_interconnect_hps_to_s01_couplers": {
                        "interface_ports": [
                          "S01_AXI",
                          "s01_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hps": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "s01_couplers_to_xbar": {
                        "interface_ports": [
                          "s01_couplers/M_AXI",
                          "xbar/S01_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "axi_interconnect_hps_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/S_ACLK",
                          "s01_couplers/S_ACLK",
                          "s00_couplers/M_ACLK",
                          "s01_couplers/M_ACLK",
                          "m00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hps_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/S_ARESETN",
                          "s01_couplers/S_ARESETN",
                          "s00_couplers/M_ARESETN",
                          "s01_couplers/M_ARESETN",
                          "m00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_im": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_im_1",
                    "xci_path": "ip/base_axis_clock_converter_im_1/base_axis_clock_converter_im_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axis_clock_converter_im",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_re": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_re_1",
                    "xci_path": "ip/base_axis_clock_converter_re_1/base_axis_clock_converter_re_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/axis_clock_converter_re",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "concat_irq": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "6",
                    "xci_name": "base_concat_irq_1",
                    "xci_path": "ip/base_concat_irq_1/base_concat_irq_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/concat_irq"
                  },
                  "packet_generator": {
                    "vlnv": "xilinx.com:ip:packet_generator:1.0",
                    "ip_revision": "5",
                    "xci_name": "base_packet_generator_1",
                    "xci_path": "ip/base_packet_generator_1/base_packet_generator_1.xci",
                    "inst_hier_path": "radio/receiver/channel_01/packet_generator",
                    "parameters": {
                      "C_S_AXIS_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S00_AXI_4": {
                    "interface_ports": [
                      "axi_dma_real/M_AXI_S2MM",
                      "axi_interconnect_hps/S00_AXI"
                    ]
                  },
                  "S01_AXI_1": {
                    "interface_ports": [
                      "axi_dma_imag/M_AXI_S2MM",
                      "axi_interconnect_hps/S01_AXI"
                    ]
                  },
                  "S_AXIS_IM_1": {
                    "interface_ports": [
                      "S_AXIS_IM",
                      "packet_generator/S_AXIS_IM"
                    ]
                  },
                  "S_AXIS_RE_1": {
                    "interface_ports": [
                      "S_AXIS_RE",
                      "packet_generator/S_AXIS_RE"
                    ]
                  },
                  "axi_interconnect_1_M00_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_interconnect_hpm/S00_AXI"
                    ]
                  },
                  "axi_interconnect_M00_AXI": {
                    "interface_ports": [
                      "axi_dma_real/S_AXI_LITE",
                      "axi_interconnect_hpm/M00_AXI"
                    ]
                  },
                  "axi_interconnect_M01_AXI": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXI_LITE",
                      "axi_interconnect_hpm/M01_AXI"
                    ]
                  },
                  "axi_interconnect_hpm_M02_AXI": {
                    "interface_ports": [
                      "axi_interconnect_hpm/M02_AXI",
                      "packet_generator/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_M00_AXI": {
                    "interface_ports": [
                      "M_AXI",
                      "axi_interconnect_hps/M00_AXI"
                    ]
                  },
                  "axis_clock_converter_im_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXIS_S2MM",
                      "axis_clock_converter_im/M_AXIS"
                    ]
                  },
                  "axis_clock_converter_re_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_real/S_AXIS_S2MM",
                      "axis_clock_converter_re/M_AXIS"
                    ]
                  },
                  "packet_generator_0_M_AXIS_IM": {
                    "interface_ports": [
                      "axis_clock_converter_im/S_AXIS",
                      "packet_generator/M_AXIS_IM"
                    ]
                  },
                  "packet_generator_0_M_AXIS_RE": {
                    "interface_ports": [
                      "axis_clock_converter_re/S_AXIS",
                      "packet_generator/M_AXIS_RE"
                    ]
                  }
                },
                "nets": {
                  "axi_dma_imag_s2mm_introut": {
                    "ports": [
                      "axi_dma_imag/s2mm_introut",
                      "concat_irq/In1"
                    ]
                  },
                  "axi_dma_real_s2mm_introut": {
                    "ports": [
                      "axi_dma_real/s2mm_introut",
                      "concat_irq/In0"
                    ]
                  },
                  "concat_irq_dout": {
                    "ports": [
                      "concat_irq/dout",
                      "irq"
                    ]
                  },
                  "proc_sys_reset_1_peripheral_aresetn": {
                    "ports": [
                      "m_axis_aresetn",
                      "axi_dma_imag/axi_resetn",
                      "axi_dma_real/axi_resetn",
                      "axi_interconnect_hpm/M00_ARESETN",
                      "axi_interconnect_hpm/M01_ARESETN",
                      "axi_interconnect_hps/ARESETN",
                      "axi_interconnect_hps/S00_ARESETN",
                      "axi_interconnect_hps/M00_ARESETN",
                      "axi_interconnect_hps/S01_ARESETN",
                      "axis_clock_converter_im/m_axis_aresetn",
                      "axis_clock_converter_re/m_axis_aresetn"
                    ]
                  },
                  "proc_sys_reset_adc0_peripheral_aresetn": {
                    "ports": [
                      "s_axis_aresetn",
                      "packet_generator/aresetn",
                      "axi_interconnect_hpm/M02_ARESETN",
                      "axis_clock_converter_im/s_axis_aresetn",
                      "axis_clock_converter_re/s_axis_aresetn"
                    ]
                  },
                  "rfdc_clk_adc0": {
                    "ports": [
                      "s_axis_aclk",
                      "packet_generator/aclk",
                      "axi_interconnect_hpm/M02_ACLK",
                      "axis_clock_converter_im/s_axis_aclk",
                      "axis_clock_converter_re/s_axis_aclk"
                    ]
                  },
                  "rst_ps8_0_99M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_interconnect_hpm/ARESETN",
                      "axi_interconnect_hpm/S00_ARESETN"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk0": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_interconnect_hpm/ACLK",
                      "axi_interconnect_hpm/S00_ACLK"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "m_axis_aclk",
                      "axi_dma_imag/s_axi_lite_aclk",
                      "axi_dma_imag/m_axi_s2mm_aclk",
                      "axi_dma_real/s_axi_lite_aclk",
                      "axi_dma_real/m_axi_s2mm_aclk",
                      "axi_interconnect_hpm/M00_ACLK",
                      "axi_interconnect_hpm/M01_ACLK",
                      "axi_interconnect_hps/ACLK",
                      "axi_interconnect_hps/S00_ACLK",
                      "axi_interconnect_hps/M00_ACLK",
                      "axi_interconnect_hps/S01_ACLK",
                      "axis_clock_converter_im/m_axis_aclk",
                      "axis_clock_converter_re/m_axis_aclk"
                    ]
                  }
                }
              },
              "channel_20": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXIS_IM": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS_RE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "irq": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_dma_imag": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_imag_2",
                    "xci_path": "ip/base_axi_dma_imag_2/base_axi_dma_imag_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axi_dma_imag",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_dma_real": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_real_2",
                    "xci_path": "ip/base_axi_dma_real_2/base_axi_dma_real_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axi_dma_real",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_interconnect_hpm": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hpm_3/base_axi_interconnect_hpm_3.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hpm",
                    "xci_name": "base_axi_interconnect_hpm_3",
                    "parameters": {
                      "NUM_MI": {
                        "value": "3"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M01_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M02_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M01_ARESETN"
                          }
                        }
                      },
                      "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M02_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M02_ARESETN"
                          }
                        }
                      },
                      "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_14",
                        "xci_path": "ip/base_xbar_14/base_xbar_14.xci",
                        "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hpm/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "3"
                          },
                          "NUM_SI": {
                            "value": "1"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI",
                              "M01_AXI",
                              "M02_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_8",
                            "xci_path": "ip/base_auto_cc_8/base_auto_cc_8.xci",
                            "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hpm/m00_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m00_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m00_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_9",
                            "xci_path": "ip/base_auto_cc_9/base_auto_cc_9.xci",
                            "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hpm/m01_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m01_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m01_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m02_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_10",
                            "xci_path": "ip/base_auto_cc_10/base_auto_cc_10.xci",
                            "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hpm/m02_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m02_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m02_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hpm_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "m01_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m01_couplers/M_AXI",
                          "M01_AXI"
                        ]
                      },
                      "m02_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m02_couplers/M_AXI",
                          "M02_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m01_couplers": {
                        "interface_ports": [
                          "xbar/M01_AXI",
                          "m01_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m02_couplers": {
                        "interface_ports": [
                          "xbar/M02_AXI",
                          "m02_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M00_ACLK_1": {
                        "ports": [
                          "M00_ACLK",
                          "m00_couplers/M_ACLK"
                        ]
                      },
                      "M00_ARESETN_1": {
                        "ports": [
                          "M00_ARESETN",
                          "m00_couplers/M_ARESETN"
                        ]
                      },
                      "M01_ACLK_1": {
                        "ports": [
                          "M01_ACLK",
                          "m01_couplers/M_ACLK"
                        ]
                      },
                      "M01_ARESETN_1": {
                        "ports": [
                          "M01_ARESETN",
                          "m01_couplers/M_ARESETN"
                        ]
                      },
                      "M02_ACLK_1": {
                        "ports": [
                          "M02_ACLK",
                          "m02_couplers/M_ACLK"
                        ]
                      },
                      "M02_ARESETN_1": {
                        "ports": [
                          "M02_ARESETN",
                          "m02_couplers/M_ARESETN"
                        ]
                      },
                      "S00_ACLK_1": {
                        "ports": [
                          "S00_ACLK",
                          "s00_couplers/S_ACLK"
                        ]
                      },
                      "S00_ARESETN_1": {
                        "ports": [
                          "S00_ARESETN",
                          "s00_couplers/S_ARESETN"
                        ]
                      },
                      "axi_interconnect_hpm_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK",
                          "m01_couplers/S_ACLK",
                          "m02_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hpm_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN",
                          "m01_couplers/S_ARESETN",
                          "m02_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axi_interconnect_hps": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hps_3/base_axi_interconnect_hps_3.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hps",
                    "xci_name": "base_axi_interconnect_hps_3",
                    "parameters": {
                      "M00_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "S01_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S01_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S01_ARESETN"
                          }
                        }
                      },
                      "S01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_15",
                        "xci_path": "ip/base_xbar_15/base_xbar_15.xci",
                        "inst_hier_path": "radio/receiver/channel_20/axi_interconnect_hps/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "1"
                          },
                          "NUM_SI": {
                            "value": "2"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          },
                          "S01_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "s01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s01_couplers_to_s01_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "m00_couplers_to_m00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hps_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "axi_interconnect_hps_to_s01_couplers": {
                        "interface_ports": [
                          "S01_AXI",
                          "s01_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hps": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "s01_couplers_to_xbar": {
                        "interface_ports": [
                          "s01_couplers/M_AXI",
                          "xbar/S01_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "axi_interconnect_hps_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/S_ACLK",
                          "s01_couplers/S_ACLK",
                          "s00_couplers/M_ACLK",
                          "s01_couplers/M_ACLK",
                          "m00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hps_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/S_ARESETN",
                          "s01_couplers/S_ARESETN",
                          "s00_couplers/M_ARESETN",
                          "s01_couplers/M_ARESETN",
                          "m00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_im": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_im_2",
                    "xci_path": "ip/base_axis_clock_converter_im_2/base_axis_clock_converter_im_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axis_clock_converter_im",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_re": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_re_2",
                    "xci_path": "ip/base_axis_clock_converter_re_2/base_axis_clock_converter_re_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/axis_clock_converter_re",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "concat_irq": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "6",
                    "xci_name": "base_concat_irq_2",
                    "xci_path": "ip/base_concat_irq_2/base_concat_irq_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/concat_irq"
                  },
                  "packet_generator": {
                    "vlnv": "xilinx.com:ip:packet_generator:1.0",
                    "ip_revision": "5",
                    "xci_name": "base_packet_generator_2",
                    "xci_path": "ip/base_packet_generator_2/base_packet_generator_2.xci",
                    "inst_hier_path": "radio/receiver/channel_20/packet_generator",
                    "parameters": {
                      "C_S_AXIS_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S00_AXI_4": {
                    "interface_ports": [
                      "axi_dma_real/M_AXI_S2MM",
                      "axi_interconnect_hps/S00_AXI"
                    ]
                  },
                  "S01_AXI_1": {
                    "interface_ports": [
                      "axi_dma_imag/M_AXI_S2MM",
                      "axi_interconnect_hps/S01_AXI"
                    ]
                  },
                  "S_AXIS_IM_1": {
                    "interface_ports": [
                      "S_AXIS_IM",
                      "packet_generator/S_AXIS_IM"
                    ]
                  },
                  "S_AXIS_RE_1": {
                    "interface_ports": [
                      "S_AXIS_RE",
                      "packet_generator/S_AXIS_RE"
                    ]
                  },
                  "axi_interconnect_1_M00_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_interconnect_hpm/S00_AXI"
                    ]
                  },
                  "axi_interconnect_M00_AXI": {
                    "interface_ports": [
                      "axi_dma_real/S_AXI_LITE",
                      "axi_interconnect_hpm/M00_AXI"
                    ]
                  },
                  "axi_interconnect_M01_AXI": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXI_LITE",
                      "axi_interconnect_hpm/M01_AXI"
                    ]
                  },
                  "axi_interconnect_hpm_M02_AXI": {
                    "interface_ports": [
                      "axi_interconnect_hpm/M02_AXI",
                      "packet_generator/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_M00_AXI": {
                    "interface_ports": [
                      "M_AXI",
                      "axi_interconnect_hps/M00_AXI"
                    ]
                  },
                  "axis_clock_converter_im_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXIS_S2MM",
                      "axis_clock_converter_im/M_AXIS"
                    ]
                  },
                  "axis_clock_converter_re_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_real/S_AXIS_S2MM",
                      "axis_clock_converter_re/M_AXIS"
                    ]
                  },
                  "packet_generator_M_AXIS_IM": {
                    "interface_ports": [
                      "axis_clock_converter_im/S_AXIS",
                      "packet_generator/M_AXIS_IM"
                    ]
                  },
                  "packet_generator_M_AXIS_RE": {
                    "interface_ports": [
                      "axis_clock_converter_re/S_AXIS",
                      "packet_generator/M_AXIS_RE"
                    ]
                  }
                },
                "nets": {
                  "axi_dma_imag_s2mm_introut": {
                    "ports": [
                      "axi_dma_imag/s2mm_introut",
                      "concat_irq/In1"
                    ]
                  },
                  "axi_dma_real_s2mm_introut": {
                    "ports": [
                      "axi_dma_real/s2mm_introut",
                      "concat_irq/In0"
                    ]
                  },
                  "concat_irq_dout": {
                    "ports": [
                      "concat_irq/dout",
                      "irq"
                    ]
                  },
                  "proc_sys_reset_1_peripheral_aresetn": {
                    "ports": [
                      "m_axis_aresetn",
                      "axi_dma_imag/axi_resetn",
                      "axi_dma_real/axi_resetn",
                      "axi_interconnect_hpm/M00_ARESETN",
                      "axi_interconnect_hpm/M01_ARESETN",
                      "axi_interconnect_hps/ARESETN",
                      "axi_interconnect_hps/S00_ARESETN",
                      "axi_interconnect_hps/M00_ARESETN",
                      "axi_interconnect_hps/S01_ARESETN",
                      "axis_clock_converter_im/m_axis_aresetn",
                      "axis_clock_converter_re/m_axis_aresetn"
                    ]
                  },
                  "proc_sys_reset_adc0_peripheral_aresetn": {
                    "ports": [
                      "s_axis_aresetn",
                      "packet_generator/aresetn",
                      "axi_interconnect_hpm/M02_ARESETN",
                      "axis_clock_converter_im/s_axis_aresetn",
                      "axis_clock_converter_re/s_axis_aresetn"
                    ]
                  },
                  "rfdc_clk_adc0": {
                    "ports": [
                      "s_axis_aclk",
                      "packet_generator/aclk",
                      "axi_interconnect_hpm/M02_ACLK",
                      "axis_clock_converter_im/s_axis_aclk",
                      "axis_clock_converter_re/s_axis_aclk"
                    ]
                  },
                  "rst_ps8_0_99M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_interconnect_hpm/ARESETN",
                      "axi_interconnect_hpm/S00_ARESETN"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk0": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_interconnect_hpm/ACLK",
                      "axi_interconnect_hpm/S00_ACLK"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "m_axis_aclk",
                      "axi_dma_imag/s_axi_lite_aclk",
                      "axi_dma_imag/m_axi_s2mm_aclk",
                      "axi_dma_real/s_axi_lite_aclk",
                      "axi_dma_real/m_axi_s2mm_aclk",
                      "axi_interconnect_hpm/M00_ACLK",
                      "axi_interconnect_hpm/M01_ACLK",
                      "axi_interconnect_hps/ACLK",
                      "axi_interconnect_hps/S00_ACLK",
                      "axi_interconnect_hps/M00_ACLK",
                      "axi_interconnect_hps/S01_ACLK",
                      "axis_clock_converter_im/m_axis_aclk",
                      "axis_clock_converter_re/m_axis_aclk"
                    ]
                  }
                }
              },
              "channel_21": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXIS_IM": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS_RE": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "irq": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "m_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axi_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "s_axis_aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "s_axis_aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_dma_imag": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_imag_3",
                    "xci_path": "ip/base_axi_dma_imag_3/base_axi_dma_imag_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axi_dma_imag",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_dma_real": {
                    "vlnv": "xilinx.com:ip:axi_dma:7.1",
                    "ip_revision": "32",
                    "xci_name": "base_axi_dma_real_3",
                    "xci_path": "ip/base_axi_dma_real_3/base_axi_dma_real_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axi_dma_real",
                    "parameters": {
                      "c_addr_width": {
                        "value": "64"
                      },
                      "c_include_mm2s": {
                        "value": "0"
                      },
                      "c_include_sg": {
                        "value": "0"
                      },
                      "c_s2mm_burst_size": {
                        "value": "256"
                      },
                      "c_sg_length_width": {
                        "value": "26"
                      }
                    },
                    "interface_ports": {
                      "M_AXI_S2MM": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Master",
                        "address_space_ref": "Data_S2MM",
                        "base_address": {
                          "minimum": "0x00000000",
                          "maximum": "0xFFFFFFFFFFFFFFFF",
                          "width": "64"
                        }
                      }
                    },
                    "addressing": {
                      "address_spaces": {
                        "Data_S2MM": {
                          "range": "16E",
                          "width": "64"
                        }
                      }
                    }
                  },
                  "axi_interconnect_hpm": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hpm_4/base_axi_interconnect_hpm_4.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hpm",
                    "xci_name": "base_axi_interconnect_hpm_4",
                    "parameters": {
                      "NUM_MI": {
                        "value": "3"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M01_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M02_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M01_ARESETN"
                          }
                        }
                      },
                      "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M02_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M02_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M02_ARESETN"
                          }
                        }
                      },
                      "M02_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_16",
                        "xci_path": "ip/base_xbar_16/base_xbar_16.xci",
                        "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hpm/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "3"
                          },
                          "NUM_SI": {
                            "value": "1"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI",
                              "M01_AXI",
                              "M02_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_11",
                            "xci_path": "ip/base_auto_cc_11/base_auto_cc_11.xci",
                            "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hpm/m00_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m00_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m00_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_12",
                            "xci_path": "ip/base_auto_cc_12/base_auto_cc_12.xci",
                            "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hpm/m01_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m01_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m01_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      },
                      "m02_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "auto_cc": {
                            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_auto_cc_13",
                            "xci_path": "ip/base_auto_cc_13/base_auto_cc_13.xci",
                            "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hpm/m02_couplers/auto_cc",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "auto_cc_to_m02_couplers": {
                            "interface_ports": [
                              "M_AXI",
                              "auto_cc/M_AXI"
                            ]
                          },
                          "m02_couplers_to_auto_cc": {
                            "interface_ports": [
                              "S_AXI",
                              "auto_cc/S_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "auto_cc/m_axi_aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "auto_cc/m_axi_aresetn"
                            ]
                          },
                          "S_ACLK_1": {
                            "ports": [
                              "S_ACLK",
                              "auto_cc/s_axi_aclk"
                            ]
                          },
                          "S_ARESETN_1": {
                            "ports": [
                              "S_ARESETN",
                              "auto_cc/s_axi_aresetn"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hpm_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "m01_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m01_couplers/M_AXI",
                          "M01_AXI"
                        ]
                      },
                      "m02_couplers_to_axi_interconnect_hpm": {
                        "interface_ports": [
                          "m02_couplers/M_AXI",
                          "M02_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m01_couplers": {
                        "interface_ports": [
                          "xbar/M01_AXI",
                          "m01_couplers/S_AXI"
                        ]
                      },
                      "xbar_to_m02_couplers": {
                        "interface_ports": [
                          "xbar/M02_AXI",
                          "m02_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M00_ACLK_1": {
                        "ports": [
                          "M00_ACLK",
                          "m00_couplers/M_ACLK"
                        ]
                      },
                      "M00_ARESETN_1": {
                        "ports": [
                          "M00_ARESETN",
                          "m00_couplers/M_ARESETN"
                        ]
                      },
                      "M01_ACLK_1": {
                        "ports": [
                          "M01_ACLK",
                          "m01_couplers/M_ACLK"
                        ]
                      },
                      "M01_ARESETN_1": {
                        "ports": [
                          "M01_ARESETN",
                          "m01_couplers/M_ARESETN"
                        ]
                      },
                      "M02_ACLK_1": {
                        "ports": [
                          "M02_ACLK",
                          "m02_couplers/M_ACLK"
                        ]
                      },
                      "M02_ARESETN_1": {
                        "ports": [
                          "M02_ARESETN",
                          "m02_couplers/M_ARESETN"
                        ]
                      },
                      "S00_ACLK_1": {
                        "ports": [
                          "S00_ACLK",
                          "s00_couplers/S_ACLK"
                        ]
                      },
                      "S00_ARESETN_1": {
                        "ports": [
                          "S00_ARESETN",
                          "s00_couplers/S_ARESETN"
                        ]
                      },
                      "axi_interconnect_hpm_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK",
                          "m01_couplers/S_ACLK",
                          "m02_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hpm_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN",
                          "m01_couplers/S_ARESETN",
                          "m02_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axi_interconnect_hps": {
                    "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                    "xci_path": "ip/base_axi_interconnect_hps_4/base_axi_interconnect_hps_4.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hps",
                    "xci_name": "base_axi_interconnect_hps_4",
                    "parameters": {
                      "M00_HAS_DATA_FIFO": {
                        "value": "0"
                      },
                      "NUM_MI": {
                        "value": "1"
                      },
                      "NUM_SI": {
                        "value": "2"
                      },
                      "S00_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "S01_HAS_DATA_FIFO": {
                        "value": "2"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "M00_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S01_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_RESET": {
                            "value": "ARESETN"
                          }
                        }
                      },
                      "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S00_ARESETN"
                          }
                        }
                      },
                      "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M00_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M00_ARESETN"
                          }
                        }
                      },
                      "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S01_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S01_ARESETN"
                          }
                        }
                      },
                      "S01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "ip_revision": "32",
                        "xci_name": "base_xbar_17",
                        "xci_path": "ip/base_xbar_17/base_xbar_17.xci",
                        "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hps/xbar",
                        "parameters": {
                          "NUM_MI": {
                            "value": "1"
                          },
                          "NUM_SI": {
                            "value": "2"
                          },
                          "STRATEGY": {
                            "value": "0"
                          }
                        },
                        "interface_ports": {
                          "S00_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          },
                          "S01_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M00_AXI"
                            ]
                          }
                        }
                      },
                      "s00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s00_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s00_data_fifo_7",
                            "xci_path": "ip/base_s00_data_fifo_7/base_s00_data_fifo_7.xci",
                            "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hps/s00_couplers/s00_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s00_couplers_to_s00_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s00_data_fifo/S_AXI"
                            ]
                          },
                          "s00_data_fifo_to_s00_couplers": {
                            "interface_ports": [
                              "s00_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s00_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s00_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "s01_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "components": {
                          "s01_data_fifo": {
                            "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                            "ip_revision": "30",
                            "xci_name": "base_s01_data_fifo_5",
                            "xci_path": "ip/base_s01_data_fifo_5/base_s01_data_fifo_5.xci",
                            "inst_hier_path": "radio/receiver/channel_21/axi_interconnect_hps/s01_couplers/s01_data_fifo",
                            "interface_ports": {
                              "S_AXI": {
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                                "mode": "Slave",
                                "bridges": [
                                  "M_AXI"
                                ]
                              }
                            }
                          }
                        },
                        "interface_nets": {
                          "s01_couplers_to_s01_data_fifo": {
                            "interface_ports": [
                              "S_AXI",
                              "s01_data_fifo/S_AXI"
                            ]
                          },
                          "s01_data_fifo_to_s01_couplers": {
                            "interface_ports": [
                              "s01_data_fifo/M_AXI",
                              "M_AXI"
                            ]
                          }
                        },
                        "nets": {
                          "M_ACLK_1": {
                            "ports": [
                              "M_ACLK",
                              "s01_data_fifo/aclk"
                            ]
                          },
                          "M_ARESETN_1": {
                            "ports": [
                              "M_ARESETN",
                              "s01_data_fifo/aresetn"
                            ]
                          }
                        }
                      },
                      "m00_couplers": {
                        "interface_ports": {
                          "M_AXI": {
                            "mode": "Master",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          },
                          "S_AXI": {
                            "mode": "Slave",
                            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                          }
                        },
                        "ports": {
                          "M_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "M_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "M_ARESETN"
                              }
                            }
                          },
                          "M_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          },
                          "S_ACLK": {
                            "type": "clk",
                            "direction": "I",
                            "parameters": {
                              "ASSOCIATED_BUSIF": {
                                "value": "S_AXI"
                              },
                              "ASSOCIATED_RESET": {
                                "value": "S_ARESETN"
                              }
                            }
                          },
                          "S_ARESETN": {
                            "type": "rst",
                            "direction": "I"
                          }
                        },
                        "interface_nets": {
                          "m00_couplers_to_m00_couplers": {
                            "interface_ports": [
                              "S_AXI",
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "axi_interconnect_hps_to_s00_couplers": {
                        "interface_ports": [
                          "S00_AXI",
                          "s00_couplers/S_AXI"
                        ]
                      },
                      "axi_interconnect_hps_to_s01_couplers": {
                        "interface_ports": [
                          "S01_AXI",
                          "s01_couplers/S_AXI"
                        ]
                      },
                      "m00_couplers_to_axi_interconnect_hps": {
                        "interface_ports": [
                          "m00_couplers/M_AXI",
                          "M00_AXI"
                        ]
                      },
                      "s00_couplers_to_xbar": {
                        "interface_ports": [
                          "s00_couplers/M_AXI",
                          "xbar/S00_AXI"
                        ]
                      },
                      "s01_couplers_to_xbar": {
                        "interface_ports": [
                          "s01_couplers/M_AXI",
                          "xbar/S01_AXI"
                        ]
                      },
                      "xbar_to_m00_couplers": {
                        "interface_ports": [
                          "xbar/M00_AXI",
                          "m00_couplers/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "axi_interconnect_hps_ACLK_net": {
                        "ports": [
                          "ACLK",
                          "xbar/aclk",
                          "s00_couplers/S_ACLK",
                          "s01_couplers/S_ACLK",
                          "s00_couplers/M_ACLK",
                          "s01_couplers/M_ACLK",
                          "m00_couplers/M_ACLK",
                          "m00_couplers/S_ACLK"
                        ]
                      },
                      "axi_interconnect_hps_ARESETN_net": {
                        "ports": [
                          "ARESETN",
                          "xbar/aresetn",
                          "s00_couplers/S_ARESETN",
                          "s01_couplers/S_ARESETN",
                          "s00_couplers/M_ARESETN",
                          "s01_couplers/M_ARESETN",
                          "m00_couplers/M_ARESETN",
                          "m00_couplers/S_ARESETN"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_im": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_im_3",
                    "xci_path": "ip/base_axis_clock_converter_im_3/base_axis_clock_converter_im_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axis_clock_converter_im",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "axis_clock_converter_re": {
                    "vlnv": "xilinx.com:ip:axis_clock_converter:1.1",
                    "ip_revision": "32",
                    "xci_name": "base_axis_clock_converter_re_3",
                    "xci_path": "ip/base_axis_clock_converter_re_3/base_axis_clock_converter_re_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/axis_clock_converter_re",
                    "parameters": {
                      "SYNCHRONIZATION_STAGES": {
                        "value": "5"
                      }
                    },
                    "interface_ports": {
                      "S_AXIS": {
                        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXIS"
                        ]
                      }
                    }
                  },
                  "concat_irq": {
                    "vlnv": "xilinx.com:ip:xlconcat:2.1",
                    "ip_revision": "6",
                    "xci_name": "base_concat_irq_3",
                    "xci_path": "ip/base_concat_irq_3/base_concat_irq_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/concat_irq"
                  },
                  "packet_generator": {
                    "vlnv": "xilinx.com:ip:packet_generator:1.0",
                    "ip_revision": "5",
                    "xci_name": "base_packet_generator_3",
                    "xci_path": "ip/base_packet_generator_3/base_packet_generator_3.xci",
                    "inst_hier_path": "radio/receiver/channel_21/packet_generator",
                    "parameters": {
                      "C_S_AXIS_DATA_WIDTH": {
                        "value": "128"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S00_AXI_4": {
                    "interface_ports": [
                      "axi_dma_real/M_AXI_S2MM",
                      "axi_interconnect_hps/S00_AXI"
                    ]
                  },
                  "S01_AXI_1": {
                    "interface_ports": [
                      "axi_dma_imag/M_AXI_S2MM",
                      "axi_interconnect_hps/S01_AXI"
                    ]
                  },
                  "S_AXIS_IM_1": {
                    "interface_ports": [
                      "S_AXIS_IM",
                      "packet_generator/S_AXIS_IM"
                    ]
                  },
                  "S_AXIS_RE_1": {
                    "interface_ports": [
                      "S_AXIS_RE",
                      "packet_generator/S_AXIS_RE"
                    ]
                  },
                  "axi_interconnect_1_M00_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_interconnect_hpm/S00_AXI"
                    ]
                  },
                  "axi_interconnect_M00_AXI": {
                    "interface_ports": [
                      "axi_dma_real/S_AXI_LITE",
                      "axi_interconnect_hpm/M00_AXI"
                    ]
                  },
                  "axi_interconnect_M01_AXI": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXI_LITE",
                      "axi_interconnect_hpm/M01_AXI"
                    ]
                  },
                  "axi_interconnect_hpm_M02_AXI": {
                    "interface_ports": [
                      "axi_interconnect_hpm/M02_AXI",
                      "packet_generator/S_AXI"
                    ]
                  },
                  "axi_interconnect_hps_M00_AXI": {
                    "interface_ports": [
                      "M_AXI",
                      "axi_interconnect_hps/M00_AXI"
                    ]
                  },
                  "axis_clock_converter_im_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_imag/S_AXIS_S2MM",
                      "axis_clock_converter_im/M_AXIS"
                    ]
                  },
                  "axis_clock_converter_re_M_AXIS": {
                    "interface_ports": [
                      "axi_dma_real/S_AXIS_S2MM",
                      "axis_clock_converter_re/M_AXIS"
                    ]
                  },
                  "packet_generator_0_M_AXIS_IM": {
                    "interface_ports": [
                      "axis_clock_converter_im/S_AXIS",
                      "packet_generator/M_AXIS_IM"
                    ]
                  },
                  "packet_generator_0_M_AXIS_RE": {
                    "interface_ports": [
                      "axis_clock_converter_re/S_AXIS",
                      "packet_generator/M_AXIS_RE"
                    ]
                  }
                },
                "nets": {
                  "axi_dma_imag_s2mm_introut": {
                    "ports": [
                      "axi_dma_imag/s2mm_introut",
                      "concat_irq/In1"
                    ]
                  },
                  "axi_dma_real_s2mm_introut": {
                    "ports": [
                      "axi_dma_real/s2mm_introut",
                      "concat_irq/In0"
                    ]
                  },
                  "concat_irq_dout": {
                    "ports": [
                      "concat_irq/dout",
                      "irq"
                    ]
                  },
                  "proc_sys_reset_1_peripheral_aresetn": {
                    "ports": [
                      "m_axis_aresetn",
                      "axi_dma_imag/axi_resetn",
                      "axi_dma_real/axi_resetn",
                      "axi_interconnect_hpm/M00_ARESETN",
                      "axi_interconnect_hpm/M01_ARESETN",
                      "axi_interconnect_hps/ARESETN",
                      "axi_interconnect_hps/S00_ARESETN",
                      "axi_interconnect_hps/M00_ARESETN",
                      "axi_interconnect_hps/S01_ARESETN",
                      "axis_clock_converter_im/m_axis_aresetn",
                      "axis_clock_converter_re/m_axis_aresetn"
                    ]
                  },
                  "proc_sys_reset_adc0_peripheral_aresetn": {
                    "ports": [
                      "s_axis_aresetn",
                      "packet_generator/aresetn",
                      "axi_interconnect_hpm/M02_ARESETN",
                      "axis_clock_converter_im/s_axis_aresetn",
                      "axis_clock_converter_re/s_axis_aresetn"
                    ]
                  },
                  "rfdc_clk_adc0": {
                    "ports": [
                      "s_axis_aclk",
                      "packet_generator/aclk",
                      "axi_interconnect_hpm/M02_ACLK",
                      "axis_clock_converter_im/s_axis_aclk",
                      "axis_clock_converter_re/s_axis_aclk"
                    ]
                  },
                  "rst_ps8_0_99M_peripheral_aresetn": {
                    "ports": [
                      "s_axi_aresetn",
                      "axi_interconnect_hpm/ARESETN",
                      "axi_interconnect_hpm/S00_ARESETN"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk0": {
                    "ports": [
                      "s_axi_aclk",
                      "axi_interconnect_hpm/ACLK",
                      "axi_interconnect_hpm/S00_ACLK"
                    ]
                  },
                  "zynq_ultra_ps_e_0_pl_clk1": {
                    "ports": [
                      "m_axis_aclk",
                      "axi_dma_imag/s_axi_lite_aclk",
                      "axi_dma_imag/m_axi_s2mm_aclk",
                      "axi_dma_real/s_axi_lite_aclk",
                      "axi_dma_real/m_axi_s2mm_aclk",
                      "axi_interconnect_hpm/M00_ACLK",
                      "axi_interconnect_hpm/M01_ACLK",
                      "axi_interconnect_hps/ACLK",
                      "axi_interconnect_hps/S00_ACLK",
                      "axi_interconnect_hps/M00_ACLK",
                      "axi_interconnect_hps/S01_ACLK",
                      "axis_clock_converter_im/m_axis_aclk",
                      "axis_clock_converter_re/m_axis_aclk"
                    ]
                  }
                }
              },
              "concat_irq": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "ip_revision": "6",
                "xci_name": "base_concat_irq_4",
                "xci_path": "ip/base_concat_irq_4/base_concat_irq_4.xci",
                "inst_hier_path": "radio/receiver/concat_irq",
                "parameters": {
                  "NUM_PORTS": {
                    "value": "4"
                  }
                }
              },
              "proc_sys_reset_adc0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "15",
                "xci_name": "base_proc_sys_reset_adc0_0",
                "xci_path": "ip/base_proc_sys_reset_adc0_0/base_proc_sys_reset_adc0_0.xci",
                "inst_hier_path": "radio/receiver/proc_sys_reset_adc0"
              },
              "proc_sys_reset_adc2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "15",
                "xci_name": "base_proc_sys_reset_adc2_0",
                "xci_path": "ip/base_proc_sys_reset_adc2_0/base_proc_sys_reset_adc2_0.xci",
                "inst_hier_path": "radio/receiver/proc_sys_reset_adc2"
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXIS_ADC_01_IM",
                  "channel_01/S_AXIS_IM"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "S_AXIS_ADC_01_RE",
                  "channel_01/S_AXIS_RE"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXIS_ADC_21_RE",
                  "channel_21/S_AXIS_RE"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "S_AXIS_ADC_21_IM",
                  "channel_21/S_AXIS_IM"
                ]
              },
              "S00_AXI_3": {
                "interface_ports": [
                  "S_AXI",
                  "axi_interconnect_hpm/S00_AXI"
                ]
              },
              "S_AXIS_ADC_20_IM_1": {
                "interface_ports": [
                  "S_AXIS_ADC_20_IM",
                  "channel_20/S_AXIS_IM"
                ]
              },
              "S_AXIS_ADC_20_RE_1": {
                "interface_ports": [
                  "S_AXIS_ADC_20_RE",
                  "channel_20/S_AXIS_RE"
                ]
              },
              "S_AXI_1": {
                "interface_ports": [
                  "axi_interconnect_hpm/M01_AXI",
                  "channel_20/S_AXI"
                ]
              },
              "axi_interconnect_1_M00_AXI": {
                "interface_ports": [
                  "axi_interconnect_hpm/M00_AXI",
                  "channel_00/S_AXI"
                ]
              },
              "axi_interconnect_hpm_M02_AXI": {
                "interface_ports": [
                  "axi_interconnect_hpm/M02_AXI",
                  "channel_01/S_AXI"
                ]
              },
              "axi_interconnect_hpm_M03_AXI": {
                "interface_ports": [
                  "axi_interconnect_hpm/M03_AXI",
                  "channel_21/S_AXI"
                ]
              },
              "axi_interconnect_hps1_M00_AXI": {
                "interface_ports": [
                  "M_AXI",
                  "axi_interconnect_hps/M00_AXI"
                ]
              },
              "axi_interconnect_hps_M00_AXI": {
                "interface_ports": [
                  "axi_interconnect_hps/S00_AXI",
                  "channel_00/M_AXI"
                ]
              },
              "channel_01_M_AXI": {
                "interface_ports": [
                  "axi_interconnect_hps/S02_AXI",
                  "channel_01/M_AXI"
                ]
              },
              "channel_0_M_AXI": {
                "interface_ports": [
                  "axi_interconnect_hps/S01_AXI",
                  "channel_20/M_AXI"
                ]
              },
              "channel_21_M_AXI": {
                "interface_ports": [
                  "axi_interconnect_hps/S03_AXI",
                  "channel_21/M_AXI"
                ]
              },
              "rfdc_m00_axis": {
                "interface_ports": [
                  "S_AXIS_ADC_00_RE",
                  "channel_00/S_AXIS_RE"
                ]
              },
              "rfdc_m01_axis": {
                "interface_ports": [
                  "S_AXIS_ADC_00_IM",
                  "channel_00/S_AXIS_IM"
                ]
              }
            },
            "nets": {
              "channel_01_irq": {
                "ports": [
                  "channel_01/irq",
                  "concat_irq/In2"
                ]
              },
              "channel_0_irq": {
                "ports": [
                  "channel_20/irq",
                  "concat_irq/In1"
                ]
              },
              "channel_21_irq": {
                "ports": [
                  "channel_21/irq",
                  "concat_irq/In3"
                ]
              },
              "concat_irq1_dout": {
                "ports": [
                  "concat_irq/dout",
                  "irq"
                ]
              },
              "concat_irq_dout": {
                "ports": [
                  "channel_00/irq",
                  "concat_irq/In0"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "m_axis_aresetn",
                  "channel_00/m_axis_aresetn",
                  "channel_01/m_axis_aresetn",
                  "channel_20/m_axis_aresetn",
                  "channel_21/m_axis_aresetn",
                  "axi_interconnect_hps/ARESETN",
                  "axi_interconnect_hps/S00_ARESETN",
                  "axi_interconnect_hps/M00_ARESETN",
                  "axi_interconnect_hps/S01_ARESETN",
                  "axi_interconnect_hps/S02_ARESETN",
                  "axi_interconnect_hps/S03_ARESETN"
                ]
              },
              "proc_sys_reset_adc0_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_adc0/peripheral_aresetn",
                  "aresetn_adc0",
                  "channel_00/s_axis_aresetn",
                  "channel_01/s_axis_aresetn"
                ]
              },
              "proc_sys_reset_adc2_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_adc2/peripheral_aresetn",
                  "aresetn_adc2",
                  "channel_20/s_axis_aresetn",
                  "channel_21/s_axis_aresetn"
                ]
              },
              "rfdc_clk_adc0": {
                "ports": [
                  "clk_adc0",
                  "channel_00/s_axis_aclk",
                  "channel_01/s_axis_aclk",
                  "proc_sys_reset_adc0/slowest_sync_clk"
                ]
              },
              "rfdc_clk_adc2": {
                "ports": [
                  "clk_adc2",
                  "channel_20/s_axis_aclk",
                  "channel_21/s_axis_aclk",
                  "proc_sys_reset_adc2/slowest_sync_clk"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "channel_00/s_axi_aresetn",
                  "channel_01/s_axi_aresetn",
                  "channel_20/s_axi_aresetn",
                  "channel_21/s_axi_aresetn",
                  "axi_interconnect_hpm/ARESETN",
                  "axi_interconnect_hpm/S00_ARESETN",
                  "axi_interconnect_hpm/M00_ARESETN",
                  "axi_interconnect_hpm/M01_ARESETN",
                  "axi_interconnect_hpm/M02_ARESETN",
                  "axi_interconnect_hpm/M03_ARESETN"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "channel_00/s_axi_aclk",
                  "channel_01/s_axi_aclk",
                  "channel_20/s_axi_aclk",
                  "channel_21/s_axi_aclk",
                  "axi_interconnect_hpm/ACLK",
                  "axi_interconnect_hpm/S00_ACLK",
                  "axi_interconnect_hpm/M00_ACLK",
                  "axi_interconnect_hpm/M01_ACLK",
                  "axi_interconnect_hpm/M02_ACLK",
                  "axi_interconnect_hpm/M03_ACLK"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk1": {
                "ports": [
                  "m_axis_aclk",
                  "channel_00/m_axis_aclk",
                  "channel_01/m_axis_aclk",
                  "channel_20/m_axis_aclk",
                  "channel_21/m_axis_aclk",
                  "axi_interconnect_hps/ACLK",
                  "axi_interconnect_hps/S00_ACLK",
                  "axi_interconnect_hps/M00_ACLK",
                  "axi_interconnect_hps/S01_ACLK",
                  "axi_interconnect_hps/S02_ACLK",
                  "axi_interconnect_hps/S03_ACLK"
                ]
              },
              "zynq_ultra_ps_e_0_pl_resetn0": {
                "ports": [
                  "ext_reset",
                  "proc_sys_reset_adc0/ext_reset_in",
                  "proc_sys_reset_adc2/ext_reset_in"
                ]
              }
            }
          },
          "rfdc": {
            "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.6",
            "ip_revision": "9",
            "xci_name": "base_rfdc_0",
            "xci_path": "ip/base_rfdc_0/base_rfdc_0.xci",
            "inst_hier_path": "radio/rfdc",
            "parameters": {
              "ADC0_Outclk_Freq": {
                "value": "307.200"
              },
              "ADC0_PLL_Enable": {
                "value": "true"
              },
              "ADC0_Refclk_Freq": {
                "value": "491.520"
              },
              "ADC0_Sampling_Rate": {
                "value": "4.9152"
              },
              "ADC2_Outclk_Freq": {
                "value": "307.200"
              },
              "ADC2_PLL_Enable": {
                "value": "true"
              },
              "ADC2_Refclk_Freq": {
                "value": "491.520"
              },
              "ADC2_Sampling_Rate": {
                "value": "4.9152"
              },
              "ADC_Data_Type00": {
                "value": "1"
              },
              "ADC_Data_Type02": {
                "value": "1"
              },
              "ADC_Data_Type20": {
                "value": "1"
              },
              "ADC_Data_Type22": {
                "value": "1"
              },
              "ADC_Data_Width00": {
                "value": "8"
              },
              "ADC_Data_Width02": {
                "value": "8"
              },
              "ADC_Data_Width20": {
                "value": "8"
              },
              "ADC_Data_Width22": {
                "value": "8"
              },
              "ADC_Decimation_Mode00": {
                "value": "2"
              },
              "ADC_Decimation_Mode02": {
                "value": "2"
              },
              "ADC_Decimation_Mode20": {
                "value": "2"
              },
              "ADC_Decimation_Mode22": {
                "value": "2"
              },
              "ADC_Mixer_Mode00": {
                "value": "0"
              },
              "ADC_Mixer_Mode02": {
                "value": "0"
              },
              "ADC_Mixer_Mode20": {
                "value": "0"
              },
              "ADC_Mixer_Mode22": {
                "value": "0"
              },
              "ADC_Mixer_Type00": {
                "value": "2"
              },
              "ADC_Mixer_Type02": {
                "value": "2"
              },
              "ADC_Mixer_Type20": {
                "value": "2"
              },
              "ADC_Mixer_Type22": {
                "value": "2"
              },
              "ADC_OBS02": {
                "value": "false"
              },
              "ADC_OBS22": {
                "value": "false"
              },
              "ADC_Slice02_Enable": {
                "value": "true"
              },
              "ADC_Slice20_Enable": {
                "value": "true"
              },
              "ADC_Slice22_Enable": {
                "value": "true"
              },
              "DAC0_Outclk_Freq": {
                "value": "307.200"
              },
              "DAC0_PLL_Enable": {
                "value": "true"
              },
              "DAC0_Refclk_Freq": {
                "value": "491.520"
              },
              "DAC0_Sampling_Rate": {
                "value": "4.9152"
              },
              "DAC2_Outclk_Freq": {
                "value": "307.200"
              },
              "DAC2_PLL_Enable": {
                "value": "true"
              },
              "DAC2_Refclk_Freq": {
                "value": "491.520"
              },
              "DAC2_Sampling_Rate": {
                "value": "4.9152"
              },
              "DAC_Interpolation_Mode00": {
                "value": "2"
              },
              "DAC_Interpolation_Mode20": {
                "value": "2"
              },
              "DAC_Mixer_Mode00": {
                "value": "0"
              },
              "DAC_Mixer_Mode20": {
                "value": "0"
              },
              "DAC_Mixer_Type00": {
                "value": "2"
              },
              "DAC_Mixer_Type20": {
                "value": "2"
              },
              "DAC_Slice00_Enable": {
                "value": "true"
              },
              "DAC_Slice02_Enable": {
                "value": "false"
              },
              "DAC_Slice20_Enable": {
                "value": "true"
              }
            }
          },
          "transmitter": {
            "interface_ports": {
              "M_AXIS_DAC_00": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS_DAC_20": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aresetn_dac0": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "aresetn_dac2": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "clk_dac0": {
                "type": "clk",
                "direction": "I"
              },
              "clk_dac2": {
                "type": "clk",
                "direction": "I"
              },
              "ext_reset": {
                "type": "rst",
                "direction": "I"
              },
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_path": "ip/base_axi_interconnect_1/base_axi_interconnect_1.xci",
                "inst_hier_path": "radio/transmitter/axi_interconnect",
                "xci_name": "base_axi_interconnect_1",
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "ip_revision": "32",
                    "xci_name": "base_xbar_18",
                    "xci_path": "ip/base_xbar_18/base_xbar_18.xci",
                    "inst_hier_path": "radio/transmitter/axi_interconnect/xbar",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    },
                    "interface_ports": {
                      "S00_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M00_AXI",
                          "M01_AXI"
                        ]
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                        "ip_revision": "30",
                        "xci_name": "base_auto_cc_14",
                        "xci_path": "ip/base_auto_cc_14/base_auto_cc_14.xci",
                        "inst_hier_path": "radio/transmitter/axi_interconnect/m00_couplers/auto_cc",
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_cc_to_m00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_cc/M_AXI"
                        ]
                      },
                      "m00_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_cc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "auto_cc/m_axi_aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "auto_cc/m_axi_aresetn"
                        ]
                      },
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_cc/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_cc/s_axi_aresetn"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "auto_cc": {
                        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                        "ip_revision": "30",
                        "xci_name": "base_auto_cc_15",
                        "xci_path": "ip/base_auto_cc_15/base_auto_cc_15.xci",
                        "inst_hier_path": "radio/transmitter/axi_interconnect/m01_couplers/auto_cc",
                        "interface_ports": {
                          "S_AXI": {
                            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                            "mode": "Slave",
                            "bridges": [
                              "M_AXI"
                            ]
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_cc_to_m01_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_cc/M_AXI"
                        ]
                      },
                      "m01_couplers_to_auto_cc": {
                        "interface_ports": [
                          "S_AXI",
                          "auto_cc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "M_ACLK_1": {
                        "ports": [
                          "M_ACLK",
                          "auto_cc/m_axi_aclk"
                        ]
                      },
                      "M_ARESETN_1": {
                        "ports": [
                          "M_ARESETN",
                          "auto_cc/m_axi_aresetn"
                        ]
                      },
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "auto_cc/s_axi_aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "auto_cc/s_axi_aresetn"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "m00_couplers/M_AXI",
                      "M00_AXI"
                    ]
                  },
                  "m01_couplers_to_axi_interconnect": {
                    "interface_ports": [
                      "m01_couplers/M_AXI",
                      "M01_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M00_ACLK_1": {
                    "ports": [
                      "M00_ACLK",
                      "m00_couplers/M_ACLK"
                    ]
                  },
                  "M00_ARESETN_1": {
                    "ports": [
                      "M00_ARESETN",
                      "m00_couplers/M_ARESETN"
                    ]
                  },
                  "M01_ACLK_1": {
                    "ports": [
                      "M01_ACLK",
                      "m01_couplers/M_ACLK"
                    ]
                  },
                  "M01_ARESETN_1": {
                    "ports": [
                      "M01_ARESETN",
                      "m01_couplers/M_ARESETN"
                    ]
                  },
                  "S00_ACLK_1": {
                    "ports": [
                      "S00_ACLK",
                      "s00_couplers/S_ACLK"
                    ]
                  },
                  "S00_ARESETN_1": {
                    "ports": [
                      "S00_ARESETN",
                      "s00_couplers/S_ARESETN"
                    ]
                  },
                  "axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "channel_00": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "amplitude_controller": {
                    "vlnv": "xilinx.com:ip:amplitude_controller:1.0",
                    "ip_revision": "4",
                    "xci_name": "base_amplitude_controller_0",
                    "xci_path": "ip/base_amplitude_controller_0/base_amplitude_controller_0.xci",
                    "inst_hier_path": "radio/transmitter/channel_00/amplitude_controller",
                    "parameters": {
                      "C_M_AXIS_DATA_WIDTH": {
                        "value": "256"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S_AXI_1": {
                    "interface_ports": [
                      "S_AXI",
                      "amplitude_controller/S_AXI"
                    ]
                  },
                  "amplitude_controller_M_AXIS": {
                    "interface_ports": [
                      "M_AXIS",
                      "amplitude_controller/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "aclk_1": {
                    "ports": [
                      "aclk",
                      "amplitude_controller/aclk"
                    ]
                  },
                  "aresetn_1": {
                    "ports": [
                      "aresetn",
                      "amplitude_controller/aresetn"
                    ]
                  }
                }
              },
              "channel_20": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "aclk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "aresetn": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "amplitude_controller": {
                    "vlnv": "xilinx.com:ip:amplitude_controller:1.0",
                    "ip_revision": "4",
                    "xci_name": "base_amplitude_controller_1",
                    "xci_path": "ip/base_amplitude_controller_1/base_amplitude_controller_1.xci",
                    "inst_hier_path": "radio/transmitter/channel_20/amplitude_controller",
                    "parameters": {
                      "C_M_AXIS_DATA_WIDTH": {
                        "value": "256"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "S_AXI_1": {
                    "interface_ports": [
                      "S_AXI",
                      "amplitude_controller/S_AXI"
                    ]
                  },
                  "amplitude_controller_M_AXIS": {
                    "interface_ports": [
                      "M_AXIS",
                      "amplitude_controller/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "aclk_1": {
                    "ports": [
                      "aclk",
                      "amplitude_controller/aclk"
                    ]
                  },
                  "aresetn_1": {
                    "ports": [
                      "aresetn",
                      "amplitude_controller/aresetn"
                    ]
                  }
                }
              },
              "proc_sys_reset_dac0": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "15",
                "xci_name": "base_proc_sys_reset_dac0_0",
                "xci_path": "ip/base_proc_sys_reset_dac0_0/base_proc_sys_reset_dac0_0.xci",
                "inst_hier_path": "radio/transmitter/proc_sys_reset_dac0"
              },
              "proc_sys_reset_dac2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "ip_revision": "15",
                "xci_name": "base_proc_sys_reset_dac2_0",
                "xci_path": "ip/base_proc_sys_reset_dac2_0/base_proc_sys_reset_dac2_0.xci",
                "inst_hier_path": "radio/transmitter/proc_sys_reset_dac2"
              }
            },
            "interface_nets": {
              "S00_AXI_1": {
                "interface_ports": [
                  "S_AXI",
                  "axi_interconnect/S00_AXI"
                ]
              },
              "S_AXI_2": {
                "interface_ports": [
                  "axi_interconnect/M01_AXI",
                  "channel_20/S_AXI"
                ]
              },
              "axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "axi_interconnect/M00_AXI",
                  "channel_00/S_AXI"
                ]
              },
              "axis_combiner_M_AXIS": {
                "interface_ports": [
                  "M_AXIS_DAC_00",
                  "channel_00/M_AXIS"
                ]
              },
              "control_dac4_M_AXIS": {
                "interface_ports": [
                  "M_AXIS_DAC_20",
                  "channel_20/M_AXIS"
                ]
              }
            },
            "nets": {
              "M01_ACLK_1": {
                "ports": [
                  "clk_dac2",
                  "channel_20/aclk",
                  "axi_interconnect/M01_ACLK",
                  "proc_sys_reset_dac2/slowest_sync_clk"
                ]
              },
              "proc_sys_reset_dac0_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_dac0/peripheral_aresetn",
                  "aresetn_dac0",
                  "channel_00/aresetn",
                  "axi_interconnect/M00_ARESETN"
                ]
              },
              "proc_sys_reset_dac1_peripheral_aresetn": {
                "ports": [
                  "proc_sys_reset_dac2/peripheral_aresetn",
                  "aresetn_dac2",
                  "channel_20/aresetn",
                  "axi_interconnect/M01_ARESETN"
                ]
              },
              "rfdc_clk_dac0": {
                "ports": [
                  "clk_dac0",
                  "channel_00/aclk",
                  "axi_interconnect/M00_ACLK",
                  "proc_sys_reset_dac0/slowest_sync_clk"
                ]
              },
              "rst_ps8_0_99M_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_interconnect/ARESETN",
                  "axi_interconnect/S00_ARESETN"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_interconnect/ACLK",
                  "axi_interconnect/S00_ACLK"
                ]
              },
              "zynq_ultra_ps_e_0_pl_resetn0": {
                "ports": [
                  "ext_reset",
                  "proc_sys_reset_dac0/ext_reset_in",
                  "proc_sys_reset_dac2/ext_reset_in"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "vout00",
              "rfdc/vout00"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "adc2_clk",
              "rfdc/adc2_clk"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "dac2_clk",
              "rfdc/dac2_clk"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_interconnect_ps/M00_AXI",
              "transmitter/S_AXI"
            ]
          },
          "S_AXIS_ADC_00_IM_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_00_IM",
              "rfdc/m01_axis"
            ]
          },
          "S_AXIS_ADC_00_RE_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_00_RE",
              "rfdc/m00_axis"
            ]
          },
          "S_AXIS_ADC_01_IM_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_01_IM",
              "rfdc/m03_axis"
            ]
          },
          "S_AXIS_ADC_01_RE_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_01_RE",
              "rfdc/m02_axis"
            ]
          },
          "S_AXIS_ADC_20_IM_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_20_IM",
              "rfdc/m21_axis"
            ]
          },
          "S_AXIS_ADC_20_RE_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_20_RE",
              "rfdc/m20_axis"
            ]
          },
          "S_AXIS_ADC_21_IM_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_21_IM",
              "rfdc/m23_axis"
            ]
          },
          "S_AXIS_ADC_21_RE_1": {
            "interface_ports": [
              "receiver/S_AXIS_ADC_21_RE",
              "rfdc/m22_axis"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "axi_interconnect_ps/M01_AXI",
              "receiver/S_AXI"
            ]
          },
          "adc0_clk_1": {
            "interface_ports": [
              "adc0_clk",
              "rfdc/adc0_clk"
            ]
          },
          "axi_hpm1_fpd_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_interconnect_ps/S00_AXI"
            ]
          },
          "axi_interconnect_hps1_M00_AXI": {
            "interface_ports": [
              "M_AXI",
              "receiver/M_AXI"
            ]
          },
          "axi_interconnect_ps_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_ps/M02_AXI",
              "rfdc/s_axi"
            ]
          },
          "dac0_clk_1": {
            "interface_ports": [
              "dac0_clk",
              "rfdc/dac0_clk"
            ]
          },
          "sysref_in_1": {
            "interface_ports": [
              "sysref_in",
              "rfdc/sysref_in"
            ]
          },
          "transmitter_M_AXIS_DAC_00": {
            "interface_ports": [
              "rfdc/s00_axis",
              "transmitter/M_AXIS_DAC_00"
            ]
          },
          "transmitter_M_AXIS_DAC_20": {
            "interface_ports": [
              "rfdc/s20_axis",
              "transmitter/M_AXIS_DAC_20"
            ]
          },
          "usp_rf_data_converter_0_vout20": {
            "interface_ports": [
              "vout20",
              "rfdc/vout20"
            ]
          },
          "vin0_01_1": {
            "interface_ports": [
              "vin0_01",
              "rfdc/vin0_01"
            ]
          },
          "vin0_23_1": {
            "interface_ports": [
              "vin0_23",
              "rfdc/vin0_23"
            ]
          },
          "vin2_01_1": {
            "interface_ports": [
              "vin2_01",
              "rfdc/vin2_01"
            ]
          },
          "vin2_23_1": {
            "interface_ports": [
              "vin2_23",
              "rfdc/vin2_23"
            ]
          }
        },
        "nets": {
          "concat_irq1_dout": {
            "ports": [
              "receiver/irq",
              "irq"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "m_axi_aresetn",
              "receiver/m_axis_aresetn"
            ]
          },
          "receiver_aresetn_adc0": {
            "ports": [
              "receiver/aresetn_adc0",
              "rfdc/m0_axis_aresetn"
            ]
          },
          "receiver_aresetn_adc2": {
            "ports": [
              "receiver/aresetn_adc2",
              "rfdc/m2_axis_aresetn"
            ]
          },
          "rfdc_clk_dac0": {
            "ports": [
              "rfdc/clk_dac0",
              "transmitter/clk_dac0",
              "rfdc/s0_axis_aclk"
            ]
          },
          "rst_ps8_0_99M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "receiver/s_axi_aresetn",
              "transmitter/s_axi_aresetn",
              "axi_interconnect_ps/ARESETN",
              "axi_interconnect_ps/S00_ARESETN",
              "axi_interconnect_ps/M00_ARESETN",
              "axi_interconnect_ps/M01_ARESETN",
              "axi_interconnect_ps/M02_ARESETN",
              "rfdc/s_axi_aresetn"
            ]
          },
          "transmitter_aresetn_dac0": {
            "ports": [
              "transmitter/aresetn_dac0",
              "rfdc/s0_axis_aresetn"
            ]
          },
          "transmitter_aresetn_dac2": {
            "ports": [
              "transmitter/aresetn_dac2",
              "rfdc/s2_axis_aresetn"
            ]
          },
          "usp_rf_data_converter_0_clk_adc0": {
            "ports": [
              "rfdc/clk_adc0",
              "receiver/clk_adc0",
              "rfdc/m0_axis_aclk"
            ]
          },
          "usp_rf_data_converter_0_clk_adc2": {
            "ports": [
              "rfdc/clk_adc2",
              "receiver/clk_adc2",
              "rfdc/m2_axis_aclk"
            ]
          },
          "usp_rf_data_converter_0_clk_dac2": {
            "ports": [
              "rfdc/clk_dac2",
              "transmitter/clk_dac2",
              "rfdc/s2_axis_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "receiver/s_axi_aclk",
              "transmitter/s_axi_aclk",
              "axi_interconnect_ps/ACLK",
              "axi_interconnect_ps/S00_ACLK",
              "axi_interconnect_ps/M00_ACLK",
              "axi_interconnect_ps/M01_ACLK",
              "axi_interconnect_ps/M02_ACLK",
              "rfdc/s_axi_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk1": {
            "ports": [
              "m_axi_aclk",
              "receiver/m_axis_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "ext_reset",
              "receiver/ext_reset",
              "transmitter/ext_reset"
            ]
          }
        }
      },
      "rgbleds_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "base_rgbleds_gpio_0",
        "xci_path": "ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0.xci",
        "inst_hier_path": "rgbleds_gpio",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "6"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "shutdown_lpd": {
        "vlnv": "xilinx.com:ip:dfx_axi_shutdown_manager:1.0",
        "ip_revision": "3",
        "xci_name": "base_shutdown_lpd_0",
        "xci_path": "ip/base_shutdown_lpd_0/base_shutdown_lpd_0.xci",
        "inst_hier_path": "shutdown_lpd",
        "parameters": {
          "CTRL_INTERFACE_TYPE": {
            "value": "1"
          },
          "DP_AXI_DATA_WIDTH": {
            "value": "128"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "sws_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "base_sws_gpio_0",
        "xci_path": "ip/base_sws_gpio_0/base_sws_gpio_0.xci",
        "inst_hier_path": "sws_gpio",
        "parameters": {
          "C_INTERRUPT_PRESENT": {
            "value": "1"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "dip_switches_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "system_management_wiz_0": {
        "vlnv": "xilinx.com:ip:system_management_wiz:1.3",
        "ip_revision": "20",
        "xci_name": "base_system_management_wiz_0_0",
        "xci_path": "ip/base_system_management_wiz_0_0/base_system_management_wiz_0_0.xci",
        "inst_hier_path": "system_management_wiz_0",
        "parameters": {
          "INTERFACE_SELECTION": {
            "value": "Enable_AXI"
          }
        }
      },
      "syzygy_std0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "33",
        "xci_name": "base_syzygy_std0_0",
        "xci_path": "ip/base_syzygy_std0_0/base_syzygy_std0_0.xci",
        "inst_hier_path": "syzygy_std0"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "32",
        "xci_name": "base_util_ds_buf_0_0",
        "xci_path": "ip/base_util_ds_buf_0_0/base_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "32",
        "xci_name": "base_util_ds_buf_1_0",
        "xci_path": "ip/base_util_ds_buf_1_0/base_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "3",
        "xci_name": "base_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/base_zynq_ultra_ps_e_0_0/base_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_18_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_33_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_34_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_35_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_70_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_71_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_72_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_73_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_74_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_75_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_76_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_77_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 0#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#I2C 0#I2C 0#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#SD 0#GPIO1",
              "MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#UART 1#UART 1#GPIO1 MIO#GPIO1 MIO#I2C 1#I2C 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#Gem 1#MDIO 1#MDIO 1#USB 0#USB 0#USB 0#USB 0#USB",
              "0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#n_ss_out[2]#n_ss_out[1]#n_ss_out[0]#miso#mosi#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#scl_out#sda_out#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#sdio0_wp#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#txd#rxd#gpio1[34]#gpio1[35]#scl_out#sda_out#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem1_mdc#gem1_mdio_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.999756"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.999756"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.999878"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.999878"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999996"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.249996"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.999939"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.999878"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "0"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "399.999908"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "524.999939"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999992"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.999908"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.999756"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.999977"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "262.499969"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "267"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "524.999939"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.499969"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.999939"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "300"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.499969"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999996"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "1.000000"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333328"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999985"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.999954"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999996"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "12"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "1"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "16384 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "17"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "45.32"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DEVICE_TYPE": {
            "value": "RFSOC"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__GRP_MDIO__IO": {
            "value": "MIO 50 .. 51"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__IO": {
            "value": "MIO 38 .. 49"
          },
          "PSU__ENET1__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__FPD_SLCR__WDT1__FREQMHZ": {
            "value": "100"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM1_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__IO": {
            "value": "95"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC0__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC1__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC2__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__TTC3__FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__IOU_SLCR__WDT0__FREQMHZ": {
            "value": "100"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT1_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO0_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SPI0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SPI1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__LPD_SLCR__CSUPMU__FREQMHZ": {
            "value": "100"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP2__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware",
              " |   SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU",
              "Firmware  |   SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write;",
              "subsystemId:PMU Firmware  |   SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure;",
              "WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |  SA:0xFD1A0000 ; SIZE:1280; UNIT:KB;",
              "RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;",
              "subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;1|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;1|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;0|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;97FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU|Secure Subsystem:"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.33333"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SAXIGP2__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP4__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SAXIGP6__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD0__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_CD__IO": {
            "value": "MIO 24"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_WP__IO": {
            "value": "MIO 25"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 16 21 22"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__GRP_SS0__IO": {
            "value": "MIO 3"
          },
          "PSU__SPI0__GRP_SS1__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__GRP_SS1__IO": {
            "value": "MIO 2"
          },
          "PSU__SPI0__GRP_SS2__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__GRP_SS2__IO": {
            "value": "MIO 1"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI0__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 32 .. 33"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB1__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__USB1__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB3_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_1__PERIPHERAL__IO": {
            "value": "GT Lane3"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP2": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP4": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP6": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "1"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          },
          "S_AXI_HP0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP2"
          },
          "S_AXI_HP2_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP4"
          },
          "S_AXI_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP6"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "CLOCK": "  pl_clk0 {id \"0\" is_default \"true\"  proc_sys_reset \"proc_sys_reset_0\" status \"fixed\"}  "
        }
      }
    },
    "interface_nets": {
      "CMAC_M00_AXI": {
        "interface_ports": [
          "CMAC/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
        ]
      },
      "CMAC_gt_serial_port_0": {
        "interface_ports": [
          "gt_rtl",
          "CMAC/gt_rtl"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "axi_hpm0_lpd/M08_AXI",
          "iop_pmod1/S_AXI"
        ]
      },
      "S_AXI_2": {
        "interface_ports": [
          "axi_hpm1_fpd/M01_AXI",
          "radio/S_AXI"
        ]
      },
      "Vp_Vn_1": {
        "interface_ports": [
          "Vp_Vn",
          "system_management_wiz_0/Vp_Vn"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "radio/adc0_clk"
        ]
      },
      "adc2_clk_1": {
        "interface_ports": [
          "adc2_clk",
          "radio/adc2_clk"
        ]
      },
      "address_remap_0_M_AXI_out": {
        "interface_ports": [
          "address_remap_0/M_AXI_out",
          "shutdown_lpd/S_AXI"
        ]
      },
      "axi_hpm0_fpd_M01_AXI": {
        "interface_ports": [
          "CMAC/S00_AXI",
          "axi_hpm0_fpd/M01_AXI"
        ]
      },
      "axi_hpm0_lpd_M01_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M01_AXI",
          "syzygy_std0/S_AXI"
        ]
      },
      "axi_hpm0_lpd_M02_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M02_AXI",
          "leds_gpio/S_AXI"
        ]
      },
      "axi_hpm0_lpd_M03_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M03_AXI",
          "btns_gpio/S_AXI"
        ]
      },
      "axi_hpm0_lpd_M04_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M04_AXI",
          "sws_gpio/S_AXI"
        ]
      },
      "axi_hpm0_lpd_M05_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M05_AXI",
          "rgbleds_gpio/S_AXI"
        ]
      },
      "axi_hpm0_lpd_M06_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M06_AXI",
          "shutdown_lpd/S_AXI_CTRL"
        ]
      },
      "axi_hpm0_lpd_M07_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M07_AXI",
          "iop_pmod0/S_AXI"
        ]
      },
      "axi_hpm1_fpd_M02_AXI": {
        "interface_ports": [
          "CMAC/S01_AXI",
          "axi_hpm1_fpd/M02_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_hpm0_lpd/M00_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "axi_interconnect_0_M00_AXI1": {
        "interface_ports": [
          "address_remap_0/S_AXI_in",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_hpm0_fpd/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "btns_gpio_GPIO": {
        "interface_ports": [
          "push_buttons_5bits",
          "btns_gpio/GPIO"
        ]
      },
      "dac0_clk_1": {
        "interface_ports": [
          "dac0_clk",
          "radio/dac0_clk"
        ]
      },
      "dac2_clk_1": {
        "interface_ports": [
          "dac2_clk",
          "radio/dac2_clk"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_pl",
          "ddr4_0/C0_DDR4"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "diff_clock_rtl",
          "CMAC/diff_clock_rtl"
        ]
      },
      "iop_pmod0_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "iop_pmod0/M_AXI"
        ]
      },
      "iop_pmod1_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "iop_pmod1/M_AXI"
        ]
      },
      "leds_gpio_GPIO": {
        "interface_ports": [
          "led_4bits",
          "leds_gpio/GPIO"
        ]
      },
      "mdm_0_MBDEBUG_0": {
        "interface_ports": [
          "iop_pmod0/DEBUG",
          "mdm_0/MBDEBUG_0"
        ]
      },
      "mdm_0_MBDEBUG_1": {
        "interface_ports": [
          "iop_pmod1/DEBUG",
          "mdm_0/MBDEBUG_1"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "axi_hpm1_fpd/M00_AXI",
          "system_management_wiz_0/S_AXI_LITE"
        ]
      },
      "radio_M_AXI": {
        "interface_ports": [
          "radio/M_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HP2_FPD"
        ]
      },
      "radio_vout00_1": {
        "interface_ports": [
          "vout00",
          "radio/vout00"
        ]
      },
      "radio_vout20_0": {
        "interface_ports": [
          "vout20",
          "radio/vout20"
        ]
      },
      "shutdown_lpd_M_AXI": {
        "interface_ports": [
          "shutdown_lpd/M_AXI",
          "zynq_ultra_ps_e_0/S_AXI_LPD"
        ]
      },
      "sws_gpio_GPIO": {
        "interface_ports": [
          "dip_switches_4bits",
          "sws_gpio/GPIO"
        ]
      },
      "sys_clk_ddr4_1": {
        "interface_ports": [
          "sys_clk_ddr4",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "radio/sysref_in"
        ]
      },
      "syzygy_std0_GPIO": {
        "interface_ports": [
          "syzygy_std0",
          "syzygy_std0/GPIO"
        ]
      },
      "vin0_01_1": {
        "interface_ports": [
          "vin0_01",
          "radio/vin0_01"
        ]
      },
      "vin0_23_0_1": {
        "interface_ports": [
          "vin0_23",
          "radio/vin0_23"
        ]
      },
      "vin2_01_0_1": {
        "interface_ports": [
          "vin2_01",
          "radio/vin2_01"
        ]
      },
      "vin2_23_0_1": {
        "interface_ports": [
          "vin2_23",
          "radio/vin2_23"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "axi_hpm0_fpd/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "axi_hpm0_lpd/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "axi_hpm1_fpd/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      }
    },
    "nets": {
      "CMAC_dout": {
        "ports": [
          "CMAC/dout",
          "axi_intc_concat/In6"
        ]
      },
      "Net": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_gpio_o",
          "mb_iop_pmod0_intr_ack/Din",
          "mb_iop_pmod0_reset/Din",
          "mb_iop_pmod1_intr_ack/Din",
          "mb_iop_pmod1_reset/Din"
        ]
      },
      "Net1": {
        "ports": [
          "pmod0",
          "pmod0_buf/IOBUF_IO_IO"
        ]
      },
      "Net2": {
        "ports": [
          "pmod1",
          "pmod1_buf/IOBUF_IO_IO"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "axi_intc_concat_dout": {
        "ports": [
          "axi_intc_concat/dout",
          "axi_intc_0/intr"
        ]
      },
      "binary_latch_counter_0_latched": {
        "ports": [
          "binary_latch_counter_0/latched",
          "clk_mmcm_reset/Op1"
        ]
      },
      "btns_gpio_ip2intc_irpt": {
        "ports": [
          "btns_gpio/ip2intc_irpt",
          "axi_intc_concat/In1"
        ]
      },
      "c_clk_mmcm_200_locked": {
        "ports": [
          "c_clk_mmcm_200/locked",
          "c_clk_mmcm_200_locked/Op1"
        ]
      },
      "clk_buf_0_clk_bufg": {
        "ports": [
          "util_ds_buf_1/BUFG_O",
          "c_clk_mmcm_200/clk_in1",
          "ddr4_0/c0_sys_clk_i"
        ]
      },
      "clk_mmcm_reset_Res": {
        "ports": [
          "clk_mmcm_reset/Res",
          "c_clk_mmcm_200/reset"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "radio/m_axi_aclk",
          "proc_sys_reset_2/slowest_sync_clk",
          "zynq_ultra_ps_e_0/saxihp2_fpd_aclk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_hpm0_fpd/M00_ACLK",
          "ddr4_0_sys_reset/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "ddr4_0_sys_reset/ext_reset_in"
        ]
      },
      "iop_pmod0_data_o": {
        "ports": [
          "iop_pmod0/data_o",
          "ila_0/probe0",
          "pmod0_buf/IOBUF_IO_I"
        ]
      },
      "iop_pmod0_intr_req": {
        "ports": [
          "iop_pmod0/intr_req",
          "axi_intc_concat/In3"
        ]
      },
      "iop_pmod0_peripheral_aresetn": {
        "ports": [
          "iop_pmod0/peripheral_aresetn",
          "axi_interconnect_0/S00_ARESETN"
        ]
      },
      "iop_pmod0_tri_o": {
        "ports": [
          "iop_pmod0/tri_o",
          "pmod0_buf/IOBUF_IO_T"
        ]
      },
      "iop_pmod1_data_o": {
        "ports": [
          "iop_pmod1/data_o",
          "pmod1_buf/IOBUF_IO_I"
        ]
      },
      "iop_pmod1_intr_req": {
        "ports": [
          "iop_pmod1/intr_req",
          "axi_intc_concat/In4"
        ]
      },
      "iop_pmod1_peripheral_aresetn": {
        "ports": [
          "iop_pmod1/peripheral_aresetn",
          "address_remap_0/m_axi_out_aresetn",
          "address_remap_0/s_axi_in_aresetn",
          "axi_interconnect_0/S01_ARESETN",
          "shutdown_lpd/resetn"
        ]
      },
      "iop_pmod1_tri_o": {
        "ports": [
          "iop_pmod1/tri_o",
          "pmod1_buf/IOBUF_IO_T"
        ]
      },
      "mb_iop_pmod0_intr_ack_Dout": {
        "ports": [
          "mb_iop_pmod0_intr_ack/Dout",
          "iop_pmod0/intr_ack"
        ]
      },
      "mb_iop_pmod0_reset_Dout": {
        "ports": [
          "mb_iop_pmod0_reset/Dout",
          "iop_pmod0/aux_reset_in"
        ]
      },
      "mb_iop_pmod1_intr_ack_Dout": {
        "ports": [
          "mb_iop_pmod1_intr_ack/Dout",
          "iop_pmod1/intr_ack"
        ]
      },
      "mb_iop_pmod1_reset_Dout": {
        "ports": [
          "mb_iop_pmod1_reset/Dout",
          "iop_pmod1/aux_reset_in"
        ]
      },
      "mdm_0_Debug_SYS_Rst": {
        "ports": [
          "mdm_0/Debug_SYS_Rst",
          "iop_pmod0/mb_debug_sys_rst",
          "iop_pmod1/mb_debug_sys_rst"
        ]
      },
      "pmod0_buf_IOBUF_IO_O": {
        "ports": [
          "pmod0_buf/IOBUF_IO_O",
          "iop_pmod0/data_i"
        ]
      },
      "pmod1_buf_IOBUF_IO_O": {
        "ports": [
          "pmod1_buf/IOBUF_IO_O",
          "iop_pmod1/data_i"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "ddr4_0_sys_reset/peripheral_aresetn",
          "axi_hpm0_fpd/M00_ARESETN",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "axi_hpm0_lpd/ARESETN",
          "axi_hpm1_fpd/ARESETN",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "axi_hpm0_fpd/ARESETN",
          "axi_hpm0_fpd/S00_ARESETN",
          "clk_wiz_0/resetn"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "radio/m_axi_aresetn"
        ]
      },
      "radio_irq": {
        "ports": [
          "radio/irq",
          "axi_intc_concat/In5"
        ]
      },
      "rgbleds_gpio_gpio_io_o": {
        "ports": [
          "rgbleds_gpio/gpio_io_o",
          "rgbleds_6bits"
        ]
      },
      "rst_ps8_0_99M_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "CMAC/ARESETN",
          "binary_latch_counter_0/resetn",
          "iop_pmod0/s_axi_aresetn",
          "iop_pmod1/s_axi_aresetn",
          "radio/s_axi_aresetn",
          "axi_hpm0_fpd/M01_ARESETN",
          "axi_hpm0_lpd/S00_ARESETN",
          "axi_hpm0_lpd/M00_ARESETN",
          "axi_hpm0_lpd/M01_ARESETN",
          "axi_hpm0_lpd/M02_ARESETN",
          "axi_hpm0_lpd/M03_ARESETN",
          "axi_hpm0_lpd/M04_ARESETN",
          "axi_hpm0_lpd/M05_ARESETN",
          "axi_hpm0_lpd/M06_ARESETN",
          "axi_hpm0_lpd/M07_ARESETN",
          "axi_hpm0_lpd/M08_ARESETN",
          "axi_hpm1_fpd/S00_ARESETN",
          "axi_hpm1_fpd/M00_ARESETN",
          "axi_hpm1_fpd/M01_ARESETN",
          "axi_hpm1_fpd/M02_ARESETN",
          "axi_intc_0/s_axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "btns_gpio/s_axi_aresetn",
          "leds_gpio/s_axi_aresetn",
          "rgbleds_gpio/s_axi_aresetn",
          "sws_gpio/s_axi_aresetn",
          "system_management_wiz_0/s_axi_aresetn",
          "syzygy_std0/s_axi_aresetn"
        ]
      },
      "sws_gpio_ip2intc_irpt": {
        "ports": [
          "sws_gpio/ip2intc_irpt",
          "axi_intc_concat/In2"
        ]
      },
      "system_management_wiz_0_ip2intc_irpt": {
        "ports": [
          "system_management_wiz_0/ip2intc_irpt",
          "axi_intc_concat/In0"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "util_ds_buf_1/BUFG_I"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "c_clk_mmcm_200_locked/Res",
          "ddr4_0/sys_rst"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "CMAC/ACLK",
          "address_remap_0/m_axi_out_aclk",
          "address_remap_0/s_axi_in_aclk",
          "binary_latch_counter_0/clk",
          "iop_pmod0/clk_100M",
          "iop_pmod1/clk_100M",
          "radio/s_axi_aclk",
          "axi_hpm0_fpd/M01_ACLK",
          "axi_hpm0_lpd/ACLK",
          "axi_hpm0_lpd/S00_ACLK",
          "axi_hpm0_lpd/M00_ACLK",
          "axi_hpm0_lpd/M01_ACLK",
          "axi_hpm0_lpd/M02_ACLK",
          "axi_hpm0_lpd/M03_ACLK",
          "axi_hpm0_lpd/M04_ACLK",
          "axi_hpm0_lpd/M05_ACLK",
          "axi_hpm0_lpd/M06_ACLK",
          "axi_hpm0_lpd/M07_ACLK",
          "axi_hpm0_lpd/M08_ACLK",
          "axi_hpm1_fpd/ACLK",
          "axi_hpm1_fpd/S00_ACLK",
          "axi_hpm1_fpd/M00_ACLK",
          "axi_hpm1_fpd/M01_ACLK",
          "axi_hpm1_fpd/M02_ACLK",
          "axi_intc_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "btns_gpio/s_axi_aclk",
          "ila_0/clk",
          "leds_gpio/s_axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "rgbleds_gpio/s_axi_aclk",
          "shutdown_lpd/clk",
          "sws_gpio/s_axi_aclk",
          "system_management_wiz_0/s_axi_aclk",
          "syzygy_std0/s_axi_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
          "zynq_ultra_ps_e_0/saxihp0_fpd_aclk",
          "zynq_ultra_ps_e_0/saxi_lpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk1",
          "axi_hpm0_fpd/ACLK",
          "axi_hpm0_fpd/S00_ACLK",
          "clk_wiz_0/clk_in1",
          "proc_sys_reset_1/slowest_sync_clk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "radio/ext_reset",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_1/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/CMAC/axi_dma": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x800000000",
                "range": "4G",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH",
                "offset": "0x800000000",
                "range": "4G",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/address_remap_0": {
        "address_spaces": {
          "M_AXI_out": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_HIGH",
                "offset": "0x800000000",
                "range": "2G",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_LPD_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP6/LPD_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/iop_pmod0/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_address_remap_0_memory": {
                "address_block": "/address_remap_0/S_AXI_in/memory",
                "offset": "0x80000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_in_BASEADDR",
                "offset_high_param": "C_S_AXI_in_HIGHADDR"
              },
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmod0/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmod0/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmod0/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmod0/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmod0/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmod0/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmod0/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmod0/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmod0/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/iop_pmod1/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_address_remap_0_memory": {
                "address_block": "/address_remap_0/S_AXI_in/memory",
                "offset": "0x80000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_in_BASEADDR",
                "offset_high_param": "C_S_AXI_in_HIGHADDR"
              },
              "SEG_gpio_Reg": {
                "address_block": "/iop_pmod1/gpio/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_iic_Reg": {
                "address_block": "/iop_pmod1/iic/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_intc_Reg": {
                "address_block": "/iop_pmod1/intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_intr_Reg": {
                "address_block": "/iop_pmod1/intr/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_io_switch_S_AXI_reg": {
                "address_block": "/iop_pmod1/io_switch/S_AXI/S_AXI_reg",
                "offset": "0x44A20000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmod1/lmb/lmb_bram_if_cntlr/SLMB1/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_spi_Reg": {
                "address_block": "/iop_pmod1/spi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_timer_Reg": {
                "address_block": "/iop_pmod1/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_lmb_bram_if_cntlr_Mem": {
                "address_block": "/iop_pmod1/lmb/lmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_00/axi_dma_imag": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_00/axi_dma_real": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_01/axi_dma_imag": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_01/axi_dma_real": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_20/axi_dma_imag": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_20/axi_dma_real": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_21/axi_dma_imag": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/radio/receiver/channel_21/axi_dma_real": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_HIGH",
                "offset": "0x0000000800000000",
                "range": "32G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_DDR_LOW",
                "offset": "0x0000000000000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP2_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM",
                "offset": "0x00000000FF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_amplitude_controller_S_AXI_reg": {
                "address_block": "/radio/transmitter/channel_00/amplitude_controller/S_AXI/S_AXI_reg",
                "offset": "0x00B0100000",
                "range": "64K"
              },
              "SEG_amplitude_controller_S_AXI_reg_1": {
                "address_block": "/radio/transmitter/channel_20/amplitude_controller/S_AXI/S_AXI_reg",
                "offset": "0x00B0110000",
                "range": "64K"
              },
              "SEG_axi_dma_Reg": {
                "address_block": "/CMAC/axi_dma/S_AXI_LITE/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_axi_dma_imag_Reg": {
                "address_block": "/radio/receiver/channel_00/axi_dma_imag/S_AXI_LITE/Reg",
                "offset": "0x00B0000000",
                "range": "64K"
              },
              "SEG_axi_dma_imag_Reg_1": {
                "address_block": "/radio/receiver/channel_01/axi_dma_imag/S_AXI_LITE/Reg",
                "offset": "0x00B0030000",
                "range": "64K"
              },
              "SEG_axi_dma_imag_Reg_2": {
                "address_block": "/radio/receiver/channel_20/axi_dma_imag/S_AXI_LITE/Reg",
                "offset": "0x00B0060000",
                "range": "64K"
              },
              "SEG_axi_dma_imag_Reg_3": {
                "address_block": "/radio/receiver/channel_21/axi_dma_imag/S_AXI_LITE/Reg",
                "offset": "0x00B0090000",
                "range": "64K"
              },
              "SEG_axi_dma_real_Reg": {
                "address_block": "/radio/receiver/channel_00/axi_dma_real/S_AXI_LITE/Reg",
                "offset": "0x00B0010000",
                "range": "64K"
              },
              "SEG_axi_dma_real_Reg_1": {
                "address_block": "/radio/receiver/channel_01/axi_dma_real/S_AXI_LITE/Reg",
                "offset": "0x00B0040000",
                "range": "64K"
              },
              "SEG_axi_dma_real_Reg_2": {
                "address_block": "/radio/receiver/channel_20/axi_dma_real/S_AXI_LITE/Reg",
                "offset": "0x00B0070000",
                "range": "64K"
              },
              "SEG_axi_dma_real_Reg_3": {
                "address_block": "/radio/receiver/channel_21/axi_dma_real/S_AXI_LITE/Reg",
                "offset": "0x00B00A0000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x0080020000",
                "range": "64K"
              },
              "SEG_btns_gpio_Reg": {
                "address_block": "/btns_gpio/S_AXI/Reg",
                "offset": "0x0080030000",
                "range": "64K"
              },
              "SEG_cmac_Reg": {
                "address_block": "/CMAC/cmac/s_axi/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x1000000000",
                "range": "8G",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_leds_gpio_Reg": {
                "address_block": "/leds_gpio/S_AXI/Reg",
                "offset": "0x0080040000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0": {
                "address_block": "/iop_pmod0/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_mb_bram_ctrl_Mem0_1": {
                "address_block": "/iop_pmod1/mb_bram_ctrl/S_AXI/Mem0",
                "offset": "0x0080010000",
                "range": "64K"
              },
              "SEG_packet_generator_S_AXI_reg": {
                "address_block": "/radio/receiver/channel_00/packet_generator/S_AXI/S_AXI_reg",
                "offset": "0x00B0020000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_packet_generator_S_AXI_reg_1": {
                "address_block": "/radio/receiver/channel_01/packet_generator/S_AXI/S_AXI_reg",
                "offset": "0x00B0050000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_packet_generator_S_AXI_reg_2": {
                "address_block": "/radio/receiver/channel_20/packet_generator/S_AXI/S_AXI_reg",
                "offset": "0x00B0080000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_packet_generator_S_AXI_reg_3": {
                "address_block": "/radio/receiver/channel_21/packet_generator/S_AXI/S_AXI_reg",
                "offset": "0x00B00B0000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BASEADDR",
                "offset_high_param": "C_S_AXI_HIGHADDR"
              },
              "SEG_rfdc_Reg": {
                "address_block": "/radio/rfdc/s_axi/Reg",
                "offset": "0x00B00C0000",
                "range": "256K"
              },
              "SEG_rgbleds_gpio_Reg": {
                "address_block": "/rgbleds_gpio/S_AXI/Reg",
                "offset": "0x0080050000",
                "range": "64K"
              },
              "SEG_shutdown_lpd_Reg": {
                "address_block": "/shutdown_lpd/S_AXI_CTRL/Reg",
                "offset": "0x0080070000",
                "range": "64K"
              },
              "SEG_sws_gpio_Reg": {
                "address_block": "/sws_gpio/S_AXI/Reg",
                "offset": "0x0080080000",
                "range": "64K"
              },
              "SEG_system_management_wiz_0_Reg": {
                "address_block": "/system_management_wiz_0/S_AXI_LITE/Reg",
                "offset": "0x00B0120000",
                "range": "64K"
              },
              "SEG_syzygy_std0_Reg": {
                "address_block": "/syzygy_std0/S_AXI/Reg",
                "offset": "0x0080090000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}