//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Jun 15 09:25:06 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_bus.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_color_decoder.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic123m.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_graphic4567.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_inst.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_interrupt.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_256byte.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ram_palette.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_register.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_spinforam.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_text12.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/v9958/vdp_wait_control.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_out_hmag.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/video_out/video_ram_line_buffer.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step6/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock1
)
;
input clk14m_d;
output clk215m;
output pll_lock1;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock1),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk215m,
  pll_lock1,
  w_video_clk
)
;
input clk215m;
input pll_lock1;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock1) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n240_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n240_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_write_5,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_4,
  w_bus_address_7,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input w_write_5;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_4;
input w_bus_address_7;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_6;
wire ff_rdata_en_9;
wire n230_6;
wire n222_6;
wire n215_8;
wire ff_wr_8;
wire n230_8;
wire n222_8;
wire n215_10;
wire ff_rdata_en_11;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_8),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_6),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_9),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_8),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_6) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n215_8),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_6) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_6) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n215_8),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_8),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_6) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n215_8),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_6) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n215_8),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n215_8),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_6) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT4 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address_3),
    .I1(w_bus_address_7),
    .I2(w_bus_address_4),
    .I3(w_write_5) 
);
defparam n215_s3.INIT=16'h1000;
  LUT3 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(n215_6) 
);
defparam ff_rdata_en_s5.INIT=8'h70;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(n215_6),
    .I1(w_bus_address_0),
    .I2(w_bus_address_1) 
);
defparam n230_s2.INIT=8'h20;
  LUT3 n222_s2 (
    .F(n222_6),
    .I0(n215_6),
    .I1(w_bus_address_1),
    .I2(w_bus_address_0) 
);
defparam n222_s2.INIT=8'h20;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(n215_6),
    .I1(w_bus_address_0),
    .I2(w_bus_address_1) 
);
defparam n215_s4.INIT=8'h02;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_6) 
);
defparam n230_s3.INIT=16'h8000;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_6) 
);
defparam n222_s3.INIT=16'h8000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_8),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s6 (
    .F(ff_rdata_en_11),
    .I0(ff_rdata_en_9),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s6.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_11),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_8),
    .CLK(w_video_clk),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n138_8;
wire n142_6;
wire n145_6;
wire n145_7;
wire n146_8;
wire n147_6;
wire n149_6;
wire n314_4;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire n129_89;
wire ff_send_data_23_11;
wire n117_96;
wire n120_92;
wire n127_91;
wire n142_9;
wire n121_93;
wire n123_84;
wire n146_10;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire n146_12;
wire n151_8;
wire n122_95;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(n138_7),
    .I2(n138_8),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'h3F80;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n142_5),
    .I1(ff_count[11]),
    .I2(n138_7),
    .I3(ff_count[12]) 
);
defparam n139_s2.INIT=16'hCF20;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n138_6),
    .I2(ff_count[6]),
    .I3(n145_7) 
);
defparam n145_s2.INIT=16'h0DF0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n146_12),
    .I1(n138_6),
    .I2(n146_10),
    .I3(n146_8) 
);
defparam n146_s2.INIT=16'h1F00;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(n147_6),
    .I3(ff_count[4]) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n149_6),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_96),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_12),
    .I1(ff_count[3]),
    .I2(n134_87),
    .I3(n146_10) 
);
defparam n134_s80.INIT=16'hAA3C;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_12),
    .I1(n146_10),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n145_6),
    .I1(ff_send_data_23_9),
    .I2(ff_send_data_23_10),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_10) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_93),
    .I3(n146_10) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[11]),
    .I2(n138_7) 
);
defparam n126_s81.INIT=8'h1C;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n142_6),
    .I1(n145_7),
    .I2(n127_91),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'h3F40;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n129_89),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h3740;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(ff_count[7]),
    .I3(n145_6) 
);
defparam n130_s80.INIT=16'hB0B4;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[10]),
    .I1(n145_7),
    .I2(n127_91) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n138_s5 (
    .F(n138_8),
    .I0(ff_count[11]),
    .I1(ff_count[12]) 
);
defparam n138_s5.INIT=4'h1;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT2 n145_s3 (
    .F(n145_6),
    .I0(n127_91),
    .I1(n142_6) 
);
defparam n145_s3.INIT=4'h8;
  LUT3 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(n147_6) 
);
defparam n145_s4.INIT=8'h10;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(ff_count[4]),
    .I1(n147_6),
    .I2(ff_count[5]) 
);
defparam n146_s5.INIT=8'hB4;
  LUT4 n147_s3 (
    .F(n147_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n147_s3.INIT=16'h0001;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(n138_6),
    .I1(n146_12),
    .I2(n146_10) 
);
defparam n149_s3.INIT=8'h10;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[1]),
    .I1(ff_count[0]),
    .I2(ff_state[0]),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n117_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n127_s82 (
    .F(n127_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n127_s82.INIT=16'h0001;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT3 n121_s80 (
    .F(n121_93),
    .I0(n117_94),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n121_s80.INIT=8'h40;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT3 n146_s6 (
    .F(n146_10),
    .I0(n145_7),
    .I1(n127_91),
    .I2(n142_6) 
);
defparam n146_s6.INIT=8'h80;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  LUT4 n146_s7 (
    .F(n146_12),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n146_s7.INIT=16'h1500;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n146_12),
    .I3(n146_10) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n122_s82.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_logical_vram_addr_nam_11_5,
  w_vram_write_req,
  w_vram_rd_req,
  pcolorcode_7_9,
  n1786_10,
  w_vram_addr_set_req,
  w_logical_vram_addr_nam_11_6,
  ff_prewindow_x,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  ff_local_dot_counter_x_8_7,
  n1975_7,
  n251_26,
  n226_15,
  ff_state_1_12,
  n1786_8,
  w_read_color_address_9_5,
  reg_r25_cmd_Z,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  ff_vram_wr_req,
  n226_13,
  n1234_12,
  n2386_12,
  n1208_7,
  n1211_4,
  ff_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_eight_dot_state,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  ff_wait_cnt,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  n563_25,
  n822_9,
  n867_5,
  n341_7,
  n1245_7,
  n850_19,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n983_15,
  n987_10,
  n984_12,
  ff_dram_rdata,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_logical_vram_addr_nam_11_5;
input w_vram_write_req;
input w_vram_rd_req;
input pcolorcode_7_9;
input n1786_10;
input w_vram_addr_set_req;
input w_logical_vram_addr_nam_11_6;
input ff_prewindow_x;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input ff_local_dot_counter_x_8_7;
input n1975_7;
input n251_26;
input n226_15;
input ff_state_1_12;
input n1786_8;
input w_read_color_address_9_5;
input reg_r25_cmd_Z;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input ff_vram_wr_req;
input n226_13;
input n1234_12;
input n2386_12;
input n1208_7;
input n1211_4;
input [7:0] ff_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [2:0] w_eight_dot_state;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input [15:15] ff_wait_cnt;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output n563_25;
output n822_9;
output n867_5;
output n341_7;
output n1245_7;
output n850_19;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n983_15;
output n987_10;
output n984_12;
output [7:0] ff_dram_rdata;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n341_3;
wire n822_6;
wire n823_4;
wire n824_4;
wire n825_4;
wire n826_4;
wire n829_4;
wire n830_4;
wire n831_4;
wire n832_4;
wire n834_4;
wire n835_4;
wire n850_5;
wire n853_5;
wire n854_5;
wire n855_5;
wire n856_5;
wire n857_5;
wire n858_5;
wire n859_5;
wire n860_5;
wire n861_5;
wire n862_5;
wire n863_5;
wire n864_5;
wire n865_5;
wire n866_5;
wire n867_3;
wire n868_3;
wire n869_3;
wire n884_3;
wire n885_3;
wire n886_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n891_3;
wire n1530_3;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n341_4;
wire n341_5;
wire n822_7;
wire n822_8;
wire n823_5;
wire n824_5;
wire n825_7;
wire n826_6;
wire n827_6;
wire n828_5;
wire n828_6;
wire n829_5;
wire n830_5;
wire n830_6;
wire n831_5;
wire n831_6;
wire n832_5;
wire n833_5;
wire n833_6;
wire n834_5;
wire n850_6;
wire n850_7;
wire n850_8;
wire n853_7;
wire n853_8;
wire n854_6;
wire n854_7;
wire n854_8;
wire n855_6;
wire n855_7;
wire n855_8;
wire n856_6;
wire n856_7;
wire n856_8;
wire n857_6;
wire n857_7;
wire n857_8;
wire n858_6;
wire n858_7;
wire n858_8;
wire n859_6;
wire n859_7;
wire n859_8;
wire n860_6;
wire n860_7;
wire n860_8;
wire n861_6;
wire n861_7;
wire n861_8;
wire n862_6;
wire n862_7;
wire n862_8;
wire n863_6;
wire n863_7;
wire n863_8;
wire n864_6;
wire n864_7;
wire n864_8;
wire n865_6;
wire n865_7;
wire n865_8;
wire n866_6;
wire n866_7;
wire n866_8;
wire n867_4;
wire n867_6;
wire n868_5;
wire n869_4;
wire n884_4;
wire n1489_4;
wire n1530_4;
wire n1530_5;
wire n1590_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire n341_8;
wire n341_9;
wire n341_10;
wire n341_11;
wire n822_10;
wire n823_6;
wire n823_8;
wire n824_6;
wire n824_7;
wire n824_8;
wire n825_8;
wire n825_9;
wire n825_10;
wire n826_7;
wire n827_7;
wire n828_7;
wire n830_7;
wire n830_8;
wire n830_9;
wire n832_7;
wire n833_7;
wire n833_8;
wire n834_6;
wire n834_7;
wire n850_9;
wire n850_10;
wire n850_11;
wire n850_13;
wire n850_14;
wire n853_10;
wire n853_11;
wire n853_12;
wire n853_13;
wire n853_14;
wire n854_9;
wire n854_10;
wire n854_12;
wire n855_9;
wire n855_10;
wire n855_11;
wire n856_9;
wire n856_10;
wire n856_11;
wire n856_12;
wire n857_9;
wire n857_10;
wire n857_11;
wire n857_12;
wire n858_9;
wire n858_10;
wire n858_11;
wire n858_12;
wire n859_9;
wire n859_10;
wire n859_11;
wire n860_9;
wire n860_10;
wire n860_11;
wire n860_12;
wire n861_9;
wire n861_10;
wire n861_11;
wire n862_9;
wire n862_10;
wire n862_11;
wire n863_9;
wire n863_10;
wire n863_11;
wire n863_12;
wire n864_9;
wire n864_10;
wire n864_11;
wire n865_9;
wire n865_10;
wire n865_11;
wire n866_9;
wire n866_10;
wire n866_11;
wire n867_7;
wire n867_8;
wire n867_9;
wire n867_10;
wire n867_11;
wire n867_12;
wire n868_6;
wire n868_8;
wire n869_5;
wire ff_vram_access_address_16_8;
wire n341_12;
wire n822_15;
wire n823_9;
wire n823_10;
wire n823_11;
wire n825_11;
wire n850_16;
wire n853_15;
wire n853_16;
wire n854_13;
wire n854_14;
wire n855_12;
wire n855_13;
wire n856_13;
wire n856_14;
wire n857_13;
wire n857_14;
wire n858_13;
wire n858_14;
wire n859_12;
wire n859_13;
wire n860_13;
wire n860_14;
wire n861_12;
wire n861_13;
wire n862_12;
wire n862_13;
wire n863_13;
wire n863_14;
wire n864_12;
wire n864_13;
wire n865_12;
wire n866_12;
wire n867_13;
wire n868_10;
wire n868_11;
wire n853_17;
wire n853_18;
wire n822_17;
wire n822_19;
wire n823_14;
wire n828_11;
wire n832_9;
wire n822_21;
wire n829_8;
wire n1530_8;
wire ff_vram_access_address_16_10;
wire n850_21;
wire n825_13;
wire n868_13;
wire n868_15;
wire n854_16;
wire n823_16;
wire n835_7;
wire n822_23;
wire n341_14;
wire n892_8;
wire n827_9;
wire n826_9;
wire n825_15;
wire n893_11;
wire n868_17;
wire n833_10;
wire n828_13;
wire n827_11;
wire n865_15;
wire n850_23;
wire n987_7;
wire n1277_8;
wire n1489_8;
wire n983_12;
wire n853_20;
wire n984_11;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n341_s0 (
    .F(n341_3),
    .I0(n341_4),
    .I1(n341_5),
    .I2(n341_14) 
);
defparam n341_s0.INIT=8'h40;
  LUT4 n822_s3 (
    .F(n822_6),
    .I0(w_vram_address_cpu[13]),
    .I1(n822_7),
    .I2(n822_8),
    .I3(n822_9) 
);
defparam n822_s3.INIT=16'hC3AA;
  LUT3 n823_s1 (
    .F(n823_4),
    .I0(n823_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n822_9) 
);
defparam n823_s1.INIT=8'hAC;
  LUT3 n824_s1 (
    .F(n824_4),
    .I0(n824_5),
    .I1(w_vram_address_cpu[11]),
    .I2(n822_9) 
);
defparam n824_s1.INIT=8'hAC;
  LUT4 n825_s1 (
    .F(n825_4),
    .I0(n825_15),
    .I1(ff_vram_access_address[10]),
    .I2(n825_13),
    .I3(n825_7) 
);
defparam n825_s1.INIT=16'h3CAA;
  LUT4 n826_s1 (
    .F(n826_4),
    .I0(n826_9),
    .I1(ff_vram_access_address[9]),
    .I2(n826_6),
    .I3(n825_7) 
);
defparam n826_s1.INIT=16'h3CAA;
  LUT3 n829_s1 (
    .F(n829_4),
    .I0(n829_5),
    .I1(w_vram_address_cpu[6]),
    .I2(n822_9) 
);
defparam n829_s1.INIT=8'hAC;
  LUT4 n830_s1 (
    .F(n830_4),
    .I0(n830_5),
    .I1(n830_6),
    .I2(w_vram_address_cpu[5]),
    .I3(n822_9) 
);
defparam n830_s1.INIT=16'hEEF0;
  LUT4 n831_s1 (
    .F(n831_4),
    .I0(n831_5),
    .I1(ff_vram_access_address[4]),
    .I2(n831_6),
    .I3(n825_7) 
);
defparam n831_s1.INIT=16'h3CAA;
  LUT3 n832_s1 (
    .F(n832_4),
    .I0(n832_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n822_9) 
);
defparam n832_s1.INIT=8'h5C;
  LUT4 n834_s1 (
    .F(n834_4),
    .I0(n834_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n825_7) 
);
defparam n834_s1.INIT=16'h3CAA;
  LUT4 n835_s1 (
    .F(n835_4),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(n835_7),
    .I3(n822_9) 
);
defparam n835_s1.INIT=16'h35CC;
  LUT4 n850_s2 (
    .F(n850_5),
    .I0(n850_6),
    .I1(n850_7),
    .I2(n850_8),
    .I3(n822_9) 
);
defparam n850_s2.INIT=16'h0F11;
  LUT4 n853_s2 (
    .F(n853_5),
    .I0(n853_20),
    .I1(n853_7),
    .I2(n853_8),
    .I3(n822_9) 
);
defparam n853_s2.INIT=16'hEEF0;
  LUT4 n854_s2 (
    .F(n854_5),
    .I0(n854_6),
    .I1(n854_7),
    .I2(n854_8),
    .I3(n822_9) 
);
defparam n854_s2.INIT=16'hF0EE;
  LUT4 n855_s2 (
    .F(n855_5),
    .I0(n855_6),
    .I1(n855_7),
    .I2(n855_8),
    .I3(n822_9) 
);
defparam n855_s2.INIT=16'hF0EE;
  LUT4 n856_s2 (
    .F(n856_5),
    .I0(n856_6),
    .I1(n856_7),
    .I2(n856_8),
    .I3(n822_9) 
);
defparam n856_s2.INIT=16'h0FEE;
  LUT4 n857_s2 (
    .F(n857_5),
    .I0(n857_6),
    .I1(n857_7),
    .I2(n857_8),
    .I3(n822_9) 
);
defparam n857_s2.INIT=16'h0FEE;
  LUT4 n858_s2 (
    .F(n858_5),
    .I0(n858_6),
    .I1(n858_7),
    .I2(n858_8),
    .I3(n822_9) 
);
defparam n858_s2.INIT=16'h0FEE;
  LUT4 n859_s2 (
    .F(n859_5),
    .I0(n859_6),
    .I1(n859_7),
    .I2(n859_8),
    .I3(n822_9) 
);
defparam n859_s2.INIT=16'h0FEE;
  LUT4 n860_s2 (
    .F(n860_5),
    .I0(n860_6),
    .I1(n860_7),
    .I2(n860_8),
    .I3(n822_9) 
);
defparam n860_s2.INIT=16'h0FEE;
  LUT4 n861_s2 (
    .F(n861_5),
    .I0(n861_6),
    .I1(n861_7),
    .I2(n861_8),
    .I3(n822_9) 
);
defparam n861_s2.INIT=16'h0FEE;
  LUT4 n862_s2 (
    .F(n862_5),
    .I0(n862_6),
    .I1(n862_7),
    .I2(n862_8),
    .I3(n822_9) 
);
defparam n862_s2.INIT=16'h0FEE;
  LUT4 n863_s2 (
    .F(n863_5),
    .I0(n863_6),
    .I1(n863_7),
    .I2(n863_8),
    .I3(n822_9) 
);
defparam n863_s2.INIT=16'h0FEE;
  LUT4 n864_s2 (
    .F(n864_5),
    .I0(n864_6),
    .I1(n864_7),
    .I2(n864_8),
    .I3(n822_9) 
);
defparam n864_s2.INIT=16'h0F11;
  LUT4 n865_s2 (
    .F(n865_5),
    .I0(n865_6),
    .I1(n865_7),
    .I2(n865_8),
    .I3(n822_9) 
);
defparam n865_s2.INIT=16'h0F11;
  LUT4 n866_s2 (
    .F(n866_5),
    .I0(n866_6),
    .I1(n866_7),
    .I2(n866_8),
    .I3(n822_9) 
);
defparam n866_s2.INIT=16'hF011;
  LUT3 n867_s0 (
    .F(n867_3),
    .I0(n867_4),
    .I1(n867_5),
    .I2(n867_6) 
);
defparam n867_s0.INIT=8'h07;
  LUT4 n868_s0 (
    .F(n868_3),
    .I0(n822_9),
    .I1(w_vram_address_cpu[15]),
    .I2(n868_17),
    .I3(n868_5) 
);
defparam n868_s0.INIT=16'hFFF4;
  LUT3 n869_s0 (
    .F(n869_3),
    .I0(n869_4),
    .I1(w_vram_address_cpu[14]),
    .I2(n822_9) 
);
defparam n869_s0.INIT=8'hAC;
  LUT4 n884_s0 (
    .F(n884_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n825_7) 
);
defparam n884_s0.INIT=16'hF888;
  LUT4 n885_s0 (
    .F(n885_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n825_7) 
);
defparam n885_s0.INIT=16'hF888;
  LUT4 n886_s0 (
    .F(n886_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n825_7) 
);
defparam n886_s0.INIT=16'hF888;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n825_7) 
);
defparam n887_s0.INIT=16'hF888;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n825_7) 
);
defparam n888_s0.INIT=16'hF888;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n825_7) 
);
defparam n889_s0.INIT=16'hF888;
  LUT4 n890_s0 (
    .F(n890_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n825_7) 
);
defparam n890_s0.INIT=16'hF888;
  LUT4 n891_s0 (
    .F(n891_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n884_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n825_7) 
);
defparam n891_s0.INIT=16'hF888;
  LUT4 n1530_s0 (
    .F(n1530_3),
    .I0(n867_5),
    .I1(n341_14),
    .I2(n1530_4),
    .I3(n1530_5) 
);
defparam n1530_s0.INIT=16'h4000;
  LUT2 n563_s21 (
    .F(n563_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n563_s21.INIT=4'hB;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1590_4),
    .I1(n1245_7),
    .I2(w_vdp_enable),
    .I3(n822_9) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF888;
  LUT3 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(ff_dram_address_16_8),
    .I1(ff_vram_access_address_16_7),
    .I2(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=8'hE0;
  LUT2 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[6]) 
);
defparam w_vram_data_Z_6_s.INIT=4'h4;
  LUT2 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[5]) 
);
defparam w_vram_data_Z_5_s.INIT=4'h4;
  LUT2 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[4]) 
);
defparam w_vram_data_Z_4_s.INIT=4'h4;
  LUT2 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[3]) 
);
defparam w_vram_data_Z_3_s.INIT=4'h4;
  LUT2 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[2]) 
);
defparam w_vram_data_Z_2_s.INIT=4'h4;
  LUT2 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[1]) 
);
defparam w_vram_data_Z_1_s.INIT=4'h4;
  LUT2 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[0]) 
);
defparam w_vram_data_Z_0_s.INIT=4'h4;
  LUT2 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[7]) 
);
defparam w_vram_data_Z_7_s.INIT=4'h4;
  LUT4 n341_s1 (
    .F(n341_4),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n341_7),
    .I2(n341_8),
    .I3(n341_9) 
);
defparam n341_s1.INIT=16'h0700;
  LUT4 n341_s2 (
    .F(n341_5),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n341_s2.INIT=16'h9009;
  LUT4 n822_s4 (
    .F(n822_7),
    .I0(n825_13),
    .I1(n822_10),
    .I2(n822_17),
    .I3(n867_5) 
);
defparam n822_s4.INIT=16'h0F77;
  LUT3 n822_s5 (
    .F(n822_8),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(n835_7) 
);
defparam n822_s5.INIT=8'hAC;
  LUT4 n822_s6 (
    .F(n822_9),
    .I0(n341_10),
    .I1(n341_11),
    .I2(n341_4),
    .I3(n822_23) 
);
defparam n822_s6.INIT=16'h0D00;
  LUT4 n823_s2 (
    .F(n823_5),
    .I0(n823_6),
    .I1(n823_16),
    .I2(n823_8),
    .I3(n867_5) 
);
defparam n823_s2.INIT=16'h3CAA;
  LUT4 n824_s2 (
    .F(n824_5),
    .I0(n824_6),
    .I1(n824_7),
    .I2(n824_8),
    .I3(n867_5) 
);
defparam n824_s2.INIT=16'h3CAA;
  LUT2 n825_s4 (
    .F(n825_7),
    .I0(n867_5),
    .I1(n822_9) 
);
defparam n825_s4.INIT=4'h4;
  LUT4 n826_s3 (
    .F(n826_6),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(ff_vram_access_address[6]),
    .I3(n825_9) 
);
defparam n826_s3.INIT=16'h8000;
  LUT4 n827_s3 (
    .F(n827_6),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n825_9),
    .I3(ff_vram_access_address[8]) 
);
defparam n827_s3.INIT=16'h7F80;
  LUT4 n828_s2 (
    .F(n828_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n828_7),
    .I2(n828_11),
    .I3(n1489_4) 
);
defparam n828_s2.INIT=16'h3CAA;
  LUT3 n828_s3 (
    .F(n828_6),
    .I0(ff_vram_access_address[6]),
    .I1(n825_9),
    .I2(ff_vram_access_address[7]) 
);
defparam n828_s3.INIT=8'h87;
  LUT4 n829_s2 (
    .F(n829_5),
    .I0(n829_8),
    .I1(n825_9),
    .I2(ff_vram_access_address[6]),
    .I3(n867_5) 
);
defparam n829_s2.INIT=16'h553C;
  LUT4 n830_s2 (
    .F(n830_5),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n830_9),
    .I3(n867_5) 
);
defparam n830_s2.INIT=16'h7800;
  LUT4 n830_s3 (
    .F(n830_6),
    .I0(ff_vram_access_address[4]),
    .I1(n831_6),
    .I2(n867_5),
    .I3(ff_vram_access_address[5]) 
);
defparam n830_s3.INIT=16'h0708;
  LUT4 n831_s2 (
    .F(n831_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n830_8),
    .I2(n830_7),
    .I3(n1489_4) 
);
defparam n831_s2.INIT=16'h3CAA;
  LUT4 n831_s3 (
    .F(n831_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n831_s3.INIT=16'h8000;
  LUT4 n832_s2 (
    .F(n832_5),
    .I0(n832_9),
    .I1(ff_vram_access_address[3]),
    .I2(n832_7),
    .I3(n867_5) 
);
defparam n832_s2.INIT=16'hAAC3;
  LUT4 n833_s2 (
    .F(n833_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n833_7),
    .I2(n833_8),
    .I3(n1489_4) 
);
defparam n833_s2.INIT=16'h3CAA;
  LUT3 n833_s3 (
    .F(n833_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n833_s3.INIT=8'h87;
  LUT4 n834_s2 (
    .F(n834_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n834_6),
    .I2(n834_7),
    .I3(n1489_4) 
);
defparam n834_s2.INIT=16'h3CAA;
  LUT4 n850_s3 (
    .F(n850_6),
    .I0(n850_9),
    .I1(n850_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n850_s3.INIT=16'h0A03;
  LUT4 n850_s4 (
    .F(n850_7),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n850_s4.INIT=16'h5300;
  LUT3 n850_s5 (
    .F(n850_8),
    .I0(n850_13),
    .I1(n850_14),
    .I2(n835_7) 
);
defparam n850_s5.INIT=8'hC5;
  LUT4 n853_s4 (
    .F(n853_7),
    .I0(n853_10),
    .I1(n853_11),
    .I2(n853_12),
    .I3(n867_5) 
);
defparam n853_s4.INIT=16'h0C05;
  LUT3 n853_s5 (
    .F(n853_8),
    .I0(n853_13),
    .I1(n853_14),
    .I2(n850_11) 
);
defparam n853_s5.INIT=8'hCA;
  LUT4 n854_s3 (
    .F(n854_6),
    .I0(n854_9),
    .I1(n854_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n854_s3.INIT=16'h030A;
  LUT4 n854_s4 (
    .F(n854_7),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n854_s4.INIT=16'hCA00;
  LUT4 n854_s5 (
    .F(n854_8),
    .I0(n823_16),
    .I1(n854_16),
    .I2(n867_5),
    .I3(n854_12) 
);
defparam n854_s5.INIT=16'hAFC0;
  LUT4 n855_s3 (
    .F(n855_6),
    .I0(n855_9),
    .I1(n855_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n855_s3.INIT=16'h030A;
  LUT4 n855_s4 (
    .F(n855_7),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n855_s4.INIT=16'hCA00;
  LUT4 n855_s5 (
    .F(n855_8),
    .I0(n824_7),
    .I1(n823_16),
    .I2(n867_5),
    .I3(n855_11) 
);
defparam n855_s5.INIT=16'hAFC0;
  LUT4 n856_s3 (
    .F(n856_6),
    .I0(n856_9),
    .I1(n856_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n856_s3.INIT=16'h0C0A;
  LUT4 n856_s4 (
    .F(n856_7),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n856_s4.INIT=16'hCA00;
  LUT4 n856_s5 (
    .F(n856_8),
    .I0(n824_7),
    .I1(n856_11),
    .I2(n867_5),
    .I3(n856_12) 
);
defparam n856_s5.INIT=16'h5F30;
  LUT4 n857_s3 (
    .F(n857_6),
    .I0(n857_9),
    .I1(n857_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n857_s3.INIT=16'h0C0A;
  LUT4 n857_s4 (
    .F(n857_7),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n857_s4.INIT=16'hCA00;
  LUT4 n857_s5 (
    .F(n857_8),
    .I0(n856_11),
    .I1(n857_11),
    .I2(n867_5),
    .I3(n857_12) 
);
defparam n857_s5.INIT=16'h5F30;
  LUT4 n858_s3 (
    .F(n858_6),
    .I0(n858_9),
    .I1(n858_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n858_s3.INIT=16'h0C0A;
  LUT4 n858_s4 (
    .F(n858_7),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n858_s4.INIT=16'hCA00;
  LUT4 n858_s5 (
    .F(n858_8),
    .I0(n857_11),
    .I1(n858_11),
    .I2(n867_5),
    .I3(n858_12) 
);
defparam n858_s5.INIT=16'h5F30;
  LUT4 n859_s3 (
    .F(n859_6),
    .I0(n859_9),
    .I1(n859_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n859_s3.INIT=16'h0C0A;
  LUT4 n859_s4 (
    .F(n859_7),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n859_s4.INIT=16'hCA00;
  LUT4 n859_s5 (
    .F(n859_8),
    .I0(n828_7),
    .I1(n858_11),
    .I2(n867_5),
    .I3(n859_11) 
);
defparam n859_s5.INIT=16'h5F30;
  LUT4 n860_s3 (
    .F(n860_6),
    .I0(n860_9),
    .I1(n860_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n860_s3.INIT=16'h0C0A;
  LUT4 n860_s4 (
    .F(n860_7),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n860_s4.INIT=16'hCA00;
  LUT4 n860_s5 (
    .F(n860_8),
    .I0(n828_7),
    .I1(n860_11),
    .I2(n867_5),
    .I3(n860_12) 
);
defparam n860_s5.INIT=16'h5F30;
  LUT4 n861_s3 (
    .F(n861_6),
    .I0(n861_9),
    .I1(n861_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n861_s3.INIT=16'h0C0A;
  LUT4 n861_s4 (
    .F(n861_7),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n861_s4.INIT=16'hCA00;
  LUT4 n861_s5 (
    .F(n861_8),
    .I0(n860_11),
    .I1(n830_9),
    .I2(n867_5),
    .I3(n861_11) 
);
defparam n861_s5.INIT=16'h5F30;
  LUT4 n862_s3 (
    .F(n862_6),
    .I0(n862_9),
    .I1(n862_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n862_s3.INIT=16'h0C0A;
  LUT4 n862_s4 (
    .F(n862_7),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n862_s4.INIT=16'hCA00;
  LUT4 n862_s5 (
    .F(n862_8),
    .I0(n830_9),
    .I1(n830_7),
    .I2(n867_5),
    .I3(n862_11) 
);
defparam n862_s5.INIT=16'h5F30;
  LUT4 n863_s3 (
    .F(n863_6),
    .I0(n863_9),
    .I1(n863_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n863_s3.INIT=16'h0C0A;
  LUT4 n863_s4 (
    .F(n863_7),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n863_s4.INIT=16'hCA00;
  LUT4 n863_s5 (
    .F(n863_8),
    .I0(n830_7),
    .I1(n863_11),
    .I2(n867_5),
    .I3(n863_12) 
);
defparam n863_s5.INIT=16'h5F30;
  LUT4 n864_s3 (
    .F(n864_6),
    .I0(n864_9),
    .I1(n864_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n864_s3.INIT=16'h0C05;
  LUT4 n864_s4 (
    .F(n864_7),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n864_s4.INIT=16'h3500;
  LUT4 n864_s5 (
    .F(n864_8),
    .I0(n863_11),
    .I1(n833_8),
    .I2(n867_5),
    .I3(n864_11) 
);
defparam n864_s5.INIT=16'h5F30;
  LUT4 n865_s3 (
    .F(n865_6),
    .I0(n865_9),
    .I1(n865_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n865_s3.INIT=16'h0C05;
  LUT4 n865_s4 (
    .F(n865_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n865_s4.INIT=16'h3500;
  LUT4 n865_s5 (
    .F(n865_8),
    .I0(n834_6),
    .I1(n833_8),
    .I2(n867_5),
    .I3(n865_11) 
);
defparam n865_s5.INIT=16'h5F30;
  LUT4 n866_s3 (
    .F(n866_6),
    .I0(n866_9),
    .I1(n866_10),
    .I2(n850_11),
    .I3(n850_19) 
);
defparam n866_s3.INIT=16'h0305;
  LUT4 n866_s4 (
    .F(n866_7),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(pcolorcode_7_9),
    .I3(n850_11) 
);
defparam n866_s4.INIT=16'h5300;
  LUT4 n866_s5 (
    .F(n866_8),
    .I0(n834_6),
    .I1(ff_vram_access_address[1]),
    .I2(pcolorcode_7_9),
    .I3(n866_11) 
);
defparam n866_s5.INIT=16'hAFC0;
  LUT4 n867_s1 (
    .F(n867_4),
    .I0(n822_17),
    .I1(n867_7),
    .I2(n822_9),
    .I3(n867_8) 
);
defparam n867_s1.INIT=16'h7087;
  LUT4 n867_s2 (
    .F(n867_5),
    .I0(n867_9),
    .I1(n867_10),
    .I2(n341_4),
    .I3(n867_11) 
);
defparam n867_s2.INIT=16'h000D;
  LUT4 n867_s3 (
    .F(n867_6),
    .I0(n867_12),
    .I1(w_vram_address_cpu[16]),
    .I2(n1489_4),
    .I3(n822_9) 
);
defparam n867_s3.INIT=16'h0503;
  LUT4 n868_s2 (
    .F(n868_5),
    .I0(n868_15),
    .I1(n868_8),
    .I2(n868_13),
    .I3(n1489_4) 
);
defparam n868_s2.INIT=16'h7800;
  LUT4 n869_s1 (
    .F(n869_4),
    .I0(n869_5),
    .I1(n868_15),
    .I2(n868_8),
    .I3(n867_5) 
);
defparam n869_s1.INIT=16'h3CAA;
  LUT2 n884_s1 (
    .F(n884_4),
    .I0(n867_5),
    .I1(n850_19) 
);
defparam n884_s1.INIT=4'h8;
  LUT2 n1489_s1 (
    .F(n1489_4),
    .I0(n867_5),
    .I1(n822_9) 
);
defparam n1489_s1.INIT=4'h8;
  LUT3 n1530_s1 (
    .F(n1530_4),
    .I0(n1530_8),
    .I1(n1786_10),
    .I2(n341_4) 
);
defparam n1530_s1.INIT=8'h0D;
  LUT2 n1530_s2 (
    .F(n1530_5),
    .I0(w_vdp_enable),
    .I1(n341_5) 
);
defparam n1530_s2.INIT=4'h8;
  LUT2 n1590_s1 (
    .F(n1590_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1590_s1.INIT=4'h6;
  LUT4 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(w_logical_vram_addr_nam_11_6),
    .I1(reg_r1_disp_mode[0]),
    .I2(n563_25),
    .I3(ff_vram_access_address_16_8) 
);
defparam ff_vram_access_address_16_s3.INIT=16'h030A;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(n341_5),
    .I1(n867_5),
    .I2(n1530_4),
    .I3(n341_14) 
);
defparam ff_dram_address_16_s4.INIT=16'h7F00;
  LUT3 n341_s4 (
    .F(n341_7),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n341_s4.INIT=8'h07;
  LUT3 n341_s5 (
    .F(n341_8),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n341_s5.INIT=8'h70;
  LUT4 n341_s6 (
    .F(n341_9),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n341_s6.INIT=16'h7000;
  LUT3 n341_s7 (
    .F(n341_10),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n341_s7.INIT=8'h80;
  LUT4 n341_s8 (
    .F(n341_11),
    .I0(n341_12),
    .I1(n341_7),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(ff_local_dot_counter_x_8_7) 
);
defparam n341_s8.INIT=16'hBF00;
  LUT3 n822_s7 (
    .F(n822_10),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address[10]) 
);
defparam n822_s7.INIT=8'h80;
  LUT4 n823_s3 (
    .F(n823_6),
    .I0(n825_9),
    .I1(n825_10),
    .I2(n823_9),
    .I3(ff_vram_access_address[12]) 
);
defparam n823_s3.INIT=16'h7F80;
  LUT4 n823_s5 (
    .F(n823_8),
    .I0(n830_7),
    .I1(n823_10),
    .I2(n823_11),
    .I3(n823_14) 
);
defparam n823_s5.INIT=16'h8000;
  LUT3 n824_s3 (
    .F(n824_6),
    .I0(ff_vram_access_address[10]),
    .I1(n825_13),
    .I2(ff_vram_access_address[11]) 
);
defparam n824_s3.INIT=8'h78;
  LUT4 n824_s4 (
    .F(n824_7),
    .I0(ff_vram_access_address[11]),
    .I1(w_vram_address_cpu[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n824_s4.INIT=16'hACCA;
  LUT4 n824_s5 (
    .F(n824_8),
    .I0(n856_11),
    .I1(n830_7),
    .I2(n823_11),
    .I3(n823_14) 
);
defparam n824_s5.INIT=16'h8000;
  LUT4 n825_s5 (
    .F(n825_8),
    .I0(n823_11),
    .I1(n825_11),
    .I2(n822_15),
    .I3(n856_11) 
);
defparam n825_s5.INIT=16'h807F;
  LUT3 n825_s6 (
    .F(n825_9),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n831_6) 
);
defparam n825_s6.INIT=8'h80;
  LUT4 n825_s7 (
    .F(n825_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(ff_vram_access_address[6]) 
);
defparam n825_s7.INIT=16'h8000;
  LUT4 n826_s4 (
    .F(n826_7),
    .I0(n860_11),
    .I1(n830_8),
    .I2(n822_21),
    .I3(n857_11) 
);
defparam n826_s4.INIT=16'h807F;
  LUT3 n827_s4 (
    .F(n827_7),
    .I0(n828_7),
    .I1(n828_11),
    .I2(n858_11) 
);
defparam n827_s4.INIT=8'h87;
  LUT4 n828_s4 (
    .F(n828_7),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n828_s4.INIT=16'hACCA;
  LUT4 n830_s4 (
    .F(n830_7),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n830_s4.INIT=16'hACCA;
  LUT4 n830_s5 (
    .F(n830_8),
    .I0(n834_6),
    .I1(n834_7),
    .I2(n833_8),
    .I3(n863_11) 
);
defparam n830_s5.INIT=16'h8000;
  LUT4 n830_s6 (
    .F(n830_9),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n830_s6.INIT=16'hACCA;
  LUT3 n832_s4 (
    .F(n832_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]) 
);
defparam n832_s4.INIT=8'h80;
  LUT2 n833_s4 (
    .F(n833_7),
    .I0(n834_6),
    .I1(n834_7) 
);
defparam n833_s4.INIT=4'h8;
  LUT4 n833_s5 (
    .F(n833_8),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n833_s5.INIT=16'hACCA;
  LUT4 n834_s3 (
    .F(n834_6),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n834_s3.INIT=16'hACCA;
  LUT4 n834_s4 (
    .F(n834_7),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n834_s4.INIT=16'hACCA;
  LUT4 n850_s6 (
    .F(n850_9),
    .I0(n1975_7),
    .I1(ff_y_test_address_16),
    .I2(n850_23),
    .I3(n251_26) 
);
defparam n850_s6.INIT=16'hBB0F;
  LUT3 n850_s7 (
    .F(n850_10),
    .I0(n850_16),
    .I1(w_vram_address_text12_16),
    .I2(n226_15) 
);
defparam n850_s7.INIT=8'hCA;
  LUT3 n850_s8 (
    .F(n850_11),
    .I0(n867_5),
    .I1(n1530_4),
    .I2(n341_14) 
);
defparam n850_s8.INIT=8'h60;
  LUT3 n850_s10 (
    .F(n850_13),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(pcolorcode_7_9) 
);
defparam n850_s10.INIT=8'hAC;
  LUT3 n850_s11 (
    .F(n850_14),
    .I0(w_vram_address_cpu[0]),
    .I1(w_vram_address_cpu[16]),
    .I2(pcolorcode_7_9) 
);
defparam n850_s11.INIT=8'h53;
  LUT2 n853_s7 (
    .F(n853_10),
    .I0(ff_vram_access_address[13]),
    .I1(pcolorcode_7_9) 
);
defparam n853_s7.INIT=4'h1;
  LUT2 n853_s8 (
    .F(n853_11),
    .I0(pcolorcode_7_9),
    .I1(n854_16) 
);
defparam n853_s8.INIT=4'h4;
  LUT2 n853_s9 (
    .F(n853_12),
    .I0(ff_vram_access_address[14]),
    .I1(pcolorcode_7_9) 
);
defparam n853_s9.INIT=4'h4;
  LUT4 n853_s10 (
    .F(n853_13),
    .I0(n853_15),
    .I1(n853_16),
    .I2(n1530_4),
    .I3(n341_14) 
);
defparam n853_s10.INIT=16'hC5CC;
  LUT3 n853_s11 (
    .F(n853_14),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(pcolorcode_7_9) 
);
defparam n853_s11.INIT=8'hAC;
  LUT3 n854_s6 (
    .F(n854_9),
    .I0(n854_13),
    .I1(w_vram_address_text12_12),
    .I2(n226_15) 
);
defparam n854_s6.INIT=8'hCA;
  LUT4 n854_s7 (
    .F(n854_10),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(n1975_7),
    .I3(n854_14) 
);
defparam n854_s7.INIT=16'h5F30;
  LUT4 n854_s9 (
    .F(n854_12),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n854_s9.INIT=16'h0CFA;
  LUT3 n855_s6 (
    .F(n855_9),
    .I0(n855_12),
    .I1(w_vram_address_text12_11),
    .I2(n226_15) 
);
defparam n855_s6.INIT=8'hCA;
  LUT4 n855_s7 (
    .F(n855_10),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(n1975_7),
    .I3(n855_13) 
);
defparam n855_s7.INIT=16'h5F30;
  LUT4 n855_s8 (
    .F(n855_11),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n855_s8.INIT=16'h0CFA;
  LUT3 n856_s6 (
    .F(n856_9),
    .I0(n856_13),
    .I1(w_vram_address_text12_10),
    .I2(n226_15) 
);
defparam n856_s6.INIT=8'hCA;
  LUT4 n856_s7 (
    .F(n856_10),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(n1975_7),
    .I3(n856_14) 
);
defparam n856_s7.INIT=16'hAFC0;
  LUT4 n856_s8 (
    .F(n856_11),
    .I0(ff_vram_access_address[10]),
    .I1(w_vram_address_cpu[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n856_s8.INIT=16'hACCA;
  LUT4 n856_s9 (
    .F(n856_12),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n856_s9.INIT=16'hF503;
  LUT3 n857_s6 (
    .F(n857_9),
    .I0(n857_13),
    .I1(w_vram_address_text12_9),
    .I2(n226_15) 
);
defparam n857_s6.INIT=8'hCA;
  LUT4 n857_s7 (
    .F(n857_10),
    .I0(ff_y_test_address_10),
    .I1(ff_preread_address_10),
    .I2(n1975_7),
    .I3(n857_14) 
);
defparam n857_s7.INIT=16'hAFC0;
  LUT4 n857_s8 (
    .F(n857_11),
    .I0(ff_vram_access_address[9]),
    .I1(w_vram_address_cpu[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n857_s8.INIT=16'hACCA;
  LUT4 n857_s9 (
    .F(n857_12),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n857_s9.INIT=16'hF503;
  LUT3 n858_s6 (
    .F(n858_9),
    .I0(n858_13),
    .I1(w_vram_address_text12_8),
    .I2(n226_15) 
);
defparam n858_s6.INIT=8'hCA;
  LUT4 n858_s7 (
    .F(n858_10),
    .I0(ff_y_test_address_9),
    .I1(ff_preread_address_9),
    .I2(n1975_7),
    .I3(n858_14) 
);
defparam n858_s7.INIT=16'hAFC0;
  LUT4 n858_s8 (
    .F(n858_11),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n858_s8.INIT=16'hACCA;
  LUT4 n858_s9 (
    .F(n858_12),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n858_s9.INIT=16'hF503;
  LUT3 n859_s6 (
    .F(n859_9),
    .I0(n859_12),
    .I1(w_vram_address_text12_7),
    .I2(n226_15) 
);
defparam n859_s6.INIT=8'hCA;
  LUT4 n859_s7 (
    .F(n859_10),
    .I0(ff_y_test_address_8),
    .I1(ff_preread_address_8),
    .I2(n1975_7),
    .I3(n859_13) 
);
defparam n859_s7.INIT=16'hAFC0;
  LUT4 n859_s8 (
    .F(n859_11),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[8]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n859_s8.INIT=16'h03F5;
  LUT3 n860_s6 (
    .F(n860_9),
    .I0(n860_13),
    .I1(w_vram_address_text12_6),
    .I2(n226_15) 
);
defparam n860_s6.INIT=8'hCA;
  LUT4 n860_s7 (
    .F(n860_10),
    .I0(ff_y_test_address_7),
    .I1(ff_preread_address_7),
    .I2(n1975_7),
    .I3(n860_14) 
);
defparam n860_s7.INIT=16'hAFC0;
  LUT4 n860_s8 (
    .F(n860_11),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n860_s8.INIT=16'hACCA;
  LUT4 n860_s9 (
    .F(n860_12),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n860_s9.INIT=16'hF503;
  LUT3 n861_s6 (
    .F(n861_9),
    .I0(n861_12),
    .I1(w_vram_address_text12_5),
    .I2(n226_15) 
);
defparam n861_s6.INIT=8'hCA;
  LUT4 n861_s7 (
    .F(n861_10),
    .I0(ff_y_test_address_6),
    .I1(ff_preread_address_6),
    .I2(n1975_7),
    .I3(n861_13) 
);
defparam n861_s7.INIT=16'hAFC0;
  LUT4 n861_s8 (
    .F(n861_11),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n861_s8.INIT=16'hF503;
  LUT3 n862_s6 (
    .F(n862_9),
    .I0(n862_12),
    .I1(w_vram_address_text12_4),
    .I2(n226_15) 
);
defparam n862_s6.INIT=8'hCA;
  LUT4 n862_s7 (
    .F(n862_10),
    .I0(ff_y_test_address_5),
    .I1(ff_preread_address_5),
    .I2(n1975_7),
    .I3(n862_13) 
);
defparam n862_s7.INIT=16'hAFC0;
  LUT4 n862_s8 (
    .F(n862_11),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n862_s8.INIT=16'hF503;
  LUT3 n863_s6 (
    .F(n863_9),
    .I0(n863_13),
    .I1(w_vram_address_text12_3),
    .I2(n226_15) 
);
defparam n863_s6.INIT=8'hCA;
  LUT4 n863_s7 (
    .F(n863_10),
    .I0(ff_y_test_address_4),
    .I1(ff_preread_address_4),
    .I2(n1975_7),
    .I3(n863_14) 
);
defparam n863_s7.INIT=16'hAFC0;
  LUT4 n863_s8 (
    .F(n863_11),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n863_s8.INIT=16'hACCA;
  LUT4 n863_s9 (
    .F(n863_12),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[3]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n863_s9.INIT=16'hF503;
  LUT3 n864_s6 (
    .F(n864_9),
    .I0(n864_12),
    .I1(w_vram_address_text12_2),
    .I2(n226_15) 
);
defparam n864_s6.INIT=8'hCA;
  LUT4 n864_s7 (
    .F(n864_10),
    .I0(ff_y_test_address_3),
    .I1(ff_preread_address_3),
    .I2(n1975_7),
    .I3(n864_13) 
);
defparam n864_s7.INIT=16'h5F30;
  LUT4 n864_s8 (
    .F(n864_11),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n864_s8.INIT=16'hF503;
  LUT3 n865_s6 (
    .F(n865_9),
    .I0(n865_12),
    .I1(w_vram_address_text12_1),
    .I2(n226_15) 
);
defparam n865_s6.INIT=8'hCA;
  LUT4 n865_s7 (
    .F(n865_10),
    .I0(n251_26),
    .I1(ff_preread_address_1),
    .I2(n865_15),
    .I3(n1975_7) 
);
defparam n865_s7.INIT=16'h0FBB;
  LUT4 n865_s8 (
    .F(n865_11),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(n867_5),
    .I3(pcolorcode_7_9) 
);
defparam n865_s8.INIT=16'h03F5;
  LUT3 n866_s6 (
    .F(n866_9),
    .I0(n866_12),
    .I1(w_vram_address_text12_0),
    .I2(n226_15) 
);
defparam n866_s6.INIT=8'hCA;
  LUT4 n866_s7 (
    .F(n866_10),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_26),
    .I3(n1975_7) 
);
defparam n866_s7.INIT=16'h0A0C;
  LUT4 n866_s8 (
    .F(n866_11),
    .I0(n834_7),
    .I1(ff_vram_access_address[0]),
    .I2(pcolorcode_7_9),
    .I3(n867_5) 
);
defparam n866_s8.INIT=16'hFA0C;
  LUT3 n867_s4 (
    .F(n867_7),
    .I0(n868_15),
    .I1(n854_16),
    .I2(n868_13) 
);
defparam n867_s4.INIT=8'h80;
  LUT4 n867_s5 (
    .F(n867_8),
    .I0(ff_vram_access_address[16]),
    .I1(n1590_4),
    .I2(w_vram_address_cpu[16]),
    .I3(n822_9) 
);
defparam n867_s5.INIT=16'h1DF0;
  LUT4 n867_s6 (
    .F(n867_9),
    .I0(ff_state_1_12),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(ff_wait_cnt[15]) 
);
defparam n867_s6.INIT=16'h8200;
  LUT4 n867_s7 (
    .F(n867_10),
    .I0(n1786_8),
    .I1(w_read_color_address_9_5),
    .I2(reg_r25_cmd_Z),
    .I3(n867_13) 
);
defparam n867_s7.INIT=16'hF400;
  LUT2 n867_s8 (
    .F(n867_11),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n867_s8.INIT=4'h6;
  LUT3 n867_s9 (
    .F(n867_12),
    .I0(ff_vram_access_address[15]),
    .I1(n868_6),
    .I2(ff_vram_access_address[16]) 
);
defparam n867_s9.INIT=8'h78;
  LUT4 n868_s3 (
    .F(n868_6),
    .I0(n825_9),
    .I1(n825_10),
    .I2(n822_10),
    .I3(n868_10) 
);
defparam n868_s3.INIT=16'h8000;
  LUT2 n868_s5 (
    .F(n868_8),
    .I0(n822_19),
    .I1(n868_11) 
);
defparam n868_s5.INIT=4'h8;
  LUT4 n869_s2 (
    .F(n869_5),
    .I0(ff_vram_access_address[13]),
    .I1(n825_13),
    .I2(n822_10),
    .I3(ff_vram_access_address[14]) 
);
defparam n869_s2.INIT=16'h7F80;
  LUT4 ff_vram_access_address_16_s4 (
    .F(ff_vram_access_address_16_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam ff_vram_access_address_16_s4.INIT=16'h273C;
  LUT3 n341_s9 (
    .F(n341_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(ff_tx_vram_read_en2),
    .I2(ff_tx_vram_read_en) 
);
defparam n341_s9.INIT=8'h07;
  LUT2 n822_s12 (
    .F(n822_15),
    .I0(n860_11),
    .I1(n830_8) 
);
defparam n822_s12.INIT=4'h8;
  LUT2 n823_s6 (
    .F(n823_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]) 
);
defparam n823_s6.INIT=4'h8;
  LUT2 n823_s7 (
    .F(n823_10),
    .I0(n856_11),
    .I1(n824_7) 
);
defparam n823_s7.INIT=4'h8;
  LUT3 n823_s8 (
    .F(n823_11),
    .I0(n858_11),
    .I1(n828_7),
    .I2(n857_11) 
);
defparam n823_s8.INIT=8'h80;
  LUT2 n825_s8 (
    .F(n825_11),
    .I0(n830_9),
    .I1(n830_7) 
);
defparam n825_s8.INIT=4'h8;
  LUT3 n850_s13 (
    .F(n850_16),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(n850_21) 
);
defparam n850_s13.INIT=8'hAC;
  LUT4 n853_s12 (
    .F(n853_15),
    .I0(ff_preread_address_14),
    .I1(ff_y_test_address_14),
    .I2(n1975_7),
    .I3(n853_17) 
);
defparam n853_s12.INIT=16'h5F30;
  LUT3 n853_s13 (
    .F(n853_16),
    .I0(n853_18),
    .I1(w_vram_address_text12_13),
    .I2(n226_15) 
);
defparam n853_s13.INIT=8'hCA;
  LUT3 n854_s10 (
    .F(n854_13),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(n850_21) 
);
defparam n854_s10.INIT=8'hAC;
  LUT4 n854_s11 (
    .F(n854_14),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n854_s11.INIT=16'h03F5;
  LUT3 n855_s9 (
    .F(n855_12),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(n850_21) 
);
defparam n855_s9.INIT=8'hAC;
  LUT4 n855_s10 (
    .F(n855_13),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n855_s10.INIT=16'h03F5;
  LUT3 n856_s10 (
    .F(n856_13),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(n850_21) 
);
defparam n856_s10.INIT=8'hAC;
  LUT4 n856_s11 (
    .F(n856_14),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n856_s11.INIT=16'h0CFA;
  LUT3 n857_s10 (
    .F(n857_13),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(n850_21) 
);
defparam n857_s10.INIT=8'hAC;
  LUT4 n857_s11 (
    .F(n857_14),
    .I0(ff_y_test_address_9),
    .I1(ff_preread_address_9),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n857_s11.INIT=16'hFA0C;
  LUT3 n858_s10 (
    .F(n858_13),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(n850_21) 
);
defparam n858_s10.INIT=8'hAC;
  LUT4 n858_s11 (
    .F(n858_14),
    .I0(ff_y_test_address_8),
    .I1(ff_preread_address_8),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n858_s11.INIT=16'hFA0C;
  LUT3 n859_s9 (
    .F(n859_12),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(n850_21) 
);
defparam n859_s9.INIT=8'hAC;
  LUT4 n859_s10 (
    .F(n859_13),
    .I0(ff_y_test_address_7),
    .I1(ff_preread_address_7),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n859_s10.INIT=16'hFA0C;
  LUT3 n860_s10 (
    .F(n860_13),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(n850_21) 
);
defparam n860_s10.INIT=8'hAC;
  LUT4 n860_s11 (
    .F(n860_14),
    .I0(ff_y_test_address_6),
    .I1(ff_preread_address_6),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n860_s11.INIT=16'hFA0C;
  LUT3 n861_s9 (
    .F(n861_12),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(n850_21) 
);
defparam n861_s9.INIT=8'hAC;
  LUT4 n861_s10 (
    .F(n861_13),
    .I0(ff_y_test_address_5),
    .I1(ff_preread_address_5),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n861_s10.INIT=16'hFA0C;
  LUT3 n862_s9 (
    .F(n862_12),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(n850_21) 
);
defparam n862_s9.INIT=8'hAC;
  LUT4 n862_s10 (
    .F(n862_13),
    .I0(ff_y_test_address_4),
    .I1(ff_preread_address_4),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n862_s10.INIT=16'hFA0C;
  LUT3 n863_s10 (
    .F(n863_13),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(n850_21) 
);
defparam n863_s10.INIT=8'hAC;
  LUT4 n863_s11 (
    .F(n863_14),
    .I0(ff_y_test_address_3),
    .I1(ff_preread_address_3),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n863_s11.INIT=16'hFA0C;
  LUT3 n864_s9 (
    .F(n864_12),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(n850_21) 
);
defparam n864_s9.INIT=8'hAC;
  LUT4 n864_s10 (
    .F(n864_13),
    .I0(ff_y_test_address_2),
    .I1(ff_preread_address_2),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n864_s10.INIT=16'hF503;
  LUT3 n865_s9 (
    .F(n865_12),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(n850_21) 
);
defparam n865_s9.INIT=8'hAC;
  LUT3 n866_s9 (
    .F(n866_12),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(n850_21) 
);
defparam n866_s9.INIT=8'hAC;
  LUT2 n867_s10 (
    .F(n867_13),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n867_s10.INIT=4'h6;
  LUT2 n868_s7 (
    .F(n868_10),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]) 
);
defparam n868_s7.INIT=4'h8;
  LUT4 n868_s8 (
    .F(n868_11),
    .I0(n860_11),
    .I1(n854_16),
    .I2(n825_11),
    .I3(n830_8) 
);
defparam n868_s8.INIT=16'h8000;
  LUT4 n853_s14 (
    .F(n853_17),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(n1975_7),
    .I3(n251_26) 
);
defparam n853_s14.INIT=16'h03F5;
  LUT4 n853_s15 (
    .F(n853_18),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(n341_7),
    .I3(n226_13) 
);
defparam n853_s15.INIT=16'hACCC;
  LUT4 n822_s13 (
    .F(n822_17),
    .I0(n822_19),
    .I1(n822_21),
    .I2(n860_11),
    .I3(n830_8) 
);
defparam n822_s13.INIT=16'h8000;
  LUT4 n822_s14 (
    .F(n822_19),
    .I0(n823_16),
    .I1(n823_11),
    .I2(n856_11),
    .I3(n824_7) 
);
defparam n822_s14.INIT=16'h8000;
  LUT3 n823_s10 (
    .F(n823_14),
    .I0(n830_8),
    .I1(n860_11),
    .I2(n830_9) 
);
defparam n823_s10.INIT=8'h80;
  LUT4 n828_s7 (
    .F(n828_11),
    .I0(n830_7),
    .I1(n830_8),
    .I2(n860_11),
    .I3(n830_9) 
);
defparam n828_s7.INIT=16'h8000;
  LUT4 n832_s5 (
    .F(n832_9),
    .I0(n833_8),
    .I1(n834_6),
    .I2(n834_7),
    .I3(n863_11) 
);
defparam n832_s5.INIT=16'h807F;
  LUT3 n1245_s3 (
    .F(n1245_7),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 n822_s15 (
    .F(n822_21),
    .I0(n858_11),
    .I1(n828_7),
    .I2(n830_9),
    .I3(n830_7) 
);
defparam n822_s15.INIT=16'h8000;
  LUT4 n829_s4 (
    .F(n829_8),
    .I0(n830_8),
    .I1(n830_9),
    .I2(n830_7),
    .I3(n860_11) 
);
defparam n829_s4.INIT=16'h807F;
  LUT4 n1530_s4 (
    .F(n1530_8),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n341_5),
    .I3(ff_wait_cnt[15]) 
);
defparam n1530_s4.INIT=16'h6000;
  LUT4 n850_s15 (
    .F(n850_19),
    .I0(n1530_8),
    .I1(n1786_10),
    .I2(n341_4),
    .I3(n341_14) 
);
defparam n850_s15.INIT=16'hF200;
  LUT4 ff_vram_access_address_16_s5 (
    .F(ff_vram_access_address_16_10),
    .I0(ff_vram_access_address_16_7),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s5.INIT=16'hFD00;
  LUT4 n850_s16 (
    .F(n850_21),
    .I0(n341_7),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n850_s16.INIT=16'h002A;
  LUT4 n825_s9 (
    .F(n825_13),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n831_6),
    .I3(n825_10) 
);
defparam n825_s9.INIT=16'h8000;
  LUT4 n868_s9 (
    .F(n868_13),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n868_s9.INIT=16'hCAAC;
  LUT4 n868_s10 (
    .F(n868_15),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n868_s10.INIT=16'hCAAC;
  LUT4 n854_s12 (
    .F(n854_16),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n854_s12.INIT=16'hCAAC;
  LUT4 n823_s11 (
    .F(n823_16),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n823_s11.INIT=16'hCAAC;
  LUT3 n835_s3 (
    .F(n835_7),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n867_5) 
);
defparam n835_s3.INIT=8'h60;
  LUT3 n822_s16 (
    .F(n822_23),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n341_5) 
);
defparam n822_s16.INIT=8'h04;
  LUT4 n341_s10 (
    .F(n341_14),
    .I0(n341_10),
    .I1(n341_11),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n341_s10.INIT=16'h0D00;
  LUT4 n892_s2 (
    .F(n892_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n825_7),
    .I3(n884_4) 
);
defparam n892_s2.INIT=16'hFFFB;
  LUT4 n827_s5 (
    .F(n827_9),
    .I0(n827_7),
    .I1(w_vram_address_cpu[8]),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n827_s5.INIT=16'h5CCC;
  LUT4 n826_s5 (
    .F(n826_9),
    .I0(n826_7),
    .I1(w_vram_address_cpu[9]),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n826_s5.INIT=16'h5CCC;
  LUT4 n825_s10 (
    .F(n825_15),
    .I0(n825_8),
    .I1(w_vram_address_cpu[10]),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n825_s10.INIT=16'h5CCC;
  LUT4 n893_s4 (
    .F(n893_11),
    .I0(n867_5),
    .I1(n822_9),
    .I2(n867_5),
    .I3(n850_19) 
);
defparam n893_s4.INIT=16'h0BBB;
  LUT4 n868_s11 (
    .F(n868_17),
    .I0(ff_vram_access_address[15]),
    .I1(n868_6),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n868_s11.INIT=16'h0600;
  LUT4 n833_s6 (
    .F(n833_10),
    .I0(n833_5),
    .I1(n833_6),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n833_s6.INIT=16'hA3AA;
  LUT4 n828_s8 (
    .F(n828_13),
    .I0(n828_5),
    .I1(n828_6),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n828_s8.INIT=16'hA3AA;
  LUT4 n827_s6 (
    .F(n827_11),
    .I0(n827_9),
    .I1(n827_6),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n827_s6.INIT=16'hACAA;
  LUT4 n865_s11 (
    .F(n865_15),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n865_s11.INIT=16'hACAA;
  LUT4 n850_s17 (
    .F(n850_23),
    .I0(ff_preread_address_0),
    .I1(ff_preread_address_16),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n850_s17.INIT=16'hACCC;
  LUT2 n987_s3 (
    .F(n987_7),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(n1277_8) 
);
defparam n987_s3.INIT=4'h6;
  LUT4 n1277_s3 (
    .F(n1277_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1277_s3.INIT=16'h1400;
  LUT3 n1489_s3 (
    .F(n1489_8),
    .I0(w_vdp_enable),
    .I1(n867_5),
    .I2(n822_9) 
);
defparam n1489_s3.INIT=8'h80;
  LUT4 n983_s6 (
    .F(n983_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1245_7),
    .I3(n1489_8) 
);
defparam n983_s6.INIT=16'hCCCA;
  LUT3 n853_s16 (
    .F(n853_20),
    .I0(n867_5),
    .I1(n868_15),
    .I2(pcolorcode_7_9) 
);
defparam n853_s16.INIT=8'h80;
  LUT4 n983_s7 (
    .F(n983_15),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1208_7),
    .I3(n1211_4) 
);
defparam n983_s7.INIT=16'h555C;
  LUT4 n984_s5 (
    .F(n984_11),
    .I0(w_vram_rd_ack),
    .I1(w_vdp_enable),
    .I2(n867_5),
    .I3(n822_9) 
);
defparam n984_s5.INIT=16'h6AAA;
  DFFRE ff_dram_rdata_7_s0 (
    .Q(ff_dram_rdata[7]),
    .D(ff_rdata[7]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_6_s0 (
    .Q(ff_dram_rdata[6]),
    .D(ff_rdata[6]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_5_s0 (
    .Q(ff_dram_rdata[5]),
    .D(ff_rdata[5]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_4_s0 (
    .Q(ff_dram_rdata[4]),
    .D(ff_rdata[4]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_3_s0 (
    .Q(ff_dram_rdata[3]),
    .D(ff_rdata[3]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_2_s0 (
    .Q(ff_dram_rdata[2]),
    .D(ff_rdata[2]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_1_s0 (
    .Q(ff_dram_rdata[1]),
    .D(ff_rdata[1]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_dram_rdata_0_s0 (
    .Q(ff_dram_rdata[0]),
    .D(ff_rdata[0]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1277_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n850_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n853_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n854_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n855_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n856_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n857_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n858_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n859_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n860_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n861_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n862_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n863_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n864_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n865_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n866_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n884_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n885_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n886_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n887_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n888_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n889_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n890_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n891_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n892_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n893_11),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n867_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n868_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n869_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n822_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n823_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n824_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n825_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n826_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n827_11),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n828_13),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n829_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n830_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n831_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n832_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n833_10),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n834_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n835_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n987_10),
    .CLK(w_video_clk),
    .CE(n1530_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n341_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n987_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n984_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n983_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n987_s5 (
    .O(n987_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n984_s6 (
    .O(n984_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  n86_7,
  n87_9,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n260_13,
  slot_reset_n_d,
  n260_12,
  n1011_8,
  n76_9,
  reg_r25_msk_Z,
  ff_bwindow_x_8,
  ff_tx_prewindow_x_10,
  ff_sp_predraw_end_10,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  n1470_5,
  n1470_7,
  n550_6,
  n966_6,
  n973_6,
  ff_pre_x_cnt_8_7,
  n550_9,
  n554_8,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter_0,
  w_vcounter_2,
  w_vcounter_3,
  w_vcounter_4,
  w_vcounter_5,
  w_vcounter_6,
  w_vcounter_7,
  w_vcounter_8,
  w_vcounter_9,
  w_vcounter_10,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_3,
  w_pre_dot_counter_yp_4,
  w_pre_dot_counter_yp_5,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input n86_7;
input n87_9;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n260_13;
input slot_reset_n_d;
input n260_12;
input n1011_8;
input n76_9;
input reg_r25_msk_Z;
input ff_bwindow_x_8;
input ff_tx_prewindow_x_10;
input ff_sp_predraw_end_10;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output n1470_5;
output n1470_7;
output n550_6;
output n966_6;
output n973_6;
output ff_pre_x_cnt_8_7;
output n550_9;
output n554_8;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output w_vcounter_0;
output w_vcounter_2;
output w_vcounter_3;
output w_vcounter_4;
output w_vcounter_5;
output w_vcounter_6;
output w_vcounter_7;
output w_vcounter_8;
output w_vcounter_9;
output w_vcounter_10;
output [1:1] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_3;
output w_pre_dot_counter_yp_4;
output w_pre_dot_counter_yp_5;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n1472_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n966_3;
wire n968_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n700_7;
wire n699_7;
wire n698_7;
wire n404_7;
wire n378_8;
wire n377_7;
wire n193_8;
wire n192_7;
wire n190_7;
wire n189_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n183_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n42_7;
wire n41_7;
wire n40_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n797_6;
wire n1470_4;
wire n1670_4;
wire n550_5;
wire n556_4;
wire n790_5;
wire n790_6;
wire n790_7;
wire n964_4;
wire n964_5;
wire n966_4;
wire n970_4;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire w_v_blanking_end_7;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n191_8;
wire n187_8;
wire n184_8;
wire n123_8;
wire n120_8;
wire n117_8;
wire n39_8;
wire n38_8;
wire n35_8;
wire n697_7;
wire n695_7;
wire n692_7;
wire n796_7;
wire n1470_6;
wire n1470_8;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n790_8;
wire n790_9;
wire n790_10;
wire n970_5;
wire n970_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n1670_8;
wire n1670_9;
wire n1670_10;
wire n550_7;
wire ff_pre_window_y_10;
wire n119_10;
wire n122_10;
wire n186_10;
wire n694_9;
wire n965_5;
wire n403_9;
wire n189_10;
wire n191_10;
wire n1521_5;
wire n794_16;
wire n796_9;
wire n551_6;
wire n378_13;
wire n42_10;
wire n43_9;
wire n1481_6;
wire n38_10;
wire n555_6;
wire n966_8;
wire n552_6;
wire n972_6;
wire n1472_6;
wire n126_9;
wire n1670_12;
wire n1513_5;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n794_18;
wire n1046_5;
wire n967_5;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n336_5;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_11;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [2:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(n1470_4),
    .I1(n1470_5),
    .I2(w_vdp_hcounter[2]),
    .I3(n1481_6) 
);
defparam n1470_s0.INIT=16'hCA00;
  LUT2 n1472_s0 (
    .F(n1472_3),
    .I0(n1470_3),
    .I1(n1472_6) 
);
defparam n1472_s0.INIT=4'h8;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n550_9),
    .I3(n550_5) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT3 n551_s0 (
    .F(n551_3),
    .I0(n551_6),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_5) 
);
defparam n551_s0.INIT=8'hC5;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n552_6),
    .I3(n550_5) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n260_13),
    .I3(n550_5) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_8),
    .I3(n550_5) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(n555_6),
    .I1(ff_pre_x_cnt_start1_0[3]),
    .I2(n550_5) 
);
defparam n555_s0.INIT=8'hCA;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_5) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_5) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_5) 
);
defparam n558_s1.INIT=8'hA3;
  LUT3 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(n790_6),
    .I2(n790_7) 
);
defparam n790_s1.INIT=8'h10;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp_7),
    .I1(n964_4),
    .I2(n964_5),
    .I3(w_pre_dot_counter_yp_8) 
);
defparam n964_s0.INIT=16'h7F80;
  LUT3 n966_s0 (
    .F(n966_3),
    .I0(n966_4),
    .I1(n966_8),
    .I2(w_pre_dot_counter_yp_6) 
);
defparam n966_s0.INIT=8'hB4;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp_3),
    .I1(n966_8),
    .I2(w_pre_dot_counter_yp_4) 
);
defparam n968_s0.INIT=8'h78;
  LUT2 n969_s0 (
    .F(n969_3),
    .I0(w_pre_dot_counter_yp_3),
    .I1(n966_8) 
);
defparam n969_s0.INIT=4'h6;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT2 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5) 
);
defparam n973_s0.INIT=4'h4;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_5),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_3),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_5),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_3),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(n972_6),
    .I1(n944_2),
    .I2(w_v_blanking_end) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(w_v_blanking_end_4),
    .I1(w_v_blanking_end_5),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s0.INIT=16'h8000;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(ff_window_x_6),
    .I1(n790_4),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT2 n700_s2 (
    .F(n700_7),
    .I0(ff_x_cnt[0]),
    .I1(n260_12) 
);
defparam n700_s2.INIT=4'h1;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n260_12),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n699_s2.INIT=8'h14;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(n260_12),
    .I3(ff_x_cnt[2]) 
);
defparam n698_s2.INIT=16'h0708;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_8),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n378_13) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n378_13),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT2 n193_s3 (
    .F(n193_8),
    .I0(w_vcounter_0),
    .I1(n1472_6) 
);
defparam n193_s3.INIT=4'h1;
  LUT3 n192_s2 (
    .F(n192_7),
    .I0(n1472_6),
    .I1(w_vcounter_0),
    .I2(w_vdp_vcounter[1]) 
);
defparam n192_s2.INIT=8'h14;
  LUT4 n190_s2 (
    .F(n190_7),
    .I0(w_vcounter_2),
    .I1(n191_8),
    .I2(n1472_6),
    .I3(w_vcounter_3) 
);
defparam n190_s2.INIT=16'h0708;
  LUT3 n189_s2 (
    .F(n189_7),
    .I0(n1472_6),
    .I1(w_vcounter_4),
    .I2(n189_10) 
);
defparam n189_s2.INIT=8'h14;
  LUT4 n188_s2 (
    .F(n188_7),
    .I0(w_vcounter_4),
    .I1(n189_10),
    .I2(n1472_6),
    .I3(w_vcounter_5) 
);
defparam n188_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(n187_8),
    .I1(n189_10),
    .I2(n1472_6),
    .I3(w_vcounter_6) 
);
defparam n187_s2.INIT=16'h0708;
  LUT3 n186_s2 (
    .F(n186_7),
    .I0(n1472_6),
    .I1(w_vcounter_7),
    .I2(n186_10) 
);
defparam n186_s2.INIT=8'h14;
  LUT4 n185_s2 (
    .F(n185_7),
    .I0(w_vcounter_7),
    .I1(n186_10),
    .I2(n1472_6),
    .I3(w_vcounter_8) 
);
defparam n185_s2.INIT=16'h0708;
  LUT3 n184_s2 (
    .F(n184_7),
    .I0(n1472_6),
    .I1(w_vcounter_9),
    .I2(n184_8) 
);
defparam n184_s2.INIT=8'h14;
  LUT4 n183_s2 (
    .F(n183_7),
    .I0(w_vcounter_9),
    .I1(n184_8),
    .I2(n1472_6),
    .I3(w_vcounter_10) 
);
defparam n183_s2.INIT=16'h0708;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n123_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=16'h0708;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_10) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_10),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(n122_10),
    .I1(n120_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=16'h0708;
  LUT2 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_10) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_10),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT4 n117_s2 (
    .F(n117_7),
    .I0(n119_10),
    .I1(n117_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=16'h0708;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n1470_5),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_10) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n1470_5),
    .I1(n42_10),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h37C0;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_10),
    .I3(w_vdp_hcounter[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_7),
    .I0(n378_13),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n39_s2.INIT=8'h14;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n378_13),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT4 n35_s2 (
    .F(n35_7),
    .I0(n38_8),
    .I1(n35_8),
    .I2(n378_13),
    .I3(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT3 n697_s1 (
    .F(n697_6),
    .I0(n260_12),
    .I1(ff_x_cnt[3]),
    .I2(n697_7) 
);
defparam n697_s1.INIT=8'hBE;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(ff_x_cnt[3]),
    .I1(n697_7),
    .I2(n260_12),
    .I3(ff_x_cnt[4]) 
);
defparam n696_s1.INIT=16'hF7F8;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n697_7),
    .I1(n695_7),
    .I2(n260_12),
    .I3(ff_x_cnt[5]) 
);
defparam n695_s1.INIT=16'hF7F8;
  LUT3 n694_s1 (
    .F(n694_6),
    .I0(n260_12),
    .I1(ff_x_cnt[6]),
    .I2(n694_9) 
);
defparam n694_s1.INIT=8'hBE;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(ff_x_cnt[6]),
    .I1(n694_9),
    .I2(n260_12),
    .I3(ff_x_cnt[7]) 
);
defparam n693_s1.INIT=16'hF7F8;
  LUT2 n692_s1 (
    .F(n692_6),
    .I0(n260_12),
    .I1(n692_7) 
);
defparam n692_s1.INIT=4'hB;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[10]),
    .I1(w_vdp_hcounter[9]),
    .I2(n76_9),
    .I3(n1470_6) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n1470_7),
    .I3(n1470_8) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT3 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7) 
);
defparam n1670_s1.INIT=8'h10;
  LUT3 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(n550_6) 
);
defparam n550_s2.INIT=8'h90;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(n790_8),
    .I3(ff_x_cnt[0]) 
);
defparam n790_s2.INIT=16'h7FF8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(n790_9),
    .I3(reg_r25_msk_Z) 
);
defparam n790_s3.INIT=16'hF8EE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(w_hcounter[0]),
    .I3(n790_10) 
);
defparam n790_s4.INIT=16'h1000;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp_4),
    .I1(w_pre_dot_counter_yp_3),
    .I2(n966_8) 
);
defparam n964_s1.INIT=8'h80;
  LUT2 n964_s2 (
    .F(n964_5),
    .I0(w_pre_dot_counter_yp_6),
    .I1(w_pre_dot_counter_yp_5) 
);
defparam n964_s2.INIT=4'h8;
  LUT4 n966_s1 (
    .F(n966_4),
    .I0(w_pre_dot_counter_yp_5),
    .I1(w_pre_dot_counter_yp_4),
    .I2(w_pre_dot_counter_yp_3),
    .I3(n966_6) 
);
defparam n966_s1.INIT=16'h7FFE;
  LUT3 n970_s1 (
    .F(n970_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(n970_5),
    .I2(n970_6) 
);
defparam n970_s1.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(w_pre_dot_counter_yp_6),
    .I3(n966_8) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(n966_6),
    .I1(n973_6),
    .I2(n966_4),
    .I3(n970_4) 
);
defparam n973_s2.INIT=16'h0C0A;
  LUT3 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s1.INIT=8'h87;
  LUT2 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]) 
);
defparam w_v_blanking_end_s2.INIT=4'h1;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0100;
  LUT4 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_pal_mode),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s4.INIT=16'h4100;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(n973_5),
    .I1(ff_pre_window_y_8),
    .I2(reg_r9_y_dots_Z),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'hCA00;
  LUT2 n191_s3 (
    .F(n191_8),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT2 n187_s3 (
    .F(n187_8),
    .I0(w_vcounter_4),
    .I1(w_vcounter_5) 
);
defparam n187_s3.INIT=4'h8;
  LUT3 n184_s3 (
    .F(n184_8),
    .I0(w_vcounter_7),
    .I1(w_vcounter_8),
    .I2(n186_10) 
);
defparam n184_s3.INIT=8'h80;
  LUT2 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]) 
);
defparam n123_s3.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]) 
);
defparam n120_s3.INIT=4'h8;
  LUT2 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]) 
);
defparam n117_s3.INIT=4'h8;
  LUT4 n39_s3 (
    .F(n39_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[5]),
    .I3(n42_10) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[6]),
    .I1(n39_8) 
);
defparam n38_s3.INIT=4'h8;
  LUT3 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]) 
);
defparam n35_s3.INIT=8'h80;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]) 
);
defparam n697_s2.INIT=8'h80;
  LUT2 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[4]) 
);
defparam n695_s2.INIT=4'h8;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(ff_x_cnt[6]),
    .I1(ff_x_cnt[7]),
    .I2(n694_9),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s2.INIT=16'h807F;
  LUT2 n796_s2 (
    .F(n796_7),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n796_s2.INIT=4'h1;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[7]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n1470_s3.INIT=16'h1000;
  LUT2 n1470_s4 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]) 
);
defparam n1470_s4.INIT=4'h8;
  LUT4 n1470_s5 (
    .F(n1470_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[7]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[4]) 
);
defparam n1470_s5.INIT=16'h0100;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n1670_8),
    .I2(n1670_9),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s2.INIT=16'h0FBB;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_pal_mode),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_interlace_mode),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n1670_s3.INIT=16'hFE15;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_5),
    .I3(n1670_10) 
);
defparam n1670_s4.INIT=16'hD000;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(w_vdp_hcounter[4]),
    .I1(reg_r25_msk_Z),
    .I2(w_vdp_hcounter[3]),
    .I3(n550_7) 
);
defparam n550_s3.INIT=16'h6000;
  LUT3 n790_s5 (
    .F(n790_8),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[1]) 
);
defparam n790_s5.INIT=8'h78;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[2]),
    .I2(reg_r27_h_scroll_Z[2]),
    .I3(n796_7) 
);
defparam n790_s6.INIT=16'h3563;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT3 n966_s3 (
    .F(n966_6),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n966_s3.INIT=8'h80;
  LUT4 n970_s2 (
    .F(n970_5),
    .I0(\window_y.pre_dot_counter_yp_v [1]),
    .I1(\window_y.pre_dot_counter_yp_v [2]),
    .I2(\window_y.pre_dot_counter_yp_v [3]),
    .I3(\window_y.pre_dot_counter_yp_v [4]) 
);
defparam n970_s2.INIT=16'h8000;
  LUT4 n970_s3 (
    .F(n970_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n970_s3.INIT=16'h4000;
  LUT3 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n973_s3.INIT=8'h01;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(w_pre_dot_counter_yp_5),
    .I1(w_pre_dot_counter_yp_3),
    .I2(ff_pre_window_y_10),
    .I3(w_pre_dot_counter_yp_4) 
);
defparam ff_pre_window_y_s5.INIT=16'h0100;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n966_8),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam ff_pre_window_y_s6.INIT=16'h1400;
  LUT2 n1670_s5 (
    .F(n1670_8),
    .I0(ff_pal_mode),
    .I1(ff_v_cnt_in_field[3]) 
);
defparam n1670_s5.INIT=4'h4;
  LUT4 n1670_s6 (
    .F(n1670_9),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_pal_mode) 
);
defparam n1670_s6.INIT=16'h1000;
  LUT3 n1670_s7 (
    .F(n1670_10),
    .I0(ff_interlace_mode),
    .I1(ff_v_cnt_in_field[0]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s7.INIT=8'h60;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[10]),
    .I2(n1470_6),
    .I3(ff_bwindow_x_8) 
);
defparam n550_s4.INIT=16'h1000;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n970_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam ff_pre_window_y_s7.INIT=16'hEFF7;
  LUT4 n119_s4 (
    .F(n119_10),
    .I0(ff_v_cnt_in_field[6]),
    .I1(n122_10),
    .I2(ff_v_cnt_in_field[4]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam n119_s4.INIT=16'h8000;
  LUT4 n122_s4 (
    .F(n122_10),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n122_s4.INIT=16'h8000;
  LUT4 n186_s4 (
    .F(n186_10),
    .I0(w_vcounter_6),
    .I1(w_vcounter_4),
    .I2(w_vcounter_5),
    .I3(n189_10) 
);
defparam n186_s4.INIT=16'h8000;
  LUT4 n694_s3 (
    .F(n694_9),
    .I0(ff_x_cnt[5]),
    .I1(n697_7),
    .I2(ff_x_cnt[3]),
    .I3(ff_x_cnt[4]) 
);
defparam n694_s3.INIT=16'h8000;
  LUT4 n965_s1 (
    .F(n965_5),
    .I0(n964_4),
    .I1(w_pre_dot_counter_yp_6),
    .I2(w_pre_dot_counter_yp_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n965_s1.INIT=16'h7F80;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT4 n403_s3 (
    .F(n403_9),
    .I0(n1011_8),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n403_s3.INIT=16'h1444;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(w_vcounter_2),
    .I1(w_vcounter_3),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(n1472_6),
    .I1(w_vcounter_2),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT4 n1521_s1 (
    .F(n1521_5),
    .I0(w_vdp_enable),
    .I1(n790_5),
    .I2(n790_6),
    .I3(n790_7) 
);
defparam n1521_s1.INIT=16'h0200;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'h01;
  LUT3 n796_s3 (
    .F(n796_9),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n796_s3.INIT=8'h56;
  LUT4 n551_s2 (
    .F(n551_6),
    .I0(n260_13),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n551_s2.INIT=16'h807F;
  LUT4 n550_s5 (
    .F(n550_9),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n260_13),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n550_s5.INIT=16'h8000;
  LUT4 n378_s6 (
    .F(n378_13),
    .I0(w_vdp_hcounter[2]),
    .I1(n1470_5),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n378_s6.INIT=16'h8000;
  LUT3 n42_s4 (
    .F(n42_10),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT3 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n38_s4.INIT=8'h6A;
  LUT4 n554_s3 (
    .F(n554_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n554_s3.INIT=16'h8000;
  LUT4 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n555_s2.INIT=16'h7F80;
  LUT4 n966_s4 (
    .F(n966_8),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp_1[2]),
    .I2(w_pre_dot_counter_yp_1[1]),
    .I3(w_pre_dot_counter_yp_0) 
);
defparam n966_s4.INIT=16'h4000;
  LUT3 n552_s2 (
    .F(n552_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_8) 
);
defparam n552_s2.INIT=8'h80;
  LUT4 n972_s2 (
    .F(n972_6),
    .I0(w_pre_dot_counter_yp_0),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(n970_5),
    .I3(n970_6) 
);
defparam n972_s2.INIT=16'h9555;
  LUT4 n1472_s2 (
    .F(n1472_6),
    .I0(ff_field),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1472_s2.INIT=16'h0200;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n126_s3.INIT=16'h5455;
  LUT4 n1670_s8 (
    .F(n1670_12),
    .I0(n1470_3),
    .I1(n1670_5),
    .I2(n1670_6),
    .I3(n1670_7) 
);
defparam n1670_s8.INIT=16'h0200;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(n550_6),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam n1513_s1.INIT=16'h6F00;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT3 n794_s8 (
    .F(n794_18),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s8.INIT=8'hFE;
  LUT4 n1046_s1 (
    .F(n1046_5),
    .I0(w_pre_dot_counter_yp_3),
    .I1(n966_8),
    .I2(n941_2),
    .I3(w_v_blanking_end) 
);
defparam n1046_s1.INIT=16'hF066;
  LUT4 n967_s1 (
    .F(n967_5),
    .I0(w_pre_dot_counter_yp_5),
    .I1(w_pre_dot_counter_yp_4),
    .I2(w_pre_dot_counter_yp_3),
    .I3(n966_8) 
);
defparam n967_s1.INIT=16'h6AAA;
  LUT4 n1607_s1 (
    .F(n1607_5),
    .I0(n260_12),
    .I1(w_vdp_enable),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1607_s1.INIT=16'h0800;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n405_s4.INIT=16'h4555;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n86_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n87_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter_10),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter_9),
    .D(n184_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter_8),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter_7),
    .D(n186_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter_6),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter_5),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter_4),
    .D(n189_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter_3),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter_2),
    .D(n191_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vcounter_0),
    .D(n193_8),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_3),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_9),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_7),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_7),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_7),
    .CLK(w_video_clk),
    .CE(n1513_5),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_18),
    .CLK(w_video_clk),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_9),
    .CLK(w_video_clk),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_5) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_5),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_4),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_3),
    .D(n1046_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n1049_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_5),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_6),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(n1670_12),
    .RESET(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp_3),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp_4),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp_5),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_11),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n336_s2 (
    .O(n336_5),
    .I(ff_field) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s5 (
    .O(n929_11),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n190_5,
  pcolorcode_7_9,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  reg_r8_col0_on_Z,
  n341_7,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  reg_r7_frame_col_Z,
  w_color_code_graphic4567,
  w_sp_color_code,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_color_code_text12,
  w_dot_state,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  n226_13,
  n226_15,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n190_5;
input pcolorcode_7_9;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input reg_r8_col0_on_Z;
input n341_7;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [7:0] reg_r7_frame_col_Z;
input [7:0] w_color_code_graphic4567;
input [3:0] w_sp_color_code;
input [5:0] w_yjk_r;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [2:1] reg_r0_disp_mode;
input [3:0] w_color_code_text12;
input [1:0] w_dot_state;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
output n226_13;
output n226_15;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_6;
wire n228_4;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_8;
wire n226_9;
wire n225_8;
wire n73_6;
wire n227_7;
wire n227_8;
wire n227_9;
wire n227_10;
wire n227_11;
wire n228_5;
wire n228_6;
wire n226_11;
wire n225_9;
wire n227_12;
wire n227_13;
wire n227_14;
wire n227_15;
wire n227_16;
wire n228_7;
wire n228_8;
wire n226_12;
wire n225_10;
wire n227_17;
wire n227_18;
wire n227_19;
wire n492_5;
wire n227_21;
wire n227_23;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(n73_4),
    .I1(ff_yjk_r[5]),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_4),
    .I1(ff_yjk_r[4]),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hCA;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(n75_4),
    .I1(ff_yjk_r[3]),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hCA;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(n76_4),
    .I1(ff_yjk_r[2]),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hCA;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(n77_4),
    .I1(ff_yjk_r[1]),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hCA;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(n78_4),
    .I1(ff_yjk_r[0]),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(n79_4),
    .I1(ff_yjk_g[5]),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(n80_4),
    .I1(ff_yjk_g[4]),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(n81_4),
    .I1(ff_yjk_g[3]),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(n82_4),
    .I1(ff_yjk_g[2]),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(n83_4),
    .I1(ff_yjk_g[1]),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(n84_4),
    .I1(ff_yjk_g[0]),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(n85_4),
    .I1(ff_yjk_b[5]),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hCA;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(n86_4),
    .I1(ff_yjk_b[4]),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hCA;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(n87_4),
    .I1(ff_yjk_b[3]),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(ff_yjk_b[2]),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(ff_yjk_b[1]),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(ff_yjk_b[0]),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hCA;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_23),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n227_21),
    .I3(n227_6) 
);
defparam n227_s0.INIT=16'h004F;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n227_23),
    .I1(n227_21),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n228_4) 
);
defparam n228_s0.INIT=16'h40FF;
  LUT3 n247_s0 (
    .F(n247_3),
    .I0(w_color_code_graphic4567[7]),
    .I1(n247_4),
    .I2(w_sp_color_code_en) 
);
defparam n247_s0.INIT=8'hCA;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_color_code_graphic4567[0]),
    .I2(w_sp_color_code_en) 
);
defparam n254_s0.INIT=8'h5C;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_8),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n190_5),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h050C;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n225_8),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n190_5),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0A0C;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[2]),
    .I3(pcolorcode_7_9) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'hCA;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'hCA;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'hCA;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'hAC;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'hAC;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'hAC;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_9),
    .I1(n290_4),
    .I2(n227_10),
    .I3(n227_11) 
);
defparam n227_s3.INIT=16'h4F00;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n227_11),
    .I1(n228_5),
    .I2(n228_6),
    .I3(n290_4) 
);
defparam n228_s1.INIT=16'h0777;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[1]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[2]),
    .I3(w_sp_color_code[3]) 
);
defparam n247_s1.INIT=16'hF100;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT4 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[0]) 
);
defparam n254_s1.INIT=16'h00EF;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT3 n226_s3 (
    .F(n226_8),
    .I0(n226_15),
    .I1(w_color_code_text12[2]),
    .I2(n226_11) 
);
defparam n226_s3.INIT=8'h07;
  LUT3 n226_s4 (
    .F(n226_9),
    .I0(n227_8),
    .I1(n227_7),
    .I2(n290_4) 
);
defparam n226_s4.INIT=8'hB0;
  LUT3 n225_s3 (
    .F(n225_8),
    .I0(n225_9),
    .I1(w_color_code_text12[3]),
    .I2(n226_15) 
);
defparam n225_s3.INIT=8'hCA;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[2]),
    .I2(pcolorcode_7_9) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n225_9),
    .I1(n226_11),
    .I2(n227_12),
    .I3(n227_13) 
);
defparam n227_s4.INIT=16'h0100;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_14),
    .I1(w_color_code_text12[1]),
    .I2(n226_15) 
);
defparam n227_s5.INIT=8'hCA;
  LUT4 n227_s6 (
    .F(n227_9),
    .I0(n227_12),
    .I1(n226_11),
    .I2(reg_r8_col0_on_Z),
    .I3(w_dot_state[1]) 
);
defparam n227_s6.INIT=16'h0305;
  LUT3 n227_s7 (
    .F(n227_10),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s7.INIT=8'hCA;
  LUT4 n227_s8 (
    .F(n227_11),
    .I0(n227_15),
    .I1(n227_16),
    .I2(n290_4),
    .I3(n190_5) 
);
defparam n227_s8.INIT=16'h1F00;
  LUT3 n228_s2 (
    .F(n228_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_7) 
);
defparam n228_s2.INIT=8'h70;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n226_11),
    .I1(n190_5),
    .I2(n227_12),
    .I3(n228_8) 
);
defparam n228_s3.INIT=16'hF0BB;
  LUT4 n226_s6 (
    .F(n226_11),
    .I0(n226_12),
    .I1(w_sp_color_code[2]),
    .I2(n226_15),
    .I3(w_sp_color_code_en) 
);
defparam n226_s6.INIT=16'h0C0A;
  LUT4 n225_s4 (
    .F(n225_9),
    .I0(n225_10),
    .I1(w_sp_color_code[3]),
    .I2(n226_15),
    .I3(w_sp_color_code_en) 
);
defparam n225_s4.INIT=16'h0C0A;
  LUT4 n227_s9 (
    .F(n227_12),
    .I0(n227_17),
    .I1(w_sp_color_code[0]),
    .I2(n226_15),
    .I3(w_sp_color_code_en) 
);
defparam n227_s9.INIT=16'h0C0A;
  LUT3 n227_s10 (
    .F(n227_13),
    .I0(n227_18),
    .I1(n226_15),
    .I2(reg_r8_col0_on_Z) 
);
defparam n227_s10.INIT=8'h0B;
  LUT3 n227_s11 (
    .F(n227_14),
    .I0(n227_19),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s11.INIT=8'hCA;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(n225_10),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en),
    .I3(w_dot_state[1]) 
);
defparam n227_s12.INIT=16'hCA00;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(n227_19),
    .I1(w_sp_color_code[1]),
    .I2(w_dot_state[1]),
    .I3(w_sp_color_code_en) 
);
defparam n227_s13.INIT=16'h0C0A;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s4.INIT=8'hCA;
  LUT4 n228_s5 (
    .F(n228_8),
    .I0(w_color_code_text12[0]),
    .I1(n226_15),
    .I2(w_dot_state[1]),
    .I3(n190_5) 
);
defparam n228_s5.INIT=16'h0F77;
  LUT4 n226_s7 (
    .F(n226_12),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(n341_7),
    .I3(n226_13) 
);
defparam n226_s7.INIT=16'hACCC;
  LUT4 n225_s5 (
    .F(n225_10),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(n341_7),
    .I3(n226_13) 
);
defparam n225_s5.INIT=16'hACCC;
  LUT4 n227_s14 (
    .F(n227_17),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(n341_7),
    .I3(n226_13) 
);
defparam n227_s14.INIT=16'hACCC;
  LUT3 n227_s15 (
    .F(n227_18),
    .I0(w_color_code_text12[3]),
    .I1(w_color_code_text12[2]),
    .I2(w_color_code_text12[0]) 
);
defparam n227_s15.INIT=8'h01;
  LUT4 n227_s16 (
    .F(n227_19),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(n341_7),
    .I3(n226_13) 
);
defparam n227_s16.INIT=16'hACCC;
  LUT3 n226_s8 (
    .F(n226_13),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam n226_s8.INIT=8'h07;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT3 n226_s9 (
    .F(n226_15),
    .I0(n341_7),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]) 
);
defparam n226_s9.INIT=8'h20;
  LUT4 n227_s17 (
    .F(n227_21),
    .I0(n227_8),
    .I1(n290_4),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n227_s17.INIT=16'h7077;
  LUT4 n227_s18 (
    .F(n227_23),
    .I0(n227_7),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n227_s18.INIT=16'h4000;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  n1245_7,
  n973_6,
  ff_sp_predraw_end_10,
  n260_14,
  n966_6,
  slot_reset_n_d,
  ff_pattern_generator_7_7,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  w_logical_vram_addr_nam_11_5,
  w_logical_vram_addr_nam_11_6,
  ff_tx_prewindow_x_8,
  n100_8,
  ff_tx_prewindow_x_10,
  n100_14,
  n1011_8,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input n1245_7;
input n973_6;
input ff_sp_predraw_end_10;
input n260_14;
input n966_6;
input slot_reset_n_d;
input ff_pattern_generator_7_7;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:3] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output w_logical_vram_addr_nam_11_5;
output w_logical_vram_addr_nam_11_6;
output ff_tx_prewindow_x_8;
output n100_8;
output ff_tx_prewindow_x_10;
output n100_14;
output n1011_8;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n111_7;
wire n849_7;
wire n847_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n689_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire n74_4;
wire n166_5;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_dot_counter24_3_7;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_prepattern_7_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_pattern_7_8;
wire ff_tx_char_counter_x_6_9;
wire n425_14;
wire n421_16;
wire n848_8;
wire n800_7;
wire n800_8;
wire n1011_6;
wire n682_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_vram_read_en2_8;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_tx_char_counter_x_6_12;
wire n682_7;
wire n848_10;
wire n100_10;
wire n423_16;
wire n425_16;
wire ff_tx_vram_read_en_9;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_tx_prewindow_x_14;
wire ff_ramadr_16_10;
wire n507_8;
wire ff_tx_char_counter_start_of_line_11_13;
wire n850_9;
wire n1016_12;
wire ff_tx_vram_read_en2_10;
wire n715_15;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_29;
wire n112_9;
wire n120_10;
wire n361_9;
wire n360_9;
wire n359_9;
wire n358_9;
wire n357_9;
wire n356_9;
wire n355_9;
wire n354_9;
wire n353_9;
wire n352_9;
wire n351_9;
wire n350_9;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(ff_pattern_generator_7_9),
    .I3(n1011_8) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT4 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n241_s21.INIT=16'hACCC;
  LUT4 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n242_s20.INIT=16'hACCC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_7) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_7) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_7) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_7) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_7) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_7) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_7) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(n236_29),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(n239_22),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(n240_22),
    .I1(reg_r4_pattern_generator_Z_1),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(n243_22),
    .I1(ff_pattern_num[6]),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(n244_22),
    .I1(ff_pattern_num[5]),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(n245_22),
    .I1(ff_pattern_num[4]),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(n246_22),
    .I1(ff_pattern_num[3]),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(n247_22),
    .I1(ff_pattern_num[2]),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(n248_22),
    .I1(ff_pattern_num[1]),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(n249_22),
    .I1(ff_pattern_num[0]),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(n250_22),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(n251_22),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(n252_22),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24_3_7),
    .I2(n100_10),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(ff_tx_prewindow_x_8),
    .I2(n1018_6),
    .I3(ff_tx_prewindow_x_14) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_4) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(n1011_4),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_prepattern_7_8) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1016_4),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT3 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(ff_pattern_7_7),
    .I1(ff_pattern_7_8),
    .I2(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=8'h10;
  LUT3 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(ff_pattern_generator_7_9),
    .I2(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=8'hF8;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_tx_prewindow_x),
    .I1(n1245_7),
    .I2(ff_ramadr_16_10) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n424_s7 (
    .F(n424_13),
    .I0(ff_tx_char_counter_x[2]),
    .I1(n425_14),
    .I2(ff_tx_char_counter_x[3]),
    .I3(w_dot_state[1]) 
);
defparam n424_s7.INIT=16'h7800;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_16),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_16),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT4 n421_s9 (
    .F(n421_15),
    .I0(n423_16),
    .I1(n421_16),
    .I2(ff_tx_char_counter_x[6]),
    .I3(w_dot_state[1]) 
);
defparam n421_s9.INIT=16'h7800;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_10),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4) 
);
defparam n849_s2.INIT=8'h06;
  LUT4 n847_s2 (
    .F(n847_7),
    .I0(ff_blink_period_cnt[2]),
    .I1(n848_8),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_4) 
);
defparam n847_s2.INIT=16'h0078;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(n800_7),
    .I1(ff_blink_state),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0B;
  LUT2 n689_s1 (
    .F(n689_6),
    .I0(ff_preblink[0]),
    .I1(n682_7) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_10),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_10),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hCA;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hAC;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(n973_6),
    .I3(n1011_6) 
);
defparam n1011_s1.INIT=16'h1000;
  LUT2 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=4'h4;
  LUT2 w_logical_vram_addr_nam_11_s3 (
    .F(w_logical_vram_addr_nam_11_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam w_logical_vram_addr_nam_11_s3.INIT=4'h1;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_logical_vram_addr_nam_11_5) 
);
defparam n74_s1.INIT=16'h1000;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_10) 
);
defparam n166_s2.INIT=16'h0100;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1016_5),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'hB2;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'hCA;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT3 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=8'h10;
  LUT2 ff_dot_counter24_3_s3 (
    .F(ff_dot_counter24_3_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam ff_dot_counter24_3_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n260_14) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h4000;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n966_6),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT3 ff_prepattern_7_s4 (
    .F(ff_prepattern_7_8),
    .I0(ff_dot_counter24[2]),
    .I1(slot_reset_n_d),
    .I2(n1017_4) 
);
defparam ff_prepattern_7_s4.INIT=8'h40;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[0]),
    .I1(n507_5),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_vram_read_en2_8) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hF400;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n507_6),
    .I1(n74_4),
    .I2(n682_5),
    .I3(ff_pattern_generator_7_7) 
);
defparam ff_pattern_7_s3.INIT=16'h0700;
  LUT3 ff_pattern_7_s4 (
    .F(ff_pattern_7_8),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam ff_pattern_7_s4.INIT=8'hD0;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_char_counter_x_6_12) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT2 n425_s8 (
    .F(n425_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n425_s8.INIT=4'h8;
  LUT2 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]) 
);
defparam n421_s10.INIT=4'h8;
  LUT2 n848_s3 (
    .F(n848_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]) 
);
defparam n848_s3.INIT=4'h8;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT4 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT2 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s5.INIT=4'h1;
  LUT3 n682_s2 (
    .F(n682_5),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]) 
);
defparam n682_s2.INIT=8'h10;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(ff_blink_period_cnt[2]),
    .I1(n1016_7),
    .I2(n1016_8) 
);
defparam n1016_s2.INIT=8'hD4;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s3.INIT=8'h35;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT4 ff_tx_prewindow_x_s6 (
    .F(ff_tx_prewindow_x_10),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s6.INIT=16'h0001;
  LUT3 ff_tx_vram_read_en2_s4 (
    .F(ff_tx_vram_read_en2_8),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en2_s4.INIT=8'h40;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(ff_blink_period_cnt[1]),
    .I1(n1016_9),
    .I2(n1016_10) 
);
defparam n1016_s4.INIT=8'hD4;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s5.INIT=8'hCA;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s6.INIT=16'h0C0A;
  LUT3 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s7.INIT=8'hCA;
  LUT3 ff_tx_char_counter_x_6_s6 (
    .F(ff_tx_char_counter_x_6_12),
    .I0(ff_tx_vram_read_en2_8),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_tx_char_counter_x_6_s6.INIT=8'h80;
  LUT4 n682_s3 (
    .F(n682_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s3.INIT=16'h1000;
  LUT4 n848_s4 (
    .F(n848_10),
    .I0(ff_blink_period_cnt[2]),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]),
    .I3(n1016_4) 
);
defparam n848_s4.INIT=16'h006A;
  LUT3 n100_s6 (
    .F(n100_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_14) 
);
defparam n100_s6.INIT=8'h80;
  LUT4 n423_s9 (
    .F(n423_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[3]),
    .I2(ff_tx_char_counter_x[1]),
    .I3(ff_tx_char_counter_x[0]) 
);
defparam n423_s9.INIT=16'h8000;
  LUT4 n425_s9 (
    .F(n425_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]),
    .I3(w_dot_state[1]) 
);
defparam n425_s9.INIT=16'h6A00;
  LUT4 ff_tx_vram_read_en_s4 (
    .F(ff_tx_vram_read_en_9),
    .I0(ff_tx_vram_read_en_7),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en_s4.INIT=16'hB000;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_tx_prewindow_x_s8 (
    .F(ff_tx_prewindow_x_14),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_prewindow_x_s8.INIT=16'h0008;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 n507_s4 (
    .F(n507_8),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(n1017_4),
    .I3(n507_6) 
);
defparam n507_s4.INIT=16'h1000;
  LUT4 n100_s8 (
    .F(n100_14),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s8.INIT=16'h0004;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s4 (
    .F(n1011_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_sp_predraw_end_10) 
);
defparam n1011_s4.INIT=8'h40;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_5),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1051;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1016_5),
    .I2(n1016_6),
    .I3(n1011_3) 
);
defparam n1016_s8.INIT=16'hB200;
  LUT4 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_tx_vram_read_en2_7),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_tx_vram_read_en2_s5.INIT=16'hBA00;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_15),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  LUT4 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n100_14) 
);
defparam n112_s3.INIT=16'h1555;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n100_14) 
);
defparam n120_s4.INIT=16'h1555;
  LUT4 n361_s3 (
    .F(n361_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_10),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_9),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_10),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_16),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n507_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_15),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_9),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_6),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_10),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n1018_6,
  n36_6,
  n1017_4,
  n1514_4,
  n1245_7,
  n1582_5,
  n314_5,
  w_vdp_enable,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_eight_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  w_dot_state,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  ff_pattern_generator_7_7,
  n635_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n1018_6;
input n36_6;
input n1017_4;
input n1514_4;
input n1245_7;
input n1582_5;
input n314_5;
input w_vdp_enable;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [2:0] w_eight_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [7:0] w_pre_dot_counter_y;
input [1:0] w_dot_state;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
output ff_pattern_generator_7_7;
output n635_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire ff_vram_address_16_5;
wire n152_11;
wire n155_11;
wire n156_11;
wire n157_11;
wire n158_11;
wire n159_11;
wire n160_11;
wire n161_11;
wire n162_11;
wire n163_11;
wire n164_11;
wire n165_11;
wire n166_11;
wire n167_11;
wire n168_11;
wire n241_4;
wire n152_13;
wire n155_12;
wire n156_13;
wire n156_14;
wire n157_12;
wire n157_13;
wire n158_12;
wire n158_13;
wire n159_12;
wire n159_13;
wire n160_12;
wire n160_13;
wire n161_12;
wire n161_13;
wire n162_12;
wire n162_13;
wire n163_12;
wire n164_12;
wire n165_12;
wire n166_12;
wire n166_13;
wire n167_12;
wire n167_13;
wire n168_12;
wire n168_13;
wire n241_5;
wire n166_14;
wire n167_14;
wire n168_14;
wire n587_6;
wire n619_5;
wire n156_16;
wire n152_17;
wire n152_19;
wire n419_6;
wire n587_8;
wire n152_21;
wire n426_8;
wire n603_5;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n241_s0 (
    .F(n241_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n241_4) 
);
defparam n241_s0.INIT=8'hAC;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n241_4) 
);
defparam n242_s0.INIT=8'hAC;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n241_4) 
);
defparam n243_s0.INIT=8'hAC;
  LUT3 n244_s0 (
    .F(n244_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n241_4) 
);
defparam n244_s0.INIT=8'hAC;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n419_6) 
);
defparam n419_s0.INIT=8'hAC;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n419_6) 
);
defparam n420_s0.INIT=8'hAC;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n419_6) 
);
defparam n421_s0.INIT=8'hAC;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n419_6) 
);
defparam n422_s0.INIT=8'hAC;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n419_6) 
);
defparam n423_s0.INIT=8'hAC;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n419_6) 
);
defparam n424_s0.INIT=8'hAC;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n419_6) 
);
defparam n425_s0.INIT=8'hAC;
  LUT4 ff_vram_address_16_s2 (
    .F(ff_vram_address_16_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1245_7) 
);
defparam ff_vram_address_16_s2.INIT=16'h0B00;
  LUT3 n152_s7 (
    .F(n152_11),
    .I0(n152_21),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n152_13) 
);
defparam n152_s7.INIT=8'h4F;
  LUT3 n155_s7 (
    .F(n155_11),
    .I0(n152_21),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n155_12) 
);
defparam n155_s7.INIT=8'h4F;
  LUT4 n156_s7 (
    .F(n156_11),
    .I0(n156_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n156_13),
    .I3(n156_14) 
);
defparam n156_s7.INIT=16'h0EFF;
  LUT4 n157_s7 (
    .F(n157_11),
    .I0(n156_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n157_12),
    .I3(n157_13) 
);
defparam n157_s7.INIT=16'h0EFF;
  LUT4 n158_s7 (
    .F(n158_11),
    .I0(n158_12),
    .I1(w_eight_dot_state[0]),
    .I2(n158_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n158_s7.INIT=16'h00B0;
  LUT4 n159_s7 (
    .F(n159_11),
    .I0(n159_12),
    .I1(w_eight_dot_state[0]),
    .I2(n159_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n159_s7.INIT=16'h00B0;
  LUT4 n160_s7 (
    .F(n160_11),
    .I0(n160_12),
    .I1(w_eight_dot_state[0]),
    .I2(n160_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n160_s7.INIT=16'h00B0;
  LUT4 n161_s7 (
    .F(n161_11),
    .I0(n161_12),
    .I1(w_eight_dot_state[0]),
    .I2(n161_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n161_s7.INIT=16'h00B0;
  LUT4 n162_s7 (
    .F(n162_11),
    .I0(n162_12),
    .I1(w_eight_dot_state[0]),
    .I2(n162_13),
    .I3(w_eight_dot_state[2]) 
);
defparam n162_s7.INIT=16'h00B0;
  LUT4 n163_s7 (
    .F(n163_11),
    .I0(n163_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n635_6) 
);
defparam n163_s7.INIT=16'hF444;
  LUT4 n164_s7 (
    .F(n164_11),
    .I0(n1582_5),
    .I1(n156_16),
    .I2(ff_pre_pattern_num[7]),
    .I3(n164_12) 
);
defparam n164_s7.INIT=16'h80FF;
  LUT4 n165_s7 (
    .F(n165_11),
    .I0(n1582_5),
    .I1(n156_16),
    .I2(ff_pre_pattern_num[6]),
    .I3(n165_12) 
);
defparam n165_s7.INIT=16'h80FF;
  LUT3 n166_s7 (
    .F(n166_11),
    .I0(w_eight_dot_state[2]),
    .I1(n166_12),
    .I2(n166_13) 
);
defparam n166_s7.INIT=8'h10;
  LUT3 n167_s7 (
    .F(n167_11),
    .I0(w_eight_dot_state[2]),
    .I1(n167_12),
    .I2(n167_13) 
);
defparam n167_s7.INIT=8'h10;
  LUT3 n168_s7 (
    .F(n168_11),
    .I0(w_eight_dot_state[2]),
    .I1(n168_12),
    .I2(n168_13) 
);
defparam n168_s7.INIT=8'h10;
  LUT3 n241_s1 (
    .F(n241_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n241_5) 
);
defparam n241_s1.INIT=8'h3A;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n152_s9 (
    .F(n152_13),
    .I0(n635_6),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(reg_r10r3_color_Z_10),
    .I3(n152_17) 
);
defparam n152_s9.INIT=16'h0777;
  LUT4 n155_s8 (
    .F(n155_12),
    .I0(n635_6),
    .I1(reg_r2_pattern_name_Z_3),
    .I2(reg_r10r3_color_Z_7),
    .I3(n152_17) 
);
defparam n155_s8.INIT=16'h0777;
  LUT4 n156_s9 (
    .F(n156_13),
    .I0(reg_r10r3_color_Z_6),
    .I1(n152_17),
    .I2(reg_r4_pattern_generator_Z_1),
    .I3(n587_6) 
);
defparam n156_s9.INIT=16'h0777;
  LUT4 n156_s10 (
    .F(n156_14),
    .I0(n635_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(reg_r4_pattern_generator_Z_1),
    .I3(n152_19) 
);
defparam n156_s10.INIT=16'h0777;
  LUT4 n157_s8 (
    .F(n157_12),
    .I0(reg_r10r3_color_Z_5),
    .I1(n152_17),
    .I2(reg_r4_pattern_generator_Z_0),
    .I3(n587_6) 
);
defparam n157_s8.INIT=16'h0777;
  LUT4 n157_s9 (
    .F(n157_13),
    .I0(reg_r4_pattern_generator_Z_0),
    .I1(n152_19),
    .I2(reg_r2_pattern_name_Z_1),
    .I3(n635_6) 
);
defparam n157_s9.INIT=16'h0777;
  LUT4 n158_s8 (
    .F(n158_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_4),
    .I2(ff_pre_pattern_num[7]),
    .I3(n156_16) 
);
defparam n158_s8.INIT=16'hEEE0;
  LUT4 n158_s9 (
    .F(n158_13),
    .I0(ff_pre_pattern_num[7]),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n158_s9.INIT=16'hFA0C;
  LUT4 n159_s8 (
    .F(n159_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_pre_pattern_num[6]),
    .I3(n156_16) 
);
defparam n159_s8.INIT=16'hEEE0;
  LUT4 n159_s9 (
    .F(n159_13),
    .I0(ff_pre_pattern_num[6]),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n159_s9.INIT=16'hFA0C;
  LUT4 n160_s8 (
    .F(n160_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_2),
    .I2(ff_pre_pattern_num[5]),
    .I3(n156_16) 
);
defparam n160_s8.INIT=16'hEEE0;
  LUT4 n160_s9 (
    .F(n160_13),
    .I0(ff_pre_pattern_num[5]),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n160_s9.INIT=16'hFA0C;
  LUT4 n161_s8 (
    .F(n161_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_1),
    .I2(ff_pre_pattern_num[4]),
    .I3(n156_16) 
);
defparam n161_s8.INIT=16'hEEE0;
  LUT4 n161_s9 (
    .F(n161_13),
    .I0(ff_pre_pattern_num[4]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n161_s9.INIT=16'hFA0C;
  LUT4 n162_s8 (
    .F(n162_12),
    .I0(n241_5),
    .I1(reg_r10r3_color_Z_0),
    .I2(ff_pre_pattern_num[3]),
    .I3(n156_16) 
);
defparam n162_s8.INIT=16'hEEE0;
  LUT4 n162_s9 (
    .F(n162_13),
    .I0(ff_pre_pattern_num[3]),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n162_s9.INIT=16'hFA0C;
  LUT3 n163_s8 (
    .F(n163_12),
    .I0(n156_16),
    .I1(n1582_5),
    .I2(n587_6) 
);
defparam n163_s8.INIT=8'h0B;
  LUT4 n164_s8 (
    .F(n164_12),
    .I0(n635_6),
    .I1(w_dot_counter_x[7]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n164_s8.INIT=16'h7077;
  LUT4 n165_s8 (
    .F(n165_12),
    .I0(n635_6),
    .I1(w_dot_counter_x[6]),
    .I2(n163_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n165_s8.INIT=16'h7077;
  LUT4 n166_s8 (
    .F(n166_12),
    .I0(n166_14),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n241_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n166_s8.INIT=16'h3A00;
  LUT4 n166_s9 (
    .F(n166_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n166_s9.INIT=16'hFA0C;
  LUT4 n167_s8 (
    .F(n167_12),
    .I0(n167_14),
    .I1(w_pre_dot_counter_y[3]),
    .I2(n241_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n167_s8.INIT=16'h3A00;
  LUT4 n167_s9 (
    .F(n167_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(w_dot_counter_x[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n167_s9.INIT=16'hFA0C;
  LUT4 n168_s8 (
    .F(n168_12),
    .I0(n168_14),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n241_5),
    .I3(w_eight_dot_state[0]) 
);
defparam n168_s8.INIT=16'h3A00;
  LUT4 n168_s9 (
    .F(n168_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_dot_counter_x[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n168_s9.INIT=16'hFA0C;
  LUT4 n241_s2 (
    .F(n241_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n241_s2.INIT=16'h0100;
  LUT3 n166_s10 (
    .F(n166_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n156_16) 
);
defparam n166_s10.INIT=8'h35;
  LUT3 n167_s10 (
    .F(n167_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n156_16) 
);
defparam n167_s10.INIT=8'h35;
  LUT3 n168_s10 (
    .F(n168_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n156_16) 
);
defparam n168_s10.INIT=8'h35;
  LUT3 n587_s2 (
    .F(n587_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n587_s2.INIT=8'h10;
  LUT4 n619_s1 (
    .F(n619_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n619_s1.INIT=16'h4000;
  LUT3 n635_s2 (
    .F(n635_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n635_s2.INIT=8'h01;
  LUT4 n156_s11 (
    .F(n156_16),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n314_5) 
);
defparam n156_s11.INIT=16'h0100;
  LUT4 n152_s12 (
    .F(n152_17),
    .I0(n241_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n152_s12.INIT=16'h1000;
  LUT4 n152_s13 (
    .F(n152_19),
    .I0(n241_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n152_s13.INIT=16'h2000;
  LUT3 n419_s2 (
    .F(n419_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n635_6) 
);
defparam n419_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n587_s3 (
    .F(n587_8),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n587_s3.INIT=16'h0200;
  LUT4 n152_s14 (
    .F(n152_21),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n152_19) 
);
defparam n152_s14.INIT=16'h00EF;
  LUT4 n426_s2 (
    .F(n426_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n635_6) 
);
defparam n426_s2.INIT=16'h0200;
  LUT4 n603_s1 (
    .F(n603_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n603_s1.INIT=16'h0200;
  DFFE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n152_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n155_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n156_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n157_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n158_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n159_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n160_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n161_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n162_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n163_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n164_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n165_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n166_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n167_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n168_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_16_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n241_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n242_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n243_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n244_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(w_video_clk),
    .CE(n587_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_ram_dat[7]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_ram_dat[6]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_ram_dat[5]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_ram_dat[4]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_ram_dat[3]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_ram_dat[2]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_ram_dat[1]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_ram_dat[0]),
    .CLK(w_video_clk),
    .CE(n603_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_ram_dat[7]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_ram_dat[6]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_ram_dat[5]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_ram_dat[4]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_ram_dat[3]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_ram_dat[2]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_ram_dat[1]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_ram_dat[0]),
    .CLK(w_video_clk),
    .CE(n619_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n419_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n420_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n421_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n422_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n423_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n424_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n425_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n426_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1018_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  n1011_8,
  ff_pattern_generator_7_7,
  n1975_9,
  n1018_6,
  n635_6,
  n1245_7,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  n1975_7,
  n318_10,
  n100_14,
  ff_pattern_generator_7_9,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_eight_dot_state,
  w_dot_state,
  reg_r0_disp_mode,
  w_pre_dot_counter_y,
  ff_dram_rdata,
  ff_dram_address,
  reg_r1_disp_mode,
  w_yjk_en,
  n102_5,
  n110_5,
  ff_local_dot_counter_x_8_7,
  pcolorcode_7_9,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input n1011_8;
input ff_pattern_generator_7_7;
input n1975_9;
input n1018_6;
input n635_6;
input n1245_7;
input reg_r25_yae_Z;
input reg_r25_yjk_Z;
input n1975_7;
input n318_10;
input n100_14;
input ff_pattern_generator_7_9;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [1:0] w_dot_state;
input [3:1] reg_r0_disp_mode;
input [6:0] w_pre_dot_counter_y;
input [7:0] ff_dram_rdata;
input [16:16] ff_dram_address;
input [1:0] reg_r1_disp_mode;
output w_yjk_en;
output n102_5;
output n110_5;
output ff_local_dot_counter_x_8_7;
output pcolorcode_7_9;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n995_18;
wire n510_8;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n366_6;
wire n365_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n990_15;
wire n991_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire w_b_0_8;
wire w_b_2_8;
wire n365_9;
wire ff_local_dot_counter_x_8_9;
wire n102_7;
wire n110_7;
wire n993_17;
wire n992_17;
wire w_b_4_10;
wire w_b_3_10;
wire n990_18;
wire n126_7;
wire n1344_6;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n600_6;
wire n851_9;
wire n852_9;
wire n853_9;
wire n854_9;
wire n855_9;
wire n856_9;
wire n857_9;
wire n858_9;
wire n859_9;
wire n860_9;
wire n572_15;
wire n573_14;
wire n574_14;
wire n575_15;
wire n996_21;
wire n860_13;
wire n859_13;
wire n858_13;
wire n857_13;
wire n856_13;
wire n855_13;
wire n854_13;
wire n853_13;
wire n852_13;
wire p_vram_address_16_18;
wire n851_13;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] w_fifo_wdata;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix1[7]),
    .I1(ff_pix3[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix1[6]),
    .I1(ff_pix3[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix1[5]),
    .I1(ff_pix3[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix1[4]),
    .I1(ff_pix3[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix1[3]),
    .I1(ff_pix3[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix1[2]),
    .I1(ff_pix3[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix1[1]),
    .I1(ff_pix3[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix1[0]),
    .I1(ff_pix3[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(n576_10),
    .I3(w_dot_state[1]) 
);
defparam n576_s4.INIT=16'h33AC;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(n576_10),
    .I1(w_pix[6]),
    .I2(w_dot_state[1]),
    .I3(n577_9) 
);
defparam n577_s4.INIT=16'h0DF8;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(n576_10),
    .I1(w_pix[5]),
    .I2(w_dot_state[1]),
    .I3(n578_9) 
);
defparam n578_s4.INIT=16'h0DF8;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(n576_10),
    .I1(w_pix[4]),
    .I2(w_dot_state[1]),
    .I3(n579_9) 
);
defparam n579_s4.INIT=16'h0DF8;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n990_15),
    .I1(w_dot_counter_x[7]),
    .I2(n990_18) 
);
defparam n990_s10.INIT=8'hCA;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n991_15),
    .I1(w_dot_counter_x[6]),
    .I2(n990_18) 
);
defparam n991_s10.INIT=8'hCA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_17),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'hAA3C;
  LUT3 n993_s10 (
    .F(n993_14),
    .I0(n993_17),
    .I1(w_dot_counter_x[4]),
    .I2(n990_18) 
);
defparam n993_s10.INIT=8'hCA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[3]),
    .I2(n994_15),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'hAA3C;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n1514_4),
    .I1(n1011_8),
    .I2(ff_pattern_generator_7_7),
    .I3(w_ram_we) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h8F88;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(n1975_9),
    .I2(n1017_4),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF70;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n1018_6),
    .I2(pcolorcode_7_9),
    .I3(n1017_4) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(ff_fifo_write_8),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h0700;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(n990_18) 
);
defparam n995_s12.INIT=8'h06;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n635_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT2 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14) 
);
defparam n451_s7.INIT=4'h4;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT4 n448_s7 (
    .F(n448_13),
    .I0(n450_14),
    .I1(n448_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=16'h0708;
  LUT4 n447_s7 (
    .F(n447_13),
    .I0(n450_14),
    .I1(n447_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=16'h0708;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT4 n366_s1 (
    .F(n366_6),
    .I0(n368_7),
    .I1(n366_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s1.INIT=16'h0708;
  LUT4 n365_s1 (
    .F(n365_6),
    .I0(n368_7),
    .I1(n365_9),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n1245_7) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n1245_7) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n1245_7) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n1245_7) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n1245_7),
    .I2(n1975_9) 
);
defparam n844_s1.INIT=8'h80;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT4 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n698_2),
    .I1(w_b_0_8),
    .I2(n696_2),
    .I3(n697_2) 
);
defparam w_b_0_s2.INIT=16'h0708;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b[0]),
    .I1(n696_2),
    .I2(n702_2),
    .I3(n703_2) 
);
defparam w_b_1_s2.INIT=16'hABBA;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b[0]),
    .I1(n696_2),
    .I2(n701_2),
    .I3(w_b_2_8) 
);
defparam w_b_2_s2.INIT=16'hABBA;
  LUT3 w_b_3_s2 (
    .F(w_b[3]),
    .I0(n696_2),
    .I1(w_b_3_10),
    .I2(w_b[0]) 
);
defparam w_b_3_s2.INIT=8'hF4;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b[0]),
    .I1(n696_2),
    .I2(n699_2),
    .I3(w_b_4_10) 
);
defparam w_b_4_s2.INIT=16'hABBA;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n697_2),
    .I2(n698_2),
    .I3(w_b_0_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(n1975_9),
    .I3(w_dot_state[1]) 
);
defparam n576_s5.INIT=16'h33CA;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n1975_7),
    .I1(w_eight_dot_state[0]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n576_s6.INIT=16'hBBF0;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(n1975_9),
    .I3(w_dot_state[1]) 
);
defparam n577_s5.INIT=16'h33CA;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(n1975_9),
    .I3(w_dot_state[1]) 
);
defparam n578_s5.INIT=16'h33CA;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(n1975_9),
    .I3(w_dot_state[1]) 
);
defparam n579_s5.INIT=16'h33CA;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_17),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n990_s11.INIT=16'h7F80;
  LUT3 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_17),
    .I2(ff_local_dot_counter_x[6]) 
);
defparam n991_s11.INIT=8'h78;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT2 n102_s2 (
    .F(n102_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n102_s2.INIT=4'h8;
  LUT2 n110_s2 (
    .F(n110_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=4'h4;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_14),
    .I3(n1018_6) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h4000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n990_18),
    .I1(pcolorcode_7_9),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_write_s4.INIT=16'hB000;
  LUT4 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]),
    .I3(ff_fifo_read_address[3]) 
);
defparam n451_s8.INIT=16'h7F80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT2 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]) 
);
defparam n448_s8.INIT=4'h8;
  LUT3 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]) 
);
defparam n447_s8.INIT=8'h80;
  LUT4 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s2.INIT=16'h7F80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT2 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]) 
);
defparam n366_s2.INIT=4'h8;
  LUT2 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(w_b_4_10) 
);
defparam w_b_0_s3.INIT=4'h8;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 n365_s3 (
    .F(n365_9),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]) 
);
defparam n365_s3.INIT=8'h80;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT3 n102_s3 (
    .F(n102_7),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n102_s3.INIT=8'h80;
  LUT3 n110_s3 (
    .F(n110_7),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s3.INIT=8'h20;
  LUT4 n993_s12 (
    .F(n993_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n993_s12.INIT=16'h7F80;
  LUT4 n992_s12 (
    .F(n992_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[4]),
    .I2(ff_local_dot_counter_x[2]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n992_s12.INIT=16'h8000;
  LUT4 w_b_4_s4 (
    .F(w_b_4_10),
    .I0(n701_2),
    .I1(n700_2),
    .I2(n702_2),
    .I3(n703_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 w_b_3_s4 (
    .F(w_b_3_10),
    .I0(n701_2),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n700_2) 
);
defparam w_b_3_s4.INIT=16'h7F80;
  LUT3 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n990_s13.INIT=8'hA9;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s2 (
    .F(n1344_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s2.INIT=8'h10;
  LUT3 w_fifo_wdata_0_s1 (
    .F(w_fifo_wdata[0]),
    .I0(ff_dram_rdata[0]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_0_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_1_s1 (
    .F(w_fifo_wdata[1]),
    .I0(ff_dram_rdata[1]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_1_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_2_s1 (
    .F(w_fifo_wdata[2]),
    .I0(ff_dram_rdata[2]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_2_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_3_s1 (
    .F(w_fifo_wdata[3]),
    .I0(ff_dram_rdata[3]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_3_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_4_s1 (
    .F(w_fifo_wdata[4]),
    .I0(ff_dram_rdata[4]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_4_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_5_s1 (
    .F(w_fifo_wdata[5]),
    .I0(ff_dram_rdata[5]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_5_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_6_s1 (
    .F(w_fifo_wdata[6]),
    .I0(ff_dram_rdata[6]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_6_s1.INIT=8'h82;
  LUT3 w_fifo_wdata_7_s2 (
    .F(w_fifo_wdata[7]),
    .I0(ff_dram_rdata[7]),
    .I1(w_dot_state[1]),
    .I2(ff_dram_address[16]) 
);
defparam w_fifo_wdata_7_s2.INIT=8'h82;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT3 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7) 
);
defparam n369_s3.INIT=8'hE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 pcolorcode_7_s5 (
    .F(pcolorcode_7_9),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s5.INIT=16'h1000;
  LUT4 n600_s2 (
    .F(n600_6),
    .I0(n576_10),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n600_s2.INIT=16'h2000;
  LUT3 n851_s3 (
    .F(n851_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_9),
    .I2(n851_13) 
);
defparam n851_s3.INIT=8'hF4;
  LUT3 n852_s3 (
    .F(n852_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_8),
    .I2(n852_13) 
);
defparam n852_s3.INIT=8'hF4;
  LUT3 n853_s3 (
    .F(n853_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_7),
    .I2(n853_13) 
);
defparam n853_s3.INIT=8'hF4;
  LUT3 n854_s3 (
    .F(n854_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_6),
    .I2(n854_13) 
);
defparam n854_s3.INIT=8'hF4;
  LUT3 n855_s3 (
    .F(n855_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_5),
    .I2(n855_13) 
);
defparam n855_s3.INIT=8'hF4;
  LUT3 n856_s3 (
    .F(n856_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_4),
    .I2(n856_13) 
);
defparam n856_s3.INIT=8'hF4;
  LUT3 n857_s3 (
    .F(n857_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_3),
    .I2(n857_13) 
);
defparam n857_s3.INIT=8'hF4;
  LUT3 n858_s3 (
    .F(n858_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_2),
    .I2(n858_13) 
);
defparam n858_s3.INIT=8'hF4;
  LUT3 n859_s3 (
    .F(n859_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_1),
    .I2(n859_13) 
);
defparam n859_s3.INIT=8'hF4;
  LUT3 n860_s3 (
    .F(n860_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_0),
    .I2(n860_13) 
);
defparam n860_s3.INIT=8'hF4;
  LUT4 n572_s8 (
    .F(n572_15),
    .I0(w_pix[7]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n572_s8.INIT=16'h0002;
  LUT4 n573_s7 (
    .F(n573_14),
    .I0(w_pix[6]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n573_s7.INIT=16'h0002;
  LUT4 n574_s7 (
    .F(n574_14),
    .I0(w_pix[5]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n574_s7.INIT=16'h0002;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(w_pix[4]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n575_s8.INIT=16'h0002;
  LUT4 n996_s14 (
    .F(n996_21),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n996_s14.INIT=16'h1114;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(ff_pattern_generator_7_9),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1514_s0.INIT=16'h0002;
  LUT4 n860_s5 (
    .F(n860_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n860_s5.INIT=16'h8000;
  LUT4 n859_s5 (
    .F(n859_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[2]) 
);
defparam n859_s5.INIT=16'h8000;
  LUT4 n858_s5 (
    .F(n858_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[3]) 
);
defparam n858_s5.INIT=16'h8000;
  LUT4 n857_s5 (
    .F(n857_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n857_s5.INIT=16'h8000;
  LUT4 n856_s5 (
    .F(n856_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[5]) 
);
defparam n856_s5.INIT=16'h8000;
  LUT4 n855_s5 (
    .F(n855_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[6]) 
);
defparam n855_s5.INIT=16'h8000;
  LUT4 n854_s5 (
    .F(n854_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n854_s5.INIT=16'h8000;
  LUT4 n853_s5 (
    .F(n853_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[0]) 
);
defparam n853_s5.INIT=16'h8000;
  LUT4 n852_s5 (
    .F(n852_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[1]) 
);
defparam n852_s5.INIT=16'h8000;
  LUT4 p_vram_address_16_s5 (
    .F(p_vram_address_16_18),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s5.INIT=16'h80FF;
  LUT4 n851_s5 (
    .F(n851_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[2]) 
);
defparam n851_s5.INIT=16'h8000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_6) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_6),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_15),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_14),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_14),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_15),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_21),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_7) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFF p_vram_address_9_s3 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_9_s3.INIT=1'b0;
  DFF p_vram_address_8_s3 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_8_s3.INIT=1'b0;
  DFF p_vram_address_7_s3 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_7_s3.INIT=1'b0;
  DFF p_vram_address_6_s3 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_6_s3.INIT=1'b0;
  DFF p_vram_address_5_s3 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_5_s3.INIT=1'b0;
  DFF p_vram_address_4_s3 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_4_s3.INIT=1'b0;
  DFF p_vram_address_3_s3 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_3_s3.INIT=1'b0;
  DFF p_vram_address_2_s3 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_2_s3.INIT=1'b0;
  DFF p_vram_address_1_s3 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_1_s3.INIT=1'b0;
  DFF p_vram_address_0_s3 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_0_s3.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n1245_7,
  n1018_6,
  n563_25,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n100_14,
  slot_reset_n_d,
  n1011_8,
  n102_5,
  n110_5,
  ff_tx_prewindow_x_8,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  n100_8,
  ff_tx_prewindow_x_10,
  ff_pattern_generator_7_9,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_dram_rdata,
  ff_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  w_read_color_address_9_5,
  n1582_5,
  ff_sp_predraw_end_10,
  n251_26,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input w_video_clk;
input n36_6;
input n1245_7;
input n1018_6;
input n563_25;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n100_14;
input slot_reset_n_d;
input n1011_8;
input n102_5;
input n110_5;
input ff_tx_prewindow_x_8;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input reg_r8_col0_on_Z;
input n100_8;
input ff_tx_prewindow_x_10;
input ff_pattern_generator_7_9;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [7:0] ff_dram_rdata;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output w_read_color_address_9_5;
output n1582_5;
output ff_sp_predraw_end_10;
output n251_26;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1736_3;
wire n1739_3;
wire n1741_3;
wire n1742_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n1590_4;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n279_6;
wire n595_7;
wire n594_7;
wire n593_7;
wire n544_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1362_11;
wire ff_info_ram_we_7;
wire n1178_17;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1741_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n3147_4;
wire n3187_4;
wire n3217_5;
wire n1182_16;
wire n1185_24;
wire n1185_25;
wire n1186_24;
wire n1370_15;
wire n1551_5;
wire sp_vram_accessing_5;
wire ff_y_test_sp_num_4_7;
wire ff_y_test_listup_addr_3_7;
wire ff_prepare_end_7;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_line_buf_draw_color_7_7;
wire ff_window_x_7;
wire n282_9;
wire n280_9;
wire n543_8;
wire n420_13;
wire n2443_8;
wire n1927_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1902_5;
wire n1693_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_9;
wire ff_y_test_en_10;
wire ff_y_test_listup_addr_3_8;
wire ff_y_test_listup_addr_3_9;
wire ff_y_test_listup_addr_3_10;
wire ff_info_pattern_15_8;
wire ff_line_buf_draw_we_9;
wire ff_line_buf_draw_we_10;
wire sp_vram_accessing_7;
wire ff_y_test_en_11;
wire ff_y_test_en_12;
wire ff_y_test_listup_addr_3_11;
wire n1902_7;
wire n280_11;
wire n3217_7;
wire n1740_6;
wire n1739_6;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n541_10;
wire n543_10;
wire ff_line_buf_disp_we_8;
wire n1551_8;
wire ff_y_test_en_14;
wire n1551_10;
wire n1816_6;
wire n1815_9;
wire n1927_10;
wire n1582_7;
wire n1359_12;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1381_18;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1382_18;
wire n1380_18;
wire n1372_16;
wire n1294_5;
wire n1379_18;
wire n1378_18;
wire n1360_14;
wire n1361_13;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire n3320_7;
wire ff_line_buf_draw_we_14;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n1708_8;
wire n1743_5;
wire n1740_8;
wire n1738_6;
wire n1737_6;
wire n1735_6;
wire n1707_5;
wire n1706_5;
wire n1705_5;
wire n1704_5;
wire n1703_5;
wire n1702_5;
wire n1701_5;
wire n1700_5;
wire n1699_5;
wire n1698_5;
wire n1697_5;
wire n1696_5;
wire n1695_5;
wire n1694_5;
wire n1693_7;
wire n2917_5;
wire n251_24;
wire ff_main_state_1_14;
wire n252_24;
wire ff_y_test_listup_addr_3_13;
wire ff_y_test_en_16;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_18;
wire n596_15;
wire n1561_6;
wire ff_info_pattern_15_10;
wire n2249_7;
wire n545_10;
wire n509_8;
wire n1919_9;
wire n3217_9;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire n1327_11_SUM;
wire n1327_16;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n286_11;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_6),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(ff_draw_x[2]),
    .I2(n1741_4),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_6) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_6) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_6) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(n1816_6),
    .I1(n1819_5),
    .I2(n1819_6),
    .I3(ff_draw_color[3]) 
);
defparam n1819_s1.INIT=16'h4F44;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(n1816_6),
    .I1(n1820_5),
    .I2(n1819_6),
    .I3(ff_draw_color[2]) 
);
defparam n1820_s1.INIT=16'h4F44;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(n1816_6),
    .I1(n1821_5),
    .I2(n1819_6),
    .I3(ff_draw_color[1]) 
);
defparam n1821_s1.INIT=16'h4F44;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(n1816_6),
    .I1(n1822_5),
    .I2(n1819_6),
    .I3(ff_draw_color[0]) 
);
defparam n1822_s1.INIT=16'h4F44;
  LUT3 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_14) 
);
defparam n2432_s1.INIT=8'h40;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT3 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4) 
);
defparam n3147_s0.INIT=8'h10;
  LUT3 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4) 
);
defparam n3159_s0.INIT=8'h40;
  LUT3 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_4) 
);
defparam n3167_s0.INIT=8'h40;
  LUT3 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_4) 
);
defparam n3177_s0.INIT=8'h80;
  LUT3 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_4) 
);
defparam n3187_s0.INIT=8'h10;
  LUT3 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3187_4) 
);
defparam n3197_s0.INIT=8'h40;
  LUT3 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3187_4) 
);
defparam n3207_s0.INIT=8'h40;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(n1178_20),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'hAC;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(n1179_18),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'hAC;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(n1180_18),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'hAC;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(n1181_18),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'hAC;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_16),
    .I1(n1182_19),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h3A;
  LUT4 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n1178_17),
    .I3(n1170_15) 
);
defparam n1184_s11.INIT=16'hCACC;
  LUT3 n1185_s13 (
    .F(n1185_23),
    .I0(n1185_24),
    .I1(n1185_25),
    .I2(w_eight_dot_state[2]) 
);
defparam n1185_s13.INIT=8'h3A;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(w_read_color_address_9_5),
    .I1(n1186_24),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1186_s13.INIT=16'h7330;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT4 n1590_s1 (
    .F(n1590_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1590_s1.INIT=16'h1000;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(w_read_color_address_9_5),
    .I1(n2917_5) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_5),
    .I1(n1551_10) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1011_8),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT3 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_16),
    .I1(ff_y_test_en_14),
    .I2(n2917_5) 
);
defparam ff_y_test_en_s2.INIT=8'hF4;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_en_14),
    .I2(ff_y_test_en),
    .I3(n2917_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n1245_7) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(w_eight_dot_state[2]),
    .I1(n102_5),
    .I2(n1362_11),
    .I3(n1017_4) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_end_7),
    .I1(ff_prepare_end_8),
    .I2(n1362_11),
    .I3(n1017_4) 
);
defparam ff_prepare_end_s2.INIT=16'h4F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n110_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_6),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_14) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(ff_tx_prewindow_x_8),
    .I2(n2092_6),
    .I3(ff_sp_predraw_end_10) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT3 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(ff_line_buf_draw_color_7_7),
    .I1(ff_line_buf_draw_we_7),
    .I2(n2092_6) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=8'h40;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(ff_sp_predraw_end_10),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_window_x_7),
    .I1(n2432_4),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(n1165_2),
    .I1(n282_9),
    .I2(n280_9),
    .I3(n1164_2) 
);
defparam n279_s2.INIT=16'h7F80;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_8),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n594_s2 (
    .F(n594_7),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_8),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n594_s2.INIT=16'h0708;
  LUT3 n593_s2 (
    .F(n593_7),
    .I0(n1011_8),
    .I1(ff_y_test_listup_addr[3]),
    .I2(n3217_5) 
);
defparam n593_s2.INIT=8'h14;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_8),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n542_s2 (
    .F(n542_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n543_8),
    .I2(n1011_8),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=16'h0708;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_8),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_10) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h10;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT3 n2443_s2 (
    .F(n2443_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam n2443_s2.INIT=8'h14;
  LUT4 n2442_s2 (
    .F(n2442_7),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2443_8),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2442_s2.INIT=16'h0708;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(n1551_5),
    .I1(w_dot_state[1]),
    .I2(n1362_11),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT2 n1178_s12 (
    .F(n1178_17),
    .I0(w_eight_dot_state[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1178_s12.INIT=4'h8;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT2 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_0),
    .I1(n1693_5) 
);
defparam n1693_s1.INIT=4'h8;
  LUT3 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4),
    .I2(ff_draw_x[8]) 
);
defparam n1735_s1.INIT=8'h78;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_6) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT4 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_6),
    .I3(ff_draw_x[6]) 
);
defparam n1737_s1.INIT=16'h7F80;
  LUT3 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_6),
    .I2(ff_draw_x[5]) 
);
defparam n1738_s1.INIT=8'h78;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1819_s2 (
    .F(n1819_5),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s2.INIT=8'hCA;
  LUT4 n1819_s3 (
    .F(n1819_6),
    .I0(n1761_3),
    .I1(w_info_rdata[1]),
    .I2(n1927_8),
    .I3(n1815_7) 
);
defparam n1819_s3.INIT=16'hBBF0;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'hCA;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'hCA;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'hCA;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT2 n3147_s1 (
    .F(n3147_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3217_9) 
);
defparam n3147_s1.INIT=4'h4;
  LUT2 n3187_s1 (
    .F(n3187_4),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3217_9) 
);
defparam n3187_s1.INIT=4'h8;
  LUT3 n3217_s2 (
    .F(n3217_5),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n3217_s2.INIT=8'h80;
  LUT3 n1182_s12 (
    .F(n1182_16),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s12.INIT=8'h3A;
  LUT3 n1185_s14 (
    .F(n1185_24),
    .I0(ff_prepare_line_num[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1185_s14.INIT=8'hB0;
  LUT3 n1185_s15 (
    .F(n1185_25),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prepare_line_num[1]) 
);
defparam n1185_s15.INIT=8'h0B;
  LUT3 n1186_s14 (
    .F(n1186_24),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1186_s14.INIT=8'h0E;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1551_s2.INIT=8'h40;
  LUT3 n1582_s2 (
    .F(n1582_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1582_s2.INIT=8'h40;
  LUT3 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(ff_main_state[1]),
    .I2(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=8'hE0;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n541_10) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT4 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_7),
    .I0(ff_y_test_en_9),
    .I1(ff_y_test_listup_addr_3_8),
    .I2(ff_y_test_listup_addr_3_9),
    .I3(ff_y_test_listup_addr_3_10) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=16'h4000;
  LUT2 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(w_read_color_address_9_5) 
);
defparam ff_prepare_end_s3.INIT=4'h4;
  LUT4 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(n1177_18) 
);
defparam ff_prepare_end_s4.INIT=16'h8000;
  LUT3 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_line_buf_draw_we_9),
    .I1(reg_r8_col0_on_Z),
    .I2(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s3.INIT=8'hD0;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1902_5) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h0D00;
  LUT3 ff_line_buf_draw_color_7_s3 (
    .F(ff_line_buf_draw_color_7_7),
    .I0(n1815_7),
    .I1(w_info_rdata_Z[0]),
    .I2(n1819_6) 
);
defparam ff_line_buf_draw_color_7_s3.INIT=8'hD0;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2443_8) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT2 n280_s4 (
    .F(n280_9),
    .I0(n1167_2),
    .I1(n1166_2) 
);
defparam n280_s4.INIT=4'h8;
  LUT2 n543_s3 (
    .F(n543_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n543_s3.INIT=4'h8;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'hAC;
  LUT3 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2443_s3.INIT=8'h80;
  LUT2 n1927_s3 (
    .F(n1927_8),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]) 
);
defparam n1927_s3.INIT=4'h4;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'hCA;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT2 n1902_s1 (
    .F(n1902_5),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1902_s1.INIT=4'h8;
  LUT4 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(w_pre_dot_counter_x_3),
    .I3(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=16'h0001;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(w_pre_dot_counter_x_2),
    .I1(sp_vram_accessing_7),
    .I2(n100_8),
    .I3(ff_tx_prewindow_x_10) 
);
defparam sp_vram_accessing_s4.INIT=16'h1000;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(ff_dram_rdata[3]),
    .I1(w_read_color_address_9_5),
    .I2(ff_y_test_en_11),
    .I3(ff_y_test_en_12) 
);
defparam ff_y_test_en_s5.INIT=16'h9000;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(ff_y_test_listup_addr_3_8) 
);
defparam ff_y_test_en_s6.INIT=16'hF400;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_8),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_listup_addr_3_11) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'h0100;
  LUT4 ff_y_test_listup_addr_3_s5 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1017_4),
    .I3(n1551_5) 
);
defparam ff_y_test_listup_addr_3_s5.INIT=16'hB000;
  LUT2 ff_y_test_listup_addr_3_s6 (
    .F(ff_y_test_listup_addr_3_10),
    .I0(ff_y_test_listup_addr[3]),
    .I1(ff_y_test_en) 
);
defparam ff_y_test_listup_addr_3_s6.INIT=4'h4;
  LUT4 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n1327_16),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_15_s4.INIT=16'h4F00;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0001;
  LUT3 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s6.INIT=8'h10;
  LUT3 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=8'h7E;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[5]),
    .I2(ff_dram_rdata[6]),
    .I3(ff_dram_rdata[4]) 
);
defparam ff_y_test_en_s7.INIT=16'h1000;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(ff_dram_rdata[2]),
    .I1(ff_dram_rdata[1]),
    .I2(ff_dram_rdata[0]),
    .I3(ff_dram_rdata[7]) 
);
defparam ff_y_test_en_s8.INIT=16'h0100;
  LUT4 ff_y_test_listup_addr_3_s7 (
    .F(ff_y_test_listup_addr_3_11),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_listup_addr_3_s7.INIT=16'hF331;
  LUT3 n1902_s2 (
    .F(n1902_7),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1902_s2.INIT=8'h6A;
  LUT4 n280_s5 (
    .F(n280_11),
    .I0(n282_9),
    .I1(n1167_2),
    .I2(n1166_2),
    .I3(n1165_2) 
);
defparam n280_s5.INIT=16'h7F80;
  LUT4 n3217_s3 (
    .F(n3217_7),
    .I0(n3217_9),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n3217_s3.INIT=16'h8000;
  LUT4 n1740_s2 (
    .F(n1740_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1740_s2.INIT=16'h7F80;
  LUT4 n1739_s2 (
    .F(n1739_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[0]),
    .I3(ff_draw_x[1]) 
);
defparam n1739_s2.INIT=16'h8000;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 n541_s4 (
    .F(n541_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n541_s4.INIT=16'h8000;
  LUT4 n543_s4 (
    .F(n543_10),
    .I0(n1011_8),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n543_s4.INIT=16'h1444;
  LUT4 ff_line_buf_disp_we_s3 (
    .F(ff_line_buf_disp_we_8),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s3.INIT=16'hD000;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_7),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 ff_y_test_en_s9 (
    .F(ff_y_test_en_14),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_y_test_en_s9.INIT=16'h2000;
  LUT4 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1551_8) 
);
defparam n1551_s5.INIT=16'h4000;
  LUT4 n1816_s2 (
    .F(n1816_6),
    .I0(n1927_8),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1816_s2.INIT=16'h0511;
  LUT4 n1815_s3 (
    .F(n1815_9),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n1927_8) 
);
defparam n1815_s3.INIT=16'hCAFF;
  LUT3 n1927_s4 (
    .F(n1927_10),
    .I0(n1011_8),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]) 
);
defparam n1927_s4.INIT=8'h45;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h0001;
  LUT4 n1582_s3 (
    .F(n1582_7),
    .I0(n1551_8),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n1582_s3.INIT=16'h2000;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1181_s13.INIT=16'hACCC;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1180_s13.INIT=16'hACCC;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1179_s13.INIT=16'hACCC;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1178_s14.INIT=16'hACCC;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT3 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[4]) 
);
defparam n1381_s11.INIT=8'h10;
  LUT3 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[0]) 
);
defparam n1385_s11.INIT=8'h10;
  LUT3 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[1]) 
);
defparam n1384_s11.INIT=8'h10;
  LUT3 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[2]) 
);
defparam n1383_s11.INIT=8'h10;
  LUT3 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[3]) 
);
defparam n1382_s11.INIT=8'h10;
  LUT3 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[5]) 
);
defparam n1380_s11.INIT=8'h10;
  LUT4 n1372_s11 (
    .F(n1372_16),
    .I0(ff_dram_address[16]),
    .I1(ff_dram_rdata[5]),
    .I2(ff_info_x[5]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1372_s11.INIT=16'h0F44;
  LUT3 n1294_s1 (
    .F(n1294_5),
    .I0(w_read_color_address_9_5),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[5]) 
);
defparam n1294_s1.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[6]) 
);
defparam n1379_s11.INIT=8'h10;
  LUT3 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(ff_dram_address[16]),
    .I2(ff_dram_rdata[7]) 
);
defparam n1378_s11.INIT=8'h10;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 n3320_s3 (
    .F(n3320_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s8 (
    .F(ff_line_buf_draw_we_14),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s8.INIT=16'h0800;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(n1245_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n2092_s2.INIT=8'h20;
  LUT3 n1708_s2 (
    .F(n1708_8),
    .I0(w_info_rdata[6]),
    .I1(w_pre_dot_counter_x_0),
    .I2(n1693_5) 
);
defparam n1708_s2.INIT=8'h80;
  LUT4 n1743_s1 (
    .F(n1743_5),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1743_s1.INIT=16'hA333;
  LUT4 n1740_s3 (
    .F(n1740_8),
    .I0(n1740_6),
    .I1(w_info_rdata[25]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1740_s3.INIT=16'hCAAA;
  LUT4 n1738_s2 (
    .F(n1738_6),
    .I0(n1738_4),
    .I1(w_info_rdata[27]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1738_s2.INIT=16'hCAAA;
  LUT4 n1737_s2 (
    .F(n1737_6),
    .I0(n1737_4),
    .I1(w_info_rdata[28]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1737_s2.INIT=16'hCAAA;
  LUT4 n1735_s2 (
    .F(n1735_6),
    .I0(n1735_4),
    .I1(w_info_rdata[30]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1735_s2.INIT=16'hCAAA;
  LUT4 n1707_s1 (
    .F(n1707_5),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1707_s1.INIT=16'hACCC;
  LUT4 n1706_s1 (
    .F(n1706_5),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1706_s1.INIT=16'hACCC;
  LUT4 n1705_s1 (
    .F(n1705_5),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1705_s1.INIT=16'hACCC;
  LUT4 n1704_s1 (
    .F(n1704_5),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1704_s1.INIT=16'hACCC;
  LUT4 n1703_s1 (
    .F(n1703_5),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1703_s1.INIT=16'hACCC;
  LUT4 n1702_s1 (
    .F(n1702_5),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1702_s1.INIT=16'hACCC;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1701_s1.INIT=16'hACCC;
  LUT4 n1700_s1 (
    .F(n1700_5),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1700_s1.INIT=16'hACCC;
  LUT4 n1699_s1 (
    .F(n1699_5),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1699_s1.INIT=16'hACCC;
  LUT4 n1698_s1 (
    .F(n1698_5),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1698_s1.INIT=16'hACCC;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1697_s1.INIT=16'hACCC;
  LUT4 n1696_s1 (
    .F(n1696_5),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1696_s1.INIT=16'hACCC;
  LUT4 n1695_s1 (
    .F(n1695_5),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1695_s1.INIT=16'hACCC;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1694_s1.INIT=16'hACCC;
  LUT4 n1693_s3 (
    .F(n1693_7),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1693_s3.INIT=16'hACCC;
  LUT4 n2917_s1 (
    .F(n2917_5),
    .I0(n1011_8),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n2917_s1.INIT=16'h2000;
  LUT3 n251_s13 (
    .F(n251_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state_1_14) 
);
defparam n251_s13.INIT=8'h2C;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT4 ff_main_state_1_s6 (
    .F(ff_main_state_1_14),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s6.INIT=16'hEF00;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT2 ff_y_test_listup_addr_3_s8 (
    .F(ff_y_test_listup_addr_3_13),
    .I0(n2917_5),
    .I1(ff_y_test_listup_addr_3_7) 
);
defparam ff_y_test_listup_addr_3_s8.INIT=4'hE;
  LUT4 ff_y_test_en_s10 (
    .F(ff_y_test_en_16),
    .I0(ff_y_test_en_9),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_10),
    .I3(ff_y_test_en_10) 
);
defparam ff_y_test_en_s10.INIT=16'h0015;
  LUT4 n1386_s12 (
    .F(n1386_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[7]) 
);
defparam n1386_s12.INIT=16'h0200;
  LUT4 n1387_s11 (
    .F(n1387_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[6]) 
);
defparam n1387_s11.INIT=16'h0200;
  LUT4 n1388_s11 (
    .F(n1388_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[5]) 
);
defparam n1388_s11.INIT=16'h0200;
  LUT4 n1389_s11 (
    .F(n1389_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[4]) 
);
defparam n1389_s11.INIT=16'h0200;
  LUT4 n1390_s11 (
    .F(n1390_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[3]) 
);
defparam n1390_s11.INIT=16'h0200;
  LUT4 n1391_s11 (
    .F(n1391_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[2]) 
);
defparam n1391_s11.INIT=16'h0200;
  LUT4 n1392_s11 (
    .F(n1392_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[1]) 
);
defparam n1392_s11.INIT=16'h0200;
  LUT4 n1393_s11 (
    .F(n1393_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_dram_address[16]),
    .I3(ff_dram_rdata[0]) 
);
defparam n1393_s11.INIT=16'h0200;
  LUT4 n596_s7 (
    .F(n596_15),
    .I0(n1011_8),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n2917_5),
    .I3(ff_y_test_listup_addr_3_7) 
);
defparam n596_s7.INIT=16'h111C;
  LUT4 n1561_s2 (
    .F(n1561_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1551_8) 
);
defparam n1561_s2.INIT=16'h1000;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_10),
    .I0(n3320_7),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable),
    .I3(ff_info_pattern_15_8) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8000;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n545_s4 (
    .F(n545_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n545_s4.INIT=16'h4555;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n509_s2.INIT=16'h2000;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n1919_s3.INIT=16'hEFFF;
  LUT4 n3217_s4 (
    .F(n3217_9),
    .I0(w_pre_dot_counter_x_8),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_sp_predraw_end_10),
    .I3(ff_y_test_listup_addr_3_7) 
);
defparam n3217_s4.INIT=16'hBF00;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_11),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_11),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_13),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_13),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_13),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_7),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_7),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_7),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_7),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n1245_7),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_7),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_6),
    .RESET(n36_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_10),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_16),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1582_7) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_4) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_7),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_8),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_9),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_6),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_6),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_8),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_5),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_10),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_7),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_8),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_5),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n563_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_8),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU n1327_s10 (
    .SUM(n1327_11_SUM),
    .COUT(n1327_16),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I3(GND),
    .CIN(n1327_14) 
);
defparam n1327_s10.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n286_s5 (
    .O(n286_11),
    .I(n1171_2) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_5,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n984_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n983_15,
  w_vdpcmd_tr_clr_ack,
  n3500_8,
  w_vram_write_ack,
  n867_5,
  n822_9,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1211_4,
  n1208_7,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_5;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n984_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n983_15;
input w_vdpcmd_tr_clr_ack;
input n3500_8;
input w_vram_write_ack;
input n867_5;
input n822_9;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1211_4;
output n1208_7;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n972_3;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n977_4;
wire n993_3;
wire n994_3;
wire n995_3;
wire n996_3;
wire n2563_3;
wire n2921_4;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_reg_ptr_5_6;
wire vdp_vram_rd_req_5;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n984_11;
wire n1164_8;
wire n972_4;
wire n975_4;
wire n994_4;
wire n2563_4;
wire n1235_6;
wire n1238_5;
wire n1244_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1319_5;
wire n1189_5;
wire n1211_5;
wire n1226_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r17_reg_num_5_9;
wire n1235_7;
wire n1274_6;
wire vdpregwrpulse_11;
wire n1329_6;
wire n1296_7;
wire n1278_7;
wire n1335_6;
wire n1286_7;
wire n993_6;
wire n1189_7;
wire vdp_p1_is_1st_byte_10;
wire n1226_7;
wire n1244_7;
wire n1238_7;
wire n1235_9;
wire n1307_6;
wire n1294_6;
wire n1321_6;
wire n1274_8;
wire n1249_8;
wire n974_6;
wire n973_6;
wire n70_6;
wire n1341_6;
wire n1304_6;
wire n1265_6;
wire n1348_6;
wire n1315_6;
wire n1273_9;
wire n1355_6;
wire n1319_7;
wire vdp_r16_pal_num_3_10;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_10;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT3 n972_s0 (
    .F(n972_3),
    .I0(n972_4),
    .I1(vdp_p1_data[5]),
    .I2(w_write) 
);
defparam n972_s0.INIT=8'hAC;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(n973_6),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(n974_6),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT3 n977_s1 (
    .F(n977_4),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_write) 
);
defparam n977_s1.INIT=8'h3A;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(vdp_r16_pal_num[3]),
    .I2(n993_6),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r16_pal_num[2]),
    .I2(n994_4),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_write) 
);
defparam n996_s0.INIT=8'h5C;
  LUT3 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(vdp_p1_is_1st_byte_10),
    .I2(n2563_4) 
);
defparam n2563_s0.INIT=8'h40;
  LUT4 n2921_s1 (
    .F(n2921_4),
    .I0(vdp_reg_ptr[4]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[5]) 
);
defparam n2921_s1.INIT=16'h1000;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h1000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT2 vdp_reg_ptr_5_s2 (
    .F(vdp_reg_ptr_5_6),
    .I0(w_write),
    .I1(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s2.INIT=4'h8;
  LUT4 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_read),
    .I1(n1226_5),
    .I2(w_bus_wdata[6]),
    .I3(n1211_4) 
);
defparam vdp_vram_rd_req_s3.INIT=16'h8F88;
  LUT4 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(w_write),
    .I1(vdp_r17_inc_reg_num),
    .I2(vdp_r17_reg_num_5_9),
    .I3(n1273_9) 
);
defparam vdp_r17_reg_num_5_s4.INIT=16'hFF80;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(n1249_5),
    .I1(n1319_5),
    .I2(n1189_5),
    .I3(w_write) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hF888;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT2 n984_s6 (
    .F(n984_11),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_write) 
);
defparam n984_s6.INIT=4'h7;
  LUT2 n1164_s3 (
    .F(n1164_8),
    .I0(w_read),
    .I1(vdp_p1_is_1st_byte) 
);
defparam n1164_s3.INIT=4'hB;
  LUT3 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[5]) 
);
defparam n972_s1.INIT=8'h78;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT4 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[1]),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n2563_s1.INIT=16'h4000;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1235_s3.INIT=8'h40;
  LUT3 n1238_s2 (
    .F(n1238_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]) 
);
defparam n1238_s2.INIT=8'h10;
  LUT3 n1244_s2 (
    .F(n1244_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1244_s2.INIT=8'h10;
  LUT2 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(n1235_7) 
);
defparam n1249_s2.INIT=4'h4;
  LUT2 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[3]),
    .I1(n1274_6) 
);
defparam n1274_s2.INIT=4'h8;
  LUT2 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[3]),
    .I1(n1274_6) 
);
defparam n1296_s2.INIT=4'h4;
  LUT3 n1319_s2 (
    .F(n1319_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]) 
);
defparam n1319_s2.INIT=8'h01;
  LUT2 n1189_s2 (
    .F(n1189_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n1189_s2.INIT=4'h4;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n1211_s2.INIT=4'h4;
  LUT2 n1226_s2 (
    .F(n1226_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n1226_s2.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT2 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam vdp_r17_reg_num_5_s5.INIT=4'h8;
  LUT4 n1235_s4 (
    .F(n1235_7),
    .I0(vdp_reg_ptr[5]),
    .I1(w_write_4),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[4]) 
);
defparam n1235_s4.INIT=16'h1000;
  LUT4 n1274_s3 (
    .F(n1274_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(w_write_4),
    .I3(vdpregwrpulse) 
);
defparam n1274_s3.INIT=16'h0100;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT4 n1329_s2 (
    .F(n1329_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s2.INIT=16'h4000;
  LUT4 n1208_s3 (
    .F(n1208_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1208_s3.INIT=16'h2000;
  LUT4 n1296_s3 (
    .F(n1296_7),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s3.INIT=16'h4000;
  LUT4 n1278_s3 (
    .F(n1278_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1278_s3.INIT=16'h2000;
  LUT4 n1335_s2 (
    .F(n1335_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s2.INIT=16'h1000;
  LUT4 n1286_s3 (
    .F(n1286_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1286_s3.INIT=16'h0200;
  LUT3 n993_s2 (
    .F(n993_6),
    .I0(vdp_r16_pal_num[2]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]) 
);
defparam n993_s2.INIT=8'h80;
  LUT4 n1189_s3 (
    .F(n1189_7),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1189_s3.INIT=16'h2000;
  LUT3 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=8'h40;
  LUT3 n1226_s3 (
    .F(n1226_7),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_write) 
);
defparam n1226_s3.INIT=8'h10;
  LUT3 n1244_s3 (
    .F(n1244_7),
    .I0(vdp_reg_ptr[3]),
    .I1(n1235_7),
    .I2(n1244_5) 
);
defparam n1244_s3.INIT=8'h80;
  LUT3 n1238_s3 (
    .F(n1238_7),
    .I0(vdp_reg_ptr[3]),
    .I1(n1235_7),
    .I2(n1238_5) 
);
defparam n1238_s3.INIT=8'h80;
  LUT3 n1235_s5 (
    .F(n1235_9),
    .I0(vdp_reg_ptr[3]),
    .I1(n1235_7),
    .I2(n1235_6) 
);
defparam n1235_s5.INIT=8'h80;
  LUT4 n1307_s2 (
    .F(n1307_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s2.INIT=16'h4000;
  LUT4 n1294_s2 (
    .F(n1294_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s2.INIT=16'h4000;
  LUT4 n1321_s2 (
    .F(n1321_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s2.INIT=16'h8000;
  LUT4 n1274_s4 (
    .F(n1274_8),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s4.INIT=16'h8000;
  LUT4 n1249_s4 (
    .F(n1249_8),
    .I0(n1249_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1249_s4.INIT=16'h8000;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT4 n1341_s2 (
    .F(n1341_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s2.INIT=16'h1000;
  LUT4 n1304_s2 (
    .F(n1304_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s2.INIT=16'h1000;
  LUT4 n1265_s2 (
    .F(n1265_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s2.INIT=16'h1000;
  LUT4 n1348_s2 (
    .F(n1348_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s2.INIT=16'h1000;
  LUT4 n1315_s2 (
    .F(n1315_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s2.INIT=16'h1000;
  LUT4 n1273_s4 (
    .F(n1273_9),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s4.INIT=16'h1000;
  LUT4 n1355_s2 (
    .F(n1355_6),
    .I0(n1296_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1355_s2.INIT=16'h0002;
  LUT4 n1319_s3 (
    .F(n1319_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1319_s3.INIT=16'h0002;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_10),
    .I0(n1319_5),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_7),
    .I3(n1196_4) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'hFF20;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(ff_palette_wr_ack),
    .I1(n2949_5) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(w_vdpcmd_tr_clr_ack),
    .I1(n3500_8) 
);
defparam n1167_s3.INIT=4'h6;
  LUT4 n1234_s6 (
    .F(n1234_12),
    .I0(w_vram_write_ack),
    .I1(n867_5),
    .I2(w_vdp_enable),
    .I3(n822_9) 
);
defparam n1234_s6.INIT=16'h9AAA;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdp_enable) 
);
defparam n1371_s5.INIT=16'h96AA;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_11),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_7),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_7),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_7),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_6),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_10),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_10),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_10),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_10),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_4),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_10),
    .CLK(w_video_clk),
    .CE(n1273_9),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_4),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n984_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_8),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n983_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s5 (
    .O(n1273_10),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n987_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  slot_reset_n_d,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_vram_read_ack,
  w_read_color_address_9_5,
  reg_r25_cmd_Z,
  w_vdpcmd_vram_write_ack,
  n1371_11,
  n1167_7,
  n867_5,
  n850_19,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_vdpcmd_reg_num,
  ff_vram_wr_req,
  n190_5,
  n314_5,
  ff_state_1_12,
  n1975_7,
  n1786_8,
  n1786_10,
  n318_10,
  n1975_9,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_8,
  n2386_12,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n987_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input slot_reset_n_d;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_vram_read_ack;
input w_read_color_address_9_5;
input reg_r25_cmd_Z;
input w_vdpcmd_vram_write_ack;
input n1371_11;
input n1167_7;
input n867_5;
input n850_19;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [3:0] w_vdpcmd_reg_num;
output ff_vram_wr_req;
output n190_5;
output n314_5;
output ff_state_1_12;
output n1975_7;
output n1786_8;
output n1786_10;
output n318_10;
output n1975_9;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_8;
output n2386_12;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1805_3;
wire n1806_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1542_30;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1551_30;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire \vdp_command_processor.ff_current_y_9_7 ;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_3_10;
wire ff_state_0_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n318_7;
wire n317_7;
wire n316_7;
wire n171_6;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n190_6;
wire n311_4;
wire n313_4;
wire n313_5;
wire n313_6;
wire n314_4;
wire n314_6;
wire n3500_4;
wire n1804_4;
wire n1805_4;
wire n1806_4;
wire n1807_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1975_5;
wire n1976_4;
wire n1977_4;
wire n1977_5;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1528_29;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_32;
wire n1538_33;
wire n1539_31;
wire n1539_32;
wire n1539_33;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_33;
wire n1543_34;
wire n1543_35;
wire n1544_31;
wire n1544_32;
wire n1544_33;
wire n1544_34;
wire n1545_31;
wire n1545_32;
wire n1546_31;
wire n1546_32;
wire n1546_33;
wire n1547_31;
wire n1547_32;
wire n1547_33;
wire n1548_31;
wire n1548_32;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1554_35;
wire n1555_31;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_30;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_30;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1563_33;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2255_6;
wire n2278_5;
wire n2298_5;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_7_7;
wire ff_r42r43_ny_9_7;
wire ff_r46_cmr_7_6;
wire ff_r46_cmr_7_7;
wire ff_vram_rd_req_8;
wire ff_s2_ce_9;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_s2_tr_7;
wire ff_r38r39_dy_9_9;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_12;
wire ff_s8s9_sx_tmp_9_11;
wire ff_dx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_10;
wire ff_state_1_13;
wire ff_state_0_13;
wire ff_state_0_15;
wire n1788_18;
wire n1788_19;
wire n1574_30;
wire n1790_13;
wire n1790_14;
wire n1790_15;
wire n1789_12;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n315_8;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_3_11;
wire ff_r44_clr_1_11;
wire ff_r44_clr_1_12;
wire n172_5;
wire n311_6;
wire n313_7;
wire n313_8;
wire n313_9;
wire n1967_6;
wire n1976_5;
wire n1983_6;
wire n1527_36;
wire n1527_37;
wire n1531_30;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_41;
wire n1535_42;
wire n1535_43;
wire n1535_44;
wire n1535_45;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1536_40;
wire n1536_42;
wire n1536_43;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1537_38;
wire n1538_34;
wire n1538_35;
wire n1538_36;
wire n1539_34;
wire n1539_35;
wire n1539_36;
wire n1539_37;
wire n1540_34;
wire n1540_35;
wire n1540_36;
wire n1541_33;
wire n1542_34;
wire n1543_36;
wire n1543_39;
wire n1544_35;
wire n1544_36;
wire n1545_33;
wire n1546_34;
wire n1546_35;
wire n1546_36;
wire n1547_34;
wire n1548_33;
wire n1549_33;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_34;
wire ff_r34r35_sy_9_10;
wire ff_r34r35_sy_9_11;
wire ff_r38r39_dy_9_14;
wire ff_s8s9_sx_tmp_10_13;
wire ff_s8s9_sx_tmp_10_14;
wire ff_s8s9_sx_tmp_10_15;
wire ff_dx_tmp_9_14;
wire ff_nx_tmp_9_13;
wire ff_nx_tmp_9_14;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_state_1_14;
wire ff_state_0_16;
wire ff_state_0_17;
wire n1788_20;
wire n1788_21;
wire n1788_22;
wire n1788_23;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_14;
wire n1789_15;
wire n1789_16;
wire n1787_15;
wire n1787_16;
wire n1787_17;
wire n1787_18;
wire ff_r44_clr_7_14;
wire n1531_31;
wire n1531_32;
wire n1535_46;
wire n1535_47;
wire n1535_48;
wire n1535_50;
wire n1535_51;
wire n1535_52;
wire n1535_53;
wire n1535_54;
wire n1535_55;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1536_50;
wire n1537_39;
wire n1537_40;
wire n1538_37;
wire n1539_40;
wire n1539_41;
wire n1539_42;
wire n1539_43;
wire n1540_37;
wire n1541_34;
wire n1542_35;
wire n1543_40;
wire n1545_35;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_s8s9_sx_tmp_10_16;
wire ff_vram_wdata_7_17;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire n1788_24;
wire n1790_19;
wire n1789_17;
wire n1789_18;
wire n1789_19;
wire n1535_58;
wire n1535_61;
wire n1535_62;
wire n1536_51;
wire n1536_52;
wire n1536_53;
wire n1536_55;
wire n1536_56;
wire n1536_57;
wire n1536_58;
wire n1539_44;
wire n1539_45;
wire ff_r34r35_sy_9_15;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire ff_vram_wdata_7_30;
wire ff_vram_wdata_7_31;
wire ff_vram_wdata_7_32;
wire ff_vram_wdata_7_33;
wire ff_vram_wdata_7_34;
wire n1789_20;
wire n1789_21;
wire n1536_59;
wire n1536_60;
wire ff_r42r43_ny_9_12;
wire ff_state_2_14;
wire ff_r34r35_sy_9_20;
wire n1560_35;
wire n190_8;
wire n2280_8;
wire ff_r42r43_ny_7_9;
wire n1538_40;
wire n1543_42;
wire ff_r38r39_dy_9_16;
wire n1810_6;
wire n1809_6;
wire n1646_13;
wire n2255_8;
wire n2318_6;
wire n2317_7;
wire ff_state_1_17;
wire ff_dx_tmp_9_16;
wire n1789_24;
wire ff_vram_wdata_7_36;
wire ff_vram_wr_req_10;
wire n1536_62;
wire n1535_64;
wire n1536_64;
wire n1536_66;
wire n1535_66;
wire n2280_10;
wire n2278_7;
wire n2299_6;
wire n2298_7;
wire ff_s8s9_sx_tmp_9_15;
wire n1538_42;
wire n1537_43;
wire n1535_68;
wire n1535_70;
wire n1539_47;
wire n1527_41;
wire n1545_37;
wire ff_vram_rd_req_10;
wire n1543_44;
wire ff_vdpcmd_start_9;
wire ff_r42r43_ny_9_16;
wire ff_vram_wr_req_12;
wire n1646_15;
wire ff_s8s9_sx_tmp_9_17;
wire ff_state_0_19;
wire ff_s8s9_sx_tmp_10_18;
wire n1789_26;
wire n1536_68;
wire n1535_72;
wire n1535_74;
wire n1533_31;
wire n1788_26;
wire ff_vram_wdata_7_38;
wire ff_s8s9_sx_tmp_9_19;
wire n1555_37;
wire n172_7;
wire n189_8;
wire n191_8;
wire n192_9;
wire ff_s2_tr_11;
wire ff_r42r43_ny_9_18;
wire n1552_34;
wire n1550_34;
wire n312_6;
wire n311_8;
wire n315_10;
wire n2632_7;
wire ff_dx_tmp_9_18;
wire n1542_37;
wire n1536_70;
wire n1541_36;
wire n1543_46;
wire n196_11;
wire n1977_7;
wire n1527_43;
wire ff_r34r35_sy_9_24;
wire ff_r38r39_dy_9_18;
wire ff_s2_tr_13;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire n1786_12;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n1807_6;
wire n1804_6;
wire \vdp_command_processor.ff_initializing_12 ;
wire n3494_8;
wire n1543_48;
wire n650_14;
wire ff_r38r39_dy_9_20;
wire n1539_49;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n2386_13;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_7) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_7) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_7) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_7) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_7) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_7) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_7) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_7) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_7) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_8),
    .I1(ff_r45_dix),
    .I2(n190_5),
    .I3(n190_6) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT2 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(n311_8) 
);
defparam n311_s0.INIT=4'hE;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(n190_8),
    .I1(n312_6),
    .I2(w_vdpcmd_vram_rdata[2]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n312_s0.INIT=16'hB830;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(n313_5),
    .I2(n313_6) 
);
defparam n313_s0.INIT=8'h0B;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n314_5),
    .I3(n314_6) 
);
defparam n314_s0.INIT=16'hCCAC;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1805_4),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'hAA3C;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_4),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'hAA3C;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1808_4),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'hAA3C;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(ff_r42r43_ny[4]),
    .I2(n1809_6),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'hAA3C;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(ff_r42r43_ny[3]),
    .I2(n1810_6),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'hAA3C;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'hAA3C;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hAAC3;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1585_22),
    .I1(n1584_23),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hA0CF;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1587_22),
    .I1(n1586_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hA0CF;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1588_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hA0CF;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1589_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hA0CF;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1590_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hA0CF;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1591_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hA0CF;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT3 n1975_s0 (
    .F(n1975_3),
    .I0(n1975_4),
    .I1(n1975_5),
    .I2(n1975_9) 
);
defparam n1975_s0.INIT=8'h3A;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1975_4),
    .I2(n1975_9) 
);
defparam n1976_s0.INIT=8'hCA;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n1978_4),
    .I1(n190_8),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h8F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n1979_4),
    .I1(n190_8),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h8F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n1980_4),
    .I1(n190_8),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h8F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n1981_4),
    .I1(n190_8),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h8F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n190_8),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h8F;
  LUT3 n1983_s0 (
    .F(n1983_3),
    .I0(n1983_4),
    .I1(n1983_5),
    .I2(n190_8) 
);
defparam n1983_s0.INIT=8'hCA;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n315_10),
    .I1(n1527_43),
    .I2(n1527_41),
    .I3(n1778_8) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_41),
    .I1(n1779_8),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n1528_29) 
);
defparam n1528_s24.INIT=16'hF444;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_41),
    .I1(n1780_8),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1528_29) 
);
defparam n1529_s24.INIT=16'hF444;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_41),
    .I1(n1781_8),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1528_29) 
);
defparam n1530_s24.INIT=16'hF444;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1527_43) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1527_43) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_8),
    .I2(n313_3),
    .I3(n1527_43) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_8),
    .I2(n314_3),
    .I3(n1527_43) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_35),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h40FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_70),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hE0FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_40),
    .I1(n1537_31),
    .I2(n1538_32),
    .I3(n1538_33) 
);
defparam n1538_s26.INIT=16'hE0FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_31),
    .I1(n1539_32),
    .I2(n1535_35),
    .I3(n1539_33) 
);
defparam n1539_s26.INIT=16'h10FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1535_35),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h10FF;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1538_40),
    .I2(n1542_37),
    .I3(n1542_33) 
);
defparam n1542_s26.INIT=16'h4F00;
  LUT4 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32),
    .I2(n1544_33),
    .I3(n1544_34) 
);
defparam n1544_s24.INIT=16'h40FF;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1544_31),
    .I1(n1545_31),
    .I2(n1544_33),
    .I3(n1545_32) 
);
defparam n1545_s24.INIT=16'h40FF;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(n1535_35),
    .I2(n1546_32),
    .I3(n1546_33) 
);
defparam n1546_s24.INIT=16'h00F1;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(n1547_33),
    .I3(n1543_35) 
);
defparam n1547_s24.INIT=16'hF0EE;
  LUT4 n1548_s24 (
    .F(n1548_30),
    .I0(n1544_31),
    .I1(n1548_31),
    .I2(n1544_33),
    .I3(n1548_32) 
);
defparam n1548_s24.INIT=16'h40FF;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(n1549_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1549_s24.INIT=16'hC33A;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(n1551_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'hC33A;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(ff_state[2]),
    .I2(n1554_35),
    .I3(ff_state[3]) 
);
defparam n1554_s28.INIT=16'hF088;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_31),
    .I1(n946_2),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'hFC0A;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'hFC0A;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n1557_30),
    .I1(n948_2),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'hFC0A;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n1558_30),
    .I1(n949_2),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'hFC0A;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(ff_state[2]),
    .I1(n950_2),
    .I2(n1559_30),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'h4F4A;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n1560_30),
    .I1(n951_2),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'hFC0A;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n1561_30),
    .I1(n952_2),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'hFC0A;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n1562_30),
    .I1(n953_2),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'hFC0A;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(ff_state[2]),
    .I1(n1563_31),
    .I2(n1563_32),
    .I3(n1563_33) 
);
defparam n1563_s26.INIT=16'hEE0F;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[8]),
    .I2(n1575_26) 
);
defparam n1575_s21.INIT=8'h4F;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[7]),
    .I2(n1576_26) 
);
defparam n1576_s21.INIT=8'h4F;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[6]),
    .I2(n1577_26) 
);
defparam n1577_s21.INIT=8'h4F;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[5]),
    .I2(n1578_26) 
);
defparam n1578_s21.INIT=8'h4F;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[4]),
    .I2(n1579_26) 
);
defparam n1579_s21.INIT=8'h4F;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[3]),
    .I2(n1580_26) 
);
defparam n1580_s21.INIT=8'h4F;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[2]),
    .I2(n1581_26) 
);
defparam n1581_s21.INIT=8'h4F;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[1]),
    .I2(n1582_26) 
);
defparam n1582_s21.INIT=8'h4F;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_state[3]),
    .I1(ff_r36r37_dx[0]),
    .I2(n1583_26) 
);
defparam n1583_s21.INIT=8'h4F;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_24),
    .I2(ff_r34r35_sy_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF800;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_24),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_9),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_16),
    .I2(ff_r42r43_ny_9_12),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_16),
    .I2(ff_r42r43_ny_7_9),
    .I3(w_vdp_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_vram_wr_req_12),
    .I1(ff_r46_cmr_7_6),
    .I2(ff_state[2]),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hFF80;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_state[2]),
    .I1(w_vdp_enable),
    .I2(ff_vdpcmd_start_9),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hFF40;
  LUT2 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(ff_s2_ce_9),
    .I1(ff_vram_wr_req_12) 
);
defparam ff_s2_ce_s4.INIT=4'h4;
  LUT4 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_7),
    .I1(ff_s2_tr_13),
    .I2(n1646_15),
    .I3(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=16'h4F00;
  LUT2 \vdp_command_processor.ff_current_y_9_s2  (
    .F(\vdp_command_processor.ff_current_y_9_7 ),
    .I0(w_vdp_enable),
    .I1(n1967_4) 
);
defparam \vdp_command_processor.ff_current_y_9_s2 .INIT=4'h8;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r38r39_dy_9_9),
    .I1(ff_vram_wr_req_12),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_20) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h000E;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r38r39_dy_7_9),
    .I1(ff_vram_wr_req_12),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_20) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h000E;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_12 ),
    .I3(ff_dx_tmp_9_11) 
);
defparam ff_dx_tmp_9_s5.INIT=16'hFFB0;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(ff_r42r43_ny_9_7),
    .I2(ff_nx_tmp_9_11),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s5.INIT=16'hD000;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_10),
    .I2(ff_vram_wdata_7_36),
    .I3(ff_vram_wdata_7_38) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h4F00;
  LUT4 ff_state_1_s6 (
    .F(ff_state_3_10),
    .I0(ff_state_1_12),
    .I1(ff_vram_wdata_7_10),
    .I2(n1527_43),
    .I3(ff_state_1_13) 
);
defparam ff_state_1_s6.INIT=16'h7F00;
  LUT3 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_13),
    .I1(ff_state_0_19),
    .I2(ff_state_0_15) 
);
defparam ff_state_0_s7.INIT=8'h10;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_26),
    .I1(n1788_18),
    .I2(n1788_19),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h00FE;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[9]),
    .I3(n1574_30) 
);
defparam n1574_s23.INIT=16'hF088;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(n1790_14),
    .I2(n1790_15),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'h00EF;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_12),
    .I1(n1789_24),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'h0035;
  LUT3 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n1787_14) 
);
defparam n1787_s6.INIT=8'hD0;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n171_s1 (
    .F(n171_6),
    .I0(ff_r40r41_nx[9]),
    .I1(n191_8) 
);
defparam n171_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT3 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_7_s5.INIT=8'h10;
  LUT3 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_3_11) 
);
defparam ff_r44_clr_3_s5.INIT=8'h10;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(n1546_31),
    .I1(ff_r44_clr_1_11),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_12) 
);
defparam ff_r44_clr_1_s5.INIT=16'hF800;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h6;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n190_s2.INIT=4'h4;
  LUT2 n190_s3 (
    .F(n190_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s3.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(n315_8),
    .I1(n314_5),
    .I2(reg_r0_disp_mode[1]),
    .I3(n311_6) 
);
defparam n311_s1.INIT=16'h4000;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n315_8),
    .I2(n313_7),
    .I3(n314_5) 
);
defparam n313_s1.INIT=16'h0100;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(w_vdp_mode_is_highres),
    .I1(n313_8),
    .I2(n313_9),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n313_s2.INIT=16'h0B01;
  LUT3 n313_s3 (
    .F(n313_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(n305_9),
    .I2(w_vdp_mode_is_highres) 
);
defparam n313_s3.INIT=8'h10;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT2 n314_s2 (
    .F(n314_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n314_s2.INIT=4'h1;
  LUT4 n314_s3 (
    .F(n314_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n314_s3.INIT=16'hFB8F;
  LUT2 n3500_s1 (
    .F(n3500_4),
    .I0(w_vdpcmd_tr_clr_req),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n3500_s1.INIT=4'h6;
  LUT4 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_4),
    .I3(ff_r42r43_ny[9]) 
);
defparam n1804_s1.INIT=16'hEF10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_4) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1806_s1 (
    .F(n1806_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(n1809_6) 
);
defparam n1806_s1.INIT=16'h0100;
  LUT4 n1807_s1 (
    .F(n1807_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1809_6),
    .I3(ff_r42r43_ny[6]) 
);
defparam n1807_s1.INIT=16'hEF10;
  LUT2 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[4]),
    .I1(n1809_6) 
);
defparam n1808_s1.INIT=4'h4;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT4 n1967_s1 (
    .F(n1967_4),
    .I0(ff_state[0]),
    .I1(n1967_6),
    .I2(n3500_4),
    .I3(n3494_4) 
);
defparam n1967_s1.INIT=16'h0001;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1967_s2.INIT=16'h03F5;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1969_s1.INIT=16'h03F5;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1970_s1.INIT=16'h03F5;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1971_s1.INIT=16'h03F5;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1972_s1.INIT=16'h03F5;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1973_s1.INIT=16'h03F5;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1975_9) 
);
defparam n1974_s1.INIT=16'h0CFA;
  LUT3 n1975_s1 (
    .F(n1975_4),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1967_4) 
);
defparam n1975_s1.INIT=8'hAC;
  LUT3 n1975_s2 (
    .F(n1975_5),
    .I0(n1592_22),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4) 
);
defparam n1975_s2.INIT=8'h53;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_5),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1967_4) 
);
defparam n1977_s1.INIT=8'hAC;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_5),
    .I1(n190_8),
    .I2(n318_10),
    .I3(n1978_4) 
);
defparam n1977_s2.INIT=16'h7077;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1967_4) 
);
defparam n1978_s1.INIT=8'hAC;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n318_10),
    .I1(n1979_4),
    .I2(n1976_5),
    .I3(n190_5) 
);
defparam n1978_s2.INIT=16'h0BBB;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1967_4) 
);
defparam n1979_s1.INIT=8'hAC;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n318_10),
    .I1(n1980_4),
    .I2(n1978_4),
    .I3(n190_5) 
);
defparam n1979_s2.INIT=16'h0BBB;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1967_4) 
);
defparam n1980_s1.INIT=8'hAC;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n318_10),
    .I1(n1981_4),
    .I2(n1979_4),
    .I3(n190_5) 
);
defparam n1980_s2.INIT=16'h0BBB;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1967_4) 
);
defparam n1981_s1.INIT=8'hAC;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n318_10),
    .I1(n1982_4),
    .I2(n1980_4),
    .I3(n190_5) 
);
defparam n1981_s2.INIT=16'h0BBB;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1967_4) 
);
defparam n1982_s1.INIT=8'hAC;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n318_10),
    .I1(n1983_5),
    .I2(n1981_4),
    .I3(n190_5) 
);
defparam n1982_s2.INIT=16'h0BBB;
  LUT3 n1983_s1 (
    .F(n1983_4),
    .I0(n1983_6),
    .I1(n1982_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1983_s1.INIT=8'hCA;
  LUT3 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1967_4) 
);
defparam n1983_s2.INIT=8'hAC;
  LUT2 n1528_s25 (
    .F(n1528_29),
    .I0(n318_10),
    .I1(n1527_43) 
);
defparam n1528_s25.INIT=4'h4;
  LUT2 n1531_s25 (
    .F(n1531_29),
    .I0(n1531_30),
    .I1(ff_s2_ce) 
);
defparam n1531_s25.INIT=4'h4;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(n1535_38),
    .I2(n1535_39),
    .I3(n1535_64) 
);
defparam n1535_s29.INIT=16'hBF00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_41),
    .I1(n1535_42),
    .I2(n1535_43),
    .I3(n1535_44) 
);
defparam n1535_s30.INIT=16'hB0BB;
  LUT2 n1535_s31 (
    .F(n1535_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1535_s31.INIT=4'h4;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_45),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_35),
    .I1(n1536_36),
    .I2(n1536_37),
    .I3(n1536_38) 
);
defparam n1536_s27.INIT=16'h4F00;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_39),
    .I1(n1536_40),
    .I2(n1535_38),
    .I3(n1536_62) 
);
defparam n1536_s28.INIT=16'hEF00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n190_5),
    .I2(n190_8),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s27.INIT=16'hBB0F;
  LUT2 n1537_s28 (
    .F(n1537_32),
    .I0(n1535_37),
    .I1(n1535_39) 
);
defparam n1537_s28.INIT=4'h4;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1537_35),
    .I1(n1537_36),
    .I2(n1535_35),
    .I3(n1537_37) 
);
defparam n1537_s29.INIT=16'h00D0;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_38),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1538_34),
    .I1(n1537_35),
    .I2(n1535_35),
    .I3(n1538_35) 
);
defparam n1538_s28.INIT=16'h0070;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1538_36),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s29.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1539_34),
    .I1(n311_3),
    .I2(n312_6),
    .I3(n1539_35) 
);
defparam n1539_s27.INIT=16'h0007;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_37),
    .I1(n1539_36),
    .I2(n1535_39),
    .I3(n1539_37) 
);
defparam n1539_s28.INIT=16'hBF00;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_49),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s29.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1540_34),
    .I1(n1536_36),
    .I2(n312_6),
    .I3(n1536_35) 
);
defparam n1540_s27.INIT=16'h000E;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1536_40),
    .I1(n1536_39),
    .I2(n1539_36),
    .I3(n1540_35) 
);
defparam n1540_s28.INIT=16'hEF00;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_36),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h35F3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_37),
    .I1(n1535_39),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1542_31) 
);
defparam n1541_s27.INIT=16'h0FBB;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1541_33),
    .I1(ff_r44_clr[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1541_s28.INIT=16'hC5FC;
  LUT3 n1542_s27 (
    .F(n1542_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n312_6) 
);
defparam n1542_s27.INIT=8'h70;
  LUT4 n1542_s29 (
    .F(n1542_33),
    .I0(n1542_34),
    .I1(ff_r44_clr[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1542_s29.INIT=16'hC5FC;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_48),
    .I1(n1543_46),
    .I2(n1543_39),
    .I3(ff_state[3]) 
);
defparam n1543_s28.INIT=16'h0777;
  LUT2 n1543_s29 (
    .F(n1543_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h6;
  LUT3 n1544_s25 (
    .F(n1544_31),
    .I0(ff_state[0]),
    .I1(w_current_vdp_command[5]),
    .I2(n1544_35) 
);
defparam n1544_s25.INIT=8'h40;
  LUT3 n1544_s26 (
    .F(n1544_32),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable) 
);
defparam n1544_s26.INIT=8'hCA;
  LUT2 n1544_s27 (
    .F(n1544_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1544_s28 (
    .F(n1544_34),
    .I0(n1543_35),
    .I1(ff_nx_tmp[8]),
    .I2(n1543_36),
    .I3(n1544_36) 
);
defparam n1544_s28.INIT=16'h00D7;
  LUT3 n1545_s25 (
    .F(n1545_31),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(w_vdp_enable) 
);
defparam n1545_s25.INIT=8'hCA;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(n1545_33),
    .I2(ff_nx_tmp[7]),
    .I3(n1545_37) 
);
defparam n1545_s26.INIT=16'hD007;
  LUT2 n1546_s25 (
    .F(n1546_31),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1546_s25.INIT=4'h4;
  LUT4 n1546_s26 (
    .F(n1546_32),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1546_34),
    .I3(ff_nx_tmp[6]) 
);
defparam n1546_s26.INIT=16'hEF10;
  LUT4 n1546_s27 (
    .F(n1546_33),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(n1546_35),
    .I2(n1544_33),
    .I3(n1546_36) 
);
defparam n1546_s27.INIT=16'h00F2;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_34),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(w_vdp_enable),
    .I3(n1543_46) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[4]),
    .I1(n1546_34),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'hB4;
  LUT3 n1548_s25 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(w_vdp_enable) 
);
defparam n1548_s25.INIT=8'hCA;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(n1546_34),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp[4]),
    .I3(n1548_33) 
);
defparam n1548_s26.INIT=16'hE33D;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT2 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[3]),
    .I1(n1549_33) 
);
defparam n1549_s26.INIT=4'h9;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s25.INIT=16'h7E81;
  LUT4 n1550_s26 (
    .F(n1550_32),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1550_s26.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT4 n1552_s26 (
    .F(n1552_32),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(n1544_31),
    .I3(w_vdp_enable) 
);
defparam n1552_s26.INIT=16'h0C0A;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hCA;
  LUT3 n1555_s27 (
    .F(n1555_31),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(n1544_31) 
);
defparam n1555_s27.INIT=8'hCA;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'hAFC0;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1544_31) 
);
defparam n1556_s26.INIT=16'h3CAA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'hAFC0;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(n1557_33),
    .I2(ff_r40r41_nx[7]),
    .I3(n1544_31) 
);
defparam n1557_s26.INIT=16'h3CAA;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n1144_1),
    .I1(n719_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'hAFC0;
  LUT3 n1558_s26 (
    .F(n1558_30),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(n1544_31) 
);
defparam n1558_s26.INIT=8'hCA;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'hAFC0;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s26.INIT=16'h5F30;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1544_31) 
);
defparam n1559_s27.INIT=16'h3CAA;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(n1560_35),
    .I2(ff_r40r41_nx[4]),
    .I3(n1544_31) 
);
defparam n1560_s26.INIT=16'h3CAA;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'hAFC0;
  LUT3 n1561_s26 (
    .F(n1561_30),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(n1544_31) 
);
defparam n1561_s26.INIT=8'hCA;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'hAFC0;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1544_31) 
);
defparam n1562_s26.INIT=16'h3CAA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'hAFC0;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_34),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1544_31) 
);
defparam n1563_s27.INIT=16'hC3AA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(ff_state[3]),
    .I1(n1150_1),
    .I2(n954_2),
    .I3(ff_state[2]) 
);
defparam n1563_s28.INIT=16'h770F;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(n725_1),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1563_s29.INIT=8'h0B;
  LUT4 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[8]),
    .I3(n1574_30) 
);
defparam n1575_s22.INIT=16'h0F77;
  LUT4 n1576_s22 (
    .F(n1576_26),
    .I0(n959_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[7]),
    .I3(n1574_30) 
);
defparam n1576_s22.INIT=16'h0F77;
  LUT4 n1577_s22 (
    .F(n1577_26),
    .I0(n960_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[6]),
    .I3(n1574_30) 
);
defparam n1577_s22.INIT=16'h0F77;
  LUT4 n1578_s22 (
    .F(n1578_26),
    .I0(n961_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[5]),
    .I3(n1574_30) 
);
defparam n1578_s22.INIT=16'h0F77;
  LUT4 n1579_s22 (
    .F(n1579_26),
    .I0(n962_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[4]),
    .I3(n1574_30) 
);
defparam n1579_s22.INIT=16'h0F77;
  LUT4 n1580_s22 (
    .F(n1580_26),
    .I0(n963_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[3]),
    .I3(n1574_30) 
);
defparam n1580_s22.INIT=16'h0F77;
  LUT4 n1581_s22 (
    .F(n1581_26),
    .I0(n964_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[2]),
    .I3(n1574_30) 
);
defparam n1581_s22.INIT=16'h0F77;
  LUT4 n1582_s22 (
    .F(n1582_26),
    .I0(n965_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[1]),
    .I3(n1574_30) 
);
defparam n1582_s22.INIT=16'h0F77;
  LUT4 n1583_s22 (
    .F(n1583_26),
    .I0(n966_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[0]),
    .I3(n1574_30) 
);
defparam n1583_s22.INIT=16'h0F77;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2255_s3 (
    .F(n2255_6),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]) 
);
defparam n2255_s3.INIT=4'h8;
  LUT2 n2278_s2 (
    .F(n2278_5),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s2.INIT=4'h4;
  LUT2 n2298_s2 (
    .F(n2298_5),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]) 
);
defparam n2298_s2.INIT=4'h4;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT2 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_9_s3.INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_r34r35_sy_9_11),
    .I3(ff_r42r43_ny_9_16) 
);
defparam ff_r34r35_sy_9_s5.INIT=16'h4000;
  LUT2 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=4'h4;
  LUT2 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_11) 
);
defparam ff_r42r43_ny_9_s3.INIT=4'h4;
  LUT3 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam ff_r46_cmr_7_s4.INIT=8'h80;
  LUT4 ff_r46_cmr_7_s5 (
    .F(ff_r46_cmr_7_7),
    .I0(n3494_4),
    .I1(w_vdp_enable),
    .I2(n2255_6),
    .I3(ff_r34r35_sy_7_7) 
);
defparam ff_r46_cmr_7_s5.INIT=16'h8000;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 ff_s2_ce_s5 (
    .F(ff_s2_ce_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s2_ce_s5.INIT=16'h7FFE;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1544_33) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_s2_tr_s3 (
    .F(ff_s2_tr_7),
    .I0(ff_s2_tr_11),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_s2_tr_s3.INIT=16'hF5CF;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n3494_8),
    .I3(n2298_5) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'h8000;
  LUT4 ff_r38r39_dy_9_s5 (
    .F(ff_r38r39_dy_9_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r38r39_dy_9_16),
    .I3(ff_s2_tr_13) 
);
defparam ff_r38r39_dy_9_s5.INIT=16'hBF00;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n3494_8),
    .I3(n2298_5) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h4000;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s7 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_s8s9_sx_tmp_10_13),
    .I1(ff_state[3]),
    .I2(ff_s8s9_sx_tmp_10_14),
    .I3(ff_s8s9_sx_tmp_10_15) 
);
defparam ff_s8s9_sx_tmp_10_s7.INIT=16'h8F00;
  LUT3 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=8'h10;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_dx_tmp_9_16),
    .I1(ff_dx_tmp_9_18),
    .I2(ff_dx_tmp_9_14),
    .I3(ff_vram_wr_req_12) 
);
defparam ff_dx_tmp_9_s6.INIT=16'hF800;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_s2_tr_11),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s6.INIT=16'hF0BB;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_dx_tmp_9_16),
    .I1(n1535_35),
    .I2(ff_vram_wr_req_12),
    .I3(ff_nx_tmp_9_14) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hB000;
  LUT3 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_vram_wdata_7_14) 
);
defparam ff_vram_wdata_7_s6.INIT=8'h01;
  LUT2 ff_vram_wdata_7_s7 (
    .F(ff_vram_wdata_7_10),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s7.INIT=4'h4;
  LUT2 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_1_s7.INIT=4'h6;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_state_1_14),
    .I1(ff_state[2]),
    .I2(n3494_4),
    .I3(ff_state_0_15) 
);
defparam ff_state_1_s8.INIT=16'hFE00;
  LUT3 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_dx_tmp_9_16),
    .I1(ff_r38r39_dy_9_18),
    .I2(ff_state_0_16) 
);
defparam ff_state_0_s8.INIT=8'h40;
  LUT3 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_r46_cmr_7_7),
    .I1(ff_vram_wr_req_12),
    .I2(ff_state_0_17) 
);
defparam ff_state_0_s10.INIT=8'h0E;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(n1535_35),
    .I1(n1544_35),
    .I2(n1546_31),
    .I3(n1788_21) 
);
defparam n1788_s13.INIT=16'hF800;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(n1788_22),
    .I1(ff_vram_wdata_7_9),
    .I2(n1788_23),
    .I3(ff_s8s9_sx_tmp_9_11) 
);
defparam n1788_s14.INIT=16'h4F00;
  LUT4 n1574_s24 (
    .F(n1574_30),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(n1535_35),
    .I3(n1544_35) 
);
defparam n1574_s24.INIT=16'hD000;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(n1788_22),
    .I1(ff_vram_wdata_7_9),
    .I2(n1790_16),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s8.INIT=16'h4F00;
  LUT3 n1790_s9 (
    .F(n1790_14),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_state[1]),
    .I2(n1788_26) 
);
defparam n1790_s9.INIT=8'hB0;
  LUT4 n1790_s10 (
    .F(n1790_15),
    .I0(n1790_17),
    .I1(n1790_18),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1790_s10.INIT=16'hFA3F;
  LUT4 n1789_s7 (
    .F(n1789_12),
    .I0(n1788_22),
    .I1(ff_vram_wdata_7_9),
    .I2(n1789_14),
    .I3(n1789_15) 
);
defparam n1789_s7.INIT=16'h00BF;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(n1787_15),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1787_16) 
);
defparam n1787_s7.INIT=16'h030E;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(n1788_22),
    .I1(ff_vram_wdata_7_9),
    .I2(n1787_17),
    .I3(n1789_14) 
);
defparam n1787_s8.INIT=16'h4F00;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_state[1]),
    .I3(n1787_18) 
);
defparam n1787_s9.INIT=16'hBF00;
  LUT3 n315_s3 (
    .F(n315_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n315_s3.INIT=8'hD3;
  LUT4 ff_r44_clr_7_s6 (
    .F(ff_r44_clr_7_11),
    .I0(n1788_22),
    .I1(ff_vram_wdata_7_9),
    .I2(ff_r42r43_ny_9_18),
    .I3(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s6.INIT=16'h4F00;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_15),
    .I3(ff_r38r39_dy_9_18) 
);
defparam ff_r44_clr_7_s7.INIT=16'h0B00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(n1546_31),
    .I1(n1527_37),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_12) 
);
defparam ff_r44_clr_7_s8.INIT=16'hFE00;
  LUT4 ff_r44_clr_3_s6 (
    .F(ff_r44_clr_3_11),
    .I0(n1546_31),
    .I1(n1531_30),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_12) 
);
defparam ff_r44_clr_3_s6.INIT=16'hFB00;
  LUT4 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_11),
    .I0(n1787_15),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state_1_12) 
);
defparam ff_r44_clr_1_s6.INIT=16'h002C;
  LUT4 ff_r44_clr_1_s7 (
    .F(ff_r44_clr_1_12),
    .I0(n1646_13),
    .I1(n3500_4),
    .I2(n3494_4),
    .I3(w_vdp_enable) 
);
defparam ff_r44_clr_1_s7.INIT=16'hA300;
  LUT3 n172_s2 (
    .F(n172_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n172_s2.INIT=8'h70;
  LUT2 n311_s3 (
    .F(n311_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(w_vdpcmd_vram_rdata[7]) 
);
defparam n311_s3.INIT=4'h4;
  LUT2 n313_s4 (
    .F(n313_7),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(reg_r0_disp_mode[1]) 
);
defparam n313_s4.INIT=4'h4;
  LUT4 n313_s5 (
    .F(n313_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(w_vdpcmd_vram_rdata[1]) 
);
defparam n313_s5.INIT=16'hC700;
  LUT4 n313_s6 (
    .F(n313_9),
    .I0(reg_r1_disp_mode[0]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(w_vdpcmd_vram_rdata[1]) 
);
defparam n313_s6.INIT=16'hFE00;
  LUT3 n1967_s3 (
    .F(n1967_6),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]) 
);
defparam n1967_s3.INIT=8'hE3;
  LUT2 n1975_s4 (
    .F(n1975_7),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n1975_s4.INIT=4'h8;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1967_4) 
);
defparam n1976_s2.INIT=8'hAC;
  LUT3 n1983_s3 (
    .F(n1983_6),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1967_4) 
);
defparam n1983_s3.INIT=8'hAC;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]) 
);
defparam n1527_s32.INIT=4'h1;
  LUT4 n1527_s33 (
    .F(n1527_37),
    .I0(n190_6),
    .I1(n315_8),
    .I2(w_vdp_enable),
    .I3(n314_5) 
);
defparam n1527_s33.INIT=16'h1000;
  LUT4 n1531_s26 (
    .F(n1531_30),
    .I0(n190_6),
    .I1(w_vdp_mode_is_highres),
    .I2(n1531_31),
    .I3(n1531_32) 
);
defparam n1531_s26.INIT=16'h00BF;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_46),
    .I1(n1535_47),
    .I2(n1539_34),
    .I3(n1535_48) 
);
defparam n1535_s33.INIT=16'h0E00;
  LUT2 n1535_s34 (
    .F(n1535_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s34.INIT=4'h1;
  LUT4 n1535_s35 (
    .F(n1535_39),
    .I0(n1539_34),
    .I1(n313_3),
    .I2(n1535_66),
    .I3(n1535_50) 
);
defparam n1535_s35.INIT=16'hDC0D;
  LUT3 n1535_s37 (
    .F(n1535_41),
    .I0(n1539_34),
    .I1(n1535_51),
    .I2(n1535_52) 
);
defparam n1535_s37.INIT=8'h01;
  LUT3 n1535_s38 (
    .F(n1535_42),
    .I0(n1539_34),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n318_10) 
);
defparam n1535_s38.INIT=8'h07;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1539_34),
    .I2(n1535_53),
    .I3(n1535_54) 
);
defparam n1535_s39.INIT=16'h0100;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1539_34),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_8) 
);
defparam n1535_s40.INIT=16'h1F00;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_55),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(n1787_15) 
);
defparam n1535_s41.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n312_3),
    .I2(n1531_30),
    .I3(n1535_50) 
);
defparam n1536_s31.INIT=16'h8000;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1539_34),
    .I1(n1536_44),
    .I2(n1536_45),
    .I3(n1536_46) 
);
defparam n1536_s32.INIT=16'h0001;
  LUT3 n1536_s33 (
    .F(n1536_37),
    .I0(n1539_34),
    .I1(n312_3),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1536_s33.INIT=8'h0D;
  LUT3 n1536_s34 (
    .F(n1536_38),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_8) 
);
defparam n1536_s34.INIT=8'h70;
  LUT3 n1536_s35 (
    .F(n1536_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1539_34),
    .I2(n1536_47) 
);
defparam n1536_s35.INIT=8'h10;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(n1536_66),
    .I1(ff_r46_cmr[2]),
    .I2(n1539_34),
    .I3(n1536_64) 
);
defparam n1536_s36.INIT=16'h00F4;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(n1536_50),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n318_10),
    .I3(n1539_34) 
);
defparam n1536_s38.INIT=16'h0305;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_55),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(n1787_15) 
);
defparam n1536_s39.INIT=16'h0777;
  LUT2 n1537_s31 (
    .F(n1537_35),
    .I0(n318_10),
    .I1(n1539_34) 
);
defparam n1537_s31.INIT=4'h1;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1537_39) 
);
defparam n1537_s32.INIT=16'hF14C;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(n318_10),
    .I1(n1539_34),
    .I2(n1537_40),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n1537_s33.INIT=16'h004F;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(n1787_15),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_55) 
);
defparam n1537_s34.INIT=16'h0777;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1538_37) 
);
defparam n1538_s30.INIT=16'h1FA2;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(n318_10),
    .I1(n1539_34),
    .I2(n1537_40),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n1538_s31.INIT=16'h004F;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1787_15),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_55) 
);
defparam n1538_s32.INIT=16'h0777;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_47),
    .I1(n1527_37),
    .I2(n1539_40),
    .I3(n1539_41) 
);
defparam n1539_s30.INIT=16'h0D00;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(n1539_34),
    .I1(n1535_53),
    .I2(n1535_54) 
);
defparam n1539_s31.INIT=8'h10;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_8),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s32.INIT=8'h10;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(n1539_36),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n312_6) 
);
defparam n1539_s33.INIT=8'hB0;
  LUT2 n1540_s30 (
    .F(n1540_34),
    .I0(n312_3),
    .I1(n1539_34) 
);
defparam n1540_s30.INIT=4'h4;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(n1539_36),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n312_6) 
);
defparam n1540_s31.INIT=8'hB0;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n1540_37),
    .I1(n312_3),
    .I2(n1539_42) 
);
defparam n1540_s32.INIT=8'hCA;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(n1541_34),
    .I1(n313_3),
    .I2(n1539_42) 
);
defparam n1541_s29.INIT=8'h3A;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(n1542_35),
    .I1(n314_3),
    .I2(n1539_42) 
);
defparam n1542_s30.INIT=8'h3A;
  LUT2 n1543_s30 (
    .F(n1543_36),
    .I0(n1546_34),
    .I1(n1543_40) 
);
defparam n1543_s30.INIT=4'h8;
  LUT4 n1543_s33 (
    .F(n1543_39),
    .I0(ff_nx_tmp[7]),
    .I1(ff_nx_tmp[8]),
    .I2(n1545_33),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s33.INIT=16'h7F80;
  LUT3 n1544_s29 (
    .F(n1544_35),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1544_s29.INIT=8'h40;
  LUT4 n1544_s30 (
    .F(n1544_36),
    .I0(ff_nx_tmp[7]),
    .I1(n1545_33),
    .I2(ff_nx_tmp[8]),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1544_s30.INIT=16'h7800;
  LUT4 n1545_s27 (
    .F(n1545_33),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1547_34) 
);
defparam n1545_s27.INIT=16'h8000;
  LUT4 n1546_s28 (
    .F(n1546_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1546_s28.INIT=16'h0001;
  LUT4 n1546_s29 (
    .F(n1546_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_34),
    .I3(ff_nx_tmp[6]) 
);
defparam n1546_s29.INIT=16'h7F80;
  LUT4 n1546_s30 (
    .F(n1546_36),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable),
    .I3(n1543_46) 
);
defparam n1546_s30.INIT=16'hCA00;
  LUT4 n1547_s28 (
    .F(n1547_34),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s28.INIT=16'h8000;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(ff_state[2]),
    .I1(n1547_34),
    .I2(ff_state[3]),
    .I3(n1546_34) 
);
defparam n1548_s27.INIT=16'h8FD0;
  LUT4 n1549_s27 (
    .F(n1549_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1543_35) 
);
defparam n1549_s27.INIT=16'h017F;
  LUT3 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s29.INIT=8'hAC;
  LUT4 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s30.INIT=16'hEF10;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'hAC;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_35) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT3 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s28.INIT=8'hAC;
  LUT4 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_35),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s29.INIT=16'hEF10;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'hAC;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_35) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT3 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s28.INIT=8'hAC;
  LUT4 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s29.INIT=16'hFE01;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'hAC;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s30 (
    .F(n1563_34),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s30.INIT=8'hAC;
  LUT2 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s6.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_vram_wdata_7_13) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'h00EF;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_14),
    .I0(ff_s8s9_sx_tmp_9_17),
    .I1(ff_s8s9_sx_tmp_10_13),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(w_current_vdp_command[5]),
    .I1(ff_state[0]),
    .I2(n1544_35),
    .I3(ff_dx_tmp_9_16) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'h8000;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state[0]),
    .I1(ff_state_1_12),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h0FD0;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(ff_s8s9_sx_tmp_10_16),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp_9_14),
    .I3(ff_vram_wr_req_12) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'hF400;
  LUT4 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_14),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_dx_tmp_9_s9.INIT=16'h8000;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(n1544_35),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_nx_tmp_9_s8.INIT=16'h3500;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_14),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_vdpcmd_start) 
);
defparam ff_nx_tmp_9_s9.INIT=16'hBBB0;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_vram_wdata_7_17),
    .I1(ff_vram_wdata_7_18),
    .I2(n1555_37),
    .I3(ff_vram_wdata_7_19) 
);
defparam ff_vram_wdata_7_s10.INIT=16'hEEE0;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_vram_wdata_7_20),
    .I1(ff_vram_wdata_7_21),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_vram_wdata_7_17),
    .I1(ff_vram_wdata_7_18),
    .I2(n1234_3),
    .I3(ff_vram_wdata_7_10) 
);
defparam ff_vram_wdata_7_s12.INIT=16'hE000;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_23),
    .I2(n1544_33),
    .I3(ff_vram_wdata_7_24) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hBF00;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_vdpcmd_start),
    .I1(ff_vram_rd_req_8),
    .I2(ff_state_1_17),
    .I3(ff_state[3]) 
);
defparam ff_state_1_s9.INIT=16'h0FBB;
  LUT4 ff_state_0_s11 (
    .F(ff_state_0_16),
    .I0(ff_state_1_12),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_state_0_s11.INIT=16'h0E00;
  LUT4 ff_state_0_s12 (
    .F(ff_state_0_17),
    .I0(ff_state[1]),
    .I1(ff_s2_tr),
    .I2(n3494_4),
    .I3(n1544_33) 
);
defparam ff_state_0_s12.INIT=16'h0800;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(ff_vram_wdata_7_18),
    .I1(ff_vram_wdata_7_17),
    .I2(n1234_3),
    .I3(ff_state[1]) 
);
defparam n1788_s15.INIT=16'h001F;
  LUT4 n1788_s16 (
    .F(n1788_21),
    .I0(ff_state_1_12),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s16.INIT=16'hC503;
  LUT3 n1788_s17 (
    .F(n1788_22),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_14) 
);
defparam n1788_s17.INIT=8'h10;
  LUT4 n1788_s18 (
    .F(n1788_23),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(ff_state[1]),
    .I3(n1788_24) 
);
defparam n1788_s18.INIT=16'h0E00;
  LUT2 n1790_s11 (
    .F(n1790_16),
    .I0(n1331_21),
    .I1(ff_state[0]) 
);
defparam n1790_s11.INIT=4'h4;
  LUT4 n1790_s12 (
    .F(n1790_17),
    .I0(w_current_vdp_command[5]),
    .I1(n1544_35),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h8F00;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(w_current_vdp_command[7]),
    .I1(n1790_19),
    .I2(ff_s8s9_sx_tmp_10_16),
    .I3(ff_state[1]) 
);
defparam n1790_s13.INIT=16'hF08B;
  LUT3 n1789_s9 (
    .F(n1789_14),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1789_s9.INIT=8'h10;
  LUT3 n1789_s10 (
    .F(n1789_15),
    .I0(n1789_17),
    .I1(n1789_18),
    .I2(ff_state[2]) 
);
defparam n1789_s10.INIT=8'h35;
  LUT4 n1789_s11 (
    .F(n1789_16),
    .I0(ff_vram_rd_req_8),
    .I1(n1788_20),
    .I2(n1789_19),
    .I3(ff_state[2]) 
);
defparam n1789_s11.INIT=16'hBBF0;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'h1000;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(ff_state_1_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s11.INIT=16'h533F;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s12.INIT=16'hFA0C;
  LUT4 n1787_s13 (
    .F(n1787_18),
    .I0(ff_state[2]),
    .I1(n1544_35),
    .I2(ff_r46_cmr_7_6),
    .I3(n3494_4) 
);
defparam n1787_s13.INIT=16'h004F;
  LUT2 n1786_s3 (
    .F(n1786_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n1786_s3.INIT=4'h4;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_14),
    .I0(ff_state[3]),
    .I1(ff_r44_clr_1_11),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s9.INIT=16'h001F;
  LUT2 n1531_s27 (
    .F(n1531_31),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_enable) 
);
defparam n1531_s27.INIT=4'h4;
  LUT2 n1531_s28 (
    .F(n1531_32),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1531_s28.INIT=4'h1;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(n313_4),
    .I1(n313_5),
    .I2(n313_6),
    .I3(n1535_74) 
);
defparam n1535_s42.INIT=16'h0B00;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(n313_4),
    .I1(n313_5),
    .I2(n313_6),
    .I3(n1535_72) 
);
defparam n1535_s43.INIT=16'h00F4;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n225_6),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s44.INIT=16'h00BF;
  LUT3 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s46.INIT=8'hE3;
  LUT4 n1535_s47 (
    .F(n1535_51),
    .I0(n1535_70),
    .I1(ff_r46_cmr[1]),
    .I2(n315_10),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s47.INIT=16'h8300;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(n315_10),
    .I1(n1535_50),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_68) 
);
defparam n1535_s48.INIT=16'h704D;
  LUT4 n1535_s49 (
    .F(n1535_53),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_61) 
);
defparam n1535_s49.INIT=16'h1003;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(n311_4),
    .I1(n311_8),
    .I2(n1535_62),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s50.INIT=16'hE1FE;
  LUT3 n1535_s51 (
    .F(n1535_55),
    .I0(n1539_42),
    .I1(n318_10),
    .I2(n1787_15) 
);
defparam n1535_s51.INIT=8'h07;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(n312_6),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1536_51),
    .I3(n1536_52) 
);
defparam n1536_s40.INIT=16'h4F00;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(n312_6),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1536_53),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n1536_s41.INIT=16'h10B0;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[2]),
    .I2(n1531_32),
    .I3(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s42.INIT=16'h0100;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1536_68) 
);
defparam n1536_s43.INIT=16'h823F;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(n1536_55),
    .I1(n1536_56),
    .I2(n1536_57),
    .I3(n1536_58) 
);
defparam n1536_s46.INIT=16'h00FE;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_43) 
);
defparam n1537_s35.INIT=16'hE3FC;
  LUT4 n1537_s36 (
    .F(n1537_40),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n190_5),
    .I2(n190_8),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s36.INIT=16'h0733;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]),
    .I2(n1538_42),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s33.INIT=16'hFE4B;
  LUT4 n1539_s36 (
    .F(n1539_40),
    .I0(n190_6),
    .I1(n1531_31),
    .I2(w_vdp_mode_is_highres),
    .I3(n1539_45) 
);
defparam n1539_s36.INIT=16'hBF00;
  LUT4 n1539_s37 (
    .F(n1539_41),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1539_s37.INIT=16'h1F00;
  LUT4 n1539_s38 (
    .F(n1539_42),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s38.INIT=16'h1000;
  LUT4 n1539_s39 (
    .F(n1539_43),
    .I0(n1539_42),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(w_vdpcmd_vram_wdata[3]),
    .I3(n1787_15) 
);
defparam n1539_s39.INIT=16'h0FBB;
  LUT3 n1540_s33 (
    .F(n1540_37),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1787_15) 
);
defparam n1540_s33.INIT=8'hAC;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n1787_15) 
);
defparam n1541_s30.INIT=8'h53;
  LUT3 n1542_s31 (
    .F(n1542_35),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n1787_15) 
);
defparam n1542_s31.INIT=8'h53;
  LUT4 n1543_s34 (
    .F(n1543_40),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(ff_nx_tmp[7]) 
);
defparam n1543_s34.INIT=16'h0001;
  LUT4 n1545_s29 (
    .F(n1545_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1546_34) 
);
defparam n1545_s29.INIT=16'h0100;
  LUT3 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_vram_wdata_7_18),
    .I1(ff_vram_wdata_7_17),
    .I2(ff_r34r35_sy_9_15) 
);
defparam ff_r34r35_sy_9_s8.INIT=8'h10;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h00BF;
  LUT4 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(ff_r34r35_sy_9_16),
    .I1(ff_r34r35_sy_9_17),
    .I2(n1543_36),
    .I3(ff_r34r35_sy_9_20) 
);
defparam ff_r34r35_sy_9_s10.INIT=16'h0EEE;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h9FF0;
  LUT4 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wdata_7_s14.INIT=16'h030A;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h0C0A;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(n1543_40),
    .I1(ff_vram_wdata_7_25),
    .I2(n1546_34),
    .I3(ff_vram_wdata_7_26) 
);
defparam ff_vram_wdata_7_s16.INIT=16'h7F00;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(n1787_15),
    .I1(ff_vram_wdata_7_27),
    .I2(ff_vram_wdata_7_28),
    .I3(ff_vram_wdata_7_29) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_30),
    .I2(ff_vram_wdata_7_31),
    .I3(ff_vram_wdata_7_32) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h8000;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_33),
    .I3(ff_vram_wdata_7_34) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'hFA3F;
  LUT4 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_state_1_12),
    .I1(ff_vram_wdata_7_10),
    .I2(n1543_35),
    .I3(ff_vram_wr_req_12) 
);
defparam ff_vram_wdata_7_s21.INIT=16'h4F00;
  LUT4 n1788_s19 (
    .F(n1788_24),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1788_s19.INIT=16'hF34C;
  LUT4 n1790_s14 (
    .F(n1790_19),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[6]) 
);
defparam n1790_s14.INIT=16'h0140;
  LUT4 n1789_s12 (
    .F(n1789_17),
    .I0(n1789_20),
    .I1(w_current_vdp_command[6]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1789_s12.INIT=16'hF53F;
  LUT4 n1789_s13 (
    .F(n1789_18),
    .I0(n1539_42),
    .I1(n1787_15),
    .I2(ff_state[0]),
    .I3(n1789_21) 
);
defparam n1789_s13.INIT=16'hEF00;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(ff_state_1_12),
    .I1(n1789_26),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s14.INIT=16'h30AF;
  LUT2 n1535_s54 (
    .F(n1535_58),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s54.INIT=4'h1;
  LUT3 n1535_s57 (
    .F(n1535_61),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s57.INIT=8'hE0;
  LUT4 n1535_s58 (
    .F(n1535_62),
    .I0(ff_r46_cmr[1]),
    .I1(n1535_61),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s58.INIT=16'hF75C;
  LUT4 n1536_s47 (
    .F(n1536_51),
    .I0(w_read_color_address_9_5),
    .I1(reg_r0_disp_mode[1]),
    .I2(n1536_59),
    .I3(n1535_58) 
);
defparam n1536_s47.INIT=16'h007F;
  LUT4 n1536_s48 (
    .F(n1536_52),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]),
    .I2(n1531_32),
    .I3(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s48.INIT=16'hE0EE;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(ff_r46_cmr[2]),
    .I1(n1531_32),
    .I2(w_vdpcmd_vram_wdata[2]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s49.INIT=16'h1000;
  LUT2 n1536_s51 (
    .F(n1536_55),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1536_s51.INIT=4'h8;
  LUT4 n1536_s52 (
    .F(n1536_56),
    .I0(ff_r46_cmr[0]),
    .I1(n1527_36),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(n1536_60) 
);
defparam n1536_s52.INIT=16'hEF00;
  LUT4 n1536_s53 (
    .F(n1536_57),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr[2]),
    .I3(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s53.INIT=16'h0E00;
  LUT4 n1536_s54 (
    .F(n1536_58),
    .I0(n1536_57),
    .I1(ff_r46_cmr[1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s54.INIT=16'h8300;
  LUT4 n1539_s40 (
    .F(n1539_44),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1539_s40.INIT=16'h0001;
  LUT4 n1539_s41 (
    .F(n1539_45),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(w_vdp_enable),
    .I3(\vdp_command_processor.ff_col_mask [3]) 
);
defparam n1539_s41.INIT=16'hEEE0;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'hEF00;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[8]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h030A;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'h0C0A;
  LUT2 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_nx_tmp[8]),
    .I1(ff_nx_tmp[9]) 
);
defparam ff_vram_wdata_7_s22.INIT=4'h1;
  LUT3 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s23.INIT=8'h90;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s25.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_30),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s28.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s29 (
    .F(ff_vram_wdata_7_32),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]) 
);
defparam ff_vram_wdata_7_s29.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_33),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s30.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s31 (
    .F(ff_vram_wdata_7_34),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam ff_vram_wdata_7_s31.INIT=16'h0001;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s15.INIT=16'hB433;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[1]) 
);
defparam n1789_s16.INIT=16'h00EF;
  LUT4 n1536_s55 (
    .F(n1536_59),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n1536_s55.INIT=16'h0700;
  LUT2 n1536_s56 (
    .F(n1536_60),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[2]) 
);
defparam n1536_s56.INIT=4'h4;
  LUT4 ff_r42r43_ny_9_s7 (
    .F(ff_r42r43_ny_9_12),
    .I0(n3494_4),
    .I1(n2278_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_9_s7.INIT=16'h8000;
  LUT4 ff_state_2_s9 (
    .F(ff_state_2_14),
    .I0(ff_state_1_13),
    .I1(ff_state_0_13),
    .I2(ff_state_0_19),
    .I3(ff_state_0_15) 
);
defparam ff_state_2_s9.INIT=16'h0200;
  LUT3 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_20),
    .I0(w_current_vdp_command[7]),
    .I1(ff_nx_tmp[8]),
    .I2(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s15.INIT=8'h02;
  LUT4 n1560_s30 (
    .F(n1560_35),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s30.INIT=16'h0001;
  LUT4 n190_s4 (
    .F(n190_8),
    .I0(w_read_color_address_9_5),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n190_s4.INIT=16'h2A00;
  LUT4 n1786_s4 (
    .F(n1786_10),
    .I0(w_read_color_address_9_5),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r25_cmd_Z) 
);
defparam n1786_s4.INIT=16'h0075;
  LUT3 n2280_s4 (
    .F(n2280_8),
    .I0(n3494_8),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s4.INIT=8'h02;
  LUT4 ff_r42r43_ny_7_s4 (
    .F(ff_r42r43_ny_7_9),
    .I0(n3494_4),
    .I1(n2278_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_7_s4.INIT=16'h0800;
  LUT4 n1538_s35 (
    .F(n1538_40),
    .I0(ff_r46_cmr[2]),
    .I1(n1539_34),
    .I2(n1536_47),
    .I3(n1536_40) 
);
defparam n1538_s35.INIT=16'h00EF;
  LUT4 n1543_s35 (
    .F(n1543_42),
    .I0(ff_nx_tmp[8]),
    .I1(n1546_34),
    .I2(n1543_40),
    .I3(ff_nx_tmp[9]) 
);
defparam n1543_s35.INIT=16'hBF40;
  LUT4 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_16),
    .I0(n1787_15),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s10.INIT=16'h0100;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT4 n1646_s6 (
    .F(n1646_13),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam n1646_s6.INIT=16'h0008;
  LUT3 n2255_s4 (
    .F(n2255_8),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2255_s4.INIT=8'h80;
  LUT3 n2318_s2 (
    .F(n2318_6),
    .I0(n2280_8),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2318_s2.INIT=8'h02;
  LUT3 n2317_s3 (
    .F(n2317_7),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2317_s3.INIT=8'h02;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_17),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s11.INIT=16'h6000;
  LUT3 ff_dx_tmp_9_s10 (
    .F(ff_dx_tmp_9_16),
    .I0(ff_state[1]),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req) 
);
defparam ff_dx_tmp_9_s10.INIT=8'h82;
  LUT4 n1789_s18 (
    .F(n1789_24),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1789_16) 
);
defparam n1789_s18.INIT=16'hDF00;
  LUT4 ff_vram_wdata_7_s32 (
    .F(ff_vram_wdata_7_36),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr),
    .I3(n1544_33) 
);
defparam ff_vram_wdata_7_s32.INIT=16'hFB00;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1535_35),
    .I1(ff_vram_wr_req_12),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT4 n1536_s57 (
    .F(n1536_62),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n190_5) 
);
defparam n1536_s57.INIT=16'h1F00;
  LUT4 n1535_s59 (
    .F(n1535_64),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_5) 
);
defparam n1535_s59.INIT=16'h1F00;
  LUT4 n1536_s58 (
    .F(n1536_64),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_68),
    .I3(n314_3) 
);
defparam n1536_s58.INIT=16'hEF00;
  LUT3 n1536_s59 (
    .F(n1536_66),
    .I0(n1536_68),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]) 
);
defparam n1536_s59.INIT=8'h01;
  LUT4 n1535_s60 (
    .F(n1535_66),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n225_6),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s60.INIT=16'h0008;
  LUT3 n2280_s5 (
    .F(n2280_10),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2280_8) 
);
defparam n2280_s5.INIT=8'h40;
  LUT3 n2278_s3 (
    .F(n2278_7),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam n2278_s3.INIT=8'h20;
  LUT3 n2299_s2 (
    .F(n2299_6),
    .I0(n2280_8),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam n2299_s2.INIT=8'h20;
  LUT3 n2298_s3 (
    .F(n2298_7),
    .I0(n2255_5),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam n2298_s3.INIT=8'h20;
  LUT4 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_15),
    .I0(ff_s8s9_sx_tmp_9_11),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_r34r35_sy_9_11),
    .I3(ff_s8s9_sx_tmp_9_19) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=16'h7500;
  LUT3 n1538_s36 (
    .F(n1538_42),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s36.INIT=8'hE0;
  LUT3 n1537_s38 (
    .F(n1537_43),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s38.INIT=8'hE0;
  LUT3 n1535_s61 (
    .F(n1535_68),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s61.INIT=8'hE0;
  LUT4 n1535_s62 (
    .F(n1535_70),
    .I0(ff_r46_cmr[2]),
    .I1(w_vdp_enable),
    .I2(\vdp_command_processor.ff_col_mask [7]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s62.INIT=16'h5400;
  LUT3 n1539_s42 (
    .F(n1539_47),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(n1539_44) 
);
defparam n1539_s42.INIT=8'h0E;
  LUT4 n1527_s35 (
    .F(n1527_41),
    .I0(w_vdp_enable),
    .I1(\vdp_command_processor.ff_col_mask [7]),
    .I2(n1527_37),
    .I3(ff_s2_ce) 
);
defparam n1527_s35.INIT=16'hF100;
  LUT4 n1545_s30 (
    .F(n1545_37),
    .I0(n1545_35),
    .I1(ff_nx_tmp[7]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1545_s30.INIT=16'hCAAC;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_vram_wr_req_12),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_vram_rd_req_s6.INIT=16'h6000;
  LUT4 n1543_s36 (
    .F(n1543_44),
    .I0(n1543_42),
    .I1(n1543_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1543_s36.INIT=16'h3AA3;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n314_5) 
);
defparam n318_s4.INIT=16'h2C00;
  LUT4 ff_vdpcmd_start_s4 (
    .F(ff_vdpcmd_start_9),
    .I0(w_vdpcmd_tr_clr_req),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(ff_s2_tr_13),
    .I3(ff_vram_rd_req_8) 
);
defparam ff_vdpcmd_start_s4.INIT=16'h9000;
  LUT4 ff_r42r43_ny_9_s9 (
    .F(ff_r42r43_ny_9_16),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(ff_r42r43_ny_9_18) 
);
defparam ff_r42r43_ny_9_s9.INIT=16'h4100;
  LUT4 ff_vram_wr_req_s6 (
    .F(ff_vram_wr_req_12),
    .I0(w_vdp_enable),
    .I1(n3494_4),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(w_vdpcmd_tr_clr_ack) 
);
defparam ff_vram_wr_req_s6.INIT=16'h2002;
  LUT4 n1646_s7 (
    .F(n1646_15),
    .I0(n1646_13),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(n3494_4) 
);
defparam n1646_s7.INIT=16'h55C3;
  LUT3 ff_s8s9_sx_tmp_9_s10 (
    .F(ff_s8s9_sx_tmp_9_17),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_9_s10.INIT=8'h02;
  LUT4 ff_state_0_s13 (
    .F(ff_state_0_19),
    .I0(ff_state_1_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1527_43) 
);
defparam ff_state_0_s13.INIT=16'hA800;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_18),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h1F00;
  LUT4 n1789_s19 (
    .F(n1789_26),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s19.INIT=16'h1000;
  LUT3 n1536_s60 (
    .F(n1536_68),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s60.INIT=8'hA8;
  LUT3 n1535_s63 (
    .F(n1535_72),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s63.INIT=8'hA8;
  LUT4 n1535_s64 (
    .F(n1535_74),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s64.INIT=16'hA857;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 n1788_s20 (
    .F(n1788_26),
    .I0(n1788_20),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1788_s20.INIT=16'hB000;
  LUT4 ff_vram_wdata_7_s33 (
    .F(ff_vram_wdata_7_38),
    .I0(ff_vram_wdata_7_15),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_vram_wdata_7_16) 
);
defparam ff_vram_wdata_7_s33.INIT=16'hBF00;
  LUT4 ff_s8s9_sx_tmp_9_s11 (
    .F(ff_s8s9_sx_tmp_9_19),
    .I0(ff_s8s9_sx_tmp_9_17),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s11.INIT=16'hBF00;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(w_read_color_address_9_5),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n172_5) 
);
defparam n172_s3.INIT=16'h8000;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n190_5),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n191_s2 (
    .F(n191_8),
    .I0(n315_8),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n314_5) 
);
defparam n191_s2.INIT=16'hBFFF;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n315_8),
    .I3(n314_5) 
);
defparam n192_s3.INIT=16'hF8FF;
  LUT4 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_vdpcmd_vram_read_req),
    .I3(n1787_15) 
);
defparam ff_s2_tr_s6.INIT=16'h8200;
  LUT4 ff_r42r43_ny_9_s10 (
    .F(ff_r42r43_ny_9_18),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r42r43_ny_9_s10.INIT=16'h0100;
  LUT4 n1552_s27 (
    .F(n1552_34),
    .I0(n1552_32),
    .I1(ff_nx_tmp[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1552_s27.INIT=16'h333A;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(n1550_31),
    .I1(n1550_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'hAAAC;
  LUT3 n312_s2 (
    .F(n312_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(n314_6) 
);
defparam n312_s2.INIT=8'h01;
  LUT4 n311_s4 (
    .F(n311_8),
    .I0(n314_6),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n311_s4.INIT=16'hFE00;
  LUT4 n315_s4 (
    .F(n315_10),
    .I0(n315_8),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s4.INIT=16'hFE00;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT3 ff_dx_tmp_9_s11 (
    .F(ff_dx_tmp_9_18),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_dx_tmp_9_s11.INIT=8'h20;
  LUT4 n1542_s32 (
    .F(n1542_37),
    .I0(n1542_31),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s32.INIT=16'h0700;
  LUT3 n1536_s61 (
    .F(n1536_70),
    .I0(n1536_42),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1536_s61.INIT=8'h10;
  LUT4 n1541_s31 (
    .F(n1541_36),
    .I0(n1541_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1541_32) 
);
defparam n1541_s31.INIT=16'hDF00;
  LUT4 n1543_s37 (
    .F(n1543_46),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(w_current_vdp_command[5]),
    .I3(n1544_35) 
);
defparam n1543_s37.INIT=16'h4555;
  LUT4 n196_s4 (
    .F(n196_11),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s4.INIT=16'hF8FF;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(n1977_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres),
    .I3(n1977_5) 
);
defparam n1977_s3.INIT=16'h20FF;
  LUT3 n1975_s5 (
    .F(n1975_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n318_10) 
);
defparam n1975_s5.INIT=8'h70;
  LUT4 n1527_s36 (
    .F(n1527_43),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s36.INIT=16'h0900;
  LUT4 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_24),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(w_vdpcmd_reg_num[3]) 
);
defparam ff_r34r35_sy_9_s17.INIT=16'h0006;
  LUT3 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_18),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r38r39_dy_9_s11.INIT=8'h82;
  LUT3 ff_s2_tr_s7 (
    .F(ff_s2_tr_13),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s7.INIT=8'h41;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[7]) 
);
defparam n1778_s2.INIT=8'h60;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[6]) 
);
defparam n1779_s2.INIT=8'h60;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[5]) 
);
defparam n1780_s2.INIT=8'h60;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[4]) 
);
defparam n1781_s2.INIT=8'h60;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[3]) 
);
defparam n1782_s2.INIT=8'h60;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[2]) 
);
defparam n1783_s2.INIT=8'h60;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[1]) 
);
defparam n1784_s2.INIT=8'h60;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[0]) 
);
defparam n1785_s2.INIT=8'h60;
  LUT3 n1786_s5 (
    .F(n1786_12),
    .I0(n1786_10),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1786_s5.INIT=8'h14;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n1807_s2 (
    .F(n1807_6),
    .I0(n1807_4),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1807_s2.INIT=16'hACCA;
  LUT4 n1804_s2 (
    .F(n1804_6),
    .I0(n1804_4),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1804_s2.INIT=16'hACCA;
  LUT2 \vdp_command_processor.ff_initializing_s6  (
    .F(\vdp_command_processor.ff_initializing_12 ),
    .I0(ff_vram_wr_req_12),
    .I1(\vdp_command_processor.ff_initializing_8 ) 
);
defparam \vdp_command_processor.ff_initializing_s6 .INIT=4'h8;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable) 
);
defparam n3494_s3.INIT=8'h60;
  LUT4 n3500_s3 (
    .F(n3500_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(w_vdp_enable) 
);
defparam n3500_s3.INIT=16'h1400;
  LUT4 n2386_s6 (
    .F(n2386_12),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(w_vdp_enable),
    .I2(n867_5),
    .I3(n850_19) 
);
defparam n2386_s6.INIT=16'h6AAA;
  LUT4 n1543_s38 (
    .F(n1543_48),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(ff_r40r41_nx[9]),
    .I2(n191_8),
    .I3(w_vdp_enable) 
);
defparam n1543_s38.INIT=16'hC0AA;
  LUT4 n650_s6 (
    .F(n650_14),
    .I0(ff_state[0]),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_vram_wr_req_12),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n650_s6.INIT=16'h5CCC;
  LUT4 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_20),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_r38r39_dy_9_14) 
);
defparam ff_r38r39_dy_9_s12.INIT=16'h8200;
  LUT4 n1539_s43 (
    .F(n1539_49),
    .I0(n1539_42),
    .I1(n311_4),
    .I2(n311_8),
    .I3(n1539_43) 
);
defparam n1539_s43.INIT=16'h5700;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_14),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_7),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_6),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_10),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_18),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_15),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_44),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_34),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_34),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_12),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_13),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n987_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_36),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_15),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_6),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_11),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_7 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_10),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_10),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s7 (
    .O(n2386_13),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_6;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_7;
wire n73_8;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hCFA0;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n174_3),
    .I1(n387_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hCFA0;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n175_3),
    .I1(n388_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hCFA0;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n176_3),
    .I1(n389_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hCFA0;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n177_3),
    .I1(n390_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hCFA0;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n178_3),
    .I1(n391_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hCFA0;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n179_3),
    .I1(n392_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hCFA0;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n180_3),
    .I1(n393_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hCFA0;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n181_3),
    .I1(n394_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hCFA0;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n182_3),
    .I1(n395_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hCFA0;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n183_3),
    .I1(n396_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hCFA0;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n184_3),
    .I1(n397_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hCFA0;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h0CFA;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h0CFA;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n191_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'h0CFA;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n192_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'h0CFA;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h0CFA;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h0CFA;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n195_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'h0CFA;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h0CFA;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h0CFA;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h0CFA;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h0CFA;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n200_8),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'h0CFA;
  LUT4 n171_s1 (
    .F(n73_6),
    .I0(n73_7),
    .I1(n73_8),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_7),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_8),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_6),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_valid,
  w_bus_write,
  n86_7,
  n87_9,
  slot_reset_n_d,
  w_bus_address,
  ff_rdata,
  w_bus_wdata,
  p_vdp_r_5_3,
  w_write_5,
  w_dram_oe_n,
  w_dram_we_n,
  n1470_7,
  n13_5,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_valid;
input w_bus_write;
input n86_7;
input n87_9;
input slot_reset_n_d;
input [7:0] w_bus_address;
input [7:0] ff_rdata;
input [7:0] w_bus_wdata;
output p_vdp_r_5_3;
output w_write_5;
output w_dram_oe_n;
output w_dram_we_n;
output n1470_7;
output n13_5;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n76_6;
wire n167_3;
wire n174_3;
wire n260_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n76_9;
wire n167_4;
wire n167_5;
wire n167_6;
wire n260_13;
wire n260_14;
wire ff_bwindow_x_7;
wire ff_bwindow_x_8;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire w_write_6;
wire n167_7;
wire n167_8;
wire n167_9;
wire n167_10;
wire n167_11;
wire ff_bwindow_y_9;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire n167_12;
wire n167_13;
wire n167_14;
wire ff_bwindow_y_13;
wire w_read;
wire w_write;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire n563_25;
wire n822_9;
wire n867_5;
wire n341_7;
wire n1245_7;
wire n850_19;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n983_15;
wire n987_10;
wire n984_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire n1470_5;
wire n550_6;
wire n966_6;
wire n973_6;
wire ff_pre_x_cnt_8_7;
wire n550_9;
wire n554_8;
wire n1607_5;
wire n226_13;
wire n226_15;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire w_logical_vram_addr_nam_11_5;
wire w_logical_vram_addr_nam_11_6;
wire ff_tx_prewindow_x_8;
wire n100_8;
wire ff_tx_prewindow_x_10;
wire n100_14;
wire n1011_8;
wire n1018_6;
wire ff_pattern_generator_7_7;
wire n635_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire n102_5;
wire n110_5;
wire ff_local_dot_counter_x_8_7;
wire pcolorcode_7_9;
wire n1514_4;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire w_read_color_address_9_5;
wire n1582_5;
wire ff_sp_predraw_end_10;
wire n251_26;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1211_4;
wire n1208_7;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire ff_vram_wr_req;
wire n190_5;
wire n314_5;
wire ff_state_1_12;
wire n1975_7;
wire n1786_8;
wire n1786_10;
wire n318_10;
wire n1975_9;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_8;
wire n2386_12;
wire [7:0] ff_dram_rdata;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [10:0] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT4 n76_s3 (
    .F(n76_6),
    .I0(w_vdp_hcounter[2]),
    .I1(n76_7),
    .I2(n76_8),
    .I3(n76_9) 
);
defparam n76_s3.INIT=16'h4000;
  LUT4 n167_s0 (
    .F(n167_3),
    .I0(n167_4),
    .I1(n167_5),
    .I2(w_vcounter[3]),
    .I3(n167_6) 
);
defparam n167_s0.INIT=16'hFFE0;
  LUT2 n174_s0 (
    .F(n174_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n174_s0.INIT=4'h8;
  LUT4 n260_s9 (
    .F(n260_12),
    .I0(w_pre_dot_counter_x[7]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n260_13),
    .I3(n260_14) 
);
defparam n260_s9.INIT=16'h8000;
  LUT2 p_vdp_r_5_s1 (
    .F(p_vdp_r_5_3),
    .I0(ff_bwindow),
    .I1(w_vdp_enable) 
);
defparam p_vdp_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(ff_bwindow_x_7),
    .I1(ff_bwindow_x_8),
    .I2(n76_6),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF800;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_pre_x_cnt_8_7),
    .I2(n550_9) 
);
defparam ff_prewindow_x_s2.INIT=8'h40;
  LUT3 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n167_3),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=8'hD0;
  LUT3 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_valid),
    .I1(w_write_5),
    .I2(w_write_6) 
);
defparam w_write_s1.INIT=8'h80;
  LUT4 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[7]),
    .I3(w_vdp_hcounter[6]) 
);
defparam n76_s4.INIT=16'h1000;
  LUT4 n76_s5 (
    .F(n76_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[10]) 
);
defparam n76_s5.INIT=16'h0001;
  LUT2 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n76_s6.INIT=4'h4;
  LUT4 n167_s1 (
    .F(n167_4),
    .I0(w_vcounter[2]),
    .I1(w_vdp_vcounter[1]),
    .I2(n167_7),
    .I3(n167_8) 
);
defparam n167_s1.INIT=16'h4000;
  LUT4 n167_s2 (
    .F(n167_5),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[6]),
    .I2(n167_9),
    .I3(n167_10) 
);
defparam n167_s2.INIT=16'h1000;
  LUT4 n167_s3 (
    .F(n167_6),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[5]),
    .I2(n167_11),
    .I3(n167_7) 
);
defparam n167_s3.INIT=16'h8000;
  LUT2 n260_s10 (
    .F(n260_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n554_8) 
);
defparam n260_s10.INIT=4'h8;
  LUT2 n260_s11 (
    .F(n260_14),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]) 
);
defparam n260_s11.INIT=4'h8;
  LUT2 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_vdp_hcounter[2]),
    .I1(n1470_5) 
);
defparam ff_bwindow_x_s3.INIT=4'h8;
  LUT2 ff_bwindow_x_s4 (
    .F(ff_bwindow_x_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam ff_bwindow_x_s4.INIT=4'h4;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z),
    .I2(n550_6) 
);
defparam ff_prewindow_x_s3.INIT=8'h90;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(ff_bwindow_y_9),
    .I1(ff_bwindow_y_10),
    .I2(ff_bwindow_y_11),
    .I3(ff_bwindow_y_12) 
);
defparam ff_bwindow_y_s4.INIT=16'h00BF;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[6]) 
);
defparam w_write_s2.INIT=8'h01;
  LUT4 w_write_s3 (
    .F(w_write_6),
    .I0(w_bus_address[4]),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[3]),
    .I3(w_bus_address[7]) 
);
defparam w_write_s3.INIT=16'h7000;
  LUT4 n167_s4 (
    .F(n167_7),
    .I0(w_vcounter[0]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(n167_12) 
);
defparam n167_s4.INIT=16'h1000;
  LUT4 n167_s5 (
    .F(n167_8),
    .I0(w_vcounter[5]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n167_s5.INIT=16'h1000;
  LUT3 n167_s6 (
    .F(n167_9),
    .I0(w_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(n167_13) 
);
defparam n167_s6.INIT=8'h10;
  LUT2 n167_s7 (
    .F(n167_10),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[5]) 
);
defparam n167_s7.INIT=4'h4;
  LUT4 n167_s8 (
    .F(n167_11),
    .I0(reg_r9_pal_mode_Z),
    .I1(w_vdp_vcounter[1]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(n167_14) 
);
defparam n167_s8.INIT=16'h4100;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(reg_r9_pal_mode_Z),
    .I1(w_vcounter[0]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_vdp_vcounter[1]) 
);
defparam ff_bwindow_y_s5.INIT=16'hFD3E;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[10]),
    .I3(w_vcounter[9]) 
);
defparam ff_bwindow_y_s6.INIT=16'h0100;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(ff_bwindow_y_13),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(w_vcounter[4]) 
);
defparam ff_bwindow_y_s7.INIT=16'h4001;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(n167_14),
    .I3(n167_9) 
);
defparam ff_bwindow_y_s8.INIT=16'h1000;
  LUT2 n167_s9 (
    .F(n167_12),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[4]) 
);
defparam n167_s9.INIT=4'h4;
  LUT4 n167_s10 (
    .F(n167_13),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[9]),
    .I3(w_vcounter[10]) 
);
defparam n167_s10.INIT=16'h0001;
  LUT3 n167_s11 (
    .F(n167_14),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[6]),
    .I2(w_vcounter[7]) 
);
defparam n167_s11.INIT=8'h01;
  LUT4 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s9.INIT=16'hEFF7;
  LUT4 w_read_s1 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_write_6) 
);
defparam w_read_s1.INIT=16'h4000;
  LUT4 w_write_s4 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_write_5),
    .I3(w_write_6) 
);
defparam w_write_s4.INIT=16'h8000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n167_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n260_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .pcolorcode_7_9(pcolorcode_7_9),
    .n1786_10(n1786_10),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .w_logical_vram_addr_nam_11_6(w_logical_vram_addr_nam_11_6),
    .ff_prewindow_x(ff_prewindow_x),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n1975_7(n1975_7),
    .n251_26(n251_26),
    .n226_15(n226_15),
    .ff_state_1_12(ff_state_1_12),
    .n1786_8(n1786_8),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n226_13(n226_13),
    .n1234_12(n1234_12),
    .n2386_12(n2386_12),
    .n1208_7(n1208_7),
    .n1211_4(n1211_4),
    .ff_rdata(ff_rdata[7:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n563_25(n563_25),
    .n822_9(n822_9),
    .n867_5(n867_5),
    .n341_7(n341_7),
    .n1245_7(n1245_7),
    .n850_19(n850_19),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n983_15(n983_15),
    .n987_10(n987_10),
    .n984_12(n984_12),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n260_13(n260_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n260_12(n260_12),
    .n1011_8(n1011_8),
    .n76_9(n76_9),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .ff_bwindow_x_8(ff_bwindow_x_8),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .n1470_5(n1470_5),
    .n1470_7(n1470_7),
    .n550_6(n550_6),
    .n966_6(n966_6),
    .n973_6(n973_6),
    .ff_pre_x_cnt_8_7(ff_pre_x_cnt_8_7),
    .n550_9(n550_9),
    .n554_8(n554_8),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter_0(w_vcounter[0]),
    .w_vcounter_2(w_vcounter[2]),
    .w_vcounter_3(w_vcounter[3]),
    .w_vcounter_4(w_vcounter[4]),
    .w_vcounter_5(w_vcounter[5]),
    .w_vcounter_6(w_vcounter[6]),
    .w_vcounter_7(w_vcounter[7]),
    .w_vcounter_8(w_vcounter[8]),
    .w_vcounter_9(w_vcounter[9]),
    .w_vcounter_10(w_vcounter[10]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_3(w_pre_dot_counter_yp[3]),
    .w_pre_dot_counter_yp_4(w_pre_dot_counter_yp[4]),
    .w_pre_dot_counter_yp_5(w_pre_dot_counter_yp[5]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n190_5(n190_5),
    .pcolorcode_7_9(pcolorcode_7_9),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n341_7(n341_7),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[2:1]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n226_13(n226_13),
    .n226_15(n226_15),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .n1245_7(n1245_7),
    .n973_6(n973_6),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n260_14(n260_14),
    .n966_6(n966_6),
    .slot_reset_n_d(slot_reset_n_d),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:3]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .w_logical_vram_addr_nam_11_6(w_logical_vram_addr_nam_11_6),
    .ff_tx_prewindow_x_8(ff_tx_prewindow_x_8),
    .n100_8(n100_8),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .n100_14(n100_14),
    .n1011_8(n1011_8),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n1018_6(n1018_6),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1514_4(n1514_4),
    .n1245_7(n1245_7),
    .n1582_5(n1582_5),
    .n314_5(n314_5),
    .w_vdp_enable(w_vdp_enable),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n635_6(n635_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .n1011_8(n1011_8),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1975_9(n1975_9),
    .n1018_6(n1018_6),
    .n635_6(n635_6),
    .n1245_7(n1245_7),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n1975_7(n1975_7),
    .n318_10(n318_10),
    .n100_14(n100_14),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_yjk_en(w_yjk_en),
    .n102_5(n102_5),
    .n110_5(n110_5),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .pcolorcode_7_9(pcolorcode_7_9),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1245_7(n1245_7),
    .n1018_6(n1018_6),
    .n563_25(n563_25),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_14(n100_14),
    .slot_reset_n_d(slot_reset_n_d),
    .n1011_8(n1011_8),
    .n102_5(n102_5),
    .n110_5(n110_5),
    .ff_tx_prewindow_x_8(ff_tx_prewindow_x_8),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n100_8(n100_8),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_dram_rdata(ff_dram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .n1582_5(n1582_5),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n251_26(n251_26),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_5(n1607_5),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n984_12(n984_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n983_15(n983_15),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_8(n3500_8),
    .w_vram_write_ack(w_vram_write_ack),
    .n867_5(n867_5),
    .n822_9(n822_9),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1211_4(n1211_4),
    .n1208_7(n1208_7),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n987_10(n987_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_read_color_address_9_5(w_read_color_address_9_5),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .n867_5(n867_5),
    .n850_19(n850_19),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n190_5(n190_5),
    .n314_5(n314_5),
    .ff_state_1_12(ff_state_1_12),
    .n1975_7(n1975_7),
    .n1786_8(n1786_8),
    .n1786_10(n1786_10),
    .n318_10(n318_10),
    .n1975_9(n1975_9),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_8(n3500_8),
    .n2386_12(n2386_12),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  w_dram_rdata_en,
  slot_reset_n_d,
  w_bus_valid,
  w_bus_write,
  n86_7,
  n87_9,
  w_dram_rdata,
  w_bus_address,
  w_bus_wdata,
  w_dram_write,
  w_vdp_enable,
  w_dram_valid,
  p_vdp_r_5_3,
  w_write_5,
  n1470_7,
  n13_5,
  w_bus_vdp_rdata_en,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_dram_rdata_en;
input slot_reset_n_d;
input w_bus_valid;
input w_bus_write;
input n86_7;
input n87_9;
input [7:0] w_dram_rdata;
input [7:0] w_bus_address;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_vdp_enable;
output w_dram_valid;
output p_vdp_r_5_3;
output w_write_5;
output n1470_7;
output n13_5;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire ff_write_6;
wire n401_4;
wire n22_9;
wire n75_14;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT3 n367_s1 (
    .F(ff_write_6),
    .I0(w_dram_we_n),
    .I1(w_dram_oe_n),
    .I2(w_dram_valid) 
);
defparam n367_s1.INIT=8'h07;
  LUT3 n401_s1 (
    .F(n401_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n401_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT4 n75_s6 (
    .F(n75_14),
    .I0(w_dram_valid),
    .I1(w_dram_valid),
    .I2(w_dram_we_n),
    .I3(w_dram_oe_n) 
);
defparam n75_s6.INIT=16'h4555;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_6),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n401_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_dram_rdata_en),
    .RESET(n36_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n36_6),
    .CLK(w_video_clk) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFR ff_valid_s4 (
    .Q(w_dram_valid),
    .D(n75_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_valid_s4.INIT=1'b0;
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_valid(w_bus_valid),
    .w_bus_write(w_bus_write),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address(w_bus_address[7:0]),
    .ff_rdata(ff_rdata[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .w_write_5(w_write_5),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .n1470_7(n1470_7),
    .n13_5(n13_5),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  n13_5,
  ff_we_e,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  ff_d_0,
  out_e
)
;
input w_video_clk;
input n13_5;
input ff_we_e;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
output [17:0] ff_d_0;
output [17:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_e[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  n13_5,
  ff_we_o,
  w_vdp_enable,
  ff_addr_o,
  ff_d,
  out_o
)
;
input w_video_clk;
input n13_5;
input ff_we_o;
input w_vdp_enable;
input [9:0] ff_addr_o;
input [17:0] ff_d;
output [17:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [35:18] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(n13_5) 
);
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],out_o[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_vcounter,
  w_vdp_hcounter,
  n69_4,
  n72_4,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [1:1] w_vdp_vcounter;
input [10:1] w_vdp_hcounter;
output n69_4;
output n72_4;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_4;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_4;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n66_4;
wire n67_5;
wire n71_4;
wire n73_4;
wire n72_5;
wire n70_6;
wire n75_6;
wire n74_6;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] ff_d;
wire [17:0] ff_d_0;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(ff_x_position_r[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n69_s0.INIT=8'hCA;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(n70_6),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n70_s0.INIT=8'hCA;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n71_s0.INIT=16'hAAC3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n72_s0.INIT=16'hAA3C;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(n73_4),
    .I1(ff_x_position_r[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n73_s0.INIT=8'hC5;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_6),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n74_s0.INIT=8'hCA;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(n75_6),
    .I1(ff_x_position_r[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n75_s0.INIT=8'hCA;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n76_s0.INIT=16'hAAC3;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n77_s1.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_x_position_r[9]),
    .I1(n69_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_x_position_r[8]),
    .I1(n70_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n80_s0.INIT=8'hCA;
  LUT4 n81_s0 (
    .F(n81_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n71_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n81_s0.INIT=16'hC3AA;
  LUT4 n82_s0 (
    .F(n82_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n82_s0.INIT=16'h3CAA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(ff_x_position_r[5]),
    .I1(n73_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n83_s0.INIT=8'h3A;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_x_position_r[4]),
    .I1(n74_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_x_position_r[3]),
    .I1(n75_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n85_s0.INIT=8'hCA;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n86_s0.INIT=16'hC3AA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n87_s1.INIT=8'h3A;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=8'hCA;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n97_s0 (
    .F(n97_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s0.INIT=8'hCA;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'hCA;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=8'hCA;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n66_s1.INIT=4'h8;
  LUT2 n67_s2 (
    .F(n67_5),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n67_s2.INIT=4'h4;
  LUT4 n69_s1 (
    .F(n69_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n71_4),
    .I3(w_vdp_hcounter[10]) 
);
defparam n69_s1.INIT=16'hFE01;
  LUT2 n71_s1 (
    .F(n71_4),
    .I0(w_vdp_hcounter[7]),
    .I1(n72_4) 
);
defparam n71_s1.INIT=4'h8;
  LUT4 n72_s1 (
    .F(n72_4),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[4]),
    .I2(n72_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n72_s1.INIT=16'hEF00;
  LUT4 n73_s1 (
    .F(n73_4),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(n72_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n73_s1.INIT=16'hEF10;
  LUT2 n72_s2 (
    .F(n72_5),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n72_s2.INIT=4'h1;
  LUT4 n70_s2 (
    .F(n70_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n72_4),
    .I3(w_vdp_hcounter[9]) 
);
defparam n70_s2.INIT=16'hEA15;
  LUT3 n75_s2 (
    .F(n75_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]) 
);
defparam n75_s2.INIT=8'hA9;
  LUT4 n74_s2 (
    .F(n74_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_hcounter[3]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n74_s2.INIT=16'hFE01;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n66_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n67_5) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n69_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n70_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n71_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n72_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n77_4),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n87_4),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFRE ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFE ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n91_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n92_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n93_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n94_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n95_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n96_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n97_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n98_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n99_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n100_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n101_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .ff_d_0(ff_d_0[17:0]),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d_0[17:0]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_0_5,
  ff_pixel_r,
  ff_coeff,
  w_data_r_out
)
;
input w_video_clk;
input ff_tap1_0_5;
input [5:0] ff_pixel_r;
input [4:1] ff_coeff;
output [7:0] w_data_r_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_r[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_r_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_r_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_r_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_r_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_r_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_r_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_r[5]),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_r[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_0_5,
  ff_pixel_g,
  ff_coeff,
  w_data_g_out
)
;
input w_video_clk;
input ff_tap1_0_5;
input [5:0] ff_pixel_g;
input [4:1] ff_coeff;
output [7:0] w_data_g_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_g[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_g_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_g_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_g_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_g_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_g_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_g_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_g[5]),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_g[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_pixel_b,
  ff_coeff,
  ff_tap1_0_5,
  w_data_b_out
)
;
input w_video_clk;
input [5:0] ff_pixel_b;
input [4:1] ff_coeff;
output ff_tap1_0_5;
output [7:0] w_data_b_out;
wire n80_6;
wire n79_6;
wire n78_6;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire ff_tap1_0_18;
wire [5:0] ff_tap0;
wire [5:0] ff_tap2;
wire [9:0] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:2] w_add;
wire [3:2] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n80_s1 (
    .F(n80_6),
    .I0(w_add[8]),
    .I1(ff_mul[0]) 
);
defparam n80_s1.INIT=4'hE;
  LUT2 n79_s1 (
    .F(n79_6),
    .I0(w_add[8]),
    .I1(ff_mul[1]) 
);
defparam n79_s1.INIT=4'hE;
  LUT2 n78_s1 (
    .F(n78_6),
    .I0(w_add[8]),
    .I1(w_add[2]) 
);
defparam n78_s1.INIT=4'hE;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap0_0_s0 (
    .Q(ff_tap0[0]),
    .D(ff_pixel_b[0]),
    .CLK(w_video_clk) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_b_out[7]),
    .D(n73_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_b_out[6]),
    .D(n74_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_b_out[5]),
    .D(n75_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n76_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n77_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_2_s0 (
    .Q(w_data_b_out[2]),
    .D(n78_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_1_s0 (
    .Q(w_data_b_out[1]),
    .D(n79_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFFR ff_out_0_s0 (
    .Q(w_data_b_out[0]),
    .D(n80_6),
    .CLK(w_video_clk),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_b[5]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_0_s2 (
    .Q(ff_tap1_0_5),
    .D(ff_tap1_0_18),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s4 (
    .DO(ff_tap2[3:0]),
    .DI(ff_tap0[3:0]),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_tap1_0_s6 (
    .DO({DO[3:2],ff_tap2[5:4]}),
    .DI({GND,GND,ff_tap0[5:4]}),
    .AD({GND,GND,GND,ff_tap1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_b[5:0]}),
    .B({GND,GND,GND,ff_tap0[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  INV ff_tap1_0_s12 (
    .O(ff_tap1_0_18),
    .I(ff_tap1_0_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  n1470_7,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_vdp_hcounter,
  w_hcounter,
  ff_h_cnt,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_active_start_8,
  w_active_start_9,
  w_active_start_10,
  w_active_start_14,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input n1470_7;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [10:1] w_vdp_hcounter;
input [0:0] w_hcounter;
input [9:2] ff_h_cnt;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_active_start_8;
output w_active_start_9;
output w_active_start_10;
output w_active_start_14;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n374_4;
wire n365_4;
wire n110_3;
wire n111_3;
wire n112_3;
wire ff_x_position_r_8_6;
wire w_we_buf;
wire ff_numerator_4_7;
wire n374_5;
wire n374_6;
wire n374_7;
wire w_we_buf_37;
wire w_active_start;
wire ff_active;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_0_COUT;
wire n57_6;
wire n113_6;
wire n69_4;
wire n72_4;
wire ff_tap1_0_5;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [4:1] ff_coeff;
wire [5:0] ff_pixel_r;
wire [5:0] ff_pixel_g;
wire [5:0] ff_pixel_b;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire VCC;
wire GND;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n374_5),
    .I1(n374_6),
    .I2(n374_7),
    .I3(slot_reset_n_d) 
);
defparam n374_s1.INIT=16'h80FF;
  LUT2 n365_s1 (
    .F(n365_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n365_s1.INIT=4'hB;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]) 
);
defparam n110_s0.INIT=8'h87;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[6]),
    .I3(ff_numerator[5]) 
);
defparam n111_s0.INIT=16'h0EF0;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[7]),
    .I3(ff_numerator[5]) 
);
defparam n112_s0.INIT=16'h01FC;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_6),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hF800;
  LUT3 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[10]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_we_buf_37) 
);
defparam w_we_buf_s24.INIT=8'h07;
  LUT4 ff_numerator_4_s2 (
    .F(ff_numerator_4_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_numerator_4_s2.INIT=16'h0700;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[7]),
    .I2(ff_x_position_r[8]),
    .I3(ff_x_position_r[9]) 
);
defparam n374_s2.INIT=16'h0100;
  LUT2 n374_s3 (
    .F(n374_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r[1]) 
);
defparam n374_s3.INIT=4'h8;
  LUT4 n374_s4 (
    .F(n374_7),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(ff_x_position_r[4]),
    .I3(ff_x_position_r[5]) 
);
defparam n374_s4.INIT=16'h8000;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=16'h0100;
  LUT2 w_active_start_s6 (
    .F(w_active_start_9),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]) 
);
defparam w_active_start_s6.INIT=4'h8;
  LUT4 w_we_buf_s25 (
    .F(w_we_buf_37),
    .I0(n1470_7),
    .I1(n72_4),
    .I2(w_vdp_hcounter[7]),
    .I3(n69_4) 
);
defparam w_we_buf_s25.INIT=16'hBDA8;
  LUT2 w_active_start_s7 (
    .F(w_active_start_10),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[6]) 
);
defparam w_active_start_s7.INIT=4'h4;
  LUT4 w_active_start_s8 (
    .F(w_active_start),
    .I0(w_active_start_14),
    .I1(w_active_start_8),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[8]) 
);
defparam w_active_start_s8.INIT=16'h8000;
  LUT4 w_active_start_s9 (
    .F(w_active_start_14),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam w_active_start_s9.INIT=16'h0100;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n49_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n50_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n51_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n52_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n53_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n54_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n55_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n56_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n57_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n113_6),
    .CLK(w_video_clk),
    .CE(ff_numerator_4_7),
    .RESET(n365_4) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(ff_numerator[7]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(ff_numerator[6]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(ff_numerator[5]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(ff_numerator[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n374_4) 
);
  DFF ff_pixel_r_5_s0 (
    .Q(ff_pixel_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_4_s0 (
    .Q(ff_pixel_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_3_s0 (
    .Q(ff_pixel_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_2_s0 (
    .Q(ff_pixel_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_1_s0 (
    .Q(ff_pixel_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_r_0_s0 (
    .Q(ff_pixel_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_5_s0 (
    .Q(ff_pixel_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_4_s0 (
    .Q(ff_pixel_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_3_s0 (
    .Q(ff_pixel_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_2_s0 (
    .Q(ff_pixel_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_1_s0 (
    .Q(ff_pixel_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_g_0_s0 (
    .Q(ff_pixel_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_5_s0 (
    .Q(ff_pixel_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_4_s0 (
    .Q(ff_pixel_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_3_s0 (
    .Q(ff_pixel_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_2_s0 (
    .Q(ff_pixel_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_1_s0 (
    .Q(ff_pixel_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_pixel_b_0_s0 (
    .Q(ff_pixel_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_6),
    .RESET(n36_6) 
);
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  INV n57_s2 (
    .O(n57_6),
    .I(ff_x_position_r[0]) 
);
  INV n113_s3 (
    .O(n113_6),
    .I(ff_numerator[4]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n69_4(n69_4),
    .n72_4(n72_4),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_r(ff_pixel_r[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_r_out(w_data_r_out[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_0_5(ff_tap1_0_5),
    .ff_pixel_g(ff_pixel_g[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_g_out(w_data_g_out[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_pixel_b(ff_pixel_b[5:0]),
    .ff_coeff(ff_coeff[4:1]),
    .ff_tap1_0_5(ff_tap1_0_5),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  slot_reset_n_d,
  n1470_7,
  p_vdp_r_5_3,
  n13_5,
  w_hcounter,
  w_vdp_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_video_hs,
  w_video_vs,
  w_video_de,
  n86_7,
  n87_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input slot_reset_n_d;
input n1470_7;
input p_vdp_r_5_3;
input n13_5;
input [0:0] w_hcounter;
input [10:1] w_vdp_hcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_video_hs;
output w_video_vs;
output w_video_de;
output n86_7;
output n87_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_pulse_start;
wire ff_h_sync_5;
wire ff_h_active_6;
wire ff_v_active_6;
wire ff_v_sync_5;
wire n156_7;
wire n155_7;
wire n154_7;
wire n153_7;
wire n151_7;
wire n149_7;
wire n148_7;
wire n84_7;
wire n83_7;
wire n82_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n129_7;
wire w_h_pulse_start_10;
wire w_v_pulse_start_7;
wire w_v_back_porch_end_8;
wire w_v_back_porch_end_9;
wire ff_h_sync_6;
wire ff_h_active_7;
wire ff_h_active_8;
wire ff_v_active_7;
wire ff_v_sync_6;
wire n154_8;
wire n152_8;
wire n150_8;
wire n85_8;
wire n129_8;
wire n129_9;
wire w_v_pulse_start_8;
wire w_v_back_porch_end_10;
wire w_v_back_porch_end;
wire n80_10;
wire n81_9;
wire n150_10;
wire n152_10;
wire n83_10;
wire n85_10;
wire n155_10;
wire w_v_pulse_start;
wire n306_5;
wire ff_h_active;
wire ff_v_active;
wire n157_9;
wire w_active_start_8;
wire w_active_start_9;
wire w_active_start_10;
wire w_active_start_14;
wire [9:2] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT3 w_h_pulse_start_s6 (
    .F(w_h_pulse_start),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(w_h_pulse_start_10) 
);
defparam w_h_pulse_start_s6.INIT=8'h40;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_sync_s2 (
    .F(ff_h_sync_5),
    .I0(ff_h_sync_6),
    .I1(w_h_pulse_start),
    .I2(w_vdp_enable) 
);
defparam ff_h_sync_s2.INIT=8'hE0;
  LUT4 ff_h_active_s2 (
    .F(ff_h_active_6),
    .I0(ff_h_active_7),
    .I1(ff_h_active_8),
    .I2(n129_7),
    .I3(w_vdp_enable) 
);
defparam ff_h_active_s2.INIT=16'h8F00;
  LUT3 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_v_back_porch_end_9),
    .I2(n306_5) 
);
defparam ff_v_active_s2.INIT=8'h40;
  LUT4 ff_v_sync_s2 (
    .F(ff_v_sync_5),
    .I0(ff_v_sync_6),
    .I1(w_v_pulse_start_7),
    .I2(ff_v_cnt[3]),
    .I3(n306_5) 
);
defparam ff_v_sync_s2.INIT=16'h0E00;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(n155_10),
    .I3(ff_v_cnt[2]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT3 n154_s2 (
    .F(n154_7),
    .I0(w_v_pulse_start_7),
    .I1(n154_8),
    .I2(ff_v_cnt[3]) 
);
defparam n154_s2.INIT=8'h1C;
  LUT3 n153_s2 (
    .F(n153_7),
    .I0(ff_v_cnt[3]),
    .I1(n154_8),
    .I2(ff_v_cnt[4]) 
);
defparam n153_s2.INIT=8'h78;
  LUT3 n151_s2 (
    .F(n151_7),
    .I0(ff_v_cnt[5]),
    .I1(n152_8),
    .I2(ff_v_cnt[6]) 
);
defparam n151_s2.INIT=8'h78;
  LUT3 n149_s2 (
    .F(n149_7),
    .I0(ff_v_cnt[7]),
    .I1(n150_8),
    .I2(ff_v_cnt[8]) 
);
defparam n149_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(n150_8),
    .I1(n155_10),
    .I2(ff_v_cnt[9]),
    .I3(ff_v_active_7) 
);
defparam n148_s2.INIT=16'hB01A;
  LUT2 n86_s2 (
    .F(n86_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n86_s2.INIT=4'h6;
  LUT4 n84_s2 (
    .F(n84_7),
    .I0(w_h_pulse_start_10),
    .I1(n85_8),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam n84_s2.INIT=16'h35C0;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_10) 
);
defparam n83_s2.INIT=4'h6;
  LUT4 n82_s2 (
    .F(n82_7),
    .I0(ff_h_cnt[4]),
    .I1(n83_10),
    .I2(w_h_pulse_start),
    .I3(ff_h_cnt[5]) 
);
defparam n82_s2.INIT=16'h0708;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(w_h_pulse_start),
    .I1(ff_h_cnt[7]),
    .I2(n80_10) 
);
defparam n80_s2.INIT=8'h14;
  LUT3 n79_s2 (
    .F(n79_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_10),
    .I2(ff_h_cnt[8]) 
);
defparam n79_s2.INIT=8'h78;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(w_active_start_9),
    .I1(n80_10),
    .I2(w_h_pulse_start),
    .I3(ff_h_cnt[9]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(n129_8),
    .I3(n129_9) 
);
defparam n129_s2.INIT=16'hBFFF;
  LUT4 w_h_pulse_start_s7 (
    .F(w_h_pulse_start_10),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(n129_8),
    .I3(n85_8) 
);
defparam w_h_pulse_start_s7.INIT=16'h4000;
  LUT3 w_v_pulse_start_s4 (
    .F(w_v_pulse_start_7),
    .I0(ff_v_cnt[2]),
    .I1(w_v_back_porch_end_8),
    .I2(w_v_pulse_start_8) 
);
defparam w_v_pulse_start_s4.INIT=8'h40;
  LUT4 w_v_back_porch_end_s5 (
    .F(w_v_back_porch_end_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s5.INIT=16'h0001;
  LUT3 w_v_back_porch_end_s6 (
    .F(w_v_back_porch_end_9),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[0]),
    .I2(w_v_back_porch_end_10) 
);
defparam w_v_back_porch_end_s6.INIT=8'h40;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_14),
    .I3(n83_10) 
);
defparam ff_h_sync_s3.INIT=16'h1000;
  LUT2 ff_h_active_s3 (
    .F(ff_h_active_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]) 
);
defparam ff_h_active_s3.INIT=4'h8;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_active_start_10),
    .I3(w_active_start_8) 
);
defparam ff_h_active_s4.INIT=16'h1000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam ff_v_active_s3.INIT=16'h7FFE;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[4]),
    .I2(w_v_back_porch_end_8),
    .I3(n154_8) 
);
defparam ff_v_sync_s3.INIT=16'h4000;
  LUT3 n154_s3 (
    .F(n154_8),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[2]) 
);
defparam n154_s3.INIT=8'h80;
  LUT3 n152_s3 (
    .F(n152_8),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[4]),
    .I2(n154_8) 
);
defparam n152_s3.INIT=8'h80;
  LUT3 n150_s3 (
    .F(n150_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n152_8) 
);
defparam n150_s3.INIT=8'h80;
  LUT2 n85_s3 (
    .F(n85_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n85_s3.INIT=4'h8;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[9]) 
);
defparam n129_s3.INIT=16'h1000;
  LUT4 n129_s4 (
    .F(n129_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[3]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[2]) 
);
defparam n129_s4.INIT=16'h4000;
  LUT4 w_v_pulse_start_s5 (
    .F(w_v_pulse_start_8),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[9]) 
);
defparam w_v_pulse_start_s5.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s7 (
    .F(w_v_back_porch_end_10),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]),
    .I3(ff_v_cnt[2]) 
);
defparam w_v_back_porch_end_s7.INIT=16'h4000;
  LUT4 w_v_back_porch_end_s8 (
    .F(w_v_back_porch_end),
    .I0(w_v_back_porch_end_8),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_cnt[0]),
    .I3(w_v_back_porch_end_10) 
);
defparam w_v_back_porch_end_s8.INIT=16'h2000;
  LUT4 n80_s4 (
    .F(n80_10),
    .I0(ff_h_cnt[6]),
    .I1(n83_10),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[5]) 
);
defparam n80_s4.INIT=16'h8000;
  LUT4 n81_s3 (
    .F(n81_9),
    .I0(n83_10),
    .I1(ff_h_cnt[4]),
    .I2(ff_h_cnt[5]),
    .I3(ff_h_cnt[6]) 
);
defparam n81_s3.INIT=16'h7F80;
  LUT4 n150_s4 (
    .F(n150_10),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n152_8) 
);
defparam n150_s4.INIT=16'h6AAA;
  LUT4 n152_s4 (
    .F(n152_10),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]),
    .I3(n154_8) 
);
defparam n152_s4.INIT=16'h6AAA;
  LUT4 n83_s4 (
    .F(n83_10),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n83_s4.INIT=16'h8000;
  LUT4 n85_s4 (
    .F(n85_10),
    .I0(w_h_pulse_start),
    .I1(ff_h_cnt[2]),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n85_s4.INIT=16'h1444;
  LUT4 n155_s4 (
    .F(n155_10),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[2]),
    .I2(w_v_back_porch_end_8),
    .I3(w_v_pulse_start_8) 
);
defparam n155_s4.INIT=16'h2000;
  LUT4 w_v_pulse_start_s6 (
    .F(w_v_pulse_start),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[2]),
    .I2(w_v_back_porch_end_8),
    .I3(w_v_pulse_start_8) 
);
defparam w_v_pulse_start_s6.INIT=16'h1000;
  LUT4 n306_s1 (
    .F(n306_5),
    .I0(w_vdp_enable),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]),
    .I3(w_h_pulse_start_10) 
);
defparam n306_s1.INIT=16'h2000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n79_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n80_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n81_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n82_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n83_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n84_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n85_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_sync_s0 (
    .Q(w_video_hs),
    .D(w_h_pulse_start),
    .CLK(w_video_clk),
    .CE(ff_h_sync_5),
    .RESET(n36_6) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n129_7),
    .CLK(w_video_clk),
    .CE(ff_h_active_6),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n148_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n149_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n150_10),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n151_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n152_10),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n153_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n154_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n155_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n156_7),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n157_9),
    .CLK(w_video_clk),
    .CE(n306_5),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFSE ff_v_sync_s0 (
    .Q(w_video_vs),
    .D(w_v_pulse_start),
    .CLK(w_video_clk),
    .CE(ff_v_sync_5),
    .SET(n36_6) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n78_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  INV n157_s4 (
    .O(n157_9),
    .I(ff_v_cnt[0]) 
);
  INV n87_s4 (
    .O(n87_9),
    .I(w_hcounter[0]) 
);
  video_out_hmag i187 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .n1470_7(n1470_7),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .ff_h_cnt(ff_h_cnt[9:2]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_active_start_8(w_active_start_8),
    .w_active_start_9(w_active_start_9),
    .w_active_start_10(w_active_start_10),
    .w_active_start_14(w_active_start_14),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
q5yQh4H9e/HIC5MORTTcO8AztT/zHdKwirPbqGZqNbY6jMUd/bnUs9+3OYdXKYhUzc2JP/6LaGKS
zrfutcC4wA8EMWf0A3/VK1z98MHErLXZpTBc2eCFeHnj6lumdLTp9BKyPSZvtoff2HGZpMzA4aLV
iwzaeCr1lbBwz09T3v2euE9f6+0swrY7P2x5mmX5kUYHk2S4AmGYP+mgLoKzATgweFai7D0EP020
PLQsetmeMhZiAelKRoO3zuLYHlNZu8pFLuW8uIefwTCHCymnn9mwennHDCzHaXUGcdS8uyTmtXI2
4k5rgNCP40dQtok1+SZIUJSmIYoLiCgrX2LU+Q==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
4RKzZvX9uTz6mxe4BT0r0PFAlKYoBFkXprm4C9q2DQFMc2f92XIRYvWtQSL7mwFV5zeGS4ZnOATn
tuv21TSi59DPXxcYXEhj4hF2iJ8d0yNG/lYsvCqLgDH5p0OXhMcFZktU+F6JI2xphk417AiXmojl
M00se3IpELJa0BS13W6dlvw2/5qa10E7VMJqL0oNilWmRWixqlgpMoCTW+tlmYrcMu5pCGhjNH9i
J+SpwL1bmclv1IchXx5ICCe47X934WlCNIWvm3/auOBw/M+Qbq8SGawMDL7g2gnV+mX2mTGDCHE1
eroGmtEhJZABq6n6ROamaSjuyARrqFX8fWsSMzCVLgTlZceWEMbHsL389FDqqbfwNVWWwoiiu1sM
qvzNlauv1pH4/wo5KmQqgEBXRQGGtrqE7DucFFkXXIGRbru1wnpFOH9i2AHx5YkzT57JZOIbwhGh
MzkRw/o5+5oYplTl8CPcl8Zi4Pf3QnQzfjizxn0ElBgP27eB3dJWhXt0QSMSqNDnvszShubmOPAT
2Vc3YIFMHzicCNEUYDJ8fDN572NueD1BTv817sO3c/PIjGAGQP232FS1bnvQETORtMEOKhFXsj4N
6iGUytOetPazfF0nqb/bMT/a45TOwOkKXNVN4rpfGE3QFaem7PJ6ZBGaPwCkf1dHMLwjGavZj5SO
BkUIRujoL2qiMyjtwISV8xwL/+SiIpEtxWiltEeEmpiqdWT5tcyw5K/zNGnZPgv1P2LNhoUexvz6
Neoo90lFmK4S4NjF6G8lib6zQkzMKT8zGraY+3sLfaWfB/feHUllc/LGXCeQvhzSZfQtJ4aaf6Dx
ZYLjfhm3ECIDyanN5dEg+263DTEXR01hPQMy8oVHIasn1XSO3qvICCoxecy8rpqVoUZyLx9w+WWE
LbYlaZlTF90f7dfjxDqVy3680+zqWZqz0sAozZdF1+f8A39/nMUpddoybX6DZTB4k7zNNBJcMWl3
80jKt4DiuJvi+3MVMxfOnUvnwdNOD3GTthmNu34t5UkX/Sz8ZwH2B2aTrjhybsl/dfC7teeD2N2D
yrEC0+5Rh6VIhBtmQshNaX6G33HmzTaMWbBC1iFJde1NbHhvSOUny9JBfHQeGreX3xQfL8qFDMnI
FZoA5Byo+CTDI3MDUFzfT1b8rfmjprJGTeb1HN7yrqBZPOYykafPOfvNfvqTflZwnn0fNzokW9jM
NgSeDVPFMlgwgQNUsaffTdLQl3xAooVVUXBgbfhuYvz97aaG/EM1rTQc8HEkeAxXPwWStESGD8uH
9fEiXlKi/l61FKkCXu8QUfFlZLMcB/+X6LCWr+tvp+NUXnRWOeMTGKR6Y0NeLLm/ABXRcjUM4F/v
H/upDhPxgkX9jrtRXXXVI5pkQgnlUA4j+yBCJpMaxx+cFXyw4tgQf7cwDBKwiXkTkQEQHtQJd64V
d3BaONtqaqHhWQgHg1+Tm6UMM0lmENTMMKw6RmqCCH4vssKjpMZ2ky7bgPOW9sRJe8TsMGOOW44P
EFsXR29C4yyGQrG8tdgNCkR8wpPX/Wg86SYIh8Z76nR8xYnCHWTW7Qd5KdyDR7/9i2QLnGdDx217
yLt8xku+LqK5Qt1LYDK3E73cgtnxaXYhu/eY7ynLZ5ZKrasQcNB/xWEEuk8EM3GvS3grP7HX3Y5w
jkHrDutTGI99WXsJCV088L//MrUo5UR+IQIeg6xheOKjW0znDrkcnwZrJAVEDbvyJfd8pKblQbd4
ibxPhtWh6x3C1UK8eg5SkKOJ03J5DFfwoNiRlMcFlL2s/z/h/rjwctwkBK4c+5GWMXLUAzUoTkT9
069bDAhuVTQbiN7DBFv1eRaJ1Rd2WIxBRb7aOjvjTxvIzodVAGtjfX9cegLPyouGIFLuUDwQelbY
oyDtm6bVP9ib6G9DDFoYL0unqY4Ufopu2CZbv1H+zTlxVuTt6F+uhyAkieab6HJR68yABDad6dcf
jl4QuOWpVX1CfLw+r8uyS/7BmVSeo8yxqNEIyQgIbG9oLDtW0RE8JRQyY0wKaeSqkA9zsCwabt6x
a+WMKemHkiQSFtiH2dWYkMPZ0OqCATKVLyQXX5faq7kYxia1aKQ52yIaCtJNy4Spwka2OQRpNnLd
Li6yEQucmL9sDUFG8aue9TUJuarDC6H/elOZTNXYe5S3qJQwMk4yvVz1MACa2VK5eD0YGPSV6EVX
bWkxxPq6xFs+qBDjBeTmf/5zSFydA3Hv6kORHrAjrpytHHDCHxpDW1Y8BsQN60NesG0A/8QMDIe3
sVZNobY0gE1576pfNLdSo+Kj4L0TGHFb1TX9Lg7ffQUz+3BOGhTLQP6Bjx9K5bEgYgLS4CE3RgQ7
CCP64ZZZd0JnpByC2e4/jOOFeu0etw4fkLfOE8cNdwqqX/8yOxElzkpgrgdIRPwCTZ7lga0+O0PN
IEApI+6v06yLgdKJ4FKdDTPh68Ae8MhwMZ3tN1n4u7Jn6PFp7/F52o79uWf7bZXqs7iD2XBZGJR7
/2gCumkQbEtYlhZ/dUCvpe0j+ofMxdAbxcHOEG8Xh2FL8sIXyeZGaL2hbZLSEqQ8CXBWIVw06wUM
Xrusap1uHHqunz1TYOkCobRT+7esc4BsgCgWlV/hgQJKT4aqYuKqCxPUbZKiOpajyCvAGNqNfWMX
NwqxLxVYL0JLPwzpics4kP56Am9ans4Ppq0BJWMZh1Ie4VXLFUCB8EUxcoZ+pWcC2wd4Xde49v13
fuXcsUfW34yklIkDuO/W6FZe2c6nF9xTGmL9dXFlFmFDsNQHW0wVmxymBTRj4IjLyeMxwzAXWO47
jU+FNJ63Hdgvd+5G5EzApkLeSTtCqra7FK9AlapyfEwREwEZbQhYQC4Vz4MLJi+gnvg0xiya1ljG
FL8Gtvx4aP8VWv6/TnWZygftmY7tIpeEJCN4euSv2FUimIUQlaoZsg7D9JlGLvxDd8eRVLNCJhEz
rdNAEU7460vUFYAq1HwC4Lp0btEBV+1v1pVaeuCtuAd4+6yR9EyGNiMRv8BGHl/WOn0qLXpesk1X
A67YlTpNefQ2l5MzOETroYWZYOb6F+fghi4fAjalS7I5AihAtI1y093gw2iEJuGNFxLo/II/Z47k
sOiDy4aBWW32KQSvxLFq0wXLI8rAOWjRa2NaN5ogsERsnUeCUssymcuNOTuqAIoqhxuY76LKWps0
6AlA9d+4xoq1QYXWCeuMDypzG7K1tPpef9f6qqMhNRVBX74T6PIvCia+/ly0U9RP00ozLAPQzsqF
gcwtbzk5UVXQJ+WMqZOV1WirX9ggcBKj3z7N8OxSsy840e74Nx8nMBHHLxJ24iTB1CTnfQr8agGI
l0w+Lq48q645MUoXGjGAWXDmz/I1VwZjHsqfAo58dpfI9w8zw/s6EBt9RmAPemDA5uVIGdwe2Kzk
+/1Yz/Iwa4wJcO6OQUF1rp/16tpyVCsHwkmOhqm9j7P4gI2NSYuTw3OI99ttWrWKNCI7lGUWcoHR
FaGSYqahvsgq6RMAOChVc74MmQyHo6Cs8bVx3WAy5xmbQI6TvPXrWremKH2KdcLzi32Z7WyDgRGy
MkODWMjFp93w7oz7Ttgv6hGtv6CGq8S6z6ABCCaYtrAT8Zy0S+ymJ5iM0qKtr1mzCWLfajEPDmjw
hm9Z0IU0ovOZII/Ag3eHBq97JiRT5p6Tt94Qrb+mQ0uSCdNgPMEWuUGlxhrTGtvPdgf7br1UamLG
sjhuFrKhPKsFO9hN39kLtYsJxnqJvTuRJg+24O5WbJYBR0nCpwC/9QS2V+WQtvHp7SgBH/+laj3A
dQR1PpJvcYYSr2f03JqOmm5sMear75oORf93eNjTpgIEnOAUZ1AGQOh8tMZRQaiWq8YTIwaOxV5V
2gVg8ryiY3+6IwuZVNG9RIGDfni3V7ujmEwUffxgartAvzNeLa6CMKLFVgm2xrDrbBzvRkt5XkfO
A0DcFkh8+Nk9OKAdUEyQ6VaiIMm0NCuGrWQzubKo26/M5lsHk1cZtxT6pzDq0GZn7Dv9UL02ytU1
5GcoGWuiI4/MeM+4o9YWZkl2GkwfUAhy9cCGXxLCAjV74be1OdwM5Fqp8SnSQ/9DuSrr/CkhC511
hzGzgw99WS1gPsGgnpoziH7XtCUBMt6xK+eXkoVkyEK5N2GZgUEX//OGeiQX8c/pHKZEexXMYSb4
hPJfRk043rKA9BuvFkZZqasfJCQpoQ+yfC+f44tbQGxWGEIhmyVwHJv6PXiL2bzjzltvbigyU681
2kg77iYijjsKGGRexUthV0KolIqDBhZlg5QN5swG7UPOYVGKU0ERQNmAb1yc4X4VCA4HHl9OXnax
C/9mUK9eBwFBeiIEYfuyw61gTEALJCBn0ZLfpC6Hivjc///4QSH/4+jhacv7NmkGjOn3J1ZwUhP4
kYH21ylmT4y2Rub8Ch85PKwA882G8o31bhPxw3+eP116aKz4u+HMLCQuWc1JUUm9rZmVfZoUl739
cNyjNOO1ySwdxYsupZxlQ/nT+rU5nmOno36r7M4pULqDCKTHapVUpoLz+HGxHmYd84x3wycjYmWo
1mdUYMBlPxSUwWtB+pL+cDsDoT5Qnm784oHDUS7DIfDNwG5pJbcu/I8Fm0jGy0434njUNWWhb0Xt
rkepmr85GDH8xIS3kJVQH5qY6SRnwi7jhZw9bER8yArN301tJW4Wj0Gojc8FQNGzHeU2DIAHIkKr
pN9kiSG7Kq/LJsSzCU1WCAc3HN3cVPGO38UXIX92Ac4hPF4PHKE1AizIVYBdMuG4Dvlj3iXy65vk
T5rDIxZUFQxTmn35ygSayPWtyDWqrwnfzrIqILwTnUGfwcAMYqSeRHGhUb6waAA/R98WiMgNIod4
BtZcje3wB8+qRDN2E2d8g/vGhI0p0JBTdx9ch9qZpejKqX2kyXLTAL4gJSodmBk12mocV2ZB8hsD
pV+iUhwnwYvBN95uI1vcJfLfO1qQwK4PKgajqe/kf0iyfdmNqnZua5Ho14lwHUncIlOU8jYEYJF3
Awa1UTyJjdUaARJYmpd50Bn/8h2F+ik3xDkJZjO/UTEVuj+XZYCQE4EL87sJNjp/qov9G0sHz7X3
WqTtmdlZBO2UKYLXCaYG4935v91gIrrMZUjUYR8Ms1lmqSgGoTOpwlkWIGOca6DMp4GoHpRrTZ2r
+IeIWA2m7ViIUG+94lch3889it9085gKsBGJ7eMYZ4kA6jgyvOBJ9DQtAWugytfQwr0r/+XMQYZq
+yHbGoAlqwL8xm3fw3p1pt9VpPv4UIdlda7Oa4b7hNKkIrAbkkyoOciB62MOPvIWs5pkXis23EN6
BnNAtPtpftwxVnOhTfZPWTJWLBuDc68YBIa37zj+mvmKUp9j2haEYOy9c+cGjG8t64KIT3zlKt9L
HKig5Dl/AvK5ZuLNNebCrV5rCL3junZ0uhJ44zQ4+j/oGv3parfubX2S6xiUJPxajtXSaURQsGkk
soD4asjMiNheuAb8Gdz2Ya1Yby03IPB4Ng4EVZayGaMZ5Pf4a5m0els43rcbbxRJ5faI5XYhgLWG
QeMPsLF0A0HAmau6JGQ7aHymJpMwupgdkn6OYv6/V96ypLqikilsrbuhmiy8RphtOlSQqPlah+wn
R5nA+Twiemv4Sc5R4XuQhynTCtAoqTwb+XTW5s5cyMN58qbF9H/Sui5Us2JRb3qB6h6TKK5Gwjvb
ZO3sQf7CVWelCyJWaSi02sn+9M0cwaSQqm8kEKsQHmGrMA/Vez2ZVXG15k8ddP9WuRNR5UsUmf4s
fKzVZUpMT7VXXUwz8N8Wj4SF3Y7vliys/OWwZltTFNqg0Qhko4TdlCrPLrIBj5z5eESGS7+WxPnu
Cs9HXJtqzMS94Rbc4FuyIe2kAxiJknRfGVVx/bo3BQLHDiWplRaO2T9O/nNdpYs5KBNzsScx1ftY
DMCIP7rNy3CWlv8kOfa9dLnUQJ7xYlm/aWZ1LhhfH+J/YampDarS7j61e+tI4PnaLU6/jh4jvDCH
i0lZR9Z1HizDuPaUP5QkL9pObdj/+EhHgldKuRE0vJlWjUHsriwbMSIKZg0bfJT2gwDK/ke5r6/C
rAKU0kmymT5b6xSpMxRIMYMof0OwHaPnIEJgNZyVMUVpn8W5cWj88VA7xeSuC1fKe9/4ZcnGjbf3
sC1AtfEQkH9REPhsU+6xwhDVEquIWyVijEkkdgDIczibDFSMBgT65+FOP7lB5ejjz50Y7Hy9SLSR
Yi8rXclEcM6r2y5iLPETDck5ecRb2i7tLUEOF6CD/Y1z/H4Lu6uIm3BGxrX1p8O0dmq4xEidKLZN
YzKWSC60i6WeM1eaTFfabVxZz0b991bKXAcG0M/LzkFSOthxNDQc27U6M4xDZOI9MW3SJmv7Lr2b
5g5o8BbVVm9uHkSKms0vB9SQObXthrgcYwjSfP2TqAKMfaUHAyeDUd27+44QajzrnP4nmolYY+aK
lidDplmD1w0AWBWxyqaJMGl0zFFVaBNTGyI1EaKiU3wjCpvvZQK43NQCM8KX0Km+mPvyHWrSqD8t
7fsoG7tKCESRGGyrzU8FDd/WUEcn6BWJsc1qbAn7Fs8jsEiAnX/E8Fi08W20Xxi9IGDLSmBosh3L
L40icVMo8SeqON+8r7rM/+ycE47tt3eg6yExZLiqzVmk5w6SmkyiYzzh2wCdNgl4+//zGOyu8/RP
TwEmkNyESJDtrw6DE4i5XKhSsnhlf+qKpIz9ifAR5R9k42Wxae69VWMpGsz3H0bKZZuEAthcPdY0
ci0QtrlQw2DrQMLJZu99oWwkA2Aj2bbD/WLXpqXOm9DFbU4DPXL0q2qvwSaLeth5orFnoI8RgoKC
/iVMbJ9qes512ey3FIz/iU069r3wYXxLmHMfHXiMSVO+0p65XabRq3M0DJ+ys6d99Uolfntp36+4
LOal3PSUTkWgycbLBMUcNzLhD8JgMmkrRcSgD2tTS7zKv4S/oWsvokK9Z3axAzfgStU8yArjYnnZ
zupcHDsICoO4WC9wZ0k6UFPVjvKLUlr/MUNvoo3sYafc3Us0uW/S0AOt/pW52koKbbQGOIYqKmxh
SAbK8l1SH/8BI222lFjOnl8WyLep0sA7HvlJdb/HhI8/xeGBn5h7FUcOBu1TIAS2GnjfbNZXRwE+
x6wPFdMlX5EV7c/3YLyRDEOs3iZVqECcwY+NIOgnpp4i/r/n0kWIU9C7M7JLFMLzfSLn9VsjvWfz
GFR/0N6hU7twFxwXf3ojc5Xyk/Dsr3kidZHcgqSrxaQtoXzhRvsOvnsE7e3i0QvTjxJZY2wW7xtg
PyF7UabM+eqXod9/JMxEgsi3tCdf5kJTKyMYYrmPZLNMil6+QNltEAE0mgPAqFnEzq4I01R2I6/n
SfSZMMrbc7nBHXXLB1CRLXfR95SCbmJ+79HHkcyUkbCaf2Ge6fE1shIuAo5lFUciB/pcJGJ3/Mum
NJiEYMj067pS7NNWvIPruwKtli8x7z3o3NxReM2az2LDs1fUQszUt5pv0bfbx4VpAaq59RRiR6EU
qlKFYulM/5hoTpyBmV4HhnwK0HdiUhRVhQbXu7I/LXgscptITce9HtFSyIk0rA4LChdSoM8zLBTI
ZJ/y0fpIlQfqIyuFyZPfCiE+s4u2t3Fyy4I3SLBcZ5TLj67LhCtQ3rGn3AYTANkDlRddagqsmgAP
OFFy9SgTV5Nf5OxkHjivtoJbTzZ7cD8DNW3nT02bU7gec5eSilSufH9ipN4CV3iCgwlsmUFj+qUs
arRXjGHVUfmXIluexllhJ3AuFNEhvvYMoNOFOi4fsVSsoTGyN5W8aQhbF8XU2zYvVJRHUjDHTK9a
i810mn379hyvKoRG6XwhSrXEQlZp9NoGNzz/UjL71drxrr8/aDQdafqZmIbm6+lCAe2g05MkseVV
T5lEYSuCexC3Q3tpX1QJOH4+g7WsLXoQ9SKetUz3dt0txx3pAl6ZcKp2xv+1VH+vmxi1VzFZsU5q
iUketvd66ZdmvA52mg3OLCfWjZdhhRQ9rBEel32yP9cgGlglXJSZlcMkqmD0gBnr6qjPx0BYUyLC
rzIUvvBlqxBUNCdCDvO45gpFoTFETRDmT4WFi6t9BX/tImj37yX+u9XgMRK84r4iLfap371nob1o
dURXvGsoWM1RUMeySewiN/L49K/Z7I/hgKVffHBOW5DdvgRLKJyDzbmNUUS//wqmfOTIT9cA/vMl
cPxpv0tkIbu2O4IAIsngdFLROV9I3IMwUZQWop87mrsmXGibBFZMrCdDZDN+J8U2RczAjzXuEU4T
zmyp0bEYdUmvPHYZC5t9O6WvqOg/ILmOEuB1PNjUaPS/iA5MG0Dnkgn1K5blyhs5rL+g/ZBBAPoe
n/MmB1/1h560VwVH0C2yTgRt0ckED3mVyDxjNZM2tBK5wv3auQ8/p9FzaI0yct+KCSr5qovl2oh6
8loQ7Qs1sggRRSsYd+2syUKP8JnUmDitp2hKJv2QGIhCAdNW+IL1mzMQr7oLYKDtWobzCf/ktlUp
lERba9vpl7lSb120qIph4FZIk8IEZuw4bh/VP3Eii9kj3ZcJQrTpL6wMV7JFSNxnMKtk1IRPNJ+K
xDGgWZKe7EGj+luthaXRpMw1ONkUtL2sDNQGGBx36f75DVM04N+hXed/8GKHnzRLVYsSfGqKVAfa
JYygtM6ALCJ52pMdXc+mYYNy1jFGybDVyWgyRgS3vAX2VYRd1pcZ5gDmD9trgSWw1ToLYXxebPIp
1rUAJG8858L8+7rK5KAOffYtDn+4MHtWhbOzVp1KQTI6deRn2FI2BB7LLaMkqxXVgL6lluYRhg3n
z4WvZXJpGZqu1eBGyKn6Nt+5kCL4kfdJ9VG5cHsQyf3ElnhIdbsEPHHiSYeE4t0H/1ODVEqeeLjV
MeEcPSBS7mVt2OtqVDauUnQPWXNMNEo1QmuryCZ9eT7nlGR2kilAZ62KljHNZj62D4jROWdQ5nxW
PX1oanzPZSuK9p8QEn1wlEw8iARuF/Hij4zGu9vD8bIGN2WzV0cJVVtiXDAR7xumwguOfwa0L2OZ
ktfk03KR49nzu0sTGgkRUlNEArqWnBYHw+xVDbiiFOmImQY2OhPuttVTcwgZ3gX88vvqMqU4amIP
OBt+SjQULqALVcwkCgxvQDarjbnZjj+zqmhR5134e7fDrDNKSIK0NqRuFFt0x8TZKjiz9qYaCDk6
uzzdbbdQPiX+jyayij33fWMYdVY8rNYfG8V1U6hgw0Iok4mhoJsMONYOJV5BengaPhkBZ0AILSg7
af0s3K2hBRLSsZ5tk78UxaCeXMyZyQ0bM1nQSPFn9RYLFhkNLnx9RH8/HeLUEr7rqhJOQOcDltTM
sGLesDyeyKGxABO2YJo96IG/R8CfI5b4AqsyWRD9BcnjedAWI4uaqmmIVRksbY0TZcEa6MoOj7af
fhHKMq5zoUIXYz/hDPZGaqZ7dAB6dWopzqRHgxFua8jsCgN2qSo6RTSwi/n1VyERO46smdE0YbZM
mhAb2pU0cR1YfX57fZ0hjqSUnMTFMEdh58F/nFWpD17CMoASV1kzXsQZa1Bvd9WmWlWutuZ4Z4tm
dc8MAbJTWTL41Ga10eTjvVZgj56fPxMLa/EeGcivd0mCE3jFyNChQHDWJGJEEaBmdS5D4IeAFwfw
v6c5uB+5eqOnM7jZBRyzbIZD568SYJzaq0Jrfgw1e4IzsPmuniNwAgKcnXWanKKOTyOwxUQirHpD
gTtAtyWJddbb7JUml1Lmw1OxKWg62Qq+I2lIe7+t9Uyw4akrN4U5vifc62AKbQw8v0N8xOv4xf+A
Mfrq67HrYSoBMptjAGjZrD85Su0qtYkbIVOFl7Lp8JOjh4RYnqS5ph+rHxFRm1kunobc0AvkT7AH
RY9B01rRWhYHiUs9UdFqamshcWXdPIYm35OGpYSd1AzN1vAzWoHDqdh8p+bfdcC3GyZ4CZLt0keI
Nrg2M6azQZxfLLRMcYAJejFpb2CXW9gPB8H4UYjno5nBtGHAqlWIxFRex3jYoSWkdAaDRepz20IC
CKkNLcfaER+60eHYIJ1ZUrl6HWq16pTSA6LJ7ZEKIeyJtlpNhJb/r2YlLnqeOo3+CM0CeBlzECD8
nbykDsEZT5vdcS9EcftNJCYTVt7qPcRfvDj2nOgXUQh7VATSEbxEuK8fs4fKCXfLN/FiQIoBMuLy
PtI46kPjGSzwekjEVuipTOVZvmCalKPKN1AdLc25vyU0fdyQ2KWO6m0RrLCWbLbNpArps/kuzV8R
UEweOH+e8xH1xswXwkYimCFUiAPeR8MxyHsM3i9mFnGl03/0ykhUYcjF5kayycS+gND6csoAf5Q0
Ul63csqLW0B6v4tcmwVccdd+7nyTqfZ9FTzTN7AGaS628bDEsEK9/yL7dINChsNvWAknEO2ocL6a
BoExUGz/BuGWEktMdfl/iaSsCcx/YdEW/mzGq3IW2/nCbJmfgTODYZ0kmR+JpGzEtoX/1zkndgzl
WNWrtuTR2KR3cY0ZlW/oGtpvho0CPiyGDLIuvgiRFBOLfP3+o7SzDZco4YszipbRv8hIeQcRd7ya
mZao1u4f7XtkktPQMV7hT7JIbNIYBhbKmlP+5A8qWWHqFIVGGYQIlm6phRo5OyEtVhuL8MJoaKHv
l4JP/P8jxApn0zLAyXQibgNYVZGT2QlJGUVXVapym+/CLHAnP030QPz5/9cKFUq6jf9rbqqnl5/E
acWTBwLZwIqkcJWsYGV0IWC/9HzyLRu3D6rNAri82+PVvLtk9tyq1kyfW2Vz3/cR737xkiAFsSma
h8h1Kmu2uZOCnnvYWohRd7Fzgf/5XO4VHVu8gsoHU6VYUEoRJwZzAnyGcMJLushf7ONr9H10H779
U+pow+Z5Ill3l7sjqECF3uVr4Xp2hTjY6Uiy4vf4olfpu55/l0RaWROSVQjN8lOCllsNDFg4jeKb
PClt5kRPEm6x7Iw4c5lC3h80gRYXMi/g9FXVdZu46kDOMLsWSOhm/AYxludTLhixIp6UnfFmG1G3
BDnmcJrOjjC5nm1+XI2nBbyqCBAJ9dbTMenf00XWQAWq4mRQgXSzcWAchmk/QwZa9gkDyK9twTYg
X9l7THEdTx/3Z3ZhvTqCeoiikQrtlVI4kqZ2Kkc1KdemQLwa8jYq/wtJjkRFDGft6vfy5Tgmv3Y5
Y+6YieghAOZwlTzaizzSat7i64m6veLnIxQM0gLp1y4jhB2KOaClpu8WjGuquk5YRh3BgFXxvoMf
5aARgBRRQbsCWOGzATl/VUtbD3zfjV5ej+yQh/vrU2CIYh8NrFnO1rP7Hifzuz+gegakr0NKrkHR
u1BMzlAP8KrNmP63gmGvjL8zEfDvoJq8sLwdO+E9QJViDjQ6hqN4L7uCE3gm8CYXSxkljQXvTLAV
rrO6ciM7gSj54mgXdyE5wkgkjWUe7F+vkgzOoAbRJOAK4D/rH9ATvz1Uv8gCxdMDDDecVyed8C4U
bcgzpk3e5I/rYUKwsu4N1nYn7cUUFQW7JYN5MpUcIhx8Z6OApCB2arWYA6lBOdf/Ar+xvALRtHsF
I9qdNvl5iUM3jMYfQM30Ftert94tLmGYM7/rcdWJt6TIuQO/RS7REqq3GN2VYknD2it4U/hD7SWi
LwC8fhHf0p2khkar40KmPjyqPtdnpROH3/1NmtgC4eksPP2k62vAddOeW/28z9q773qtPz4r5Uih
KbAoF8M6Gc16NnMsMJTVBfx4h0mzSfKL30ZFZlGaOcNg92jwL+omNTVUVWmlDMh31xRiaGyVrS+g
luadnfYMtpiVsHaUTEhVG3p6JBIPbNvOdCZ2rXCS/pUc0rv/FeaJd70iPGoxXSgW3whT0vsuGHPd
wO5oHwmvWM+fkT1iRUgdIjdX9hgCnAYPJvzglU3+3u0smPZ+xfeo5Hm50+6dOkH25u6TzkYnQ+Ol
92rqZMD2tYqKa49ZGK8SulQk7P1R53LAlr+HTLvLQcqel3/u5cvkUm40PP80GMrcLpd6HxfGVtfP
JyxRpPbkPouXUt+v/Gkgz0i4aW/N/KZP3GPsQacg0KKJOMh5/5j0uhiUR/cXF0ZuI5qqknPeBtv7
L9d45XD3/LtTgW5rb+CIaU7xhm8CqwbDtEv05MwpHqD3OBh9GxCDS+V0aN133LOF6WH75PU/VJgz
Q7bCqJhQYXrfQ2P4uX+K0IjI3CUubBGh3rkyQvatKxzhN5i3gVPylKuGehfQgh80y7aAPDOU//nY
uPllvRJkdy/g5aVCWTq78/UgzZ7tY9r5xmvSJaIFpFeONkXBFlgaCCc42gTMxMBPQppKNvHIJhxC
ljs4cpSCpGBFHNOCUq6HFWL12PDQioh66HTBfNSwgcIIHoVVD47Lo7J2hf4hH/Q2ji2+j+rgz6kR
YKrPGPLOTLTv7H4i86Yff7jvOZC5gCqhQaVeKgv3uI8IopqFpyv7oc2tzY6gBMJVpTNds19oXz7f
qlWOdz6qzVWFhIpYpwUhEkejC6tjkMGDvXGO+nC5hcdOoomBY3b3SRYL1Re7vL94CZ54E/1krSdU
Mpuuvliyssplzhf4eecQwvT50WPq7EbkyenAa1Z8vXnO4dSGw0zlpu14P18iRu9JkOquSyTQ3Zb3
/bWzRDHNb+zE9Zh0IJxrnDWK7t3beTVVXvkejAEmt4RIPn6m0Kvp1COHFbLkgQKy9g+JeGcRyZx4
MzoHR2xvgJvNAYGaUU3NsLGwv8kOVCFUOwRjmeCrjeNy4yNQtUY0W+PCRND7S4KDwhW0utewr7tR
h0zeaRlvXh3HDnkJKqrrW9FOZKc1zY8JvrC4F8iaBTlaIsUmWazPYqhQjoMFtDUxZjd9k9c7u6sQ
GR7y7xwoAv+qtIXunQDoH1Pbw5fGsXzQISL9T5KdYdrZix9KdaQrFETSMrUn9FlWsJ+SMygEyIL3
ab2d6OmiWk+6d1EoUVKWloTqrkmJQn5QYcgTV+4qCIMfyXTE2x/QO43BKctG3Y4YEP4y/qddHWmI
2tSHWMnAdFPOgHBj6x3oaUr1LOHxrW0SSOzGF8cBQeGY7unzuedWdcyvYS+qH8mm/oRQ8GZRv1o3
xGRXKHQfTOM3dySCzlqKqw6B3zSvjfsZEcbZ1tzqOQq6luzrhihigpVE9fIpsCkYNjTqKnXZ8ykD
JBryzarYGo+9Rj4if6+RGBd5nAXIYUc4TXRHfVl2l4ZfdYo76305e7HD429kLJbCp1OXgYvdA5Ek
ePWuF2zxilyL+qec8s9yZ9YyUhxKsi0Fv+v3yLwrg6o0cm5A5TJ+14pJO1pZKPq0tbmcYJ+1Q+tx
+UgD482zPlZHKL2XkZHFw2quKssre/60OLZdKlOEz0UALGw6szJsA0aoqbx0Y6fUD5ZBiO/80aJd
jcOiSGdK85ZNw6pO+NQY3xdfyMY3WNhi7qmbcdrew4fmOcuuKZDpGaQxE6th2JQqfNRSc8V8+SpT
krZu2L1nqm5gr1ic++400E3dBaDkQ//lHQD/6TytgH72YH8qCmIdNaUjJs5KsbrHV0t8Onvhcgz8
7t12dnTX5haNv1uraluA/d/uQgqZDf/kIqQfKEEr3lioVnZwtTHUcxwZDgDJ4oppBzs/kOj1H7f9
gU6m2sZcyYAcFxbNx4JFn/zySTX5dVCeeK/CL59vLyO9Kpuc3MyUDyuUK1DyHPigGa3aI7f5w9AX
UK5ng7sRnZ87JxpF/U8hKAdQbQLKWH6Ms8xAYaIn2+7dFvxd2+LXdA2GgLJElrGLd8MFalQOvckw
Jzz73zby7droXkTEzv/E7jiIEsQtR7qlJK84fXmT6JAJoEyhiiJmvfOkfcE2BNdBve1fGbcj7LZH
ZaP/eFFSTFjQG0LM1BmIWiy4wPnIMDr4uUjfpbAI9lLDBlSqXnX1dlj0UWXNm12xngBtTtKSsEXK
O4oLEe0i6IW8xLoeDLA0pUVsOLxue3T1u4kmM2VXsavcg+iRuW8B5KvbmgSwUlKmwaGxM8qupvaI
MtMvNWMbCwb02o1icWlwzSHiMtXu/RYE94EmK28mkVYp5L3K32JfvHq/dPNyLVUKpblssGHph2jI
9sY0q+rbQvhpQ4hPEhmUB82VwxMKBT7pqhL6DZLeFkNnf1lV9Wg4Wjcr8xy5vNk2IkHuwPyZuouU
H11CY0A40LsHAqUaxRnVt68s+C2kkwXw6aTUdm25bheGdks74gG+aTJtNSlGC3v4pqBHD5MubVwc
UA9jDV8NwPpuTpoNGnO3kUh+grHRv6bjIMgtLzFsDO6cP8B4iNUIwOjBFnQOpn8PCH5Ac26WGLye
PYV+PF9qaTEQvJCoQMAjdYHO1vZoacEC0PfprCSvjBn5yhlNdyUIXlcZX5NoxTdjRk9diO8ugBqM
Y6xVzxDKFyNN4MG1VZfkYvn3DNd+G9/3cW/lBvvhjGcPSxeJQ3wFossujjUWDZHg9NSNSVL3uUMU
unA2FGgoC5AQHbk/XxOjueJQOuSeHFtjMRBpBv8UZcQPPrt7MYCsHiTUZQyJjxnBRXLDe8pJk6vH
bO4pztP4Af9SdsMbjFFYS3FUPmiMNeakCl8HD+Z3rPWgd+H1w6xfObsaH+XtkvX/Xy3JoQnqPmdQ
EKvhEH8kkGrjUWnnLVk6kl0Y9RXG2R/pClbXqCJhsYow8Q8kXoqIo7ekgy97cXChz2D4PEUaYxa3
gIUkLSEMdy/1jvf5RzRCfTyf63zN1o0crPhCQDDgPwXvotrEVNQNRSzty7a2NsiBhrlhNO2Hs7mx
xo5GnxE0PtAjLVngKJpnF6MAuqwneX/GGokfeMa9sFazh7QZZM66JQ3HHiO7YZPwdTx8v4igXreO
RlC9JoR0raTIUx6QMSGTrep2tc8UT6wGvQe8Cq2T3YwzBaw3KXHvOFY8S35a95qawMFCGljOjAY+
CiOA+mRl6Zpi5x7jXhEPle3vvWWa4ng1lVE8TyPJWse7Vh0gnrXEutnJjJU8TH/dTbgdu8SnUYHN
XsTACrQl1qd5bA8USt9nglAqkBN4I6ueGEo5vatnGVYlnNUJk8boS9L4SaHpxMo/sx9xJQXc0uFs
LghRyv869okLgVHjj9WspmwqruxwImpyYagVTEVFZKZMk3c39qWZD9LrVGr4wJOGJT8HJE5Fx45l
v0Na4Pv059jFB10cZCApXV9q0+DOtS+BmCmht6xSZ/BHRiX4eD5TbORG291M2oOEDHWABYI40Njr
hDR0dn+Ro1hC0qypZe+Ej77K2t4U86mbyuTL7ZXUtpl/xB0ZloF/tU2hYSwmOd10uHkpgZrY3q6Q
plkJzgOcIiBdsdjDl+4aHjsu6wtWMKUGw2IcPqbOhh6WFFEqL92EklMARR3N1hDe4jA4DgYgbM5f
+9mtF+S2OoNsxsep8SQwEVEjjUWJpS04wmyGuP/unsNrPbGpkogij55hsCfZSw4igow01Pj2Otzo
Kht2Y8OS+TTqdTjU6LTznlkd7gww+SYLq8EsWYMhON5R+hqRc9lD5MUua0eEbgz01D5MpRfUgWqD
92VQKgr3aVCdpFMDJuyo0+Kdl4WbYYQNVpzwkHVHl7z2NfzWI0Eig2thsg5SFzoISGWKkGJdWEN4
P1hNVl6RGkI6llUMJ1s0/G05Kv8y1JWMHOdcWlt9tO2facrKtgnBjgAZxxxUNRxpLu/buzYYkEmV
/mune1hWXRxpW+BgOFZaYB8jST4L0+J9bOo0sdNSVWSbwLWtiSDvATTiB7ROLYHenn7yEcyI5xJL
v+9BsG2un5rw0qcSA7vY6Gmil3icoNG78tua0/6dW3HubC15qk3xk2L/l8YczX+8dlM6tuq8jnuW
eoiZjqlc0RfeuoOJL+c8c7z0YyOPq0rBoPqdzmr1NeKpfj95G9OghIucZrJF+dqXIy8LccDLHPu5
4oH7c7h66lsE01Pl74qhksQEbXQrN3ldOYvf8y9lFf3mgt25iQxKc7EBE+sD79sf9JT+C+RkPnLH
iAxIvMPS9b3B42VV/x7KKKF7qfNfdSCqU61yYALhf2ai8sYdxGWU31qd6hdwAU7Dw1Azz4v481DI
zojYnFOWv5NUPDG+gDCCWK1BLjILwIdL6ec2hvQsUrHz68sSCpd8boUl/waW40TdLInK650XXsjG
O/1rUHn9M91R2xzVC6iozJowVcaFviCBMzY0bW+8kCPACsGBxR2eheeYQTClooeQINSwtBc3MfZw
1b8t9CylGLU23olh9F/Jvp3+WHayh5k4YCoRZ5R+KOd4rYOnnnBDatgSR+/lSeXeYJ8qpMbYpIn3
XL+DoK/uC3NkB68OpbxwX2tu6HXwxGgq061svVt8i1OXvw1PLOU8UJLMdf6CinKibRPHpAuyOgE8
YzvAzeZtK2IeAqYCskNN3xWUAbTh7d5EVZQLkAMNlyfb6EaSSfLGuTaUYNm3oc5oEXNLomG58dvY
aqm0GqhZTzfBSJUy/o3MQ12DtHjF4PDW7VxdwzXaFN+Khc8Jv4pNvsFfbg0Fzj2XGYL/ZK7tjxfG
km6W7c5/tvL7i3P2owaFQG1suMdDBggSnl87oYm7lPMNjtRD7wba/cAhGvyM9xI5wsfq7piIKLvi
2AbW76UEqmBBs2lZOE+Dr55yGBpANPEmpE51Hj9k+9+hpRxnQ9PHqGFuDNJel8tRADjdkVU5NhSw
m2qh+57/Ka9lU6wC+FUdkRUoq6N51TZ9xS84K8RCKdoS/b70l3sEqoqsh7rYS855mQ5Ll+NETo0H
gHozgieHCmHETBof7c7Sybz5e/vPgHhFTRaugzb6U+kpea3wa7QsnkryEHcOO3kBNQeBazHN7ntl
3ZfWxNPj8dB8uZUSQVV9yYsDcg8Xsm9Jp/YmvEbu6I6BKbpjcIaMFM2bH0BXWz9a/AWVqDDnjP7w
Oox+WfdUxxtUqz/7WI+6+NkQpWdl0Lw0FtmIbSS6LP+ZsemzHAhDwsH3+C8VKEVqO032zSaTbVFJ
qr3EKLvqDSR6GR8tqI1x7xOV9GuUV5+mc8h1jH7fySQz9lG8tuNJ00yZKxLAHayr5lQEqyqV6B1T
K+Al5adgQirRjbMizltEwfVBTYYq+7hLV51swWGB5RUNQISsfwN+1aVZJs/6XERaBFoCdyEB+bqE
hT60Yc+6WCVthVAV5O9oqVFv2qKfKIAjRmLdnUhMAGoBZa/qWQ5D3Uzw4hZPUvzPln6gsBTfV3t2
3cYmYteziRZvUxTBrt5w/N/w75dXIyTMboajmXJpDyYyqCcceSuzGEnYMCKpdkWtTrObmRnTfUMW
R5njI/nyE3RKoc20WETqVXD/9TtU1pjK9IBR0wu3Agf93kVPt8ktI0/mJumCsNLQw8HpYqKDOB4v
A4BHziLxRyjZkCOY6pJoDexhKketDVJNcD89s2lWBdQ4pqBOYQ0KsN9CQlMpQgSCsBrY3092GD/6
8lcvrd9qsq1VVgXLkx9DxBLqiZY7Eg7mR9IF1o9WudGb4HCMgzSWuGviAAvydLD/hV0/0968Gkfu
Y9VBHzjCGUnZO1XAla+eyJnyzKs70NCI5DVrdJiKoDr/xqKwldFX0KWlvSKjv6I7Xrxp4Om7k6cM
7v8hHpNRU69m86dfjSdn6tDCW547A1SMT756Qky/zeOCFpMweuBdE4IAaz0RzVPsd2S9/+mPyLxC
NcaZQvTYN1utatxiVooNm1xEEBZgFAhgsw6sPuKmnurdYS/jXY/8o8sMYTQKb8B5RXNmaabhIGoJ
ufSS8jAWTyKpIcig+TLcGwFVysiG10S3P5uvB61TiUBGoYoW7ca9RAJnLlV9oAz6eCgC3xq8niqS
hzveT9Paq6h3PlZST8RifyvpsYVGxeA0M+uz+ELOHePVhhPn+5GoakAtemEtGLwhwzSP0xkIBMVT
e9nIcsKg2XJTjmuwp80/u8k5qT3cMLJq1riefADSpzMSMaw7YJgm32BKYU2sfZu+WVIp9PSQSYTT
nGpidc4LvokDhhFkmLzrcsXS6i5OvmYpnfzsJv4q87dIUJkfY1R0Ocu/GSdSrUF+izaLZSgOTbT0
U+7+pAa/iXKQj+pDheSFm9txqVZrMvcbekZUG1H5+cfjjEVY8kyMCUzHeMMN15qVqOC60IHfudcu
M+fS/dD90l0O9x9vL1Ew88A3zIwLF5g0EeYynAvuTpb6dKsZsrDcBdl9Fq5wL/YHH5rBuXf6mhVn
PSRvZ2BpBWBFWWltR31m5vBNUXXYIboxENu1SAKHOcoE7dVEBsUZuQ2K2+gEzzGe7iXnMS1kY1pF
bDgidQOvpu5CtR4RjEF0nzGycYUPjUHPooGLuUQyFyfODWvZbBXSzng4sBLRZ607745wQpv5z0b0
vDaD1imaGskbAYIzStdCVxmOB0kqGffgH1eYBtrEPJtU5nfgul9QMuf7mXp+ie7XxpQ8887y5wEX
ypkMwkkcHgD/5gbQ5fXwxkxVGOk6ycVpdNWJZKWXNn+ICTwGqGh6VUxV2AdhyJvbb+WLPVpY+1fz
OHxWhRxyK1hJEQgIUERNP0VBabc18iSIfUK7g/k0gbvquu1nGeZRi1h5kBAlzUwoO2Sgs6BcnuL1
nAft7OI211utent2xjWobMHsICMAheSXKCX9u320DpsaDQo7EH6D3DGBCb2eOb+exqVKZHPHZb8V
xMySWY68qLhZJ3fPqRVkjQwkSRKjqYl1gKrHGbYUjRH8G93/wQAy3Gkj21xxdUa7B2OOsXzSkxhR
HpkbAnziniax/HOYgEQlGs8d1dm/x0e0OlyFyQXhgHjJA7RG9lw6oEE7xvrTQwBlKSenu4HB/f1S
eENMocelWHFp3UyGQjyuA9o8wAZInZjRW3hYPi7nMLW89nuOqy1Ju454BStcHii+QoyjYIh84NnY
R5YxT3GVgUJm5UrKEe0R6Zqb7ZvhP/7huaOvoDsOMU1Y47PZnECBIFueciUcURefZ3vyyUFzEVhU
yGGoTdFRR4AtdY/Gi8BzBqrsXTiWV1TG9FkopW91WDfjtcz9O7O4U6gZq06pzZomKt/G7W1aoGTT
4qljQwmFpInS5VndZEqhUdObokg0o4bOpPyZG1KY1/XCtBMy+N/p8C9DAISxPWuuX0BbNl883l8M
N2xu4USel9nUZlikdAlTgdhfhxSqNjP6+HvdTqts0TSF7IKow0ZZyZiZiJf8BZP1Ssu/CRgf2RAF
LVY0FyKYA/LmkSfrQylM90Yep8Pa6eP47/elBDAwVbSVmfy3e/gohzJ2ujb8Ra3jix28NZDKyJaJ
BJuhSYZN8q7afd7Rd6dkC9GdCdNz4g5cKYvWUFX6529RNep0NUa5ilVHu7/6dT74IAkuWLOWlTPC
ghYF3KF4bnpPoRsH7k+oBf/RCnVa0rCc1lNJ0iwX61Q4/RsPwBjwWy9rWqwXM6bSz/Aax8IVASAF
0pgbAP06P90iQ0FYx5g9ZXm6sXa6N5LLw24Oo1a+U6te8xbI5c6x6XHQuq82FK7sumQNrpKUNvIK
eve9q6z5rgUr4B2crRiMbkKJ05VQ0X2vecuffkeHIOPMrrE1Gz+eXVRgHtctl2W9cLSJLyEEYzQt
auGPqiMbaO4LWAq6M9mmvsM7blTDzV+fdlB2DlWinJm9U5bas5VaHD6ZbzZnUbx0yBc2Ny7l/kFb
1S0vnzy4HJCOnEOzC343wH/eHQNhcDiygd/RyDxZJhbpsi2L22Jybwiwa+Jp6txYs9aFbVaaLYt8
UCF7l5YPMM6F9TUAsh1ywxBwcgDP/wjNg2gACr5PLSrRsS6BdQk8od0Ng4gbwc40m1LeRN65ymdx
LCCRfpLe4gPGiaS45fE+J4EZXAdjazLj4o+iPtkHBTEqp5XNsBpM9okbCAQqK1gRcHzmherLNBUK
VG7UcvUbWbsW1pME8Kj6DKfh+b1ExlK54lDLQOgz3aCzl1Kt2vwqn7FxzGwm9qNQnZjRmHoPgtS0
7s1VZp/B+NeSBe+COUFcHZaS5ABYIeYXtD2h+pcLEaJSvZogIBNsD7x+mI3mvg5bHpZSh4ZNr+DK
sJmjHSqDtnGB0HrftF4SUR6MBN/7FQo9/0vo0CaMNp7LYGH9Ktf0b6uBe+op/xPWmmGnm7/SHce+
lz8CKaINwf45BsKiwFgXXE2NvgprK4hyb5kzMR9ftHKcr4iSf8pLtkXI/QDJ6sk6ZMYBx861Z92W
03JwiPeOyKsdWGDk5oXK9VnUNP5InExOu2ZK/05tLByJ4Qnvv+jigPng32wcK+ezRr9i/Noxjm0f
ROs6p/JQxy62t8J7CkPLOLAepDkPg6rvn7dPMoYgS/hH4PwXlf06Q6D6UWjIgpiqxJMBuko721fO
S+sTzGfkey8lg7wFnZ3aK7F+9BAz02LCFh+DqNj2fsZGJhULqCIlqSduXQiZWyCpkAs8IH/owNWs
PF0QSk95tqYCOz6rLXjDm22AVpYDRmtH+nno+vS3UZilHBLRV2MF72X0FuYtpePuCTH/6bthRXdr
k1h5D7T69fiGM6ybKhFEiRy+Nbsma+hA3B0agSlWX19aqOlLWvT9Z17taff+TgsyMoZEXc/1VSwH
2WRoFOrSST1HSWWs8Vj01gQHSx/2R3EjlJI4ljKMy+nKpkujb9OkwMnMEByULgz5m7HQ22xNHjNc
JavkZ2clJeHiM+y/Pz80jLr6wiuyTtdOEzLD3pxqDoa4QLutQp6bwFBPAFehZN8z1DLO6R0yRNHQ
Fct3/sgdBNJzwGFmhZPHw1XSX+uJOqvs6DC7jblIGAyvB0C81ybl5X5khKbb9rH3MhPLY8qapS6B
C/sbr2IwPt00raRIFy9yhLe9keVMCKYz9eNxA00ALHXJYZmUOqat4E241o676wigijT/0xOL9uHj
mJ2ogHMo7LHSqAXV3g/zn+g+ucyFaThdUe989RitFzPes7LZb0CcIiE8qBj+Kr11pZZQM3vxKauY
JoKVBGvVH1ReNtkhj2mP4Q6s2ZIHF9syErstSFpmWrRjKhxjsJRUDE4OFtqgPPVmJ+9SQOEa8Y6u
n99hSqrRiNF4o/5muvbB6a4RaFYdXuYdhH9FCmSqdjIFXNZ836qLOZj7JuCP5XwNhoQqHHMJBHhp
6G75jAYvd2FUqiY8PC/evUM7FqbS9VgVtg+OgMk5TAW+vh3uG3mNpDEKitwGiVmK6kXU24tvI+44
BAyMXi7GYpwUXX91vzpSxK3iwn4TzFX5+l9CodTtasYliQTYU2mmDYLvdpyBseYCnBOUYf7yOXbX
amAkvkwLqaG6nCE2tSfqQhkN0BNq05WPfwJMJ7oQYBhotLOBwW8C88G1f2N+gIGe6J9+alPNY/WA
yacl+tuLKjY1AHO3bL6xFCI3c7emptBLckQob2irJVFPFrTtYvlrS+UG8iWsF6csicXVSQIM4mPO
DBTsFjqlApCZae1aAIAJGnE9nfTlXNhEjYN83Pws1D4RaUePW7n8IsBK6Gks8HXUcPvVDW1JIEOq
PnzGCr6qZldhun2yYVQHx1BbdVjoMQtGZNk43CQFnp634F7Hv6+Frfexhe+1Dfc8UoT0YFFa8XI/
+ggfC5wuSTOEkNNxXXG1ahQz3DohISalFTvzFHisEVdI75cqJcpHS8fb6Dd81DxiAiBsQAxUs4fX
vWkbgGXuQUEDz9AaK7VSsCEkPsy/A5XMujKQPgYxiIkCGlQVBjpO0gw6dHYyR2/i1TKfdFxmtOQZ
C4k9x3Rem9mifjiz0I37XIpsXZzkUWQxTR44OjGl6ydAqhw4UcSds5/rZSOgCGN0d05RRnAsUJBo
NWX93dY0UpgpWLYLUg7wjsLBAKg24ZqSLfLI/586rjPh5Erv+p211MFSeDiM14g0lpnQfAoobntz
I7x7g7k18D6wKvrxrkU253LocRPRT5vQ4ufhazcfd4KeaGaEXxwlAyOJtVwP29bwxx+lBjrW+FOx
02WRkiggcSJPBZEnaDC1FCFvJ5RM0/dYDL85wcD6a40/QofOlX3y57eSz6U0YjBvBALssHjQn4IE
CwlnB34QEQmoPX0wyTh65/33SCh2wqUTrnoR7lajmtxLjmI9Q0KkfDhmj2yuJK2TwlF3uQic8A0p
o3ixWK4bQLVeucZ3XNN2c5S50kJVjoTU54rRzVW4xk2H0WkHjdqGnc+Sud1UUtKU4tyW8+jCYaDW
hO+n0PxCjHcchtbNM5ed8Regli1N4PWwG9ywR08FindYfwU7F3FKSNabnhWxENRtgsHc3WxQG/x7
vWXevFG0QJt2Cy7I8Am1akCvHFXftRwFs/I+fkolTCeef4pmGYawP/ImKH5Yh/sIYiG8jjvJ345B
2+ffqNBCFdv1SZ0cdRaS7yxFye8aYxn7fgn/9SVac2msmzHcxr8Pg9X3pZo2t5fjC1GyytPl09yn
rYRStynvOND1tlqqRNRy8RsG1u3oHkPfByT0W+yG54uhNXJUncxWE64Gojp0kzeihqHCN/coVQk8
iPoDCfS3vB9TeHyY+GOehHV9wRbMC2UQNPS8PtXVUrZqZtKsxi4X8uXYJ+MRtOiW52w7ha4WbK8D
q7uq+LKLKWu8Q3tcrbVj7PpI1SPWmUDRMnTXSRfyEP3E89qU9aW6fptzoh/mXCAnRoymdkkYdLeN
egy70svmZYiTxqDE2ReBBEL4SbYNY2bhHLnHdXQRPucGjX2sWd+8K99VXc6MVyXkqXrDSDbO+8Ci
B8wWFrfL2R6+R6/2A+eVI08ef7hTWsIRpAoqRohIysZuj7eNKexPGYP5Ai+Jo2BgZt2x6Y1kfFtO
8Vs5UJJbAHQ/Xt7ubGf8Ne5paN33a4GkRC0+xLdcauLuutpZ5T0SaICdF3PKbgyNOMX97nuEUojm
aZ0/10gc215pZfdYNTeRKRdT2oW+6dTFIcIUhJSRm0EQxcKfg9OoNx0bI0DGIYUQ77O0oeLGVXGr
rmZTdnx54TW8GtazYSbzkYf7qJfkKNyaciALu94jm4P6ZSgVEhGnquBRZIkLWE8yqSEM4/Tp7c09
ToNVqQSgvRG4bBM/BCOYAj8pOlkNO1H+IpBd8oDgHWd/g3QfMHb1s0UcNvnsR0sgI4qxnl716V03
L6L+rl54e47LHchTr9hjfRFNGIrfYmV/HfT1BTf0osZ3dXKkdit4QZpcOrAafGnjvGs+nv6qQUqP
bwmiXMRaWHhqHOMAuNPAPcg4u86CoB95h7hYenw5fZk3g8er/gdkaESpJaS/nN45FOgMxNxZPYiE
dszCoyu3eWdlmfQyYoF7lNk7GvCxpujbheH+/Icr7oCBwuFUDokvlIE23T+kCOk4iLfX+Cx0PnAK
kcWZQ/PGjZQU4wKVY/dPrPYMJea9+LO+Z6CMLUaYNhI7nIio2VuB/8AcdMUedTcGLR1G50/vC0qV
KNahFd+8wNXdKUEK2NSWzIv3BME3ADLQbkCeQ0FH9e8zYdbMLEaWHuafxSbp0g+9muJy/w1GEd9r
7WDR3T7g0kOYiSZHqfdUAFEyxyGTdT7rVOYUgSIOMKCB82ugNPK3nQDzmPJ1c9PmHtCMZhPsjJwU
1TDaR5oJ6wbl+xFgyoFL4SxWcSKIg2K0ZjXDMFdMzjRwqUgYbf33rOTOa1SmULMBgf+yZmFmBQ+A
iHRkv5o0WB7agTNrodqrEEyOKwzMueZW12lBZE7IYHFLFeqrsxsYf2G/vJfG1vf2d0UMELMJymeP
xiwFyoqcvlqrxIQQYpzxkpj0RSvGt7KtCqPkEhO1bmpF/wk+pyaBL/BboHr9Gp1QwL7lh+J4jAfE
H2h1NTpgxxqg3c5xJF7rcItfSGe8LA2VQ6OHDvlR5Unx7AXztCY2uUnFDkL/iD0PuFvxGKCsUpQ9
2jqQn0gjr9hmxtR6dNvuPn38NjjDi/+RTomXJ/DA+1DfsflrZCwOe39zRI/wV47SEenCxUhUc4hO
xUb20S4nL5r7JDzOjsTePlEWcG2K0CLftC2RCy7htN1kEqtMsNNJ8DGOnMynamoVIg/cTjQmnLW0
Ei6y1sXUGZ9iWDLwnh1NdlWlytwy99R7Bn5GvTeHONQljxGm9D5e2P6iG7fx/ot4gqes3rSV0b55
qzw6pQyhbCsUmFU/vbg7dBQdzo2AZL3SuyQtuPJIIfHbpXp5sjNkCcXx/qWDjhWNKH1J+s7015lj
SdCdptET4UK0IVYU6I65lKxcMN+JCv6DVX4MtoR+fFWIZGKpka8BDaAmw+vuSv5tVEsTo/bp1HWZ
MNNYFblIXHfBMBamewNb1tXykhCXTzf7CIkqs3n6IiskTD4Ce0kznxDDRHo4/BSYVJr88XPW4u89
qBzZPWOffKmWl7PFOwXle94o3bmI+/gV++NG0wYdSFKLvF81Ns5Bhosfw/KmItfuJLkgajNU8hAN
ZJraeVO0dwXQIAF2tT4ALnjoyMBfq/aZrJj14HMkp6e2NIreO7KONTil68VTNUyGWSDjBHJ5dzvb
BB5jZ+5NkJ7snggeC8MQVDxr3xMKo9lTbgsLFeIZiL+fMoXamAgyiqI6/4owHBIMGyack29zL5SC
BAcb2UveyWUmEp5AaYalNHOiboVT0FJkGxdjaIPcsVyF/R7P8ITum8lcg6uc7ustsLcgOB3df6Hn
o7D492cLz8pzcoiXdh9NT7iSOPVvRi4bqfBeomJCQx291m0LbzxvoNRZ0r6pf7bZUmzUs3arubYr
a1COeS/XdkQ8KoGS02peS8ifhySxz++2OIh2b0UCoxZpjU5W6gNE2nP/AHUqajCXcqmw5wWD6qCa
lbWBKKmTecKLOvjrrGxzfSQbxkaBuXUbsO6eVZw5KX0YacDEkI9aWwwfkYmbi+yAsZKvl9MA9kNl
eocWnI3xB2HpFHFvP8t6qKpwXpO/eyqEKKYmX+NgbF1UogHatxa9xOgAzm7HaG6vkFDtYxAcuSQl
U7rZrnSu6u4F2sZgHIepXky0qYE9U9QiMuyzcAavrwpC/LOMATysprWEM0PAYbecYQytEbh7I/bp
JqLEhkr6DEAdBSbXMowLOJpP2gdN/c2yM6j9pZN1L010LZ7+ebxuXLGDY4KRnZ9pGg+MwgQljY8j
HBQHl7l1xF5ZgERIqCtsOXYHgb36hODYK3Jzc1j1ZGyM9mdYh31UEKb9IqG05oRgs2p8TIpVLqI0
tZdIhwsNOkuH1Szurkk8gmZB+kNENVuZilxNeq3iWk9xWIowd276/N0YNvFuOblzy9IZ/1u5t1To
gJ/tv2CDWByvCuoeWMQ12deD/q4Ty0L+kshQ09OHoiP1welLzkQInZ+COq74NXpchfXYs+xBiZmg
ZSTG9B1AD3Ydgf6yW1jwhV3e9ddgt4Z7mHxZ508n1/uJ53EfFyz+2NW0JPs2kTa6JO71B8UXxwG8
L4LBgoO9bhhd1zd1Kv+R0tTDP6lxcT0NiXbYSjQ0XvuJZ4Z3s+E1Fcy/2fpIzNQMInahtJea8TnU
+MfuJYX6ZSYhnpUmjFuYdzRRDicnXlz7yH9D8SbywzBOkDHoBdFAgXWI9REF5fzuQJ7BdMgTnzm8
4fUdKgcZypmFM2jnzgK0QBHhPv3zkWw9098dGveDTraJbYuzPTCC+1xJjTSKBHJkEpJJPDBbKqtF
WEtR4Zzd/viU540QPJCJqgklqw/IrxL8O5HdwTbuKo72vWmPNY47K9xSTFc/IZD+ORpXqwU00LVT
0FMQqDLCEsyrhGF/izO1Nt84p1h9Bv4hG2gbB1grNP9qHXjmEcmqORtrXTsB1S4CsxMbdffH2DoM
Cri07w/VtsuvWIv0E8RKos1Z4FoVqmamF6T2ahuPbvBeT2oOq6wDVOZaJ1jbR1QKvjaOjyjhBho/
mfTJmrGZkgyp6jCyD9umedKEmzScELmlI5jNpF7KN+rQ03zBUqO0Gb5otLrHcrptJqJkCtOcXO68
dVT1qTBgGsDfA5Nju1xOqyxqpO2cAjr1Z3KqrmpUnCFyyIvCFJHAmGjgoY/FMuXcAK/isT5ZVv37
fp2ve2WDFq0BA91oukQPNWCcm1RWP8Mdp+s2FAgyfMSEKEu+FaL52owtWwzl0MZBP7Lrz7b4VWyD
kbXRZihmniGwIIRLc84teuPfA0SFTWl27FbB4hcnKbG9p9QbS7p2QkgKKND4FQWTVZRgRB0SrOER
jTlk1i9HzpwdSB+xAac3mE90YwHGQTAJFoqMY05sHjgJFhLA2nxoVQvAv1Y0GqxZ90LzIrpSLxxv
stxRUQDdgsYS9oMXOlZBqeJSVW5K2TyOg3jp2lG7g/pKNlPv/XMEz9VAaH0e9VBMMLCXWsJgqTD6
pyX15M25doZFK21ZKYtLz7KW0kqg6nTSRTrOWt6IbmhtHUbpJ+6imZh/xq850O7B+utE9dkgsA5P
m7qgW8++Ghrs6jJw4Z8dOSeNe+DJD4Y41Z0pF2wOXTJvqM5h/ft+FJ+jTAFw8ABMTSsr6Km16a/a
0OnFcjCgKv1u/ds/a0BSUFGI9Pb4pmsge1PVQXBlZYlbdYrBxG1bspiXmp9kS9Wdh4faQ01t1kcm
we/pwzfW7db1RoFqvX+0aRx+dhf9AGkbX36Qe24o2J51BxfrT225JShsd5io6oU5JmDKCydafPdI
lsIj95qmXZP4OeBeWyBLoqYjFXTd8aA3n9Q8O/fbjOANCg7kVYZov6xsUkOdrRg0vvw2i+609C+e
xmMDS9imflEMf/XRWPcz1sBjwW89tWEW7RhLiOUcwQZaOxsaRVemsX3QG1DGElW8EY4IfZqCkW2A
OG2lJ3omVL+RPZgy5z0eUunvXm4i9Duw7QT6Mna4EsuJeFkXsfUzGrusQaZCGxN9Fq5Uk4R4ZREt
DSzWIa1NGtsW99/kRkoaPilrZh3FJSe2yZ2v8nSyRaq8YWb+wdn4KqPd1+x7wtEmc5yBYCX1PbsM
0hwyFNvptCAMPLRxM0VdXCYsWBNe9rLwEMkrLArzM90yPXQae+icEqYRJkDbDW1S1IQLweCAhrEE
SYLVm946JnDMrgqggfTzWsZ0p/KZlWGbdrvNoTYILU0CcH+VJ0Q75OCmWTYo1GKSD7bkRDnamdVE
Q/KWgkdbL4bersOT14zuCsQN1PKRCK3laS04MrsnQy+DivHtzSzG8MckNeEoVJLoJN5eCC4vhy66
pARJNk0pB/Wu3mOODjM8XDRei1A6IpnpSx2dzUsuMEqDsWh+4FL01z/BNEbrs4oXjK6fqCVulwZB
/eVgbXp0vxoDKBV3r/NFvdmwJJNd8vfulOSCq2tuf31iKiLU/KTNd6l4HzvBwuMTpC1L+X0KX0rR
AGXIqBzFXNRiHwWFNu1625atwxr7t5uouAusqwczXg6sSKGTfLH0VAh9tRT2sr4oXkyiFxX9tQhD
BJG0Dnn7IjJjGF4p6b8ZZbvOZxn9zWONuRBoQbPmbDoBuUDCbYecy8yh2nFDvcsiyPhLBzy+aVnU
VDHcQFbewzzC2NLPLwVfypH88WsA/WwtIJYufCQK2wpYej0NplGU1A6MrWLEEGfMQFcEON/D9lX4
kuBhvZ47ytqpqfyYDKyzxy+51jb0qmio2MlfkqlNehdJr9J+c97fDdb9q1OlS6yMHwcZbfEEAsaK
yBdDa/KDUJyu0l4pcOu5iGsb6irCRCGvQjSz8cdJJkbB7eyIQVyAS3FABVld7SWrRISxM6l0Vnuw
Uask2GNMyG+Vq86YDnFtNWth0HIUpsPUA+X0olDTtTGX58VKrTUT6q/3CWoAeTcZdwhW6uy+dF/r
Ez6OHYRXng/cygnt90jWW0qX0S6IQ+5pZ0WckA0IPzd5WpI/gvyUV5lM4h4Iicb+TtvAnlxNMtJQ
9RauH5ivDD7MXCk1RK9835UyIaSoVVQVS5kVdkhcdwiN0aJXf91GvcFeF7Ec8jVLp0Z3fgWstarb
1KY+oVG2W+PFErJ7B0AOKxbiHZLIz7MUwJqg3dRlgwwut8oLkuh2Aef/VzkbIueX3XCRcxhhAJLh
RNjElVIpmMSu06tx9fY5Zr7aANHmwnliiZ1Pgo3wbu9NIa0j9eual4NtdzKj/LXDxcmSm3Sn6nPE
a2NS9qSB5UmpNMtvVpR6gQrwAfkVbqdDlI0VZa1Z+lbzIMoflifBJf1dNekg9d27I2IcF/ALsUUt
QyZO8l82Mn88Zm6liIUoKbNDvOfMtr4HYF59Zvx6CQjIJn1uu0LpLzJ1FQb/S3VDdruX7cx1gP8y
j1tiZ5w3cmTRypH0kDp6w8PdRh11UvzAnYOxJDIpaUAmftLzmpT+w0ot05Zs/tgq3WOXnMIKdXJ3
URjr10Uy/56MQVjMwq2V4LgpnH9aQJu2Lwp8S3+rJ60xBJq4tJjwLQocvT+2bLE2sx24xx32bktn
nf7n2bJdrmA1N2UoKsArOTY2mgo1gfsZL42ppjHvRZvF2cvXRM/o2UOgkaIlArveDFgwxR0ICPsj
LdAA3LkpJtAbg0IPEjwh033R1GrLvkYIrYkv7D+yI1jvo1jzd6HkizzRk8U/JXxgD2NBub0wQJWm
GPEJkyDSaZL7wPg1TKMtTFSORzvAzMLDaM8RjgvYbllUpDGDB1esml2EcqfyCpHXMGXremLN4kO2
YslxFMfMEC92j7xkqGthLDRPctx2JsQEdff+RlYtijYr9QM674sCjTuegJUZSpJNguudUlFltdyA
PTni3q6f+rDSQmJoSSL3ssuJXhVr1RGpZMjuF7z1Z/wfiOKhLpITcr7zlPCg84CWPmcfZaYr97Yh
F1qUPO7sV4H2SRpLT+Cf0VoPbmUIYY48Po/iJBvsnXABgLxNQ4l769A3ApmhLuey1P1YkOZaTY+m
9pRIexvZstMGJLfSYm8Z3TXSN3v/SylNheVdRIL1C/aGK701ATMFkifa1jcSjBmntLTVACmKlaLG
mAtsvVNsRPQyH6FBPGIFWmq8YohsACxSOGAH+hvEBPtEEH2/m2f2oGo5gxpqvaPCuYn6qx+a6eCu
v517cSjPHv7EBrRaMF/o/PFbB7P8br7vgfAWO8TohwxiB9P07Uwnl5OP5G01vaWwU4K2v5og8VjV
IUf1mcaPqUOP4/6gdDnMUYJ4U/Qh+zdjeiibniq+8m6j3l5H0aTy0OzYULZIdl8pMJz4UGA2WhX0
nG2liLM6lD2fLnVF+klUFWd4vrnRi7Lim/qXgq4MqKCQjxgTiUbSUPis8v//euauv3IGlfTmoTid
x+rzk5IHUM3aUWlH0wIasEsGQusb40+LQTNY8bFL7xos54klys8HmuOgnGtbypzHEl1dnHRAnaDV
0fF0lFZz/7AM5l9dzGBF8sEoQY1TxsYAC/gEwBhLnZsHtmS+rX0eBQn9N1DNTJw3vKo1BYqN3+wj
Gkf119Q8/TYwUJjpW0AGru7y355/TrZGNLflqEx2XiS2uAYoJhh8S0g4rSq15wd0RCqmxU56ekaY
td3CFjcoqs5Vmwsu7ybyHSDS6bGTVmcet8u9ZddAE90jqoaISD4LgOMVA7k6+MRHZ7Z0QJwkaRAv
vD9vBNnSXHmB/YbgXpTW11IeutmYqhRVq87IBNRPBi+pexAsLzy4SxRrNhgWQ7gATZ2SLC7UfxUN
VxHB6F7UE/kt7oMgFFjwfRUVP3xzVGYc6bDfvgWjF31JzZeruZOpSGoweDA4CMzWQLHHtDktkmMB
GNMoDXvwhqaJH52Onnl9BvJVpW9Up7PMeVs+o+LjqDlsgY5+FG2jBVDHIj3p36lPzR2+jXrQrKZS
bH0FSTfZslKSby4P6Rq23rKEjQ6VoMV+QOG4IS4qBXnqbg9gGEO5nf6eCTiuQY4JJ9CMHS5AjE7B
9PWPHgtm2MfrcPqtUfGHn0BhmVAGq0uvJsUEyh5A3sCnv38p9ykCM/xvOBx+xGtzDJaG795t2/ri
7vG6n9kfkDS4sgnlO+BIziOOOdF+yuZAksQIOUSq99+DrhH7XWA+dyA8o3prfgXnmuf01ifKmEe1
xi8sGhv2KlD5426uYld0W1vyvV9iJb/ETGXD11hFyWqnhy3NF9npQhSVGfM7hv1zvdQ052x3BLUp
zxi7RDJbEOWCblZpzuTl3ydKv0yMRXGknVFm56u/YcA74LJ3k8BcCd6tW2Jvhnrp+WexJS9lXpFX
ZHGNSS1VRr8Ff/skdKRjuxjqpBRXinMs4KnxXPnSwfVNtkNXzGlzl9vcJCHvwjboaHq7UxpCjNZe
MxnImDrzLA86/G/KLO+IeGTA/rKYEF4/VvM9LcmlBZQjUkKua2hjQ6iuOy7e4quIDiwwnRI+Imvd
cfM45Rln764PJokR6qExVaVigYRUHdHhASTJFZHe6b2hX7yjRzoSt1iPK6KvyZCnGtfYxiejkNBy
7m4AptcCqFFugaYwNWuqE+FH0c7ZVvEndQv7rRJi4BbP81frhIymUA+4CCatihZPQeepfAyvco24
PlGluOYuUBq+f+rM1WVNstSEM6zsX4IFkNDmp9KSJ10O6UVYNhYl4iJmbOalue+4PCUMTq0lhVAF
0QxH3yUu4Omi1goT/2Qv6i/BqiBUk4z6N/l14ULNl9pcWBpWLgFGx9KPAeDXAKkiHvvj60/jlOYV
VGbuTTTvsmnKZk06cKhqfTdWRMEIavT13uyelHgP23KNh43QjffKEKRcDsdCo1e5Jj0t00Gb/sm3
Yslr56cLpgSJeeZxoEUujUCjTb6Pp5xN3XrOR3wPakUHllp7H4OeBqa/vF7XTRcCa5cJWmzEeE8r
FuRXAs82gF8Sut2y7zN01wSz3fbLbQ9c+kOGBosuZ3q3CBM+3e4qp963TF78cqelRXhrX68VTCzY
ivzdO/bEJtDW0MlKSPJQ7B+URDCN+ARYjcH7ErIOWjU6XSSb59CmIQc6avLyRRRbvfn8fZvmEFLR
uLFcWWbEVHk+RK4pdFFJy6HYBPlA2SV449Tj52L4pTk8XUmsTxMsjgluc4EoFsIbc9UUqNKEXULc
fgCxZzTMaF/C1Vx5WHaWhJBEal1j/UTGJAyOw/FbYXqF03/e1LLioFvbU9DYsVVjoXVfgi8f7N8K
2tTcZehvZ234S4xb/k0hE6gaJS6sUgWOwW7nk7gAgy4QX/1chq+9K5yz35C+fTA+gMg44Wx4cfAk
usM96eQdglVnvcEELDba7AmoRgPhKHbn+Nn0GMQ7B7LHHchqHAvklxDjqs1BkWfEYXeH5M5vdG76
eihZlhsYWY7vVkIpi6nM/dxVNjJ57Fqe7ncKjtgloyWgJR4NaDXmXXG/3FDhiuVFviRrAxXtJm5Z
5ACl5cIUGSVF5cRWUWYyygKxI8AAbyBcZqKEArTcQn33uMJPid4+sRPHYfigTjrR5l6sIc7KrOGF
dxKz+EjCHULt06sMXZQjjCCpcBbTlMSyV+/m49BfwILqsxQwZHdSfDqDgeoC9yZWow/N6vHInetJ
RJZS7vsjce2JyN65HvRVhWz2xPdwLrk68P0tvwwIuuZI+zJcxG7BWetWRveLd5R1eKbfybIVv6+G
WtXAGmr0f4lp4LJP6j7cuIjEdD+oF3/Ky3tukPXJshQWKWjK3yljxtJVdBgRhaaC0+6F3PhLOJ8J
wCYfgNtWuVHYpPx4jPM0YjGOjAs+AfcZS2uu9mdVVcuaOe065vXdkH5pw3sB8LHp9qSTFcryRi7y
mdVxWe7aR8kdsyFN2II1vkvNaAgGAzpAgWGuqUkP9Xq/tH3ge2tebIE1wfZrn3p/3H26nJtkyWja
x7wFBEUnZyw6DjLexTNVL/JIGbgxy/kGrHPBORP2Ru+7bN1ButYmMVkw0c/iQt6yvcvV5MfX/955
B8406H4nlvYugmJsgNZcpBjdEmkZqyTPiLfI4r+hYUGqQtUMXYYokb9tWAZB3CbU36/RduYpd1gw
GvLr8BV8X9JCntw9agZKukIPcWmpWy8fMYnLC8WbwhwPvpZKMrAyNmupUQCqAOuN1NBRb0Ny1Xy5
ifXGRyahpDX5q9e5SRzNCm9SkowY4Bb8JWZAdyyriOxFXSLiQPDtXbLOYOu1DMPzXVcpKFF3G3SD
IUwHb+XMnAMxY/KtIIU3bv/u3Uhuc6ArSHTGAfc+iAU4+NCuZERq9xc2pynK7logpFjETb3N+anb
7GY8yFWd5EPBsKAEQLAud2dap5yAE14tCBcdJhiJW0k9P+eaCfBzIWJeg0IB0Jx6QxFy6GYEd/AH
d66FXoszvQQI5d7hC/xeUksakcr7v/x06EBP7YRi8pbV70t/ry9viqXxu+h0C9BmacIKhuHqOtNS
z2FE94OViJ/E0oKtAlKs4kJe8pbWzDLN1SVxO8MoGwuMOzZhOQ0l25+xw/vpA3VWin/gGf0ZQZkD
qmtx/mHcBoaEmZZ2bv6MS0LTNgBo7TWEPICQ47sznk98klhM/h6fS3iEmyTbRDdgYYBoQIQOW2Gq
0WHT6lqPJgQTLj0QdbZrj2o57wZJdfoF9cZ5r0GyWav8XpTarj/HYev9TSmWxDJ6pUMQnZxZt02Q
nFV8NhF8JhZdT3foYvaPp2Xxn79xtJsnZ9G034LIx2G8POsJqhf3l+gxPJd3p4yeNKvd+hwUzHId
LJYDUpBDSQoyD/oBGq/QOlWnUnaxubBKe+PsKxB4NtTtE8UUC7+vctxdIERLoJV3IyjxOiYKqa6H
njz/RNOhOOx/+oDkZHFdJHVUvNTMS2T43WhWsuclRFT3l9ASsKWkbRgsgfpCmorhEbeOjcPhuZX5
e78V7Mqr9TMoMSoMXu5rKpbbkSrm6GHtdx/74hRb22W8ztta8BmQVQMokcJ6BbvR8Jlemz6H68ZO
c6Sg/kxbn720zF1nZ2GJz4VQDa7b6Pg7gxd8cGdF65FDnwg6YZvYWb/fpL255C9VA9oZVJzDgsVD
mUGjH9aEE9AZP+NLVdpHBE0Y4dHMtm3zkG3bzH57d+DEqBs5/KszDass7SLB4XyAFqpszVdVJFhT
bJF2CdDhtYlUuo+gkIRC/9++FbZUJSVmvgYokN8uA6OPQWrOuSRJua0f5CtVmUg+EIh55tnQ9EqK
yu0ByH3U1Sab/uD9K4Lv6CA7Gde0MA89hKTJpAJiy/YK43e918zTw4MUEVeNHqk2Hq73D+UcTiqs
TbWe/0JSZh1yDpBS74tYeHkyK9BEJuWeNcOlI/XkqVHxRB9LA75lNrZjmWryW2/C8GmYHPmSNKc7
rK+7AUxKS36E+JXfoPeL/6+KwB7yTGyK4st4aDs6adARaqaYGXnnGo6DZjs0OfPE0LYMrB2DytTw
hDx17aZvVgVWwa/wBQFqktkA2cQIg/CsGeFapWU9/zHOLwXsGKAa0urBNLQ+wNN/Lv0ZeBS+l64U
r+fkpVPKScl3FQVj+yMks1G77/nPQH6r3iS4oV2QZhQB11Z4Mx4jjE5wTx2smV9j5ikCYj7OxSPO
w1GB7sTfMRuw0C1rxTtHuTtnnpy5EPcN2HrIDrhCTr8gdggsv8MK+yYZMn6/6XqVGGb5ZNdzR5lX
ODSr1I+lX7qWbWw73cnyZ4d4orqLPBRcqVXjUfh0bbBNehyk5Cyrc1NSxibgL8D5CWiB45pAK8yt
OiCCvHSlzrlr95CVag6WlZX8I7YDjT4P41oDEM19zrVzgt3siBdOyHlPkld1sAHlPJYiI5D1eOqw
JPXmBT0N7HFnmnwi64Nlj/8xUbl0W0LbzJd9LvMW+lMLImSRcyHKfy4Y2Srs64BxAnDw4wL+jX3P
c65nqlgYkCHQbDFWw4vQe/DoWM/IDGPuB+lgnt2w/Tu26RAX8F9VLjvkh2N7CBDx+yF4bDg62Xpx
ZGh3mQWEOK+gdAloIiv6npqCskKTtMpjofAgT6DBX/k3xAy00VX2qigVi+Js7FsFCzoCP8Afmb4O
Af4xyZBBdL4wFzDtA49qwH/2iqlzV5SGI49M94ns9joGBH0eB/Zus37yccecbQ+NbBjqr8go2CGB
7w4iOXLxmU6oh5m/YXpU/9/CtsmcHShJs7wL3oHqHMqWkazXrkxEW7eI2aiZo8uwsrj9Z1xCzxS4
95pttV2jxgFXNU+SqbzCjlIBeFhxzKbfpiM4WNFI5pKbjuNgvKhCiPsrZgzRWRKn9W8qPJcpakhC
Y467/UtgjD08zSnFsog1sOSzr8CyGw4tde9LpuTzBBJTYBSYOz4sAgOe5qP5JlYlJH3JRcCRnat1
xFAig4/9/eYYO2HIWB5oRdrzuwPPiTRJRgezSXLCWBT2OSJZPzXZTXwL6RN5ZE8lzfC5xFkfajP6
SWEbpXSuE4W2svGMCHs5MIBYZppB3Uuw/0Cnyd7APgmqE8Pm9L4zhXrsj5evLsv6mtkYk9utdvaG
n58b4yh0T2ywEnV6SSZrAben30WvZk1r/ZHwk7msRK8eJKSxQlGNInHgg9TWs4m0y7LKvdemjm4D
GqKa6rgwFJDGoUYJGdcyvX52Uxx7JBm9vIXS9goCddYIqTCZYHz4ZdM80HTp+SQ2Z+riI5m0rBNL
Fl/YKqCiu6wXIHigRdpAH58TBQZQattm+/+LNGgVNflWYbAZTAXavCh6lgL2TgElrpr6aRIG11i3
lRMxXdufbGZ6AdYlPcoynL8dQFUiuxKvscdX2yO/HuOqVQVjx7WGxvQ8ALIdVIR65uPgbRo0mPj4
CnmT9lGvgRmSABZ03Cl6OMgn5Sijz6IGFrFVHcufDTonr8Ln2yXJFcuBp+BL4/0U2hDcz51vtj7M
aXmUYxKyrQx9ljKU4ylFugN9zic8lLGNqb3v4M7x5UcBN4OX0R3upSzP4WlDFNxixPTf/LPaw72n
983TrdalecgoKEl9KZGFzYwdq/JuDahgCmLUfsS/zYveG7/7SpNF4xiGCW2mNL1M+D1OYaJg6G4b
VcdkgqcVcoOj6iZTwwPd57GsfOOHnZMxdEQ9XiYleauZh8FkwXU5pXRuP3xb4LX36OyjjU0fzenL
BVESfDfTmCS6zMSPphL2pg1TWGSgreaMdrJYrfcswwOki0sjGtre9rXUGUBHtxcYfywa4XaUKqhx
I49N+NMwUCxqCI45u3TW9NqkdAeI/tJpuytYQwkn+2sOkC8/1jknadkbnk5jA4I2eVZxvJ4BiuaJ
memttwCBaenf8FtpczaSwXaJv/8UCqLvu8T8rCKpqwftQThsZ3DWYKTIT43pHy6gJIB7N6w2cCBs
ysZL8YhBWUzL2R9GMhlacLAnpHYS6e6AhBhraxRTJpje51SxMyc/WM5yBORiwX5gcVpOgGbW3TQ4
xNfYMsc3rKzOuHqpvWELPF6RpYPhUxfFfXzvmdXeOhoEuzBGFYTo2sZj/EVMdlac7/+9C1v6cZrZ
ztj+SieIGuLXGK19fiVbjYP1Chx1Mnc0yyT6CBH5QVHgUyD37ymkjAdqOEmXv1ZT1vfnmCVzepVs
IvW5MkoPg18Hu/+Xo9aqBndrFcMzHILsxekWTp7r3z+ryOsmI0gzVayFzGYBQqWU9VhyBxjkF/gc
A2v3mFptR99zweTFettPdVKGM+3+Xk/Y9+OOu9dSGmm2y/Pp9/z5RquKz+tjM7pGnwzbgoaLtv2t
6dpj1/oBrorXa2pUcJq6dc3UDAWWu3YOVr6S6Rl3MUlLFd2kQlSN/xIKMbA2yNocP/OlKSoyujXC
fN+VKAx9+jY/Jm21TGoAhuImRFqgzmq7PUpnufeFQbp8nxbUO58nKwz5Yxrc2lllwgZ3L9Bq67Lk
RkqAe2Hg5z+5W6ZetkN0nLCjtVt28k01Wxb8MXkT6t6v6K+cHX9h6fVS4np0R6auRqdoTrBbfmDU
sZXXIejHYxVK3GYd6jvTkh6q5jMKcJhzen9aY4oSddevSgGe06P28R4ltnRlHDkkBmXEmnqgMQHC
qIxtBOv/Bqdg+Sq/cXLp3OzhGzAODMA0z52Szq9d4uaXZzaynFVk+dCR/WjoEG7OTKbCvs4n5VzO
ED+E+JmbYkrnyN17nU2KCxf8Y0Tst4RqTDr2Ky6D6ye3Wr50kWh7fX8z7CiXaJj1DYEKZZ0+PNs3
4JOVwySkSR9Ku4yECj68fFkVtJGbvfKR64Ws2621E5jTKQCAKtPVppWSVXpHzA2cIWLw/AWMA0Rw
v5u2B9fInN24KnOn3TQspGMtbSsS4scyBL56XRaBk6Hk7BJTY6+WZXYdpb4anGndGV4Un2I4k4PK
HccVy7RIQAA6bl/omkrR9x8Qkq1oCG4S3JgPQGV9LfY1k521XkFSr1KytsCYQA1hoc7vI3Xg5JSp
FHQpXwVKgNaLWD1wUI0CTbcdOlwbF7vefER+SYDf1JYEvAsJkG8M8z58r3hqlzPFe8MbF5eebemu
iWvmwaJvy5L7XpDHV0jUCOuUGRWtd/IKXscgmkcgfhD0AP1G/3vhVjSd9/r+AufPybEDvuzW4QBL
YblLVsjsacxEsxyag2JGzr9CbmXJCZ7a6ZcRUIs7uJB+i3As9bM0JaWJQeR7DySVy0nyvnTaduE2
Cip74SJIoTh8B3HQBABoaOHLnJajiCv3diTG3wM8gWUim2q1oiKrjhZvIHcOYzmXhvEYLyclQ6Vs
bQU9ZkvZQGvZWmVPUTOYdnBHEDHZMzPbSZZP8tcss0ogEdt/aAYjyNDosq4wSW9TMpGu+Y7tXU/s
NLpgE9PCRzsYto0/CQ6g7niNVMGZWDVoE4/0tCI1MmP30l2U9rwGE1EBadIONzTpm5ezPUUOAsES
I6SrgipKQ5hofV2f7F6vbu3MaCZNf6oDnGA47vbIH0bYNr5HV57aIKYKoKEM8tHSqCi73aHoSPvU
6bUXRaUYjwPEa0Ur/hT4UcwTdaXjELOpJIfuQHhquAtqHiSv97cIiwrgiC6hcWnZFGBYEkeXYq2i
koUVU/ctzW7aX371uGf0NAZ9zfV3FizXHOji40jK5c7ewF92mslxq86fpxj3a/9MsQPiwHn+eB/d
wJL/9I+liMXyNtMxspEXPndeWZl3GOSax5v72BillIN+L+l2VY48dpvIm3SLLuSn9s+cg/DLbBzs
9v9UypnczBWDrQC3+LwlNTiueP1MzaAnkbSvKgKuUrHBs0b8HcZtAql8ljUl8pnfL1TCgyHSrx1i
jExQPiNAyERRQxKDHYbm3W2042KcUyRy68wpPR6WhsvOzIE+E54wc9vL1VC5rRko9GKelTBIK8LA
lD1K/LCD0Coclw831kXO3aSxt5L4Cuzdde416Bqr9egOAt/5HMNSkKzJzM2lol3Ws4+IwPm4D4Vw
ZRlLc7K6/rlS/LYhvO8iP3j666Y0el0O6ixvZJ9YXjbOZf761QOGJuI/WUsnj9kYYbVfqtHOf+JS
5zz0nfeF2xokyLBNu2V0gP3KcTKFSI4o9RZe1/60gRkKsPGQT3XiyMlt+7JTmOVfl6ic7KiYKwxL
9zLy8UIu/3FU4rtVCLfFp5aqsxon2jnw91ud5/Tfeq6KzFm5ntlvwHKLFQXVbI1KBPMA10LCt6+f
YkSggeMxqHEQVbYnwKphqtK7DJ4T5cxQBaaCFeBrV5wf//CnzPRj9i1f/Gf6EgDoMseS1Q0d4y/Q
9XiTjscuMqRbrlAHiLZPM2qAMhvEdfV4zGN+DLYEaFxQgSkyv9fdvrspag97AjLTUXhdfmr4Tlon
rWnjbp+utgjZItlXwf6JZ47wY+ALvV3DH55Rl+tTReQFgof/K+eFMiG6XPs18pdZBEPbg7ActXrZ
k5VoB9VJ7hkaKZwuYzOwN06hOpSpkRjIknrMTibiauMzvi7afnHjvXyQUbapx8TlpmeYNZEA3fJh
BgV5+k/h8ZCBHG7+0ueSEXOIbmu5LWTncSx2NDdY4dFPgOV2gGgb/TmNBjD/nnlGakD4zFz2Jmjn
ekEnhi0bUMwTm5Fl23dXoQUomR8nXLOLvodxq/ydLhyWcUqHSY1lIzTe7LWwUuExYA4Lb+e3P5kd
CHFvowf+sRrXQx/NHH2jU08jrcYBSy5gqabYvHC22vnxzZw+ypL+XQXkqvtE7ZdOlFbuViYX85tK
Md6861dXSehsA3mYINvH/E71URt+4zqSu4BE+YRSVh2PiFHhaD5Roq0Ym31IFu6vPSsIJaVaHi/o
nH0G/NJBCmiaxlNqsQdJqN6uIUEhxp9vHRCgt/NF42Po32n+ReiIVzwRclTpTvO+j62TgviaCx+K
dTO6oHxYUFh7NsEQ0KJhovKREjvLDHwDJBOWH6mJ67Q0H7aEXrOoY6Q/SNqm2VJgk4xbUB4cc/rg
PWYEcr5Nn3ErDCkakg8ZxKcxrIyYZR0I025K3htFAy4TxOKVMSjagQy+lYmrsL62lZAG5G7rFsSe
OsTRTk1Kb/R2LkUuCO99P6VH64BZgMIuy+GYheMNrBlnH9pYhkCK6weYSeZU59aQu/aAWQAhO7GR
Hhn/4CpOE238l/cBV8wv+qo2CCGxk8uUa/AvikR850pvCsuuSsHZY42UjQzGOEIBztPeFy9GK7Oi
1AonZ0BdXjR39Dbo4/c08DCkQ8n/FKKvMaBJ67Y+5Xl4DWf2EX4wLhvQKjqa6/ohJDQL07XWHAo3
q8QvkHAp3Md1/MDOL4iYDo/DDcDWnxAkEncDQQAedDyatToWtdYXMsRC/PYhz8q3EpJpze8Eqf1f
eAJcTOYaPf+AVZlegvdL8qRFYYM6JpUSJ4VUppVv8gZLr9Z8A+Zt3ihROPd+kPPhJAZ6R7nxPLng
x7vb5ILWI36kLYLO4m+l75CAXdBmBMbZUkrTgIl/5gkphLJE8YNjJD8uP7mNG5uRQuPfCZRAcwCX
0DbRCYqI7FVfwiCDaJ84vEWKVlgchoZq8R/c0wkr6KdwN4XGLk4bsJrfInlNsopIvq02URrj6F3K
cn+yzxlzQjoQg0DKPOda98YMRgDbh7vPbtd3V0uYQmv8aFWX4tW1A7cshT9zsgiaRbwaWoSCK1TI
dBnH/gCJE2+yMjra+rq8IbZv0f74aHE8RDDBu6IcJyP6qWupnasJ6y1AI1VLe05k/73s74Y9xTw7
z1a3qEhcvYdYWXLcriTUL/JjZBLO4QjSwdpGBLF0Ws0tWjLmbWfuru1lqYbdoqCt3KxE39emUdbX
evYISapoab6X6Ak9ErauTSOo1LryWBcj7kWDd0QVkutRCOqP0u4gj79/FBH+J2/srv4okQbtuvFU
C9ldWa17SNJsERqeUwkbPQzM6/TJjk3IBE5wTWJQxf/2PNyDOBxy0ZTlAcWXO3z8ZB5+UKCMMvJp
NqdckvEUJF02VKWfhLdPGcshVimDbTf/Pr9nNp8SEj/z7rNawMXl5Gr/hemF3tzMsIHWR5Q9V9By
fgQYZySocOVTuNfhtLW/ZyY10BJzFHNhkPsN+TL1B9HbMbTV+hE0UxjSBFCN76i04fMd9yqUuSxC
S2CUbGj9z4ozSF1ZZnJTHyaV3xTDll2AGgqhqv+1x4cHTmMKVX23x4Fy/DO9U04jzgEcsKsKLU7P
b3lHw6DIvsUNAJPqldUjIJoGtnI3VLnTZkvc/k5t1UPQeO4Ti3DWC4P+fzruNFeeSQAlq7JJI1Bp
lfEFFLPsfghUiqVx/qMITnxXfrL9Lr6ebQlBDLb9/nfs8wXAJ9gMlKgc6F2PePNjauesG40qslH/
XiCDgdmwBckA1e5bDW3Tb3jvVlsUMO0YUFSVSXLoSNlsfjaQRgaf3aJWI8G7D1ynL3Z22JEAC9O5
LSqb8QI4Qwdkj1B9jxysPSEZ4iFtA2c8zt3R2Z1khM0qjfNRr4lU7uTydVChYqyXgn5rzN5vDFyz
hTue4t8UDn27iSqc+Wd45zoeqbqLgRcBADArCROiXI5vYyjaBpV38Ar8cuOJdy9WaqMtb1xl6ipy
u4HTtyQWSMZSELYHziYLl+lqz2J/hQi8kq/xl9ti6xJajrNpCKtLTMBftR3GslCOPU0BcFYOn/Zg
X8SLRVy8gHMBuDrPGCZa04T4/MTm+Rf1eniuEX4x3fhHU3fJvjKJDB40idR7bIYYRFZ4QrXw4QYP
ERBG7OebVi/oQ23nTMXSsAVeNEAFIimt25o0m3Lu1yTGCUzYhgy1O/ePDHAEgzyltWgifsxerOPG
KTuIUs0tV5thT4D8+RMkNVr4+RsArBuFUDJzxKEQUK4alyBtaZDR7mlPbwQ1dFMkqm3j1JHIEl3A
O+K7JmIr0/QxTlipVhLYWK9l1yORGePupF8mSOgdzyhsjhH4/nTxQPhs/Hzrcb3coaaF1tj75Nv4
rVo2swwac+2/E2QCleeNVv8iotre455xUooNihUOnKtvzIXGOjwL1z9nDWHIWD8Ppa2dx7iOruFC
isgJsrYfE30tAC/8WSa4RrY13q71XOlHkrQpNda4ITTtgeAtbdzaSqEnuPDEkJWMG41oYKR+4CFi
k5aHrMDvHmredwjWdzpWYo9UCIgf45qa0kkv9/n7F7D6LbmThtPUPmoBV7koBs6GKmeMUv6yIQa6
nhzbrRytlRp3UJruLx54iosTBUfrQiB0v+rcvPSghVPWi2ADDWBXOwLxqDDXELNcgnaGuZ6pI1Py
EF9l6Hz0B8ydIsD/xJrTniu75lJOtiwr3ugZqHqvpKAGuG7Vn9ceLVt4Jp+fItemsAesVku7EMmD
J2MHBem6Zt5MkUwqLxZl7Wg6orxNJv0FQ2DQJjqIqHhrrwDOazsvDyKt4cpAkma9R0W5/+UVNx3B
SLKGHGjRJvw4LksMg8UWNHN5+r8Fcbt3aTAN2Srq55Ems2WuomtXMnjMBc6DHIRg2RAc0pMxGLzh
5929tTwQ7nSfTOWFfMxfU58+vFnxIqv1zMJlKKSicerbakM8C8tKimoCTdOjz3N39F2EpqXwYIe9
qVTVvovKGPo7nH5He90jgoqfCI8oXtoX9XnLmtkODzFZd8SW6buV3tSuDhlRjadxrMzeaHGM6Jlm
trO0InBu4zeZou1m/chuWDwUiR5YFk7q7cJEiiOqZrzmHoNIPFbB3566lgxmf4foGxLRQVD9+94W
JzTXQUjxH0tWDTZDnV4tq6rswK2wcDdIe2bsqMaChVJUDfbAt59UICc+G6ajqJ6IJ09q2MwNoRgq
PM1vFtTl4PPhyYD/oH5roY53GK2JSllmYszYpTnfVtLhi1A1OGTmreQz5wlJg2T7BhSSbPwHxqmm
nory8/aYCqvkxvzsq/bc62ZD64DsD/PB2maUjiFZqUDCAMXABpAnv00imyKBgLEF9n2pzqkn395Y
b/YA9yz3JW5xTnS9qLGRRRZIIhQjKGOBybYJbJveasecF3Hp4wAoWcPMxRp4S2dK3pvHrAdeslU4
vEMDGDy3YK+4yujlazpdjc0uhuu+nVEiX7eGd5kb3QqW6RWtiTk+JM/C9ELS7SnJpuzPiyvjwNan
eccSIF7jVj32F8a0VMg7ErdJFgNrVAToIPMMeH0x/tK4DG8H274hEPb8+8oU9wcZFVUT8UaU0CR4
m2LjOnc6qUFbYH5B7+WU11hb8d4tFWlc8SBekFdzrW/f04MrSaSibEq9thNdITMNFbcYwKUIiAUO
kHP3VuR1G/XKhgoneSxKHO565S8MUe7r8of6S1FGhDYuJ1MJ5phk+LjeeY/uNvG53ZShheiT9bSG
aZF6/oFWF3pnJIZcnJgyQNbtUhE6KbTsdLPcnBjwa85+GGWqMR5G/mQspOmFeS94/2JSLc5ASKhr
un+p45Hkm9buslboUtKSqwsxnm6cznJ06HitpGSnvyz2lZbxdH55in7iq41P5vYUHu6pI11ZKWBd
+XS/p/o09zzB8Zw/QkNVvddss6sgxVyKYjqWPQioLYTMP1uE3IRzX7V7+fb6gsOj5/38j13lDiuI
ePIg9eII0E474B9IcPTLPLQk06lOFY71bPcx0PG/ozfCChQAz3VG2w/22XPYhSP0cmxmouw+VxM7
VCzZrJzDCcCqGTDRZsGFXgpk2NnELVC79H+gMSTn52NHdRAdRvLv7D3TBwRYbZJ1gGw67SsNOJCs
zV68jXE9f+QyT36yh4lrYrVDTax7gRaVtLA7Jl8KDYdCVhHv5gpgsIqumbDhA6YvHE4f4I+JjwZ/
a47WBwQOCenZo2nK4NmIc5gZ8FelSmo9tLHw0OwPhP33jlEWVq+Kli2gUBM9VoL9vOUaRW44syNN
LAuRSC2c7zQyeBiUATVF4V6+rexL/7rWG2aIRRkv+4RoIgJ61ad1I4AJMujYyTtMaLy9yp/YLXiJ
k+7COgbwNWpSKXvtyZORWvm9oh+j5+sunOMJ48Bcg1GkEIiyljfQ6RbSEE7EPecLWUKnt/ejEHZb
R+dSqnzBCDrcOG77LBGUkSWthUlRs21/x6gYCI6Wo/crvMTt+bbPJc7g5lZ6BwlZolDZJn+GO3vB
0UsA6W1VpISe93SOJXmYyPMdIlRtYOzC+IjI5zKt5XKnAtZcbgOzORsRId8foxzzHcISg9srZGfX
SpO+nhOBWnSgPvYwGK+dwh/0LIzPz+gmDsc8X7sQZhqOnfcEXSTGfZuwIk1kPmTVUlVzxELKG9YI
iicxy/hc7pCtJJoOrfDUUx3nT77Cbpxben/cTdom3vttZSSmOtllLYpUzaMau3t1ltn7ptN9WVbk
AIquKY71gS1Gk2zRYXgDtxvc0DqX3QK4pw+A5bRonya2/edxh/cPzfGufToiK3xyg5LSYbPngBnm
Gdp4DgByqkdTeCivA5fNAipc05lesr17gzqjHUSt9t2LuR+eqCIFvLf2oPj4TPYsphja1W4SZ9QN
xZVzg4gIvbkkGMaTc9X/Ij7RffS+nHHqGdqX5s3mHVPmUcpCVEh9Yq7ZzFGCT4Qw2gYbVovdkSYH
jMo6dY25Snt9Hz6U4vSlhsw4TyrbIafIIP/RRaktqSUVphu+SX1sScni3fo8vhYSXb5edzdXbWoo
hU/m+CeLrWQ26HWBgFlUaeXolHXEWz2/5oJLhENNTXoxShTo4a1EQlWlnDoVqgWqQ4LWHamj/Q3t
NPTi2imvuyutX3/Q2YEuSIhRjih62LCZIqCbS7exZ1cxx/I8SsgYx0vXVUEicEUH4mGvaHNyD9WP
OCQuNAI+O/z/BqxllPm6I6IajXt+NhpEeZJWVE0zUNg8YrLeK6xW9OUQUhAFq3nEnKuHufdVcqQt
FXTUhRJY0VtBMRVQCai9nvLRRy3QNMHOykwaPavu6cFcQyUka7wrStIeL7ntqG2Axc9Bj8m9uB8l
vH/9Nqyd5isjHHlZx9bgBJz30beQp4f82gyBcdU2Gt3/ZsXgwVyjR3LUv46k/TxPHoLm9Z5syadq
8R+Kpl7csEQz4ngpVNr2KPy2vyepI+1KeOxxPkTIfHbA2aTTwU8KHSCoCXwOXhT1HjiMdqQVlWaF
qUQzaq3N9JkCsJJPl2y0DoyVkhz4+XCoghM21TBgISaoqWQqdkVwsonYHmzi6yekP1cN5l/dQQxc
dsfp8fnncb9P+innj3ppV68M1axDT732sYyX+X17ivsRSBdiDafvAvlt9Lgy+ltFK1l1K9/gfqad
RfLez++tnIKD09M2mqb6bmyRFrjcGZIJCva1LV6wtuCx5gNnmZGRDcw8R5MAnEqp7ZExKfP2annk
Agbg9m/Ziy3Erxrf9YKbh+xj+jMsuDG5y1JkfrS7VZRf/8M7gRhOQK2ej0OjiLYWcCfdu/1ys5Iw
ThRmr/sMaHu8Y60zVGtv54m1mh9cy0p5N7EgM+AOm7FiAbARLSey4bP8Mbe9myy7nkiih1wRXO7g
vcf+cE9xIUCbh3XG0I7KETl5jOEw7Wn/qOpXRtBaMHSm7uLDmZ9Yo897od+ukEPrr9l571jZb9Au
t5ipckojzIm8ZCaeOf81yIGcG/UxYS4RDaW4tEg3et5/0hd7zBsgrwrWBgDzMkr3PGGeODmqANA5
j9hZgg7kQTAiXGGcUHMgfyYFT4tWkFQQyPCspY/s0HuEeEtVVATlIb6iCkOg3s/2uYwMJ59HtbfO
LLbvpQASGhizYxHKGhqxXH61aS0lDaGapklQISg8z8MXv7X2g4ydB0S8BbgxFNOwNq9pmdeIn4VU
g9EmOiRaorUZCA6qxZWkWFYqpxHhTOWiy3JubePkrTPrh2maX4Sdt/j1hh/ha0FON4rKb+3anpmb
Pc7dRVY/dIoW//d4M6EUAmBUn4vUT1rcJ+rYsn24+UMIzCsb399KbDKgRpYjvXHnf+Idu0QacfFs
5J1eeNh+DQIZ1WuirwZCbxJeVfOJ2G7dcsEO/ttMRwbA33afr965QttWg13jaTviIZQU56d0fTwY
xCvwW/BmnYY9I3rp7QVRp11goZP654s15JEIkBUZAG8xEucN5oHOKgI9HllFXxAEm9Q3geDVPmdS
feVxrIbkbBRe1m7OTfHy0dRXbzHSkbJY0kCc87y/9O7cw7/3iBzLgzr881kOFEWPWD/4NYGNQIXG
n5z0+cnsQvqsxXB9PB86UnrEM1MzmYXVc77401zdL1HEF9Qu4jT/beNXQ+rn06yQ6CvWTFXIYKVu
TR6WVYNfGuaZpmym8dRuGEqT3FNnavrWTkZXVhICkNW/rvx5tBvrSgVqhlhRolNBDl35rUA/sfaO
+HFQ2eCFElimtlYeMdonjPGOtrcO/pfURFNwiwsd77t3Ykp4UThq5qLH430E/ypIVCb0ZuwUZxkq
z9tnKVyOv8e3D/TwQttsTjfNYyUY1Prm9HbPEv4q+Y2oUS7zssXIC1JddAyGcXP9s3U7QYTNecn5
4lp3QZDprZ40R7dNKOYYDfKhx8NOSsRruhEJ607bsWiPf/pvDkZVi1eEw8wcFmp0NxiONBYa1Y5U
lgw9v7ewHUAHhSVllhxC6LQbnYPce5rRiOuRCF+lrXOcUSRiX9wTEiHur87fgxJcOXoyYSid8/zh
OVSEpImaqWyW9PgsBPPLfjz9IbuBHwHGbHHPnjeCbx7MnW1+5AesFrlidPFAIJCmrtkkm7eOntAH
uPuIucxr6l0fr+zhdWHbAP8MTuPjkg7YuDpbxjuWRCeMNX4qfRTX2ZkKP7PiHkA8mwfd0WWgTeod
DjXQ5WACtp7zKjiunJVKScCDwd3dW7KcPdR8W+yP03X8IiXS3/+sjlbNbUaPEN8/VArpt737vLGx
VwcU9C9I0x+1iA6DQnbDfXGm3pXPFxxsbDGmbbNPPPlFJEUqEoiZ1iFsKm5OEdb36WYdh/SSUbS1
4qhupxSkfUnodqBDVlMVbHndTbja7aAiZL2gpEVlPGA5u2d17FGABsx23nUTFpfsGyQo3eD0RL0/
QoxfGbcfe6dLYasEhAsrqgR64kIUXeN3J92InUEzj4VstZ5+eatGyGNUxXw5uE8JazzeNqrz93Hx
xk//RRjyXbe2iNNrE/KjH8rklgGIZovXVFbnB3YLpH2TBb4AxqBTgKlVkixmWUiSBL8u50tRZI5p
ylmPm3OO8QotQrplVpQ9qQOrPxL1Zbdw9z1+lXoTM5Dscvr3dyB28kh7H/VF1aTPnwVR792pGSyo
DpbzfVb4Jt7mnUHY03gw6RXNF+7VSnxdoj6eZbIfg2A4KKd56HLB3LqEhDCsyTAnc1t/wynkm2Ld
V28Nfxy3/wqBXpNNM5AnXyVDSftvnFXptAiG6GkLwdKr/kW1cRvh07HUWI1qJqUQaHLluPrRc9j9
mXct2fT/4al+m67BnO8i23sF62x9Wt2HrDL46FcxE5FwOeVpQHtb8VwxI9ghvLHEs8Dgj6OHFg+X
4EPOzErVYcupAo8aYCCg9R3YyzRkpMVEKOmBnnXO0+AD8E3ebTUlxBsLBbOKEH6b/yTzBeI9RU55
AuNbU3Cgf5KY4l7zp7PREPoyAv5lG3AzFV7b+FXn9oxGwnqjfWtB1mVbMEwvwoijfuReJ/2XnqBP
hANV/kPrXI224q7oCpmjAVAWAejV0f69sxSmwZR1xyxDMLkN5tpnjZmKf/etYlrYQSvHy4ZiaOLr
wX/UfivllxxSM8Qd9p5gQNJERhO2IUpTkcHzXPcnOFNpMTX/EC0AVHvnjhiH8Q0jl4JgIZE3ZH1S
14vziMK52mSkPv82Cdop6a9ytKrr+IOhjC70xxQTVUXFNFL6zz7xTAiyhX80WFxZHeH7iS7Cr30y
jy6vukjhQIxaSp+hPRqKk0XwritGpTxexUr8cJfkuZlRU1ed8fENNJpF25AdJyxWWB8QqHt7iYgI
8Z/vVEMNQnX7m2bmsW+C0nVD0n8g0K00EfXzlhTNpk0T0Uum0tIxAXPr0IpUemgprg9H82s2qq0q
BfRgTg8dDN3UptDsZalDmLnHok9Hc3IJFelUo3eKIZXH2Kal8OmDDKZYgGISh0zWn6NLxrmv1pGC
/PRX6RKKH41KjCZG75cAMyrBLZEqi1E1etwIDCfHrjsK6pfx2Fs0+qVi0/Mm5tHSU5WVIzZH1uld
Xg2QTlhBa8QgbwZBt5RuBzP8MAe2QfFH6d5AKtU/ch1gXXdCbmJIA3viwVwVZ0Qsx/JRQzmCj7dX
wuVck7IHw7k+d0jf85Zh1nv/tIPXoR2wXDfdPwTrMe3ZkCbJehmRIkEGo7qeWloFE0YioNhuBSh+
X7wduRhwR2i8Dsy06NUpYccmW0Jsqu6BE2FsdDKapmr2wXW7R3YCffiKx0kUufRqkbjs+QsUhFxV
gvb9UjntCMvgU66BBvni320zmME+psiqopbQYd0srr8o9JITd3Ht0GWEzLSciFSfnLaf/lKPlUfH
YxrsH2BJ3mGczlgsG4NfcwSQooZlN/bXIw3ZukzJyvWAK9Xl82H2l6xsvVcodWBDxUv/pS47v8mr
K2dT+EOc55OhIRwGk7Nhn7oadhGJQMO1zkTDSHrR3YCy6LJLGOAXRexrtoNzRTszZH5mmxci8A7I
UE9LcKRCKYzl46A7PtIWLL7txhqtWf6aXR9eBJ0PbO7FRWI8UoyU0waMtoHc3OdaseGvgDN/qmqV
CSw5hK2Hp6vJYRnZbOzat7b4F2RJxvqNj78c/z8fP8Baj+dcop8ZcZb1JQoEtiPC2NF+zDxqxEfQ
R+wzreYYiQMzNWmqa/20rPzEX/7T3T41h6kLwJHoKyXk7Hw+yop8QBxvdZnOLOtWaaPBAGwRPbd0
UjrD4d079HTIQWeKl7p0hEEThPPhAlICfIdb3g81zLFJrI5w2/jGm0y1qkeRUkrAmnYrXsRaLJNN
389uQExVVGLjE2izE0BzlMrL4IVY5CiX7JBJASrPZvV69IbaQccmPVF408Fh0JoGsZv5Tnj3HiXn
JhkMChtzXwTTlVdD+EbID5+fOYcQ9134GiK3EFCpIrOXVzxsb5j5LzOWeVXZL9i2GBnxUZzZa0uI
d8M5jvrJurx3ppANyfZYI3VVG4Wz+7QTsZrNkVHacfIKwlxdzEtkG2N4fd/5YsefOiWP6qipphXo
LsU/VpCWZ4ACrOOPpQvb30X1KYoU2NX8oCE1nNWkzPMDFJJ4q0O4uZyHpLeLl+U2GpRHQuBP0JoE
FJtabZD1kTNOggAZ8B9nrtELWj1VWOpbzZyq4mLHlwoBcbj81tL5JVtvpJ6oTOr/mx8DC46GCFUs
RLNUBYed4dyz7AX68CJsisvKu+lY9A4kbUt2l+LpXmftwpN+hLv2GBWzSohTb+MKSxM54xk1dm+E
rSoMmZy/olfc2uv4xRMQIAdCn668E+wX0nF6rebNvDTF48hA5Eij1bk0unQsSgjTWbklSRrYyCMp
oPo0EG9MT4J9LXzB8dMsE0bSjGgpHw3hpJjjHxoiACLDMueuUnkeNdHIYrVxCJeURJqnbIEjwFlQ
UeEZrFBako30RlaVP2w5gvbJOSK3MHKJH6REn+8s1U3Y9oZkaBz7nNvsRqfYXsZdhaEYmoEffHEu
yQjmH1EXlvhz0wem7oRGJxCmmqX23L/5KfldWWT7m+JuKHCzQXLzZHHLFVPTzE40t9/if52HOBID
SEFjZkHFTlCBa23c8QBhQpBcUcibysu5v3B9q6sklS4CohLB58eC1HDqKcXUBL3/hUeKXNfDYSPb
CyIXbFZ2YiygAbYyVGMEv5R4UWFBn9yH2zwcQ6acT/85Nrbhd+CE3qTU9szFqz5h4V1sJHNsFLq7
wiOPDCxOltzaRAo9bRoVAbwHCow7I62AxGUsZbDyHCN1u8iS0e6CvuE877QoI1p9m/h8XMbWSwGy
2SiHZG7VSp7wyeehx3iQ0ZheAURSjtqbiAbugyE3Yo/VHyWSHqekAcbO9KXBnEF5Fhdwu/QevItJ
ems2dcuM5m3h6CwwU9fShmibNZUQOWH5I2/M5FzUMroaAqyartT05HLOT0jrTPDUM0KdiOEU0Zzs
RnSsqcVCLJGxhSln0uxeF0RvxATBAGTA14n/rybwL1qIk/LIbrpwLvcOkgfcQlWcigtvPO3JKMx8
qCb9EHR47kA6tXCIACmFoMgB1DDg+u6mSTbrDP+FdyyQSoMeT43tUbmFDT1Og0bITSkHHahzVS4i
59fudUEj5ahsTpmiJvLK/9/UfuAfhu5r/vL+RHuqml4fiKwIMdxPkg21678XH3ItPOFsJsrQGJhj
hpapq5ZzZ9+k7UA9jQIU/z9eTELVw5rJm+KBncUpe+RzwbRT37rp44P/VHC4TVJbBg9zzwuBfCE9
F1zT/veZZs/hB7XaYohqolS+TzquqaVGBv7bOv3oTpL8GoPtOdQzkcR3k+kqcOLsjq7/mF/ximhP
8IaJ4zXUoeiP5I4x07oDeDo/g6rVQNwQACUbm/4kc8WHuTQeSjiFH8XYO8+6dVXvCDj8WlSLAWNl
ZuhiQoH0/lnFjJ6utXrXE0H4dYPFTvtAXk/anuQYwHLtojqwecKM9NofHtR1hBKDEUgZDQWiJNJd
+drFPbLOZmMi5WeWTN3/k0W6eJNH3TQPOSSq/Tl6WHYkzJPr762wU/7G+mJt2CEhmXMFflyHedPl
xvw+ish8KhKkWkLYrvnLIZyVK76RjM7DkyjfvYth8NYZcu0A3T/ZSp4jfrqwkzmw3b+B+XPlccQT
Qk7ZAygMD6asjbJAdqTCwAlj8g8lDz526SXVAgvbGNM+PZ6D4g3Ky/c+cvFIDvprgL9CIdJ6dx4s
mSsW8VVhEJDR3DSYvZPF7S8O8zh1M/7KcMMnneKqCfYY51pPcEZPjpK3ipr5sPbuyI6sB6kQbTf1
TvE5PZ9iFBF/AiBScjG5Bqi7+xd2mrliOqC6/JFlKkG5NKCUwT7r65RsvPUXOzqsxuEwrDBJ5FPV
iu1eJJ9p/g12/jijuz+eU8AhCC3+KAF0PzaV4EtGh4CdvvBFUfA47WuM6z/xV9jk6MD0To9Jsy5v
VcbA+BeURUNc+X6+VbSgonFh0xE568QU0EFn3ikB2gP657Fh/qkJnrIQceUnJRhQm3melD5i9U4x
mNMoWyPs4bnIrRyHJiqEQ3a/tsHL4sHFkK0e9mmwwUVY1p4A0/vr1zxCvOxFucs3FVnnLv/yygM8
c8taU0FYCHPgPz9BOqlNSb30Ji6cXmaSHRFfMHi6K8R8bQP6atBPDOM2LhlGg3UBEf8RGWX7ofgk
u+ypDiZbd1sKh+PSu34RbHKFKc3gCtrtuu+9dkrIkJJJFEwXuKhVVPszdecAf5ANpivZ8VMxZ5K7
kV6jkSC8IO93RQzvJUAQ+r6WvoQa3sMcGzhvBgZWX4oZHcOT8KXRR08sTYqFYyWBhfpN0q1cwQRz
x8zBswV64vuHbbOfb6pxHjDGvpSNaULljjcGxftIGFpgGv2X9C4s7MdM3nK05pRCKhQOSQ6Ack9k
2LMuP+428Rqxn16GBVOCDQpvRWwp06Arvmt0ysVSs6S3jXg7N9QP9fT7lzeBRqbeBp5/nSBojfPZ
iZj6SR4FabWcWW97ihASepVUIhMOqd0F02RfZokHB4sc1vmmSGMG+Y7dqus0ndzYqRUr0bUJudz/
JKo779GSEEPzQTTzgHqo8lrylJf7IyzKFUKJD4t+Iruvj450LmeCCRtqitxn0IT2uhN5+fy1KIO9
p/o58mIM4fHqmLypwB+XbZc3VdojX1U+NDYT+Lm4CBIbRo/VEaLACAyPbshWVmIgM6+0gJU2yG7K
jAkXnpAuVhRXIAbV6Tgdqqsv3wTIGXroNoyhOMQIeDCHo+Ar23deD+/gnTR8RjsZL2k2nfyI+sgX
IbnwN+3wLdc/PK7j/3wliM+8EfhwIHM/OG2Nrn1FxhZKXAsZ0IRLll71kbFd/4oHY/GunV/ptk1i
Hut1IZvCUWj+iKSTisAt7D1ZYDohDvaQJSRMbt5MDsxqsz7W7kOxG0YjBcttZRpdrAvW9GdIMuAZ
ODG4IiUDUS4i6L4UOSJwF3ZC2qOC8wxdFHJBWADgbRk8w639N5kcLfrRbiD/unhrp0swqSCbJpzM
g0zdj4qA57aDoBv10fMMMfW0ZJZHLStXM9cJ/GcpYBQweDEAuuqOr2yOZnnYV8hELf3OHAFgVyE4
2/NYLitl7BmnanXCX9v7TYFVdeKKsiYGVn3UWSS6ev6CunA2NpyPMo4NiDSmFnACwgruoXS8vxzu
W6lq4VPeZJDTZU5C04oPGMgPpStOVYkW5Jl6IBS6O5j8NsQZw1h+c/MPsK1ygrJsZYBas3KfR8J6
wDG8CeKtJ5MfrJ7ZincGTBZfaVJeOzeBmNsgDyyHa/A2jU7v+qm6lUirHJnaklmp8O5PGH1WiXci
auRVDloKhmYOeNYkqFaxnNoDk2JuFeBad0grKQ6Q5+V/yUVc8+QxmmZsKKjUv0P4N44z+86wolHe
HIwDb81+rpwuuFZQFyUB1jVGqIBcVC6EfIEOmwi6CNedW1nvEyP0X+tJxxUVtX4S9/9zEmdvsm2f
7fAds+ePrl/M/65EUSu0QwUuLsWrQTAj9p+Mf9xeAxlsxFE/FmjCSS9uoQMdgk1pfe7+mTjiR0tH
TaSjZL8uNf4W/IMEjmiZwNxLtgNYu3d/0ShnkYa7dEa/6p+NV4n6meE5VyPoR4/Y/CIkxWlLAO4K
kQfRbDsBiPytnrIKjL5BqrjhHaUzaruc4CEZxslJBX9Epm3U6HeRdjOgmEoejg6ucv5WxtHuYvtX
4Khf/HVNiAxF6hak518UB64no9wOigEFm+XRjiWnSYuj1wzJeLfN+NwxHVri8IFA6RJo4LiEn3cK
3hhQDyS9ZK9jFiDDIfpKhW8E4/KO/zc4McVKz8DmD4bpV7EMMEDaex+5UsSn/EGUVFubJRNPolhO
vrSQdMpc6sLzYYh9Ta68437gWTh/rDJuvy8fKb/EhHy5/DWtycZR+cNbfp8XLus6bHRm5uGmlsV9
utied7ZvJN9plSniHcIRax+7eMAMrB00Q200UAH0Zm1hmYYqq3e04x00zo8MLeoau6y8cJ25QPAm
8u/LWmwseA5qhvb/NHGGNc1iBPmKyhjvdTab0e89s7r0VaiDxrOIvo5fPheT5ZFrtSmAscnrHY4t
6ZLGkE/c8lgf+DXN1sF52TbOsvh82C/xk+KrCLujcIOWWuH4Zr0bsSsAnNvbOEi3XkN9pXG+VY09
qW04xlCIoXVsb64NKX/ods3mUKxppvqLonpCOC8vzEq6XK0Mgul1VD+MdmxL9ERYlpD/NoZg1eAk
yB5ADPFKuGpEHe01zwovw3AGRDLNQKhI/fXqN2wLETNZLnlbqUfgDoPLmJUivIMRGQMPzW49QgHQ
/t1AXrECBmOWSQ4Mdd1dLex71OrwsuXaM8LpltwxPTkPVkqbDlMXtH+5RIXBYOTAliYSyLPJ8Vfn
7TTvwHHZozvupSf+5t2iDKGML0jX+z1KTIURI79EYQWEpOERCguPdsQZL1wueH77pUtVwmltbKLq
jb802VEnELLm4brFIjPeAxuYlhUUa83MDN3RKEZsJlAnJyOV0lFw3Z2c0h+h5ZffLGIgN8kdLn3f
deNqJzN2I71bXf7fBsiSrvGSAB4+ptfKjqPKJdrvKFBsuG+8ycAG1gPl0BqC1nvoFikhgkYR1tG9
eLFKLjOgz8kvn8/Uc03w+wGSx7wyfMYNomApaCBDdYek32dQsMqhcGEGH7nzCJ+rS8tH49i167Bs
MOwJBf1ht+TlWTCq/jAUUk04KLfh14DANaFI2zcZoMN3XQkH7NpLLF6WXdRSv779iKrvdanrg1Ld
JNzZkf1HtmBUij7w2mBALJlJZxnel0F3KyFA01Zbdtx0y1DMSF0MlwKxY2O2YiCoDiuUeXurUk3h
tc3hn+qGVVjoXFIb/vmbc44xtwYlMlEtPvF3MPjfZjmB9duslWU1M7wdWRMN4U81/jg3IRvV03Dd
hGt8n5tO/QxfKi3S9Uiy237OaFPFU0HWKLIhbAY1FybFLKOWrmor6XqsdWy5WThn96VvHk+ZUfGD
BGEXl85IyaW4kYgDcGLdqzFuvDNRen/rg/zXoze+dJOkbYlh15yJh5bfbrqXMd6ncK4bYwznzGiq
NCSEeagorxxtzq/4S0s0siUGe4FY7iXrmFnV+dACNVmHT0d7TcXQzNx77srleO4Rwr3+ZOx+Y78t
hz6tPmRDxu5r8jShcb0w9ZFjAFJhNQLmrl7ao+cA+rvS+28k2FTNMgx97Cg9Kmh1/OIRJ+yCgusJ
JZA87LB/wbg5/4JtfxaqsJN/Qf2UB7OUFOXdRGWWo0rg1/vzXM2pYr7KYsZEgtKLQByiunkQxGEU
T2XofgdYQ9Fr52on1AN2KhEdknYs4W3biZQz5pTWjIPSJvyFjoD7YuUvwySQXsX5Nj7tR3m4BJoe
+7Us0zNKtp8pzdLDZZLXQnmrmbeiMza3UZIOzUzQEXGXAzr9qb17vMSROFMGgQeNeq5AWJbhJuKP
BPUn7iANEBUH9PkUp6GyRWP9SZYQKG6/5SjjeXtyRL39Q4i0rDeiG4AQFIO/a4nIODnvcfXCzGRK
ccavNHcmMfMi7F4SfKx4YrDnpLOPOuCXCOztkYd0oxejD3m0+Lvyr28HsDrCbvoOt6VUHQlU27n2
Vxi+d01MbGDUqd+iEHSTGPRGMpv0JffKNSZ9tRWRdtSgs8lJAIDiRFLJ86RQgYMn4AdZB0aVYvTo
pqABK9wM72IdkMbZj1N4FNyChciOnntHbCZS2qcAQWM1UVpeBcgGRbKXz7WIyj25tpb4oU/n2+a5
ZwUaAtoO1plakGTU09KvqDA0pCGl1iEyDeRomj/5YKSZlgx/R6SGQk5ESEijTeG2QdfXq70V1g5K
4BG2BOTkNopffezTU+mgZKT4i0wViSZB5SnPj55ZrEgq0fOKe47/NavWc+SAyaxi/S3SbvNV+YEI
7vIggyE32oHLjvN2a06d2hAOxyrTHdzf4rODC4l+GBPFhrIeBrkddR3WQ/rTVCPVp69DwFEpg/DK
U6Eww+eWQV0uswEcl91Tr0EkUJX7nQyaHhSm/PCEsJi/aFqYon8vlpCrakO6AJSn/6X/mhbgkzsR
sUMov1C8aC2eDF2bcPbaKeVRKVMxjXCE4SQHz7bBt1NgXnoVxIODBXvqH7UfQ05IP9CU3nPc1LT1
D9OCeOr1mFxDTkKvxsi+cpyJuiGULmkI64pd4uxR4Dp+1ZECsdyqx85noXR1x9IjAGRyEBdJphfR
+v+svjxrjmBUGqScU8s6CeWCEFj/M9soHolD4zCox6V6Ko/E6RpQVohF1wnW2K+XNCnCtWb0ztWM
mtufb6WuK/aPIkO/GlrsmxK8hJTR2VLJGTyrs3gxz1dGogybxNexuoyWSx2ZZEBK6k6cC/SUuJ2I
RKLv84Mi3V0tCcv8cK0b4OnerW7nIMKtbo27unGdaB8ZOL4hXTvN9PgmHVwfxPZOR+6Ntx4mcsgS
366wWSrOBOrHfle7xrSwJU/2rHCI2SROXwWqfOTQCoaHx9+GePPr2/TC234at1dFvOdFH5QqdEtp
mDuuSUCXKxdkpy7IYzZhd1oSR7B8oZEJSjZR2Chtd9U5E/0Q9W6ZUTFilmHe3P5jnrtpLTzj37tI
vt6k2aE0tymvGlo2BfRndIws2L6AQCgtD/+ZAicK0zN5r+OpZ7tmB0YKpsvE1Ny1wTCjA7qY3wMy
DflpjBlnDeCUF68Cp/GZilJ7Qx+9Nwb5GqjnYQA6lej36H78eKloOtiIuyiE9oXWMGK85Z1OJdul
AimKgrB8U69TlTu64hfwC9Ste5mMHu7f1T5fQEFcF/z9EkUR28VSdphegsz7rYvNeDNUKmCKcDFY
wy1CicGP5Xmb8/Uby+cAycHL6fkg35krzXAR/h5lk2lsIL3ro2Fvq2BbhgKN0kxI7SHn4MK0cj3j
t1K4M98LSvzrH2hMfarBoBfSBhL4U4e4f/lccnwGWwXp8sCtt6kxAQmr041nMN6W8ZjRKFpbOHGC
6qNeiEEvld0iV6/1PxR7j0+wNfRMfx7P13XomNRngZWNe8zf8+O9l0KfzAQOiUeZWty7VIOpKPZ0
I426hoGRcnovRRidhmURzPRm7aOs0X6uRqW+zUvjzqdjcH+5jwlHT3Xq2Xh7VtciTnEfaVdCyFwz
4WuHC6Jlg1ZXrEiWTMaTOZODABMI1HCJZPQ3u0iCqHLTOl+BsIxmpf7N6Qvzs5EaS82zOuAXeEp4
guuWA970upT9ammym4LmozsQ4s6f5Uh01uXGV6wn2hwzvWH1+8T4UUlat2Ib7BKFYjG04jPDGlCO
w/RGxVzwOXmubnWX/PdfHIdOKIad0W1vnAlxmrzKZiSAi0H0GC8vJLf3nA1T4sEBYm5DsTFI7lLa
2vsfJwV5qDKv4YjWnPvMk/FDDPYAF+UOSKyj5GxrKzxf6EQJot6ejPmd9ypQm74nFZrPvUeO0r7H
0Oy9v6NczD0X2PqlwEcw+Ix3uDjTQA/tO+Dav04kYLQ38cSYhLuDt7s4aIbksKXbLUIIAI57vbLS
ASAYxa6SoXdGsHDGwv0Cf3zNgU7DUWqNhVUWoKCwQ5X96/JOCRSwwTmHSanRvwgu6D4QbNAoIcuw
baL+TkopyO27qRCMflIIUDX79Ele2MHuQzZkW3x/sU0WuixnCiB4ZLdJxhvvEgm/yU4bTpCiYlGP
ED6QxcF0nIqlel3DGSJ26/5rLO2TYu/r+IT6B0ltOzpKZS7vVPTHSGVi0qvNmigy4KcShcdaHPf1
IZcUoHp17hLNImCcjwDXY74Qfz6E0Fp2GB6WbEZ7oBCMx8Xanp4swRRMubU/9OfEM71YIS7khVl1
wtbGpRutIwYjs5y4JW5WrDuQ1A88HEDkeeEKs1pmvBkTNZK4kDOFSprJLP+cLgEIIrSOKCm5e15D
fOhyQ1kzDinDInoFK/59ZbNrhgR9kjJwylNKtH3rFx8ptGnNZHX10TX6uvFFPhnsIVb2sQg+4gj3
nPLB8Sj6HduS74aEg95INxJHMoLW34JCCYnMpNztrhQWE2LfVj5KIlUU6K9AnVKCgZZ0QE+setGz
09jVVNgVhVquJihJVYYOR0tRUYIffzcI2U6qufFPaeciClRNq0RgCz6mzAY3j06NMF7oH1L7OU+p
QveKMI1FLCz9TWXxSQdEMs2EOld66iJYRnFqiY6J1FXHPZ7khdz0/YiofrryHEtvi672XODAUsVp
nrpXLn05S7AHirpWPhfy8XftPDWYcTllqO3vXOFba+Khro2R5va9kigZ3Gu5qj4EGvSEsSyw0Eel
xVJ7kXghpNo3HX3rGd23gQMV7i2PIOapvyaWlo7IX3HB0IJQUJj4QsJ1DuUDFE1lbMgW0JjyaPsY
kdjDw4PDFeox91y7ZAViTX1UzH0aqxTmZeWb2GDaak9ReLXy7I59+dJsLWj08WdNcMuCXCOZDvbZ
syZXabJ2qp6q6/gHgmu1JwrXoHLQWy+usTkVIS2bnWADkP7JMSfOwW1ddSJjpTOndJxkJJ2rBcbg
Xn8Ets062Mf05xxtyqbmeJeFiacOHsjlKxPJQJBKcEUMQ3gZgecuvP7MaxS5gr1p0ItnQezRCSHK
phV5SkpiZXqTzC8+1YsOQtOQirwaPilP/zkV1og6IIA83FKZiaHMOz61c5WpzioVYvPUHJLdYVku
33TstmZFdWjBLGB/POTVMBqzcA2X4RcvLklY9xLR/0dQ6EPQx/3hwAg5tmrx0/KzSHe0aoxRBP/4
p37blIsfka6miQo61CZSgEtMUZY+KeF51Eh4eb9drpuuoBTwY3w5GUvK+FJxPNaGIqsZST/tSYHs
Xu8wIQLLsYd3ZumdB3xLwwUPzabU0oVaVzy7pF/yx/1o2rW3QVawhY4v38CK5K9WRFHoY+/v0xRo
pkWVX7muyZEHJ1ypQSCEJqnRWGEN8/ovjC34pP2qIUjwmK+2dMGLyVNebZMZAF2FB9wH2nt2wvcN
3xQIwmgTz8LSSY0muzYt++DNpqT4p3nE5trnMtFMv2cqWSbaAzblymG1XebbTUZZXP703hxjjp9d
M/1ystKGns/LVSdH0pwr0G8gz6xJL6gkMMazNAr77WhP2cCTA9gaICyihiIPT7wOlZWd0SfrY2hT
EnUNPki5wWPKLAhcPuS7/xIm44H5sFop8Yaj4U/tjhOOTA6p+pHa6XPlxpc4tQb3RMM0si+gxsDO
OcZ7KryxF+jDUrI09Lw5m12/xehyit5Wzk3fB2RG4/8Dfxp0LeTIVV8MAaUfDZ179ZFxa9MT4YHL
JEv6Q+e50kd6Ae62p0MyRvCVNK2Ku4/SmaOTatAjZv3jdQqOt8AsqsSlqEpCzuPocPcec4/pPMSg
TgrP4kZjpJrg0xBx7elA03ktfjQfch6nRzshIf8gQwKFGDUSOkW8R1J/gW4REWbZirE2C7Go12MO
cUrD1kL3U2IJELbGnpA3C9WvHM4o9/kbVzhp/R2PIKHUSmnwfssQxLu/kUUeDCePSdSedT29xQb9
EBFDsnB+GM5exsj1jaxhOx5X13w7HDUBUByFqu9R/IV0k3YYRd7E3fzcH4JGogFs7J9KWvIYeysH
HdfBv1h6rJtYQXHxTp8PyWeDkMzJy3kjG6/EQVT56oj3Ov7SHxYL0ViIRiWvqR8+ahSeIJJsiye5
NJqnMqRmODCtGxUfwec8LmYZlqrioA2/PiY5Xb+D9G5/bX/xtgvG7tqnBxG1pScQYdmOMjscworN
tnb4Y3Fy8He9Wg/C5G/6P6CzKa88ZpfRPF3HQDyJVOvZM9efXxX6HTAmM1Cuf5UPYNb5LsRlI5Gg
xQMYbKxhQopPwMlZ4BuBIayP7/cU4Et9Vf4f0aHHtYW7JtiFZJIMxOipPbgMVAyzkFauxr5wPrbR
zaRBK8lBBzWZf9CVvalaBGEbdFqMwjkBfRBIahN7a1da2WeAO0SnvusydtFTZhKzZKh2uxN30dlI
tsyF/DtXp+exKpB+94E2SWKwrCfRyqpJh3Pka6zpBe4JsLmfeySAYSHyQSoDxq75mbxj7ctt2fU9
hyFhyrKyTC3hVWGZNCAHv8j9XnWpJ08xJvsaP5gY/xo++JQXy5c5P6IFGzzDjCuZc2bhXLiJ2M+g
uNREi2UlwLbIii144JygwUxQHb3c/NpMjbiV7xFW/PO47ygeL91KkYPjiflTxrqiNskBgIJ48NXb
uFO8ge3xN1algQ1SadFfto0xRfoRRLrhEwyFX9JLaJIZ4quyToo9v3DiuYTkzP5sNLViaXDbBQyk
2T+B22MgmPmmuvpjXE5sIJQRk67bVZYFxEnRSE6htpvnP3oBbROWUbEqYc/8UmQXsFYbXU78Kvpt
TW4Kue7EKOTUXgnzGwLxcWOREflkmp1+2rjJcmwBVEIsT9uRJLxKfFtjFyYJ0XTAFRsXwWryOQrd
LGJDsB4mYQrX4JyvTFjDfn7GdvK5tL0ewje+uuOsjnhu90S0FKwKBIubFFwPnUmZTJWlX7fq5BWY
m9FPVTd3ZDhj9QmmcD9/kc9139ln7r/MHFFwcWd1ZcYfRmzfKSPDjsqLTc+bkuIjl+6fHL5nCOgz
h9Iq6eSBv3gBC/Ua+I7P0KpAtrUd17Z/vDihlaDGM0pVgYVxYK8fZ3rvYfai7bPHVMn46P8nxxrL
vn3X7+5nMuz1YwGHFUnG7rMtklOBiQDUB11fJJ1+KD+euz26GZ9/k1WwKtcJxyOh7ao2tQ8RelmF
+AWiC8W+4kByb2FG/pz9Ai7ZMg7UN3tI+kBb6WNVUuYMRQwfs5nYir6qky7NakFSgL32SetBtVSs
MgpWvtxCf6CAgj7fER2LyUQIQ5X1/h1MMIm9G86Y8++ct3oG6wjxB+vLMEprM9cRf6LdQowaWtO2
ibA5rOREFXcdxNO3LLuVOPmfurwHfbVzPsgeY0zzW02qJk3DoDBx49O+EguznhNVIiGpyFhHTCFN
d2QiQR3BcWzbIeHDvDfH6wiLiLbNiId0ukmhy6IfnnVnZujNxGrNdedGRX8IEynpXMnZR126TGDr
K+tXT7HdzMf3Vp3pYCFmd6GS1jk7QEJ6vGsmbsQcJfyjUNoqv63tV42HdlU+QSkpbOjLYYHU40QR
bVnVlMDEYQFjrhcXtHEUCW2V8PXDUWPn6gX60pxs8Ylll85RBKHTUhykQhDkdsPefDJn+f0PKz1X
Lgu41bbxt/JVG59W3TKINKrHmh1b2AJ7imh3dK1Az1ybb6q7HsmsTi67phV3oFi6VMHpGjS4b05t
QpOxafP8saPbSpWP+mRTj9uJnsJUlD+sBCC74d1uySLFP0Z7K2mXqZD3528bYY1DpyQUTLUmFfg9
wEpO2ndUJoKq45HcFmLEUzPiatNcGY+mzusHjR0YkzJZXcSA8SKtYFfvjIva6vox6WswtxhNdJvL
70Ij6eY+lPtEHpieINUyBIXycUkp0E8c8CtX0sOTi+g2sYON/YzAYcvUuegcp/1TCVCbbcTWIHJZ
ilZ7y8WChRIi2IE/XgeHT1ifsfKPhpbWn/eXxcFXmi6ywuHEnHEKFx1rOGG9q3CIpmwUW1pt5nZs
OQKCR047WF711Zh7k6uQP2afCq9J/vjgIbCmr2jOsxrab8R7hCvuoDpzojmlme26l3H/uQB+OAKf
XR7t1MkxpwB9qaofJgDqXNVCHHu9x+zgMC6SViV4a14q1yFcx8V1c4TnUA9YDv0nAWtaGoop6xdr
YzQvwsKSnxwCExOZnkep7UEzjNTiMS/NO+jxwwOIAaIrKP0/+nXt4hUNUGiEMZZM7B68CThUVEMO
Gz90IcA19sMBy/k7kalH1e9McDyJfpN8q6mOEqomDPtNuq7kUD9tSY4kYArlGVrnuqpT9TXUfLqR
cpF2uZYsF/hzpneJYvjDlabgO6r/p45R0KZgj3MfsDV3jLmNtfi/jVmUgtkk+5Wi25COTqejHTti
OsZu506WqazAmfZhueAY3ykkZDeyNa+B06heGSpOJ1IEvPThi7xN8s378ACIltXBxQg/G4bOK3Bl
BCJv+i+FXyc+VrcXHqHjhMi+YwdHqIoIVGnH7RDGVFoIX4gcJvBrksMW+r+y5SayqVt6a8/DddMk
NhJRTCEFNAhbxgqSUq2Lsys/NVkHO4sQqQXZ4PKS1pHmxrr2iOP9zb1B/NP7Oi3HXhKA/byB9EtU
ARDsQhO4QIUwe04YvNLbgV078iMx4QeZTBE0ldLA1omu5oTLEdxGCh/yVwUinl03mQgXFtBsE5P9
cPX25+GY7o1YJnX3nxXDcBbPHzoZm2B5ratDTwz+tmntB8o90l5up8BK4hyIrdCph4/kBoksA6Da
T86MdBLNisc3nDsA+AQ2+/cGPolthaKm/BzvybSiPIlXYkax+qveVcL5vfOP72fZy3XagnmbbAZN
VWD/f+orHZCqTDQ7I/gqQ/HVtGtzxXc5a7TPvnKubfrf1wB8SvqEmrxeCPlaeyyNp0LU2clng8ys
Pw1QlZqRqE74vu0lrHzHgjcsockeQGUXhZn2NX/gbLQo6fHISz2Tn2mlcA5wlBdzXEyRH3HiUje8
pefkYPsmBuZ/WHI0zRmf7Hy5HTgt/V3qcaWLXyIXD5TiSR75YN6Pi0noNhR+r3mVqUuHEVfPvAA5
z324hhhTmp68mAZw20+iajw/3thZsdB+vSiKu7SDeRGTIsDEMSRnDzVrQzReDPlOE3aTfgBpvmyh
9BC3mJUbhxrsLcnPgF1zBXkX8yjWMUKwazVqxzWRQeIGsCSuNLicx3k2YF1t19sik9huCm4LW7Q1
1XpuKerSlHSY+7LCT9AiUiz3goukU5BTgIz9assfg/niArOKXjtWF+meu4+rROx/k3+X+SXBGv5j
RQPMyOdkcHZzO2bPlFJKpV4bql3ISKxDuQ1kAc6bkcyiQeDxAvvvGg9ArLKCSA/jNjEHZXSV6V2S
PRb+G5AzXPEBRM82ILBXBJLltHPDudMokx4W2n3fCto+ynnRIcWWMJB1+g4XY7p0ecJa1P1V9zSD
L677U0tnAu0RruGK8ara3erLxhvU0TZs2VE2bpbvwUCWMn9Yw5GLstZAdXVLqzWhzFi+nb/wqApK
3cjPh45VwYo6b0i4UnjgBgpQpaHI1hMvc2Q1SqUlzFzCDkYTE2WaIKk+z0sHjbLBXNZkFPsdPxBy
ujYXDdkDbxJ/GlemRRyKmggVVxsLvyMfaNUDh2uUiaJOt0W+hO8DfLOarfEdw+qZpPD++WnsYwyO
leo5iZ2KYd15JB6kYfZhPHn6n+hSHXBIXXC8sVsMqNKlHE1dsLf+y2LlsLD23s4mxe4K4vJOAtT6
dMbm0pQZ8HqAi6cV2hCa+rnYbqtj060YJHirm9uY0RPpRPsSA9QpRJ1DvzuOUv9y5G0u9GDD2oc6
8WIl+MROcEilQd13wHDLbiAO87Z8ZYU1maX8VSn0Vyjg7blh63wWfo9WvDqkltWdxqyhE5biHJ16
xvZoi08xj1+61ZKapU4uhtj95IiBHbDnL2Gi/ypHXyREeH4Nv8nopdgl04sbaj8j9naEzXVQ69RD
kjCUHKq5xG6DaOrzTCuy5gJvNyKDlWvoLQzqhq7ObeAuQxOPzrGbvuSjdqdKjr6IH6CHPr+gOlkj
QhuZE2ZCbn/SabgoS3nmEw/fMRyQe76w6qrhn0leZI3dEl6KqJKTSyjGCS30iUpxoYvwOQU4T/Hs
IprWekswvkh0AqeZmfa4QjkpX5lFapAVubP06L2gmUwsIJgkzj/+IvqKxd8zsIU0aHHcD7SNyASd
oOUKs3TBheEsuvFPZEOb4TQz8d9q5KpmvudLtKXpmQD0lgAiMrqSDmV+UknIdqZ/pZHxP7UmuiAj
0qzKE6G8B9DhCJGDH+2BAYqT/fOcXpdY7b+YjRKky1zhx4rjw1Bnc9iJTTKbvj4l6Bx3dlIgnYfF
OQSMBfkCdKsjFVqM6LTVZbDlRlaggdGRVMNVQvJfec6Zn/XujpQe6Rt69LdHeQsjz+Vfyknqe1Zn
aybAiiXqmDAOSpTOUeJsUZB1327nH4HJLao8vCJ/wNjGFwPeiz9IGS5OFpAxVuqQJqF//GlbRDRr
GKSZ1Fqbvb0yQw/dXlQK+VKBfh3F4wDyjYXM/SDFksefQjZ+VUefICCh8fxYtKVnteVn/kg0e9y2
Efmw7C7nOwlgMhCNSl1IHMx0lun8vZoPZkeYnlWruO1GU4A5HkLG0SLW+ebUSWfs0CmAe7SX6PBQ
VAl1U2ZxNt9Qm8eya6S4cLVwjfdGZGRdwlnAIYOLISWYUCJtaV12d6otNRDfyjNDAz2DbN6mb5PR
bSRWX3rqNpka7fZmKl/GJRuOzTTu9Eguj8xziLay297TxBgNkzDnyWHCUBRfOwJ8ezbQ6ORpUNT8
kLcyzi1mUC5WFWqNhhSQ0dVnIb2qufT9Xo9E4X/ltZyyJiP7GC7tj+royQE/FK4ffUB2Y3Id+E9A
urQCGRXYhhxmox2Zq9WnXuFdiVi/WRoT4RhWQWZxkD7eFBXOQ8cgwmVD8nEWoQC7O4imQhe/7fqU
gsfpu03GENBkOnb8cceY6KYA73U2cT6Ngq3zc1FDmCs8lCSFW9Qa6YZM/AyBYWYNp+Rzt5qms+tp
CnxtgqgLJxh52tRWW5L9iw+90dLgDlyBJWvrwI0ANz4MKJsdyFI9R5ZhzpXuEcQi5PuDcIRX1MjZ
kEOjZiPub9N35R9eXfexcscPhTSW6ACviqjjY2XqcX4oGTMLhXVchpZgDH4jjmqBvX/l9r3trep1
LinJHOkQRNHl5VpPbfM1si2t0q/4HCybIFKKoGZ0z1V4/iMZI6soJsBXWbjJ/zGeb+bf5/ZrVUEP
UMayxvVUAplUMBcz5zELtQFe2JM/woRl1/6BWFFXN/CTMGyoRPVxIUs5liGmlgpxK4Uj7Z6JOofg
h9o8pQ3G8jMKAYyXTZT9vcjo7kYwgmwa8v7x0dI6q6h8IM8fb+MZqshqaFl0RZDlmZY1+W0QIL8S
SY5D25Vy8ZnBEbY+l1nWfp79LdIrNPWLrYikK+FcCCs20pnyVUZ9Zper3dy/Znml/Slm3aX5oeyr
gtGtjq/jR5yndNMbFyu4dPI539Jp3CYa2tE0FvjCSmxfx2xERCNClvbAHk/sR911iCqsvAGAZu6l
JCF3yeoaw9+caExGyX/rLF3/QaR5AjKHoo0FauoNusdz4YhYdSl1/3FsLRvUX0Efc0YKxV4ptBzc
+NxETgAs/MfdMOE9F/4lDZqKWUZ5/omlp24dCDHBfEKevinrAuwKHkYEBPNV6IVyGCJ6Xb4MTaBP
gOahtIL2nVB5YltKWnc9eW+41ADK7UH8SV1lVPIOMjetC1TBLa2Voj1iezc1Nc2u+/WPsMmID9ag
G+JZIEWhK3iko8kgywLubANR5XlJnUb5w8bLPD20gQEvay/rePhPRWdELrWrF6Zlv4ofmeRxvWjl
1LI8JqqNyhjJ8W67lkiTRJvcsN55s5VTjCsjRlwJxpJlSshA+Ujl2cl8fVWhtvKs9IhFPLlZp2AE
ol2dzCwOPNyfRlIax5aMLIWIA8TyCQOagDnPz1dOWv88kDlgtfWbQYk1gY5kL++JyAdk1xSFV4yK
9JTuznJoCVpi4T8ih7tnW4Za+O2ghF5Al8NQbYJTh57saZ3JiYCcUBPlKygYsrMBN80gVkAylWjV
C1oGlub+YyTCpWrKcZsJKiMMwRJrue+v+E/QmTefswQBMN99kGvhG3jREVko2OgYFss41/7lkD7p
G6YKV5Y/Jg7OCP8EsMNmX7x/n3QVILC+Fj3pdr366XEKsdnGZ2oz/1nT+ZW6GekATTKW+C5NS4Ck
XFr2KFI/We00veRCx0ebtTnzVtmbm5p2odcsPKvMBH5DBthat9ZFvZxEoGEAzrFOWOsza9GuDDgE
p01XZh1+iKcnITLO7zaUjLdvraGEyGSDbCCKRxoU8Px7+cWPB6rDCxn33aqOJQslZjeCE2rXNQHU
tfDXILu3FvRaOPMz7/5NdVFq/GUHPR3PD7+biD66rjoRVWu4esY88+Mx0aeH5fqxelgJY7dHc3BW
6ODp3+HtdsxOteOY2HPZs/emQIgmSnqlHYdRvTtCWXA+khYzwzz8XY0BU9wDbWykHaEX6qAMDlx3
EpgZVWFEBgm1rWJtkb4GULF25JE+e+nkkGggK9frsfiKe3o3Ysz1RJLbLcrVB/0BaOjmMbkin+Pk
Lw9tTf+DRrH8NM+1rPx2hszItdUpkhxVTzwXrRwyMDzpk0WHxetykcjd2H+FNH76nJiyzVfGFIPz
Zkl+0PerahQHZD9kayhw51mBzKDopi5q+H0HoImGgY4SnZ88yOjLdSkMToxtj8D16CQ/GEIQHTKy
kt9Iluklkwvj6OCqIxD2troiaNfDHcOiBT8eBzj04oEFwY5s07E522+un0En93EzTx58sO34xIMm
6HzCYrjtZzPVMao3b5c16cDeX7pAB40L9r5YvADDRlWZa2XtvaqJVWbzQTeauCt5YV5GLLQF1cnS
ARRHvt7B/yq1upIwYiylzftjGL19ASOtKFOXtkbsXou3VFnW28P972v7ioPASUnV+7cYaTjJUke2
TER9KAPFJ/vKwIJvW71yuwIQiKT9B/YeA4TH2rVQZ9EPyxoFicLBC0kBdRzVs+joG/2YOdYxlJQP
joGc6VURfCbVZjDPqGai1Bu3EnHWMJBluvkbn+1x12z6QWFjn28Fb/Nw2+W62Sv9pZeVgAcnwTeJ
n5ZzST3d6dlgIP1BhN8Agjn2b16hDHM9UEOZz66m8ti4FvqFlfDh/5wmcd/VbymCPzK+yL9gxlKz
J/4RSzrnoxHl6n1sqwEVL+eEFQ6IoBrAOxLzoJbQel4kqaoMjp/bGTbXbV5IrLWXBgV46yPWV5Sk
AgTmJSlVa2O5Tebi7JlEYZLfO8vHPYSQWZ/RaVGP9qTtMEoJ/k1V0UZDaPNGmZ4RJBSCQvLsASF6
N/tGjxM50TEtcOuVInRGrPyZR3STCOB/SVJeOiITba2c9AsOuOqCEZHW9KF3DBbqwn80yXfmvgfb
DbcbLPXu/4ADE6A4Qj043SYljQ5rr+K2TJbNIHu4vLJID7TEFJEYfQayCHUye4uk0noVH7Bjesu2
opCpRw8esqteU8fQYFbek+/ZyhP7FZg5YeRwLLuboSQCh/yTul273FC45Wc3kkyprXfhYfcQOf3+
UUc5W1P2+kB7s6714Snam2+QlTljYqjyDszgXfRL/1ufEdLrmSxUsWcc4hBTAsB58Z0XCtwY/XcN
B0f74XHx8NbPIluheXo4LXlGA98jwrOYkxioqQaPnJuNbfsaK8hWSCVbGWC820x1/XzNDPL5zZDT
DkmEkm2FHTQxfl5B6NUGZ2bdiHKhJAqn96kL/kUSSD5JXCoaUFd1aGNJqbvDaJhZTdQLImRPNw/n
n8Ky9wY0c1TPDznMmChFZFNhHgxUrphhw1TDq+EeuM4N8RJ6ZmcP9Rr1+FMiZoAHnn8I/rw9BX91
5HTSYNx51otUAj1nHJthqJeWS5JcvgIjtMh0xXABk1PG6m3LREI8I9V34BbheXfniCps0tRETOLK
co/2Ucfa1hqywpR+E1+Crea2J4qrw0wgSmaMhvgUSSP2Cl79MWLZ4mctyMWGhWnFuT/ARQznRzGJ
JNPTe/lGZMXDP1TfhmQFpOAB0nbvP+s98GrfNYC8WVYArRlVa8KDzPnC3059UtgmHc/+E2lEYFmJ
T2liw/brMnGrYsAd/u2HzfSHum/vG4jGNasHYFEWsOk2VR9AbzYIDCb8tRpRoXlDIUPE2T+D6cmz
5UTBC7uNPK1EVjF22sLe4HTsLaYdGKH0TJEaI67Oid49DuRkTneXuziGpfcFziqg1crNO8YneaOY
jEJAfiFdPpOhuV/StsuPLaQrmuEMY1+oO8Yo5etA0Z1A8iTjPeW766xyoOh8IvDGemyCbPmSXWZ2
RtlumfcwCr3h2bi6HvqNgKSAS9Z+zRzwYCYI1Xyr7sOyhQJMWhgd+BsCDTCeqYnzY3DQLbRdzlMX
lW3ceC9ey3g8aUfkmGVRAKASZC8ltpEQGogP5sgi2YS0qeraRStaJdyfK1ebUZ6ic14EGFtD5tfU
fsu6EE6JlykyusnL4dvH95TpH+RFke20dkRgT5R6idb+ZPikEvT6rQatJfXBMVqntaccqAi2wWvL
5Es1xmNxpODnzbr+OOUtT3Rl8HkEZ4rgHx2gi88oGVbkU6hzH+JGNmSUc8D8RFVqn5DdFrj/823W
5WnhSzRbChKjNUbXjGZYEplr9BcpN2f4uOViqFoCVUBbhR5vA1gKiyLlkKJkvygWKbvzuboxC0EJ
QAbvrYDmzwotF8OQDfQxL+HqPT78IhrHzF/7nbIqBnVLZzr6p+hCLZ8MSGakiUBWzZvifgvYL8S0
dhe30docilfsD8hUPxyKC98F13GYVEJnTXMVOxDgfnyHn+MRv6UId7K/uo60BorEv3Vr1ghrRlb7
VDVdh/CND/p29iE/IB/nolCL8j3cS0Fg+RMH63uZacyJZYg5Zv/9yGYZ4XbaHcCLUcU1TJgVyHmY
D5CrlaIhIEzeiAU4JeVeD3Xbkz+L4UvdeTjjlgzISp/maGr6S4MHHHt4heBL7c4fIlHRb1XNQsoy
8bdNR3BNwHD044T7bCydPP34j84wYwQNt0R5UoNplB4RWijK27N0+aTL12amgeQLxnvcgT5Cz7uQ
z4lXSH+J2uDGwPjcO5lLlv/c6e8/nS2w9HPiXw+4vkQEP2U/axJ9FtCLPrqVikD57NxsEVjEU2Aa
GSES8yawANBIoT1U3VLMmHkSASM/eZpM3rsOa0doUKiG8Gn46ckMmHACdCi6iL0l1noFHRp9Jq7D
XTOXIp2vBSIpTV34FYbqaQKAw5GOQjiHIHs+FoyEeER8Sk4hX0eo6BWybu4Z6jJM3KoiDkJ3NG+A
p3L06uaaPVKGjEBVqI97B9OPpSk9iyUjXKt9FSC1uPSHTxJKVD0dU58uC0e6FJVVNaqCcJgXnEIH
kjKiwqdZSSb9QAE3tywuMZykIMIhgYtf+FdAElN2jrs7v1ackxmU+/ib3Z/Um6E1Z80Hbc6R+ZVG
4ypPAIqWGbILDw5MHLwZeP7fcJyPbyCQ+1BrQvV3NlscOBYx28AKGjWa3Tpj2joN8jzGUVZUPA5V
pIycPynoYerlpibDiqBXItUqNwhlrpRfhiTLFYex7l7Zux+zGySCRiN46VkO2afwf2UabxpbMxmJ
OdNXkqHBo6GiDXBerrP89+8nM1dRaDkgPmxF6oXePCrJ2CFM7fQgwkUWUycSUQl7jeq4MzzRs2y2
jQBjJA+X47gqiF5EQV+amd44ZazEJRcoX3KFxqNXNFX+kWGHsbwvkhUfNb3sIRG0QEdMHeToZdqX
bply3+tkuNBSFv6F51N2oIxGHVdHEYZJ0+lviO9p1QGZ8vMWfHXN3INWmp/b6sSfOR7ALwDT56Tl
JuQkZqfU1ccoLbOFsCaYiu3hwWMYkzdhZvgRnvdv8Nr7lMSlEf2YlQzK9hRRxChZ8HVr8ZSVsZvr
HclKWVfsIUt3Swz4Fzm+TFnGUuSu6td4XFXTR1XHYEsbKB7S275Tm+KjZE5XGzMqRVWr4YMiZ0GO
BtnxIA7LS+cCAaWYADz3jVK8v3vgqlP8ziUJWPC7QjPtFacxNFbfBqszOv3V29YG+tpxHFG496qV
3KTaqnnSISjxDngX+YIPs9zgu0kROCdVFUFrjv6FZy+LqI61V9AvL0EQAj6KIHVdYThQlVVTcmf3
AKrZPkVjIi04tU31yjVd/DY6kvNoILy+gTnpUxPdNTe0u77kr1fe0Pkd6GQ/QvmwdsH6+E9lnHQu
uxUaFxWRYPgeyo+1A/u0USavMOipkgl53CNue1vh+tvVCb+++19zjS+z7vs2uuww2cEqZw9czUmI
yyI6JVu/XSgxfcLUyru8hnMdfPc/Z0FJJCwPZXCYuHWwdaLwt5cLm/oxf5pPPcavF5fJ8ZyIOUjC
Fha7NmOXX9MhIRyDb2ucfla4mRpjtb4FqfnUZ94m7rxsAfURhWXq8Tyib11MwJsOi4tgXYj7AYm3
fKNLz4cJP7xKDddGOu4NWPRInAXIEhXt+tmMptsCOep0e00pCwQtLvk5ANV43LR3doU0SRv+0MS8
SWzkFf+CoF7Q6K4DsFz8q+bJKb8lV2yCsMDIYiZXR90t4S1FYNIri2zTWMFA8NAyQdwVy1GWVrhK
fIOmvYInCTVlA/dkq3mvsqolpvYgMenbtQYPrwpp6XC7mE8vA5DALh2DoyJCcjP2Ki+wNAfL4Chc
cIR9fsUggww4xpi+JVJowzgUSJW3Y9zx0iT5XZwAZeRxS/rVHJ8KQdRjOOQHfbZ6Juu4eEamNPSH
qtDSMIsm/Y3Clshyl8EJFZsTTKJ3FRuELcdyC+CvTNuLDBlBGp10+rAd2wyVmVpbYApXOjGIa6UV
w5m1uTZBdKZtk6ddMg94ip4nFNO2lF6HyT/QhNfx7utJeb39Ik1+t6M+TiiftVtWShqptpuC1/qf
bUWdDX1OSgjI5ofeO1uFVgk/dcaIJVrbtetWGaEeq6ZjmiJQS80YQDJbHXOOAyf/bPsyavef6/t+
AYaWYqR/otdJ4vrwdMdHVbdIJthj7du2ODFjhUPhE7uQUxP3YikB0mXTpHzpOhxfWX2iSxrxnfuc
yl+yFjfCRwTPkekBKbOMdwbXxQOkfFV/WZbCdfPTqUnRgGJUYX5UwrOuf0/c4Qms1e0V3WLgmNTj
Sj0SozfG0naLGHJiAZrMr2QYS8U9mEakNtG5j57NUN04vPPBB8Up298QdO91WVlFTg2by2RrpPHG
D1GKQVn05eKmxzxsszEsSVaaWKVWEvL55v2AjNBlXGw1Lgu1BxSafjL2LOrjnrmuFLzvKnDIaELp
3tPMUsBWCYOpS7K23wbmgWNDOmWCD6rx7bf8qPQcm0BiVIJq8aSgSbTKtF1s15CyBVP9g4/Awt0q
ppjgfsrGnX6r/6r95P7ka+5TxaXxhaOD+kApW05qN20h/GnTTPzRJ2jWZejZ2XFJQLqs1HsPN2x0
Cbfqi9B17ccOJrG8Ux2rETrjT16yyOeH0ceZ2cv+1IbMJs+yyoJ93M5z8GId3hacHs2CYirLuMZ3
UzNfCCG7XlNtg+NQjQ5dEfn4VEPfQQAWBWCHf1oA+LpvUxr3Ee+HGRjL3x/m9VfDnLMpi3tUxUli
EKPJd9YtsHtU0bRQeSHgNqBw6f7uff8DVVJbjVZQxcNHvR0MdipRS4emr2gBzSmrrEIori/4NKYz
90sg844DG4dMV244JMh3I5Jp7qDs8Rk1KHHG8/vodhFKuR5LtlPLotwxBllUDingCME08pOtWnvG
SCxHP4e9IncoNN2sKbltSi4yfiwVY2KmmSo63b2ocVbjzTp2yY9vpwTM+l8kE8+Lhdt/w6vTqv3z
HAgF/1SgxjcBMRh9ys32hEm/BAa5/VbgAawAFpGkugzgh7nJUhe5ytzIQI2viM1qWKQ53hCER0RW
+cYt60A+OoKvdGhT0v+5fAsKU7Lm1Ziwaq8AvTi0X7OC4WAUQzx3NLBrkMNKc0IuHfg4sMgVL5Hw
+L9f4834rjtodnaCZfJWCUMOhJFZveaMfNJ0ZJyKgRhm1CgIEdER+Qu3UaZZ4A1UK8SWhsdkWZmG
m7lDeNjnLr7qKTE8n+3NC324fk5+FGZo5JU7+ela/woOpUj4iZH/p2PEW2NfXSHKCadxiJutq0QT
UrxuNE961onf7n5Il1/fYt+tzkir3PuUZuCBG+OOT9w0S5j/Knskm3tvbnnegsqWIZB7bhY48WVa
GPJnSBM/lidbjvjsLM0nrD8nLRoPTJihbLJooP8WZ6amWb8eVDfcJFB65CzjsMAU885dFaGmYyGm
dHRAWesCfETt7YuWs6WLl5UEUFphOyIfdkJhrHzcDFTzBpilyUvOFPr4q6glNEZSOCdmeZJ2HegL
OytFg+C6CTCEYAhCzJlp0cWlrHV1s4VsXTvShYuT3n3nGEUomBB7Qfu9Y4K4jKCithW/S5Oa7av2
0f2L+JSbH1kG/aUzJYkh4SPz0HJqU1IO8vxSN8XMK1G31S6pZfl33A1nQdwuZ42mkanBd/Oeni+Y
PeZQ9T/k51ErsMl2/wx5D6Es1LT2AxkZ8N4H69cwkUbD24JGDNzQS7PHzvw9dMde+dbEE5aijGLM
2ZOKNHN82Y9OVHQo4WQjam4pAKUuHZzf5iDqrEMdEKO9oYiWFOwTlHLvDHpUOy62+zXblVRNl67g
8ttkm7kc4hJW3iwCX8OevjW+3F6YeiVUwhcsOqw3Byd9MHbm3GfqjYONogSJ05Y32Gm1CM8LsJTr
klSLvjchRD4zbvC6IfrynKU4pn62kq5Z1/wM8e5WHBBqEFUT9fxDjXW9xZKfIoqYf27fdFSLUQT+
Xmqykxy9pgPg+iGFKVRw3ClSC+rSvgaabw1fr2VJhZ7ggdt2gHuDkvbOcW53k2SyuTzNCJN6Bkai
j0CH4C5y9999adC9CpJjBJGIcwpy2e4ddqh6HL+r02oE+g8IGSqbfM9eplrsQZ8Zct1/m7vSCO73
cuT8iXZ/TV3j1mpvMzPvnxtoDA7XPPqL+bXHuyuC+NFv0a8tLl1ZZkK8QoQiHmpZXAvtOvhP0ozW
ZrKcMcvwM+PVLWQFILxS8/BzBk6dvDSUDvRvOKGR6sKkbtN2EsE0MjbKFJ7gOlLlf7MbId81kwLx
wAcNvhlt1CzXwzpd+AoXM0lF62qNYDlxph+rY4+ivL0WUnUiHiZqjWXPRRdjjz6mvvpsLmC0nue5
KO3MKIlmI8NZhOS9WtvGjLDEDnioi2S4LryERMcckVl2XZxM01Qx6gQ1+ro5BlXkaj+GGw5nou39
8aQB9hkSm9pDPrE0rnchalS0bQSrENlbzwIz7gqE2nq1OxV1jIFY366DAujCofqiaSLuj2OkEBU2
H0SEKtoYxlqZ3OfZd0tpe2s2tx8htee3v9LRFhQMvisnYLP/qRXTRCl3P1hFjF58h1nK4ZKTGhqg
To/6cDa18u+NxntYYjcbf5R8c8HoxrSVLnm/UK4Fa9Fh0Zbhb9hAogHIrnNdq9VAlUQ0w4iCXUVx
TNN3DpEOW8dfEPczSHLUF33K2bc9VN9qoIhpHbHoX9ARM8yT9h6MOKMrt5uagqD8yZqqcIy5HzHu
a6lNwSFBGEsco/2fJFA0OHbgDvusZzF5Iq+DjvqezsLoviO/8+3oc4XJxZHtckj/vXG7fzzEr7W0
2UjJEZb+jX3gjSxbAPvlSedRTjeKPwlOCRn9QWqNiJeop3sPpBqQRsNIYAvqTGUM2aBEoaEePUxz
TGBnlJqXwDgp4juWaHbA3OgK4QSoEkrlZlPjg6LmhLoBYUdzaBSQl7t7k2mV7iFICZdpjCWyUGqP
q6kZuBXdDWO5aG4rhlTr6+iLkDxaP8wiCu8GkNGfXY3NJmavQie5cYOKO5BJnX+OPWEptV8t0vcM
ecIO2pr9C+I5T6NPd2x63YB8iD3Sp29DhjOe8hl4Cj6/97ZkQ7oN3cFuMt4MmogFwgS31cYkuAg6
bxNXCYpDl3pYi0sHq8yjgXtAcV0fUIv5b8P2ItNkAeXbB7eKHelvduHibuFAQSrqxgeGEbgAsQfR
6rT+PaQKHbKIivLQv4Vu7bZ9n5yztQYg5eSDWHfKCtVqH7X8LQvWa0XMueQ7+Wb+WFxdZXXa2BHg
ICQ1CTL2T89HwtNWwrYUj0B7KC4Z/c8252NxSBwXH4XLiFzo35JHKEv0aB9ySHwsVrDOrWKAOc0q
YZa2C/SQgi4fuWlbaM3biLSKEzA2o1HD6ym8w39WvKux3yXvbJFFVl3UKjCttZKwIlRphGeRje2w
ow5+JxaMZg/lhUtvAgBkl1kZWv1ey/ZyhoFcQHTDZMVia5WVYPSrJY7FFV9KmQtSt1n9QrReN/SK
QeElcVgmXkQlv58B72aLhjfYFb88UwV9MyG5h6//tHmdexI0vTt7KhOFyq0/PJgItuR3McZcaKgQ
598fXxz1f7XyO7cfhtlCx+dCx43F2bjrkGkWv60ACdXB/FuP9f+KqboDlcjo6kmDMQkcapVdO58p
waJsPZ9NVZvM1jBfyYEid0O0KeI0Ju4SFtM/C9k3xejNhY/elsQry3pKSIFPJ9MYdqrQwI2drUsY
CrXwuhqKTfy6CxaBnoDjhmDRHWQEKCnncssGmbUP1QkYmuSVCJCi7L/PnfQPVyzp6EI3pNyERm63
Po953Esznjlz+JFpX/aBcx1a6bxjGVHf6Ql03b5cGAcVd2wYNaiDUV9DDxaToN6WGlydanP5KI4G
GVwJICwYVKQjvTa0eIZZaI6/F4BKPMPs7k9c9BaMaMesFCO7Erpve/jY47Er1ccByf6yZhyBY6Uz
3VWKbvQx/61jtFd7TH7xg7Z96WnhJ3ga8rg0EJEdjV2VNkI2rmBO9rUMvku0uwdhU6x5WOLLydKO
2JGZc5qw0vbgx+/OwIsxiY/qx9iM62yj0a9ZSJoyFFxdgX6gV5VqwVGwsa/NrN7ZKOUST8WR4G88
NbnrjvwVUevZftjWYD4TG2Bnpj7I9iiqWncE716EBeCQaUQ/zzr4j+dxyWk8HnmeZ9GddcJ06msp
P9JHO9P5Br2oS7MwBOV4ObJ/TRZPnidKLii46PBKiq6QKZYAUHbNXoJIOTaGGS7qXPJVtC6ULz5b
S/lXqr6rCRIXQfUNNG0I/tcS1zkhx/z++tZSlblAlNORdEUZTT3zaSLl89SuLLfzP8syRDs8b5LN
/pBYPywyVfQL4TzzrvR3QTVw9oWs4QhS5srnVHzQgX8W4owAyVoHAOqaLzsWLDCNLFAakPbpgu3w
p3h+5+oA3wcuWIhu81yGqXSezQ38lGBicg8umrnpEFirBNlhWTrjfiubYLxALUDx2PPMyb0+4Dix
06tmaBfZl23zgaBZeMidmlrVrCUNfiweZzntm2JO9iApIp8HzEpDcqahgJxTYB3/Tp7UzNtYIJaX
SH3k6zEUNqa5OODM5PH/zgm0mxR35E/0Ud8BypNZAsjsQqYCg/FKzoY5SWkzJBC/3KD4WJTfwdeL
zV1AK7gGQqTO855waGY8RtCKo7QukCAWBPiPTCe1uJtgzXWaBRdm6595g96cDDRk8dsYjdqAAC2P
lR6Oyd1ibcyHSQi3iNpY2wmwEVlmm++Hf8kvz+VDcWSL+spBLvsQ+LCm23bNa55Zk7axJPEs9Yei
pSrDvspUZpZkoEV8VkDof9JEG7wcXZPmsuQRH+1+wFt9H4Gl9ZrJxPpogobWAmzLQt7jWoySjWbX
VolcRKrdpb04++ZfJusdZEENyT3lRBDgCFKoWnUkmA94CkZzsabunDP0nYr9Ux7Gc/N1ZPmj8Yy6
L7ozjKoVhWRHNJVh2t9aluTpG6b4rs14grcc9Ff187+7QJiB6WfXjezlW8PRx22ibekYbGdVn/kH
j1zkpDt8rpI5+NPzn3PdV/Jk28RMtdXWYB7OiDdAc9oRUe8oOgc4b+YAJVSDThf4W/MNnrbrTgEE
5j+gKUH3B9Gg0kfuMPiR0Oi4ulBxqx8CP0NWgBfXbMOumvTB6xS+7DhJwG09ss/vD0+0WaOrV7Yj
HyZRsr+tAoxXYeZFhDP2zFhVhuBHTo9y7UDgQQt2eCH8+E5esBKN7SQrX+tLNDwdVd4fX+GTRbIh
f+/koriNeVbtAKflAxq4HS/vW/I23KkG64AgP1/KBU4Pmr1QNutag8nWPC2jxYpZbTz42PP6WaUV
Gp8mR7Kk3AsNnr3qxJxZkts10ETZ5Ytdl8TtDfqG+xXV2v7NmOAVSazRfPWFsUPsK6QNNG2oO7NO
4Qs60EhnkFiR8FmR+88AXVMtuUpNv7orbTbpc/Y6B3PbT8UrdxcM64WR/lxL42nZbjrgZEWSYjVE
bAkq2BcDvQpa9/YEsei/cIk9GbV2kbK2nzR4WARsXwSE4lh7tBEeC7SrkWQlRsoy/4jVHq9YdyhH
IVEKeXE4SuVcFEeNk0VcpEfTFY5shJ3A6njqFmeKqOhN3nlg8nozjOXqYWHpR4rMjau+YhFOKGGo
I19SlplUQqkRsqnP3rV4D22Dzt5grrKGauuv5Izbco6o1SG/+ceEhdRFRsXXs4NqTp8jVSUikzDl
qmMeBkvcnSXHiiWLylhQm7uVzhkCC/orms8mdsflA8Y7SCmmGYBZAgtumdz1qZs3Q9Bs8lmvTH1x
ZyKXRhv7jLBi6KPAfujKbZ3kEdHfBQgPITyI1hZkFrgLCOKH+beJCqwadZM9WKO1vKS61NjgRvax
ikS2yVsa18caAFBq+nhffrOINTlZD/ERaWB7tB1+JVZGxGSGgDKlanTrfgy2ecOXILzQyg5p1rDQ
DRs1bm4i84KuocI8xxYZ26oPHfs/fGaHTJFhzgqBtQh//p5HKBAY/QPX49afmv8mZDC5sCUWhXzv
aliPKG6AT/FXI7U15o1G3M8lTMfUHrFcu4mbdUUV2D4sM1XMHEc00CasxcpSN5WpyINEqbdKtU3p
rQP3Bl2vKQH8t08BdglZwWtQfMcFvQgM3sH7dtC7Nt8CXMcBUwK8OSjZq9lbg55wxfLId+FeCcC4
P10tSpl5duvBokLQ9S1T+l1izjusI/12YqOTulV57Mtt1aozCW7IlbSQ6j30sx/zUyKsSXh673g/
YWTYMWLo2LXIk/CW8EowoxDaOstEknOxFQ2yBRhbQtTPs/XxPvQXU5lNMap5FRPOoFo1wvP7L8v4
lPRFoJ6ioPLiujJqIZGIaKN3HwGUcngFWLtp7kuTiuJgZPlzgHJya2biQEhfnYkcIqasAZhJapCr
NTbqb/FAFXAEN1ryS3GS93Z3DTyFaEaRz9Bf7VnVzTtfr9sZnZczhAOuU257TIH89g4aMBl3/MTy
bjUd6NXeJrqcLg7nP79rgfMMOJTZrdaXamjd78j8vPw/HgIs9xZ/eFKhLicWZUXyubzurnMOVtHZ
cPZd11lIJ5MVA/OPTgEDQiFuse+1WCk1rSV2MaOtmA8ccvLFBPi8WuX77Wq8SEyq+V0u+7ScDpxm
KNPMB7rnFcmxHESaHHQyqlNH8M5yM+pWID3VL6tvEVTtV7823AwgAg03oVuL1bOtRcK2dE3frgW1
UFUzH30d4LmhVY/ZpBqG4x2JCgGKPcGSyyAPzYyT3CALvzFtRtycd+aiflaIYeB0PtFfxlp+svod
9RBOI2au3WI8/FcSzrMKXleJ0/lioQf0qonenQgLJ5l1Sh6GmIbSGK/49zt9+0U85yme4LdeFk2o
cJWTqtBiNz0tW9ng39taR9SGWtTJejRS4SfLsTCGO4ZnCZhKQPfgYBqsZHZh1fX3rp++UeyIOpuc
G3Haq0nFxyKSR+isCuXT/fWOYD0S2qYzpudTubWf7RAZwCVnW+L4/bN68baUWrRaqmcYMvqzhtHm
jCzmJIdu6xfC3hZn2WU4mnqXcd6bHrDKWPwhro4SCFOepeWYSqW05Owhu82W+R8o0Uc4llE2fXUJ
IDc3JrHtZJRWgMaCe8n3UGUWxzxfY9fP7jsSQxJ5l/vWQPy9sY7fN1R5EkQwvPqEQJtttNZBKpTX
TpJ5RUDjIQLwjLF/RHQnGlwsGxQ532/DoWCZk+BnntlgpWjLhpwloKREhusICaUDEgh3JK8gZ0FD
oZ+33nNzgfKh4IfaqD2hbWBaxiU3nBIQbx60Plf1qX662jRIKuw4HL4r7aaaz0bC17bOjGm8+Bam
bIrTVTGxyXAWS6EBIO++0rRZouSlRBlviN6uyxtY8yKB8c2d2tfwCiqi/EodnAEIDazV/Ge/yl6x
tHFs8tYLjbu8F32vDU4goelN/6ZuFcgEu9iHmkjjNwelwPXvTtUNcqGqBuRDVYmWOfZyxbx5cPaY
qfTgfeCvyYafri7mQqiVS4ciQz8yjoCM2V+vVkpuNEDpGMOe+ABFAs+U8Sq445FTe/me3I/Ipo1T
6lyJUPE8pdiuuJWGm5htaoOqCuzzJ1W8KkAXJFMpr9spokkWrHCb8J/QuEZK6C2Q2AX3XtwwGzek
zTt8D2jmJ8TIQgg9w/6mTCvEC7Pwx0eEuoka/TnHfg0OZg8yjlfvHetbIyhN9nnbkbWww9mjRJZP
EfJ1TOS3s5x4fxbSltN1o4VMryitZXFFI2ZyZzM7+/yB/ZndGwogpNcA/yx5LAJe4z53pqVYzzC7
ap2kKL2chafB1S4HjV69GG4cav0YnD4J37/CMUaRFhOYJDECptl84ziizqkUD1WnS4h7V79Zbsmv
LmT4SMV5QYlmCJu8xvqa3r8h4WlosMSz1qK658+9hn9dXTGxCnuyA+xGzHHNOGyabp1EAg2imhYa
elyxALQNMiHtr62Wr/7kSgUFBPgX7lFKc7SmPWWLQw5rODODf0aOQspCnIAxloddm8FtsFL2uMJP
AzBkN/nh3RU+NNn8YL91A6/trOnDBjlug3nRCNlLyDuJ/tKb+/iSMgkTu1XorHXoZuzDTkaJAtW4
vkxNDyZR9EIkNKeTbQNKB7wpPKEUQ62DIZZhJvL/c8oTBPAs59wjcQyyvtSu42DJOkBQzXG7z6zh
mNKu+r2PdiZcW1+eS1dsPZpvdPY+A+FwAt2Ej5ATztR5KV/XBJsfOWcexS8daIJXKjNHLlB65E61
2JPHBFR8ogzPjWQHXcG3bVHzDD3AegnAiOtpgPDuHrj1XLxY1tnQfM3erj55ehKdadGvWKblXTWt
IyPoGbIPVbke1LsdftWMtvnRfoZXaWRI23OvTRv94Z/AT4J37/7yOt630U/Fb1n9oFZziFh8/alA
F6RNDrBgr/fYMqGuwn/oTgpDpvcdH4D0xVApho7/tBCxFSQl1Ws8fVAjeDeW0VIHFKrLQkBzBjnf
Iq01idslT5Jbg3HEeFDgciaJw6Z+hxVC7hXfArUbyiEMHkB/p/1fmsN6fB5kyxzRwDkR2rjTFUio
5OYADyVZPFn3OU4qdlQ73D9OKiX6I1rG+R8BZ7Ek7Xa7xYrx7ejgdXLt0m0nkHGpSptUd6xecBp6
kO4FXiI0OJnn0LHc7ROkV7mDBNIwJl0wLP37I98y88qpwV3QgEsWhxkHaEq4gtIAOSbhGnRJClzi
A8NuqudTRiwLZHtyaR+wkRYpVAWxbDmZjFZ/0nVuDAlybKf49mGq64iGtABR631ABYbo8UQ7+nsi
+ozC+BYIQ72J+GfA8ulv5A8vNxjIU1z7oVixYRMcovCV+OD8nrO6mxSdFj6BhtXvlV3YXeYZayq3
kUsYQyH1V+JV+az18LD5KK0Ti88av4cGyAX95+xeleS/1P20ATWG/jXGgxDz0rIIlcwy4YZNXyoQ
SIIiqZ7DUkDUwCz0fy1Zpdzqi6U/NxhnBJRHaweW8PKvs6bGk39eVustu87lWcLFO0vRnc305O+6
HCe9lpjhvYrp9e/JkXVXgqsIjj2dBOv0q3x2IEjSMxY4HiyeevZchECBSBK13e/qh+gz+dw9CpYl
Kexe/Xv86x+KXFlp/MviC34BiWMhy2iXjI7HpUbBoe2JEETgNWCaYSksR3QQR3sGm8mUe0L+0c9R
RSDt59tVU+adZn2OVWtL/+M6xF/uNKbq4uPOBBQk1USjoEMjdNRkc0MOJ15NWF33aJmQp3ZvCriK
iV9QIBMqDhpz5LozpQ6MBAMqDIt2yTD1S7ekUpcIGyIcIF5+mdUPvHT67/9y7q8Eti0d5u5mB+Et
5jNgOMDqFNtHpWO9fIZM07NiP0pX5ItMSdDx0wthzCTIhuh3OJuEwyN/xTwfhdXRh+pVoxLiWnWg
rtESxRcr2oALCg9MWJ1c2WbljcuKc4b0XWR7lGqL0c4GJka1mkuallmum1S2MnlesFNrPS+qTGiC
ZPp6OdhCT+9rvCcL76VixnHhUZEctkEgRXXhXt8NJGwHX1JEkToQx6ub6BqDCuWkZ+/fcrfWutLV
7t0Mujn2LkXp8mSZnThHV76uNzjuEZ/0/X2zDD1NDvXay0hoHiCS2/YdvAoXlsXN35oNF5N4zzrk
EAUFB/9ekTCNBJ0+ql+de+5OhMIx6Iz0Iw/w/7i0nYJIkHufob7oqoseOWkMzvUFForubbiOR9pO
NxEfjTSptR/54tZ7Ko6EJmxamDLaxdAwvuwHxZgyqGU7i0t4PTyn5yRqyhVoCqwZwfxzyI4YlNo9
lMEMwn95UPmHSyDWoy6/CeGUVUdGxd1Xq6L0UNpdT/XNsMr6lSFhFSIBQ77QWeuDerrDnTU+wMiE
7YDzGZQLhG/x0lxTRXGVLTYL9nkCYO0m+tF4e1XYFGYOfwt5BzqpB51yhUNtHX6sBJUCHezpBIkI
WWc5IVvyaqpdbFmDI5XEh5mZlti3nnxKNUvNNdfxewcfUnU9JaaVpRn1SeqY4GwQdqD95NNk/+dA
zINgiqGKQOHWaZWr23K4EBVLJWFzMP0i4KrEww0FlsZwj3osDSQmze3uJasdORVU6aBS3PhQIAoX
t0p7xXCVlRhVwoIRJX7V1amawLEexhNaYVf2l++dGpuoT2cG4BH80aTJRloovN6PBB9aY0eaWu3R
F9k6KF3MCCPatboWWPAoko6aWVHWgXUwMtJhVlMcGA5UEvipM5yN0M9bx3OVz5oMHcpYwr4uZ26o
aXiyh62u3KIP7QXzWfc/UqB8bepnjZWKJQpwSqn+yFOgL1uZmBUYIQiIsvzizhlNi1XDlicq4DLM
B96nBS7IwVwdrAnvccB75O7sOnOHwlIj/zJknylONG0knVXbtFYdSp4hp2wKpexA/KtV/XR5F0pV
RFZltrzVj6zdUylzltI7wDdv/IrxwXIOqDoZ45hMLxuQipKjPABsao9S9ANdBkBWaHkNiHCcPDHo
3FpvM5p/8QoFyUaqW+Hdyc+KkOcA1296pgUWuXvO2OQK1MtEzZxS9Ffbs7gVQSEAF6DXo5vOVfXn
BVYOSkiq0rNJsbRagiKp6FR6U+5ywYnCzlEth6PvcKH1z6dq0WCL6VSrWn4/hy3jOSYiFTZTwolt
Ua7VOMWyuApzyPdyBJaGqVedsXywhw1plzjGe/8VPSlQ6cQK9/LmxMpFOcR6p2mo5M7r4pr02pCH
oNKUoNN2P3JFKq5BQO4nxhbPPLbRg6+LTFfki17BUEWLyyjKJm93GK81MrctawPJKZThFcxISrxD
pfVuQaep3CYQYgqPGO2uilGZ/PlOny8l2P8qUq4FYLwUqi1WAP3oVGvLXZ+CUNWBSqZdv1ADDDVh
mB0U0SnyxQRGJp0TtyA8brMP7GHMxYRKacT65YCBProkqj+LlUS2Pb851T9n+HRwKEbuEJMgkYcd
QJmFaWQ0g70m2toLMQif/U2doYx6Bxs75xD4fUe4EwQ70RVK33GTDQzUPIVa4pwIz6n3zxshSrLm
BkZ99RUZh5K35zzzvG8DXqucFtXRYrbgTCNIT9j8SEOOULV3FG18QLG/NJW0/QDm9IUBwEa1fIvi
OoU38gkbW/qm8/nvccaH7QB0G+0E2tpnuMBZlLSNtmY5ZD9BRirDOG/px30CIquW4pgrS8yPOxJt
lZjMu3+z4/IZFRxReA1ALleW8XWfXJgipwd1OyF1Gl+urZZN8fIBvvyrLYQX3TgdzduSLdUs5C6z
v5yQgAq3yhvTkkirl2UavwxzjbxAMXePW+KMKnHOoQpfShnQpiagPd92y8QpGAXs0IJipBUsnAHr
aW5ChjnItLB96FvQ3t2sSnQfZ/APiFbXT1ZueCG2unMxC42a6n6lzuuT1mthCanlN1YzhtmIqG3/
6htf++0x/OULCanbeMuBgDftCFSOTLWdYzpiSHlsCtHR1Sawriv3E56MQ7bVRCNWobTg64tTONac
yESDkNhrIhQdK5vJghtYPf0K18FuqyUS2eOpkdT8L4qqESHaXgb5wr5vrdEdcSsHBbs0Y+SXQu6J
PVTbAPzYEuVn9UUedk40CfdgkmmKGm/SeG07r465lDhhgtNkfDAt9ZJ+QPG52fdsOWERyhope/ZO
i59krlh6IN+X0rI4DhkOuE4GysOmXk8tcoiruxVkV6cnfxNpr0ifCQInL9ZL0HbrRWnlorLjPDh3
kUuAxLIQHYaAoBxND8yag4FqbtMjJgc/9UsnVP7rADy40xVsYWoGXhcyx8f1qu+h98Uhd0bdJcf9
3fPIK+7BKbnA0IZ5DfAqrErpHv5uoZ3fjmYISbRYXazv1A48lmp2MwWZUPp+ZlKWV819hcf8mrIb
f3K4j1FqrXsqF/zyKWUNLG1Ra+a+QlSpqktOFZ5d6ELl/Qi88aWyz+eyOaXyql8QgEj8CGJO7R1G
NIrY5lEp8Fj4O8Zy0G0Kt1dWwe9Dxh5foMuahxVKLw0TdhvvNiGOrEBmcJHa5RZ4tkoRXZZFZnqo
YemW2Or9qtk6O/NqaLFpEsXTs2fa3fEwHGo=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_ram (
  w_video_clk,
  n36_6,
  w_dram_write,
  w_dram_valid,
  slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input w_video_clk;
input n36_6;
input w_dram_write;
input w_dram_valid;
input slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire w_dram_rdata_0_44;
wire w_dram_rdata_0_37;
wire [7:0] w_dram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 w_dram_rdata_7_s8 (
    .F(w_dram_rdata[7]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[7]) 
);
defparam w_dram_rdata_7_s8.INIT=4'h4;
  LUT2 w_dram_rdata_6_s8 (
    .F(w_dram_rdata[6]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[6]) 
);
defparam w_dram_rdata_6_s8.INIT=4'h4;
  LUT2 w_dram_rdata_5_s8 (
    .F(w_dram_rdata[5]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[5]) 
);
defparam w_dram_rdata_5_s8.INIT=4'h4;
  LUT2 w_dram_rdata_4_s8 (
    .F(w_dram_rdata[4]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[4]) 
);
defparam w_dram_rdata_4_s8.INIT=4'h4;
  LUT2 w_dram_rdata_3_s8 (
    .F(w_dram_rdata[3]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[3]) 
);
defparam w_dram_rdata_3_s8.INIT=4'h4;
  LUT2 w_dram_rdata_2_s8 (
    .F(w_dram_rdata[2]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[2]) 
);
defparam w_dram_rdata_2_s8.INIT=4'h4;
  LUT2 w_dram_rdata_1_s8 (
    .F(w_dram_rdata[1]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[1]) 
);
defparam w_dram_rdata_1_s8.INIT=4'h4;
  LUT2 w_dram_rdata_0_s30 (
    .F(w_dram_rdata[0]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[0]) 
);
defparam w_dram_rdata_0_s30.INIT=4'h4;
  LUT3 w_dram_rdata_0_s31 (
    .F(w_dram_rdata_0_44),
    .I0(slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam w_dram_rdata_0_s31.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(w_dram_rdata_en),
    .D(n8_3),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFF w_dram_rdata_0_s27 (
    .Q(w_dram_rdata_0_37),
    .D(w_dram_rdata_0_44),
    .CLK(w_video_clk) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_dram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_dram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_dram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_dram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_dram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_dram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_dram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_dram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire clk215m;
wire pll_lock1;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_dram_write;
wire w_vdp_enable;
wire w_dram_valid;
wire p_vdp_r_5_3;
wire w_write_5;
wire n1470_7;
wire n13_5;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_vs;
wire w_video_de;
wire n86_7;
wire n87_9;
wire n36_6;
wire w_dram_rdata_en;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [0:0] w_hcounter;
wire [1:1] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [7:0] w_dram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(GND) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock1(pll_lock1)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock1(pll_lock1),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_write_5(w_write_5),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_4(w_bus_address[4]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_valid(w_bus_valid),
    .w_bus_write(w_bus_write),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_vdp_enable(w_vdp_enable),
    .w_dram_valid(w_dram_valid),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .w_write_5(w_write_5),
    .n1470_7(n1470_7),
    .n13_5(n13_5),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .n1470_7(n1470_7),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_hs(w_video_hs),
    .w_video_vs(w_video_vs),
    .w_video_de(w_video_de),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_ram u_vram16k (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
