static inline T_1 F_1 ( T_1 V_1 )\r\n{\r\nreturn F_2 ( V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_3 ( T_1 V_1 , T_1 V_3 )\r\n{\r\nF_4 ( V_3 , V_2 + V_1 ) ;\r\n}\r\nstatic inline void F_5 ( T_1 V_1 , T_1 V_4 , T_1 V_3 )\r\n{\r\nT_1 V_5 = F_1 ( V_1 ) ;\r\nV_5 &= ~ V_4 ;\r\nV_5 |= V_3 ;\r\nF_3 ( V_1 , V_5 ) ;\r\n}\r\nstatic T_2 F_6 ( int V_6 , void * V_7 )\r\n{\r\nT_1 V_8 = F_1 ( V_9 ) ;\r\nT_1 V_10 = F_1 ( V_11 ) ;\r\nT_1 V_12 = F_1 ( V_13 ) ;\r\nT_1 V_14 = F_1 ( V_15 ) ;\r\nF_7 ( L_1 ,\r\nV_10 , V_8 , V_14 , V_12 ) ;\r\nF_8 ( L_2 ) ;\r\nreturn V_16 ;\r\n}\r\nstatic void F_9 ( struct V_17 * V_18 )\r\n{\r\nT_1 V_19 = F_1 ( V_20 ) &\r\nF_1 ( V_21 ) ;\r\nunsigned V_22 , V_23 = 0 ;\r\nif ( V_19 ) {\r\nstruct V_24 * V_25 = F_10 ( V_18 ) ;\r\nV_22 = F_11 ( V_19 ) ;\r\nV_23 = F_12 ( V_25 , V_22 ) ;\r\n}\r\nif ( V_23 ) {\r\nF_13 ( V_23 ) ;\r\nif ( V_22 == V_26 )\r\nF_1 ( V_27 ) ;\r\n} else {\r\nF_14 () ;\r\n}\r\n}\r\nstatic void F_15 ( struct V_28 * V_29 )\r\n{\r\nF_5 ( V_21 , 0 , F_16 ( V_29 -> V_30 ) ) ;\r\n}\r\nstatic void F_17 ( struct V_28 * V_29 )\r\n{\r\nF_5 ( V_21 , F_16 ( V_29 -> V_30 ) , 0 ) ;\r\nF_1 ( V_21 ) ;\r\n}\r\nstatic int F_18 ( struct V_24 * V_29 , unsigned V_31 ,\r\nT_3 V_32 )\r\n{\r\nF_19 ( V_31 , & V_33 , V_34 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nT_1 V_19 = F_21 () & F_22 () ;\r\nif ( V_19 & V_35 )\r\nF_23 ( V_36 ) ;\r\nelse if ( V_19 & V_37 )\r\nF_23 ( V_38 ) ;\r\nelse if ( V_19 & V_39 )\r\nF_23 ( V_40 ) ;\r\nelse if ( V_19 & V_41 )\r\nF_23 ( V_42 ) ;\r\nelse\r\nF_14 () ;\r\n}\r\nvoid T_4 F_24 ( void )\r\n{\r\nstruct V_24 * V_25 ;\r\nunsigned V_31 ;\r\nV_43 = F_20 ;\r\nV_25 = F_25 ( NULL , V_44 ,\r\n& V_45 , NULL ) ;\r\nif ( ! V_25 )\r\nF_26 ( L_3 ) ;\r\nV_31 = F_27 ( V_25 , V_46 ) ;\r\nF_28 ( V_31 , & V_47 ) ;\r\nF_29 ( V_40 ,\r\nF_9 , V_25 ) ;\r\nV_48 = V_25 ;\r\n}\r\nstatic void T_4 F_30 ( void )\r\n{\r\nvoid T_5 * V_49 ;\r\nT_1 V_50 ;\r\nV_49 = F_31 ( V_51 ,\r\nV_52 ) ;\r\nV_50 = F_2 ( V_49 + V_53 ) ;\r\nV_50 &= V_54 ;\r\nswitch ( V_50 ) {\r\ncase V_55 :\r\nV_56 . V_57 = 2 ;\r\nbreak;\r\ncase V_58 :\r\ndefault:\r\nV_56 . V_57 = 1 ;\r\nbreak;\r\n}\r\nV_50 |= V_59 | V_60 | V_61 ;\r\nV_50 |= 0x01 << V_62 ;\r\nV_50 |= 0x07 << V_63 ;\r\nV_50 |= 0x07 << V_64 ;\r\nF_4 ( V_50 , V_49 + V_53 ) ;\r\nV_50 = F_2 ( V_49 + V_65 ) ;\r\nV_50 &= ~ ( V_59 | V_66 ) ;\r\nF_4 ( V_50 , V_49 + V_65 ) ;\r\nV_50 = F_2 ( V_49 + V_67 ) ;\r\nV_50 &= ~ ( V_59 | V_66 ) ;\r\nF_4 ( V_50 , V_49 + V_67 ) ;\r\nF_32 ( V_49 ) ;\r\n}\r\nvoid T_4 F_33 ( void )\r\n{\r\nstruct V_68 * V_69 ;\r\nF_30 () ;\r\nF_34 ( V_70 , V_71 ) ;\r\nV_69 = V_72 . V_69 ;\r\nif ( ( V_73 . V_74 & 0xff ) == 0x0a )\r\nV_75 = V_76 ;\r\nelse if ( V_69 -> V_77 & V_78 )\r\nV_75 = V_79 ;\r\nelse\r\nV_75 = V_80 ;\r\nF_35 ( & V_81 ) ;\r\nswitch ( V_75 ) {\r\ncase V_80 :\r\nif ( ! V_72 . V_82 )\r\nreturn;\r\nif ( ! ( V_69 -> V_77 & V_83 ) )\r\nbreak;\r\nF_36 ( 0 , V_84 , V_36 ) ;\r\nbreak;\r\ncase V_79 :\r\ncase V_76 :\r\nif ( ! V_72 . V_82 )\r\nreturn;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_69 -> V_77 & V_85 )\r\nF_36 ( 1 , V_86 , V_38 ) ;\r\n}\r\nstatic void F_37 ( char * V_87 )\r\n{\r\nF_38 () ;\r\nwhile ( 1 )\r\nF_3 ( V_88 , V_89 ) ;\r\n}\r\nstatic unsigned T_4 F_39 ( void )\r\n{\r\nT_1 V_90 , V_91 , V_92 ;\r\nT_1 V_93 , V_94 , V_95 ;\r\nunsigned V_96 , V_97 ;\r\nunsigned V_98 , V_99 , V_100 ;\r\nV_90 = F_1 ( V_101 ) ;\r\nif ( V_90 )\r\nreturn V_90 ;\r\nV_91 = F_1 ( V_102 ) ;\r\nV_91 = ( V_91 & V_103 ) >> V_104 ;\r\nif ( V_91 == V_105 ) {\r\nV_93 = V_106 ;\r\nV_96 = V_107 ;\r\nV_94 = V_108 ;\r\nV_97 = V_109 ;\r\nV_95 = V_110 ;\r\n} else {\r\nV_93 = V_111 ;\r\nV_96 = V_112 ;\r\nV_94 = V_113 ;\r\nV_97 = V_114 ;\r\nV_95 = V_115 ;\r\n}\r\nV_92 = F_1 ( V_116 ) ;\r\nV_98 = ( V_92 & V_93 ) >> V_96 ;\r\nV_99 = V_117 [ V_98 ] ;\r\nV_100 = ( V_92 & V_94 ) >> V_97 ;\r\nif ( V_92 & V_95 )\r\nV_100 <<= 1 ;\r\nreturn ( 40000000 / V_99 ) * V_100 ;\r\n}\r\nstatic inline unsigned F_40 ( void )\r\n{\r\nreturn F_39 () / 4 ;\r\n}\r\nvoid T_4 F_41 ( void )\r\n{\r\nV_118 = F_39 () / 2 ;\r\n}\r\nvoid T_4 F_42 ( void )\r\n{\r\nvoid T_5 * V_119 ;\r\nT_1 V_120 , V_121 , V_122 , V_123 ;\r\nT_1 V_91 ;\r\nV_119 = F_31 ( V_124 ,\r\nV_125 ) ;\r\nV_121 = F_2 ( V_119 + V_126 ) ;\r\nV_122 = F_43 ( V_121 , V_127 ) ;\r\nV_123 = F_43 ( V_121 , V_128 ) ;\r\nV_120 = ( V_122 ? ( 1 << ( V_122 + 1 ) ) : 0 ) +\r\n( V_123 ? ( 1 << ( V_123 + 1 ) ) : 0 ) ;\r\nV_120 <<= 20 ;\r\nF_44 ( 0 , V_120 , V_129 ) ;\r\nF_32 ( V_119 ) ;\r\nV_2 = F_31 ( V_130 , V_131 ) ;\r\nV_91 = F_1 ( V_102 ) ;\r\nV_91 >>= V_132 ;\r\nV_91 &= V_133 ;\r\nV_72 . V_91 = ( V_134 ) V_91 ;\r\nF_1 ( V_11 ) ;\r\nF_1 ( V_15 ) ;\r\nF_3 ( V_135 , V_136 ) ;\r\nV_137 = F_37 ;\r\n}\r\nvoid T_4 F_45 ( void )\r\n{\r\nunsigned V_31 = F_27 ( V_48 ,\r\nV_138 ) ;\r\nF_46 ( V_139 , V_31 , F_40 () ) ;\r\n}
