<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4183" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4183{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4183{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4183{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4183{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_4183{left:70px;bottom:1071px;letter-spacing:-0.21px;word-spacing:-0.44px;}
#t6_4183{left:70px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_4183{left:70px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_4183{left:70px;bottom:995px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t9_4183{left:70px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_4183{left:70px;bottom:961px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tb_4183{left:70px;bottom:944px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tc_4183{left:70px;bottom:907px;letter-spacing:0.14px;word-spacing:-0.02px;}
#td_4183{left:70px;bottom:885px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#te_4183{left:70px;bottom:868px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tf_4183{left:70px;bottom:851px;letter-spacing:-0.27px;word-spacing:-0.34px;}
#tg_4183{left:70px;bottom:801px;letter-spacing:-0.1px;}
#th_4183{left:156px;bottom:801px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ti_4183{left:70px;bottom:778px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tj_4183{left:70px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_4183{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_4183{left:70px;bottom:722px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tm_4183{left:70px;bottom:705px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_4183{left:70px;bottom:688px;letter-spacing:-0.19px;}
#to_4183{left:335px;bottom:654px;letter-spacing:0.14px;word-spacing:-0.04px;}
#tp_4183{left:77px;bottom:632px;letter-spacing:-0.13px;}
#tq_4183{left:155px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tr_4183{left:240px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#ts_4183{left:529px;bottom:632px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tt_4183{left:98px;bottom:607px;}
#tu_4183{left:141px;bottom:607px;letter-spacing:-0.11px;}
#tv_4183{left:239px;bottom:607px;}
#tw_4183{left:305px;bottom:607px;letter-spacing:-0.11px;}
#tx_4183{left:305px;bottom:590px;letter-spacing:-0.11px;}
#ty_4183{left:98px;bottom:566px;}
#tz_4183{left:141px;bottom:566px;letter-spacing:-0.14px;}
#t10_4183{left:239px;bottom:566px;}
#t11_4183{left:305px;bottom:566px;letter-spacing:-0.11px;}
#t12_4183{left:305px;bottom:549px;letter-spacing:-0.11px;}
#t13_4183{left:98px;bottom:525px;}
#t14_4183{left:141px;bottom:525px;letter-spacing:-0.12px;}
#t15_4183{left:240px;bottom:525px;}
#t16_4183{left:305px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t17_4183{left:305px;bottom:508px;letter-spacing:-0.11px;}
#t18_4183{left:98px;bottom:483px;}
#t19_4183{left:141px;bottom:483px;letter-spacing:-0.13px;}
#t1a_4183{left:240px;bottom:483px;}
#t1b_4183{left:305px;bottom:483px;letter-spacing:-0.11px;}
#t1c_4183{left:98px;bottom:459px;}
#t1d_4183{left:141px;bottom:459px;letter-spacing:-0.11px;}
#t1e_4183{left:240px;bottom:459px;}
#t1f_4183{left:305px;bottom:459px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1g_4183{left:305px;bottom:442px;letter-spacing:-0.11px;}
#t1h_4183{left:305px;bottom:425px;letter-spacing:-0.11px;}
#t1i_4183{left:305px;bottom:404px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1j_4183{left:305px;bottom:387px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1k_4183{left:305px;bottom:370px;letter-spacing:-0.11px;}
#t1l_4183{left:98px;bottom:346px;}
#t1m_4183{left:141px;bottom:346px;letter-spacing:-0.14px;}
#t1n_4183{left:239px;bottom:346px;}
#t1o_4183{left:305px;bottom:346px;letter-spacing:-0.11px;}
#t1p_4183{left:305px;bottom:329px;letter-spacing:-0.1px;}
#t1q_4183{left:305px;bottom:312px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1r_4183{left:305px;bottom:291px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1s_4183{left:305px;bottom:274px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1t_4183{left:305px;bottom:257px;letter-spacing:-0.11px;}
#t1u_4183{left:98px;bottom:233px;}
#t1v_4183{left:141px;bottom:233px;letter-spacing:-0.15px;}
#t1w_4183{left:240px;bottom:233px;}
#t1x_4183{left:305px;bottom:233px;letter-spacing:-0.12px;}
#t1y_4183{left:305px;bottom:216px;letter-spacing:-0.11px;}
#t1z_4183{left:305px;bottom:199px;letter-spacing:-0.11px;}
#t20_4183{left:305px;bottom:182px;letter-spacing:-0.11px;}
#t21_4183{left:305px;bottom:166px;letter-spacing:-0.1px;}
#t22_4183{left:305px;bottom:144px;letter-spacing:-0.12px;}
#t23_4183{left:620px;bottom:144px;letter-spacing:-0.1px;}
#t24_4183{left:642px;bottom:144px;letter-spacing:-0.14px;word-spacing:0.08px;}

.s1_4183{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4183{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4183{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4183{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4183{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4183{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_4183{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4183" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4183Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4183" style="-webkit-user-select: none;"><object width="935" height="1210" data="4183/4183.svg" type="image/svg+xml" id="pdf4183" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4183" class="t s1_4183">Vol. 3C </span><span id="t2_4183" class="t s1_4183">33-21 </span>
<span id="t3_4183" class="t s2_4183">INTEL® PROCESSOR TRACE </span>
<span id="t4_4183" class="t s3_4183">uration of restricted memory regions). See Section 33.7 for more details of packets that may be generated with </span>
<span id="t5_4183" class="t s3_4183">modifications to TraceEn. </span>
<span id="t6_4183" class="t s4_4183">Disabling Packet Generation </span>
<span id="t7_4183" class="t s3_4183">Clearing TraceEn causes any packet data buffered within the logical processor to be flushed out, after which the </span>
<span id="t8_4183" class="t s3_4183">output MSRs (IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) will have stable values. When </span>
<span id="t9_4183" class="t s3_4183">output is directed to memory, a store, fence, or architecturally serializing instruction may be required to ensure </span>
<span id="ta_4183" class="t s3_4183">that the packet data is globally observed. No special packets are generated by disabling packet generation, though </span>
<span id="tb_4183" class="t s3_4183">a TIP.PGD may result if PacketEn=1 at the time of disable. </span>
<span id="tc_4183" class="t s4_4183">Other Writes to IA32_RTIT_CTL </span>
<span id="td_4183" class="t s3_4183">Any attempt to modify IA32_RTIT_CTL while TraceEn is set will result in a general-protection fault (#GP) unless the </span>
<span id="te_4183" class="t s3_4183">same write also clears TraceEn. However, writes to IA32_RTIT_CTL that do not modify any bits will not cause a </span>
<span id="tf_4183" class="t s3_4183">#GP, even if TraceEn remains set. </span>
<span id="tg_4183" class="t s5_4183">33.2.8.4 </span><span id="th_4183" class="t s5_4183">IA32_RTIT_STATUS MSR </span>
<span id="ti_4183" class="t s3_4183">The IA32_RTIT_STATUS MSR is readable and writable by software, though some fields cannot be modified by soft- </span>
<span id="tj_4183" class="t s3_4183">ware. See Table 33-7 for details. The WRMSR instruction ignores these bits in the source operand (attempts to </span>
<span id="tk_4183" class="t s3_4183">modify these bits are ignored and do not cause WRMSR to fault). </span>
<span id="tl_4183" class="t s3_4183">This MSR can only be written when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection </span>
<span id="tm_4183" class="t s3_4183">fault (#GP). The processor does not modify the value of this MSR while TraceEn is 0 (software can modify it with </span>
<span id="tn_4183" class="t s3_4183">WRMSR). </span>
<span id="to_4183" class="t s4_4183">Table 33-7. IA32_RTIT_STATUS MSR </span>
<span id="tp_4183" class="t s6_4183">Position </span><span id="tq_4183" class="t s6_4183">Bit Name </span><span id="tr_4183" class="t s6_4183">At Reset </span><span id="ts_4183" class="t s6_4183">Bit Description </span>
<span id="tt_4183" class="t s7_4183">0 </span><span id="tu_4183" class="t s7_4183">FilterEn </span><span id="tv_4183" class="t s7_4183">0 </span><span id="tw_4183" class="t s7_4183">This bit is written by the processor, and indicates that tracing is allowed for the current IP, </span>
<span id="tx_4183" class="t s7_4183">see Section 33.2.6.5. Writes are ignored. </span>
<span id="ty_4183" class="t s7_4183">1 </span><span id="tz_4183" class="t s7_4183">ContextEn </span><span id="t10_4183" class="t s7_4183">0 </span><span id="t11_4183" class="t s7_4183">The processor sets this bit to indicate that tracing is allowed for the current context. See </span>
<span id="t12_4183" class="t s7_4183">Section 33.2.6.3. Writes are ignored. </span>
<span id="t13_4183" class="t s7_4183">2 </span><span id="t14_4183" class="t s7_4183">TriggerEn </span><span id="t15_4183" class="t s7_4183">0 </span><span id="t16_4183" class="t s7_4183">The processor sets this bit to indicate that tracing is enabled. See Section 33.2.6.2. Writes are </span>
<span id="t17_4183" class="t s7_4183">ignored. </span>
<span id="t18_4183" class="t s7_4183">3 </span><span id="t19_4183" class="t s7_4183">Reserved </span><span id="t1a_4183" class="t s7_4183">0 </span><span id="t1b_4183" class="t s7_4183">Must be 0. </span>
<span id="t1c_4183" class="t s7_4183">4 </span><span id="t1d_4183" class="t s7_4183">Error </span><span id="t1e_4183" class="t s7_4183">0 </span><span id="t1f_4183" class="t s7_4183">The processor sets this bit to indicate that an operational error has been encountered. When </span>
<span id="t1g_4183" class="t s7_4183">this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, see </span>
<span id="t1h_4183" class="t s7_4183">“ToPA Errors” in Section 33.2.7.2. </span>
<span id="t1i_4183" class="t s7_4183">When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. </span>
<span id="t1j_4183" class="t s7_4183">It is not recommended that software ever set this bit, except in cases where it is restoring a </span>
<span id="t1k_4183" class="t s7_4183">prior saved state. </span>
<span id="t1l_4183" class="t s7_4183">5 </span><span id="t1m_4183" class="t s7_4183">Stopped </span><span id="t1n_4183" class="t s7_4183">0 </span><span id="t1o_4183" class="t s7_4183">The processor sets this bit to indicate that a ToPA Stop condition has been encountered. </span>
<span id="t1p_4183" class="t s7_4183">When this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, </span>
<span id="t1q_4183" class="t s7_4183">see “ToPA STOP” in Section 33.2.7.2. </span>
<span id="t1r_4183" class="t s7_4183">When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. </span>
<span id="t1s_4183" class="t s7_4183">It is not recommended that software ever set this bit, except in cases where it is restoring a </span>
<span id="t1t_4183" class="t s7_4183">prior saved state. </span>
<span id="t1u_4183" class="t s7_4183">6 </span><span id="t1v_4183" class="t s7_4183">PendPSB </span><span id="t1w_4183" class="t s7_4183">0 </span><span id="t1x_4183" class="t s7_4183">If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the </span>
<span id="t1y_4183" class="t s7_4183">threshold for a PSB+ to be inserted has been reached. The processor will clear this bit when </span>
<span id="t1z_4183" class="t s7_4183">the PSB+ has been inserted into the trace. If PendPSB = 1 and InjectPsbPmiOnEnable = 1 </span>
<span id="t20_4183" class="t s7_4183">when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PSB+ will be inserted into the </span>
<span id="t21_4183" class="t s7_4183">trace. </span>
<span id="t22_4183" class="t s7_4183">This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[</span><span id="t23_4183" class="t s3_4183">bit </span><span id="t24_4183" class="t s7_4183">6] = 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
