<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="DPmemory_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="DPmemory_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="49.751 ns"></ZoomEndTime>
      <Cursor1Time time="16.500 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="232"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="13" />
   <wvobject type="divider" fp_name="divider29">
      <obj_property name="label">uut</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortA_clk" type="logic">
      <obj_property name="ElementShortName">PortA_clk</obj_property>
      <obj_property name="ObjectShortName">PortA_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortA_addr" type="array">
      <obj_property name="ElementShortName">PortA_addr[9:0]</obj_property>
      <obj_property name="ObjectShortName">PortA_addr[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortA_dataIn" type="array">
      <obj_property name="ElementShortName">PortA_dataIn[7:0]</obj_property>
      <obj_property name="ObjectShortName">PortA_dataIn[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortA_writeEnable" type="logic">
      <obj_property name="ElementShortName">PortA_writeEnable</obj_property>
      <obj_property name="ObjectShortName">PortA_writeEnable</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortA_dataOut" type="array">
      <obj_property name="ElementShortName">PortA_dataOut[7:0]</obj_property>
      <obj_property name="ObjectShortName">PortA_dataOut[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider29">
      <obj_property name="label">B</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortB_clk" type="logic">
      <obj_property name="ElementShortName">PortB_clk</obj_property>
      <obj_property name="ObjectShortName">PortB_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortB_addr" type="array">
      <obj_property name="ElementShortName">PortB_addr[9:0]</obj_property>
      <obj_property name="ObjectShortName">PortB_addr[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortB_dataIn" type="array">
      <obj_property name="ElementShortName">PortB_dataIn[7:0]</obj_property>
      <obj_property name="ObjectShortName">PortB_dataIn[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortB_writeEnable" type="logic">
      <obj_property name="ElementShortName">PortB_writeEnable</obj_property>
      <obj_property name="ObjectShortName">PortB_writeEnable</obj_property>
   </wvobject>
   <wvobject fp_name="/DPmemory_tb/uut/PortB_dataOut" type="array">
      <obj_property name="ElementShortName">PortB_dataOut[7:0]</obj_property>
      <obj_property name="ObjectShortName">PortB_dataOut[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider42">
   </wvobject>
</wave_config>
