
Blank.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002e  00800100  0000075e  000007f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000075e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ac  0080012e  0080012e  00000820  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000820  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000850  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000230  00000000  00000000  00000890  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000725c  00000000  00000000  00000ac0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001799  00000000  00000000  00007d1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001476  00000000  00000000  000094b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006a8  00000000  00000000  0000a92c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001f0f  00000000  00000000  0000afd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002510  00000000  00000000  0000cee3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000200  00000000  00000000  0000f3f3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	46 c0       	rjmp	.+140    	; 0x8e <__ctors_end>
   2:	00 00       	nop
   4:	6b c0       	rjmp	.+214    	; 0xdc <__bad_interrupt>
   6:	00 00       	nop
   8:	69 c0       	rjmp	.+210    	; 0xdc <__bad_interrupt>
   a:	00 00       	nop
   c:	67 c0       	rjmp	.+206    	; 0xdc <__bad_interrupt>
   e:	00 00       	nop
  10:	65 c0       	rjmp	.+202    	; 0xdc <__bad_interrupt>
  12:	00 00       	nop
  14:	63 c0       	rjmp	.+198    	; 0xdc <__bad_interrupt>
  16:	00 00       	nop
  18:	61 c0       	rjmp	.+194    	; 0xdc <__bad_interrupt>
  1a:	00 00       	nop
  1c:	5f c0       	rjmp	.+190    	; 0xdc <__bad_interrupt>
  1e:	00 00       	nop
  20:	5d c0       	rjmp	.+186    	; 0xdc <__bad_interrupt>
  22:	00 00       	nop
  24:	5b c0       	rjmp	.+182    	; 0xdc <__bad_interrupt>
  26:	00 00       	nop
  28:	59 c0       	rjmp	.+178    	; 0xdc <__bad_interrupt>
  2a:	00 00       	nop
  2c:	57 c0       	rjmp	.+174    	; 0xdc <__bad_interrupt>
  2e:	00 00       	nop
  30:	55 c0       	rjmp	.+170    	; 0xdc <__bad_interrupt>
  32:	00 00       	nop
  34:	53 c0       	rjmp	.+166    	; 0xdc <__bad_interrupt>
  36:	00 00       	nop
  38:	51 c0       	rjmp	.+162    	; 0xdc <__bad_interrupt>
  3a:	00 00       	nop
  3c:	4f c0       	rjmp	.+158    	; 0xdc <__bad_interrupt>
  3e:	00 00       	nop
  40:	4d c0       	rjmp	.+154    	; 0xdc <__bad_interrupt>
  42:	00 00       	nop
  44:	4b c0       	rjmp	.+150    	; 0xdc <__bad_interrupt>
  46:	00 00       	nop
  48:	cb c2       	rjmp	.+1430   	; 0x5e0 <__vector_18>
  4a:	00 00       	nop
  4c:	47 c0       	rjmp	.+142    	; 0xdc <__bad_interrupt>
  4e:	00 00       	nop
  50:	cd c1       	rjmp	.+922    	; 0x3ec <__vector_20>
  52:	00 00       	nop
  54:	01 c2       	rjmp	.+1026   	; 0x458 <__vector_21>
  56:	00 00       	nop
  58:	41 c0       	rjmp	.+130    	; 0xdc <__bad_interrupt>
  5a:	00 00       	nop
  5c:	3f c0       	rjmp	.+126    	; 0xdc <__bad_interrupt>
  5e:	00 00       	nop
  60:	3d c0       	rjmp	.+122    	; 0xdc <__bad_interrupt>
  62:	00 00       	nop
  64:	3b c0       	rjmp	.+118    	; 0xdc <__bad_interrupt>
  66:	00 00       	nop
  68:	39 c0       	rjmp	.+114    	; 0xdc <__bad_interrupt>
  6a:	00 00       	nop
  6c:	37 c0       	rjmp	.+110    	; 0xdc <__bad_interrupt>
  6e:	00 00       	nop
  70:	35 c0       	rjmp	.+106    	; 0xdc <__bad_interrupt>
  72:	00 00       	nop
  74:	33 c0       	rjmp	.+102    	; 0xdc <__bad_interrupt>
  76:	00 00       	nop
  78:	31 c0       	rjmp	.+98     	; 0xdc <__bad_interrupt>
  7a:	00 00       	nop
  7c:	2f c0       	rjmp	.+94     	; 0xdc <__bad_interrupt>
  7e:	00 00       	nop
  80:	2d c0       	rjmp	.+90     	; 0xdc <__bad_interrupt>
  82:	00 00       	nop
  84:	2b c0       	rjmp	.+86     	; 0xdc <__bad_interrupt>
  86:	00 00       	nop
  88:	29 c0       	rjmp	.+82     	; 0xdc <__bad_interrupt>
	...

0000008c <__ctors_start>:
  8c:	5e 02       	muls	r21, r30

0000008e <__ctors_end>:
  8e:	11 24       	eor	r1, r1
  90:	1f be       	out	0x3f, r1	; 63
  92:	cf ef       	ldi	r28, 0xFF	; 255
  94:	d0 e4       	ldi	r29, 0x40	; 64
  96:	de bf       	out	0x3e, r29	; 62
  98:	cd bf       	out	0x3d, r28	; 61

0000009a <__do_copy_data>:
  9a:	11 e0       	ldi	r17, 0x01	; 1
  9c:	a0 e0       	ldi	r26, 0x00	; 0
  9e:	b1 e0       	ldi	r27, 0x01	; 1
  a0:	ee e5       	ldi	r30, 0x5E	; 94
  a2:	f7 e0       	ldi	r31, 0x07	; 7
  a4:	00 e0       	ldi	r16, 0x00	; 0
  a6:	0b bf       	out	0x3b, r16	; 59
  a8:	02 c0       	rjmp	.+4      	; 0xae <__do_copy_data+0x14>
  aa:	07 90       	elpm	r0, Z+
  ac:	0d 92       	st	X+, r0
  ae:	ae 32       	cpi	r26, 0x2E	; 46
  b0:	b1 07       	cpc	r27, r17
  b2:	d9 f7       	brne	.-10     	; 0xaa <__do_copy_data+0x10>

000000b4 <__do_clear_bss>:
  b4:	21 e0       	ldi	r18, 0x01	; 1
  b6:	ae e2       	ldi	r26, 0x2E	; 46
  b8:	b1 e0       	ldi	r27, 0x01	; 1
  ba:	01 c0       	rjmp	.+2      	; 0xbe <.do_clear_bss_start>

000000bc <.do_clear_bss_loop>:
  bc:	1d 92       	st	X+, r1

000000be <.do_clear_bss_start>:
  be:	aa 3d       	cpi	r26, 0xDA	; 218
  c0:	b2 07       	cpc	r27, r18
  c2:	e1 f7       	brne	.-8      	; 0xbc <.do_clear_bss_loop>

000000c4 <__do_global_ctors>:
  c4:	10 e0       	ldi	r17, 0x00	; 0
  c6:	c7 e4       	ldi	r28, 0x47	; 71
  c8:	d0 e0       	ldi	r29, 0x00	; 0
  ca:	03 c0       	rjmp	.+6      	; 0xd2 <__do_global_ctors+0xe>
  cc:	21 97       	sbiw	r28, 0x01	; 1
  ce:	fe 01       	movw	r30, r28
  d0:	3b d3       	rcall	.+1654   	; 0x748 <__tablejump2__>
  d2:	c6 34       	cpi	r28, 0x46	; 70
  d4:	d1 07       	cpc	r29, r17
  d6:	d1 f7       	brne	.-12     	; 0xcc <__do_global_ctors+0x8>
  d8:	1f d2       	rcall	.+1086   	; 0x518 <main>
  da:	3f c3       	rjmp	.+1662   	; 0x75a <_exit>

000000dc <__bad_interrupt>:
  dc:	91 cf       	rjmp	.-222    	; 0x0 <__vectors>

000000de <setup>:
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
  de:	26 e0       	ldi	r18, 0x06	; 6
  e0:	40 e8       	ldi	r20, 0x80	; 128
  e2:	55 e2       	ldi	r21, 0x25	; 37
  e4:	60 e0       	ldi	r22, 0x00	; 0
  e6:	70 e0       	ldi	r23, 0x00	; 0
  e8:	84 e3       	ldi	r24, 0x34	; 52
  ea:	91 e0       	ldi	r25, 0x01	; 1
  ec:	1c d1       	rcall	.+568    	; 0x326 <_ZN14HardwareSerial5beginEmh>

void setup() {
	// Initialize serial with baud 9600 bit per second
	Serial.begin(9600);
	// Print hello world on terminal
	Serial.println("Hello World");
  ee:	60 e0       	ldi	r22, 0x00	; 0
  f0:	71 e0       	ldi	r23, 0x01	; 1
  f2:	84 e3       	ldi	r24, 0x34	; 52
  f4:	91 e0       	ldi	r25, 0x01	; 1
  f6:	64 d2       	rcall	.+1224   	; 0x5c0 <_ZN5Print7printlnEPKc>
	// Print shell sign
	Serial.print(">");
  f8:	6c e0       	ldi	r22, 0x0C	; 12
  fa:	71 e0       	ldi	r23, 0x01	; 1
  fc:	84 e3       	ldi	r24, 0x34	; 52
  fe:	91 e0       	ldi	r25, 0x01	; 1
 100:	54 d2       	rcall	.+1192   	; 0x5aa <_ZN5Print5printEPKc>

	DDRA |= (1 << PORTA0);
 102:	08 9a       	sbi	0x01, 0	; 1
	PORTA &= ~(1 << PORTA0);
 104:	10 98       	cbi	0x02, 0	; 2
 106:	08 95       	ret

00000108 <loop>:
char in[4];
char k, u = 0;

void loop() {
	// Wait for serial input from device
	while(!Serial.available());
 108:	84 e3       	ldi	r24, 0x34	; 52
 10a:	91 e0       	ldi	r25, 0x01	; 1
 10c:	38 d0       	rcall	.+112    	; 0x17e <_ZN14HardwareSerial9availableEv>
 10e:	89 2b       	or	r24, r25
 110:	d9 f3       	breq	.-10     	; 0x108 <loop>
	// Read input data
	u = Serial.read();
 112:	84 e3       	ldi	r24, 0x34	; 52
 114:	91 e0       	ldi	r25, 0x01	; 1
 116:	4d d0       	rcall	.+154    	; 0x1b2 <_ZN14HardwareSerial4readEv>
 118:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <__data_end>
	// Compare input data if it is enter key pressed
	if(u != '\r') {
 11c:	8d 30       	cpi	r24, 0x0D	; 13
 11e:	79 f0       	breq	.+30     	; 0x13e <loop+0x36>
		in[k] = u;
 120:	e0 91 2f 01 	lds	r30, 0x012F	; 0x80012f <k>
 124:	f0 e0       	ldi	r31, 0x00	; 0
 126:	e0 5d       	subi	r30, 0xD0	; 208
 128:	fe 4f       	sbci	r31, 0xFE	; 254
 12a:	80 83       	st	Z, r24
		Serial.print(in[k]);
 12c:	68 2f       	mov	r22, r24
 12e:	84 e3       	ldi	r24, 0x34	; 52
 130:	91 e0       	ldi	r25, 0x01	; 1
 132:	3c d2       	rcall	.+1144   	; 0x5ac <_ZN5Print5printEc>
		k++;
 134:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <k>
 138:	8f 5f       	subi	r24, 0xFF	; 255
 13a:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <k>
	}

	// Compare buffer elements to check if it is ON
	if(in[0] == 'O' && in[1] == 'N') {
 13e:	e0 e3       	ldi	r30, 0x30	; 48
 140:	f1 e0       	ldi	r31, 0x01	; 1
 142:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <in>
 146:	8f 34       	cpi	r24, 0x4F	; 79
 148:	c9 f4       	brne	.+50     	; 0x17c <loop+0x74>
 14a:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <in+0x1>
 14e:	8e 34       	cpi	r24, 0x4E	; 78
 150:	11 f4       	brne	.+4      	; 0x156 <loop+0x4e>
		// Turn motor on
		PORTA |= (1 << PORTA0);
 152:	10 9a       	sbi	0x02, 0	; 2
 154:	07 c0       	rjmp	.+14     	; 0x164 <loop+0x5c>
		memset(in, 0x00, sizeof(in));
		k = 0;
		Serial.print(">");
	}
	// Compare buffer elements to check if it is OFF
	else if(in[0] == 'O' && in[1] == 'F' && in[2] == 'F') {
 156:	86 34       	cpi	r24, 0x46	; 70
 158:	89 f4       	brne	.+34     	; 0x17c <loop+0x74>
 15a:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <in+0x2>
 15e:	86 34       	cpi	r24, 0x46	; 70
 160:	69 f4       	brne	.+26     	; 0x17c <loop+0x74>
		// Turn motor off
		PORTA &= ~(1 << PORTA0);
 162:	10 98       	cbi	0x02, 0	; 2
		// Clear buffer
		memset(in, 0x00, sizeof(in));
 164:	84 e0       	ldi	r24, 0x04	; 4
 166:	df 01       	movw	r26, r30
 168:	1d 92       	st	X+, r1
 16a:	8a 95       	dec	r24
 16c:	e9 f7       	brne	.-6      	; 0x168 <loop+0x60>
		k = 0;
 16e:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <k>
		Serial.print(">");
 172:	6c e0       	ldi	r22, 0x0C	; 12
 174:	71 e0       	ldi	r23, 0x01	; 1
 176:	84 e3       	ldi	r24, 0x34	; 52
 178:	91 e0       	ldi	r25, 0x01	; 1
 17a:	17 c2       	rjmp	.+1070   	; 0x5aa <_ZN5Print5printEPKc>
 17c:	08 95       	ret

0000017e <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
 17e:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
 180:	91 8d       	ldd	r25, Z+25	; 0x19
 182:	22 8d       	ldd	r18, Z+26	; 0x1a
 184:	89 2f       	mov	r24, r25
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	80 5c       	subi	r24, 0xC0	; 192
 18a:	9f 4f       	sbci	r25, 0xFF	; 255
 18c:	82 1b       	sub	r24, r18
 18e:	91 09       	sbc	r25, r1
}
 190:	8f 73       	andi	r24, 0x3F	; 63
 192:	99 27       	eor	r25, r25
 194:	08 95       	ret

00000196 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
 196:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
 198:	91 8d       	ldd	r25, Z+25	; 0x19
 19a:	82 8d       	ldd	r24, Z+26	; 0x1a
 19c:	98 17       	cp	r25, r24
 19e:	31 f0       	breq	.+12     	; 0x1ac <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
 1a0:	82 8d       	ldd	r24, Z+26	; 0x1a
 1a2:	e8 0f       	add	r30, r24
 1a4:	f1 1d       	adc	r31, r1
 1a6:	85 8d       	ldd	r24, Z+29	; 0x1d
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 1ac:	8f ef       	ldi	r24, 0xFF	; 255
 1ae:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
 1b0:	08 95       	ret

000001b2 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
 1b2:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
 1b4:	91 8d       	ldd	r25, Z+25	; 0x19
 1b6:	82 8d       	ldd	r24, Z+26	; 0x1a
 1b8:	98 17       	cp	r25, r24
 1ba:	61 f0       	breq	.+24     	; 0x1d4 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
 1bc:	82 8d       	ldd	r24, Z+26	; 0x1a
 1be:	df 01       	movw	r26, r30
 1c0:	a8 0f       	add	r26, r24
 1c2:	b1 1d       	adc	r27, r1
 1c4:	5d 96       	adiw	r26, 0x1d	; 29
 1c6:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
 1c8:	92 8d       	ldd	r25, Z+26	; 0x1a
 1ca:	9f 5f       	subi	r25, 0xFF	; 255
 1cc:	9f 73       	andi	r25, 0x3F	; 63
 1ce:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
 1d4:	8f ef       	ldi	r24, 0xFF	; 255
 1d6:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
 1d8:	08 95       	ret

000001da <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
 1da:	85 e5       	ldi	r24, 0x55	; 85
 1dc:	92 e0       	ldi	r25, 0x02	; 2
 1de:	89 2b       	or	r24, r25
 1e0:	39 f0       	breq	.+14     	; 0x1f0 <_Z14serialEventRunv+0x16>
 1e2:	80 e0       	ldi	r24, 0x00	; 0
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	89 2b       	or	r24, r25
 1e8:	19 f0       	breq	.+6      	; 0x1f0 <_Z14serialEventRunv+0x16>
 1ea:	5f d1       	rcall	.+702    	; 0x4aa <_Z17Serial0_availablev>
 1ec:	81 11       	cpse	r24, r1
 1ee:	0d c0       	rjmp	.+26     	; 0x20a <_Z14serialEventRunv+0x30>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
 1f0:	80 e0       	ldi	r24, 0x00	; 0
 1f2:	90 e0       	ldi	r25, 0x00	; 0
 1f4:	89 2b       	or	r24, r25
 1f6:	71 f0       	breq	.+28     	; 0x214 <_Z14serialEventRunv+0x3a>
 1f8:	80 e0       	ldi	r24, 0x00	; 0
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	89 2b       	or	r24, r25
 1fe:	51 f0       	breq	.+20     	; 0x214 <_Z14serialEventRunv+0x3a>
 200:	0e 94 00 00 	call	0	; 0x0 <__vectors>
 204:	81 11       	cpse	r24, r1
 206:	04 c0       	rjmp	.+8      	; 0x210 <_Z14serialEventRunv+0x36>
 208:	08 95       	ret
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
 20a:	0e 94 00 00 	call	0	; 0x0 <__vectors>
 20e:	f0 cf       	rjmp	.-32     	; 0x1f0 <_Z14serialEventRunv+0x16>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
 210:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
 214:	08 95       	ret

00000216 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
 216:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
 218:	84 8d       	ldd	r24, Z+28	; 0x1c
 21a:	df 01       	movw	r26, r30
 21c:	a8 0f       	add	r26, r24
 21e:	b1 1d       	adc	r27, r1
 220:	a3 5a       	subi	r26, 0xA3	; 163
 222:	bf 4f       	sbci	r27, 0xFF	; 255
 224:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
 226:	84 8d       	ldd	r24, Z+28	; 0x1c
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	01 96       	adiw	r24, 0x01	; 1
 22c:	8f 73       	andi	r24, 0x3F	; 63
 22e:	99 27       	eor	r25, r25
 230:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
 232:	a6 89       	ldd	r26, Z+22	; 0x16
 234:	b7 89       	ldd	r27, Z+23	; 0x17
 236:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
 238:	a0 89       	ldd	r26, Z+16	; 0x10
 23a:	b1 89       	ldd	r27, Z+17	; 0x11
 23c:	8c 91       	ld	r24, X
 23e:	80 64       	ori	r24, 0x40	; 64
 240:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
 242:	93 8d       	ldd	r25, Z+27	; 0x1b
 244:	84 8d       	ldd	r24, Z+28	; 0x1c
 246:	98 13       	cpse	r25, r24
 248:	06 c0       	rjmp	.+12     	; 0x256 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
 24a:	02 88       	ldd	r0, Z+18	; 0x12
 24c:	f3 89       	ldd	r31, Z+19	; 0x13
 24e:	e0 2d       	mov	r30, r0
 250:	80 81       	ld	r24, Z
 252:	8f 7d       	andi	r24, 0xDF	; 223
 254:	80 83       	st	Z, r24
 256:	08 95       	ret

00000258 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
 258:	ef 92       	push	r14
 25a:	ff 92       	push	r15
 25c:	0f 93       	push	r16
 25e:	1f 93       	push	r17
 260:	cf 93       	push	r28
 262:	df 93       	push	r29
 264:	ec 01       	movw	r28, r24
  _written = true;
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
 26a:	9b 8d       	ldd	r25, Y+27	; 0x1b
 26c:	8c 8d       	ldd	r24, Y+28	; 0x1c
 26e:	98 13       	cpse	r25, r24
 270:	05 c0       	rjmp	.+10     	; 0x27c <_ZN14HardwareSerial5writeEh+0x24>
 272:	e8 89       	ldd	r30, Y+16	; 0x10
 274:	f9 89       	ldd	r31, Y+17	; 0x11
 276:	80 81       	ld	r24, Z
 278:	85 fd       	sbrc	r24, 5
 27a:	23 c0       	rjmp	.+70     	; 0x2c2 <_ZN14HardwareSerial5writeEh+0x6a>
 27c:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
 27e:	0b 8d       	ldd	r16, Y+27	; 0x1b
 280:	10 e0       	ldi	r17, 0x00	; 0
 282:	0f 5f       	subi	r16, 0xFF	; 255
 284:	1f 4f       	sbci	r17, 0xFF	; 255
 286:	0f 73       	andi	r16, 0x3F	; 63
 288:	11 27       	eor	r17, r17
 28a:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
 28c:	8c 8d       	ldd	r24, Y+28	; 0x1c
 28e:	e8 12       	cpse	r14, r24
 290:	0b c0       	rjmp	.+22     	; 0x2a8 <_ZN14HardwareSerial5writeEh+0x50>
    if (bit_is_clear(SREG, SREG_I)) {
 292:	0f b6       	in	r0, 0x3f	; 63
 294:	07 fc       	sbrc	r0, 7
 296:	fa cf       	rjmp	.-12     	; 0x28c <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
 298:	e8 89       	ldd	r30, Y+16	; 0x10
 29a:	f9 89       	ldd	r31, Y+17	; 0x11
 29c:	80 81       	ld	r24, Z
 29e:	85 ff       	sbrs	r24, 5
 2a0:	f5 cf       	rjmp	.-22     	; 0x28c <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
 2a2:	ce 01       	movw	r24, r28
 2a4:	b8 df       	rcall	.-144    	; 0x216 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 2a6:	f2 cf       	rjmp	.-28     	; 0x28c <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
 2a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
 2aa:	fe 01       	movw	r30, r28
 2ac:	e8 0f       	add	r30, r24
 2ae:	f1 1d       	adc	r31, r1
 2b0:	e3 5a       	subi	r30, 0xA3	; 163
 2b2:	ff 4f       	sbci	r31, 0xFF	; 255
 2b4:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
 2b6:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
 2b8:	ea 89       	ldd	r30, Y+18	; 0x12
 2ba:	fb 89       	ldd	r31, Y+19	; 0x13
 2bc:	80 81       	ld	r24, Z
 2be:	80 62       	ori	r24, 0x20	; 32
 2c0:	07 c0       	rjmp	.+14     	; 0x2d0 <_ZN14HardwareSerial5writeEh+0x78>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
 2c2:	ee 89       	ldd	r30, Y+22	; 0x16
 2c4:	ff 89       	ldd	r31, Y+23	; 0x17
 2c6:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
 2c8:	e8 89       	ldd	r30, Y+16	; 0x10
 2ca:	f9 89       	ldd	r31, Y+17	; 0x11
 2cc:	80 81       	ld	r24, Z
 2ce:	80 64       	ori	r24, 0x40	; 64
 2d0:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
 2d2:	81 e0       	ldi	r24, 0x01	; 1
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	df 91       	pop	r29
 2d8:	cf 91       	pop	r28
 2da:	1f 91       	pop	r17
 2dc:	0f 91       	pop	r16
 2de:	ff 90       	pop	r15
 2e0:	ef 90       	pop	r14
 2e2:	08 95       	ret

000002e4 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
 2e4:	cf 93       	push	r28
 2e6:	df 93       	push	r29
 2e8:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
 2ea:	88 8d       	ldd	r24, Y+24	; 0x18
 2ec:	88 23       	and	r24, r24
 2ee:	c1 f0       	breq	.+48     	; 0x320 <_ZN14HardwareSerial5flushEv+0x3c>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
 2f0:	ea 89       	ldd	r30, Y+18	; 0x12
 2f2:	fb 89       	ldd	r31, Y+19	; 0x13
 2f4:	80 81       	ld	r24, Z
 2f6:	85 fd       	sbrc	r24, 5
 2f8:	05 c0       	rjmp	.+10     	; 0x304 <_ZN14HardwareSerial5flushEv+0x20>
 2fa:	a8 89       	ldd	r26, Y+16	; 0x10
 2fc:	b9 89       	ldd	r27, Y+17	; 0x11
 2fe:	8c 91       	ld	r24, X
 300:	86 fd       	sbrc	r24, 6
 302:	0e c0       	rjmp	.+28     	; 0x320 <_ZN14HardwareSerial5flushEv+0x3c>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
 304:	0f b6       	in	r0, 0x3f	; 63
 306:	07 fc       	sbrc	r0, 7
 308:	f5 cf       	rjmp	.-22     	; 0x2f4 <_ZN14HardwareSerial5flushEv+0x10>
 30a:	80 81       	ld	r24, Z
 30c:	85 ff       	sbrs	r24, 5
 30e:	f2 cf       	rjmp	.-28     	; 0x2f4 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
 310:	a8 89       	ldd	r26, Y+16	; 0x10
 312:	b9 89       	ldd	r27, Y+17	; 0x11
 314:	8c 91       	ld	r24, X
 316:	85 ff       	sbrs	r24, 5
 318:	ed cf       	rjmp	.-38     	; 0x2f4 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
 31a:	ce 01       	movw	r24, r28
 31c:	7c df       	rcall	.-264    	; 0x216 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
 31e:	e8 cf       	rjmp	.-48     	; 0x2f0 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
 320:	df 91       	pop	r29
 322:	cf 91       	pop	r28
 324:	08 95       	ret

00000326 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
 326:	cf 92       	push	r12
 328:	df 92       	push	r13
 32a:	ef 92       	push	r14
 32c:	ff 92       	push	r15
 32e:	1f 93       	push	r17
 330:	cf 93       	push	r28
 332:	df 93       	push	r29
 334:	ec 01       	movw	r28, r24
 336:	6a 01       	movw	r12, r20
 338:	7b 01       	movw	r14, r22
 33a:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
 33c:	e8 89       	ldd	r30, Y+16	; 0x10
 33e:	f9 89       	ldd	r31, Y+17	; 0x11
 340:	82 e0       	ldi	r24, 0x02	; 2
 342:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 344:	41 15       	cp	r20, r1
 346:	51 4e       	sbci	r21, 0xE1	; 225
 348:	61 05       	cpc	r22, r1
 34a:	71 05       	cpc	r23, r1
 34c:	a9 f0       	breq	.+42     	; 0x378 <_ZN14HardwareSerial5beginEmh+0x52>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
 34e:	60 e0       	ldi	r22, 0x00	; 0
 350:	79 e0       	ldi	r23, 0x09	; 9
 352:	8d e3       	ldi	r24, 0x3D	; 61
 354:	90 e0       	ldi	r25, 0x00	; 0
 356:	a7 01       	movw	r20, r14
 358:	96 01       	movw	r18, r12
 35a:	d4 d1       	rcall	.+936    	; 0x704 <__udivmodsi4>
 35c:	da 01       	movw	r26, r20
 35e:	c9 01       	movw	r24, r18
 360:	01 97       	sbiw	r24, 0x01	; 1
 362:	a1 09       	sbc	r26, r1
 364:	b1 09       	sbc	r27, r1
 366:	b6 95       	lsr	r27
 368:	a7 95       	ror	r26
 36a:	97 95       	ror	r25
 36c:	87 95       	ror	r24
 36e:	9c 01       	movw	r18, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
 370:	21 15       	cp	r18, r1
 372:	80 e1       	ldi	r24, 0x10	; 16
 374:	38 07       	cpc	r19, r24
 376:	a0 f0       	brcs	.+40     	; 0x3a0 <_ZN14HardwareSerial5beginEmh+0x7a>
  {
    *_ucsra = 0;
 378:	e8 89       	ldd	r30, Y+16	; 0x10
 37a:	f9 89       	ldd	r31, Y+17	; 0x11
 37c:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
 37e:	60 e8       	ldi	r22, 0x80	; 128
 380:	74 e8       	ldi	r23, 0x84	; 132
 382:	8e e1       	ldi	r24, 0x1E	; 30
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	a7 01       	movw	r20, r14
 388:	96 01       	movw	r18, r12
 38a:	bc d1       	rcall	.+888    	; 0x704 <__udivmodsi4>
 38c:	da 01       	movw	r26, r20
 38e:	c9 01       	movw	r24, r18
 390:	01 97       	sbiw	r24, 0x01	; 1
 392:	a1 09       	sbc	r26, r1
 394:	b1 09       	sbc	r27, r1
 396:	b6 95       	lsr	r27
 398:	a7 95       	ror	r26
 39a:	97 95       	ror	r25
 39c:	87 95       	ror	r24
 39e:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
 3a0:	ec 85       	ldd	r30, Y+12	; 0x0c
 3a2:	fd 85       	ldd	r31, Y+13	; 0x0d
 3a4:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
 3a6:	ee 85       	ldd	r30, Y+14	; 0x0e
 3a8:	ff 85       	ldd	r31, Y+15	; 0x0f
 3aa:	20 83       	st	Z, r18

  _written = false;
 3ac:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
 3ae:	ec 89       	ldd	r30, Y+20	; 0x14
 3b0:	fd 89       	ldd	r31, Y+21	; 0x15
 3b2:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
 3b4:	ea 89       	ldd	r30, Y+18	; 0x12
 3b6:	fb 89       	ldd	r31, Y+19	; 0x13
 3b8:	80 81       	ld	r24, Z
 3ba:	80 61       	ori	r24, 0x10	; 16
 3bc:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
 3be:	ea 89       	ldd	r30, Y+18	; 0x12
 3c0:	fb 89       	ldd	r31, Y+19	; 0x13
 3c2:	80 81       	ld	r24, Z
 3c4:	88 60       	ori	r24, 0x08	; 8
 3c6:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
 3c8:	ea 89       	ldd	r30, Y+18	; 0x12
 3ca:	fb 89       	ldd	r31, Y+19	; 0x13
 3cc:	80 81       	ld	r24, Z
 3ce:	80 68       	ori	r24, 0x80	; 128
 3d0:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
 3d2:	ea 89       	ldd	r30, Y+18	; 0x12
 3d4:	fb 89       	ldd	r31, Y+19	; 0x13
 3d6:	80 81       	ld	r24, Z
 3d8:	8f 7d       	andi	r24, 0xDF	; 223
 3da:	80 83       	st	Z, r24
}
 3dc:	df 91       	pop	r29
 3de:	cf 91       	pop	r28
 3e0:	1f 91       	pop	r17
 3e2:	ff 90       	pop	r15
 3e4:	ef 90       	pop	r14
 3e6:	df 90       	pop	r13
 3e8:	cf 90       	pop	r12
 3ea:	08 95       	ret

000003ec <__vector_20>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
 3ec:	1f 92       	push	r1
 3ee:	0f 92       	push	r0
 3f0:	0f b6       	in	r0, 0x3f	; 63
 3f2:	0f 92       	push	r0
 3f4:	11 24       	eor	r1, r1
 3f6:	0b b6       	in	r0, 0x3b	; 59
 3f8:	0f 92       	push	r0
 3fa:	2f 93       	push	r18
 3fc:	8f 93       	push	r24
 3fe:	9f 93       	push	r25
 400:	ef 93       	push	r30
 402:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
 404:	e0 91 44 01 	lds	r30, 0x0144	; 0x800144 <Serial+0x10>
 408:	f0 91 45 01 	lds	r31, 0x0145	; 0x800145 <Serial+0x11>
 40c:	80 81       	ld	r24, Z
 40e:	e0 91 4a 01 	lds	r30, 0x014A	; 0x80014a <Serial+0x16>
 412:	f0 91 4b 01 	lds	r31, 0x014B	; 0x80014b <Serial+0x17>
 416:	82 fd       	sbrc	r24, 2
 418:	12 c0       	rjmp	.+36     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
 41a:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
 41c:	80 91 4d 01 	lds	r24, 0x014D	; 0x80014d <Serial+0x19>
 420:	8f 5f       	subi	r24, 0xFF	; 255
 422:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
 424:	20 91 4e 01 	lds	r18, 0x014E	; 0x80014e <Serial+0x1a>
 428:	82 17       	cp	r24, r18
 42a:	51 f0       	breq	.+20     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
      _rx_buffer[_rx_buffer_head] = c;
 42c:	e0 91 4d 01 	lds	r30, 0x014D	; 0x80014d <Serial+0x19>
 430:	f0 e0       	ldi	r31, 0x00	; 0
 432:	ec 5c       	subi	r30, 0xCC	; 204
 434:	fe 4f       	sbci	r31, 0xFE	; 254
 436:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
 438:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <Serial+0x19>
 43c:	01 c0       	rjmp	.+2      	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
 43e:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
 440:	ff 91       	pop	r31
 442:	ef 91       	pop	r30
 444:	9f 91       	pop	r25
 446:	8f 91       	pop	r24
 448:	2f 91       	pop	r18
 44a:	0f 90       	pop	r0
 44c:	0b be       	out	0x3b, r0	; 59
 44e:	0f 90       	pop	r0
 450:	0f be       	out	0x3f, r0	; 63
 452:	0f 90       	pop	r0
 454:	1f 90       	pop	r1
 456:	18 95       	reti

00000458 <__vector_21>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
 458:	1f 92       	push	r1
 45a:	0f 92       	push	r0
 45c:	0f b6       	in	r0, 0x3f	; 63
 45e:	0f 92       	push	r0
 460:	11 24       	eor	r1, r1
 462:	0b b6       	in	r0, 0x3b	; 59
 464:	0f 92       	push	r0
 466:	2f 93       	push	r18
 468:	3f 93       	push	r19
 46a:	4f 93       	push	r20
 46c:	5f 93       	push	r21
 46e:	6f 93       	push	r22
 470:	7f 93       	push	r23
 472:	8f 93       	push	r24
 474:	9f 93       	push	r25
 476:	af 93       	push	r26
 478:	bf 93       	push	r27
 47a:	ef 93       	push	r30
 47c:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
 47e:	84 e3       	ldi	r24, 0x34	; 52
 480:	91 e0       	ldi	r25, 0x01	; 1
 482:	c9 de       	rcall	.-622    	; 0x216 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
 484:	ff 91       	pop	r31
 486:	ef 91       	pop	r30
 488:	bf 91       	pop	r27
 48a:	af 91       	pop	r26
 48c:	9f 91       	pop	r25
 48e:	8f 91       	pop	r24
 490:	7f 91       	pop	r23
 492:	6f 91       	pop	r22
 494:	5f 91       	pop	r21
 496:	4f 91       	pop	r20
 498:	3f 91       	pop	r19
 49a:	2f 91       	pop	r18
 49c:	0f 90       	pop	r0
 49e:	0b be       	out	0x3b, r0	; 59
 4a0:	0f 90       	pop	r0
 4a2:	0f be       	out	0x3f, r0	; 63
 4a4:	0f 90       	pop	r0
 4a6:	1f 90       	pop	r1
 4a8:	18 95       	reti

000004aa <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
 4aa:	84 e3       	ldi	r24, 0x34	; 52
 4ac:	91 e0       	ldi	r25, 0x01	; 1
 4ae:	67 de       	rcall	.-818    	; 0x17e <_ZN14HardwareSerial9availableEv>
 4b0:	21 e0       	ldi	r18, 0x01	; 1
 4b2:	89 2b       	or	r24, r25
 4b4:	09 f4       	brne	.+2      	; 0x4b8 <_Z17Serial0_availablev+0xe>
 4b6:	20 e0       	ldi	r18, 0x00	; 0
}
 4b8:	82 2f       	mov	r24, r18
 4ba:	08 95       	ret

000004bc <_GLOBAL__sub_I___vector_20>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 4bc:	e4 e3       	ldi	r30, 0x34	; 52
 4be:	f1 e0       	ldi	r31, 0x01	; 1
 4c0:	13 82       	std	Z+3, r1	; 0x03
 4c2:	12 82       	std	Z+2, r1	; 0x02
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 4c4:	88 ee       	ldi	r24, 0xE8	; 232
 4c6:	93 e0       	ldi	r25, 0x03	; 3
 4c8:	a0 e0       	ldi	r26, 0x00	; 0
 4ca:	b0 e0       	ldi	r27, 0x00	; 0
 4cc:	84 83       	std	Z+4, r24	; 0x04
 4ce:	95 83       	std	Z+5, r25	; 0x05
 4d0:	a6 83       	std	Z+6, r26	; 0x06
 4d2:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
 4d4:	82 e1       	ldi	r24, 0x12	; 18
 4d6:	91 e0       	ldi	r25, 0x01	; 1
 4d8:	91 83       	std	Z+1, r25	; 0x01
 4da:	80 83       	st	Z, r24
 4dc:	85 ec       	ldi	r24, 0xC5	; 197
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	95 87       	std	Z+13, r25	; 0x0d
 4e2:	84 87       	std	Z+12, r24	; 0x0c
 4e4:	84 ec       	ldi	r24, 0xC4	; 196
 4e6:	90 e0       	ldi	r25, 0x00	; 0
 4e8:	97 87       	std	Z+15, r25	; 0x0f
 4ea:	86 87       	std	Z+14, r24	; 0x0e
 4ec:	80 ec       	ldi	r24, 0xC0	; 192
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	91 8b       	std	Z+17, r25	; 0x11
 4f2:	80 8b       	std	Z+16, r24	; 0x10
 4f4:	81 ec       	ldi	r24, 0xC1	; 193
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	93 8b       	std	Z+19, r25	; 0x13
 4fa:	82 8b       	std	Z+18, r24	; 0x12
 4fc:	82 ec       	ldi	r24, 0xC2	; 194
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	95 8b       	std	Z+21, r25	; 0x15
 502:	84 8b       	std	Z+20, r24	; 0x14
 504:	86 ec       	ldi	r24, 0xC6	; 198
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	97 8b       	std	Z+23, r25	; 0x17
 50a:	86 8b       	std	Z+22, r24	; 0x16
 50c:	11 8e       	std	Z+25, r1	; 0x19
 50e:	12 8e       	std	Z+26, r1	; 0x1a
 510:	13 8e       	std	Z+27, r1	; 0x1b
 512:	14 8e       	std	Z+28, r1	; 0x1c
 514:	08 95       	ret

00000516 <initVariant>:
 516:	08 95       	ret

00000518 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
 518:	ad d0       	rcall	.+346    	; 0x674 <init>

	initVariant();
 51a:	fd df       	rcall	.-6      	; 0x516 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
 51c:	e0 dd       	rcall	.-1088   	; 0xde <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
 51e:	cd ee       	ldi	r28, 0xED	; 237
 520:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
 522:	f2 dd       	rcall	.-1052   	; 0x108 <loop>
		if (serialEventRun) serialEventRun();
 524:	20 97       	sbiw	r28, 0x00	; 0
 526:	e9 f3       	breq	.-6      	; 0x522 <main+0xa>
 528:	58 de       	rcall	.-848    	; 0x1da <_Z14serialEventRunv>
 52a:	fb cf       	rjmp	.-10     	; 0x522 <main+0xa>

0000052c <_ZN5Print5writeEPKhj>:
 52c:	cf 92       	push	r12
size_t Print::println(const String &s)
{
  size_t n = print(s);
  n += println();
  return n;
}
 52e:	df 92       	push	r13
 530:	ef 92       	push	r14
 532:	ff 92       	push	r15
 534:	0f 93       	push	r16
 536:	1f 93       	push	r17
 538:	cf 93       	push	r28
 53a:	df 93       	push	r29
 53c:	6c 01       	movw	r12, r24
 53e:	7a 01       	movw	r14, r20
 540:	8b 01       	movw	r16, r22
 542:	c0 e0       	ldi	r28, 0x00	; 0
 544:	d0 e0       	ldi	r29, 0x00	; 0
 546:	ce 15       	cp	r28, r14
 548:	df 05       	cpc	r29, r15
 54a:	81 f0       	breq	.+32     	; 0x56c <_ZN5Print5writeEPKhj+0x40>
 54c:	d8 01       	movw	r26, r16
 54e:	6d 91       	ld	r22, X+
 550:	8d 01       	movw	r16, r26
 552:	d6 01       	movw	r26, r12
 554:	ed 91       	ld	r30, X+
 556:	fc 91       	ld	r31, X
 558:	01 90       	ld	r0, Z+
 55a:	f0 81       	ld	r31, Z
 55c:	e0 2d       	mov	r30, r0
 55e:	c6 01       	movw	r24, r12
 560:	09 95       	icall
 562:	89 2b       	or	r24, r25
 564:	11 f0       	breq	.+4      	; 0x56a <_ZN5Print5writeEPKhj+0x3e>
 566:	21 96       	adiw	r28, 0x01	; 1
 568:	ee cf       	rjmp	.-36     	; 0x546 <_ZN5Print5writeEPKhj+0x1a>
 56a:	7e 01       	movw	r14, r28
 56c:	c7 01       	movw	r24, r14
 56e:	df 91       	pop	r29
 570:	cf 91       	pop	r28
 572:	1f 91       	pop	r17
 574:	0f 91       	pop	r16
 576:	ff 90       	pop	r15
 578:	ef 90       	pop	r14
 57a:	df 90       	pop	r13
 57c:	cf 90       	pop	r12
 57e:	08 95       	ret

00000580 <_ZN5Print5writeEPKc>:
 580:	61 15       	cp	r22, r1
 582:	71 05       	cpc	r23, r1
 584:	79 f0       	breq	.+30     	; 0x5a4 <_ZN5Print5writeEPKc+0x24>
 586:	fb 01       	movw	r30, r22
 588:	01 90       	ld	r0, Z+
 58a:	00 20       	and	r0, r0
 58c:	e9 f7       	brne	.-6      	; 0x588 <_ZN5Print5writeEPKc+0x8>
 58e:	31 97       	sbiw	r30, 0x01	; 1
 590:	af 01       	movw	r20, r30
 592:	46 1b       	sub	r20, r22
 594:	57 0b       	sbc	r21, r23
 596:	dc 01       	movw	r26, r24
 598:	ed 91       	ld	r30, X+
 59a:	fc 91       	ld	r31, X
 59c:	02 80       	ldd	r0, Z+2	; 0x02
 59e:	f3 81       	ldd	r31, Z+3	; 0x03
 5a0:	e0 2d       	mov	r30, r0
 5a2:	09 94       	ijmp
 5a4:	80 e0       	ldi	r24, 0x00	; 0
 5a6:	90 e0       	ldi	r25, 0x00	; 0
 5a8:	08 95       	ret

000005aa <_ZN5Print5printEPKc>:
 5aa:	ea cf       	rjmp	.-44     	; 0x580 <_ZN5Print5writeEPKc>

000005ac <_ZN5Print5printEc>:
 5ac:	dc 01       	movw	r26, r24
 5ae:	ed 91       	ld	r30, X+
 5b0:	fc 91       	ld	r31, X
 5b2:	01 90       	ld	r0, Z+
 5b4:	f0 81       	ld	r31, Z
 5b6:	e0 2d       	mov	r30, r0
 5b8:	09 94       	ijmp

000005ba <_ZN5Print7printlnEv>:
 5ba:	6e e1       	ldi	r22, 0x1E	; 30
 5bc:	71 e0       	ldi	r23, 0x01	; 1
 5be:	e0 cf       	rjmp	.-64     	; 0x580 <_ZN5Print5writeEPKc>

000005c0 <_ZN5Print7printlnEPKc>:

size_t Print::println(const char c[])
{
 5c0:	0f 93       	push	r16
 5c2:	1f 93       	push	r17
 5c4:	cf 93       	push	r28
 5c6:	df 93       	push	r29
 5c8:	ec 01       	movw	r28, r24
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
 5ca:	da df       	rcall	.-76     	; 0x580 <_ZN5Print5writeEPKc>
 5cc:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
 5ce:	ce 01       	movw	r24, r28
 5d0:	f4 df       	rcall	.-24     	; 0x5ba <_ZN5Print7printlnEv>
  return n;
}
 5d2:	80 0f       	add	r24, r16
 5d4:	91 1f       	adc	r25, r17
 5d6:	df 91       	pop	r29
 5d8:	cf 91       	pop	r28
 5da:	1f 91       	pop	r17
 5dc:	0f 91       	pop	r16
 5de:	08 95       	ret

000005e0 <__vector_18>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
 5e0:	1f 92       	push	r1
 5e2:	0f 92       	push	r0
 5e4:	0f b6       	in	r0, 0x3f	; 63
 5e6:	0f 92       	push	r0
 5e8:	11 24       	eor	r1, r1
 5ea:	2f 93       	push	r18
 5ec:	3f 93       	push	r19
 5ee:	8f 93       	push	r24
 5f0:	9f 93       	push	r25
 5f2:	af 93       	push	r26
 5f4:	bf 93       	push	r27
 5f6:	80 91 d2 01 	lds	r24, 0x01D2	; 0x8001d2 <timer0_millis>
 5fa:	90 91 d3 01 	lds	r25, 0x01D3	; 0x8001d3 <timer0_millis+0x1>
 5fe:	a0 91 d4 01 	lds	r26, 0x01D4	; 0x8001d4 <timer0_millis+0x2>
 602:	b0 91 d5 01 	lds	r27, 0x01D5	; 0x8001d5 <timer0_millis+0x3>
 606:	30 91 d1 01 	lds	r19, 0x01D1	; 0x8001d1 <timer0_fract>
 60a:	23 e0       	ldi	r18, 0x03	; 3
 60c:	23 0f       	add	r18, r19
 60e:	2d 37       	cpi	r18, 0x7D	; 125
 610:	20 f4       	brcc	.+8      	; 0x61a <__vector_18+0x3a>
 612:	01 96       	adiw	r24, 0x01	; 1
 614:	a1 1d       	adc	r26, r1
 616:	b1 1d       	adc	r27, r1
 618:	05 c0       	rjmp	.+10     	; 0x624 <__vector_18+0x44>
 61a:	26 e8       	ldi	r18, 0x86	; 134
 61c:	23 0f       	add	r18, r19
 61e:	02 96       	adiw	r24, 0x02	; 2
 620:	a1 1d       	adc	r26, r1
 622:	b1 1d       	adc	r27, r1
 624:	20 93 d1 01 	sts	0x01D1, r18	; 0x8001d1 <timer0_fract>
 628:	80 93 d2 01 	sts	0x01D2, r24	; 0x8001d2 <timer0_millis>
 62c:	90 93 d3 01 	sts	0x01D3, r25	; 0x8001d3 <timer0_millis+0x1>
 630:	a0 93 d4 01 	sts	0x01D4, r26	; 0x8001d4 <timer0_millis+0x2>
 634:	b0 93 d5 01 	sts	0x01D5, r27	; 0x8001d5 <timer0_millis+0x3>
 638:	80 91 d6 01 	lds	r24, 0x01D6	; 0x8001d6 <timer0_overflow_count>
 63c:	90 91 d7 01 	lds	r25, 0x01D7	; 0x8001d7 <timer0_overflow_count+0x1>
 640:	a0 91 d8 01 	lds	r26, 0x01D8	; 0x8001d8 <timer0_overflow_count+0x2>
 644:	b0 91 d9 01 	lds	r27, 0x01D9	; 0x8001d9 <timer0_overflow_count+0x3>
 648:	01 96       	adiw	r24, 0x01	; 1
 64a:	a1 1d       	adc	r26, r1
 64c:	b1 1d       	adc	r27, r1
 64e:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <timer0_overflow_count>
 652:	90 93 d7 01 	sts	0x01D7, r25	; 0x8001d7 <timer0_overflow_count+0x1>
 656:	a0 93 d8 01 	sts	0x01D8, r26	; 0x8001d8 <timer0_overflow_count+0x2>
 65a:	b0 93 d9 01 	sts	0x01D9, r27	; 0x8001d9 <timer0_overflow_count+0x3>
 65e:	bf 91       	pop	r27
 660:	af 91       	pop	r26
 662:	9f 91       	pop	r25
 664:	8f 91       	pop	r24
 666:	3f 91       	pop	r19
 668:	2f 91       	pop	r18
 66a:	0f 90       	pop	r0
 66c:	0f be       	out	0x3f, r0	; 63
 66e:	0f 90       	pop	r0
 670:	1f 90       	pop	r1
 672:	18 95       	reti

00000674 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
 674:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
 676:	84 b5       	in	r24, 0x24	; 36
 678:	82 60       	ori	r24, 0x02	; 2
 67a:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
 67c:	84 b5       	in	r24, 0x24	; 36
 67e:	81 60       	ori	r24, 0x01	; 1
 680:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
 682:	85 b5       	in	r24, 0x25	; 37
 684:	82 60       	ori	r24, 0x02	; 2
 686:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
 688:	85 b5       	in	r24, 0x25	; 37
 68a:	81 60       	ori	r24, 0x01	; 1
 68c:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
 68e:	ee e6       	ldi	r30, 0x6E	; 110
 690:	f0 e0       	ldi	r31, 0x00	; 0
 692:	80 81       	ld	r24, Z
 694:	81 60       	ori	r24, 0x01	; 1
 696:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
 698:	e1 e8       	ldi	r30, 0x81	; 129
 69a:	f0 e0       	ldi	r31, 0x00	; 0
 69c:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
 69e:	80 81       	ld	r24, Z
 6a0:	82 60       	ori	r24, 0x02	; 2
 6a2:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
 6a4:	80 81       	ld	r24, Z
 6a6:	81 60       	ori	r24, 0x01	; 1
 6a8:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
 6aa:	e0 e8       	ldi	r30, 0x80	; 128
 6ac:	f0 e0       	ldi	r31, 0x00	; 0
 6ae:	80 81       	ld	r24, Z
 6b0:	81 60       	ori	r24, 0x01	; 1
 6b2:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
 6b4:	e1 eb       	ldi	r30, 0xB1	; 177
 6b6:	f0 e0       	ldi	r31, 0x00	; 0
 6b8:	80 81       	ld	r24, Z
 6ba:	84 60       	ori	r24, 0x04	; 4
 6bc:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
 6be:	e0 eb       	ldi	r30, 0xB0	; 176
 6c0:	f0 e0       	ldi	r31, 0x00	; 0
 6c2:	80 81       	ld	r24, Z
 6c4:	81 60       	ori	r24, 0x01	; 1
 6c6:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
 6c8:	e1 e9       	ldi	r30, 0x91	; 145
 6ca:	f0 e0       	ldi	r31, 0x00	; 0
 6cc:	80 81       	ld	r24, Z
 6ce:	82 60       	ori	r24, 0x02	; 2
 6d0:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
 6d2:	80 81       	ld	r24, Z
 6d4:	81 60       	ori	r24, 0x01	; 1
 6d6:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
 6d8:	e0 e9       	ldi	r30, 0x90	; 144
 6da:	f0 e0       	ldi	r31, 0x00	; 0
 6dc:	80 81       	ld	r24, Z
 6de:	81 60       	ori	r24, 0x01	; 1
 6e0:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
 6e2:	ea e7       	ldi	r30, 0x7A	; 122
 6e4:	f0 e0       	ldi	r31, 0x00	; 0
 6e6:	80 81       	ld	r24, Z
 6e8:	84 60       	ori	r24, 0x04	; 4
 6ea:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
 6ec:	80 81       	ld	r24, Z
 6ee:	82 60       	ori	r24, 0x02	; 2
 6f0:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
 6f2:	80 81       	ld	r24, Z
 6f4:	81 60       	ori	r24, 0x01	; 1
 6f6:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
 6f8:	80 81       	ld	r24, Z
 6fa:	80 68       	ori	r24, 0x80	; 128
 6fc:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
 6fe:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 702:	08 95       	ret

00000704 <__udivmodsi4>:
 704:	a1 e2       	ldi	r26, 0x21	; 33
 706:	1a 2e       	mov	r1, r26
 708:	aa 1b       	sub	r26, r26
 70a:	bb 1b       	sub	r27, r27
 70c:	fd 01       	movw	r30, r26
 70e:	0d c0       	rjmp	.+26     	; 0x72a <__udivmodsi4_ep>

00000710 <__udivmodsi4_loop>:
 710:	aa 1f       	adc	r26, r26
 712:	bb 1f       	adc	r27, r27
 714:	ee 1f       	adc	r30, r30
 716:	ff 1f       	adc	r31, r31
 718:	a2 17       	cp	r26, r18
 71a:	b3 07       	cpc	r27, r19
 71c:	e4 07       	cpc	r30, r20
 71e:	f5 07       	cpc	r31, r21
 720:	20 f0       	brcs	.+8      	; 0x72a <__udivmodsi4_ep>
 722:	a2 1b       	sub	r26, r18
 724:	b3 0b       	sbc	r27, r19
 726:	e4 0b       	sbc	r30, r20
 728:	f5 0b       	sbc	r31, r21

0000072a <__udivmodsi4_ep>:
 72a:	66 1f       	adc	r22, r22
 72c:	77 1f       	adc	r23, r23
 72e:	88 1f       	adc	r24, r24
 730:	99 1f       	adc	r25, r25
 732:	1a 94       	dec	r1
 734:	69 f7       	brne	.-38     	; 0x710 <__udivmodsi4_loop>
 736:	60 95       	com	r22
 738:	70 95       	com	r23
 73a:	80 95       	com	r24
 73c:	90 95       	com	r25
 73e:	9b 01       	movw	r18, r22
 740:	ac 01       	movw	r20, r24
 742:	bd 01       	movw	r22, r26
 744:	cf 01       	movw	r24, r30
 746:	08 95       	ret

00000748 <__tablejump2__>:
 748:	ee 0f       	add	r30, r30
 74a:	ff 1f       	adc	r31, r31
 74c:	00 24       	eor	r0, r0
 74e:	00 1c       	adc	r0, r0
 750:	0b be       	out	0x3b, r0	; 59
 752:	07 90       	elpm	r0, Z+
 754:	f6 91       	elpm	r31, Z
 756:	e0 2d       	mov	r30, r0
 758:	09 94       	ijmp

0000075a <_exit>:
 75a:	f8 94       	cli

0000075c <__stop_program>:
 75c:	ff cf       	rjmp	.-2      	; 0x75c <__stop_program>
