digraph G {
ranksep="1.3";
subgraph cluster_root {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="root \n: Root";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;1000000000&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000";
subgraph cluster_board {
color="#000000";
fillcolor="#e4e7eb";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="board \n: SimpleBoard";
shape=box;
style="rounded, filled";
tooltip="auto_unlink_shared_backstore&#61;false&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;true&#10;\init_param&#61;0&#10;\m5ops_base&#61;4294967296&#10;\mem_mode&#61;atomic_noncaching&#10;\mem_ranges&#61;0:4294967296&#10;\memories&#61;board.memory.mem_ctrl.dram&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;&#10;\shadow_rom_ranges&#61;&#10;\shared_backstore&#61;&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;-1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;-1&#10;\workload&#61;board.workload";
board_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=box, style="rounded, filled"];
subgraph cluster_board_dvfs_handler {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dvfs_handler \n: DVFSHandler";
shape=box;
style="rounded, filled";
tooltip="domains&#61;&#10;\enable&#61;false&#10;\eventq_index&#61;0&#10;\sys_clk_domain&#61;board.clk_domain&#10;\transition_latency&#61;100000000";
}

subgraph cluster_board_clk_domain {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: SrcClockDomain";
shape=box;
style="rounded, filled";
tooltip="clock&#61;333&#10;\domain_id&#61;-1&#10;\eventq_index&#61;0&#10;\init_perf_level&#61;0&#10;\voltage_domain&#61;board.clk_domain.voltage_domain";
subgraph cluster_board_clk_domain_voltage_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="voltage_domain \n: VoltageDomain";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\voltage&#61;1.0";
}

}

subgraph cluster_board_processor {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="processor \n: CustomSwitchableProcessor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_start {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="start \n: BaseCPUCore";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_start_core {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="core \n: X86KvmCPU";
shape=box;
style="rounded, filled";
tooltip="alwaysSyncTC&#61;false&#10;\checker&#61;Null&#10;\clk_domain&#61;board.clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;board.processor.start.core.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\hostFactor&#61;1.0&#10;\hostFreq&#61;500&#10;\interrupts&#61;board.processor.start.core.interrupts&#10;\isa&#61;board.processor.start.core.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;1645800000000&#10;\mmu&#61;board.processor.start.core.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;board&#10;\tracer&#61;board.processor.start.core.tracer&#10;\useCoalescedMMIO&#61;false&#10;\usePerf&#61;true&#10;\usePerfOverflow&#61;false&#10;\useXSave&#61;true&#10;\workload&#61;board.processor.start.core.workload";
board_processor_start_core_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=box, style="rounded, filled"];
board_processor_start_core_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;board.processor.start.core.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;board.processor.start.core.mmu.itb";
subgraph cluster_board_processor_start_core_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.start.core.mmu.itb.walker";
subgraph cluster_board_processor_start_core_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.mmu.itb.walker.power_state&#10;\system&#61;board";
board_processor_start_core_mmu_itb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_processor_start_core_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.start.core.mmu.dtb.walker";
subgraph cluster_board_processor_start_core_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.start.core.mmu.dtb.walker.power_state&#10;\system&#61;board";
board_processor_start_core_mmu_dtb_walker_port [color="#000000", fillcolor="#6a6863", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_processor_start_core_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;board.processor.start.core.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_board_processor_start_core_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_board_processor_start_core_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_board_processor_start_core_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=box;
style="rounded, filled";
tooltip="APMInfo&#61;2147483672 1752462657 1769238117 1145913699&#10;\CacheParams&#61;0 0 0 0&#10;\ExtendedFeatures&#61;0 25165824 0 0&#10;\ExtendedState&#61;0 0 0 0 0 0 0 0&#10;\FamilyModelStepping&#61;134993 2053 4024171519 521&#10;\FamilyModelSteppingBrandFeatures&#61;134993 1029 3956538367 131073&#10;\L1CacheAndTLB&#61;4278779656 4280352544 1073873216 1073873216&#10;\L2L3CacheAndL2TLB&#61;0 1107313152 0 67141952&#10;\LongModeAddressSize&#61;12336 0 0 0&#10;\eventq_index&#61;0&#10;\name_string&#61;Fake gem5 x86_64 CPU&#10;\vendor_string&#61;HygonGenuine";
}

subgraph cluster_board_processor_start_core_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: X86Decoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;board.processor.start.core.isa";
}

subgraph cluster_board_processor_start_core_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: Process";
shape=box;
style="rounded, filled";
tooltip="cmd&#61;namd_base.gcc44-64bit --input namd.input --iterations 38&#10;\cwd&#61;/home/yashas/SPEC_binaries/benchspec/CPU2006/444.namd/exe&#10;\drivers&#61;&#10;\egid&#61;100&#10;\env&#61;&#10;\errout&#61;cerr&#10;\euid&#61;100&#10;\eventq_index&#61;0&#10;\executable&#61;namd_base.gcc44-64bit&#10;\gid&#61;100&#10;\input&#61;cin&#10;\kvmInSE&#61;true&#10;\maxStackSize&#61;67108864&#10;\output&#61;cout&#10;\pgid&#61;100&#10;\pid&#61;100&#10;\ppid&#61;0&#10;\release&#61;5.1.0&#10;\simpoint&#61;0&#10;\system&#61;board&#10;\uid&#61;100&#10;\useArchPT&#61;true";
}

subgraph cluster_board_processor_start_core_interrupts {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="interrupts \n: X86LocalApic";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.processor.start.core.interrupts.clk_domain&#10;\eventq_index&#61;0&#10;\int_latency&#61;1000&#10;\pio_latency&#61;100000&#10;\system&#61;board";
board_processor_start_core_interrupts_int_requestor [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_requestor, shape=box, style="rounded, filled"];
board_processor_start_core_interrupts_int_responder [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_responder, shape=box, style="rounded, filled"];
board_processor_start_core_interrupts_pio [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_processor_start_core_interrupts_clk_domain {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="clk_domain \n: DerivedClockDomain";
shape=box;
style="rounded, filled";
tooltip="clk_divider&#61;16&#10;\clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0";
}

}

}

}

subgraph cluster_board_processor_switch1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch1 \n: BaseCPUCore";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_switch1_core {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="core \n: X86TimingSimpleCPU";
shape=box;
style="rounded, filled";
tooltip="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;board.clk_domain&#10;\cpu_id&#61;0&#10;\decoder&#61;board.processor.switch1.core.decoder&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;&#10;\isa&#61;board.processor.switch1.core.isa&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;200000000&#10;\mmu&#61;board.processor.switch1.core.mmu&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch1.core.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;board&#10;\tracer&#61;board.processor.switch1.core.tracer&#10;\workload&#61;board.processor.start.core.workload";
subgraph cluster_board_processor_switch1_core_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;board.processor.switch1.core.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;board.processor.switch1.core.mmu.itb";
subgraph cluster_board_processor_switch1_core_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch1.core.mmu.itb.walker";
subgraph cluster_board_processor_switch1_core_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch1.core.mmu.itb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch1_core_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_processor_switch1_core_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch1.core.mmu.dtb.walker";
subgraph cluster_board_processor_switch1_core_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch1.core.mmu.dtb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch1_core_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_processor_switch1_core_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;board.processor.switch1.core.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_board_processor_switch1_core_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_board_processor_switch1_core_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_board_processor_switch1_core_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=box;
style="rounded, filled";
tooltip="APMInfo&#61;2147483672 1752462657 1769238117 1145913699&#10;\CacheParams&#61;0 0 0 0&#10;\ExtendedFeatures&#61;0 25165824 0 0&#10;\ExtendedState&#61;0 0 0 0 0 0 0 0&#10;\FamilyModelStepping&#61;134993 2053 4024171519 521&#10;\FamilyModelSteppingBrandFeatures&#61;134993 1029 3956538367 131073&#10;\L1CacheAndTLB&#61;4278779656 4280352544 1073873216 1073873216&#10;\L2L3CacheAndL2TLB&#61;0 1107313152 0 67141952&#10;\LongModeAddressSize&#61;12336 0 0 0&#10;\eventq_index&#61;0&#10;\name_string&#61;Fake gem5 x86_64 CPU&#10;\vendor_string&#61;HygonGenuine";
}

subgraph cluster_board_processor_switch1_core_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: X86Decoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;board.processor.switch1.core.isa";
}

}

}

subgraph cluster_board_processor_switch2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="switch2 \n: BaseCPUCore";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_processor_switch2_core {
color="#000000";
fillcolor="#bbc6d9";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="core \n: X86_O3_Custom";
shape=box;
style="rounded, filled";
tooltip="LFSTSize&#61;1024&#10;\LQEntries&#61;32&#10;\LSQCheckLoads&#61;true&#10;\LSQDepCheckShift&#61;4&#10;\SQEntries&#61;32&#10;\SSITSize&#61;1024&#10;\activity&#61;0&#10;\backComSize&#61;5&#10;\branchPred&#61;board.processor.switch2.core.branchPred&#10;\cacheLoadPorts&#61;200&#10;\cacheStorePorts&#61;200&#10;\checker&#61;Null&#10;\clk_domain&#61;board.clk_domain&#10;\commitToDecodeDelay&#61;1&#10;\commitToFetchDelay&#61;1&#10;\commitToIEWDelay&#61;1&#10;\commitToRenameDelay&#61;1&#10;\commitWidth&#61;2&#10;\cpu_id&#61;0&#10;\decodeToFetchDelay&#61;1&#10;\decodeToRenameDelay&#61;1&#10;\decodeWidth&#61;2&#10;\decoder&#61;board.processor.switch2.core.decoder&#10;\dispatchWidth&#61;8&#10;\do_checkpoint_insts&#61;true&#10;\do_statistics_insts&#61;true&#10;\eventq_index&#61;0&#10;\fetchBufferSize&#61;64&#10;\fetchQueueSize&#61;32&#10;\fetchToDecodeDelay&#61;1&#10;\fetchTrapLatency&#61;1&#10;\fetchWidth&#61;2&#10;\forwardComSize&#61;5&#10;\fuPool&#61;board.processor.switch2.core.fuPool&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\iewToCommitDelay&#61;1&#10;\iewToDecodeDelay&#61;1&#10;\iewToFetchDelay&#61;1&#10;\iewToRenameDelay&#61;1&#10;\interrupts&#61;&#10;\isa&#61;board.processor.switch2.core.isa&#10;\issueToExecuteDelay&#61;1&#10;\issueWidth&#61;2&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;50000000&#10;\mmu&#61;board.processor.switch2.core.mmu&#10;\needsTSO&#61;true&#10;\numIQEntries&#61;64&#10;\numPhysCCRegs&#61;1280&#10;\numPhysFloatRegs&#61;256&#10;\numPhysIntRegs&#61;256&#10;\numPhysMatRegs&#61;2&#10;\numPhysVecPredRegs&#61;32&#10;\numPhysVecRegs&#61;256&#10;\numROBEntries&#61;192&#10;\numRobs&#61;1&#10;\numThreads&#61;1&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch2.core.power_state&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\renameToDecodeDelay&#61;1&#10;\renameToFetchDelay&#61;1&#10;\renameToIEWDelay&#61;2&#10;\renameToROBDelay&#61;1&#10;\renameWidth&#61;8&#10;\simpoint_start_insts&#61;&#10;\smtCommitPolicy&#61;RoundRobin&#10;\smtFetchPolicy&#61;RoundRobin&#10;\smtIQPolicy&#61;Partitioned&#10;\smtIQThreshold&#61;100&#10;\smtLSQPolicy&#61;Partitioned&#10;\smtLSQThreshold&#61;100&#10;\smtNumFetchingThreads&#61;1&#10;\smtROBPolicy&#61;Partitioned&#10;\smtROBThreshold&#61;100&#10;\socket_id&#61;0&#10;\squashWidth&#61;8&#10;\store_set_clear_period&#61;250000&#10;\switched_out&#61;true&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;board&#10;\tracer&#61;board.processor.switch2.core.tracer&#10;\trapLatency&#61;13&#10;\wbWidth&#61;8&#10;\workload&#61;board.processor.start.core.workload";
subgraph cluster_board_processor_switch2_core_branchPred {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="branchPred \n: TAGE_SC_L_64KB";
shape=box;
style="rounded, filled";
tooltip="btb&#61;board.processor.switch2.core.branchPred.btb&#10;\eventq_index&#61;0&#10;\indirectBranchPred&#61;board.processor.switch2.core.branchPred.indirectBranchPred&#10;\instShiftAmt&#61;2&#10;\loop_predictor&#61;board.processor.switch2.core.branchPred.loop_predictor&#10;\numThreads&#61;1&#10;\ras&#61;board.processor.switch2.core.branchPred.ras&#10;\requiresBTBHit&#61;false&#10;\statistical_corrector&#61;board.processor.switch2.core.branchPred.statistical_corrector&#10;\tage&#61;board.processor.switch2.core.branchPred.tage";
subgraph cluster_board_processor_switch2_core_branchPred_tage {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tage \n: TAGE_SC_L_TAGE_64KB";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\firstLongTagTable&#61;13&#10;\histBufferSize&#61;2097152&#10;\initialTCounterValue&#61;512&#10;\instShiftAmt&#61;2&#10;\logRatioBiModalHystEntries&#61;2&#10;\logTagTableSize&#61;10&#10;\logTagTableSizes&#61;13&#10;\logUResetPeriod&#61;10&#10;\longTagsSize&#61;12&#10;\longTagsTageFactor&#61;20&#10;\maxHist&#61;3000&#10;\maxNumAlloc&#61;2&#10;\minHist&#61;6&#10;\nHistoryTables&#61;36&#10;\noSkip&#61;false false true false false false true false false true true true true true true true true true true true true true true false true false true false true false false false true false false false true&#10;\numThreads&#61;1&#10;\numUseAltOnNa&#61;16&#10;\pathHistBits&#61;27&#10;\shortTagsSize&#61;8&#10;\shortTagsTageFactor&#61;10&#10;\speculativeHistUpdate&#61;false&#10;\tagTableCounterBits&#61;3&#10;\tagTableTagWidths&#61;0&#10;\tagTableUBits&#61;1&#10;\truncatePathHist&#61;true&#10;\useAltOnNaBits&#61;5";
}

subgraph cluster_board_processor_switch2_core_branchPred_loop_predictor {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="loop_predictor \n: TAGE_SC_L_64KB_LoopPredictor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\initialLoopAge&#61;7&#10;\initialLoopIter&#61;0&#10;\logLoopTableAssoc&#61;2&#10;\logSizeLoopPred&#61;5&#10;\loopTableAgeBits&#61;4&#10;\loopTableConfidenceBits&#61;4&#10;\loopTableIterBits&#61;10&#10;\loopTableTagBits&#61;10&#10;\optionalAgeReset&#61;false&#10;\restrictAllocation&#61;true&#10;\useDirectionBit&#61;true&#10;\useHashing&#61;true&#10;\useSpeculation&#61;false&#10;\withLoopBits&#61;7";
}

subgraph cluster_board_processor_switch2_core_branchPred_statistical_corrector {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="statistical_corrector \n: TAGE_SC_L_64KB_StatisticalCorrector";
shape=box;
style="rounded, filled";
tooltip="bwWeightInitValue&#61;7&#10;\bwm&#61;40 24 10&#10;\bwnb&#61;3&#10;\chooserConfWidth&#61;7&#10;\eventq_index&#61;0&#10;\extraWeightsWidth&#61;6&#10;\iWeightInitValue&#61;7&#10;\im&#61;8&#10;\imm&#61;10 4&#10;\imnb&#61;2&#10;\inb&#61;1&#10;\initialUpdateThresholdValue&#61;0&#10;\lWeightInitValue&#61;7&#10;\lm&#61;11 6 3&#10;\lnb&#61;3&#10;\logBias&#61;8&#10;\logBwnb&#61;10&#10;\logImnb&#61;9&#10;\logInb&#61;8&#10;\logLnb&#61;10&#10;\logPnb&#61;9&#10;\logSizeUp&#61;6&#10;\logSnb&#61;9&#10;\logTnb&#61;10&#10;\numEntriesFirstLocalHistories&#61;256&#10;\numEntriesSecondLocalHistories&#61;16&#10;\numEntriesThirdLocalHistories&#61;16&#10;\pUpdateThresholdWidth&#61;8&#10;\pm&#61;25 16 9&#10;\pnb&#61;3&#10;\scCountersWidth&#61;6&#10;\sm&#61;16 11 6&#10;\snb&#61;3&#10;\tm&#61;9 4&#10;\tnb&#61;2&#10;\updateThresholdWidth&#61;12";
}

subgraph cluster_board_processor_switch2_core_branchPred_btb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="btb \n: SimpleBTB";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\instShiftAmt&#61;2&#10;\numEntries&#61;4096&#10;\numThreads&#61;1&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch2.core.branchPred.btb.power_state&#10;\tagBits&#61;16";
subgraph cluster_board_processor_switch2_core_branchPred_btb_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph cluster_board_processor_switch2_core_branchPred_indirectBranchPred {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indirectBranchPred \n: SimpleIndirectPredictor";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\indirectGHRBits&#61;13&#10;\indirectHashGHR&#61;true&#10;\indirectHashTargets&#61;true&#10;\indirectPathLength&#61;3&#10;\indirectSets&#61;256&#10;\indirectTagSize&#61;16&#10;\indirectWays&#61;2&#10;\instShiftAmt&#61;2&#10;\numThreads&#61;1&#10;\speculativePathLength&#61;256";
}

subgraph cluster_board_processor_switch2_core_branchPred_ras {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="ras \n: ReturnAddrStack";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\numEntries&#61;32&#10;\numThreads&#61;1";
}

}

subgraph cluster_board_processor_switch2_core_mmu {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mmu \n: X86MMU";
shape=box;
style="rounded, filled";
tooltip="dtb&#61;board.processor.switch2.core.mmu.dtb&#10;\eventq_index&#61;0&#10;\itb&#61;board.processor.switch2.core.mmu.itb";
subgraph cluster_board_processor_switch2_core_mmu_itb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="itb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;instruction&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch2.core.mmu.itb.walker";
subgraph cluster_board_processor_switch2_core_mmu_itb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch2.core.mmu.itb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch2_core_mmu_itb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_processor_switch2_core_mmu_dtb {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dtb \n: X86TLB";
shape=box;
style="rounded, filled";
tooltip="entry_type&#61;data&#10;\eventq_index&#61;0&#10;\next_level&#61;Null&#10;\size&#61;64&#10;\system&#61;board&#10;\walker&#61;board.processor.switch2.core.mmu.dtb.walker";
subgraph cluster_board_processor_switch2_core_mmu_dtb_walker {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="walker \n: X86PagetableWalker";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\num_squash_per_cycle&#61;4&#10;\power_model&#61;&#10;\power_state&#61;board.processor.switch2.core.mmu.dtb.walker.power_state&#10;\system&#61;board";
subgraph cluster_board_processor_switch2_core_mmu_dtb_walker_power_state {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_processor_switch2_core_fuPool {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="fuPool \n: DefaultX86FUPool";
shape=box;
style="rounded, filled";
tooltip="FUList&#61;board.processor.switch2.core.fuPool.FUList0 board.processor.switch2.core.fuPool.FUList1 board.processor.switch2.core.fuPool.FUList2 board.processor.switch2.core.fuPool.FUList3 board.processor.switch2.core.fuPool.FUList4 board.processor.switch2.core.fuPool.FUList5 board.processor.switch2.core.fuPool.FUList6 board.processor.switch2.core.fuPool.FUList7 board.processor.switch2.core.fuPool.FUList8 board.processor.switch2.core.fuPool.FUList9&#10;\eventq_index&#61;0";
subgraph cluster_board_processor_switch2_core_fuPool_FUList0 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList0 \n: IntALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;6&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList0.opList";
subgraph cluster_board_processor_switch2_core_fuPool_FUList0_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList1 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList1 \n: X86IntMultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList1.opList0 board.processor.switch2.core.fuPool.FUList1.opList1";
subgraph cluster_board_processor_switch2_core_fuPool_FUList1_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntMult&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList1_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IntDiv&#10;\opLat&#61;1&#10;\pipelined&#61;false";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList2 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList2 \n: FP_ALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList2.opList0 board.processor.switch2.core.fuPool.FUList2.opList1 board.processor.switch2.core.fuPool.FUList2.opList2";
subgraph cluster_board_processor_switch2_core_fuPool_FUList2_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatAdd&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList2_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCmp&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList2_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatCvt&#10;\opLat&#61;2&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList3 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList3 \n: FP_MultDiv";
shape=box;
style="rounded, filled";
tooltip="count&#61;2&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList3.opList0 board.processor.switch2.core.fuPool.FUList3.opList1 board.processor.switch2.core.fuPool.FUList3.opList2 board.processor.switch2.core.fuPool.FUList3.opList3 board.processor.switch2.core.fuPool.FUList3.opList4";
subgraph cluster_board_processor_switch2_core_fuPool_FUList3_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMult&#10;\opLat&#61;4&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList3_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMultAcc&#10;\opLat&#61;5&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList3_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMisc&#10;\opLat&#61;3&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList3_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatDiv&#10;\opLat&#61;12&#10;\pipelined&#61;false";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList3_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatSqrt&#10;\opLat&#61;24&#10;\pipelined&#61;false";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList4 \n: ReadPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList4.opList0 board.processor.switch2.core.fuPool.FUList4.opList1 board.processor.switch2.core.fuPool.FUList4.opList2 board.processor.switch2.core.fuPool.FUList4.opList3 board.processor.switch2.core.fuPool.FUList4.opList4 board.processor.switch2.core.fuPool.FUList4.opList5 board.processor.switch2.core.fuPool.FUList4.opList6 board.processor.switch2.core.fuPool.FUList4.opList7";
subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList5 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList5 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList6 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList6 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideFaultOnlyFirstLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList4_opList7 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList7 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList5 \n: SIMD_Unit";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList5.opList00 board.processor.switch2.core.fuPool.FUList5.opList01 board.processor.switch2.core.fuPool.FUList5.opList02 board.processor.switch2.core.fuPool.FUList5.opList03 board.processor.switch2.core.fuPool.FUList5.opList04 board.processor.switch2.core.fuPool.FUList5.opList05 board.processor.switch2.core.fuPool.FUList5.opList06 board.processor.switch2.core.fuPool.FUList5.opList07 board.processor.switch2.core.fuPool.FUList5.opList08 board.processor.switch2.core.fuPool.FUList5.opList09 board.processor.switch2.core.fuPool.FUList5.opList10 board.processor.switch2.core.fuPool.FUList5.opList11 board.processor.switch2.core.fuPool.FUList5.opList12 board.processor.switch2.core.fuPool.FUList5.opList13 board.processor.switch2.core.fuPool.FUList5.opList14 board.processor.switch2.core.fuPool.FUList5.opList15 board.processor.switch2.core.fuPool.FUList5.opList16 board.processor.switch2.core.fuPool.FUList5.opList17 board.processor.switch2.core.fuPool.FUList5.opList18 board.processor.switch2.core.fuPool.FUList5.opList19 board.processor.switch2.core.fuPool.FUList5.opList20 board.processor.switch2.core.fuPool.FUList5.opList21 board.processor.switch2.core.fuPool.FUList5.opList22 board.processor.switch2.core.fuPool.FUList5.opList23 board.processor.switch2.core.fuPool.FUList5.opList24 board.processor.switch2.core.fuPool.FUList5.opList25 board.processor.switch2.core.fuPool.FUList5.opList26 board.processor.switch2.core.fuPool.FUList5.opList27 board.processor.switch2.core.fuPool.FUList5.opList28 board.processor.switch2.core.fuPool.FUList5.opList29 board.processor.switch2.core.fuPool.FUList5.opList30";
subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAddAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShift&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdShiftAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList15 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList15 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList16 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList16 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatCvt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList17 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList17 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatDiv&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList18 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList18 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMisc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList19 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList19 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMult&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList20 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList20 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList21 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList21 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatMatMultAcc&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList22 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList22 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatSqrt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList23 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList23 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList24 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList24 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList25 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList25 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList26 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList26 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceAdd&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList27 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList27 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatReduceCmp&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList28 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList28 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdExt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList29 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList29 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdFloatExt&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList5_opList30 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList30 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdConfig&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList6 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList6 \n: PredALU";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList6.opList";
subgraph cluster_board_processor_switch2_core_fuPool_FUList6_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdPredAlu&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList7 \n: WritePort";
shape=box;
style="rounded, filled";
tooltip="count&#61;0&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList7.opList0 board.processor.switch2.core.fuPool.FUList7.opList1 board.processor.switch2.core.fuPool.FUList7.opList2 board.processor.switch2.core.fuPool.FUList7.opList3 board.processor.switch2.core.fuPool.FUList7.opList4 board.processor.switch2.core.fuPool.FUList7.opList5 board.processor.switch2.core.fuPool.FUList7.opList6";
subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList0 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList0 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList1 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList1 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList2 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList2 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList3 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList3 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList4 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList4 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList5 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList5 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList7_opList6 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList6 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList8 \n: RdWrPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;4&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList8.opList00 board.processor.switch2.core.fuPool.FUList8.opList01 board.processor.switch2.core.fuPool.FUList8.opList02 board.processor.switch2.core.fuPool.FUList8.opList03 board.processor.switch2.core.fuPool.FUList8.opList04 board.processor.switch2.core.fuPool.FUList8.opList05 board.processor.switch2.core.fuPool.FUList8.opList06 board.processor.switch2.core.fuPool.FUList8.opList07 board.processor.switch2.core.fuPool.FUList8.opList08 board.processor.switch2.core.fuPool.FUList8.opList09 board.processor.switch2.core.fuPool.FUList8.opList10 board.processor.switch2.core.fuPool.FUList8.opList11 board.processor.switch2.core.fuPool.FUList8.opList12 board.processor.switch2.core.fuPool.FUList8.opList13 board.processor.switch2.core.fuPool.FUList8.opList14";
subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList00 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList00 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList01 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList01 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;MemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList02 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList02 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemRead&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList03 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList03 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;FloatMemWrite&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList04 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList04 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList05 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList05 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList06 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList06 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList07 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList07 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideMaskStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList08 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList08 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList09 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList09 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdStridedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList10 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList10 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList11 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList11 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdIndexedStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList12 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList12 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdUnitStrideFaultOnlyFirstLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList13 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList13 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterLoad&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

subgraph cluster_board_processor_switch2_core_fuPool_FUList8_opList14 {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList14 \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;SimdWholeRegisterStore&#10;\opLat&#61;1&#10;\pipelined&#61;true";
}

}

subgraph cluster_board_processor_switch2_core_fuPool_FUList9 {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="FUList9 \n: IprPort";
shape=box;
style="rounded, filled";
tooltip="count&#61;1&#10;\eventq_index&#61;0&#10;\opList&#61;board.processor.switch2.core.fuPool.FUList9.opList";
subgraph cluster_board_processor_switch2_core_fuPool_FUList9_opList {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="opList \n: OpDesc";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\opClass&#61;IprAccess&#10;\opLat&#61;3&#10;\pipelined&#61;false";
}

}

}

subgraph cluster_board_processor_switch2_core_tracer {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tracer \n: ExeTracer";
shape=box;
style="rounded, filled";
tooltip="disassembler&#61;board.processor.switch2.core.tracer.disassembler&#10;\eventq_index&#61;0";
subgraph cluster_board_processor_switch2_core_tracer_disassembler {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="disassembler \n: InstDisassembler";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph cluster_board_processor_switch2_core_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;ON CLK_GATED OFF";
}

subgraph cluster_board_processor_switch2_core_isa {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="isa \n: X86ISA";
shape=box;
style="rounded, filled";
tooltip="APMInfo&#61;2147483672 1752462657 1769238117 1145913699&#10;\CacheParams&#61;0 0 0 0&#10;\ExtendedFeatures&#61;0 25165824 0 0&#10;\ExtendedState&#61;0 0 0 0 0 0 0 0&#10;\FamilyModelStepping&#61;134993 2053 4024171519 521&#10;\FamilyModelSteppingBrandFeatures&#61;134993 1029 3956538367 131073&#10;\L1CacheAndTLB&#61;4278779656 4280352544 1073873216 1073873216&#10;\L2L3CacheAndL2TLB&#61;0 1107313152 0 67141952&#10;\LongModeAddressSize&#61;12336 0 0 0&#10;\eventq_index&#61;0&#10;\name_string&#61;Fake gem5 x86_64 CPU&#10;\vendor_string&#61;HygonGenuine";
}

subgraph cluster_board_processor_switch2_core_decoder {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="decoder \n: X86Decoder";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\isa&#61;board.processor.switch2.core.isa";
}

}

}

subgraph cluster_board_processor_kvm_vm {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="kvm_vm \n: KvmVM";
shape=box;
style="rounded, filled";
tooltip="coalescedMMIO&#61;&#10;\eventq_index&#61;0&#10;\system&#61;board";
}

}

subgraph cluster_board_memory {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="memory \n: ChanneledMemory";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_memory_mem_ctrl {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="mem_ctrl \n: MemCtrl";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\command_window&#61;10000&#10;\disable_sanity_check&#61;false&#10;\dram&#61;board.memory.mem_ctrl.dram&#10;\eventq_index&#61;0&#10;\mem_sched_policy&#61;frfcfs&#10;\min_reads_per_switch&#61;16&#10;\min_writes_per_switch&#61;16&#10;\power_model&#61;&#10;\power_state&#61;board.memory.mem_ctrl.power_state&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_requestors&#61;               &#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\system&#61;board&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50";
board_memory_mem_ctrl_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=box, style="rounded, filled"];
subgraph cluster_board_memory_mem_ctrl_power_state {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_memory_mem_ctrl_dram {
color="#000000";
fillcolor="#5e5958";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="dram \n: DDR3_1600_8x8";
shape=box;
style="rounded, filled";
tooltip="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.23500000000000001&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\beats_per_clock&#61;2&#10;\burst_length&#61;8&#10;\clk_domain&#61;board.clk_domain&#10;\collect_stats&#61;true&#10;\conf_table_reported&#61;true&#10;\data_clock_sync&#61;false&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\image_file&#61;&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\null&#61;false&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\power_state&#61;board.memory.mem_ctrl.dram.power_state&#10;\range&#61;0:4294967296&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\tAAD&#61;1250&#10;\tBURST&#61;5000&#10;\tBURST_MAX&#61;5000&#10;\tBURST_MIN&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tCWL&#61;13750&#10;\tPPD&#61;0&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tRCD_WR&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tWTR_L&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\two_cycle_activate&#61;false&#10;\write_buffer_size&#61;64&#10;\writeable&#61;true";
subgraph cluster_board_memory_mem_ctrl_dram_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

}

subgraph cluster_board_cache_hierarchy {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="cache_hierarchy \n: CustomCacheHierarchy";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\thermal_domain&#61;Null";
subgraph cluster_board_cache_hierarchy_membus {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="membus \n: SystemXBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.membus.power_state&#10;\response_latency&#61;2&#10;\snoop_filter&#61;board.cache_hierarchy.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;board&#10;\use_default_range&#61;false&#10;\width&#61;64";
board_cache_hierarchy_membus_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_membus_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_membus_default [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=default, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_membus_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;1&#10;\max_capacity&#61;8388608&#10;\system&#61;board";
}

subgraph cluster_board_cache_hierarchy_membus_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph cluster_board_cache_hierarchy_membus_badaddr_responder {
color="#000000";
fillcolor="#c7a793";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="badaddr_responder \n: BadAddr";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\fake_mem&#61;false&#10;\pio_addr&#61;0&#10;\pio_latency&#61;100000&#10;\pio_size&#61;8&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.membus.badaddr_responder.power_state&#10;\ret_bad_addr&#61;true&#10;\ret_data16&#61;65535&#10;\ret_data32&#61;4294967295&#10;\ret_data64&#61;18446744073709551615&#10;\ret_data8&#61;255&#10;\system&#61;board&#10;\update_data&#61;false&#10;\warn_access&#61;";
board_cache_hierarchy_membus_badaddr_responder_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_membus_badaddr_responder_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_cache_hierarchy_l2buses {
color="#000000";
fillcolor="#6f798c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2buses \n: L2XBar";
shape=box;
style="rounded, filled";
tooltip="clk_domain&#61;board.clk_domain&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\header_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2buses.power_state&#10;\response_latency&#61;1&#10;\snoop_filter&#61;board.cache_hierarchy.l2buses.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;board&#10;\use_default_range&#61;false&#10;\width&#61;32";
board_cache_hierarchy_l2buses_cpu_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side_ports, shape=box, style="rounded, filled"];
board_cache_hierarchy_l2buses_mem_side_ports [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side_ports, shape=box, style="rounded, filled"];
subgraph cluster_board_cache_hierarchy_l2buses_snoop_filter {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="snoop_filter \n: SnoopFilter";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\lookup_latency&#61;0&#10;\max_capacity&#61;8388608&#10;\system&#61;board";
}

subgraph cluster_board_cache_hierarchy_l2buses_power_state {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l2-cache-0" {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l2-cache-0 \n: L2Cache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;3&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2-cache-0.power_state&#10;\prefetcher&#61;board.cache_hierarchy.l2-cache-0.prefetcher&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l2-cache-0.replacement_policy&#10;\response_latency&#61;3&#10;\sequential_access&#61;false&#10;\size&#61;262144&#10;\system&#61;board&#10;\tag_latency&#61;3&#10;\tags&#61;board.cache_hierarchy.l2-cache-0.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
"board_cache_hierarchy_l2-cache-0_cpu_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
"board_cache_hierarchy_l2-cache-0_mem_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph "cluster_board_cache_hierarchy_l2-cache-0_tags" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l2-cache-0.tags.indexing_policy&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2-cache-0.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l2-cache-0.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;262144&#10;\system&#61;board&#10;\tag_latency&#61;3&#10;\warmup_percentage&#61;0";
subgraph "cluster_board_cache_hierarchy_l2-cache-0_tags_indexing_policy" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;8&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;262144";
}

subgraph "cluster_board_cache_hierarchy_l2-cache-0_tags_power_state" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l2-cache-0_power_state" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

subgraph "cluster_board_cache_hierarchy_l2-cache-0_prefetcher" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="prefetcher \n: BOPPrefetcher";
shape=box;
style="rounded, filled";
tooltip="bad_score&#61;10&#10;\block_size&#61;64&#10;\cache_snoop&#61;false&#10;\clk_domain&#61;board.clk_domain&#10;\delay_queue_cycles&#61;60&#10;\delay_queue_enable&#61;true&#10;\delay_queue_size&#61;15&#10;\eventq_index&#61;0&#10;\latency&#61;1&#10;\max_prefetch_requests_with_pending_translation&#61;32&#10;\negative_offsets_enable&#61;true&#10;\offset_list_size&#61;46&#10;\on_data&#61;true&#10;\on_inst&#61;true&#10;\on_miss&#61;false&#10;\on_read&#61;true&#10;\on_write&#61;true&#10;\page_bytes&#61;4096&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l2-cache-0.prefetcher.power_state&#10;\prefetch_on_access&#61;false&#10;\prefetch_on_pf_hit&#61;true&#10;\queue_filter&#61;true&#10;\queue_size&#61;32&#10;\queue_squash&#61;true&#10;\round_max&#61;100&#10;\rr_size&#61;64&#10;\score_max&#61;31&#10;\sys&#61;board&#10;\tag_bits&#61;12&#10;\tag_prefetch&#61;true&#10;\throttle_control_percentage&#61;0&#10;\use_virtual_addresses&#61;false";
subgraph "cluster_board_cache_hierarchy_l2-cache-0_prefetcher_power_state" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l2-cache-0_replacement_policy" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

}

subgraph "cluster_board_cache_hierarchy_l1i-cache-0" {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l1i-cache-0 \n: L1ICache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;4&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1i-cache-0.power_state&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l1i-cache-0.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.l1i-cache-0.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true";
"board_cache_hierarchy_l1i-cache-0_cpu_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
"board_cache_hierarchy_l1i-cache-0_mem_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph "cluster_board_cache_hierarchy_l1i-cache-0_tags" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l1i-cache-0.tags.indexing_policy&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1i-cache-0.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l1i-cache-0.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph "cluster_board_cache_hierarchy_l1i-cache-0_tags_indexing_policy" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph "cluster_board_cache_hierarchy_l1i-cache-0_tags_power_state" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l1i-cache-0_replacement_policy" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph "cluster_board_cache_hierarchy_l1i-cache-0_power_state" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l1d-cache-0" {
color="#000000";
fillcolor="#9f9c95";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="l1d-cache-0 \n: L1DCache";
shape=box;
style="rounded, filled";
tooltip="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;4&#10;\clk_domain&#61;board.clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;1&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\move_contractions&#61;true&#10;\mshrs&#61;32&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1d-cache-0.power_state&#10;\prefetcher&#61;Null&#10;\replace_expansions&#61;true&#10;\replacement_policy&#61;board.cache_hierarchy.l1d-cache-0.replacement_policy&#10;\response_latency&#61;1&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\tags&#61;board.cache_hierarchy.l1d-cache-0.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false";
"board_cache_hierarchy_l1d-cache-0_cpu_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=cpu_side, shape=box, style="rounded, filled"];
"board_cache_hierarchy_l1d-cache-0_mem_side" [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=mem_side, shape=box, style="rounded, filled"];
subgraph "cluster_board_cache_hierarchy_l1d-cache-0_tags" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="tags \n: BaseSetAssoc";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\block_size&#61;64&#10;\clk_domain&#61;board.clk_domain&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\indexing_policy&#61;board.cache_hierarchy.l1d-cache-0.tags.indexing_policy&#10;\partitioning_manager&#61;Null&#10;\power_model&#61;&#10;\power_state&#61;board.cache_hierarchy.l1d-cache-0.tags.power_state&#10;\replacement_policy&#61;board.cache_hierarchy.l1d-cache-0.replacement_policy&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;board&#10;\tag_latency&#61;1&#10;\warmup_percentage&#61;0";
subgraph "cluster_board_cache_hierarchy_l1d-cache-0_tags_indexing_policy" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="indexing_policy \n: SetAssociative";
shape=box;
style="rounded, filled";
tooltip="assoc&#61;4&#10;\entry_size&#61;64&#10;\eventq_index&#61;0&#10;\size&#61;32768";
}

subgraph "cluster_board_cache_hierarchy_l1d-cache-0_tags_power_state" {
color="#000000";
fillcolor="#6a6863";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

subgraph "cluster_board_cache_hierarchy_l1d-cache-0_replacement_policy" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="replacement_policy \n: LRURP";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0";
}

subgraph "cluster_board_cache_hierarchy_l1d-cache-0_power_state" {
color="#000000";
fillcolor="#84827c";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="power_state \n: PowerState";
shape=box;
style="rounded, filled";
tooltip="clk_gate_bins&#61;20&#10;\clk_gate_max&#61;1000000000000&#10;\clk_gate_min&#61;1000&#10;\default_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\leaders&#61;&#10;\possible_states&#61;";
}

}

}

subgraph cluster_board_workload {
color="#000000";
fillcolor="#bab6ae";
fontcolor="#000000";
fontname=Arial;
fontsize=14;
label="workload \n: X86EmuLinux";
shape=box;
style="rounded, filled";
tooltip="eventq_index&#61;0&#10;\remote_gdb_port&#61;#7000&#10;\wait_for_remote_gdb&#61;false";
}

}

}

board_system_port -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_icache_port -> "board_cache_hierarchy_l1i-cache-0_cpu_side"  [dir=forward];
board_processor_start_core_dcache_port -> "board_cache_hierarchy_l1d-cache-0_cpu_side"  [dir=forward];
board_processor_start_core_mmu_itb_walker_port -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_mmu_dtb_walker_port -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_interrupts_int_requestor -> board_cache_hierarchy_membus_cpu_side_ports  [dir=forward];
board_processor_start_core_interrupts_int_responder -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_processor_start_core_interrupts_pio -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_memory_mem_ctrl_port -> board_cache_hierarchy_membus_mem_side_ports  [dir=back];
board_cache_hierarchy_membus_cpu_side_ports -> "board_cache_hierarchy_l2-cache-0_mem_side"  [dir=back];
board_cache_hierarchy_membus_default -> board_cache_hierarchy_membus_badaddr_responder_pio  [dir=forward];
board_cache_hierarchy_l2buses_cpu_side_ports -> "board_cache_hierarchy_l1i-cache-0_mem_side"  [dir=back];
board_cache_hierarchy_l2buses_cpu_side_ports -> "board_cache_hierarchy_l1d-cache-0_mem_side"  [dir=back];
board_cache_hierarchy_l2buses_mem_side_ports -> "board_cache_hierarchy_l2-cache-0_cpu_side"  [dir=forward];
}
