<html>
<head>
    <title>./ch4/listing_4_8.vhdl</title>
    <link rel="stylesheet" type="text/css" href="../style/vhdocl.css">
</head>
<body>

<table border="0" width="100%"><tr><td align="left">

</td><td align="center">
<a href="../index.html">Home</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../hierarchy.html">Hierarchy</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../packages.html">Packages</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../entities.html">Entities</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../instantiations.html">Instantiations</a>
&nbsp;&nbsp; -- &nbsp;&nbsp;
<a href="../sources.html">Sources</a>

</td><td align="right">

</td></tr></table>

<hr>


<h1>Source file ch4/listing_4_8.vhdl</h1>

<p><a href="../../ch4/listing_4_8.vhdl">Link to file</a></p>
<table border="0" cellpadding="0"><tr><td><pre>
 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
26 
27 
</pre></td><td width="15"></td><td>
<pre class="vhdlcode">
<div class="shaded"><span class="vhdldecl">library</span> <span class="vhdlieee">IEEE</span>; 
</div><span class="vhdldecl">use</span> <span class="vhdlieee">IEEE</span>.<span class="vhdlieee">std_logic_1164</span>.<span class="vhdlword">all</span>; 
<div class="shaded"> 
</div><span class="vhdldecl">entity</span> <span class="identifier">my_ckt_f3</span> <span class="vhdlword">is</span> 
<div class="shaded">    <span class="vhdlword">port</span> (<span class="identifier">L</span>, <span class="identifier">M</span>, <span class="identifier">N</span> : <span class="vhdlio">in</span> <span class="vhdlieee typeid">std_logic</span>; 
</div>         <span class="identifier">F3</span>       : <span class="vhdlio">out</span> <span class="vhdlieee typeid">std_logic</span>); 
<div class="shaded"><span class="vhdlword">end</span> <span class="identifier">my_ckt_f3</span>; 
</div> 
<div class="shaded"><span class="vhdlcom">-- The following architecture represents F3=(L * M * N) + (L*M)</span> 
</div><span class="vhdldecl">architecture</span> <span class="identifier">f3_1</span> <span class="vhdlword">of</span> <span class="identifier">my_ckt_f3</span> <span class="vhdlword">is</span> 
<div class="shaded">    <span class="vhdlvar">signal</span> <span class="identifier">A1</span>, <span class="identifier">A2</span> : <span class="vhdlieee typeid">std_logic</span>; <span class="vhdlcom">--- intermediate signals. Pretty cool.</span> 
</div><span class="vhdlword">begin</span> 
<div class="shaded">   <span class="identifier">A1</span> &lt;= ((<span class="vhdlword">not</span> <span class="identifier">L</span>) <span class="vhdlword">and</span> (<span class="vhdlword">not</span>  <span class="identifier">M</span>) <span class="vhdlword">and</span> <span class="identifier">N</span>); 
</div>   <span class="identifier">A2</span> &lt;= <span class="identifier">L</span> <span class="vhdlword">and</span> <span class="identifier">M</span>; 
<div class="shaded">   <span class="identifier">F3</span> &lt;= <span class="identifier">A1</span> <span class="vhdlword">or</span> <span class="identifier">A2</span>; 
</div><span class="vhdlword">end</span> <span class="identifier">f3_1</span>; 
<div class="shaded"> 
</div><span class="vhdlcom">-- Not sure why the following does not work...</span> 
<div class="shaded"><span class="vhdlcom">--architecture f3_4 of my_ckt_f3 is</span> 
</div><span class="vhdlcom">--begin</span> 
<div class="shaded"><span class="vhdlcom">--   with ((L = '0' and M='0' and N='1') or (L='1' and M='1')) select</span> 
</div><span class="vhdlcom">--       F3 &lt;= '1' when '1',</span> 
<div class="shaded"><span class="vhdlcom">--             '0' when '0',</span> 
</div><span class="vhdlcom">--             '0' when others;</span> 
<div class="shaded"><span class="vhdlcom">--end f3_4;</span> 
</div> 
<div class="shaded"> 
</div></pre>
</td></tr></table>

<hr>


Generated on 28 Sep 2021 21:37:55 with <a
href="http://www.volkerschatz.com/hardware/vhdocl.html">VHDocL</a>
V? (use install script to install properly)

</body>
</html>
