# 1 "arch/arm/dts/.rv1106-evb.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<命令行>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<命令行>" 2
# 1 "arch/arm/dts/.rv1106-evb.dtb.pre.tmp"





/dts-v1/;

# 1 "arch/arm/dts/rv1106.dtsi" 1




# 1 "./arch/arm/dts/include/dt-bindings/clock/rv1106-cru.h" 1
# 6 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 7 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 8 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 10 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/rockchip,boot-mode.h" 1
# 11 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/soc/rockchip-system-status.h" 1
# 12 "arch/arm/dts/rv1106.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm/dts/rv1106.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 compatible = "rockchip,rv1106";

 interrupt-parent = <&gic>;

 aliases {
  csi2dphy0 = &csi2_dphy0;
  csi2dphy1 = &csi2_dphy1;
  csi2dphy2 = &csi2_dphy2;
  ethernet0 = &gmac;
  gpio0 = &gpio0;
  gpio1 = &gpio1;
  gpio2 = &gpio2;
  gpio3 = &gpio3;
  gpio4 = &gpio4;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  mmc0 = &emmc;
  mmc1 = &sdmmc;
  mmc2 = &sdio;
  rkcif_mipi_lvds0 = &rkcif_mipi_lvds;
  rkcif_mipi_lvds1 = &rkcif_mipi_lvds1;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  serial5 = &uart5;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &sfc;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@f00 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf00>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <0 127 4>;
  interrupt-affinity = <&cpu0>;
 };

 cpuinfo {
  compatible = "rockchip,cpuinfo";
  nvmem-cells = <&otp_id>, <&otp_cpu_version>, <&cpu_code>;
  nvmem-cell-names = "id", "cpu-version", "cpu-code";
 };


 csi2_dphy0: csi2-dphy0 {
  compatible = "rockchip,rv1106-csi2-dphy";
  rockchip,hw = <&csi2_dphy_hw>;
  status = "disabled";
 };


 csi2_dphy1: csi2-dphy1 {
  compatible = "rockchip,rv1106-csi2-dphy";
  rockchip,hw = <&csi2_dphy_hw>;
  status = "disabled";
 };


 csi2_dphy2: csi2-dphy2 {
  compatible = "rockchip,rv1106-csi2-dphy";
  rockchip,hw = <&csi2_dphy_hw>;
  status = "disabled";
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
  status = "disabled";
 };

 fiq_debugger: fiq-debugger {
  compatible = "rockchip,fiq-debugger";
  rockchip,serial-id = <2>;
  rockchip,wake-irq = <0>;
  rockchip,irq-mode-enable = <0>;
  rockchip,baudrate = <1500000>;
  interrupts = <0 125 4>;
  status = "disabled";
 };

 mpp_srv: mpp-srv {
  compatible = "rockchip,mpp-service";
  rockchip,taskqueue-count = <2>;
  status = "disabled";
 };

 mpp_vcodec: mpp-vcodec {
  compatible = "rockchip,vcodec";
  status = "disabled";
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  linux,cma {
   compatible = "shared-dma-pool";
   inactive;
   reusable;
   size = <0x800000>;
   linux,cma-default;
  };
 };

 rkcif_dvp: rkcif-dvp {
  compatible = "rockchip,rkcif-dvp";
  rockchip,hw = <&rkcif>;
  status = "disabled";
 };

 rkcif_dvp_sditf: rkcif-dvp-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_dvp>;
  status = "disabled";
 };

 rkcif_mipi_lvds: rkcif-mipi-lvds {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  status = "disabled";
 };

 rkcif_mipi_lvds_sditf: rkcif-mipi-lvds-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds>;
  status = "disabled";
 };

 rkcif_mipi_lvds1: rkcif-mipi-lvds1 {
  compatible = "rockchip,rkcif-mipi-lvds";
  rockchip,hw = <&rkcif>;
  status = "disabled";
 };

 rkcif_mipi_lvds1_sditf: rkcif-mipi-lvds1-sditf {
  compatible = "rockchip,rkcif-sditf";
  rockchip,cif = <&rkcif_mipi_lvds1>;
  status = "disabled";
 };

 rkisp_vir0: rkisp-vir0 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  dvbm = <&rkdvbm>;
  status = "disabled";
 };

 rkisp_vir1: rkisp-vir1 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir2: rkisp-vir2 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rkisp_vir3: rkisp-vir3 {
  compatible = "rockchip,rkisp-vir";
  rockchip,hw = <&rkisp>;
  status = "disabled";
 };

 rockchip_system_monitor: rockchip-system-monitor {
  compatible = "rockchip,system-monitor";

  rockchip,thermal-zone = "soc-thermal";
 };

 thermal_zones: thermal-zones {
  soc_thermal: soc-thermal {
   polling-delay-passive = <20>;
   polling-delay = <1000>;
   sustainable-power = <2100>;

   thermal-sensors = <&tsadc 0>;
   trips {
    threshold: trip-point-0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    target: trip-point-1 {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };
    soc_crit: soc-crit {

     temperature = <115000>;

     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (1)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 grf: syscon@ff000000 {
  compatible = "rockchip,rv1106-grf", "syscon", "simple-mfd";
  reg = <0xff000000 0x68000>;

  grf_cru: grf-clock-controller {
   compatible = "rockchip,rv1106-grf-cru";
   #clock-cells = <1>;
  };

  reboot_mode: reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x20200>;
   mode-bootloader = <(0x5242C300 + 1)>;
   mode-charge = <(0x5242C300 + 11)>;
   mode-fastboot = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-ums = <(0x5242C300 + 12)>;
   mode-panic = <(0x5242C300 + 7)>;
   mode-watchdog = <(0x5242C300 + 8)>;
  };

  rgb: rgb {
   compatible = "rockchip,rv1106-rgb";
   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     #address-cells = <1>;
     #size-cells = <0>;

     rgb_in_vop: endpoint@0 {
      reg = <0>;
      remote-endpoint = <&vop_out_rgb>;
     };
    };
   };
  };
 };

 rtc: rtc@ff1c0000 {
  compatible = "rockchip,rtc-1.0";
  reg = <0xff1c0000 0x1000>;
  rockchip,grf = <&grf>;
  interrupts = <0 98 4>;
  clocks = <&cru 239>, <&cru 238>;
  clock-names = "pclk_phy", "pclk_test";
  assigned-clocks = <&cru 239>;
  assigned-clock-rates = <24000000>;
  status = "disabled";
 };

 gic: interrupt-controller@ff1f0000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0xff1f1000 0x1000>,
        <0xff1f2000 0x2000>,
        <0xff1f4000 0x2000>,
        <0xff1f6000 0x2000>;
  interrupts = <1 9 ((((1 << (1)) - 1) << 8) | 4)>;
 };

 arm-debug@ff200000 {
  compatible = "rockchip,debug";
  reg = <0xff200000 0x1000>;
 };

 i2c0: i2c@ff310000 {
  compatible = "rockchip,rv1106-i2c", "rockchip,rk3399-i2c";
  reg = <0xff310000 0x1000>;
  interrupts = <0 18 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 42>, <&cru 41>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0m0_xfer>;
  status = "disabled";
 };

 i2c1: i2c@ff320000 {
  compatible = "rockchip,rv1106-i2c", "rockchip,rk3399-i2c";
  reg = <0xff320000 0x1000>;
  interrupts = <0 19 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 120>, <&cru 119>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1m0_xfer>;
  status = "disabled";
 };

 dsm: codec-digital@ff340000 {
  compatible = "rockchip,rv1106-codec-digital", "rockchip,codec-digital-v1";
  reg = <0xff340000 0x1000>;
  clocks = <&cru 36>, <&cru 35>;
  clock-names = "dac", "pclk";
  resets = <&cru 295009>;
  reset-names = "reset" ;
  rockchip,grf = <&grf>;
  rockchip,pwm-output-mode;
  #sound-dai-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&dsmaudio_pins>;
  status = "disabled";
 };

 pwm0: pwm@ff350000 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff350000 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0m0_pins>;
  clocks = <&cru 54>, <&cru 53>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm1: pwm@ff350010 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff350010 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1m0_pins>;
  clocks = <&cru 54>, <&cru 53>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm2: pwm@ff350020 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff350020 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2m0_pins>;
  clocks = <&cru 54>, <&cru 53>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm3: pwm@ff350030 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff350030 0x10>;
  interrupts = <0 31 4>,
        <0 32 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3m0_pins>;
  clocks = <&cru 54>, <&cru 53>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm4: pwm@ff360000 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff360000 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm4m0_pins>;
  clocks = <&cru 68>, <&cru 67>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm5: pwm@ff360010 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff360010 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm5m0_pins>;
  clocks = <&cru 68>, <&cru 67>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm6: pwm@ff360020 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff360020 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm6m0_pins>;
  clocks = <&cru 68>, <&cru 67>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm7: pwm@ff360030 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff360030 0x10>;
  interrupts = <0 33 4>,
        <0 34 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm7m0_pins>;
  clocks = <&cru 68>, <&cru 67>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pmu_mailbox: mailbox@ff378000 {
  compatible = "rockchip,rv1106-mailbox",
        "rockchip,rk3368-mailbox";
  reg = <0xff378000 0x200>;
  interrupts = <0 114 4>;
  clocks = <&cru 122>;
  clock-names = "pclk_mailbox";
  #mbox-cells = <1>;
  status = "disabled";
 };

 pmuioc: syscon@ff388000 {
  compatible = "rockchip,rv1106-pmuioc", "syscon";
  reg = <0xff388000 0x1000>;
 };

 cru: clock-controller@ff3a0000 {
  compatible = "rockchip,rv1106-cru";
  reg = <0xff3a0000 0x20000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;

  assigned-clocks =
   <&cru 4>, <&cru 3>,
   <&cru 5>,
   <&cru 57>, <&cru 58>,
   <&cru 56>, <&cru 60>,
   <&cru 203>, <&cru 130>,
   <&cru 131>;
  assigned-clock-rates =
   <1188000000>, <1000000000>,
   <816000000>,
   <400000000>, <200000000>,
   <100000000>, <300000000>,
   <100000000>, <100000000>,
   <200000000>;
 };

 saradc: saradc@ff3c0000 {
  compatible = "rockchip,rv1106-saradc";
  reg = <0xff3c0000 0x100>;
  interrupts = <0 62 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 77>, <&cru 76>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 294963>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 tsadc: tsadc@ff3c8000 {
  compatible = "rockchip,rv1106-tsadc";
  reg = <0xff3c8000 0x1000>;
  rockchip,grf = <&grf>;
  interrupts = <0 97 4>;
  clocks = <&cru 275>, <&cru 274>, <&cru 276>;
  clock-names = "tsadc", "apb_pclk", "tsen";
  assigned-clocks = <&cru 275>, <&cru 276>;
  assigned-clock-rates = <1000000>, <12000000>;
  resets = <&cru 458785>, <&cru 458784>;
  reset-names = "tsadc", "tsadc-apb";
  #thermal-sensor-cells = <1>;
  rockchip,hw-tshut-temp = <120000>;
  rockchip,hw-tshut-mode = <0>;
  rockchip,hw-tshut-polarity = <0>;
  status = "disabled";
 };

 otp: otp@ff3d0000 {
  compatible = "rockchip,rv1106-otp";
  reg = <0xff3d0000 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 263>, <&cru 262>,
    <&cru 261>, <&cru 267>,
    <&cru 260>, <&cru 268>;
  clock-names = "usr", "sbpi", "apb", "phy", "arb", "pmc";
  resets = <&cru 458790>, <&cru 458789>,
    <&cru 458787>, <&cru 458798>,
    <&cru 458795>, <&cru 458799>;
  reset-names = "usr", "sbpi", "apb", "phy", "arb", "pmc";


  cpu_code: cpu-code@2 {
   reg = <0x02 0x2>;
  };
  otp_cpu_version: cpu-version@8 {
   reg = <0x08 0x1>;
   bits = <3 3>;
  };
  otp_id: id@a {
   reg = <0x0a 0x10>;
  };
  cpu_leakage: cpu-leakage@1a {
   reg = <0x1a 0x1>;
  };
  log_leakage: log-leakage@1b {
   reg = <0x1b 0x1>;
  };
  macphy_bgs: macphy-bgs@2d {
   reg = <0x2d 0x1>;
  };
  macphy_txlevel: macphy-txlevel@2e {
   reg = <0x2e 0x2>;
  };
 };

 u2phy: usb2-phy@ff3e0000 {
  compatible = "rockchip,rv1106-usb2phy";
  reg = <0xff3e0000 0x8000>;
  rockchip,usbgrf = <&grf>;
  clocks = <&cru 104>, <&cru 103>;
  clock-names = "phyclk", "pclk";
  resets = <&cru 294994>, <&cru 294993>;
  reset-names = "u2phy", "u2phy-apb";
  #clock-cells = <0>;
  status = "disabled";

  u2phy_otg: otg-port {
   #phy-cells = <0>;
   interrupts = <0 58 4>,
         <0 59 4>,
         <0 60 4>,
         <0 61 4>;
   interrupt-names = "otg-bvalid", "otg-id",
       "linestate", "disconnect";
   status = "disabled";
  };
 };

 csi2_dphy_hw: csi2-dphy-hw@ff3e8000 {
  compatible = "rockchip,rv1106-csi2-dphy-hw";
  reg = <0xff3e8000 0x8000>;
  clocks = <&cru 230>;
  clock-names = "pclk";
  resets = <&cru 327710>;
  reset-names = "srst_p_csiphy";
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 dmac: dma-controller@ff420000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0xff420000 0x4000>;
  interrupts = <0 63 4>,
        <0 64 4>,
        <0 65 4>,
        <0 66 4>,
        <0 67 4>,
        <0 68 4>,
        <0 69 4>,
        <0 70 4>,
        <0 79 4>;
  #dma-cells = <1>;
  clocks = <&cru 34>;
  clock-names = "apb_pclk";
  arm,pl330-periph-burst;
 };

 crypto: crypto@ff440000 {
  compatible = "rockchip,crypto-v3";
  reg = <0xff440000 0x2000>;
  interrupts = <0 15 4>;
  clocks = <&cru 29>, <&cru 30>,
    <&cru 27>, <&cru 28>;
  clock-names = "aclk", "hclk", "sclk", "pka";
  assigned-clocks = <&cru 27>, <&cru 28>;
  assigned-clock-rates = <300000000>, <300000000>;
  resets = <&cru 294971>;
  reset-names = "crypto-rst";
  status = "disabled";
 };

 rng: rng@ff448000 {
  compatible = "rockchip,trngv1";
  reg = <0xff448000 0x200>;
  interrupts = <0 17 4>;
  clocks = <&cru 90>;
  clock-names = "hclk_trng";
  resets = <&cru 294969>;
  reset-names = "reset";
  status = "disabled";
 };

 i2c2: i2c@ff450000 {
  compatible = "rockchip,rv1106-i2c", "rockchip,rk3399-i2c";
  reg = <0xff450000 0x1000>;
  interrupts = <0 20 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 44>, <&cru 43>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2m0_xfer>;
  status = "disabled";
 };

 i2c3: i2c@ff460000 {
  compatible = "rockchip,rv1106-i2c", "rockchip,rk3399-i2c";
  reg = <0xff460000 0x1000>;
  interrupts = <0 21 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 46>, <&cru 45>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3m0_xfer>;
  status = "disabled";
 };

 i2c4: i2c@ff470000 {
  compatible = "rockchip,rv1106-i2c", "rockchip,rk3399-i2c";
  reg = <0xff470000 0x1000>;
  interrupts = <0 22 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 48>, <&cru 47>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4m0_xfer>;
  status = "disabled";
 };

 pwm8: pwm@ff490000 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff490000 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm8m0_pins>;
  clocks = <&cru 71>, <&cru 70>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm9: pwm@ff490010 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff490010 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm9m0_pins>;
  clocks = <&cru 71>, <&cru 70>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm10: pwm@ff490020 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff490020 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm10m0_pins>;
  clocks = <&cru 71>, <&cru 70>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm11: pwm@ff490030 {
  compatible = "rockchip,rv1106-pwm", "rockchip,rk3328-pwm";
  reg = <0xff490030 0x10>;
  interrupts = <0 35 4>,
        <0 36 4>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm11m0_pins>;
  clocks = <&cru 71>, <&cru 70>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 uart0: serial@ff4a0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4a0000 0x100>;
  interrupts = <0 25 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 7>, <&dmac 6>;
  clock-frequency = <24000000>;
  clocks = <&cru 172>, <&cru 63>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0m0_xfer>;
  status = "disabled";
 };

 uart1: serial@ff4b0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4b0000 0x100>;
  interrupts = <0 26 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 9>, <&dmac 8>;
  clock-frequency = <24000000>;
  clocks = <&cru 176>, <&cru 65>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn &uart1m0_rtsn>;
  status = "disabled";
 };

 uart2: serial@ff4c0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4c0000 0x100>;
  interrupts = <0 27 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 11>, <&dmac 10>;
  clock-frequency = <24000000>;
  clocks = <&cru 180>, <&cru 92>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m1_xfer>;
  status = "disabled";
 };

 uart3: serial@ff4d0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4d0000 0x100>;
  interrupts = <0 28 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 13>, <&dmac 12>;
  clock-frequency = <24000000>;
  clocks = <&cru 184>, <&cru 94>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart3m0_xfer>;
  status = "disabled";
 };

 uart4: serial@ff4e0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4e0000 0x100>;
  interrupts = <0 29 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 15>, <&dmac 14>;
  clock-frequency = <24000000>;
  clocks = <&cru 188>, <&cru 96>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart4m0_xfer>;
  status = "disabled";
 };

 uart5: serial@ff4f0000 {
  compatible = "rockchip,rv1106-uart", "snps,dw-apb-uart";
  reg = <0xff4f0000 0x100>;
  interrupts = <0 30 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 17>, <&dmac 16>;
  clock-frequency = <24000000>;
  clocks = <&cru 192>, <&cru 98>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart5m0_xfer &uart5m0_ctsn &uart5m0_rtsn>;
  status = "disabled";
 };

 spi0: spi@ff500000 {
  compatible = "rockchip,rv1106-spi", "rockchip,rk3066-spi";
  reg = <0xff500000 0x1000>;
  interrupts = <0 23 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 205>, <&cru 204>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac 1>, <&dmac 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi0m0_cs0 &spi0m0_cs1 &spi0m0_pins>;
  status = "disabled";
 };

 spi1: spi@ff510000 {
  compatible = "rockchip,rv1106-spi", "rockchip,rk3066-spi";
  reg = <0xff510000 0x1000>;
  interrupts = <0 24 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 79>, <&cru 78>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac 3>, <&dmac 2>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi1m0_cs0 &spi1m0_cs1 &spi1m0_pins>;
  status = "disabled";
 };

 hw_decompress: decompress@ff520000 {
  compatible = "rockchip,hw-decompress";
  reg = <0xff520000 0x1000>;
  interrupts = <0 112 4>;
  clocks = <&cru 31>, <&cru 33>, <&cru 32>;
  clock-names = "aclk", "dclk", "pclk";
  resets = <&cru 295003>;
  reset-names = "dresetn";
  status = "disabled";
 };

 ioc: syscon@ff538000 {
  compatible = "rockchip,rv1106-ioc", "syscon";
  reg = <0xff538000 0x40000>;
 };

 wdt: watchdog@ff5a0000 {
  compatible = "rockchip,rv1106-wdt", "snps,dw-wdt";
  reg = <0xff5a0000 0x100>;
  clocks = <&cru 106>, <&cru 105>;
  clock-names = "tclk", "pclk";
  interrupts = <0 46 4>;
  resets = <&cru 294930>;
  reset-names = "reset";
  status = "disabled";
 };

 mailbox: mailbox@ff5c0000 {
  compatible = "rockchip,rv1106-mailbox",
        "rockchip,rk3368-mailbox";
  reg = <0xff5c0000 0x200>;
  interrupts = <0 1 4>;
  clocks = <&cru 291>;
  clock-names = "pclk_mailbox";
  #mbox-cells = <1>;
  status = "disabled";
 };

 npu: npu@ff660000 {
  compatible = "rockchip,rv1106-rknpu";
  reg = <0xff660000 0x10000>;
  interrupts = <0 109 4>;
  clocks = <&cru 23>, <&cru 22>;
  clock-names = "aclk", "hclk";
  resets = <&cru 360458>, <&cru 360457>;
  reset-names = "srst_a", "srst_h";
  status = "disabled";
 };

 rga2: rga@ff980000 {
  compatible = "rockchip,rga2_core0";
  reg = <0xff980000 0x1000>;
  interrupts = <0 87 4>;
  clocks = <&cru 270>, <&cru 269>, <&cru 271>;
  clock-names = "aclk_rga2", "hclk_rga2", "clk_rga2";
  status = "disabled";
 };

 vop: vop@ff990000 {
  compatible = "rockchip,rv1106-vop";
  reg = <0xff990000 0x200>;
  reg-names = "regs";
  rockchip,grf = <&grf>;
  interrupts = <0 89 4>;
  clocks = <&cru 283>, <&cru 282>, <&cru 281>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  status = "disabled";

  vop_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vop_out_rgb: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&rgb_in_vop>;
   };
  };
 };

 sdio: mmc@ff9a0000 {
  compatible = "rockchip,rv1106-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0xff9a0000 0x4000>;
  interrupts = <0 49 4>;
  clocks = <&cru 273>, <&cru 272>,
    <&grf_cru 5>, <&grf_cru 6>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  max-frequency = <200000000>;
  status = "disabled";
 };

 rkisp: rkisp@ffa00000 {
  compatible = "rockchip,rv1106-rkisp";
  reg = <0xffa00000 0x7f00>;
  interrupts = <0 105 4>,
        <0 104 4>,
        <0 103 4>;
  interrupt-names = "isp_irq", "mi_irq", "mipi_irq";
  clocks = <&cru 228>, <&cru 227>,
    <&cru 229>, <&cru 248>;
  clock-names = "aclk_isp", "hclk_isp",
         "clk_isp_core", "clk_isp_core_vicap";
  status = "disabled";
 };

 rkcif: rkcif@ffa10000 {
  compatible = "rockchip,rv1106-cif";
  reg = <0xffa10000 0x10000>;
  reg-names = "cif_regs";
  interrupts = <0 106 4>;
  interrupt-names = "cif-intr";
  clocks = <&cru 242>, <&cru 243>,
    <&cru 240>, <&cru 241>,
    <&cru 244>, <&cru 245>,
    <&cru 246>, <&cru 247>,
    <&cru 248>, <&cru 196>,
    <&cru 200>, <&cru 220>;
  clock-names = "aclk_cif","hclk_cif",
         "dclk_cif", "pclk_cif",
         "i0clk_cif", "i1clk_cif",
         "rx0clk_cif", "rx1clk_cif",
         "isp0clk_cif", "sclk_m0_cif",
         "sclk_m1_cif", "pclk_vepu_cif";
  resets = <&cru 327692>, <&cru 327693>,
    <&cru 327690>, <&cru 327691>,
    <&cru 327694>, <&cru 327695>,
    <&cru 327696>, <&cru 327697>,
    <&cru 327698>, <&cru 425998>;
  reset-names = "rst_cif_a","rst_cif_h",
         "rst_cif_d", "rst_cif_p",
         "rst_cif_i0", "rst_cif_i1",
         "rst_cif_rx0", "rst_cif_rx1",
         "rst_cif_isp0", "rst_cif_pclk_vepu";
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 mipi0_csi2: mipi-csi2@ffa20000 {
  compatible = "rockchip,rk3588-mipi-csi2";
  reg = <0xffa20000 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 99 4>,
        <0 100 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 221>, <&cru 222>;
  clock-names = "pclk_csi2host", "clk_rxbyte_hs";
  resets = <&cru 327700>;
  reset-names = "srst_csihost_p";
  status = "disabled";
 };

 mipi1_csi2: mipi-csi2@ffa30000 {
  compatible = "rockchip,rk3588-mipi-csi2";
  reg = <0xffa30000 0x10000>;
  reg-names = "csihost_regs";
  interrupts = <0 101 4>,
        <0 102 4>;
  interrupt-names = "csi-intr1", "csi-intr2";
  clocks = <&cru 223>, <&cru 224>;
  clock-names = "pclk_csi2host", "clk_rxbyte_hs";
  resets = <&cru 327702>;
  reset-names = "srst_csihost_p";
  status = "disabled";
 };

 rkvenc: rkvenc@ffa50000 {
  compatible = "rockchip,rkv-encoder-rv1106";
  reg = <0xffa50000 0x6000>;
  interrupts = <0 107 4>;
  interrupt-names = "irq_rkvenc";
  clocks = <&cru 209>, <&cru 208>, <&cru 210>;
  clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core";
  rockchip,normal-rates = <300000000>, <0>, <400000000>;
  assigned-clocks = <&cru 209>, <&cru 210>;
  assigned-clock-rates = <300000000>, <400000000>;
  resets = <&cru 425993>, <&cru 425992>, <&cru 425994>;
  reset-names = "video_a", "video_h", "video_core";
  rockchip,srv = <&mpp_srv>;
  rockchip,taskqueue-node = <0>;
  dvbm = <&rkdvbm>;
  status = "disabled";
 };

 rkdvbm: rkdvbm@ffa70000 {
  compatible = "rockchip,rk-dvbm";
  reg = <0xffa70000 0x90>;
  interrupts = <0 116 4>;
  interrupt-names = "irq_rkdvbm";
  clocks = <&cru 211>;
  clock-names = "clk_core";
  assigned-clocks = <&cru 211>;
  assigned-clock-rates = <200000000>;
  resets = <&cru 425997>;
  reset-names = "dvbm_rst";
  status = "disabled";
 };

 gmac: ethernet@ffa80000 {
  compatible = "rockchip,rv1106-gmac", "snps,dwmac-4.20a";
  reg = <0xffa80000 0x10000>;
  interrupts = <0 93 4>,
        <0 96 4>;
  interrupt-names = "macirq", "eth_wake_irq";
  rockchip,grf = <&grf>;
  clocks = <&cru 254>, <&cru 255>,
    <&cru 251>, <&cru 252>;
  clock-names = "stmmaceth", "clk_mac_ref",
         "aclk_mac", "pclk_mac";
  resets = <&cru 458776>;
  reset-names = "stmmaceth";

  snps,mixed-burst;
  snps,tso;

  tx-dma-size = <256>;
  rx-dma-size = <16>;

  snps,axi-config = <&stmmac_axi_setup>;
  snps,mtl-rx-config = <&mtl_rx_setup>;
  snps,mtl-tx-config = <&mtl_tx_setup>;

  phy-mode = "rmii";
  clock_in_out = "input";
  phy-handle = <&rmii_phy>;

  nvmem-cells = <&macphy_bgs>;
  nvmem-cell-names = "bgs";
  status = "disabled";

  mdio: mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <0x1>;
   #size-cells = <0x0>;
   rmii_phy: ethernet-phy@2 {
    compatible = "ethernet-phy-id0044.1400", "ethernet-phy-ieee802.3-c22";
    reg = <2>;
    clocks = <&cru 259>;
    resets = <&cru 458797>;
    phy-is-integrated;
    nvmem-cells = <&macphy_txlevel>;
    nvmem-cell-names = "txlevel";
   };
  };

  stmmac_axi_setup: stmmac-axi-config {
   snps,wr_osr_lmt = <4>;
   snps,rd_osr_lmt = <8>;
   snps,blen = <0 0 0 0 16 8 4>;
  };

  mtl_rx_setup: rx-queues-config {
   snps,rx-queues-to-use = <1>;
   queue0 {
    status = "okay";
   };
  };

  mtl_tx_setup: tx-queues-config {
   snps,tx-queues-to-use = <1>;
   queue0 {
    status = "okay";
   };
  };
 };

 emmc: mmc@ffa90000 {
  compatible = "rockchip,rv1106-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0xffa90000 0x4000>;
  interrupts = <0 48 4>;
  clocks = <&cru 38>, <&cru 37>,
    <&grf_cru 1>, <&grf_cru 2>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  max-frequency = <200000000>;
  rockchip,use-v2-tuning;
  status = "disabled";
 };

 sdmmc: mmc@ffaa0000 {
  compatible = "rockchip,rv1106-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0xffaa0000 0x4000>;
  interrupts = <0 52 4>;
  clocks = <&cru 232>, <&cru 231>,
    <&grf_cru 3>, <&grf_cru 4>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  cd-gpios = <&gpio3 1 0>;
  fifo-depth = <0x100>;
  max-frequency = <200000000>;
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&sdmmc0_clk &sdmmc0_cmd &sdmmc0_det &sdmmc0_bus4>;
  pinctrl-1 = <&sdmmc0_idle_pins &sdmmc0_det>;
  status = "disabled";
 };

 sfc: spi@ffac0000 {
  compatible = "rockchip,sfc";
  reg = <0xffac0000 0x4000>;
  interrupts = <0 53 4>;
  clocks = <&cru 62>, <&cru 61>;
  clock-names = "clk_sfc", "hclk_sfc";
  assigned-clocks = <&cru 62>;
  assigned-clock-rates = <75000000>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 rve: rve@ffad0000 {
  compatible = "rockchip,rve";
  reg = <0xffad0000 0x1000>;
  interrupts = <0 111 4>;
  clocks = <&cru 52>, <&cru 51>;
  clock-names = "aclk_rve", "hclk_rve";
  status = "disabled";
 };

 i2s0_8ch: i2s@ffae0000 {
  compatible = "rockchip,rv1106-i2s-tdm";
  reg = <0xffae0000 0x1000>;
  interrupts = <0 80 4>;
  clocks = <&cru 159>, <&cru 158>, <&cru 49>;
  clock-names = "mclk_tx", "mclk_rx", "hclk";
  dmas = <&dmac 22>, <&dmac 21>;
  dma-names = "tx", "rx";
  resets = <&cru 295007>, <&cru 295014>;
  reset-names = "tx-m", "rx-m";
  rockchip,clk-trcm = <1>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 usbdrd: usbdrd {
  compatible = "rockchip,rv1106-dwc3", "rockchip,rk3399-dwc3";
  clocks = <&cru 101>, <&cru 102>,
    <&cru 100>;
  clock-names = "ref", "utmi", "bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: usb@ffb00000 {
   compatible = "snps,dwc3";
   reg = <0xffb00000 0x100000>;
   interrupts = <0 54 4>;
   resets = <&cru 294983>;
   reset-names = "usb3-otg";
   dr_mode = "otg";
   maximum-speed = "high-speed";
   phys = <&u2phy_otg>;
   phy-names = "usb2-phy";
   phy_type = "utmi_wide";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,dis-tx-ipgap-linecheck-quirk;
   status = "disabled";
  };
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rv1106-pinctrl";
  rockchip,grf = <&ioc>;
  rockchip,pmu = <&pmuioc>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio@ff380000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff380000 0x100>;
   interrupts = <0 5 4>;
   clocks = <&cru 112>, <&cru 113>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 0 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@ff530000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff530000 0x100>;
   interrupts = <0 7 4>;
   clocks = <&cru 212>, <&cru 213>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 32 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@ff540000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff540000 0x100>;
   interrupts = <0 9 4>;
   clocks = <&cru 249>, <&cru 250>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 64 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@ff550000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff550000 0x100>;
   interrupts = <0 11 4>;
   clocks = <&cru 225>, <&cru 226>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 96 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio@ff560000 {
   compatible = "rockchip,gpio-bank";
   reg = <0xff560000 0x100>;
   interrupts = <0 13 4>;
   clocks = <&cru 39>, <&cru 40>;

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pinctrl 0 128 32>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};

# 1 "arch/arm/dts/rv1106-pinctrl.dtsi" 1






# 1 "arch/arm/dts/rockchip-pinconf.dtsi" 1




&pinctrl {

 pcfg_pull_up: pcfg-pull-up {
  bias-pull-up;
 };

 pcfg_pull_down: pcfg-pull-down {
  bias-pull-down;
 };

 pcfg_pull_none: pcfg-pull-none {
  bias-disable;
 };

 pcfg_pull_none_drv_level_0: pcfg-pull-none-drv-level-0 {
  bias-disable;
  drive-strength = <0>;
 };

 pcfg_pull_none_drv_level_1: pcfg-pull-none-drv-level-1 {
  bias-disable;
  drive-strength = <1>;
 };

 pcfg_pull_none_drv_level_2: pcfg-pull-none-drv-level-2 {
  bias-disable;
  drive-strength = <2>;
 };

 pcfg_pull_none_drv_level_3: pcfg-pull-none-drv-level-3 {
  bias-disable;
  drive-strength = <3>;
 };

 pcfg_pull_none_drv_level_4: pcfg-pull-none-drv-level-4 {
  bias-disable;
  drive-strength = <4>;
 };

 pcfg_pull_none_drv_level_5: pcfg-pull-none-drv-level-5 {
  bias-disable;
  drive-strength = <5>;
 };

 pcfg_pull_none_drv_level_6: pcfg-pull-none-drv-level-6 {
  bias-disable;
  drive-strength = <6>;
 };

 pcfg_pull_none_drv_level_7: pcfg-pull-none-drv-level-7 {
  bias-disable;
  drive-strength = <7>;
 };

 pcfg_pull_none_drv_level_8: pcfg-pull-none-drv-level-8 {
  bias-disable;
  drive-strength = <8>;
 };

 pcfg_pull_none_drv_level_9: pcfg-pull-none-drv-level-9 {
  bias-disable;
  drive-strength = <9>;
 };

 pcfg_pull_none_drv_level_10: pcfg-pull-none-drv-level-10 {
  bias-disable;
  drive-strength = <10>;
 };

 pcfg_pull_none_drv_level_11: pcfg-pull-none-drv-level-11 {
  bias-disable;
  drive-strength = <11>;
 };

 pcfg_pull_none_drv_level_12: pcfg-pull-none-drv-level-12 {
  bias-disable;
  drive-strength = <12>;
 };

 pcfg_pull_none_drv_level_13: pcfg-pull-none-drv-level-13 {
  bias-disable;
  drive-strength = <13>;
 };

 pcfg_pull_none_drv_level_14: pcfg-pull-none-drv-level-14 {
  bias-disable;
  drive-strength = <14>;
 };

 pcfg_pull_none_drv_level_15: pcfg-pull-none-drv-level-15 {
  bias-disable;
  drive-strength = <15>;
 };

 pcfg_pull_up_drv_level_0: pcfg-pull-up-drv-level-0 {
  bias-pull-up;
  drive-strength = <0>;
 };

 pcfg_pull_up_drv_level_1: pcfg-pull-up-drv-level-1 {
  bias-pull-up;
  drive-strength = <1>;
 };

 pcfg_pull_up_drv_level_2: pcfg-pull-up-drv-level-2 {
  bias-pull-up;
  drive-strength = <2>;
 };

 pcfg_pull_up_drv_level_3: pcfg-pull-up-drv-level-3 {
  bias-pull-up;
  drive-strength = <3>;
 };

 pcfg_pull_up_drv_level_4: pcfg-pull-up-drv-level-4 {
  bias-pull-up;
  drive-strength = <4>;
 };

 pcfg_pull_up_drv_level_5: pcfg-pull-up-drv-level-5 {
  bias-pull-up;
  drive-strength = <5>;
 };

 pcfg_pull_up_drv_level_6: pcfg-pull-up-drv-level-6 {
  bias-pull-up;
  drive-strength = <6>;
 };

 pcfg_pull_up_drv_level_7: pcfg-pull-up-drv-level-7 {
  bias-pull-up;
  drive-strength = <7>;
 };

 pcfg_pull_up_drv_level_8: pcfg-pull-up-drv-level-8 {
  bias-pull-up;
  drive-strength = <8>;
 };

 pcfg_pull_up_drv_level_9: pcfg-pull-up-drv-level-9 {
  bias-pull-up;
  drive-strength = <9>;
 };

 pcfg_pull_up_drv_level_10: pcfg-pull-up-drv-level-10 {
  bias-pull-up;
  drive-strength = <10>;
 };

 pcfg_pull_up_drv_level_11: pcfg-pull-up-drv-level-11 {
  bias-pull-up;
  drive-strength = <11>;
 };

 pcfg_pull_up_drv_level_12: pcfg-pull-up-drv-level-12 {
  bias-pull-up;
  drive-strength = <12>;
 };

 pcfg_pull_up_drv_level_13: pcfg-pull-up-drv-level-13 {
  bias-pull-up;
  drive-strength = <13>;
 };

 pcfg_pull_up_drv_level_14: pcfg-pull-up-drv-level-14 {
  bias-pull-up;
  drive-strength = <14>;
 };

 pcfg_pull_up_drv_level_15: pcfg-pull-up-drv-level-15 {
  bias-pull-up;
  drive-strength = <15>;
 };

 pcfg_pull_down_drv_level_0: pcfg-pull-down-drv-level-0 {
  bias-pull-down;
  drive-strength = <0>;
 };

 pcfg_pull_down_drv_level_1: pcfg-pull-down-drv-level-1 {
  bias-pull-down;
  drive-strength = <1>;
 };

 pcfg_pull_down_drv_level_2: pcfg-pull-down-drv-level-2 {
  bias-pull-down;
  drive-strength = <2>;
 };

 pcfg_pull_down_drv_level_3: pcfg-pull-down-drv-level-3 {
  bias-pull-down;
  drive-strength = <3>;
 };

 pcfg_pull_down_drv_level_4: pcfg-pull-down-drv-level-4 {
  bias-pull-down;
  drive-strength = <4>;
 };

 pcfg_pull_down_drv_level_5: pcfg-pull-down-drv-level-5 {
  bias-pull-down;
  drive-strength = <5>;
 };

 pcfg_pull_down_drv_level_6: pcfg-pull-down-drv-level-6 {
  bias-pull-down;
  drive-strength = <6>;
 };

 pcfg_pull_down_drv_level_7: pcfg-pull-down-drv-level-7 {
  bias-pull-down;
  drive-strength = <7>;
 };

 pcfg_pull_down_drv_level_8: pcfg-pull-down-drv-level-8 {
  bias-pull-down;
  drive-strength = <8>;
 };

 pcfg_pull_down_drv_level_9: pcfg-pull-down-drv-level-9 {
  bias-pull-down;
  drive-strength = <9>;
 };

 pcfg_pull_down_drv_level_10: pcfg-pull-down-drv-level-10 {
  bias-pull-down;
  drive-strength = <10>;
 };

 pcfg_pull_down_drv_level_11: pcfg-pull-down-drv-level-11 {
  bias-pull-down;
  drive-strength = <11>;
 };

 pcfg_pull_down_drv_level_12: pcfg-pull-down-drv-level-12 {
  bias-pull-down;
  drive-strength = <12>;
 };

 pcfg_pull_down_drv_level_13: pcfg-pull-down-drv-level-13 {
  bias-pull-down;
  drive-strength = <13>;
 };

 pcfg_pull_down_drv_level_14: pcfg-pull-down-drv-level-14 {
  bias-pull-down;
  drive-strength = <14>;
 };

 pcfg_pull_down_drv_level_15: pcfg-pull-down-drv-level-15 {
  bias-pull-down;
  drive-strength = <15>;
 };

 pcfg_pull_up_smt: pcfg-pull-up-smt {
  bias-pull-up;
  input-schmitt-enable;
 };

 pcfg_pull_down_smt: pcfg-pull-down-smt {
  bias-pull-down;
  input-schmitt-enable;
 };

 pcfg_pull_none_smt: pcfg-pull-none-smt {
  bias-disable;
  input-schmitt-enable;
 };

 pcfg_pull_none_drv_level_0_smt: pcfg-pull-none-drv-level-0-smt {
  bias-disable;
  drive-strength = <0>;
  input-schmitt-enable;
 };

 pcfg_output_high: pcfg-output-high {
  output-high;
 };

 pcfg_output_low: pcfg-output-low {
  output-low;
 };
};
# 8 "arch/arm/dts/rv1106-pinctrl.dtsi" 2





&pinctrl {
 adc {
  adc_pins: adc-pins {
   rockchip,pins =

    <4 16 1 &pcfg_pull_none>,

    <4 17 1 &pcfg_pull_none>;
  };
 };

 avs {
  avs_pins: avs-pins {
   rockchip,pins =

    <1 2 2 &pcfg_pull_none>;
  };
 };

 clk {
  clk_32k: clk-32k {
   rockchip,pins =

    <0 0 2 &pcfg_pull_none>;
  };
  clk_refout: clk-refout {
   rockchip,pins =

    <0 0 3 &pcfg_pull_none>;
  };
 };

 dsmaudio {
  dsmaudio_pins: dsmaudio-pins {
   rockchip,pins =

    <1 27 7 &pcfg_pull_none>,

    <1 26 7 &pcfg_pull_none>;
  };
 };

 emmc {
  emmc_bus8: emmc-bus8 {
   rockchip,pins =

    <4 4 1 &pcfg_pull_up_drv_level_2>,

    <4 3 1 &pcfg_pull_up_drv_level_2>,

    <4 2 1 &pcfg_pull_up_drv_level_2>,

    <4 6 1 &pcfg_pull_up_drv_level_2>,

    <4 5 1 &pcfg_pull_up_drv_level_2>,

    <4 7 1 &pcfg_pull_up_drv_level_2>,

    <4 1 1 &pcfg_pull_up_drv_level_2>,

    <4 0 1 &pcfg_pull_up_drv_level_2>;
  };

  emmc_clk: emmc-clk {
   rockchip,pins =

    <4 9 1 &pcfg_pull_up_drv_level_2>;
  };

  emmc_cmd: emmc-cmd {
   rockchip,pins =

    <4 8 1 &pcfg_pull_up_drv_level_2>;
  };
 };

 flash {
  flash_pins: flash-pins {
   rockchip,pins =

    <2 6 6 &pcfg_pull_none>;
  };
 };

 fspi {
  fspi_pins: fspi-pins {
   rockchip,pins =

    <4 9 2 &pcfg_pull_up_drv_level_2>,

    <4 4 2 &pcfg_pull_none>,

    <4 3 2 &pcfg_pull_none>,

    <4 2 2 &pcfg_pull_none>,

    <4 6 2 &pcfg_pull_none>;
  };

  fspi_cs0: fspi-cs0 {
   rockchip,pins =

    <4 8 2 &pcfg_pull_up>;
  };
 };

 hpmcu {
  hpmcum0_pins: hpmcum0-pins {
   rockchip,pins =

    <1 10 3 &pcfg_pull_none>,

    <1 11 3 &pcfg_pull_none>;
  };

  hpmcum1_pins: hpmcum1-pins {
   rockchip,pins =

    <3 7 4 &pcfg_pull_none>,

    <3 6 4 &pcfg_pull_none>;
  };
 };

 i2c0 {
  i2c0m0_xfer: i2c0m0-xfer {
   rockchip,pins =

    <1 3 2 &pcfg_pull_none_smt>,

    <1 4 2 &pcfg_pull_none_smt>;
  };

  i2c0m1_xfer: i2c0m1-xfer {
   rockchip,pins =

    <4 1 4 &pcfg_pull_none_smt>,

    <4 0 4 &pcfg_pull_none_smt>;
  };

  i2c0m2_xfer: i2c0m2-xfer {
   rockchip,pins =

    <3 4 3 &pcfg_pull_none_smt>,

    <3 5 3 &pcfg_pull_none_smt>;
  };
 };

 i2c1 {
  i2c1m0_xfer: i2c1m0-xfer {
   rockchip,pins =

    <0 5 1 &pcfg_pull_none_smt>,

    <0 6 1 &pcfg_pull_none_smt>;
  };

  i2c1m1_xfer: i2c1m1-xfer {
   rockchip,pins =

    <2 8 2 &pcfg_pull_none_smt>,

    <2 9 2 &pcfg_pull_none_smt>;
  };
 };

 i2c2 {
  i2c2m0_xfer: i2c2m0-xfer {
   rockchip,pins =

    <1 0 2 &pcfg_pull_none_smt>,

    <1 1 2 &pcfg_pull_none_smt>;
  };

  i2c2m1_xfer: i2c2m1-xfer {
   rockchip,pins =

    <4 7 4 &pcfg_pull_none_smt>,

    <4 5 4 &pcfg_pull_none_smt>;
  };
 };

 i2c3 {
  i2c3m0_xfer: i2c3m0-xfer {
   rockchip,pins =

    <2 6 5 &pcfg_pull_none_smt>,

    <2 7 5 &pcfg_pull_none_smt>;
  };

  i2c3m1_xfer: i2c3m1-xfer {
   rockchip,pins =

    <1 27 3 &pcfg_pull_none_smt>,

    <1 26 3 &pcfg_pull_none_smt>;
  };

  i2c3m2_xfer: i2c3m2-xfer {
   rockchip,pins =

    <3 25 3 &pcfg_pull_none_smt>,

    <3 26 3 &pcfg_pull_none_smt>;
  };
 };

 i2c4 {
  i2c4m0_xfer: i2c4m0-xfer {
   rockchip,pins =

    <2 1 5 &pcfg_pull_none_smt>,

    <2 0 5 &pcfg_pull_none_smt>;
  };

  i2c4m1_xfer: i2c4m1-xfer {
   rockchip,pins =

    <1 18 4 &pcfg_pull_none_smt>,

    <1 19 4 &pcfg_pull_none_smt>;
  };

  i2c4m2_xfer: i2c4m2-xfer {
   rockchip,pins =

    <3 23 3 &pcfg_pull_none_smt>,

    <3 24 3 &pcfg_pull_none_smt>;
  };
 };

 i2s0 {
  i2s0_pins: i2s0-pins {
   rockchip,pins =

    <2 1 2 &pcfg_pull_none>,

    <2 2 2 &pcfg_pull_none>,

    <2 0 2 &pcfg_pull_none>,

    <2 5 2 &pcfg_pull_none>,

    <2 4 2 &pcfg_pull_none>,

    <2 7 2 &pcfg_pull_none>,

    <2 6 2 &pcfg_pull_none>,

    <2 3 2 &pcfg_pull_none>;
  };
 };

 lcd {
  lcd_pins: lcd-pins {
   rockchip,pins =

    <1 27 1 &pcfg_pull_none>,

    <1 23 1 &pcfg_pull_none>,

    <1 22 1 &pcfg_pull_none>,

    <1 21 1 &pcfg_pull_none>,

    <1 20 1 &pcfg_pull_none>,

    <1 19 1 &pcfg_pull_none>,

    <1 18 1 &pcfg_pull_none>,

    <1 17 1 &pcfg_pull_none>,

    <1 16 1 &pcfg_pull_none>,

    <2 0 3 &pcfg_pull_none>,

    <2 1 3 &pcfg_pull_none>,

    <2 2 3 &pcfg_pull_none>,

    <2 3 3 &pcfg_pull_none>,

    <2 4 3 &pcfg_pull_none>,

    <2 5 3 &pcfg_pull_none>,

    <2 6 3 &pcfg_pull_none>,

    <2 7 3 &pcfg_pull_none>,

    <2 8 3 &pcfg_pull_none>,

    <2 9 3 &pcfg_pull_none>,

    <1 24 1 &pcfg_pull_none>,

    <1 25 1 &pcfg_pull_none>,

    <1 26 1 &pcfg_pull_none>;
  };
 };

 lpmcu {
  lpmcum0_pins: lpmcum0-pins {
   rockchip,pins =

    <1 10 4 &pcfg_pull_none>,

    <1 11 4 &pcfg_pull_none>;
  };

  lpmcum1_pins: lpmcum1-pins {
   rockchip,pins =

    <3 4 4 &pcfg_pull_none>,

    <3 5 4 &pcfg_pull_none>;
  };
 };

 mipi {
  mipi_pins: mipi-pins {
   rockchip,pins =

    <3 16 2 &pcfg_pull_none>,

    <3 17 2 &pcfg_pull_none>,

    <3 10 2 &pcfg_pull_none>,

    <3 11 2 &pcfg_pull_none>,

    <3 18 2 &pcfg_pull_none>,

    <3 19 2 &pcfg_pull_none>,

    <3 14 2 &pcfg_pull_none>,

    <3 15 2 &pcfg_pull_none>,

    <3 12 2 &pcfg_pull_none>,

    <3 13 2 &pcfg_pull_none>,

    <3 8 2 &pcfg_pull_none>,

    <3 9 2 &pcfg_pull_none>,

    <3 20 2 &pcfg_pull_none>,

    <3 22 3 &pcfg_pull_none>;
  };
 };

 pmic {
  pmicm0_pins: pmicm0-pins {
   rockchip,pins =

    <0 4 1 &pcfg_pull_none>;
  };

  pmicm1_pins: pmicm1-pins {
   rockchip,pins =

    <0 3 1 &pcfg_pull_none>;
  };
 };

 pmu {
  pmu_pins: pmu-pins {
   rockchip,pins =

    <1 1 3 &pcfg_pull_none>;
  };
 };

 prelight {
  prelight_pins: prelight-pins {
   rockchip,pins =

    <2 7 6 &pcfg_pull_none>;
  };
 };

 pwm0 {
  pwm0m0_pins: pwm0m0-pins {
   rockchip,pins =

    <1 2 1 &pcfg_pull_none>;
  };

  pwm0m1_pins: pwm0m1-pins {
   rockchip,pins =

    <1 26 6 &pcfg_pull_none>;
  };
 };

 pwm1 {
  pwm1m0_pins: pwm1m0-pins {
   rockchip,pins =

    <0 4 2 &pcfg_pull_none>;
  };

  pwm1m1_pins: pwm1m1-pins {
   rockchip,pins =

    <4 17 2 &pcfg_pull_none>;
  };

  pwm1m2_pins: pwm1m2-pins {
   rockchip,pins =

    <3 27 2 &pcfg_pull_none>;
  };
 };

 pwm2 {
  pwm2m0_pins: pwm2m0-pins {
   rockchip,pins =

    <0 1 2 &pcfg_pull_none>;
  };

  pwm2m1_pins: pwm2m1-pins {
   rockchip,pins =

    <2 6 4 &pcfg_pull_none>;
  };

  pwm2m2_pins: pwm2m2-pins {
   rockchip,pins =

    <1 16 3 &pcfg_pull_none>;
  };
 };

 pwm3 {
  pwm3m0_pins: pwm3m0-pins {
   rockchip,pins =

    <0 2 1 &pcfg_pull_none>;
  };

  pwm3m1_pins: pwm3m1-pins {
   rockchip,pins =

    <1 8 2 &pcfg_pull_none>;
  };

  pwm3m2_pins: pwm3m2-pins {
   rockchip,pins =

    <1 24 3 &pcfg_pull_none>;
  };
 };

 pwm4 {
  pwm4m0_pins: pwm4m0-pins {
   rockchip,pins =

    <1 1 4 &pcfg_pull_none>;
  };

  pwm4m1_pins: pwm4m1-pins {
   rockchip,pins =

    <2 7 4 &pcfg_pull_none>;
  };

  pwm4m2_pins: pwm4m2-pins {
   rockchip,pins =

    <1 17 3 &pcfg_pull_none>;
  };
 };

 pwm5 {
  pwm5m0_pins: pwm5m0-pins {
   rockchip,pins =

    <0 5 3 &pcfg_pull_none>;
  };

  pwm5m1_pins: pwm5m1-pins {
   rockchip,pins =

    <2 8 4 &pcfg_pull_none>;
  };

  pwm5m2_pins: pwm5m2-pins {
   rockchip,pins =

    <1 18 3 &pcfg_pull_none>;
  };
 };

 pwm6 {
  pwm6m0_pins: pwm6m0-pins {
   rockchip,pins =

    <0 6 3 &pcfg_pull_none>;
  };

  pwm6m1_pins: pwm6m1-pins {
   rockchip,pins =

    <2 9 4 &pcfg_pull_none>;
  };

  pwm6m2_pins: pwm6m2-pins {
   rockchip,pins =

    <1 19 3 &pcfg_pull_none>;
  };
 };

 pwm7 {
  pwm7m0_pins: pwm7m0-pins {
   rockchip,pins =

    <1 0 3 &pcfg_pull_none>;
  };

  pwm7m1_pins: pwm7m1-pins {
   rockchip,pins =

    <1 9 2 &pcfg_pull_none>;
  };

  pwm7m2_pins: pwm7m2-pins {
   rockchip,pins =

    <3 22 2 &pcfg_pull_none>;
  };
 };

 pwm8 {
  pwm8m0_pins: pwm8m0-pins {
   rockchip,pins =

    <3 3 4 &pcfg_pull_none>;
  };

  pwm8m1_pins: pwm8m1-pins {
   rockchip,pins =

    <1 20 3 &pcfg_pull_none>;
  };
 };

 pwm9 {
  pwm9m0_pins: pwm9m0-pins {
   rockchip,pins =

    <3 2 4 &pcfg_pull_none>;
  };

  pwm9m1_pins: pwm9m1-pins {
   rockchip,pins =

    <1 21 3 &pcfg_pull_none>;
  };
 };

 pwm10 {
  pwm10m0_pins: pwm10m0-pins {
   rockchip,pins =

    <3 4 5 &pcfg_pull_none>;
  };

  pwm10m1_pins: pwm10m1-pins {
   rockchip,pins =

    <1 22 3 &pcfg_pull_none>;
  };

  pwm10m2_pins: pwm10m2-pins {
   rockchip,pins =

    <1 25 3 &pcfg_pull_none>;
  };
 };

 pwm11 {
  pwm11m0_pins: pwm11m0-pins {
   rockchip,pins =

    <3 5 5 &pcfg_pull_none>;
  };

  pwm11m1_pins: pwm11m1-pins {
   rockchip,pins =

    <1 23 3 &pcfg_pull_none>;
  };

  pwm11m2_pins: pwm11m2-pins {
   rockchip,pins =

    <1 27 5 &pcfg_pull_none>;
  };
 };

 rtc {
  rtc_pins: rtc-pins {
   rockchip,pins =

    <0 0 4 &pcfg_pull_none>;
  };
 };

 sdmmc0: sdmmc0 {
  sdmmc0_bus4: sdmmc0-bus4 {
   rockchip,pins =

    <3 3 1 &pcfg_pull_up_drv_level_2>,

    <3 2 1 &pcfg_pull_up_drv_level_2>,

    <3 7 1 &pcfg_pull_up_drv_level_2>,

    <3 6 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc0_clk: sdmmc0-clk {
   rockchip,pins =

    <3 4 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc0_cmd: sdmmc0-cmd {
   rockchip,pins =

    <3 5 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc0_det: sdmmc0-det {
   rockchip,pins =

    <3 1 1 &pcfg_pull_up>;
  };

  sdmmc0_idle_pins: sdmmc0-idle-pins {
   rockchip,pins =

    <3 3 1 &pcfg_pull_down>,

    <3 2 1 &pcfg_pull_down>,

    <3 7 1 &pcfg_pull_down>,

    <3 6 1 &pcfg_pull_down>,

    <3 4 1 &pcfg_pull_down>,

    <3 5 1 &pcfg_pull_down>;
  };
 };

 sdmmc1 {
  sdmmc1m0_bus4: sdmmc1m0-bus4 {
   rockchip,pins =

    <2 1 1 &pcfg_pull_up_drv_level_2>,

    <2 0 1 &pcfg_pull_up_drv_level_2>,

    <2 5 1 &pcfg_pull_up_drv_level_2>,

    <2 4 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m0_clk: sdmmc1m0-clk {
   rockchip,pins =

    <2 2 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m0_cmd: sdmmc1m0-cmd {
   rockchip,pins =

    <2 3 1 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m1_bus4: sdmmc1m1-bus4 {
   rockchip,pins =

    <1 17 5 &pcfg_pull_up_drv_level_2>,

    <1 16 5 &pcfg_pull_up_drv_level_2>,

    <1 21 5 &pcfg_pull_up_drv_level_2>,

    <1 20 5 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m1_clk: sdmmc1m1-clk {
   rockchip,pins =

    <1 18 5 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m1_cmd: sdmmc1m1-cmd {
   rockchip,pins =

    <1 19 5 &pcfg_pull_up_drv_level_2>;
  };

  sdmmc1m1_idle_pins: sdmmc1m1-idle-pins {
   rockchip,pins =

    <1 17 5 &pcfg_pull_down>,

    <1 16 5 &pcfg_pull_down>,

    <1 21 5 &pcfg_pull_down>,

    <1 20 5 &pcfg_pull_down>,

    <1 18 5 &pcfg_pull_down>,

    <1 19 5 &pcfg_pull_down>;
  };
 };

 spi0 {
  spi0m0_pins: spi0m0-pins {
   rockchip,pins =

    <1 17 4 &pcfg_pull_none>,

    <1 19 6 &pcfg_pull_none>,

    <1 18 6 &pcfg_pull_none>;
  };

  spi0m0_cs0: spi0m0-cs0 {
   rockchip,pins =

    <1 16 4 &pcfg_pull_none>;
  };

  spi0m0_cs1: spi0m0-cs1 {
   rockchip,pins =

    <1 26 5 &pcfg_pull_none>;
  };
 };

 spi1 {
  spi1m0_pins: spi1m0-pins {
   rockchip,pins =

    <4 7 2 &pcfg_pull_none>,

    <4 0 2 &pcfg_pull_none>,

    <4 1 2 &pcfg_pull_none>;
  };

  spi1m0_cs0: spi1m0-cs0 {
   rockchip,pins =

    <4 5 2 &pcfg_pull_none>;
  };

  spi1m0_cs1: spi1m0-cs1 {
   rockchip,pins =

    <1 9 3 &pcfg_pull_none>;
  };
 };

 uart0 {
  uart0m0_xfer: uart0m0-xfer {
   rockchip,pins =

    <0 0 1 &pcfg_pull_up>,

    <0 1 1 &pcfg_pull_up>;
  };

  uart0m1_xfer: uart0m1-xfer {
   rockchip,pins =

    <2 8 1 &pcfg_pull_up>,

    <2 9 1 &pcfg_pull_up>;
  };

  uart0m1_ctsn: uart0m1-ctsn {
   rockchip,pins =

    <2 7 1 &pcfg_pull_none>;
  };
  uart0m1_rtsn: uart0m1-rtsn {
   rockchip,pins =

    <2 6 1 &pcfg_pull_none>;
  };

  uart0m2_xfer: uart0m2-xfer {
   rockchip,pins =

    <4 0 3 &pcfg_pull_up>,

    <4 1 3 &pcfg_pull_up>;
  };
 };

 uart1 {
  uart1m0_xfer: uart1m0-xfer {
   rockchip,pins =

    <1 4 1 &pcfg_pull_up>,

    <1 3 1 &pcfg_pull_up>;
  };

  uart1m0_ctsn: uart1m0-ctsn {
   rockchip,pins =

    <0 6 2 &pcfg_pull_none>;
  };
  uart1m0_rtsn: uart1m0-rtsn {
   rockchip,pins =

    <0 5 2 &pcfg_pull_none>;
  };

  uart1m1_xfer: uart1m1-xfer {
   rockchip,pins =

    <2 5 4 &pcfg_pull_up>,

    <2 4 4 &pcfg_pull_up>;
  };

  uart1m1_ctsn: uart1m1-ctsn {
   rockchip,pins =

    <2 0 4 &pcfg_pull_none>;
  };
  uart1m1_rtsn: uart1m1-rtsn {
   rockchip,pins =

    <2 1 4 &pcfg_pull_none>;
  };

  uart1m2_xfer: uart1m2-xfer {
   rockchip,pins =

    <4 7 3 &pcfg_pull_up>,

    <4 5 3 &pcfg_pull_up>;
  };
 };

 uart2 {
  uart2m0_xfer: uart2m0-xfer {
   rockchip,pins =

    <3 3 2 &pcfg_pull_up>,

    <3 2 2 &pcfg_pull_up>;
  };

  uart2m1_xfer: uart2m1-xfer {
   rockchip,pins =

    <1 11 2 &pcfg_pull_up>,

    <1 10 2 &pcfg_pull_up>;
  };
 };

 uart3 {
  uart3m0_xfer: uart3m0-xfer {
   rockchip,pins =

    <1 1 1 &pcfg_pull_up>,

    <1 0 1 &pcfg_pull_up>;
  };

  uart3m1_xfer: uart3m1-xfer {
   rockchip,pins =

    <1 25 5 &pcfg_pull_up>,

    <1 24 5 &pcfg_pull_up>;
  };
 };

 uart4 {
  uart4m0_xfer: uart4m0-xfer {
   rockchip,pins =

    <1 8 1 &pcfg_pull_up>,

    <1 9 1 &pcfg_pull_up>;
  };

  uart4m1_xfer: uart4m1-xfer {
   rockchip,pins =

    <1 20 4 &pcfg_pull_up>,

    <1 21 4 &pcfg_pull_up>;
  };

  uart4m1_ctsn: uart4m1-ctsn {
   rockchip,pins =

    <1 23 4 &pcfg_pull_none>;
  };
  uart4m1_rtsn: uart4m1-rtsn {
   rockchip,pins =

    <1 22 4 &pcfg_pull_none>;
  };
 };

 uart5 {
  uart5m0_xfer: uart5m0-xfer {
   rockchip,pins =

    <3 7 2 &pcfg_pull_up>,

    <3 6 2 &pcfg_pull_up>;
  };

  uart5m0_ctsn: uart5m0-ctsn {
   rockchip,pins =

    <3 5 2 &pcfg_pull_none>;
  };
  uart5m0_rtsn: uart5m0-rtsn {
   rockchip,pins =

    <3 4 2 &pcfg_pull_none>;
  };

  uart5m1_xfer: uart5m1-xfer {
   rockchip,pins =

    <1 26 4 &pcfg_pull_up>,

    <1 27 4 &pcfg_pull_up>;
  };

  uart5m1_ctsn: uart5m1-ctsn {
   rockchip,pins =

    <1 25 4 &pcfg_pull_none>;
  };
  uart5m1_rtsn: uart5m1-rtsn {
   rockchip,pins =

    <1 24 4 &pcfg_pull_none>;
  };

  uart5m2_xfer: uart5m2-xfer {
   rockchip,pins =

    <3 24 2 &pcfg_pull_up>,

    <3 23 2 &pcfg_pull_up>;
  };

  uart5m2_ctsn: uart5m2-ctsn {
   rockchip,pins =

    <3 26 2 &pcfg_pull_none>;
  };
  uart5m2_rtsn: uart5m2-rtsn {
   rockchip,pins =

    <3 25 2 &pcfg_pull_none>;
  };
 };

 vicap {
  vicapm0_pins: vicapm0-pins {
   rockchip,pins =

    <3 18 1 &pcfg_pull_none>,

    <3 20 1 &pcfg_pull_none>,

    <3 8 1 &pcfg_pull_none>,

    <3 9 1 &pcfg_pull_none>,

    <3 10 1 &pcfg_pull_none>,

    <3 11 1 &pcfg_pull_none>,

    <3 12 1 &pcfg_pull_none>,

    <3 13 1 &pcfg_pull_none>,

    <3 14 1 &pcfg_pull_none>,

    <3 15 1 &pcfg_pull_none>,

    <3 16 1 &pcfg_pull_none>,

    <3 17 1 &pcfg_pull_none>,

    <3 19 1 &pcfg_pull_none>,

    <3 21 1 &pcfg_pull_none>;
  };

  vicapm1_pins: vicapm1-pins {
   rockchip,pins =

    <1 24 2 &pcfg_pull_none>,

    <1 27 2 &pcfg_pull_none>,

    <1 2 3 &pcfg_pull_none>,

    <1 9 4 &pcfg_pull_none>,

    <1 16 2 &pcfg_pull_none>,

    <1 17 2 &pcfg_pull_none>,

    <1 18 2 &pcfg_pull_none>,

    <1 19 2 &pcfg_pull_none>,

    <1 20 2 &pcfg_pull_none>,

    <1 21 2 &pcfg_pull_none>,

    <1 22 2 &pcfg_pull_none>,

    <1 23 2 &pcfg_pull_none>,

    <1 25 2 &pcfg_pull_none>,

    <1 26 2 &pcfg_pull_none>;
  };

  vicap_d10: vicap-d10 {
   rockchip,pins =

    <3 22 1 &pcfg_pull_none>;
  };
  vicap_d11: vicap-d11 {
   rockchip,pins =

    <3 23 1 &pcfg_pull_none>;
  };
  vicap_d12: vicap-d12 {
   rockchip,pins =

    <3 24 1 &pcfg_pull_none>;
  };
  vicap_d13: vicap-d13 {
   rockchip,pins =

    <3 25 1 &pcfg_pull_none>;
  };
  vicap_d14: vicap-d14 {
   rockchip,pins =

    <3 26 1 &pcfg_pull_none>;
  };
  vicap_d15: vicap-d15 {
   rockchip,pins =

    <3 27 1 &pcfg_pull_none>;
  };
 };
};
# 1282 "arch/arm/dts/rv1106.dtsi" 2
# 9 "arch/arm/dts/.rv1106-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rv1106-u-boot.dtsi" 1






/ {
 aliases {
  mmc1 = &sdmmc;
  mmc0 = &emmc;
 };

 chosen {
  stdout-path = &uart2;
  u-boot,spl-boot-order = &sdmmc, &spi_nor, &spi_nand, &emmc;
 };

 secure-otp@ff3fd8000 {
  compatible = "rockchip,rv1106-secure-otp";
  reg = <0xff3d8000 0x4000>;
  secure_conf = <0xff07a018>;
  cru_rst_addr = <0xff3bca08>;
  mask_addr = <0xff3dc000>;
  u-boot,dm-spl;
  status = "okay";
 };
};

&emmc {
 mmc-ecsd = <0x3F000>;
 bus-width = <8>;
 mmc-hs200-1_8v;
 u-boot,dm-spl;
 status = "okay";
};

&cru {
 u-boot,dm-spl;
 status = "okay";
};

&gmac {
 u-boot,dm-spl;
 status = "okay";
};

&grf {
 u-boot,dm-spl;
 status = "okay";
};

&grf_cru {
 u-boot,dm-spl;
 status = "okay";
};

&mdio {
 u-boot,dm-spl;
 status = "okay";
};

&rmii_phy {
 u-boot,dm-spl;
 status = "okay";
};

&sdmmc {
 u-boot,dm-spl;
 pwr-en-gpios = <&gpio0 1 1>;
 status = "okay";
};

&sdmmc0 {
 u-boot,dm-spl;
};

&sdmmc0_bus4 {
 u-boot,dm-spl;
};

&sdmmc0_clk {
 u-boot,dm-spl;
};

&sdmmc0_cmd {
 u-boot,dm-spl;
};

&sdmmc0_det {
 u-boot,dm-spl;
};

&sdmmc0_idle_pins {
 u-boot,dm-spl;
};

&sdmmc1m1_idle_pins {
 u-boot,dm-spl;
};

&pinctrl {
 u-boot,dm-spl;
 status = "okay";
};

&ioc {
 u-boot,dm-spl;
 status = "okay";
};

&pmuioc {
 u-boot,dm-spl;
 status = "okay";
};

&pcfg_pull_up_drv_level_2 {
 u-boot,dm-spl;
};

&pcfg_pull_up {
 u-boot,dm-spl;
};

&pcfg_pull_down{
 u-boot,dm-spl;
};

&gpio0 {
 u-boot,dm-spl;
 status = "okay";
};

&gpio1 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio2 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&gpio3 {
 u-boot,dm-spl;
 status = "okay";
};

&gpio4 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&crypto {
 u-boot,dm-spl;
 clocks = <&cru 27>, <&cru 28>;
 clock-frequency = <300000000>, <300000000>;
 status = "okay";
};

&rng {
 u-boot,dm-spl;
 status = "okay";
};

&saradc {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&sfc {
 u-boot,dm-spl;
 status = "okay";

 #address-cells = <1>;
 #size-cells = <0>;
 spi_nand: flash@0 {
  u-boot,dm-spl;
  compatible = "spi-nand";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <80000000>;
 };

 spi_nor: flash@1 {
  u-boot,dm-spl;
  compatible = "jedec,spi-nor";
  label = "sfc_nor";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <100000000>;
 };
};

&u2phy {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&u2phy_otg {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbdrd {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usbdrd_dwc3 {
 u-boot,dm-pre-reloc;
 status = "okay";
};
# 10 "arch/arm/dts/.rv1106-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 11 "arch/arm/dts/.rv1106-evb.dtb.pre.tmp" 2

/ {
 model = "Rockchip RV1106 EVB Board";
 compatible = "rockchip,rv1106-evb", "rockchip,rv1106";

 adc-keys {
  compatible = "adc-keys";
  io-channels = <&saradc 0>;
  io-channel-names = "buttons";
  keyup-threshold-microvolt = <1800000>;
  u-boot,dm-pre-reloc;
  status = "okay";

  volumeup-key {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <1750>;
  };
 };
};

&hw_decompress {
 u-boot,dm-spl;
 status = "okay";
};
