#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Nov 15 16:06:17 2021
# Process ID: 238739
# Current directory: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2
# Command line: vivado -log hweval_montgomery.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hweval_montgomery.tcl
# Log file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/hweval_montgomery.vds
# Journal file: /home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source hweval_montgomery.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2207] Repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_ipcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yz/.local/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top hweval_montgomery -part xc7z020clg400-1 -gated_clock_conversion auto -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 238823
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.105 ; gain = 0.000 ; free physical = 1512 ; free virtual = 11170
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hweval_montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'montgomery' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:193]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:53]
INFO: [Synth 8-6157] synthesizing module 'carry_sel_adder_dsp' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-638] synthesizing module 'adder_DSP' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 42 - type: integer 
	Parameter C_B_WIDTH bound to: 42 - type: integer 
	Parameter C_OUT_WIDTH bound to: 42 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 1 - type: integer 
	Parameter C_HAS_C_OUT bound to: 1 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'adder_DSP' (8#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.srcs/sources_1/ip/adder_DSP/synth/adder_DSP.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'carry_sel_adder_dsp' (9#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:27]
INFO: [Synth 8-226] default block is never used [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:94]
INFO: [Synth 8-6155] done synthesizing module 'mpadder' (10#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/adder.v:53]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:74]
WARNING: [Synth 8-689] width (1028) of port connection 'in_a' does not match port width (1027) of module 'mpadder' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:94]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (11#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:3]
INFO: [Synth 8-6157] synthesizing module 'conditional_sub' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conditional_sub' (12#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:126]
WARNING: [Synth 8-689] width (1028) of port connection 'in_c' does not match port width (1027) of module 'conditional_sub' [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:225]
INFO: [Synth 8-6155] done synthesizing module 'montgomery' (13#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/montgomery.v:193]
INFO: [Synth 8-6155] done synthesizing module 'hweval_montgomery' (14#1) [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/src/rtl/hweval_montgomery.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2415.836 ; gain = 21.730 ; free physical = 2280 ; free virtual = 11940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2430.680 ; gain = 36.574 ; free physical = 2282 ; free virtual = 11941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2430.680 ; gain = 36.574 ; free physical = 2282 ; free virtual = 11941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2438.617 ; gain = 0.000 ; free physical = 2217 ; free virtual = 11877
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl:7]
Finished Sourcing Tcl File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/tcl/constraints.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hweval_montgomery_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hweval_montgomery_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2731.117 ; gain = 0.000 ; free physical = 2002 ; free virtual = 11662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2731.117 ; gain = 0.000 ; free physical = 2002 ; free virtual = 11662
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2264 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2264 ; free virtual = 11924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[1].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[2].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[3].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[4].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[5].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[6].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[7].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[8].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[9].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[10].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[11].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[12].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[13].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[14].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[15].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[16].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[17].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[18].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[19].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[20].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[21].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[22].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[23].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/adder_0/adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[1].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[2].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[3].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[4].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[5].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[6].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[7].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[8].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[9].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[10].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[11].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[12].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[13].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[14].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[15].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[16].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[17].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[18].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[19].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[20].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[21].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[22].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[23].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/adder_0/adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[1].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[2].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[3].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[4].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[5].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[6].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[7].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[8].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[9].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[10].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[11].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[12].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[13].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[14].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[15].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[16].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[17].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[18].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[19].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[20].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[21].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[22].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[23].adder_i /adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/adder_0/adder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[1].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[2].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[3].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[4].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[5].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[6].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[7].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[8].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[9].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[10].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[11].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[12].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[13].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[14].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[15].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[16].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[17].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[18].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[19].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[20].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[21].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[22].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/\genblk1[23].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_B/adder_0/adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[1].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[2].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[3].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[4].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[5].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[6].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[7].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[8].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[9].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[10].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[11].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[12].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[13].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[14].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[15].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[16].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[17].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[18].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[19].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[20].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[21].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[22].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/\genblk1[23].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/multi/adder_M/adder_0/adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[1].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[2].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[3].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[4].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[5].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[6].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[7].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[8].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[9].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[10].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[11].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[12].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[13].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[14].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[15].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[16].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[17].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[18].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[19].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[20].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[21].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[22].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/\genblk1[23].adder_i /adder_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for montgomery_instance/sub/subtractor/adder_0/adder_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2238 ; free virtual = 11898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hweval_montgomery'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'hweval_montgomery'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2236 ; free virtual = 11900
---------------------------------------------------------------------------------
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[1].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[1].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[2].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[2].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[3].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[3].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[4].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[4].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[5].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[5].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[6].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[6].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[7].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[7].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[8].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[8].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[9].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[9].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[10].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[10].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[11].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[11].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[12].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[12].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[13].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[13].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[14].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[14].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[15].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[15].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[16].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[16].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[17].adder_i/adder_0' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0' of module 'c_addsub_v12_0_14'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'adder_DSP:/U0/xst_addsub' of module 'c_addsub_v12_0_14_viv'. So gated clock conversion will not be possible for this module.
WARNING: [Synth 8-5866] 'keep_hierarchy' attribute is found on instance 'montgomery_instance/multi/adder_B/genblk1[17].adder_i/adder_1' of module 'adder_DSP'. So gated clock conversion will not be possible for this module.
INFO: [Common 17-14] Message 'Synth 8-5866' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2172 ; free virtual = 11848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2731.117 ; gain = 337.012 ; free physical = 2041 ; free virtual = 11717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1875 ; free virtual = 11551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1881 ; free virtual = 11558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__72'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__72')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__72'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__72'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__72')
End Gated Clock analysis for module 'c_addsub_v12_0_14__72'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__72'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__72')
End Gated Clock analysis for module 'adder_DSP__72'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__73'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__73')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__73'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__73'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__73')
End Gated Clock analysis for module 'c_addsub_v12_0_14__73'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__73'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__73')
End Gated Clock analysis for module 'adder_DSP__73'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__74'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__74')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__74'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__74'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__74')
End Gated Clock analysis for module 'c_addsub_v12_0_14__74'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__74'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__74')
End Gated Clock analysis for module 'adder_DSP__74'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__75'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__75')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__75'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__75'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__75')
End Gated Clock analysis for module 'c_addsub_v12_0_14__75'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__75'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__75')
End Gated Clock analysis for module 'adder_DSP__75'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__76'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__76')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__76'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__76'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__76')
End Gated Clock analysis for module 'c_addsub_v12_0_14__76'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__76'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__76')
End Gated Clock analysis for module 'adder_DSP__76'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__77'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__77')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__77'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__77'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__77')
End Gated Clock analysis for module 'c_addsub_v12_0_14__77'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__77'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__77')
End Gated Clock analysis for module 'adder_DSP__77'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__78'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__78')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__78'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__78'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__78')
End Gated Clock analysis for module 'c_addsub_v12_0_14__78'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__78'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__78')
End Gated Clock analysis for module 'adder_DSP__78'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__79'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__79')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__79'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__79'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__79')
End Gated Clock analysis for module 'c_addsub_v12_0_14__79'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__79'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__79')
End Gated Clock analysis for module 'adder_DSP__79'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__80'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__80')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__80'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__80'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__80')
End Gated Clock analysis for module 'c_addsub_v12_0_14__80'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__80'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__80')
End Gated Clock analysis for module 'adder_DSP__80'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__81'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__81')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__81'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__81'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__81')
End Gated Clock analysis for module 'c_addsub_v12_0_14__81'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__81'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__81')
End Gated Clock analysis for module 'adder_DSP__81'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__82'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__82')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__82'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__82'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__82')
End Gated Clock analysis for module 'c_addsub_v12_0_14__82'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__82'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__82')
End Gated Clock analysis for module 'adder_DSP__82'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__83'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__83')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__83'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__83'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__83')
End Gated Clock analysis for module 'c_addsub_v12_0_14__83'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__83'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__83')
End Gated Clock analysis for module 'adder_DSP__83'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__84'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__84')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__84'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__84'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__84')
End Gated Clock analysis for module 'c_addsub_v12_0_14__84'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__84'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__84')
End Gated Clock analysis for module 'adder_DSP__84'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__85'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__85')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__85'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__85'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__85')
End Gated Clock analysis for module 'c_addsub_v12_0_14__85'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__85'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__85')
End Gated Clock analysis for module 'adder_DSP__85'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__86'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__86')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__86'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__86'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__86')
End Gated Clock analysis for module 'c_addsub_v12_0_14__86'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__86'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__86')
End Gated Clock analysis for module 'adder_DSP__86'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__87'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__87')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__87'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__87'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__87')
End Gated Clock analysis for module 'c_addsub_v12_0_14__87'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__87'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__87')
End Gated Clock analysis for module 'adder_DSP__87'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__88'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__88')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__88'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__88'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__88')
End Gated Clock analysis for module 'c_addsub_v12_0_14__88'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__88'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__88')
End Gated Clock analysis for module 'adder_DSP__88'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__89'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__89')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__89'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__89'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__89')
End Gated Clock analysis for module 'c_addsub_v12_0_14__89'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__89'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__89')
End Gated Clock analysis for module 'adder_DSP__89'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__90'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__90')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__90'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__90'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__90')
End Gated Clock analysis for module 'c_addsub_v12_0_14__90'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__90'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__90')
End Gated Clock analysis for module 'adder_DSP__90'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__91'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__91')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__91'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__91'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__91')
End Gated Clock analysis for module 'c_addsub_v12_0_14__91'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__91'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__91')
End Gated Clock analysis for module 'adder_DSP__91'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__92'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__92')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__92'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__92'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__92')
End Gated Clock analysis for module 'c_addsub_v12_0_14__92'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__92'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__92')
End Gated Clock analysis for module 'adder_DSP__92'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__93'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__93')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__93'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__93'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__93')
End Gated Clock analysis for module 'c_addsub_v12_0_14__93'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__93'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__93')
End Gated Clock analysis for module 'adder_DSP__93'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__94'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__94')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__94'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__94'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__94')
End Gated Clock analysis for module 'c_addsub_v12_0_14__94'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__94'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__94')
End Gated Clock analysis for module 'adder_DSP__94'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__95'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__95')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__95'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__95'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__95')
End Gated Clock analysis for module 'c_addsub_v12_0_14__95'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__95'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__95')
End Gated Clock analysis for module 'adder_DSP__95'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__96'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__96')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__96'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__96'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__96')
End Gated Clock analysis for module 'c_addsub_v12_0_14__96'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__96'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__96')
End Gated Clock analysis for module 'adder_DSP__96'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__97'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__97')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__97'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__97'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__97')
End Gated Clock analysis for module 'c_addsub_v12_0_14__97'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__97'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__97')
End Gated Clock analysis for module 'adder_DSP__97'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__98'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__98')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__98'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__98'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__98')
End Gated Clock analysis for module 'c_addsub_v12_0_14__98'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__98'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__98')
End Gated Clock analysis for module 'adder_DSP__98'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__99'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__99')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__99'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__99'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__99')
End Gated Clock analysis for module 'c_addsub_v12_0_14__99'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__99'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__99')
End Gated Clock analysis for module 'adder_DSP__99'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__100'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__100')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__100'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__100'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__100')
End Gated Clock analysis for module 'c_addsub_v12_0_14__100'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__100'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__100')
End Gated Clock analysis for module 'adder_DSP__100'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__101'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__101')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__101'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__101'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__101')
End Gated Clock analysis for module 'c_addsub_v12_0_14__101'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__101'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__101')
End Gated Clock analysis for module 'adder_DSP__101'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__102'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__102')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__102'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__102'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__102')
End Gated Clock analysis for module 'c_addsub_v12_0_14__102'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__102'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__102')
End Gated Clock analysis for module 'adder_DSP__102'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__103'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__103')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__103'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__103'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__103')
End Gated Clock analysis for module 'c_addsub_v12_0_14__103'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__103'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__103')
End Gated Clock analysis for module 'adder_DSP__103'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__104'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__104')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__104'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__104'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__104')
End Gated Clock analysis for module 'c_addsub_v12_0_14__104'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__104'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__104')
End Gated Clock analysis for module 'adder_DSP__104'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__105'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__105')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__105'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__105'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__105')
End Gated Clock analysis for module 'c_addsub_v12_0_14__105'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__105'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__105')
End Gated Clock analysis for module 'adder_DSP__105'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__106'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__106')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__106'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__106'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__106')
End Gated Clock analysis for module 'c_addsub_v12_0_14__106'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__106'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__106')
End Gated Clock analysis for module 'adder_DSP__106'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__107'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__107')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__107'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__107'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__107')
End Gated Clock analysis for module 'c_addsub_v12_0_14__107'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__107'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__107')
End Gated Clock analysis for module 'adder_DSP__107'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__108'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__108')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__108'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__108'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__108')
End Gated Clock analysis for module 'c_addsub_v12_0_14__108'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__108'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__108')
End Gated Clock analysis for module 'adder_DSP__108'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__109'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__109')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__109'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__109'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__109')
End Gated Clock analysis for module 'c_addsub_v12_0_14__109'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__109'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__109')
End Gated Clock analysis for module 'adder_DSP__109'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__110'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__110')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__110'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__110'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__110')
End Gated Clock analysis for module 'c_addsub_v12_0_14__110'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__110'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__110')
End Gated Clock analysis for module 'adder_DSP__110'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__111'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__111')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__111'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__111'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__111')
End Gated Clock analysis for module 'c_addsub_v12_0_14__111'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__111'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__111')
End Gated Clock analysis for module 'adder_DSP__111'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__112'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__112')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__112'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__112'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__112')
End Gated Clock analysis for module 'c_addsub_v12_0_14__112'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__112'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__112')
End Gated Clock analysis for module 'adder_DSP__112'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__113'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__113')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__113'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__113'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__113')
End Gated Clock analysis for module 'c_addsub_v12_0_14__113'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__113'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__113')
End Gated Clock analysis for module 'adder_DSP__113'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__114'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__114')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__114'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__114'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__114')
End Gated Clock analysis for module 'c_addsub_v12_0_14__114'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__114'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__114')
End Gated Clock analysis for module 'adder_DSP__114'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__115'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__115')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__115'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__115'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__115')
End Gated Clock analysis for module 'c_addsub_v12_0_14__115'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__115'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__115')
End Gated Clock analysis for module 'adder_DSP__115'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__116'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__116')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__116'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__116'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__116')
End Gated Clock analysis for module 'c_addsub_v12_0_14__116'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__116'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__116')
End Gated Clock analysis for module 'adder_DSP__116'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__117'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__117')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__117'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__117'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__117')
End Gated Clock analysis for module 'c_addsub_v12_0_14__117'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__117'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__117')
End Gated Clock analysis for module 'adder_DSP__117'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__118'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__118')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__118'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__118'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__118')
End Gated Clock analysis for module 'c_addsub_v12_0_14__118'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__118'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__118')
End Gated Clock analysis for module 'adder_DSP__118'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__120'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__120')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__120'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__120'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__120')
End Gated Clock analysis for module 'c_addsub_v12_0_14__120'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__120'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__120')
End Gated Clock analysis for module 'adder_DSP__120'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__121'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__121')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__121'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__121'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__121')
End Gated Clock analysis for module 'c_addsub_v12_0_14__121'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__121'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__121')
End Gated Clock analysis for module 'adder_DSP__121'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__122'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__122')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__122'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__122'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__122')
End Gated Clock analysis for module 'c_addsub_v12_0_14__122'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__122'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__122')
End Gated Clock analysis for module 'adder_DSP__122'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__123'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__123')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__123'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__123'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__123')
End Gated Clock analysis for module 'c_addsub_v12_0_14__123'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__123'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__123')
End Gated Clock analysis for module 'adder_DSP__123'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__124'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__124')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__124'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__124'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__124')
End Gated Clock analysis for module 'c_addsub_v12_0_14__124'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__124'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__124')
End Gated Clock analysis for module 'adder_DSP__124'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__125'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__125')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__125'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__125'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__125')
End Gated Clock analysis for module 'c_addsub_v12_0_14__125'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__125'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__125')
End Gated Clock analysis for module 'adder_DSP__125'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__126'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__126')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__126'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__126'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__126')
End Gated Clock analysis for module 'c_addsub_v12_0_14__126'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__126'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__126')
End Gated Clock analysis for module 'adder_DSP__126'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__127'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__127')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__127'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__127'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__127')
End Gated Clock analysis for module 'c_addsub_v12_0_14__127'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__127'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__127')
End Gated Clock analysis for module 'adder_DSP__127'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__128'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__128')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__128'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__128'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__128')
End Gated Clock analysis for module 'c_addsub_v12_0_14__128'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__128'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__128')
End Gated Clock analysis for module 'adder_DSP__128'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__129'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__129')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__129'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__129'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__129')
End Gated Clock analysis for module 'c_addsub_v12_0_14__129'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__129'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__129')
End Gated Clock analysis for module 'adder_DSP__129'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__130'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__130')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__130'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__130'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__130')
End Gated Clock analysis for module 'c_addsub_v12_0_14__130'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__130'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__130')
End Gated Clock analysis for module 'adder_DSP__130'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__131'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__131')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__131'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__131'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__131')
End Gated Clock analysis for module 'c_addsub_v12_0_14__131'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__131'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__131')
End Gated Clock analysis for module 'adder_DSP__131'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__132'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__132')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__132'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__132'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__132')
End Gated Clock analysis for module 'c_addsub_v12_0_14__132'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__132'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__132')
End Gated Clock analysis for module 'adder_DSP__132'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__133'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__133')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__133'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__133'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__133')
End Gated Clock analysis for module 'c_addsub_v12_0_14__133'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__133'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__133')
End Gated Clock analysis for module 'adder_DSP__133'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__134'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__134')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__134'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__134'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__134')
End Gated Clock analysis for module 'c_addsub_v12_0_14__134'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__134'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__134')
End Gated Clock analysis for module 'adder_DSP__134'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__135'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__135')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__135'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__135'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__135')
End Gated Clock analysis for module 'c_addsub_v12_0_14__135'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__135'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__135')
End Gated Clock analysis for module 'adder_DSP__135'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__136'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__136')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__136'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__136'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__136')
End Gated Clock analysis for module 'c_addsub_v12_0_14__136'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__136'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__136')
End Gated Clock analysis for module 'adder_DSP__136'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__137'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__137')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__137'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__137'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__137')
End Gated Clock analysis for module 'c_addsub_v12_0_14__137'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__137'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__137')
End Gated Clock analysis for module 'adder_DSP__137'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__138'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__138')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__138'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__138'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__138')
End Gated Clock analysis for module 'c_addsub_v12_0_14__138'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__138'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__138')
End Gated Clock analysis for module 'adder_DSP__138'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__139'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__139')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__139'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__139'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__139')
End Gated Clock analysis for module 'c_addsub_v12_0_14__139'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__139'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__139')
End Gated Clock analysis for module 'adder_DSP__139'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__140'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__140')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__140'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__140'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__140')
End Gated Clock analysis for module 'c_addsub_v12_0_14__140'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__140'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__140')
End Gated Clock analysis for module 'adder_DSP__140'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__141'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__141')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__141'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__141'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__141')
End Gated Clock analysis for module 'c_addsub_v12_0_14__141'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__141'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__141')
End Gated Clock analysis for module 'adder_DSP__141'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__142'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__142')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__142'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__142'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__142')
End Gated Clock analysis for module 'c_addsub_v12_0_14__142'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__142'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__142')
End Gated Clock analysis for module 'adder_DSP__142'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__143'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__143')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__143'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__143'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__143')
End Gated Clock analysis for module 'c_addsub_v12_0_14__143'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__143'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__143')
End Gated Clock analysis for module 'adder_DSP__143'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__144'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__144')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__144'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__144'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__144')
End Gated Clock analysis for module 'c_addsub_v12_0_14__144'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__144'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__144')
End Gated Clock analysis for module 'adder_DSP__144'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__145'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__145')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__145'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__145'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__145')
End Gated Clock analysis for module 'c_addsub_v12_0_14__145'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__145'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__145')
End Gated Clock analysis for module 'adder_DSP__145'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__146'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__146')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__146'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__146'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__146')
End Gated Clock analysis for module 'c_addsub_v12_0_14__146'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__146'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__146')
End Gated Clock analysis for module 'adder_DSP__146'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__147'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__147')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__147'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__147'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__147')
End Gated Clock analysis for module 'c_addsub_v12_0_14__147'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__147'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__147')
End Gated Clock analysis for module 'adder_DSP__147'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__148'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__148')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__148'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__148'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__148')
End Gated Clock analysis for module 'c_addsub_v12_0_14__148'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__148'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__148')
End Gated Clock analysis for module 'adder_DSP__148'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__149'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__149')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__149'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__149'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__149')
End Gated Clock analysis for module 'c_addsub_v12_0_14__149'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__149'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__149')
End Gated Clock analysis for module 'adder_DSP__149'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__150'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__150')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__150'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__150'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__150')
End Gated Clock analysis for module 'c_addsub_v12_0_14__150'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__150'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__150')
End Gated Clock analysis for module 'adder_DSP__150'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__151'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__151')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__151'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__151'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__151')
End Gated Clock analysis for module 'c_addsub_v12_0_14__151'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__151'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__151')
End Gated Clock analysis for module 'adder_DSP__151'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__152'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__152')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__152'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__152'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__152')
End Gated Clock analysis for module 'c_addsub_v12_0_14__152'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__152'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__152')
End Gated Clock analysis for module 'adder_DSP__152'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__153'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__153')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__153'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__153'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__153')
End Gated Clock analysis for module 'c_addsub_v12_0_14__153'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__153'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__153')
End Gated Clock analysis for module 'adder_DSP__153'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__154'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__154')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__154'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__154'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__154')
End Gated Clock analysis for module 'c_addsub_v12_0_14__154'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__154'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__154')
End Gated Clock analysis for module 'adder_DSP__154'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__155'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__155')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__155'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__155'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__155')
End Gated Clock analysis for module 'c_addsub_v12_0_14__155'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__155'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__155')
End Gated Clock analysis for module 'adder_DSP__155'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__156'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__156')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__156'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__156'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__156')
End Gated Clock analysis for module 'c_addsub_v12_0_14__156'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__156'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__156')
End Gated Clock analysis for module 'adder_DSP__156'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__157'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__157')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__157'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__157'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__157')
End Gated Clock analysis for module 'c_addsub_v12_0_14__157'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__157'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__157')
End Gated Clock analysis for module 'adder_DSP__157'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__158'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__158')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__158'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__158'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__158')
End Gated Clock analysis for module 'c_addsub_v12_0_14__158'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__158'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__158')
End Gated Clock analysis for module 'adder_DSP__158'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__159'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__159')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__159'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__159'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__159')
End Gated Clock analysis for module 'c_addsub_v12_0_14__159'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__159'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__159')
End Gated Clock analysis for module 'adder_DSP__159'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__160'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__160')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__160'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__160'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__160')
End Gated Clock analysis for module 'c_addsub_v12_0_14__160'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__160'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__160')
End Gated Clock analysis for module 'adder_DSP__160'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__161'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__161')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__161'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__161'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__161')
End Gated Clock analysis for module 'c_addsub_v12_0_14__161'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__161'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__161')
End Gated Clock analysis for module 'adder_DSP__161'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__162'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__162')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__162'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__162'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__162')
End Gated Clock analysis for module 'c_addsub_v12_0_14__162'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__162'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__162')
End Gated Clock analysis for module 'adder_DSP__162'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__163'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__163')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__163'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__163'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__163')
End Gated Clock analysis for module 'c_addsub_v12_0_14__163'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__163'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__163')
End Gated Clock analysis for module 'adder_DSP__163'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__164'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__164')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__164'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__164'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__164')
End Gated Clock analysis for module 'c_addsub_v12_0_14__164'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__164'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__164')
End Gated Clock analysis for module 'adder_DSP__164'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__165'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__165')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__165'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__165'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__165')
End Gated Clock analysis for module 'c_addsub_v12_0_14__165'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__165'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__165')
End Gated Clock analysis for module 'adder_DSP__165'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__166'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__166')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__166'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__166'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__166')
End Gated Clock analysis for module 'c_addsub_v12_0_14__166'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__166'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__166')
End Gated Clock analysis for module 'adder_DSP__166'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__168'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__168')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__168'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__168'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__168')
End Gated Clock analysis for module 'c_addsub_v12_0_14__168'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__168'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__168')
End Gated Clock analysis for module 'adder_DSP__168'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__169'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__169')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__169'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__169'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__169')
End Gated Clock analysis for module 'c_addsub_v12_0_14__169'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__169'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__169')
End Gated Clock analysis for module 'adder_DSP__169'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__170'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__170')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__170'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__170'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__170')
End Gated Clock analysis for module 'c_addsub_v12_0_14__170'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__170'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__170')
End Gated Clock analysis for module 'adder_DSP__170'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__171'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__171')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__171'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__171'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__171')
End Gated Clock analysis for module 'c_addsub_v12_0_14__171'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__171'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__171')
End Gated Clock analysis for module 'adder_DSP__171'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__172'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__172')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__172'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__172'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__172')
End Gated Clock analysis for module 'c_addsub_v12_0_14__172'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__172'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__172')
End Gated Clock analysis for module 'adder_DSP__172'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__173'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__173')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__173'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__173'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__173')
End Gated Clock analysis for module 'c_addsub_v12_0_14__173'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__173'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__173')
End Gated Clock analysis for module 'adder_DSP__173'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__174'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__174')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__174'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__174'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__174')
End Gated Clock analysis for module 'c_addsub_v12_0_14__174'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__174'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__174')
End Gated Clock analysis for module 'adder_DSP__174'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__175'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__175')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__175'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__175'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__175')
End Gated Clock analysis for module 'c_addsub_v12_0_14__175'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__175'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__175')
End Gated Clock analysis for module 'adder_DSP__175'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__176'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__176')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__176'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__176'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__176')
End Gated Clock analysis for module 'c_addsub_v12_0_14__176'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__176'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__176')
End Gated Clock analysis for module 'adder_DSP__176'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__177'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__177')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__177'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__177'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__177')
End Gated Clock analysis for module 'c_addsub_v12_0_14__177'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__177'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__177')
End Gated Clock analysis for module 'adder_DSP__177'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__178'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__178')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__178'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__178'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__178')
End Gated Clock analysis for module 'c_addsub_v12_0_14__178'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__178'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__178')
End Gated Clock analysis for module 'adder_DSP__178'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__179'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__179')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__179'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__179'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__179')
End Gated Clock analysis for module 'c_addsub_v12_0_14__179'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__179'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__179')
End Gated Clock analysis for module 'adder_DSP__179'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__180'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__180')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__180'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__180'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__180')
End Gated Clock analysis for module 'c_addsub_v12_0_14__180'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__180'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__180')
End Gated Clock analysis for module 'adder_DSP__180'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__181'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__181')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__181'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__181'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__181')
End Gated Clock analysis for module 'c_addsub_v12_0_14__181'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__181'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__181')
End Gated Clock analysis for module 'adder_DSP__181'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__182'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__182')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__182'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__182'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__182')
End Gated Clock analysis for module 'c_addsub_v12_0_14__182'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__182'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__182')
End Gated Clock analysis for module 'adder_DSP__182'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__183'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__183')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__183'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__183'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__183')
End Gated Clock analysis for module 'c_addsub_v12_0_14__183'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__183'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__183')
End Gated Clock analysis for module 'adder_DSP__183'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__184'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__184')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__184'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__184'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__184')
End Gated Clock analysis for module 'c_addsub_v12_0_14__184'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__184'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__184')
End Gated Clock analysis for module 'adder_DSP__184'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__185'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__185')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__185'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__185'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__185')
End Gated Clock analysis for module 'c_addsub_v12_0_14__185'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__185'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__185')
End Gated Clock analysis for module 'adder_DSP__185'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__186'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__186')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__186'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__186'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__186')
End Gated Clock analysis for module 'c_addsub_v12_0_14__186'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__186'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__186')
End Gated Clock analysis for module 'adder_DSP__186'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__187'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__187')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__187'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__187'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__187')
End Gated Clock analysis for module 'c_addsub_v12_0_14__187'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__187'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__187')
End Gated Clock analysis for module 'adder_DSP__187'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__188'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__188')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__188'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__188'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__188')
End Gated Clock analysis for module 'c_addsub_v12_0_14__188'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__188'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__188')
End Gated Clock analysis for module 'adder_DSP__188'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__189'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__189')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__189'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__189'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__189')
End Gated Clock analysis for module 'c_addsub_v12_0_14__189'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__189'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__189')
End Gated Clock analysis for module 'adder_DSP__189'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__190'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__190')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__190'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__190'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__190')
End Gated Clock analysis for module 'c_addsub_v12_0_14__190'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__190'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__190')
End Gated Clock analysis for module 'adder_DSP__190'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__191'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__191')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__191'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__191'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__191')
End Gated Clock analysis for module 'c_addsub_v12_0_14__191'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__191'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__191')
End Gated Clock analysis for module 'adder_DSP__191'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__192'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__192')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__192'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__192'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__192')
End Gated Clock analysis for module 'c_addsub_v12_0_14__192'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__192'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__192')
End Gated Clock analysis for module 'adder_DSP__192'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__193'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__193')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__193'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__193'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__193')
End Gated Clock analysis for module 'c_addsub_v12_0_14__193'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__193'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__193')
End Gated Clock analysis for module 'adder_DSP__193'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__194'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__194')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__194'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__194'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__194')
End Gated Clock analysis for module 'c_addsub_v12_0_14__194'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__194'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__194')
End Gated Clock analysis for module 'adder_DSP__194'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__195'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__195')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__195'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__195'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__195')
End Gated Clock analysis for module 'c_addsub_v12_0_14__195'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__195'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__195')
End Gated Clock analysis for module 'adder_DSP__195'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__196'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__196')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__196'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__196'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__196')
End Gated Clock analysis for module 'c_addsub_v12_0_14__196'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__196'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__196')
End Gated Clock analysis for module 'adder_DSP__196'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__197'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__197')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__197'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__197'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__197')
End Gated Clock analysis for module 'c_addsub_v12_0_14__197'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__197'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__197')
End Gated Clock analysis for module 'adder_DSP__197'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__198'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__198')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__198'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__198'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__198')
End Gated Clock analysis for module 'c_addsub_v12_0_14__198'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__198'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__198')
End Gated Clock analysis for module 'adder_DSP__198'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__199'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__199')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__199'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__199'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__199')
End Gated Clock analysis for module 'c_addsub_v12_0_14__199'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__199'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__199')
End Gated Clock analysis for module 'adder_DSP__199'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__200'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__200')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__200'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__200'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__200')
End Gated Clock analysis for module 'c_addsub_v12_0_14__200'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__200'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__200')
End Gated Clock analysis for module 'adder_DSP__200'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__201'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__201')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__201'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__201'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__201')
End Gated Clock analysis for module 'c_addsub_v12_0_14__201'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__201'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__201')
End Gated Clock analysis for module 'adder_DSP__201'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__202'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__202')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__202'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__202'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__202')
End Gated Clock analysis for module 'c_addsub_v12_0_14__202'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__202'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__202')
End Gated Clock analysis for module 'adder_DSP__202'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__203'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__203')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__203'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__203'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__203')
End Gated Clock analysis for module 'c_addsub_v12_0_14__203'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__203'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__203')
End Gated Clock analysis for module 'adder_DSP__203'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__204'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__204')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__204'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__204'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__204')
End Gated Clock analysis for module 'c_addsub_v12_0_14__204'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__204'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__204')
End Gated Clock analysis for module 'adder_DSP__204'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__205'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__205')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__205'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__205'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__205')
End Gated Clock analysis for module 'c_addsub_v12_0_14__205'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__205'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__205')
End Gated Clock analysis for module 'adder_DSP__205'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__206'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__206')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__206'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__206'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__206')
End Gated Clock analysis for module 'c_addsub_v12_0_14__206'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__206'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__206')
End Gated Clock analysis for module 'adder_DSP__206'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__207'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__207')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__207'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__207'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__207')
End Gated Clock analysis for module 'c_addsub_v12_0_14__207'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__207'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__207')
End Gated Clock analysis for module 'adder_DSP__207'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__208'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__208')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__208'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__208'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__208')
End Gated Clock analysis for module 'c_addsub_v12_0_14__208'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__208'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__208')
End Gated Clock analysis for module 'adder_DSP__208'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__209'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__209')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__209'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__209'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__209')
End Gated Clock analysis for module 'c_addsub_v12_0_14__209'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__209'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__209')
End Gated Clock analysis for module 'adder_DSP__209'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__210'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__210')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__210'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__210'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__210')
End Gated Clock analysis for module 'c_addsub_v12_0_14__210'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__210'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__210')
End Gated Clock analysis for module 'adder_DSP__210'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__211'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__211')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__211'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__211'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__211')
End Gated Clock analysis for module 'c_addsub_v12_0_14__211'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__211'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__211')
End Gated Clock analysis for module 'adder_DSP__211'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__212'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__212')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__212'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__212'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__212')
End Gated Clock analysis for module 'c_addsub_v12_0_14__212'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__212'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__212')
End Gated Clock analysis for module 'adder_DSP__212'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv__213'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv__213')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv__213'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14__213'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14__213')
End Gated Clock analysis for module 'c_addsub_v12_0_14__213'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP__213'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP__213')
End Gated Clock analysis for module 'adder_DSP__213'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14_viv'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14_viv')
End Gated Clock analysis for module 'c_addsub_v12_0_14_viv'
-----------------------------------------------
Starting Gated Clock analysis for module 'c_addsub_v12_0_14'
[INFO] Found 0 combinational gated clocks in this module ('c_addsub_v12_0_14')
End Gated Clock analysis for module 'c_addsub_v12_0_14'
-----------------------------------------------
Starting Gated Clock analysis for module 'adder_DSP'
[INFO] Found 0 combinational gated clocks in this module ('adder_DSP')
End Gated Clock analysis for module 'adder_DSP'
-----------------------------------------------
Starting Gated Clock analysis for module 'hweval_montgomery'
[INFO] Found 0 combinational gated clocks in this module ('hweval_montgomery')
End Gated Clock analysis for module 'hweval_montgomery'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1877 ; free virtual = 11554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1877 ; free virtual = 11554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1869 ; free virtual = 11546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1869 ; free virtual = 11547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1872 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1872 ; free virtual = 11549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    15|
|3     |DSP48E1 |   141|
|4     |LUT1    |    20|
|5     |LUT2    |    34|
|6     |LUT3    |  4598|
|7     |LUT4    |  2056|
|8     |LUT5    |  1446|
|9     |LUT6    |  1030|
|10    |FDRE    | 14349|
|11    |FDSE    |     2|
|12    |IBUF    |     2|
|13    |OBUF    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2773.391 ; gain = 379.285 ; free physical = 1872 ; free virtual = 11549
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 432 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 2773.391 ; gain = 78.848 ; free physical = 1943 ; free virtual = 11620
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 2773.398 ; gain = 379.285 ; free physical = 1943 ; free virtual = 11620
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2773.398 ; gain = 0.000 ; free physical = 2010 ; free virtual = 11687
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.219 ; gain = 0.000 ; free physical = 1922 ; free virtual = 11599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:38 . Memory (MB): peak = 2835.219 ; gain = 441.383 ; free physical = 2182 ; free virtual = 11859
INFO: [Common 17-1381] The checkpoint '/home/yz/Projects/Digital_Platform_Design/design_package/hw_project/project_hw/project_hw.runs/synth_2/hweval_montgomery.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hweval_montgomery_utilization_synth.rpt -pb hweval_montgomery_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 15 16:08:07 2021...
