<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>HPIO/HRIO XIPHY - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-d27c1e18.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="hpiohrio-xiphy"><a class="header" href="#hpiohrio-xiphy">HPIO/HRIO XIPHY</a></h1>
<h2 id="tile-xiphy"><a class="header" href="#tile-xiphy">Tile XIPHY</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bitslice0"><a class="header" href="#bel-bitslice0">Bel BITSLICE[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[0].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[0].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[0].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[0].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[0].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[0].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[0].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[0].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[0].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[0].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[0].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[0].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[0].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[0].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[0].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[0].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[0].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[0].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[0].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[0].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[0].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[0].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[0].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[0].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[0].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[0].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[0].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[0].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[0].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[0].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[0].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[0].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[0].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[1].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[0].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[0].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[0].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[0].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[0].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice1"><a class="header" href="#bel-bitslice1">Bel BITSLICE[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[1].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[1].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[1].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[1].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[1].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[1].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[1].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[1].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[1].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[1].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[1].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[1].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[1].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[1].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[1].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[1].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[1].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[1].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[1].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[1].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[1].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[1].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[1].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[1].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[1].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[1].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[1].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[1].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[1].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[1].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[1].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[1].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[1].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[1].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[1].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[1].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[1].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice2"><a class="header" href="#bel-bitslice2">Bel BITSLICE[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[2].IMUX_BYP[14]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[2].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[2].IMUX_BYP[13]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[2].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[2].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[2].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[2].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[2].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[2].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[2].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[2].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[2].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[2].IMUX_BYP[12]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[2].IMUX_BYP[11]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[2].IMUX_BYP[10]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[2].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[2].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[2].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[2].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[2].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[2].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[2].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[2].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[2].IMUX_BYP[9]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[2].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[2].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[2].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[2].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[2].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[2].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[2].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[2].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[2].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[2].IMUX_BYP[8]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[2].IMUX_BYP[7]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[2].IMUX_BYP[6]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[2].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[2].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice3"><a class="header" href="#bel-bitslice3">Bel BITSLICE[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[4].IMUX_BYP[10]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[3].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[4].IMUX_BYP[9]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[4].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[4].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[4].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[4].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[4].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[4].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[4].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[4].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[4].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[4].IMUX_BYP[8]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[4].IMUX_BYP[7]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[4].IMUX_BYP[6]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[3].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[3].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[3].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[3].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[3].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[3].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[3].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[3].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[3].IMUX_BYP[15]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[3].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[3].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[3].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[3].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[3].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[4].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[4].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[4].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[4].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[3].IMUX_BYP[14]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[3].IMUX_BYP[13]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[3].IMUX_BYP[12]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[3].OUT_TMIN[13]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice4"><a class="header" href="#bel-bitslice4">Bel BITSLICE[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[5].IMUX_BYP[9]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[4].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[5].IMUX_BYP[8]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[5].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[5].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[5].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[5].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[5].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[5].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[5].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[5].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[5].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[5].IMUX_BYP[7]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[5].IMUX_BYP[6]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[4].IMUX_BYP[15]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[4].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[4].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[4].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[4].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[4].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[4].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[4].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[4].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[4].IMUX_BYP[14]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[4].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[4].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[4].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[4].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[4].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[5].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[5].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[5].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[5].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[4].IMUX_BYP[13]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[4].IMUX_BYP[12]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[4].IMUX_BYP[11]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[5].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[4].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice5"><a class="header" href="#bel-bitslice5">Bel BITSLICE[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[6].IMUX_BYP[8]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[5].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[6].IMUX_BYP[7]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[6].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[6].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[6].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[6].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[6].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[6].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[6].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[6].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[6].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[6].IMUX_BYP[6]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[5].IMUX_BYP[15]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[5].IMUX_BYP[14]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[5].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[5].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[5].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[5].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[5].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[5].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[5].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[5].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[5].IMUX_BYP[13]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[5].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[5].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[5].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[5].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[5].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[6].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[6].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[6].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[6].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[5].IMUX_BYP[12]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[5].IMUX_BYP[11]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[5].IMUX_BYP[10]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[5].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice6"><a class="header" href="#bel-bitslice6">Bel BITSLICE[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[9].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[8].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[9].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[9].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[9].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[9].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[9].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[9].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[9].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[9].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[9].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[9].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[9].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[9].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[9].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[8].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[8].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[8].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[8].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[8].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[8].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[8].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[8].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[9].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[8].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[8].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[8].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[8].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[8].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[9].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[9].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[9].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[9].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[9].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[8].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[8].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[6].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice7"><a class="header" href="#bel-bitslice7">Bel BITSLICE[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[10].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[9].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[10].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[10].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[10].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[10].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[10].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[10].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[10].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[10].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[10].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[10].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[10].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[10].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[10].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[9].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[9].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[9].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[9].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[9].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[9].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[9].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[9].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[10].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[9].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[9].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[9].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[9].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[9].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[10].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[10].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[10].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[10].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[10].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[9].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[9].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[8].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice8"><a class="header" href="#bel-bitslice8">Bel BITSLICE[8]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[8]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[11].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[10].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[11].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[11].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[11].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[11].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[11].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[11].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[11].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[11].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[11].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[11].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[11].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[11].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[10].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[10].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[10].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[10].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[10].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[10].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[10].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[10].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[11].IMUX_BYP[6]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[10].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[10].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[10].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[10].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[10].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[11].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[11].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[11].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[10].IMUX_BYP[15]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[10].IMUX_BYP[14]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[10].IMUX_BYP[13]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[9].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[9].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice9"><a class="header" href="#bel-bitslice9">Bel BITSLICE[9]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[9]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[13].IMUX_BYP[7]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[12].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[13].IMUX_BYP[6]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[12].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[12].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[12].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[12].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[12].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[12].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[12].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[12].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[12].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[12].IMUX_BYP[15]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[12].IMUX_BYP[14]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[12].IMUX_BYP[13]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[12].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[12].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[12].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[12].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[12].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[12].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[12].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[12].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[12].IMUX_BYP[12]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[12].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[12].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[12].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[12].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[12].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[12].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[12].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[12].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[12].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[12].IMUX_BYP[11]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[12].IMUX_BYP[10]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[12].IMUX_BYP[9]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[10].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice10"><a class="header" href="#bel-bitslice10">Bel BITSLICE[10]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[10]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[14].IMUX_BYP[6]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[13].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[13].IMUX_BYP[15]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[13].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[13].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[13].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[13].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[13].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[13].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[13].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[13].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[13].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[13].IMUX_BYP[14]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[13].IMUX_BYP[13]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[13].IMUX_BYP[12]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[13].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[13].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[13].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[13].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[13].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[13].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[13].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[13].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[13].IMUX_BYP[11]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[13].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[13].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[13].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[13].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[13].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[13].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[13].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[13].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[13].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[13].IMUX_BYP[10]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[13].IMUX_BYP[9]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[13].IMUX_BYP[8]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[11].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice11"><a class="header" href="#bel-bitslice11">Bel BITSLICE[11]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[11]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[14].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[14].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[14].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[14].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[14].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[14].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[14].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[14].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[14].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[14].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[14].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[14].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[14].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[14].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[14].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[14].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[14].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[14].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[14].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[14].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[14].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[14].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[14].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[14].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[14].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[14].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[14].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[14].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[14].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[14].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[14].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[14].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[14].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[14].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[13].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[14].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[14].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[14].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[12].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[11].OUT_TMIN[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice12"><a class="header" href="#bel-bitslice12">Bel BITSLICE[12]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[12]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[8].IMUX_BYP[13]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[7].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[8].IMUX_BYP[12]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[8].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[8].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[8].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[8].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[8].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[8].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[8].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[8].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[8].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[8].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[8].IMUX_BYP[11]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[8].IMUX_BYP[10]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[8].IMUX_BYP[9]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[7].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[7].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[7].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[7].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[7].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[7].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[7].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[7].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[8].IMUX_BYP[8]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[7].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[7].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[7].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[7].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[7].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[8].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[8].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[8].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[8].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[8].IMUX_BYP[7]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[8].IMUX_BYP[6]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[7].IMUX_BYP[15]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[12].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice13"><a class="header" href="#bel-bitslice13">Bel BITSLICE[13]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[13]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[15].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[15].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[15].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[15].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[15].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[15].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[15].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[15].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[15].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[15].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[15].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[15].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[15].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[15].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[15].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[15].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[15].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[15].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[15].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[15].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[15].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[15].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[15].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[15].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[15].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[15].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[15].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[15].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[15].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[15].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[15].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[15].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[15].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[16].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[15].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[15].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[15].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[15].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[15].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice14"><a class="header" href="#bel-bitslice14">Bel BITSLICE[14]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[14]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[16].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[16].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[16].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[16].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[16].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[16].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[16].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[16].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[16].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[16].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[16].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[16].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[16].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[16].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[16].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[16].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[16].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[16].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[16].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[16].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[16].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[16].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[16].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[16].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[16].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[16].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[16].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[16].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[16].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[16].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[16].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[16].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[16].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[16].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[16].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[16].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[16].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice15"><a class="header" href="#bel-bitslice15">Bel BITSLICE[15]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[15]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[17].IMUX_BYP[14]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[17].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[17].IMUX_BYP[13]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[17].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[17].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[17].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[17].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[17].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[17].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[17].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[17].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[17].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[17].IMUX_BYP[12]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[17].IMUX_BYP[11]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[17].IMUX_BYP[10]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[17].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[17].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[17].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[17].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[17].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[17].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[17].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[17].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[17].IMUX_BYP[9]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[17].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[17].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[17].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[17].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[17].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[17].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[17].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[17].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[17].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[17].IMUX_BYP[8]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[17].IMUX_BYP[7]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[17].IMUX_BYP[6]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[17].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[17].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice16"><a class="header" href="#bel-bitslice16">Bel BITSLICE[16]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[16]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[19].IMUX_BYP[10]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[18].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[19].IMUX_BYP[9]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[19].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[19].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[19].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[19].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[19].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[19].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[19].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[19].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[19].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[19].IMUX_BYP[8]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[19].IMUX_BYP[7]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[19].IMUX_BYP[6]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[18].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[18].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[18].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[18].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[18].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[18].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[18].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[18].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[18].IMUX_BYP[15]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[18].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[18].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[18].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[18].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[18].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[19].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[19].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[19].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[19].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[18].IMUX_BYP[14]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[18].IMUX_BYP[13]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[18].IMUX_BYP[12]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[18].OUT_TMIN[13]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice17"><a class="header" href="#bel-bitslice17">Bel BITSLICE[17]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[17]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[20].IMUX_BYP[9]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[19].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[20].IMUX_BYP[8]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[20].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[20].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[20].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[20].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[20].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[20].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[20].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[20].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[20].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[20].IMUX_BYP[7]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[20].IMUX_BYP[6]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[19].IMUX_BYP[15]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[19].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[19].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[19].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[19].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[19].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[19].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[19].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[19].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[19].IMUX_BYP[14]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[19].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[19].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[19].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[19].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[19].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[20].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[20].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[20].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[20].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[19].IMUX_BYP[13]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[19].IMUX_BYP[12]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[19].IMUX_BYP[11]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[20].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[19].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice18"><a class="header" href="#bel-bitslice18">Bel BITSLICE[18]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[18]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[21].IMUX_BYP[8]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[20].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[21].IMUX_BYP[7]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[21].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[21].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[21].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[21].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[21].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[21].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[21].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[21].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[21].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[21].IMUX_BYP[6]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[20].IMUX_BYP[15]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[20].IMUX_BYP[14]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[20].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[20].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[20].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[20].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[20].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[20].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[20].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[20].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[20].IMUX_BYP[13]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[20].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[20].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[20].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[20].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[20].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[21].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[21].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[21].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[21].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[20].IMUX_BYP[12]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[20].IMUX_BYP[11]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[20].IMUX_BYP[10]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[20].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice19"><a class="header" href="#bel-bitslice19">Bel BITSLICE[19]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[19]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[24].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[23].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[24].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[24].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[24].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[24].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[24].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[24].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[24].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[24].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[24].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[24].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[24].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[24].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[24].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[23].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[23].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[23].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[23].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[23].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[23].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[23].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[23].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[24].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[23].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[23].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[23].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[23].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[23].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[24].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[24].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[24].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[24].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[24].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[23].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[23].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[21].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice20"><a class="header" href="#bel-bitslice20">Bel BITSLICE[20]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[20]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[25].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[24].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[25].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[25].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[25].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[25].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[25].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[25].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[25].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[25].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[25].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[25].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[25].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[25].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[25].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[24].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[24].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[24].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[24].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[24].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[24].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[24].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[24].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[25].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[24].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[24].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[24].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[24].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[24].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[25].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[25].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[25].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[25].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[25].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[24].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[24].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[23].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice21"><a class="header" href="#bel-bitslice21">Bel BITSLICE[21]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[21]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[26].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[25].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[26].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[26].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[26].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[26].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[26].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[26].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[26].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[26].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[26].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[26].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[26].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[26].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[26].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[25].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[25].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[25].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[25].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[25].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[25].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[25].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[25].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[26].IMUX_BYP[6]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[25].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[25].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[25].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[25].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[25].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[26].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[26].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[26].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[26].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[25].IMUX_BYP[15]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[25].IMUX_BYP[14]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[25].IMUX_BYP[13]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[24].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[24].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice22"><a class="header" href="#bel-bitslice22">Bel BITSLICE[22]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[22]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[28].IMUX_BYP[7]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[27].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[28].IMUX_BYP[6]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[27].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[27].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[27].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[27].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[27].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[27].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[27].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[27].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[27].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[27].IMUX_BYP[15]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[27].IMUX_BYP[14]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[27].IMUX_BYP[13]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[27].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[27].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[27].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[27].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[27].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[27].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[27].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[27].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[27].IMUX_BYP[12]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[27].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[27].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[27].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[27].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[27].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[27].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[27].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[27].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[27].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[27].IMUX_BYP[11]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[27].IMUX_BYP[10]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[27].IMUX_BYP[9]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[25].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice23"><a class="header" href="#bel-bitslice23">Bel BITSLICE[23]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[23]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[29].IMUX_BYP[6]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[28].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[28].IMUX_BYP[15]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[28].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[28].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[28].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[28].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[28].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[28].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[28].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[28].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[28].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[28].IMUX_BYP[14]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[28].IMUX_BYP[13]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[28].IMUX_BYP[12]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[28].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[28].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[28].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[28].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[28].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[28].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[28].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[28].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[28].IMUX_BYP[11]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[28].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[28].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[28].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[28].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[28].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[28].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[28].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[28].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[28].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[28].IMUX_BYP[10]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[28].IMUX_BYP[9]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[28].IMUX_BYP[8]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[26].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice24"><a class="header" href="#bel-bitslice24">Bel BITSLICE[24]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[24]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[29].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[29].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[29].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[29].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[29].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[29].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[29].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[29].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[29].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[29].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[29].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[29].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[29].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[29].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[29].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[29].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[29].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[29].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[29].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[29].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[29].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[29].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[29].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[29].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[29].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[29].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[29].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[29].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[29].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[29].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[29].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[29].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[29].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[29].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[28].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[29].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[29].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[29].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[27].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[26].OUT_TMIN[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice25"><a class="header" href="#bel-bitslice25">Bel BITSLICE[25]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[25]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[23].IMUX_BYP[13]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[22].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[23].IMUX_BYP[12]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[23].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[23].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[23].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[23].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[23].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[23].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[23].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[23].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[23].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[23].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[23].IMUX_BYP[11]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[23].IMUX_BYP[10]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[23].IMUX_BYP[9]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[22].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[22].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[22].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[22].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[22].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[22].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[22].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[22].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[23].IMUX_BYP[8]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[22].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[22].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[22].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[22].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[22].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[23].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[23].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[23].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[23].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[23].IMUX_BYP[7]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[23].IMUX_BYP[6]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[22].IMUX_BYP[15]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[27].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice26"><a class="header" href="#bel-bitslice26">Bel BITSLICE[26]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[26]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[30].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[30].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[30].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[30].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[30].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[30].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[30].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[30].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[30].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[30].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[30].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[30].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[30].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[30].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[30].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[30].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[30].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[30].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[30].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[30].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[30].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[30].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[30].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[30].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[30].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[30].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[30].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[30].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[30].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[30].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[30].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[30].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[30].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[31].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[30].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[30].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[30].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[30].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[30].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice27"><a class="header" href="#bel-bitslice27">Bel BITSLICE[27]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[27]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[31].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[31].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[31].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[31].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[31].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[31].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[31].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[31].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[31].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[31].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[31].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[31].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[31].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[31].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[31].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[31].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[31].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[31].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[31].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[31].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[31].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[31].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[31].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[31].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[31].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[31].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[31].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[31].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[31].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[31].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[31].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[31].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[31].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[31].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[31].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[31].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[31].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice28"><a class="header" href="#bel-bitslice28">Bel BITSLICE[28]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[28]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[32].IMUX_BYP[14]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[32].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[32].IMUX_BYP[13]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[32].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[32].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[32].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[32].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[32].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[32].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[32].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[32].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[32].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[32].IMUX_BYP[12]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[32].IMUX_BYP[11]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[32].IMUX_BYP[10]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[32].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[32].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[32].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[32].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[32].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[32].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[32].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[32].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[32].IMUX_BYP[9]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[32].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[32].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[32].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[32].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[32].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[32].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[32].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[32].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[32].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[32].IMUX_BYP[8]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[32].IMUX_BYP[7]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[32].IMUX_BYP[6]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[32].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[32].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice29"><a class="header" href="#bel-bitslice29">Bel BITSLICE[29]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[29]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[34].IMUX_BYP[10]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[33].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[34].IMUX_BYP[9]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[34].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[34].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[34].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[34].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[34].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[34].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[34].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[34].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[34].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[34].IMUX_BYP[8]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[34].IMUX_BYP[7]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[34].IMUX_BYP[6]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[33].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[33].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[33].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[33].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[33].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[33].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[33].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[33].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[33].IMUX_BYP[15]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[33].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[33].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[33].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[33].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[33].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[34].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[34].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[34].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[34].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[33].IMUX_BYP[14]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[33].IMUX_BYP[13]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[33].IMUX_BYP[12]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[33].OUT_TMIN[13]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice30"><a class="header" href="#bel-bitslice30">Bel BITSLICE[30]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[30]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[35].IMUX_BYP[9]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[34].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[35].IMUX_BYP[8]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[35].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[35].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[35].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[35].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[35].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[35].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[35].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[35].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[35].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[35].IMUX_BYP[7]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[35].IMUX_BYP[6]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[34].IMUX_BYP[15]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[34].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[34].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[34].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[34].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[34].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[34].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[34].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[34].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[34].IMUX_BYP[14]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[34].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[34].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[34].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[34].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[34].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[35].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[35].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[35].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[35].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[34].IMUX_BYP[13]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[34].IMUX_BYP[12]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[34].IMUX_BYP[11]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[35].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[34].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice31"><a class="header" href="#bel-bitslice31">Bel BITSLICE[31]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[31]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[36].IMUX_BYP[8]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[35].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[36].IMUX_BYP[7]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[36].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[36].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[36].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[36].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[36].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[36].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[36].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[36].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[36].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[36].IMUX_BYP[6]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[35].IMUX_BYP[15]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[35].IMUX_BYP[14]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[35].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[35].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[35].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[35].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[35].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[35].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[35].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[35].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[35].IMUX_BYP[13]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[35].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[35].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[35].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[35].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[35].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[36].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[36].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[36].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[36].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[35].IMUX_BYP[12]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[35].IMUX_BYP[11]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[35].IMUX_BYP[10]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[35].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice32"><a class="header" href="#bel-bitslice32">Bel BITSLICE[32]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[32]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[39].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[38].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[39].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[39].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[39].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[39].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[39].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[39].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[39].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[39].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[39].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[39].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[39].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[39].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[39].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[38].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[38].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[38].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[38].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[38].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[38].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[38].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[38].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[39].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[38].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[38].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[38].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[38].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[38].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[39].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[39].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[39].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[39].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[39].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[38].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[38].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[36].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice33"><a class="header" href="#bel-bitslice33">Bel BITSLICE[33]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[33]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[40].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[39].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[40].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[40].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[40].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[40].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[40].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[40].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[40].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[40].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[40].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[40].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[40].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[40].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[40].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[39].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[39].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[39].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[39].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[39].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[39].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[39].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[39].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[40].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[39].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[39].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[39].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[39].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[39].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[40].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[40].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[40].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[40].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[40].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[39].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[39].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[38].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice34"><a class="header" href="#bel-bitslice34">Bel BITSLICE[34]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[34]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[41].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[40].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[41].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[41].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[41].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[41].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[41].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[41].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[41].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[41].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[41].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[41].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[41].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[41].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[41].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[40].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[40].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[40].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[40].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[40].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[40].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[40].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[40].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[41].IMUX_BYP[6]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[40].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[40].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[40].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[40].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[40].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[41].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[41].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[41].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[41].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[40].IMUX_BYP[15]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[40].IMUX_BYP[14]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[40].IMUX_BYP[13]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[39].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[39].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice35"><a class="header" href="#bel-bitslice35">Bel BITSLICE[35]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[35]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[43].IMUX_BYP[7]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[42].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[43].IMUX_BYP[6]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[42].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[42].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[42].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[42].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[42].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[42].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[42].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[42].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[42].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[42].IMUX_BYP[15]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[42].IMUX_BYP[14]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[42].IMUX_BYP[13]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[42].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[42].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[42].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[42].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[42].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[42].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[42].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[42].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[42].IMUX_BYP[12]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[42].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[42].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[42].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[42].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[42].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[42].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[42].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[42].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[42].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[42].IMUX_BYP[11]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[42].IMUX_BYP[10]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[42].IMUX_BYP[9]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[40].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice36"><a class="header" href="#bel-bitslice36">Bel BITSLICE[36]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[36]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[44].IMUX_BYP[6]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[43].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[43].IMUX_BYP[15]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[43].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[43].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[43].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[43].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[43].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[43].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[43].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[43].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[43].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[43].IMUX_BYP[14]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[43].IMUX_BYP[13]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[43].IMUX_BYP[12]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[43].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[43].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[43].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[43].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[43].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[43].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[43].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[43].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[43].IMUX_BYP[11]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[43].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[43].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[43].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[43].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[43].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[43].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[43].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[43].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[43].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[43].IMUX_BYP[10]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[43].IMUX_BYP[9]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[43].IMUX_BYP[8]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[41].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice37"><a class="header" href="#bel-bitslice37">Bel BITSLICE[37]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[37]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[44].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[44].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[44].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[44].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[44].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[44].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[44].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[44].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[44].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[44].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[44].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[44].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[44].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[44].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[44].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[44].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[44].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[44].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[44].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[44].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[44].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[44].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[44].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[44].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[44].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[44].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[44].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[44].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[44].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[44].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[44].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[44].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[44].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[44].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[43].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[44].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[44].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[44].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[42].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[41].OUT_TMIN[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice38"><a class="header" href="#bel-bitslice38">Bel BITSLICE[38]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[38]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[38].IMUX_BYP[13]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[37].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[38].IMUX_BYP[12]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[38].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[38].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[38].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[38].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[38].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[38].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[38].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[38].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[38].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[38].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[38].IMUX_BYP[11]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[38].IMUX_BYP[10]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[38].IMUX_BYP[9]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[37].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[37].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[37].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[37].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[37].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[37].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[37].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[37].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[38].IMUX_BYP[8]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[37].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[37].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[37].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[37].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[37].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[38].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[38].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[38].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[38].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[38].IMUX_BYP[7]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[38].IMUX_BYP[6]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[37].IMUX_BYP[15]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[42].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice39"><a class="header" href="#bel-bitslice39">Bel BITSLICE[39]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[39]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[45].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[45].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[45].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[45].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[45].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[45].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[45].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[45].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[45].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[45].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[45].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[45].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[45].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[45].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[45].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[45].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[45].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[45].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[45].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[45].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[45].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[45].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[45].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[45].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[45].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[45].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[45].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[45].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[45].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[45].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[45].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[45].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[45].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[46].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[45].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[45].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[45].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[45].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[45].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice40"><a class="header" href="#bel-bitslice40">Bel BITSLICE[40]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[40]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[46].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[46].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[46].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[46].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[46].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[46].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[46].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[46].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[46].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[46].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[46].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[46].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[46].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[46].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[46].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[46].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[46].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[46].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[46].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[46].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[46].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[46].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[46].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[46].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[46].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[46].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[46].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[46].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[46].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[46].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[46].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[46].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[46].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[46].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[46].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[46].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[46].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice41"><a class="header" href="#bel-bitslice41">Bel BITSLICE[41]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[41]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[47].IMUX_BYP[14]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[47].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[47].IMUX_BYP[13]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[47].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[47].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[47].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[47].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[47].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[47].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[47].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[47].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[47].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[47].IMUX_BYP[12]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[47].IMUX_BYP[11]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[47].IMUX_BYP[10]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[47].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[47].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[47].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[47].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[47].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[47].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[47].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[47].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[47].IMUX_BYP[9]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[47].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[47].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[47].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[47].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[47].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[47].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[47].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[47].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[47].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[47].IMUX_BYP[8]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[47].IMUX_BYP[7]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[47].IMUX_BYP[6]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[47].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[47].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice42"><a class="header" href="#bel-bitslice42">Bel BITSLICE[42]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[42]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[49].IMUX_BYP[10]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[48].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[49].IMUX_BYP[9]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[49].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[49].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[49].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[49].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[49].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[49].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[49].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[49].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[49].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[49].IMUX_BYP[8]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[49].IMUX_BYP[7]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[49].IMUX_BYP[6]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[48].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[48].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[48].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[48].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[48].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[48].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[48].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[48].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[48].IMUX_BYP[15]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[48].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[48].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[48].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[48].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[48].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[49].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[49].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[49].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[49].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[48].IMUX_BYP[14]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[48].IMUX_BYP[13]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[48].IMUX_BYP[12]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[48].OUT_TMIN[13]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice43"><a class="header" href="#bel-bitslice43">Bel BITSLICE[43]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[43]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[50].IMUX_BYP[9]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[49].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[50].IMUX_BYP[8]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[50].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[50].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[50].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[50].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[50].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[50].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[50].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[50].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[50].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[50].IMUX_BYP[7]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[50].IMUX_BYP[6]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[49].IMUX_BYP[15]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[49].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[49].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[49].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[49].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[49].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[49].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[49].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[49].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[49].IMUX_BYP[14]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[49].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[49].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[49].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[49].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[49].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[50].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[50].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[50].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[50].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[49].IMUX_BYP[13]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[49].IMUX_BYP[12]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[49].IMUX_BYP[11]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[50].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[49].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice44"><a class="header" href="#bel-bitslice44">Bel BITSLICE[44]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[44]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[51].IMUX_BYP[8]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[50].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[51].IMUX_BYP[7]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[51].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[51].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[51].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[51].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[51].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[51].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[51].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[51].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[51].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[51].IMUX_BYP[6]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[50].IMUX_BYP[15]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[50].IMUX_BYP[14]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[50].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[50].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[50].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[50].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[50].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[50].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[50].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[50].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[50].IMUX_BYP[13]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[50].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[50].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[50].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[50].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[50].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[51].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[51].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[51].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[51].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[50].IMUX_BYP[12]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[50].IMUX_BYP[11]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[50].IMUX_BYP[10]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[50].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice45"><a class="header" href="#bel-bitslice45">Bel BITSLICE[45]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[45]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[54].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[53].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[54].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[54].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[54].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[54].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[54].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[54].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[54].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[54].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[54].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[54].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[54].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[54].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[54].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[53].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[53].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[53].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[53].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[53].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[53].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[53].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[53].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[54].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[53].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[53].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[53].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[53].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[53].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[54].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[54].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[54].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[54].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[54].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[53].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[53].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[51].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice46"><a class="header" href="#bel-bitslice46">Bel BITSLICE[46]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[46]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[55].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[54].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[55].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[55].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[55].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[55].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[55].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[55].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[55].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[55].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[55].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[55].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[55].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[55].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[55].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[54].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[54].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[54].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[54].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[54].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[54].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[54].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[54].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[55].IMUX_BYP[7]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[54].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[54].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[54].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[54].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[54].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[55].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[55].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[55].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[55].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[55].IMUX_BYP[6]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[54].IMUX_BYP[15]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[54].IMUX_BYP[14]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[53].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice47"><a class="header" href="#bel-bitslice47">Bel BITSLICE[47]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[47]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[56].IMUX_BYP[12]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[55].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[56].IMUX_BYP[11]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[56].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[56].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[56].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[56].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[56].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[56].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[56].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[56].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[56].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[56].IMUX_BYP[10]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[56].IMUX_BYP[9]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[56].IMUX_BYP[8]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[55].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[55].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[55].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[55].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[55].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[55].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[55].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[55].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[56].IMUX_BYP[6]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[55].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[55].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[55].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[55].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[55].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[56].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[56].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[56].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[56].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[55].IMUX_BYP[15]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[55].IMUX_BYP[14]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[55].IMUX_BYP[13]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[54].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[54].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice48"><a class="header" href="#bel-bitslice48">Bel BITSLICE[48]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[48]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[58].IMUX_BYP[7]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[57].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[58].IMUX_BYP[6]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[57].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[57].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[57].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[57].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[57].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[57].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[57].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[57].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[57].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[57].IMUX_BYP[15]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[57].IMUX_BYP[14]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[57].IMUX_BYP[13]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[57].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[57].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[57].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[57].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[57].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[57].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[57].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[57].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[57].IMUX_BYP[12]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[57].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[57].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[57].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[57].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[57].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[57].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[57].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[57].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[57].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[57].IMUX_BYP[11]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[57].IMUX_BYP[10]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[57].IMUX_BYP[9]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[55].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice49"><a class="header" href="#bel-bitslice49">Bel BITSLICE[49]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[49]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[59].IMUX_BYP[6]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[58].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[58].IMUX_BYP[15]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[58].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[58].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[58].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[58].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[58].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[58].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[58].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[58].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[58].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[58].IMUX_BYP[14]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[58].IMUX_BYP[13]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[58].IMUX_BYP[12]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[58].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[58].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[58].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[58].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[58].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[58].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[58].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[58].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[58].IMUX_BYP[11]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[58].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[58].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[58].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[58].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[58].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[58].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[58].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[58].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[58].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[58].IMUX_BYP[10]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[58].IMUX_BYP[9]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[58].IMUX_BYP[8]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[56].OUT_TMIN[8]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice50"><a class="header" href="#bel-bitslice50">Bel BITSLICE[50]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[50]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[59].IMUX_BYP[15]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[59].OUT_TMIN[4]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[59].IMUX_BYP[14]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[59].OUT_TMIN[23]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[59].OUT_TMIN[24]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[59].OUT_TMIN[25]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[59].OUT_TMIN[26]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[59].OUT_TMIN[27]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[59].OUT_TMIN[28]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[59].OUT_TMIN[29]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[59].OUT_TMIN[30]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[59].OUT_TMIN[31]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[59].IMUX_BYP[13]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[59].IMUX_BYP[12]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[59].IMUX_BYP[11]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[59].OUT_TMIN[5]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[59].OUT_TMIN[6]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[59].OUT_TMIN[7]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[59].OUT_TMIN[8]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[59].OUT_TMIN[9]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[59].OUT_TMIN[10]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[59].OUT_TMIN[11]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[59].OUT_TMIN[12]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[59].IMUX_BYP[10]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[59].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[59].OUT_TMIN[13]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[59].OUT_TMIN[14]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[59].OUT_TMIN[15]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[59].OUT_TMIN[16]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[59].OUT_TMIN[17]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[59].OUT_TMIN[18]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[59].OUT_TMIN[19]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[59].OUT_TMIN[20]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[59].OUT_TMIN[21]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[58].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[59].IMUX_BYP[9]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[59].IMUX_BYP[8]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[59].IMUX_BYP[7]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[57].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[56].OUT_TMIN[31]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice51"><a class="header" href="#bel-bitslice51">Bel BITSLICE[51]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE[51]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_FIFO_RDEN</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>DYN_DCI_OUT_INT</td><td>input</td><td>CELL[53].IMUX_BYP[13]</td></tr>

<tr><td>PHY2CLB_FIFO_EMPTY</td><td>output</td><td>CELL[52].OUT_TMIN[18]</td></tr>

<tr><td>RX_CE_IDELAY</td><td>input</td><td>CELL[53].IMUX_BYP[12]</td></tr>

<tr><td>RX_CE_IFD</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>RX_CNTVALUEIN0</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>RX_CNTVALUEIN1</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>RX_CNTVALUEIN2</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>RX_CNTVALUEIN3</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>RX_CNTVALUEIN4</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>RX_CNTVALUEIN5</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>RX_CNTVALUEIN6</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>RX_CNTVALUEIN7</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>RX_CNTVALUEIN8</td><td>input</td><td>CELL[53].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>RX_CNTVALUEOUT0</td><td>output</td><td>CELL[53].OUT_TMIN[9]</td></tr>

<tr><td>RX_CNTVALUEOUT1</td><td>output</td><td>CELL[53].OUT_TMIN[10]</td></tr>

<tr><td>RX_CNTVALUEOUT2</td><td>output</td><td>CELL[53].OUT_TMIN[11]</td></tr>

<tr><td>RX_CNTVALUEOUT3</td><td>output</td><td>CELL[53].OUT_TMIN[12]</td></tr>

<tr><td>RX_CNTVALUEOUT4</td><td>output</td><td>CELL[53].OUT_TMIN[13]</td></tr>

<tr><td>RX_CNTVALUEOUT5</td><td>output</td><td>CELL[53].OUT_TMIN[14]</td></tr>

<tr><td>RX_CNTVALUEOUT6</td><td>output</td><td>CELL[53].OUT_TMIN[15]</td></tr>

<tr><td>RX_CNTVALUEOUT7</td><td>output</td><td>CELL[53].OUT_TMIN[16]</td></tr>

<tr><td>RX_CNTVALUEOUT8</td><td>output</td><td>CELL[53].OUT_TMIN[17]</td></tr>

<tr><td>RX_DATAIN1</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>RX_EN_VTC</td><td>input</td><td>CELL[53].IMUX_BYP[11]</td></tr>

<tr><td>RX_INC</td><td>input</td><td>CELL[53].IMUX_BYP[10]</td></tr>

<tr><td>RX_LD</td><td>input</td><td>CELL[53].IMUX_BYP[9]</td></tr>

<tr><td>RX_Q0</td><td>output</td><td>CELL[52].OUT_TMIN[19]</td></tr>

<tr><td>RX_Q1</td><td>output</td><td>CELL[52].OUT_TMIN[20]</td></tr>

<tr><td>RX_Q2</td><td>output</td><td>CELL[52].OUT_TMIN[21]</td></tr>

<tr><td>RX_Q3</td><td>output</td><td>CELL[52].OUT_TMIN[22]</td></tr>

<tr><td>RX_Q4</td><td>output</td><td>CELL[52].OUT_TMIN[23]</td></tr>

<tr><td>RX_Q5</td><td>output</td><td>CELL[52].OUT_TMIN[24]</td></tr>

<tr><td>RX_Q6</td><td>output</td><td>CELL[52].OUT_TMIN[25]</td></tr>

<tr><td>RX_Q7</td><td>output</td><td>CELL[52].OUT_TMIN[26]</td></tr>

<tr><td>TX_CE_ODELAY</td><td>input</td><td>CELL[53].IMUX_BYP[8]</td></tr>

<tr><td>TX_CE_OFD</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>TX_CNTVALUEIN0</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>TX_CNTVALUEIN1</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>TX_CNTVALUEIN2</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>TX_CNTVALUEIN3</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>TX_CNTVALUEIN4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>TX_CNTVALUEIN5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>TX_CNTVALUEIN6</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>TX_CNTVALUEIN7</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>TX_CNTVALUEIN8</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>TX_CNTVALUEOUT0</td><td>output</td><td>CELL[52].OUT_TMIN[27]</td></tr>

<tr><td>TX_CNTVALUEOUT1</td><td>output</td><td>CELL[52].OUT_TMIN[28]</td></tr>

<tr><td>TX_CNTVALUEOUT2</td><td>output</td><td>CELL[52].OUT_TMIN[29]</td></tr>

<tr><td>TX_CNTVALUEOUT3</td><td>output</td><td>CELL[52].OUT_TMIN[30]</td></tr>

<tr><td>TX_CNTVALUEOUT4</td><td>output</td><td>CELL[52].OUT_TMIN[31]</td></tr>

<tr><td>TX_CNTVALUEOUT5</td><td>output</td><td>CELL[53].OUT_TMIN[4]</td></tr>

<tr><td>TX_CNTVALUEOUT6</td><td>output</td><td>CELL[53].OUT_TMIN[5]</td></tr>

<tr><td>TX_CNTVALUEOUT7</td><td>output</td><td>CELL[53].OUT_TMIN[6]</td></tr>

<tr><td>TX_CNTVALUEOUT8</td><td>output</td><td>CELL[53].OUT_TMIN[7]</td></tr>

<tr><td>TX_D0</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>TX_D1</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>TX_D2</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>TX_D3</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>TX_D4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>TX_D5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>TX_D6</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>TX_D7</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>TX_EN_VTC</td><td>input</td><td>CELL[53].IMUX_BYP[7]</td></tr>

<tr><td>TX_INC</td><td>input</td><td>CELL[53].IMUX_BYP[6]</td></tr>

<tr><td>TX_LD</td><td>input</td><td>CELL[52].IMUX_BYP[15]</td></tr>

<tr><td>TX_T</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>TX_T_OUT</td><td>output</td><td>CELL[57].OUT_TMIN[22]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t0"><a class="header" href="#bel-bitslice_t0">Bel BITSLICE_T[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[3].IMUX_BYP[8]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[2].IMUX_BYP[15]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[3].OUT_TMIN[4]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[3].OUT_TMIN[5]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[3].OUT_TMIN[6]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[3].OUT_TMIN[7]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[3].OUT_TMIN[8]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[3].OUT_TMIN[9]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[3].OUT_TMIN[10]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[3].OUT_TMIN[11]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[3].OUT_TMIN[12]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[0].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[3].IMUX_BYP[7]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[3].IMUX_BYP[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t1"><a class="header" href="#bel-bitslice_t1">Bel BITSLICE_T[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[12].IMUX_BYP[6]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[11].IMUX_BYP[13]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[11].OUT_TMIN[18]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[11].OUT_TMIN[19]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[11].OUT_TMIN[20]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[11].OUT_TMIN[21]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[11].OUT_TMIN[22]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[11].OUT_TMIN[23]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[11].OUT_TMIN[24]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[11].OUT_TMIN[25]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[11].OUT_TMIN[26]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[1].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[11].IMUX_BYP[15]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[11].IMUX_BYP[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t2"><a class="header" href="#bel-bitslice_t2">Bel BITSLICE_T[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[18].IMUX_BYP[8]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[17].IMUX_BYP[15]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[18].OUT_TMIN[4]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[18].OUT_TMIN[5]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[18].OUT_TMIN[6]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[18].OUT_TMIN[7]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[18].OUT_TMIN[8]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[18].OUT_TMIN[9]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[18].OUT_TMIN[10]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[18].OUT_TMIN[11]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[18].OUT_TMIN[12]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[15].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[18].IMUX_BYP[7]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[18].IMUX_BYP[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t3"><a class="header" href="#bel-bitslice_t3">Bel BITSLICE_T[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[27].IMUX_BYP[6]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[26].IMUX_BYP[13]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[26].OUT_TMIN[18]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[26].OUT_TMIN[19]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[26].OUT_TMIN[20]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[26].OUT_TMIN[21]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[26].OUT_TMIN[22]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[26].OUT_TMIN[23]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[26].OUT_TMIN[24]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[26].OUT_TMIN[25]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[26].OUT_TMIN[26]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[16].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[26].IMUX_BYP[15]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[26].IMUX_BYP[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t4"><a class="header" href="#bel-bitslice_t4">Bel BITSLICE_T[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[33].IMUX_BYP[8]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[32].IMUX_BYP[15]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[33].OUT_TMIN[4]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[33].OUT_TMIN[5]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[33].OUT_TMIN[6]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[33].OUT_TMIN[7]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[33].OUT_TMIN[8]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[33].OUT_TMIN[9]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[33].OUT_TMIN[10]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[33].OUT_TMIN[11]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[33].OUT_TMIN[12]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[30].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[33].IMUX_BYP[7]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[33].IMUX_BYP[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t5"><a class="header" href="#bel-bitslice_t5">Bel BITSLICE_T[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[42].IMUX_BYP[6]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[41].IMUX_BYP[13]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[41].OUT_TMIN[18]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[41].OUT_TMIN[19]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[41].OUT_TMIN[20]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[41].OUT_TMIN[21]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[41].OUT_TMIN[22]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[41].OUT_TMIN[23]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[41].OUT_TMIN[24]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[41].OUT_TMIN[25]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[41].OUT_TMIN[26]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[31].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[41].IMUX_BYP[15]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[41].IMUX_BYP[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t6"><a class="header" href="#bel-bitslice_t6">Bel BITSLICE_T[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[48].IMUX_BYP[8]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[47].IMUX_BYP[15]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[48].OUT_TMIN[4]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[48].OUT_TMIN[5]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[48].OUT_TMIN[6]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[48].OUT_TMIN[7]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[48].OUT_TMIN[8]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[48].OUT_TMIN[9]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[48].OUT_TMIN[10]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[48].OUT_TMIN[11]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[48].OUT_TMIN[12]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[45].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[48].IMUX_BYP[7]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[48].IMUX_BYP[6]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_t7"><a class="header" href="#bel-bitslice_t7">Bel BITSLICE_T[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_T[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE_ODELAY</td><td>input</td><td>CELL[57].IMUX_BYP[6]</td></tr>

<tr><td>CE_OFD</td><td>input</td><td>CELL[56].IMUX_BYP[13]</td></tr>

<tr><td>CNTVALUEIN0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CNTVALUEIN1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CNTVALUEIN2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[35]</td></tr>

<tr><td>CNTVALUEIN3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[9]</td></tr>

<tr><td>CNTVALUEIN4</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[36]</td></tr>

<tr><td>CNTVALUEIN5</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[37]</td></tr>

<tr><td>CNTVALUEIN6</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[38]</td></tr>

<tr><td>CNTVALUEIN7</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[10]</td></tr>

<tr><td>CNTVALUEIN8</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[39]</td></tr>

<tr><td>CNTVALUEOUT0</td><td>output</td><td>CELL[56].OUT_TMIN[18]</td></tr>

<tr><td>CNTVALUEOUT1</td><td>output</td><td>CELL[56].OUT_TMIN[19]</td></tr>

<tr><td>CNTVALUEOUT2</td><td>output</td><td>CELL[56].OUT_TMIN[20]</td></tr>

<tr><td>CNTVALUEOUT3</td><td>output</td><td>CELL[56].OUT_TMIN[21]</td></tr>

<tr><td>CNTVALUEOUT4</td><td>output</td><td>CELL[56].OUT_TMIN[22]</td></tr>

<tr><td>CNTVALUEOUT5</td><td>output</td><td>CELL[56].OUT_TMIN[23]</td></tr>

<tr><td>CNTVALUEOUT6</td><td>output</td><td>CELL[56].OUT_TMIN[24]</td></tr>

<tr><td>CNTVALUEOUT7</td><td>output</td><td>CELL[56].OUT_TMIN[25]</td></tr>

<tr><td>CNTVALUEOUT8</td><td>output</td><td>CELL[56].OUT_TMIN[26]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[46].IMUX_BYP[6]</td></tr>

<tr><td>INC</td><td>input</td><td>CELL[56].IMUX_BYP[15]</td></tr>

<tr><td>LD</td><td>input</td><td>CELL[56].IMUX_BYP[14]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control0"><a class="header" href="#bel-bitslice_control0">Bel BITSLICE_CONTROL[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[4].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[3].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[3].IMUX_BYP[10]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[3].OUT_TMIN[17]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[3].IMUX_BYP[9]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[3].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[3].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[3].OUT_TMIN[14]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[3].IMUX_CTRL[5]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[3].IMUX_CTRL[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control1"><a class="header" href="#bel-bitslice_control1">Bel BITSLICE_CONTROL[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[11].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[10].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[6].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[12].IMUX_BYP[8]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[11].OUT_TMIN[30]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[12].IMUX_BYP[7]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[11].OUT_TMIN[28]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[11].OUT_TMIN[29]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[11].OUT_TMIN[27]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[11].IMUX_CTRL[6]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[12].IMUX_CTRL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control2"><a class="header" href="#bel-bitslice_control2">Bel BITSLICE_CONTROL[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[19].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[18].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[18].IMUX_BYP[10]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[18].OUT_TMIN[17]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[18].IMUX_BYP[9]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[18].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[18].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[18].OUT_TMIN[14]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[18].IMUX_CTRL[5]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[18].IMUX_CTRL[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control3"><a class="header" href="#bel-bitslice_control3">Bel BITSLICE_CONTROL[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[26].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[25].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[21].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[27].IMUX_BYP[8]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[26].OUT_TMIN[30]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[27].IMUX_BYP[7]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[26].OUT_TMIN[28]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[26].OUT_TMIN[29]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[26].OUT_TMIN[27]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[26].IMUX_CTRL[6]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[27].IMUX_CTRL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control4"><a class="header" href="#bel-bitslice_control4">Bel BITSLICE_CONTROL[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[34].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[33].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[33].IMUX_BYP[10]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[33].OUT_TMIN[17]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[33].IMUX_BYP[9]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[33].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[33].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[33].OUT_TMIN[14]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[33].IMUX_CTRL[5]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[33].IMUX_CTRL[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control5"><a class="header" href="#bel-bitslice_control5">Bel BITSLICE_CONTROL[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[41].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[40].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[36].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[42].IMUX_BYP[8]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[41].OUT_TMIN[30]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[42].IMUX_BYP[7]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[41].OUT_TMIN[28]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[41].OUT_TMIN[29]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[41].OUT_TMIN[27]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[41].IMUX_CTRL[6]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[42].IMUX_CTRL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control6"><a class="header" href="#bel-bitslice_control6">Bel BITSLICE_CONTROL[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[34]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[8]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[49].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[48].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[48].IMUX_BYP[10]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[48].OUT_TMIN[17]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[48].IMUX_BYP[9]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[48].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[48].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[48].OUT_TMIN[14]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[48].IMUX_CTRL[5]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[48].IMUX_CTRL[7]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bitslice_control7"><a class="header" href="#bel-bitslice_control7">Bel BITSLICE_CONTROL[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel BITSLICE_CONTROL[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_RDCS0_0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2PHY_RDCS0_1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2PHY_RDCS0_2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2PHY_RDCS0_3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2PHY_RDCS1_0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2PHY_RDCS1_1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2PHY_RDCS1_2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2PHY_RDCS1_3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2PHY_RDEN0</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2PHY_RDEN1</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2PHY_RDEN2</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2PHY_RDEN3</td><td>input</td><td>CELL[56].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2PHY_T_B0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2PHY_T_B1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2PHY_T_B2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2PHY_T_B3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2PHY_WRCS0_0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2PHY_WRCS0_1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2PHY_WRCS0_2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2PHY_WRCS0_3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2PHY_WRCS1_0</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[40]</td></tr>

<tr><td>CLB2PHY_WRCS1_1</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[41]</td></tr>

<tr><td>CLB2PHY_WRCS1_2</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[42]</td></tr>

<tr><td>CLB2PHY_WRCS1_3</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CLB2RIU_ADDR0</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[24]</td></tr>

<tr><td>CLB2RIU_ADDR1</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[25]</td></tr>

<tr><td>CLB2RIU_ADDR2</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[26]</td></tr>

<tr><td>CLB2RIU_ADDR3</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[27]</td></tr>

<tr><td>CLB2RIU_ADDR4</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[28]</td></tr>

<tr><td>CLB2RIU_ADDR5</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[29]</td></tr>

<tr><td>CLB2RIU_NIBBLE_SEL</td><td>input</td><td>CELL[55].IMUX_IMUX_DELAY[11]</td></tr>

<tr><td>CLB2RIU_WR_DATA0</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[43]</td></tr>

<tr><td>CLB2RIU_WR_DATA1</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[13]</td></tr>

<tr><td>CLB2RIU_WR_DATA10</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[18]</td></tr>

<tr><td>CLB2RIU_WR_DATA11</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[19]</td></tr>

<tr><td>CLB2RIU_WR_DATA12</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[20]</td></tr>

<tr><td>CLB2RIU_WR_DATA13</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[21]</td></tr>

<tr><td>CLB2RIU_WR_DATA14</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[22]</td></tr>

<tr><td>CLB2RIU_WR_DATA15</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[23]</td></tr>

<tr><td>CLB2RIU_WR_DATA2</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[44]</td></tr>

<tr><td>CLB2RIU_WR_DATA3</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[45]</td></tr>

<tr><td>CLB2RIU_WR_DATA4</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[46]</td></tr>

<tr><td>CLB2RIU_WR_DATA5</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[14]</td></tr>

<tr><td>CLB2RIU_WR_DATA6</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[47]</td></tr>

<tr><td>CLB2RIU_WR_DATA7</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[15]</td></tr>

<tr><td>CLB2RIU_WR_DATA8</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[16]</td></tr>

<tr><td>CLB2RIU_WR_DATA9</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[17]</td></tr>

<tr><td>CLB2RIU_WR_EN</td><td>input</td><td>CELL[51].IMUX_IMUX_DELAY[12]</td></tr>

<tr><td>CTRL_DLY_TEST_IN</td><td>input</td><td>CELL[57].IMUX_BYP[8]</td></tr>

<tr><td>CTRL_DLY_TEST_OUT</td><td>output</td><td>CELL[56].OUT_TMIN[30]</td></tr>

<tr><td>EN_VTC</td><td>input</td><td>CELL[57].IMUX_BYP[7]</td></tr>

<tr><td>MASTER_PD_OUT</td><td>output</td><td>CELL[56].OUT_TMIN[28]</td></tr>

<tr><td>PHY2CLB_FIXDLY_RDY</td><td>output</td><td>CELL[56].OUT_TMIN[29]</td></tr>

<tr><td>PHY2CLB_PHY_RDY</td><td>output</td><td>CELL[56].OUT_TMIN[27]</td></tr>

<tr><td>REFCLK</td><td>input</td><td>CELL[56].IMUX_CTRL[6]</td></tr>

<tr><td>RIU_CLK</td><td>input</td><td>CELL[57].IMUX_CTRL[2]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-pll_select0"><a class="header" href="#bel-pll_select0">Bel PLL_SELECT[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select1"><a class="header" href="#bel-pll_select1">Bel PLL_SELECT[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select2"><a class="header" href="#bel-pll_select2">Bel PLL_SELECT[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select3"><a class="header" href="#bel-pll_select3">Bel PLL_SELECT[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select4"><a class="header" href="#bel-pll_select4">Bel PLL_SELECT[4]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[4]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select5"><a class="header" href="#bel-pll_select5">Bel PLL_SELECT[5]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[5]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select6"><a class="header" href="#bel-pll_select6">Bel PLL_SELECT[6]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[6]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-pll_select7"><a class="header" href="#bel-pll_select7">Bel PLL_SELECT[7]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel PLL_SELECT[7]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-riu_or0"><a class="header" href="#bel-riu_or0">Bel RIU_OR[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel RIU_OR[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>CELL[6].OUT_TMIN[19]</td></tr>

<tr><td>RIU_RD_DATA1</td><td>output</td><td>CELL[6].OUT_TMIN[20]</td></tr>

<tr><td>RIU_RD_DATA10</td><td>output</td><td>CELL[6].OUT_TMIN[29]</td></tr>

<tr><td>RIU_RD_DATA11</td><td>output</td><td>CELL[6].OUT_TMIN[30]</td></tr>

<tr><td>RIU_RD_DATA12</td><td>output</td><td>CELL[6].OUT_TMIN[31]</td></tr>

<tr><td>RIU_RD_DATA13</td><td>output</td><td>CELL[7].OUT_TMIN[4]</td></tr>

<tr><td>RIU_RD_DATA14</td><td>output</td><td>CELL[7].OUT_TMIN[5]</td></tr>

<tr><td>RIU_RD_DATA15</td><td>output</td><td>CELL[7].OUT_TMIN[6]</td></tr>

<tr><td>RIU_RD_DATA2</td><td>output</td><td>CELL[6].OUT_TMIN[21]</td></tr>

<tr><td>RIU_RD_DATA3</td><td>output</td><td>CELL[6].OUT_TMIN[22]</td></tr>

<tr><td>RIU_RD_DATA4</td><td>output</td><td>CELL[6].OUT_TMIN[23]</td></tr>

<tr><td>RIU_RD_DATA5</td><td>output</td><td>CELL[6].OUT_TMIN[24]</td></tr>

<tr><td>RIU_RD_DATA6</td><td>output</td><td>CELL[6].OUT_TMIN[25]</td></tr>

<tr><td>RIU_RD_DATA7</td><td>output</td><td>CELL[6].OUT_TMIN[26]</td></tr>

<tr><td>RIU_RD_DATA8</td><td>output</td><td>CELL[6].OUT_TMIN[27]</td></tr>

<tr><td>RIU_RD_DATA9</td><td>output</td><td>CELL[6].OUT_TMIN[28]</td></tr>

<tr><td>RIU_RD_VALID</td><td>output</td><td>CELL[6].OUT_TMIN[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-riu_or1"><a class="header" href="#bel-riu_or1">Bel RIU_OR[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel RIU_OR[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>CELL[21].OUT_TMIN[19]</td></tr>

<tr><td>RIU_RD_DATA1</td><td>output</td><td>CELL[21].OUT_TMIN[20]</td></tr>

<tr><td>RIU_RD_DATA10</td><td>output</td><td>CELL[21].OUT_TMIN[29]</td></tr>

<tr><td>RIU_RD_DATA11</td><td>output</td><td>CELL[21].OUT_TMIN[30]</td></tr>

<tr><td>RIU_RD_DATA12</td><td>output</td><td>CELL[21].OUT_TMIN[31]</td></tr>

<tr><td>RIU_RD_DATA13</td><td>output</td><td>CELL[22].OUT_TMIN[4]</td></tr>

<tr><td>RIU_RD_DATA14</td><td>output</td><td>CELL[22].OUT_TMIN[5]</td></tr>

<tr><td>RIU_RD_DATA15</td><td>output</td><td>CELL[22].OUT_TMIN[6]</td></tr>

<tr><td>RIU_RD_DATA2</td><td>output</td><td>CELL[21].OUT_TMIN[21]</td></tr>

<tr><td>RIU_RD_DATA3</td><td>output</td><td>CELL[21].OUT_TMIN[22]</td></tr>

<tr><td>RIU_RD_DATA4</td><td>output</td><td>CELL[21].OUT_TMIN[23]</td></tr>

<tr><td>RIU_RD_DATA5</td><td>output</td><td>CELL[21].OUT_TMIN[24]</td></tr>

<tr><td>RIU_RD_DATA6</td><td>output</td><td>CELL[21].OUT_TMIN[25]</td></tr>

<tr><td>RIU_RD_DATA7</td><td>output</td><td>CELL[21].OUT_TMIN[26]</td></tr>

<tr><td>RIU_RD_DATA8</td><td>output</td><td>CELL[21].OUT_TMIN[27]</td></tr>

<tr><td>RIU_RD_DATA9</td><td>output</td><td>CELL[21].OUT_TMIN[28]</td></tr>

<tr><td>RIU_RD_VALID</td><td>output</td><td>CELL[21].OUT_TMIN[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-riu_or2"><a class="header" href="#bel-riu_or2">Bel RIU_OR[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel RIU_OR[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>CELL[36].OUT_TMIN[19]</td></tr>

<tr><td>RIU_RD_DATA1</td><td>output</td><td>CELL[36].OUT_TMIN[20]</td></tr>

<tr><td>RIU_RD_DATA10</td><td>output</td><td>CELL[36].OUT_TMIN[29]</td></tr>

<tr><td>RIU_RD_DATA11</td><td>output</td><td>CELL[36].OUT_TMIN[30]</td></tr>

<tr><td>RIU_RD_DATA12</td><td>output</td><td>CELL[36].OUT_TMIN[31]</td></tr>

<tr><td>RIU_RD_DATA13</td><td>output</td><td>CELL[37].OUT_TMIN[4]</td></tr>

<tr><td>RIU_RD_DATA14</td><td>output</td><td>CELL[37].OUT_TMIN[5]</td></tr>

<tr><td>RIU_RD_DATA15</td><td>output</td><td>CELL[37].OUT_TMIN[6]</td></tr>

<tr><td>RIU_RD_DATA2</td><td>output</td><td>CELL[36].OUT_TMIN[21]</td></tr>

<tr><td>RIU_RD_DATA3</td><td>output</td><td>CELL[36].OUT_TMIN[22]</td></tr>

<tr><td>RIU_RD_DATA4</td><td>output</td><td>CELL[36].OUT_TMIN[23]</td></tr>

<tr><td>RIU_RD_DATA5</td><td>output</td><td>CELL[36].OUT_TMIN[24]</td></tr>

<tr><td>RIU_RD_DATA6</td><td>output</td><td>CELL[36].OUT_TMIN[25]</td></tr>

<tr><td>RIU_RD_DATA7</td><td>output</td><td>CELL[36].OUT_TMIN[26]</td></tr>

<tr><td>RIU_RD_DATA8</td><td>output</td><td>CELL[36].OUT_TMIN[27]</td></tr>

<tr><td>RIU_RD_DATA9</td><td>output</td><td>CELL[36].OUT_TMIN[28]</td></tr>

<tr><td>RIU_RD_VALID</td><td>output</td><td>CELL[36].OUT_TMIN[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-riu_or3"><a class="header" href="#bel-riu_or3">Bel RIU_OR[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel RIU_OR[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>RIU_RD_DATA0</td><td>output</td><td>CELL[51].OUT_TMIN[19]</td></tr>

<tr><td>RIU_RD_DATA1</td><td>output</td><td>CELL[51].OUT_TMIN[20]</td></tr>

<tr><td>RIU_RD_DATA10</td><td>output</td><td>CELL[51].OUT_TMIN[29]</td></tr>

<tr><td>RIU_RD_DATA11</td><td>output</td><td>CELL[51].OUT_TMIN[30]</td></tr>

<tr><td>RIU_RD_DATA12</td><td>output</td><td>CELL[51].OUT_TMIN[31]</td></tr>

<tr><td>RIU_RD_DATA13</td><td>output</td><td>CELL[52].OUT_TMIN[4]</td></tr>

<tr><td>RIU_RD_DATA14</td><td>output</td><td>CELL[52].OUT_TMIN[5]</td></tr>

<tr><td>RIU_RD_DATA15</td><td>output</td><td>CELL[52].OUT_TMIN[6]</td></tr>

<tr><td>RIU_RD_DATA2</td><td>output</td><td>CELL[51].OUT_TMIN[21]</td></tr>

<tr><td>RIU_RD_DATA3</td><td>output</td><td>CELL[51].OUT_TMIN[22]</td></tr>

<tr><td>RIU_RD_DATA4</td><td>output</td><td>CELL[51].OUT_TMIN[23]</td></tr>

<tr><td>RIU_RD_DATA5</td><td>output</td><td>CELL[51].OUT_TMIN[24]</td></tr>

<tr><td>RIU_RD_DATA6</td><td>output</td><td>CELL[51].OUT_TMIN[25]</td></tr>

<tr><td>RIU_RD_DATA7</td><td>output</td><td>CELL[51].OUT_TMIN[26]</td></tr>

<tr><td>RIU_RD_DATA8</td><td>output</td><td>CELL[51].OUT_TMIN[27]</td></tr>

<tr><td>RIU_RD_DATA9</td><td>output</td><td>CELL[51].OUT_TMIN[28]</td></tr>

<tr><td>RIU_RD_VALID</td><td>output</td><td>CELL[51].OUT_TMIN[18]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-xiphy_feedthrough0"><a class="header" href="#bel-xiphy_feedthrough0">Bel XIPHY_FEEDTHROUGH[0]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH[0]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>CELL[3].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>CELL[12].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>CELL[1].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>CELL[2].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>CELL[14].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>CELL[14].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>CELL[8].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>CELL[3].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>CELL[4].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>CELL[5].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>CELL[6].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>CELL[9].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>CELL[10].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>CELL[11].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>CELL[13].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>CELL[7].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>CELL[7].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>CELL[7].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>CELL[7].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>CELL[6].IMUX_BYP[15]</td></tr>

<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>CELL[7].IMUX_BYP[6]</td></tr>

<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>CELL[7].IMUX_BYP[7]</td></tr>

<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>CELL[7].IMUX_BYP[8]</td></tr>

<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>CELL[7].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>CELL[7].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>CELL[7].IMUX_BYP[12]</td></tr>

<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>CELL[7].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>CELL[6].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>CELL[6].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>CELL[7].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>CELL[6].IMUX_BYP[9]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>CELL[6].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>CELL[6].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>CELL[6].IMUX_BYP[12]</td></tr>

<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>CELL[3].IMUX_CTRL[6]</td></tr>

<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>CELL[11].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B0</td><td>input</td><td>CELL[0].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B1</td><td>input</td><td>CELL[1].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B10</td><td>input</td><td>CELL[13].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B11</td><td>input</td><td>CELL[14].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B12</td><td>input</td><td>CELL[8].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B2</td><td>input</td><td>CELL[2].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B3</td><td>input</td><td>CELL[4].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B4</td><td>input</td><td>CELL[5].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B5</td><td>input</td><td>CELL[6].IMUX_CTRL[5]</td></tr>

<tr><td>IDELAY_RST_B6</td><td>input</td><td>CELL[9].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B7</td><td>input</td><td>CELL[10].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B8</td><td>input</td><td>CELL[11].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B9</td><td>input</td><td>CELL[12].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B0</td><td>input</td><td>CELL[0].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B1</td><td>input</td><td>CELL[1].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B10</td><td>input</td><td>CELL[13].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B11</td><td>input</td><td>CELL[14].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B12</td><td>input</td><td>CELL[8].IMUX_CTRL[2]</td></tr>

<tr><td>ODELAY_RST_B2</td><td>input</td><td>CELL[2].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B3</td><td>input</td><td>CELL[4].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B4</td><td>input</td><td>CELL[5].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B5</td><td>input</td><td>CELL[6].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B6</td><td>input</td><td>CELL[8].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B7</td><td>input</td><td>CELL[9].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B8</td><td>input</td><td>CELL[10].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B9</td><td>input</td><td>CELL[12].IMUX_CTRL[6]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>CELL[7].OUT_TMIN[17]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>CELL[7].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>CELL[7].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>CELL[7].OUT_TMIN[7]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>CELL[7].OUT_TMIN[8]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>CELL[7].OUT_TMIN[9]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>CELL[7].OUT_TMIN[10]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>CELL[7].OUT_TMIN[11]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>CELL[7].OUT_TMIN[12]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>CELL[7].OUT_TMIN[13]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>CELL[7].OUT_TMIN[14]</td></tr>

<tr><td>RXBIT_RST_B0</td><td>input</td><td>CELL[0].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B1</td><td>input</td><td>CELL[1].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B10</td><td>input</td><td>CELL[13].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B11</td><td>input</td><td>CELL[14].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B12</td><td>input</td><td>CELL[7].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B2</td><td>input</td><td>CELL[2].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B3</td><td>input</td><td>CELL[4].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B4</td><td>input</td><td>CELL[5].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B5</td><td>input</td><td>CELL[6].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B6</td><td>input</td><td>CELL[8].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B7</td><td>input</td><td>CELL[9].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B8</td><td>input</td><td>CELL[10].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B9</td><td>input</td><td>CELL[12].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>CELL[3].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>CELL[11].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B0</td><td>input</td><td>CELL[0].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B1</td><td>input</td><td>CELL[1].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B10</td><td>input</td><td>CELL[13].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B11</td><td>input</td><td>CELL[14].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B12</td><td>input</td><td>CELL[7].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B2</td><td>input</td><td>CELL[2].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B3</td><td>input</td><td>CELL[4].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B4</td><td>input</td><td>CELL[5].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B5</td><td>input</td><td>CELL[6].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B6</td><td>input</td><td>CELL[8].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B7</td><td>input</td><td>CELL[9].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B8</td><td>input</td><td>CELL[10].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B9</td><td>input</td><td>CELL[12].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>CELL[0].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>CELL[1].IMUX_CTRL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-xiphy_feedthrough1"><a class="header" href="#bel-xiphy_feedthrough1">Bel XIPHY_FEEDTHROUGH[1]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH[1]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>CELL[18].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>CELL[27].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>CELL[16].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>CELL[17].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>CELL[29].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>CELL[29].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>CELL[23].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>CELL[18].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>CELL[19].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>CELL[20].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>CELL[21].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>CELL[24].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>CELL[25].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>CELL[26].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>CELL[28].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>CELL[22].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>CELL[22].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>CELL[22].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>CELL[22].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>CELL[21].IMUX_BYP[15]</td></tr>

<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>CELL[22].IMUX_BYP[6]</td></tr>

<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>CELL[22].IMUX_BYP[7]</td></tr>

<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>CELL[22].IMUX_BYP[8]</td></tr>

<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>CELL[22].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>CELL[22].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>CELL[22].IMUX_BYP[12]</td></tr>

<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>CELL[22].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>CELL[21].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>CELL[21].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>CELL[22].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>CELL[21].IMUX_BYP[9]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>CELL[21].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>CELL[21].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>CELL[21].IMUX_BYP[12]</td></tr>

<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>CELL[18].IMUX_CTRL[6]</td></tr>

<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>CELL[26].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B0</td><td>input</td><td>CELL[15].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B1</td><td>input</td><td>CELL[16].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B10</td><td>input</td><td>CELL[28].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B11</td><td>input</td><td>CELL[29].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B12</td><td>input</td><td>CELL[23].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B2</td><td>input</td><td>CELL[17].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B3</td><td>input</td><td>CELL[19].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B4</td><td>input</td><td>CELL[20].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B5</td><td>input</td><td>CELL[21].IMUX_CTRL[5]</td></tr>

<tr><td>IDELAY_RST_B6</td><td>input</td><td>CELL[24].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B7</td><td>input</td><td>CELL[25].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B8</td><td>input</td><td>CELL[26].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B9</td><td>input</td><td>CELL[27].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B0</td><td>input</td><td>CELL[15].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B1</td><td>input</td><td>CELL[16].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B10</td><td>input</td><td>CELL[28].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B11</td><td>input</td><td>CELL[29].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B12</td><td>input</td><td>CELL[23].IMUX_CTRL[2]</td></tr>

<tr><td>ODELAY_RST_B2</td><td>input</td><td>CELL[17].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B3</td><td>input</td><td>CELL[19].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B4</td><td>input</td><td>CELL[20].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B5</td><td>input</td><td>CELL[21].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B6</td><td>input</td><td>CELL[23].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B7</td><td>input</td><td>CELL[24].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B8</td><td>input</td><td>CELL[25].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B9</td><td>input</td><td>CELL[27].IMUX_CTRL[6]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>CELL[22].OUT_TMIN[17]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>CELL[22].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>CELL[22].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>CELL[22].OUT_TMIN[7]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>CELL[22].OUT_TMIN[8]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>CELL[22].OUT_TMIN[9]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>CELL[22].OUT_TMIN[10]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>CELL[22].OUT_TMIN[11]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>CELL[22].OUT_TMIN[12]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>CELL[22].OUT_TMIN[13]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>CELL[22].OUT_TMIN[14]</td></tr>

<tr><td>RXBIT_RST_B0</td><td>input</td><td>CELL[15].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B1</td><td>input</td><td>CELL[16].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B10</td><td>input</td><td>CELL[28].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B11</td><td>input</td><td>CELL[29].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B12</td><td>input</td><td>CELL[22].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B2</td><td>input</td><td>CELL[17].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B3</td><td>input</td><td>CELL[19].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B4</td><td>input</td><td>CELL[20].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B5</td><td>input</td><td>CELL[21].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B6</td><td>input</td><td>CELL[23].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B7</td><td>input</td><td>CELL[24].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B8</td><td>input</td><td>CELL[25].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B9</td><td>input</td><td>CELL[27].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>CELL[18].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>CELL[26].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B0</td><td>input</td><td>CELL[15].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B1</td><td>input</td><td>CELL[16].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B10</td><td>input</td><td>CELL[28].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B11</td><td>input</td><td>CELL[29].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B12</td><td>input</td><td>CELL[22].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B2</td><td>input</td><td>CELL[17].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B3</td><td>input</td><td>CELL[19].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B4</td><td>input</td><td>CELL[20].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B5</td><td>input</td><td>CELL[21].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B6</td><td>input</td><td>CELL[23].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B7</td><td>input</td><td>CELL[24].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B8</td><td>input</td><td>CELL[25].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B9</td><td>input</td><td>CELL[27].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>CELL[15].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>CELL[16].IMUX_CTRL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-xiphy_feedthrough2"><a class="header" href="#bel-xiphy_feedthrough2">Bel XIPHY_FEEDTHROUGH[2]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH[2]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>CELL[33].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>CELL[42].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>CELL[31].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>CELL[32].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>CELL[44].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>CELL[44].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>CELL[38].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>CELL[33].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>CELL[34].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>CELL[35].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>CELL[36].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>CELL[39].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>CELL[40].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>CELL[41].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>CELL[43].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>CELL[37].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>CELL[37].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>CELL[37].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>CELL[37].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>CELL[36].IMUX_BYP[15]</td></tr>

<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>CELL[37].IMUX_BYP[6]</td></tr>

<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>CELL[37].IMUX_BYP[7]</td></tr>

<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>CELL[37].IMUX_BYP[8]</td></tr>

<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>CELL[37].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>CELL[37].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>CELL[37].IMUX_BYP[12]</td></tr>

<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>CELL[37].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>CELL[36].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>CELL[36].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>CELL[37].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>CELL[36].IMUX_BYP[9]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>CELL[36].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>CELL[36].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>CELL[36].IMUX_BYP[12]</td></tr>

<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>CELL[33].IMUX_CTRL[6]</td></tr>

<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>CELL[41].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B0</td><td>input</td><td>CELL[30].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B1</td><td>input</td><td>CELL[31].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B10</td><td>input</td><td>CELL[43].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B11</td><td>input</td><td>CELL[44].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B12</td><td>input</td><td>CELL[38].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B2</td><td>input</td><td>CELL[32].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B3</td><td>input</td><td>CELL[34].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B4</td><td>input</td><td>CELL[35].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B5</td><td>input</td><td>CELL[36].IMUX_CTRL[5]</td></tr>

<tr><td>IDELAY_RST_B6</td><td>input</td><td>CELL[39].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B7</td><td>input</td><td>CELL[40].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B8</td><td>input</td><td>CELL[41].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B9</td><td>input</td><td>CELL[42].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B0</td><td>input</td><td>CELL[30].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B1</td><td>input</td><td>CELL[31].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B10</td><td>input</td><td>CELL[43].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B11</td><td>input</td><td>CELL[44].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B12</td><td>input</td><td>CELL[38].IMUX_CTRL[2]</td></tr>

<tr><td>ODELAY_RST_B2</td><td>input</td><td>CELL[32].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B3</td><td>input</td><td>CELL[34].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B4</td><td>input</td><td>CELL[35].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B5</td><td>input</td><td>CELL[36].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B6</td><td>input</td><td>CELL[38].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B7</td><td>input</td><td>CELL[39].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B8</td><td>input</td><td>CELL[40].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B9</td><td>input</td><td>CELL[42].IMUX_CTRL[6]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>CELL[37].OUT_TMIN[17]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>CELL[37].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>CELL[37].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>CELL[37].OUT_TMIN[7]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>CELL[37].OUT_TMIN[8]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>CELL[37].OUT_TMIN[9]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>CELL[37].OUT_TMIN[10]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>CELL[37].OUT_TMIN[11]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>CELL[37].OUT_TMIN[12]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>CELL[37].OUT_TMIN[13]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>CELL[37].OUT_TMIN[14]</td></tr>

<tr><td>RXBIT_RST_B0</td><td>input</td><td>CELL[30].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B1</td><td>input</td><td>CELL[31].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B10</td><td>input</td><td>CELL[43].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B11</td><td>input</td><td>CELL[44].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B12</td><td>input</td><td>CELL[37].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B2</td><td>input</td><td>CELL[32].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B3</td><td>input</td><td>CELL[34].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B4</td><td>input</td><td>CELL[35].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B5</td><td>input</td><td>CELL[36].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B6</td><td>input</td><td>CELL[38].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B7</td><td>input</td><td>CELL[39].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B8</td><td>input</td><td>CELL[40].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B9</td><td>input</td><td>CELL[42].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>CELL[33].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>CELL[41].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B0</td><td>input</td><td>CELL[30].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B1</td><td>input</td><td>CELL[31].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B10</td><td>input</td><td>CELL[43].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B11</td><td>input</td><td>CELL[44].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B12</td><td>input</td><td>CELL[37].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B2</td><td>input</td><td>CELL[32].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B3</td><td>input</td><td>CELL[34].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B4</td><td>input</td><td>CELL[35].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B5</td><td>input</td><td>CELL[36].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B6</td><td>input</td><td>CELL[38].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B7</td><td>input</td><td>CELL[39].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B8</td><td>input</td><td>CELL[40].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B9</td><td>input</td><td>CELL[42].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>CELL[30].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>CELL[31].IMUX_CTRL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-xiphy_feedthrough3"><a class="header" href="#bel-xiphy_feedthrough3">Bel XIPHY_FEEDTHROUGH[3]</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel XIPHY_FEEDTHROUGH[3]</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CLB2PHY_CTRL_CLK_LOW</td><td>input</td><td>CELL[48].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_CTRL_CLK_UPP</td><td>input</td><td>CELL[57].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[33]</td></tr>

<tr><td>CLB2PHY_DBG_CLK_STOP_FLG_OUT</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[32]</td></tr>

<tr><td>CLB2PHY_DBG_CT_START_EN</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK0</td><td>input</td><td>CELL[46].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK1</td><td>input</td><td>CELL[47].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK10</td><td>input</td><td>CELL[59].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK11</td><td>input</td><td>CELL[59].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK12</td><td>input</td><td>CELL[53].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK2</td><td>input</td><td>CELL[48].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK3</td><td>input</td><td>CELL[49].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK4</td><td>input</td><td>CELL[50].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK5</td><td>input</td><td>CELL[51].IMUX_CTRL[7]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK6</td><td>input</td><td>CELL[54].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK7</td><td>input</td><td>CELL[55].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK8</td><td>input</td><td>CELL[56].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_FIFO_CLK9</td><td>input</td><td>CELL[58].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV2</td><td>input</td><td>CELL[52].IMUX_CTRL[4]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_DIV4</td><td>input</td><td>CELL[52].IMUX_CTRL[3]</td></tr>

<tr><td>CLB2PHY_SCAN_CLK_SDR</td><td>input</td><td>CELL[52].IMUX_CTRL[2]</td></tr>

<tr><td>CLB2PHY_SCAN_EN_B</td><td>input</td><td>CELL[52].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_IN0</td><td>input</td><td>CELL[51].IMUX_BYP[15]</td></tr>

<tr><td>CLB2PHY_SCAN_IN1</td><td>input</td><td>CELL[52].IMUX_BYP[6]</td></tr>

<tr><td>CLB2PHY_SCAN_IN2</td><td>input</td><td>CELL[52].IMUX_BYP[7]</td></tr>

<tr><td>CLB2PHY_SCAN_IN3</td><td>input</td><td>CELL[52].IMUX_BYP[8]</td></tr>

<tr><td>CLB2PHY_SCAN_IN4</td><td>input</td><td>CELL[52].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_SCAN_IN5</td><td>input</td><td>CELL[52].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_SCAN_IN6</td><td>input</td><td>CELL[52].IMUX_BYP[12]</td></tr>

<tr><td>CLB2PHY_SCAN_IN7</td><td>input</td><td>CELL[52].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_SCAN_MODE_B</td><td>input</td><td>CELL[51].IMUX_BYP[14]</td></tr>

<tr><td>CLB2PHY_SCAN_RST_MASK_B</td><td>input</td><td>CELL[51].IMUX_BYP[13]</td></tr>

<tr><td>CLB2PHY_TEST_DIV2_CLK_SEL_B</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[31]</td></tr>

<tr><td>CLB2PHY_TEST_DIV4_CLK_SEL_B</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[6]</td></tr>

<tr><td>CLB2PHY_TEST_SDR_CLK_SEL_B</td><td>input</td><td>CELL[52].IMUX_IMUX_DELAY[30]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B0</td><td>input</td><td>CELL[51].IMUX_BYP[9]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B1</td><td>input</td><td>CELL[51].IMUX_BYP[10]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B2</td><td>input</td><td>CELL[51].IMUX_BYP[11]</td></tr>

<tr><td>CLB2PHY_TEST_SPARE_B3</td><td>input</td><td>CELL[51].IMUX_BYP[12]</td></tr>

<tr><td>CTRL_RST_B_LOW</td><td>input</td><td>CELL[48].IMUX_CTRL[6]</td></tr>

<tr><td>CTRL_RST_B_UPP</td><td>input</td><td>CELL[56].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B0</td><td>input</td><td>CELL[45].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B1</td><td>input</td><td>CELL[46].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B10</td><td>input</td><td>CELL[58].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B11</td><td>input</td><td>CELL[59].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B12</td><td>input</td><td>CELL[53].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B2</td><td>input</td><td>CELL[47].IMUX_CTRL[7]</td></tr>

<tr><td>IDELAY_RST_B3</td><td>input</td><td>CELL[49].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B4</td><td>input</td><td>CELL[50].IMUX_CTRL[6]</td></tr>

<tr><td>IDELAY_RST_B5</td><td>input</td><td>CELL[51].IMUX_CTRL[5]</td></tr>

<tr><td>IDELAY_RST_B6</td><td>input</td><td>CELL[54].IMUX_CTRL[3]</td></tr>

<tr><td>IDELAY_RST_B7</td><td>input</td><td>CELL[55].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B8</td><td>input</td><td>CELL[56].IMUX_CTRL[2]</td></tr>

<tr><td>IDELAY_RST_B9</td><td>input</td><td>CELL[57].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B0</td><td>input</td><td>CELL[45].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B1</td><td>input</td><td>CELL[46].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B10</td><td>input</td><td>CELL[58].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B11</td><td>input</td><td>CELL[59].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B12</td><td>input</td><td>CELL[53].IMUX_CTRL[2]</td></tr>

<tr><td>ODELAY_RST_B2</td><td>input</td><td>CELL[47].IMUX_CTRL[6]</td></tr>

<tr><td>ODELAY_RST_B3</td><td>input</td><td>CELL[49].IMUX_CTRL[5]</td></tr>

<tr><td>ODELAY_RST_B4</td><td>input</td><td>CELL[50].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B5</td><td>input</td><td>CELL[51].IMUX_CTRL[4]</td></tr>

<tr><td>ODELAY_RST_B6</td><td>input</td><td>CELL[53].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B7</td><td>input</td><td>CELL[54].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B8</td><td>input</td><td>CELL[55].IMUX_CTRL[7]</td></tr>

<tr><td>ODELAY_RST_B9</td><td>input</td><td>CELL[57].IMUX_CTRL[6]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td><td>output</td><td>CELL[52].OUT_TMIN[17]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_FLG_OUT</td><td>output</td><td>CELL[52].OUT_TMIN[16]</td></tr>

<tr><td>PHY2CLB_DBG_CLK_STOP_OUT</td><td>output</td><td>CELL[52].OUT_TMIN[15]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT0</td><td>output</td><td>CELL[52].OUT_TMIN[7]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT1</td><td>output</td><td>CELL[52].OUT_TMIN[8]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT2</td><td>output</td><td>CELL[52].OUT_TMIN[9]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT3</td><td>output</td><td>CELL[52].OUT_TMIN[10]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT4</td><td>output</td><td>CELL[52].OUT_TMIN[11]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT5</td><td>output</td><td>CELL[52].OUT_TMIN[12]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT6</td><td>output</td><td>CELL[52].OUT_TMIN[13]</td></tr>

<tr><td>PHY2CLB_SCAN_OUT7</td><td>output</td><td>CELL[52].OUT_TMIN[14]</td></tr>

<tr><td>RXBIT_RST_B0</td><td>input</td><td>CELL[45].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B1</td><td>input</td><td>CELL[46].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B10</td><td>input</td><td>CELL[58].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B11</td><td>input</td><td>CELL[59].IMUX_CTRL[4]</td></tr>

<tr><td>RXBIT_RST_B12</td><td>input</td><td>CELL[52].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B2</td><td>input</td><td>CELL[47].IMUX_CTRL[5]</td></tr>

<tr><td>RXBIT_RST_B3</td><td>input</td><td>CELL[49].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B4</td><td>input</td><td>CELL[50].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B5</td><td>input</td><td>CELL[51].IMUX_CTRL[3]</td></tr>

<tr><td>RXBIT_RST_B6</td><td>input</td><td>CELL[53].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B7</td><td>input</td><td>CELL[54].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B8</td><td>input</td><td>CELL[55].IMUX_CTRL[6]</td></tr>

<tr><td>RXBIT_RST_B9</td><td>input</td><td>CELL[57].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B0</td><td>input</td><td>CELL[48].IMUX_CTRL[4]</td></tr>

<tr><td>TRISTATE_ODELAY_RST_B1</td><td>input</td><td>CELL[56].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B0</td><td>input</td><td>CELL[45].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B1</td><td>input</td><td>CELL[46].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B10</td><td>input</td><td>CELL[58].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B11</td><td>input</td><td>CELL[59].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_RST_B12</td><td>input</td><td>CELL[52].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B2</td><td>input</td><td>CELL[47].IMUX_CTRL[4]</td></tr>

<tr><td>TXBIT_RST_B3</td><td>input</td><td>CELL[49].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B4</td><td>input</td><td>CELL[50].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B5</td><td>input</td><td>CELL[51].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_RST_B6</td><td>input</td><td>CELL[53].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B7</td><td>input</td><td>CELL[54].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B8</td><td>input</td><td>CELL[55].IMUX_CTRL[5]</td></tr>

<tr><td>TXBIT_RST_B9</td><td>input</td><td>CELL[57].IMUX_CTRL[3]</td></tr>

<tr><td>TXBIT_TRI_RST_B0</td><td>input</td><td>CELL[45].IMUX_CTRL[2]</td></tr>

<tr><td>TXBIT_TRI_RST_B1</td><td>input</td><td>CELL[46].IMUX_CTRL[3]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>ultrascale XIPHY bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].OUT_TMIN[4]</td><td>BITSLICE[0].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[0].OUT_TMIN[5]</td><td>BITSLICE[0].RX_Q0</td></tr>

<tr><td>CELL[0].OUT_TMIN[6]</td><td>BITSLICE[0].RX_Q1</td></tr>

<tr><td>CELL[0].OUT_TMIN[7]</td><td>BITSLICE[0].RX_Q2</td></tr>

<tr><td>CELL[0].OUT_TMIN[8]</td><td>BITSLICE[0].RX_Q3</td></tr>

<tr><td>CELL[0].OUT_TMIN[9]</td><td>BITSLICE[0].RX_Q4</td></tr>

<tr><td>CELL[0].OUT_TMIN[10]</td><td>BITSLICE[0].RX_Q5</td></tr>

<tr><td>CELL[0].OUT_TMIN[11]</td><td>BITSLICE[0].RX_Q6</td></tr>

<tr><td>CELL[0].OUT_TMIN[12]</td><td>BITSLICE[0].RX_Q7</td></tr>

<tr><td>CELL[0].OUT_TMIN[13]</td><td>BITSLICE[0].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[0].OUT_TMIN[14]</td><td>BITSLICE[0].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[0].OUT_TMIN[15]</td><td>BITSLICE[0].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[0].OUT_TMIN[16]</td><td>BITSLICE[0].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[0].OUT_TMIN[17]</td><td>BITSLICE[0].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[0].OUT_TMIN[18]</td><td>BITSLICE[0].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[0].OUT_TMIN[19]</td><td>BITSLICE[0].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[0].OUT_TMIN[20]</td><td>BITSLICE[0].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[0].OUT_TMIN[21]</td><td>BITSLICE[0].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[0].OUT_TMIN[22]</td><td>BITSLICE[0].TX_T_OUT</td></tr>

<tr><td>CELL[0].OUT_TMIN[23]</td><td>BITSLICE[0].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[0].OUT_TMIN[24]</td><td>BITSLICE[0].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[0].OUT_TMIN[25]</td><td>BITSLICE[0].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[0].OUT_TMIN[26]</td><td>BITSLICE[0].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[0].OUT_TMIN[27]</td><td>BITSLICE[0].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[0].OUT_TMIN[28]</td><td>BITSLICE[0].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[0].OUT_TMIN[29]</td><td>BITSLICE[0].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[0].OUT_TMIN[30]</td><td>BITSLICE[0].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[0].OUT_TMIN[31]</td><td>BITSLICE[0].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[0].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_TRI_RST_B0</td></tr>

<tr><td>CELL[0].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B0</td></tr>

<tr><td>CELL[0].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B0</td></tr>

<tr><td>CELL[0].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B0</td></tr>

<tr><td>CELL[0].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B0</td></tr>

<tr><td>CELL[0].IMUX_BYP[6]</td><td>BITSLICE_T[0].EN_VTC</td></tr>

<tr><td>CELL[0].IMUX_BYP[7]</td><td>BITSLICE[0].TX_LD</td></tr>

<tr><td>CELL[0].IMUX_BYP[8]</td><td>BITSLICE[0].TX_INC</td></tr>

<tr><td>CELL[0].IMUX_BYP[9]</td><td>BITSLICE[0].TX_EN_VTC</td></tr>

<tr><td>CELL[0].IMUX_BYP[10]</td><td>BITSLICE[0].TX_CE_ODELAY</td></tr>

<tr><td>CELL[0].IMUX_BYP[11]</td><td>BITSLICE[0].RX_LD</td></tr>

<tr><td>CELL[0].IMUX_BYP[12]</td><td>BITSLICE[0].RX_INC</td></tr>

<tr><td>CELL[0].IMUX_BYP[13]</td><td>BITSLICE[0].RX_EN_VTC</td></tr>

<tr><td>CELL[0].IMUX_BYP[14]</td><td>BITSLICE[0].RX_CE_IDELAY</td></tr>

<tr><td>CELL[0].IMUX_BYP[15]</td><td>BITSLICE[0].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[0].TX_CE_OFD</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[0].RX_CE_IFD</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[0].RX_DATAIN1</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[0].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[0].TX_D7</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[0].TX_D6</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[0].TX_D5</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[0].TX_D4</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[0].TX_D3</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[0].TX_D2</td></tr>

<tr><td>CELL[0].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[0].TX_T</td></tr>

<tr><td>CELL[1].OUT_TMIN[4]</td><td>BITSLICE[1].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[1].OUT_TMIN[5]</td><td>BITSLICE[1].RX_Q0</td></tr>

<tr><td>CELL[1].OUT_TMIN[6]</td><td>BITSLICE[1].RX_Q1</td></tr>

<tr><td>CELL[1].OUT_TMIN[7]</td><td>BITSLICE[1].RX_Q2</td></tr>

<tr><td>CELL[1].OUT_TMIN[8]</td><td>BITSLICE[1].RX_Q3</td></tr>

<tr><td>CELL[1].OUT_TMIN[9]</td><td>BITSLICE[1].RX_Q4</td></tr>

<tr><td>CELL[1].OUT_TMIN[10]</td><td>BITSLICE[1].RX_Q5</td></tr>

<tr><td>CELL[1].OUT_TMIN[11]</td><td>BITSLICE[1].RX_Q6</td></tr>

<tr><td>CELL[1].OUT_TMIN[12]</td><td>BITSLICE[1].RX_Q7</td></tr>

<tr><td>CELL[1].OUT_TMIN[13]</td><td>BITSLICE[1].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[1].OUT_TMIN[14]</td><td>BITSLICE[1].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[1].OUT_TMIN[15]</td><td>BITSLICE[1].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[1].OUT_TMIN[16]</td><td>BITSLICE[1].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[1].OUT_TMIN[17]</td><td>BITSLICE[1].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[1].OUT_TMIN[18]</td><td>BITSLICE[1].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[1].OUT_TMIN[19]</td><td>BITSLICE[1].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[1].OUT_TMIN[20]</td><td>BITSLICE[1].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[1].OUT_TMIN[21]</td><td>BITSLICE[1].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[1].OUT_TMIN[22]</td><td>BITSLICE[1].TX_T_OUT</td></tr>

<tr><td>CELL[1].OUT_TMIN[23]</td><td>BITSLICE[1].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[1].OUT_TMIN[24]</td><td>BITSLICE[1].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[1].OUT_TMIN[25]</td><td>BITSLICE[1].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[1].OUT_TMIN[26]</td><td>BITSLICE[1].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[1].OUT_TMIN[27]</td><td>BITSLICE[1].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[1].OUT_TMIN[28]</td><td>BITSLICE[1].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[1].OUT_TMIN[29]</td><td>BITSLICE[1].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[1].OUT_TMIN[30]</td><td>BITSLICE[1].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[1].OUT_TMIN[31]</td><td>BITSLICE[1].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[1].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK0</td></tr>

<tr><td>CELL[1].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_TRI_RST_B1</td></tr>

<tr><td>CELL[1].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B1</td></tr>

<tr><td>CELL[1].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B1</td></tr>

<tr><td>CELL[1].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B1</td></tr>

<tr><td>CELL[1].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B1</td></tr>

<tr><td>CELL[1].IMUX_BYP[6]</td><td>BITSLICE_T[1].EN_VTC</td></tr>

<tr><td>CELL[1].IMUX_BYP[7]</td><td>BITSLICE[1].TX_LD</td></tr>

<tr><td>CELL[1].IMUX_BYP[8]</td><td>BITSLICE[1].TX_INC</td></tr>

<tr><td>CELL[1].IMUX_BYP[9]</td><td>BITSLICE[1].TX_EN_VTC</td></tr>

<tr><td>CELL[1].IMUX_BYP[10]</td><td>BITSLICE[1].TX_CE_ODELAY</td></tr>

<tr><td>CELL[1].IMUX_BYP[11]</td><td>BITSLICE[1].RX_LD</td></tr>

<tr><td>CELL[1].IMUX_BYP[12]</td><td>BITSLICE[1].RX_INC</td></tr>

<tr><td>CELL[1].IMUX_BYP[13]</td><td>BITSLICE[1].RX_EN_VTC</td></tr>

<tr><td>CELL[1].IMUX_BYP[14]</td><td>BITSLICE[1].RX_CE_IDELAY</td></tr>

<tr><td>CELL[1].IMUX_BYP[15]</td><td>BITSLICE[1].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[0].TX_D1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[0].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[0].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[0].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[0].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[0].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[0].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[0].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[0].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[0].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[1].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[0].TX_D0</td></tr>

<tr><td>CELL[2].OUT_TMIN[4]</td><td>BITSLICE[2].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[2].OUT_TMIN[5]</td><td>BITSLICE[2].RX_Q0</td></tr>

<tr><td>CELL[2].OUT_TMIN[6]</td><td>BITSLICE[2].RX_Q1</td></tr>

<tr><td>CELL[2].OUT_TMIN[7]</td><td>BITSLICE[2].RX_Q2</td></tr>

<tr><td>CELL[2].OUT_TMIN[8]</td><td>BITSLICE[2].RX_Q3</td></tr>

<tr><td>CELL[2].OUT_TMIN[9]</td><td>BITSLICE[2].RX_Q4</td></tr>

<tr><td>CELL[2].OUT_TMIN[10]</td><td>BITSLICE[2].RX_Q5</td></tr>

<tr><td>CELL[2].OUT_TMIN[11]</td><td>BITSLICE[2].RX_Q6</td></tr>

<tr><td>CELL[2].OUT_TMIN[12]</td><td>BITSLICE[2].RX_Q7</td></tr>

<tr><td>CELL[2].OUT_TMIN[13]</td><td>BITSLICE[2].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[2].OUT_TMIN[14]</td><td>BITSLICE[2].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[2].OUT_TMIN[15]</td><td>BITSLICE[2].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[2].OUT_TMIN[16]</td><td>BITSLICE[2].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[2].OUT_TMIN[17]</td><td>BITSLICE[2].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[2].OUT_TMIN[18]</td><td>BITSLICE[2].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[2].OUT_TMIN[19]</td><td>BITSLICE[2].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[2].OUT_TMIN[20]</td><td>BITSLICE[2].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[2].OUT_TMIN[21]</td><td>BITSLICE[2].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[2].OUT_TMIN[22]</td><td>BITSLICE[2].TX_T_OUT</td></tr>

<tr><td>CELL[2].OUT_TMIN[23]</td><td>BITSLICE[2].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[2].OUT_TMIN[24]</td><td>BITSLICE[2].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[2].OUT_TMIN[25]</td><td>BITSLICE[2].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[2].OUT_TMIN[26]</td><td>BITSLICE[2].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[2].OUT_TMIN[27]</td><td>BITSLICE[2].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[2].OUT_TMIN[28]</td><td>BITSLICE[2].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[2].OUT_TMIN[29]</td><td>BITSLICE[2].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[2].OUT_TMIN[30]</td><td>BITSLICE[2].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[2].OUT_TMIN[31]</td><td>BITSLICE[2].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[2].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK1</td></tr>

<tr><td>CELL[2].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B2</td></tr>

<tr><td>CELL[2].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B2</td></tr>

<tr><td>CELL[2].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B2</td></tr>

<tr><td>CELL[2].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B2</td></tr>

<tr><td>CELL[2].IMUX_BYP[6]</td><td>BITSLICE[2].TX_LD</td></tr>

<tr><td>CELL[2].IMUX_BYP[7]</td><td>BITSLICE[2].TX_INC</td></tr>

<tr><td>CELL[2].IMUX_BYP[8]</td><td>BITSLICE[2].TX_EN_VTC</td></tr>

<tr><td>CELL[2].IMUX_BYP[9]</td><td>BITSLICE[2].TX_CE_ODELAY</td></tr>

<tr><td>CELL[2].IMUX_BYP[10]</td><td>BITSLICE[2].RX_LD</td></tr>

<tr><td>CELL[2].IMUX_BYP[11]</td><td>BITSLICE[2].RX_INC</td></tr>

<tr><td>CELL[2].IMUX_BYP[12]</td><td>BITSLICE[2].RX_EN_VTC</td></tr>

<tr><td>CELL[2].IMUX_BYP[13]</td><td>BITSLICE[2].RX_CE_IDELAY</td></tr>

<tr><td>CELL[2].IMUX_BYP[14]</td><td>BITSLICE[2].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[2].IMUX_BYP[15]</td><td>BITSLICE_T[0].CE_OFD</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[1].TX_D1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[1].TX_D3</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[1].TX_D7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[1].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[1].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[1].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[1].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[1].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[1].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[2].TX_CE_OFD</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[0].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[0].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[0].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[0].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[0].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[0].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[0].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[0].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[0].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[1].TX_T</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[1].TX_CE_OFD</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[1].RX_CE_IFD</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[1].RX_DATAIN1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[1].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[1].TX_D0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[1].TX_D2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[1].TX_D4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[1].TX_D5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[1].TX_D6</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[1].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[1].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[1].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[1].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[1].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[1].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[1].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[1].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[1].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[1].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[1].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[1].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[2].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[2].TX_T</td></tr>

<tr><td>CELL[3].OUT_TMIN[4]</td><td>BITSLICE_T[0].CNTVALUEOUT0</td></tr>

<tr><td>CELL[3].OUT_TMIN[5]</td><td>BITSLICE_T[0].CNTVALUEOUT1</td></tr>

<tr><td>CELL[3].OUT_TMIN[6]</td><td>BITSLICE_T[0].CNTVALUEOUT2</td></tr>

<tr><td>CELL[3].OUT_TMIN[7]</td><td>BITSLICE_T[0].CNTVALUEOUT3</td></tr>

<tr><td>CELL[3].OUT_TMIN[8]</td><td>BITSLICE_T[0].CNTVALUEOUT4</td></tr>

<tr><td>CELL[3].OUT_TMIN[9]</td><td>BITSLICE_T[0].CNTVALUEOUT5</td></tr>

<tr><td>CELL[3].OUT_TMIN[10]</td><td>BITSLICE_T[0].CNTVALUEOUT6</td></tr>

<tr><td>CELL[3].OUT_TMIN[11]</td><td>BITSLICE_T[0].CNTVALUEOUT7</td></tr>

<tr><td>CELL[3].OUT_TMIN[12]</td><td>BITSLICE_T[0].CNTVALUEOUT8</td></tr>

<tr><td>CELL[3].OUT_TMIN[13]</td><td>BITSLICE[3].TX_T_OUT</td></tr>

<tr><td>CELL[3].OUT_TMIN[14]</td><td>BITSLICE_CONTROL[0].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[3].OUT_TMIN[15]</td><td>BITSLICE_CONTROL[0].MASTER_PD_OUT</td></tr>

<tr><td>CELL[3].OUT_TMIN[16]</td><td>BITSLICE_CONTROL[0].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[3].OUT_TMIN[17]</td><td>BITSLICE_CONTROL[0].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[3].OUT_TMIN[18]</td><td>BITSLICE[3].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[3].OUT_TMIN[19]</td><td>BITSLICE[3].RX_Q0</td></tr>

<tr><td>CELL[3].OUT_TMIN[20]</td><td>BITSLICE[3].RX_Q1</td></tr>

<tr><td>CELL[3].OUT_TMIN[21]</td><td>BITSLICE[3].RX_Q2</td></tr>

<tr><td>CELL[3].OUT_TMIN[22]</td><td>BITSLICE[3].RX_Q3</td></tr>

<tr><td>CELL[3].OUT_TMIN[23]</td><td>BITSLICE[3].RX_Q4</td></tr>

<tr><td>CELL[3].OUT_TMIN[24]</td><td>BITSLICE[3].RX_Q5</td></tr>

<tr><td>CELL[3].OUT_TMIN[25]</td><td>BITSLICE[3].RX_Q6</td></tr>

<tr><td>CELL[3].OUT_TMIN[26]</td><td>BITSLICE[3].RX_Q7</td></tr>

<tr><td>CELL[3].OUT_TMIN[27]</td><td>BITSLICE[3].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[3].OUT_TMIN[28]</td><td>BITSLICE[3].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[3].OUT_TMIN[29]</td><td>BITSLICE[3].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[3].OUT_TMIN[30]</td><td>BITSLICE[3].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[3].OUT_TMIN[31]</td><td>BITSLICE[3].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[3].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK2</td></tr>

<tr><td>CELL[3].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].TRISTATE_ODELAY_RST_B0</td></tr>

<tr><td>CELL[3].IMUX_CTRL[5]</td><td>BITSLICE_CONTROL[0].REFCLK</td></tr>

<tr><td>CELL[3].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].CTRL_RST_B_LOW</td></tr>

<tr><td>CELL[3].IMUX_CTRL[7]</td><td>BITSLICE_CONTROL[0].RIU_CLK, XIPHY_FEEDTHROUGH[0].CLB2PHY_CTRL_CLK_LOW</td></tr>

<tr><td>CELL[3].IMUX_BYP[6]</td><td>BITSLICE_T[0].LD</td></tr>

<tr><td>CELL[3].IMUX_BYP[7]</td><td>BITSLICE_T[0].INC</td></tr>

<tr><td>CELL[3].IMUX_BYP[8]</td><td>BITSLICE_T[0].CE_ODELAY</td></tr>

<tr><td>CELL[3].IMUX_BYP[9]</td><td>BITSLICE_CONTROL[0].EN_VTC</td></tr>

<tr><td>CELL[3].IMUX_BYP[10]</td><td>BITSLICE_CONTROL[0].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[3].IMUX_BYP[12]</td><td>BITSLICE[3].TX_LD</td></tr>

<tr><td>CELL[3].IMUX_BYP[13]</td><td>BITSLICE[3].TX_INC</td></tr>

<tr><td>CELL[3].IMUX_BYP[14]</td><td>BITSLICE[3].TX_EN_VTC</td></tr>

<tr><td>CELL[3].IMUX_BYP[15]</td><td>BITSLICE[3].TX_CE_ODELAY</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[2].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[2].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[2].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[2].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[2].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[2].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_T[0].CNTVALUEIN3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_T[0].CNTVALUEIN5</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[0].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[2].RX_CE_IFD</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[2].RX_DATAIN1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[2].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[2].TX_D0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[2].TX_D1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[2].TX_D2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[2].TX_D3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[2].TX_D4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[2].TX_D5</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[2].TX_D6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[2].TX_D7</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[2].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[2].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[2].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[2].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[2].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[2].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[2].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[2].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[2].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[2].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[2].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[2].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_T[0].CNTVALUEIN0</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_T[0].CNTVALUEIN1</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_T[0].CNTVALUEIN2</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_T[0].CNTVALUEIN4</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_T[0].CNTVALUEIN6</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_T[0].CNTVALUEIN7</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_T[0].CNTVALUEIN8</td></tr>

<tr><td>CELL[3].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[4].OUT_TMIN[4]</td><td>BITSLICE[3].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[4].OUT_TMIN[5]</td><td>BITSLICE[3].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[4].OUT_TMIN[6]</td><td>BITSLICE[3].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[4].OUT_TMIN[7]</td><td>BITSLICE[3].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[4].OUT_TMIN[8]</td><td>BITSLICE[4].TX_T_OUT</td></tr>

<tr><td>CELL[4].OUT_TMIN[9]</td><td>BITSLICE[3].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[4].OUT_TMIN[10]</td><td>BITSLICE[3].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[4].OUT_TMIN[11]</td><td>BITSLICE[3].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[4].OUT_TMIN[12]</td><td>BITSLICE[3].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[4].OUT_TMIN[13]</td><td>BITSLICE[3].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[4].OUT_TMIN[14]</td><td>BITSLICE[3].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[4].OUT_TMIN[15]</td><td>BITSLICE[3].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[4].OUT_TMIN[16]</td><td>BITSLICE[3].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[4].OUT_TMIN[17]</td><td>BITSLICE[3].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[4].OUT_TMIN[18]</td><td>BITSLICE[4].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[4].OUT_TMIN[19]</td><td>BITSLICE[4].RX_Q0</td></tr>

<tr><td>CELL[4].OUT_TMIN[20]</td><td>BITSLICE[4].RX_Q1</td></tr>

<tr><td>CELL[4].OUT_TMIN[21]</td><td>BITSLICE[4].RX_Q2</td></tr>

<tr><td>CELL[4].OUT_TMIN[22]</td><td>BITSLICE[4].RX_Q3</td></tr>

<tr><td>CELL[4].OUT_TMIN[23]</td><td>BITSLICE[4].RX_Q4</td></tr>

<tr><td>CELL[4].OUT_TMIN[24]</td><td>BITSLICE[4].RX_Q5</td></tr>

<tr><td>CELL[4].OUT_TMIN[25]</td><td>BITSLICE[4].RX_Q6</td></tr>

<tr><td>CELL[4].OUT_TMIN[26]</td><td>BITSLICE[4].RX_Q7</td></tr>

<tr><td>CELL[4].OUT_TMIN[27]</td><td>BITSLICE[4].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[4].OUT_TMIN[28]</td><td>BITSLICE[4].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[4].OUT_TMIN[29]</td><td>BITSLICE[4].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[4].OUT_TMIN[30]</td><td>BITSLICE[4].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[4].OUT_TMIN[31]</td><td>BITSLICE[4].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[4].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B3</td></tr>

<tr><td>CELL[4].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B3</td></tr>

<tr><td>CELL[4].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B3</td></tr>

<tr><td>CELL[4].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B3</td></tr>

<tr><td>CELL[4].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK3</td></tr>

<tr><td>CELL[4].IMUX_BYP[6]</td><td>BITSLICE[3].RX_LD</td></tr>

<tr><td>CELL[4].IMUX_BYP[7]</td><td>BITSLICE[3].RX_INC</td></tr>

<tr><td>CELL[4].IMUX_BYP[8]</td><td>BITSLICE[3].RX_EN_VTC</td></tr>

<tr><td>CELL[4].IMUX_BYP[9]</td><td>BITSLICE[3].RX_CE_IDELAY</td></tr>

<tr><td>CELL[4].IMUX_BYP[10]</td><td>BITSLICE[3].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[4].IMUX_BYP[11]</td><td>BITSLICE[4].TX_LD</td></tr>

<tr><td>CELL[4].IMUX_BYP[12]</td><td>BITSLICE[4].TX_INC</td></tr>

<tr><td>CELL[4].IMUX_BYP[13]</td><td>BITSLICE[4].TX_EN_VTC</td></tr>

<tr><td>CELL[4].IMUX_BYP[14]</td><td>BITSLICE[4].TX_CE_ODELAY</td></tr>

<tr><td>CELL[4].IMUX_BYP[15]</td><td>BITSLICE[4].RX_LD</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[6]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[7]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[3].TX_CE_OFD</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[3].TX_D0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[3].TX_D2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[3].TX_D6</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[3].TX_D7</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[3].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[3].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[0].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[0].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[0].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[0].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[0].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[30]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[31]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[32]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[33]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_CONTROL[0].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[3].TX_T</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[3].RX_CE_IFD</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[3].RX_DATAIN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[3].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[3].TX_D1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[3].TX_D3</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[3].TX_D4</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[3].TX_D5</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[3].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[3].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[3].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[4].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[3].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[5].OUT_TMIN[4]</td><td>BITSLICE[4].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[5].OUT_TMIN[5]</td><td>BITSLICE[4].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[5].OUT_TMIN[6]</td><td>BITSLICE[4].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[5].OUT_TMIN[7]</td><td>BITSLICE[4].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[5].OUT_TMIN[8]</td><td>BITSLICE[5].TX_T_OUT</td></tr>

<tr><td>CELL[5].OUT_TMIN[9]</td><td>BITSLICE[4].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[5].OUT_TMIN[10]</td><td>BITSLICE[4].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[5].OUT_TMIN[11]</td><td>BITSLICE[4].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[5].OUT_TMIN[12]</td><td>BITSLICE[4].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[5].OUT_TMIN[13]</td><td>BITSLICE[4].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[5].OUT_TMIN[14]</td><td>BITSLICE[4].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[5].OUT_TMIN[15]</td><td>BITSLICE[4].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[5].OUT_TMIN[16]</td><td>BITSLICE[4].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[5].OUT_TMIN[17]</td><td>BITSLICE[4].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[5].OUT_TMIN[18]</td><td>BITSLICE[5].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[5].OUT_TMIN[19]</td><td>BITSLICE[5].RX_Q0</td></tr>

<tr><td>CELL[5].OUT_TMIN[20]</td><td>BITSLICE[5].RX_Q1</td></tr>

<tr><td>CELL[5].OUT_TMIN[21]</td><td>BITSLICE[5].RX_Q2</td></tr>

<tr><td>CELL[5].OUT_TMIN[22]</td><td>BITSLICE[5].RX_Q3</td></tr>

<tr><td>CELL[5].OUT_TMIN[23]</td><td>BITSLICE[5].RX_Q4</td></tr>

<tr><td>CELL[5].OUT_TMIN[24]</td><td>BITSLICE[5].RX_Q5</td></tr>

<tr><td>CELL[5].OUT_TMIN[25]</td><td>BITSLICE[5].RX_Q6</td></tr>

<tr><td>CELL[5].OUT_TMIN[26]</td><td>BITSLICE[5].RX_Q7</td></tr>

<tr><td>CELL[5].OUT_TMIN[27]</td><td>BITSLICE[5].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[5].OUT_TMIN[28]</td><td>BITSLICE[5].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[5].OUT_TMIN[29]</td><td>BITSLICE[5].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[5].OUT_TMIN[30]</td><td>BITSLICE[5].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[5].OUT_TMIN[31]</td><td>BITSLICE[5].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[5].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B4</td></tr>

<tr><td>CELL[5].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B4</td></tr>

<tr><td>CELL[5].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B4</td></tr>

<tr><td>CELL[5].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B4</td></tr>

<tr><td>CELL[5].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK4</td></tr>

<tr><td>CELL[5].IMUX_BYP[6]</td><td>BITSLICE[4].RX_INC</td></tr>

<tr><td>CELL[5].IMUX_BYP[7]</td><td>BITSLICE[4].RX_EN_VTC</td></tr>

<tr><td>CELL[5].IMUX_BYP[8]</td><td>BITSLICE[4].RX_CE_IDELAY</td></tr>

<tr><td>CELL[5].IMUX_BYP[9]</td><td>BITSLICE[4].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[5].IMUX_BYP[10]</td><td>BITSLICE[5].TX_LD</td></tr>

<tr><td>CELL[5].IMUX_BYP[11]</td><td>BITSLICE[5].TX_INC</td></tr>

<tr><td>CELL[5].IMUX_BYP[12]</td><td>BITSLICE[5].TX_EN_VTC</td></tr>

<tr><td>CELL[5].IMUX_BYP[13]</td><td>BITSLICE[5].TX_CE_ODELAY</td></tr>

<tr><td>CELL[5].IMUX_BYP[14]</td><td>BITSLICE[5].RX_LD</td></tr>

<tr><td>CELL[5].IMUX_BYP[15]</td><td>BITSLICE[5].RX_INC</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[4].RX_DATAIN1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[4].TX_D0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[4].TX_D4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[4].TX_D6</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[4].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[4].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[4].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[4].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[4].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[4].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[3].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[3].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[3].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[3].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[3].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[3].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[3].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[3].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[3].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[3].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[3].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[3].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[4].TX_T</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[4].TX_CE_OFD</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[4].RX_CE_IFD</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[4].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[4].TX_D1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[4].TX_D2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[4].TX_D3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[4].TX_D5</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[4].TX_D7</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[4].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[4].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[4].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[4].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[4].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[4].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[4].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[4].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[4].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[4].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[5].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[4].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[6].OUT_TMIN[4]</td><td>BITSLICE[5].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[6].OUT_TMIN[5]</td><td>BITSLICE[5].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[6].OUT_TMIN[6]</td><td>BITSLICE[5].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[6].OUT_TMIN[7]</td><td>BITSLICE[5].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[6].OUT_TMIN[8]</td><td>BITSLICE[6].TX_T_OUT</td></tr>

<tr><td>CELL[6].OUT_TMIN[9]</td><td>BITSLICE[5].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[6].OUT_TMIN[10]</td><td>BITSLICE[5].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[6].OUT_TMIN[11]</td><td>BITSLICE[5].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[6].OUT_TMIN[12]</td><td>BITSLICE[5].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[6].OUT_TMIN[13]</td><td>BITSLICE[5].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[6].OUT_TMIN[14]</td><td>BITSLICE[5].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[6].OUT_TMIN[15]</td><td>BITSLICE[5].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[6].OUT_TMIN[16]</td><td>BITSLICE[5].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[6].OUT_TMIN[17]</td><td>BITSLICE[5].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[6].OUT_TMIN[18]</td><td>RIU_OR[0].RIU_RD_VALID</td></tr>

<tr><td>CELL[6].OUT_TMIN[19]</td><td>RIU_OR[0].RIU_RD_DATA0</td></tr>

<tr><td>CELL[6].OUT_TMIN[20]</td><td>RIU_OR[0].RIU_RD_DATA1</td></tr>

<tr><td>CELL[6].OUT_TMIN[21]</td><td>RIU_OR[0].RIU_RD_DATA2</td></tr>

<tr><td>CELL[6].OUT_TMIN[22]</td><td>RIU_OR[0].RIU_RD_DATA3</td></tr>

<tr><td>CELL[6].OUT_TMIN[23]</td><td>RIU_OR[0].RIU_RD_DATA4</td></tr>

<tr><td>CELL[6].OUT_TMIN[24]</td><td>RIU_OR[0].RIU_RD_DATA5</td></tr>

<tr><td>CELL[6].OUT_TMIN[25]</td><td>RIU_OR[0].RIU_RD_DATA6</td></tr>

<tr><td>CELL[6].OUT_TMIN[26]</td><td>RIU_OR[0].RIU_RD_DATA7</td></tr>

<tr><td>CELL[6].OUT_TMIN[27]</td><td>RIU_OR[0].RIU_RD_DATA8</td></tr>

<tr><td>CELL[6].OUT_TMIN[28]</td><td>RIU_OR[0].RIU_RD_DATA9</td></tr>

<tr><td>CELL[6].OUT_TMIN[29]</td><td>RIU_OR[0].RIU_RD_DATA10</td></tr>

<tr><td>CELL[6].OUT_TMIN[30]</td><td>RIU_OR[0].RIU_RD_DATA11</td></tr>

<tr><td>CELL[6].OUT_TMIN[31]</td><td>RIU_OR[0].RIU_RD_DATA12</td></tr>

<tr><td>CELL[6].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B5</td></tr>

<tr><td>CELL[6].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B5</td></tr>

<tr><td>CELL[6].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B5</td></tr>

<tr><td>CELL[6].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B5</td></tr>

<tr><td>CELL[6].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK5</td></tr>

<tr><td>CELL[6].IMUX_BYP[6]</td><td>BITSLICE[5].RX_EN_VTC</td></tr>

<tr><td>CELL[6].IMUX_BYP[7]</td><td>BITSLICE[5].RX_CE_IDELAY</td></tr>

<tr><td>CELL[6].IMUX_BYP[8]</td><td>BITSLICE[5].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[6].IMUX_BYP[9]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_SPARE_B0</td></tr>

<tr><td>CELL[6].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_SPARE_B1</td></tr>

<tr><td>CELL[6].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_SPARE_B2</td></tr>

<tr><td>CELL[6].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_SPARE_B3</td></tr>

<tr><td>CELL[6].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_RST_MASK_B</td></tr>

<tr><td>CELL[6].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_MODE_B</td></tr>

<tr><td>CELL[6].IMUX_BYP[15]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[5].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[5].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[5].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[5].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[5].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_EN, BITSLICE_CONTROL[1].CLB2RIU_WR_EN</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA1, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA5, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA7, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[4].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[5].TX_T</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[5].TX_CE_OFD</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[5].RX_CE_IFD</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[5].RX_DATAIN1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[5].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[5].TX_D0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[5].TX_D1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[5].TX_D2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[5].TX_D3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[5].TX_D4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[5].TX_D5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[5].TX_D6</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[5].TX_D7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[5].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[5].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[5].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[5].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[5].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[5].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[5].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[5].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[5].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[5].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[5].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[5].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[5].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA0, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA0</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA2, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA2</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA3, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA3</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA4, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA4</td></tr>

<tr><td>CELL[6].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA6, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA6</td></tr>

<tr><td>CELL[7].OUT_TMIN[4]</td><td>RIU_OR[0].RIU_RD_DATA13</td></tr>

<tr><td>CELL[7].OUT_TMIN[5]</td><td>RIU_OR[0].RIU_RD_DATA14</td></tr>

<tr><td>CELL[7].OUT_TMIN[6]</td><td>RIU_OR[0].RIU_RD_DATA15</td></tr>

<tr><td>CELL[7].OUT_TMIN[7]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT0</td></tr>

<tr><td>CELL[7].OUT_TMIN[8]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT1</td></tr>

<tr><td>CELL[7].OUT_TMIN[9]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT2</td></tr>

<tr><td>CELL[7].OUT_TMIN[10]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT3</td></tr>

<tr><td>CELL[7].OUT_TMIN[11]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT4</td></tr>

<tr><td>CELL[7].OUT_TMIN[12]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT5</td></tr>

<tr><td>CELL[7].OUT_TMIN[13]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT6</td></tr>

<tr><td>CELL[7].OUT_TMIN[14]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_SCAN_OUT7</td></tr>

<tr><td>CELL[7].OUT_TMIN[15]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_DBG_CLK_STOP_OUT</td></tr>

<tr><td>CELL[7].OUT_TMIN[16]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[7].OUT_TMIN[17]</td><td>XIPHY_FEEDTHROUGH[0].PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[7].OUT_TMIN[18]</td><td>BITSLICE[12].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[7].OUT_TMIN[19]</td><td>BITSLICE[12].RX_Q0</td></tr>

<tr><td>CELL[7].OUT_TMIN[20]</td><td>BITSLICE[12].RX_Q1</td></tr>

<tr><td>CELL[7].OUT_TMIN[21]</td><td>BITSLICE[12].RX_Q2</td></tr>

<tr><td>CELL[7].OUT_TMIN[22]</td><td>BITSLICE[12].RX_Q3</td></tr>

<tr><td>CELL[7].OUT_TMIN[23]</td><td>BITSLICE[12].RX_Q4</td></tr>

<tr><td>CELL[7].OUT_TMIN[24]</td><td>BITSLICE[12].RX_Q5</td></tr>

<tr><td>CELL[7].OUT_TMIN[25]</td><td>BITSLICE[12].RX_Q6</td></tr>

<tr><td>CELL[7].OUT_TMIN[26]</td><td>BITSLICE[12].RX_Q7</td></tr>

<tr><td>CELL[7].OUT_TMIN[27]</td><td>BITSLICE[12].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[7].OUT_TMIN[28]</td><td>BITSLICE[12].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[7].OUT_TMIN[29]</td><td>BITSLICE[12].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[7].OUT_TMIN[30]</td><td>BITSLICE[12].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[7].OUT_TMIN[31]</td><td>BITSLICE[12].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[7].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_CLK_SDR</td></tr>

<tr><td>CELL[7].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_CLK_DIV4</td></tr>

<tr><td>CELL[7].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_CLK_DIV2</td></tr>

<tr><td>CELL[7].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B12</td></tr>

<tr><td>CELL[7].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B12</td></tr>

<tr><td>CELL[7].IMUX_BYP[6]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN1</td></tr>

<tr><td>CELL[7].IMUX_BYP[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN2</td></tr>

<tr><td>CELL[7].IMUX_BYP[8]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN3</td></tr>

<tr><td>CELL[7].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN4</td></tr>

<tr><td>CELL[7].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN5</td></tr>

<tr><td>CELL[7].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN6</td></tr>

<tr><td>CELL[7].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_IN7</td></tr>

<tr><td>CELL[7].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_SCAN_EN_B</td></tr>

<tr><td>CELL[7].IMUX_BYP[15]</td><td>BITSLICE[12].TX_LD</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[6]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_DBG_CT_START_EN</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[12].TX_CE_OFD</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[12].RX_DATAIN1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[12].TX_D2</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[12].TX_D4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[12].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[12].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[12].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[12].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA8, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA8</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA9, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA9</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA10, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA10</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA11, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA11</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA12, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA12</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA13, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA13</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA14, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA14</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[0].CLB2RIU_WR_DATA15, BITSLICE_CONTROL[1].CLB2RIU_WR_DATA15</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR0, BITSLICE_CONTROL[1].CLB2RIU_ADDR0</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR1, BITSLICE_CONTROL[1].CLB2RIU_ADDR1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR2, BITSLICE_CONTROL[1].CLB2RIU_ADDR2</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR3, BITSLICE_CONTROL[1].CLB2RIU_ADDR3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR4, BITSLICE_CONTROL[1].CLB2RIU_ADDR4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[0].CLB2RIU_ADDR5, BITSLICE_CONTROL[1].CLB2RIU_ADDR5</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[30]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[31]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[32]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[33]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[12].TX_T</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[12].RX_CE_IFD</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[12].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[12].TX_D0</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[12].TX_D1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[12].TX_D3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[12].TX_D5</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[12].TX_D6</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[12].TX_D7</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[12].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[12].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[12].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[12].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[7].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[12].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[8].OUT_TMIN[4]</td><td>BITSLICE[12].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[8].OUT_TMIN[5]</td><td>BITSLICE[12].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[8].OUT_TMIN[6]</td><td>BITSLICE[12].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[8].OUT_TMIN[7]</td><td>BITSLICE[12].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[8].OUT_TMIN[8]</td><td>BITSLICE[7].TX_T_OUT</td></tr>

<tr><td>CELL[8].OUT_TMIN[9]</td><td>BITSLICE[12].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[8].OUT_TMIN[10]</td><td>BITSLICE[12].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[8].OUT_TMIN[11]</td><td>BITSLICE[12].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[8].OUT_TMIN[12]</td><td>BITSLICE[12].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[8].OUT_TMIN[13]</td><td>BITSLICE[12].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[8].OUT_TMIN[14]</td><td>BITSLICE[12].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[8].OUT_TMIN[15]</td><td>BITSLICE[12].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[8].OUT_TMIN[16]</td><td>BITSLICE[12].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[8].OUT_TMIN[17]</td><td>BITSLICE[12].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[8].OUT_TMIN[18]</td><td>BITSLICE[6].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[8].OUT_TMIN[19]</td><td>BITSLICE[6].RX_Q0</td></tr>

<tr><td>CELL[8].OUT_TMIN[20]</td><td>BITSLICE[6].RX_Q1</td></tr>

<tr><td>CELL[8].OUT_TMIN[21]</td><td>BITSLICE[6].RX_Q2</td></tr>

<tr><td>CELL[8].OUT_TMIN[22]</td><td>BITSLICE[6].RX_Q3</td></tr>

<tr><td>CELL[8].OUT_TMIN[23]</td><td>BITSLICE[6].RX_Q4</td></tr>

<tr><td>CELL[8].OUT_TMIN[24]</td><td>BITSLICE[6].RX_Q5</td></tr>

<tr><td>CELL[8].OUT_TMIN[25]</td><td>BITSLICE[6].RX_Q6</td></tr>

<tr><td>CELL[8].OUT_TMIN[26]</td><td>BITSLICE[6].RX_Q7</td></tr>

<tr><td>CELL[8].OUT_TMIN[27]</td><td>BITSLICE[6].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[8].OUT_TMIN[28]</td><td>BITSLICE[6].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[8].OUT_TMIN[29]</td><td>BITSLICE[6].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[8].OUT_TMIN[30]</td><td>BITSLICE[6].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[8].OUT_TMIN[31]</td><td>BITSLICE[6].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[8].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B12</td></tr>

<tr><td>CELL[8].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B12</td></tr>

<tr><td>CELL[8].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK12</td></tr>

<tr><td>CELL[8].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B6</td></tr>

<tr><td>CELL[8].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B6</td></tr>

<tr><td>CELL[8].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B6</td></tr>

<tr><td>CELL[8].IMUX_BYP[6]</td><td>BITSLICE[12].TX_INC</td></tr>

<tr><td>CELL[8].IMUX_BYP[7]</td><td>BITSLICE[12].TX_EN_VTC</td></tr>

<tr><td>CELL[8].IMUX_BYP[8]</td><td>BITSLICE[12].TX_CE_ODELAY</td></tr>

<tr><td>CELL[8].IMUX_BYP[9]</td><td>BITSLICE[12].RX_LD</td></tr>

<tr><td>CELL[8].IMUX_BYP[10]</td><td>BITSLICE[12].RX_INC</td></tr>

<tr><td>CELL[8].IMUX_BYP[11]</td><td>BITSLICE[12].RX_EN_VTC</td></tr>

<tr><td>CELL[8].IMUX_BYP[12]</td><td>BITSLICE[12].RX_CE_IDELAY</td></tr>

<tr><td>CELL[8].IMUX_BYP[13]</td><td>BITSLICE[12].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[8].IMUX_BYP[14]</td><td>BITSLICE[6].TX_LD</td></tr>

<tr><td>CELL[8].IMUX_BYP[15]</td><td>BITSLICE[6].TX_INC</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[6].TX_D0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[6].TX_D2</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[6].TX_D6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[6].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[6].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[6].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[6].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[6].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[6].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[7].TX_T</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[12].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[12].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[12].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[12].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[12].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[12].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[12].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[12].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[12].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[6].TX_T</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[6].TX_CE_OFD</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[6].RX_CE_IFD</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[6].RX_DATAIN1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[6].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[6].TX_D1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[6].TX_D3</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[6].TX_D4</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[6].TX_D5</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[6].TX_D7</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[6].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[6].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[6].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[6].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[6].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[6].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[6].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[6].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[6].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[6].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[6].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[8].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[6].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[9].OUT_TMIN[4]</td><td>BITSLICE[6].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[9].OUT_TMIN[5]</td><td>BITSLICE[6].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[9].OUT_TMIN[6]</td><td>BITSLICE[6].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[9].OUT_TMIN[7]</td><td>BITSLICE[6].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[9].OUT_TMIN[8]</td><td>BITSLICE[8].TX_T_OUT</td></tr>

<tr><td>CELL[9].OUT_TMIN[9]</td><td>BITSLICE[6].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[9].OUT_TMIN[10]</td><td>BITSLICE[6].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[9].OUT_TMIN[11]</td><td>BITSLICE[6].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[9].OUT_TMIN[12]</td><td>BITSLICE[6].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[9].OUT_TMIN[13]</td><td>BITSLICE[6].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[9].OUT_TMIN[14]</td><td>BITSLICE[6].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[9].OUT_TMIN[15]</td><td>BITSLICE[6].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[9].OUT_TMIN[16]</td><td>BITSLICE[6].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[9].OUT_TMIN[17]</td><td>BITSLICE[6].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[9].OUT_TMIN[18]</td><td>BITSLICE[7].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[9].OUT_TMIN[19]</td><td>BITSLICE[7].RX_Q0</td></tr>

<tr><td>CELL[9].OUT_TMIN[20]</td><td>BITSLICE[7].RX_Q1</td></tr>

<tr><td>CELL[9].OUT_TMIN[21]</td><td>BITSLICE[7].RX_Q2</td></tr>

<tr><td>CELL[9].OUT_TMIN[22]</td><td>BITSLICE[7].RX_Q3</td></tr>

<tr><td>CELL[9].OUT_TMIN[23]</td><td>BITSLICE[7].RX_Q4</td></tr>

<tr><td>CELL[9].OUT_TMIN[24]</td><td>BITSLICE[7].RX_Q5</td></tr>

<tr><td>CELL[9].OUT_TMIN[25]</td><td>BITSLICE[7].RX_Q6</td></tr>

<tr><td>CELL[9].OUT_TMIN[26]</td><td>BITSLICE[7].RX_Q7</td></tr>

<tr><td>CELL[9].OUT_TMIN[27]</td><td>BITSLICE[7].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[9].OUT_TMIN[28]</td><td>BITSLICE[7].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[9].OUT_TMIN[29]</td><td>BITSLICE[7].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[9].OUT_TMIN[30]</td><td>BITSLICE[7].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[9].OUT_TMIN[31]</td><td>BITSLICE[7].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[9].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B6</td></tr>

<tr><td>CELL[9].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK6</td></tr>

<tr><td>CELL[9].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B7</td></tr>

<tr><td>CELL[9].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B7</td></tr>

<tr><td>CELL[9].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B7</td></tr>

<tr><td>CELL[9].IMUX_BYP[6]</td><td>BITSLICE[6].TX_EN_VTC</td></tr>

<tr><td>CELL[9].IMUX_BYP[7]</td><td>BITSLICE[6].TX_CE_ODELAY</td></tr>

<tr><td>CELL[9].IMUX_BYP[8]</td><td>BITSLICE[6].RX_LD</td></tr>

<tr><td>CELL[9].IMUX_BYP[9]</td><td>BITSLICE[6].RX_INC</td></tr>

<tr><td>CELL[9].IMUX_BYP[10]</td><td>BITSLICE[6].RX_EN_VTC</td></tr>

<tr><td>CELL[9].IMUX_BYP[11]</td><td>BITSLICE[6].RX_CE_IDELAY</td></tr>

<tr><td>CELL[9].IMUX_BYP[12]</td><td>BITSLICE[6].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[9].IMUX_BYP[14]</td><td>BITSLICE[7].TX_LD</td></tr>

<tr><td>CELL[9].IMUX_BYP[15]</td><td>BITSLICE[7].TX_INC</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[7].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[7].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[7].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[7].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[7].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[7].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[8].RX_DATAIN1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[8].TX_D0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[8].TX_D4</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[8].TX_D6</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[7].TX_CE_OFD</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[7].RX_CE_IFD</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[7].RX_DATAIN1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[7].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[7].TX_D0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[7].TX_D1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[7].TX_D2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[7].TX_D3</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[7].TX_D4</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[7].TX_D5</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[7].TX_D6</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[7].TX_D7</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[7].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[7].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[7].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[7].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[7].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[7].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[7].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[7].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[7].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[7].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[7].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[7].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[8].TX_T</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[8].TX_CE_OFD</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[8].RX_CE_IFD</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[8].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[8].TX_D1</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[8].TX_D2</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[8].TX_D3</td></tr>

<tr><td>CELL[9].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[8].TX_D5</td></tr>

<tr><td>CELL[10].OUT_TMIN[4]</td><td>BITSLICE[7].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[10].OUT_TMIN[5]</td><td>BITSLICE[7].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[10].OUT_TMIN[6]</td><td>BITSLICE[7].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[10].OUT_TMIN[7]</td><td>BITSLICE[7].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[10].OUT_TMIN[8]</td><td>BITSLICE[9].TX_T_OUT</td></tr>

<tr><td>CELL[10].OUT_TMIN[9]</td><td>BITSLICE[7].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[10].OUT_TMIN[10]</td><td>BITSLICE[7].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[10].OUT_TMIN[11]</td><td>BITSLICE[7].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[10].OUT_TMIN[12]</td><td>BITSLICE[7].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[10].OUT_TMIN[13]</td><td>BITSLICE[7].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[10].OUT_TMIN[14]</td><td>BITSLICE[7].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[10].OUT_TMIN[15]</td><td>BITSLICE[7].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[10].OUT_TMIN[16]</td><td>BITSLICE[7].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[10].OUT_TMIN[17]</td><td>BITSLICE[7].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[10].OUT_TMIN[18]</td><td>BITSLICE[8].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[10].OUT_TMIN[19]</td><td>BITSLICE[8].RX_Q0</td></tr>

<tr><td>CELL[10].OUT_TMIN[20]</td><td>BITSLICE[8].RX_Q1</td></tr>

<tr><td>CELL[10].OUT_TMIN[21]</td><td>BITSLICE[8].RX_Q2</td></tr>

<tr><td>CELL[10].OUT_TMIN[22]</td><td>BITSLICE[8].RX_Q3</td></tr>

<tr><td>CELL[10].OUT_TMIN[23]</td><td>BITSLICE[8].RX_Q4</td></tr>

<tr><td>CELL[10].OUT_TMIN[24]</td><td>BITSLICE[8].RX_Q5</td></tr>

<tr><td>CELL[10].OUT_TMIN[25]</td><td>BITSLICE[8].RX_Q6</td></tr>

<tr><td>CELL[10].OUT_TMIN[26]</td><td>BITSLICE[8].RX_Q7</td></tr>

<tr><td>CELL[10].OUT_TMIN[27]</td><td>BITSLICE[8].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[10].OUT_TMIN[28]</td><td>BITSLICE[8].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[10].OUT_TMIN[29]</td><td>BITSLICE[8].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[10].OUT_TMIN[30]</td><td>BITSLICE[8].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[10].OUT_TMIN[31]</td><td>BITSLICE[8].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[10].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B7</td></tr>

<tr><td>CELL[10].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK7</td></tr>

<tr><td>CELL[10].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B8</td></tr>

<tr><td>CELL[10].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B8</td></tr>

<tr><td>CELL[10].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B8</td></tr>

<tr><td>CELL[10].IMUX_BYP[6]</td><td>BITSLICE[7].TX_EN_VTC</td></tr>

<tr><td>CELL[10].IMUX_BYP[7]</td><td>BITSLICE[7].TX_CE_ODELAY</td></tr>

<tr><td>CELL[10].IMUX_BYP[8]</td><td>BITSLICE[7].RX_LD</td></tr>

<tr><td>CELL[10].IMUX_BYP[9]</td><td>BITSLICE[7].RX_INC</td></tr>

<tr><td>CELL[10].IMUX_BYP[10]</td><td>BITSLICE[7].RX_EN_VTC</td></tr>

<tr><td>CELL[10].IMUX_BYP[11]</td><td>BITSLICE[7].RX_CE_IDELAY</td></tr>

<tr><td>CELL[10].IMUX_BYP[12]</td><td>BITSLICE[7].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[10].IMUX_BYP[13]</td><td>BITSLICE[8].TX_LD</td></tr>

<tr><td>CELL[10].IMUX_BYP[14]</td><td>BITSLICE[8].TX_INC</td></tr>

<tr><td>CELL[10].IMUX_BYP[15]</td><td>BITSLICE[8].TX_EN_VTC</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[8].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[8].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_T[1].CNTVALUEIN1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[9]</td><td>BITSLICE_T[1].CNTVALUEIN3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[10]</td><td>BITSLICE_T[1].CNTVALUEIN7</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[11]</td><td>BITSLICE_CONTROL[1].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[1].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[1].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[8].TX_D7</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[8].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[8].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[8].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[8].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[8].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[8].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[8].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[8].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[8].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[8].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[8].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[8].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[8].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[8].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[8].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[8].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_T[1].CNTVALUEIN0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[35]</td><td>BITSLICE_T[1].CNTVALUEIN2</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[36]</td><td>BITSLICE_T[1].CNTVALUEIN4</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[37]</td><td>BITSLICE_T[1].CNTVALUEIN5</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[38]</td><td>BITSLICE_T[1].CNTVALUEIN6</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[39]</td><td>BITSLICE_T[1].CNTVALUEIN8</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[1].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[1].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[10].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[1].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[11].OUT_TMIN[4]</td><td>BITSLICE[8].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[11].OUT_TMIN[5]</td><td>BITSLICE[8].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[11].OUT_TMIN[6]</td><td>BITSLICE[8].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[11].OUT_TMIN[7]</td><td>BITSLICE[8].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[11].OUT_TMIN[8]</td><td>BITSLICE[10].TX_T_OUT</td></tr>

<tr><td>CELL[11].OUT_TMIN[9]</td><td>BITSLICE[8].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[11].OUT_TMIN[10]</td><td>BITSLICE[8].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[11].OUT_TMIN[11]</td><td>BITSLICE[8].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[11].OUT_TMIN[12]</td><td>BITSLICE[8].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[11].OUT_TMIN[13]</td><td>BITSLICE[8].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[11].OUT_TMIN[14]</td><td>BITSLICE[8].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[11].OUT_TMIN[15]</td><td>BITSLICE[8].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[11].OUT_TMIN[16]</td><td>BITSLICE[8].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[11].OUT_TMIN[17]</td><td>BITSLICE[8].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[11].OUT_TMIN[18]</td><td>BITSLICE_T[1].CNTVALUEOUT0</td></tr>

<tr><td>CELL[11].OUT_TMIN[19]</td><td>BITSLICE_T[1].CNTVALUEOUT1</td></tr>

<tr><td>CELL[11].OUT_TMIN[20]</td><td>BITSLICE_T[1].CNTVALUEOUT2</td></tr>

<tr><td>CELL[11].OUT_TMIN[21]</td><td>BITSLICE_T[1].CNTVALUEOUT3</td></tr>

<tr><td>CELL[11].OUT_TMIN[22]</td><td>BITSLICE_T[1].CNTVALUEOUT4</td></tr>

<tr><td>CELL[11].OUT_TMIN[23]</td><td>BITSLICE_T[1].CNTVALUEOUT5</td></tr>

<tr><td>CELL[11].OUT_TMIN[24]</td><td>BITSLICE_T[1].CNTVALUEOUT6</td></tr>

<tr><td>CELL[11].OUT_TMIN[25]</td><td>BITSLICE_T[1].CNTVALUEOUT7</td></tr>

<tr><td>CELL[11].OUT_TMIN[26]</td><td>BITSLICE_T[1].CNTVALUEOUT8</td></tr>

<tr><td>CELL[11].OUT_TMIN[27]</td><td>BITSLICE_CONTROL[1].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[11].OUT_TMIN[28]</td><td>BITSLICE_CONTROL[1].MASTER_PD_OUT</td></tr>

<tr><td>CELL[11].OUT_TMIN[29]</td><td>BITSLICE_CONTROL[1].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[11].OUT_TMIN[30]</td><td>BITSLICE_CONTROL[1].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[11].OUT_TMIN[31]</td><td>BITSLICE[11].TX_T_OUT</td></tr>

<tr><td>CELL[11].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B8</td></tr>

<tr><td>CELL[11].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK8</td></tr>

<tr><td>CELL[11].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].TRISTATE_ODELAY_RST_B1</td></tr>

<tr><td>CELL[11].IMUX_CTRL[6]</td><td>BITSLICE_CONTROL[1].REFCLK</td></tr>

<tr><td>CELL[11].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].CTRL_RST_B_UPP</td></tr>

<tr><td>CELL[11].IMUX_BYP[6]</td><td>BITSLICE[8].TX_CE_ODELAY</td></tr>

<tr><td>CELL[11].IMUX_BYP[8]</td><td>BITSLICE[8].RX_LD</td></tr>

<tr><td>CELL[11].IMUX_BYP[9]</td><td>BITSLICE[8].RX_INC</td></tr>

<tr><td>CELL[11].IMUX_BYP[10]</td><td>BITSLICE[8].RX_EN_VTC</td></tr>

<tr><td>CELL[11].IMUX_BYP[11]</td><td>BITSLICE[8].RX_CE_IDELAY</td></tr>

<tr><td>CELL[11].IMUX_BYP[12]</td><td>BITSLICE[8].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[11].IMUX_BYP[13]</td><td>BITSLICE_T[1].CE_OFD</td></tr>

<tr><td>CELL[11].IMUX_BYP[14]</td><td>BITSLICE_T[1].LD</td></tr>

<tr><td>CELL[11].IMUX_BYP[15]</td><td>BITSLICE_T[1].INC</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[9].RX_DATAIN1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[9].TX_D0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[9].TX_D4</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[9].TX_D6</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[9].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[9].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[9].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[9].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[9].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[9].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[1].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[9].TX_T</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[9].TX_CE_OFD</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[9].RX_CE_IFD</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[9].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[9].TX_D1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[9].TX_D2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[9].TX_D3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[9].TX_D5</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[9].TX_D7</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[9].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[9].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[9].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[9].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[9].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[9].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[9].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[9].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[9].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[11].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[9].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[12].OUT_TMIN[4]</td><td>BITSLICE[9].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[12].OUT_TMIN[5]</td><td>BITSLICE[9].RX_Q0</td></tr>

<tr><td>CELL[12].OUT_TMIN[6]</td><td>BITSLICE[9].RX_Q1</td></tr>

<tr><td>CELL[12].OUT_TMIN[7]</td><td>BITSLICE[9].RX_Q2</td></tr>

<tr><td>CELL[12].OUT_TMIN[8]</td><td>BITSLICE[9].RX_Q3</td></tr>

<tr><td>CELL[12].OUT_TMIN[9]</td><td>BITSLICE[9].RX_Q4</td></tr>

<tr><td>CELL[12].OUT_TMIN[10]</td><td>BITSLICE[9].RX_Q5</td></tr>

<tr><td>CELL[12].OUT_TMIN[11]</td><td>BITSLICE[9].RX_Q6</td></tr>

<tr><td>CELL[12].OUT_TMIN[12]</td><td>BITSLICE[9].RX_Q7</td></tr>

<tr><td>CELL[12].OUT_TMIN[13]</td><td>BITSLICE[9].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[12].OUT_TMIN[14]</td><td>BITSLICE[9].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[12].OUT_TMIN[15]</td><td>BITSLICE[9].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[12].OUT_TMIN[16]</td><td>BITSLICE[9].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[12].OUT_TMIN[17]</td><td>BITSLICE[9].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[12].OUT_TMIN[18]</td><td>BITSLICE[9].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[12].OUT_TMIN[19]</td><td>BITSLICE[9].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[12].OUT_TMIN[20]</td><td>BITSLICE[9].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[12].OUT_TMIN[21]</td><td>BITSLICE[9].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[12].OUT_TMIN[22]</td><td>BITSLICE[12].TX_T_OUT</td></tr>

<tr><td>CELL[12].OUT_TMIN[23]</td><td>BITSLICE[9].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[12].OUT_TMIN[24]</td><td>BITSLICE[9].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[12].OUT_TMIN[25]</td><td>BITSLICE[9].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[12].OUT_TMIN[26]</td><td>BITSLICE[9].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[12].OUT_TMIN[27]</td><td>BITSLICE[9].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[12].OUT_TMIN[28]</td><td>BITSLICE[9].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[12].OUT_TMIN[29]</td><td>BITSLICE[9].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[12].OUT_TMIN[30]</td><td>BITSLICE[9].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[12].OUT_TMIN[31]</td><td>BITSLICE[9].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[12].IMUX_CTRL[2]</td><td>BITSLICE_CONTROL[1].RIU_CLK, XIPHY_FEEDTHROUGH[0].CLB2PHY_CTRL_CLK_UPP</td></tr>

<tr><td>CELL[12].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B9</td></tr>

<tr><td>CELL[12].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B9</td></tr>

<tr><td>CELL[12].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B9</td></tr>

<tr><td>CELL[12].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B9</td></tr>

<tr><td>CELL[12].IMUX_BYP[6]</td><td>BITSLICE_T[1].CE_ODELAY</td></tr>

<tr><td>CELL[12].IMUX_BYP[7]</td><td>BITSLICE_CONTROL[1].EN_VTC</td></tr>

<tr><td>CELL[12].IMUX_BYP[8]</td><td>BITSLICE_CONTROL[1].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[12].IMUX_BYP[9]</td><td>BITSLICE[9].TX_LD</td></tr>

<tr><td>CELL[12].IMUX_BYP[10]</td><td>BITSLICE[9].TX_INC</td></tr>

<tr><td>CELL[12].IMUX_BYP[11]</td><td>BITSLICE[9].TX_EN_VTC</td></tr>

<tr><td>CELL[12].IMUX_BYP[12]</td><td>BITSLICE[9].TX_CE_ODELAY</td></tr>

<tr><td>CELL[12].IMUX_BYP[13]</td><td>BITSLICE[9].RX_LD</td></tr>

<tr><td>CELL[12].IMUX_BYP[14]</td><td>BITSLICE[9].RX_INC</td></tr>

<tr><td>CELL[12].IMUX_BYP[15]</td><td>BITSLICE[9].RX_EN_VTC</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[10].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[10].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[10].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[10].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[10].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[10].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[11].TX_T</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[11].RX_CE_IFD</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[11].TX_D1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[11].TX_D3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[9].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[9].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[10].TX_T</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[10].TX_CE_OFD</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[10].RX_CE_IFD</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[10].RX_DATAIN1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[10].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[10].TX_D5</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[10].TX_D4</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[10].TX_D3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[10].TX_D2</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[10].TX_D1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[10].TX_D0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[10].TX_D6</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[10].TX_D7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[10].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[10].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[10].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[10].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[10].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[10].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[10].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[10].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[10].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[10].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[10].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[10].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[11].TX_CE_OFD</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[11].RX_DATAIN1</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[11].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[11].TX_D0</td></tr>

<tr><td>CELL[12].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[11].TX_D2</td></tr>

<tr><td>CELL[13].OUT_TMIN[4]</td><td>BITSLICE[10].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[13].OUT_TMIN[5]</td><td>BITSLICE[10].RX_Q0</td></tr>

<tr><td>CELL[13].OUT_TMIN[6]</td><td>BITSLICE[10].RX_Q1</td></tr>

<tr><td>CELL[13].OUT_TMIN[7]</td><td>BITSLICE[10].RX_Q2</td></tr>

<tr><td>CELL[13].OUT_TMIN[8]</td><td>BITSLICE[10].RX_Q3</td></tr>

<tr><td>CELL[13].OUT_TMIN[9]</td><td>BITSLICE[10].RX_Q4</td></tr>

<tr><td>CELL[13].OUT_TMIN[10]</td><td>BITSLICE[10].RX_Q5</td></tr>

<tr><td>CELL[13].OUT_TMIN[11]</td><td>BITSLICE[10].RX_Q6</td></tr>

<tr><td>CELL[13].OUT_TMIN[12]</td><td>BITSLICE[10].RX_Q7</td></tr>

<tr><td>CELL[13].OUT_TMIN[13]</td><td>BITSLICE[10].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[13].OUT_TMIN[14]</td><td>BITSLICE[10].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[13].OUT_TMIN[15]</td><td>BITSLICE[10].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[13].OUT_TMIN[16]</td><td>BITSLICE[10].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[13].OUT_TMIN[17]</td><td>BITSLICE[10].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[13].OUT_TMIN[18]</td><td>BITSLICE[10].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[13].OUT_TMIN[19]</td><td>BITSLICE[10].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[13].OUT_TMIN[20]</td><td>BITSLICE[10].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[13].OUT_TMIN[21]</td><td>BITSLICE[10].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[13].OUT_TMIN[23]</td><td>BITSLICE[10].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[13].OUT_TMIN[24]</td><td>BITSLICE[10].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[13].OUT_TMIN[25]</td><td>BITSLICE[10].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[13].OUT_TMIN[26]</td><td>BITSLICE[10].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[13].OUT_TMIN[27]</td><td>BITSLICE[10].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[13].OUT_TMIN[28]</td><td>BITSLICE[10].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[13].OUT_TMIN[29]</td><td>BITSLICE[10].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[13].OUT_TMIN[30]</td><td>BITSLICE[10].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[13].OUT_TMIN[31]</td><td>BITSLICE[10].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[13].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK9</td></tr>

<tr><td>CELL[13].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B10</td></tr>

<tr><td>CELL[13].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B10</td></tr>

<tr><td>CELL[13].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B10</td></tr>

<tr><td>CELL[13].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B10</td></tr>

<tr><td>CELL[13].IMUX_BYP[6]</td><td>BITSLICE[9].RX_CE_IDELAY</td></tr>

<tr><td>CELL[13].IMUX_BYP[7]</td><td>BITSLICE[9].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[13].IMUX_BYP[8]</td><td>BITSLICE[10].TX_LD</td></tr>

<tr><td>CELL[13].IMUX_BYP[9]</td><td>BITSLICE[10].TX_INC</td></tr>

<tr><td>CELL[13].IMUX_BYP[10]</td><td>BITSLICE[10].TX_EN_VTC</td></tr>

<tr><td>CELL[13].IMUX_BYP[11]</td><td>BITSLICE[10].TX_CE_ODELAY</td></tr>

<tr><td>CELL[13].IMUX_BYP[12]</td><td>BITSLICE[10].RX_LD</td></tr>

<tr><td>CELL[13].IMUX_BYP[13]</td><td>BITSLICE[10].RX_INC</td></tr>

<tr><td>CELL[13].IMUX_BYP[14]</td><td>BITSLICE[10].RX_EN_VTC</td></tr>

<tr><td>CELL[13].IMUX_BYP[15]</td><td>BITSLICE[10].RX_CE_IDELAY</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[11].TX_D5</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[11].TX_D6</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[11].TX_D7</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[11].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[11].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[11].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[11].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[11].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[11].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[11].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[13].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[11].TX_D4</td></tr>

<tr><td>CELL[14].OUT_TMIN[4]</td><td>BITSLICE[11].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[14].OUT_TMIN[5]</td><td>BITSLICE[11].RX_Q0</td></tr>

<tr><td>CELL[14].OUT_TMIN[6]</td><td>BITSLICE[11].RX_Q1</td></tr>

<tr><td>CELL[14].OUT_TMIN[7]</td><td>BITSLICE[11].RX_Q2</td></tr>

<tr><td>CELL[14].OUT_TMIN[8]</td><td>BITSLICE[11].RX_Q3</td></tr>

<tr><td>CELL[14].OUT_TMIN[9]</td><td>BITSLICE[11].RX_Q4</td></tr>

<tr><td>CELL[14].OUT_TMIN[10]</td><td>BITSLICE[11].RX_Q5</td></tr>

<tr><td>CELL[14].OUT_TMIN[11]</td><td>BITSLICE[11].RX_Q6</td></tr>

<tr><td>CELL[14].OUT_TMIN[12]</td><td>BITSLICE[11].RX_Q7</td></tr>

<tr><td>CELL[14].OUT_TMIN[13]</td><td>BITSLICE[11].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[14].OUT_TMIN[14]</td><td>BITSLICE[11].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[14].OUT_TMIN[15]</td><td>BITSLICE[11].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[14].OUT_TMIN[16]</td><td>BITSLICE[11].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[14].OUT_TMIN[17]</td><td>BITSLICE[11].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[14].OUT_TMIN[18]</td><td>BITSLICE[11].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[14].OUT_TMIN[19]</td><td>BITSLICE[11].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[14].OUT_TMIN[20]</td><td>BITSLICE[11].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[14].OUT_TMIN[21]</td><td>BITSLICE[11].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[14].OUT_TMIN[23]</td><td>BITSLICE[11].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[14].OUT_TMIN[24]</td><td>BITSLICE[11].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[14].OUT_TMIN[25]</td><td>BITSLICE[11].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[14].OUT_TMIN[26]</td><td>BITSLICE[11].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[14].OUT_TMIN[27]</td><td>BITSLICE[11].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[14].OUT_TMIN[28]</td><td>BITSLICE[11].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[14].OUT_TMIN[29]</td><td>BITSLICE[11].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[14].OUT_TMIN[30]</td><td>BITSLICE[11].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[14].OUT_TMIN[31]</td><td>BITSLICE[11].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[14].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK10</td></tr>

<tr><td>CELL[14].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[0].TXBIT_RST_B11</td></tr>

<tr><td>CELL[14].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[0].RXBIT_RST_B11</td></tr>

<tr><td>CELL[14].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[0].ODELAY_RST_B11</td></tr>

<tr><td>CELL[14].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[0].IDELAY_RST_B11</td></tr>

<tr><td>CELL[14].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[0].CLB2PHY_FIFO_CLK11</td></tr>

<tr><td>CELL[14].IMUX_BYP[6]</td><td>BITSLICE[10].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[14].IMUX_BYP[7]</td><td>BITSLICE[11].TX_LD</td></tr>

<tr><td>CELL[14].IMUX_BYP[8]</td><td>BITSLICE[11].TX_INC</td></tr>

<tr><td>CELL[14].IMUX_BYP[9]</td><td>BITSLICE[11].TX_EN_VTC</td></tr>

<tr><td>CELL[14].IMUX_BYP[10]</td><td>BITSLICE[11].TX_CE_ODELAY</td></tr>

<tr><td>CELL[14].IMUX_BYP[11]</td><td>BITSLICE[11].RX_LD</td></tr>

<tr><td>CELL[14].IMUX_BYP[12]</td><td>BITSLICE[11].RX_INC</td></tr>

<tr><td>CELL[14].IMUX_BYP[13]</td><td>BITSLICE[11].RX_EN_VTC</td></tr>

<tr><td>CELL[14].IMUX_BYP[14]</td><td>BITSLICE[11].RX_CE_IDELAY</td></tr>

<tr><td>CELL[14].IMUX_BYP[15]</td><td>BITSLICE[11].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[11].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[11].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[11].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[11].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[11].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[11].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[11].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[11].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[11].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[11].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[14].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[11].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[15].OUT_TMIN[4]</td><td>BITSLICE[13].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[15].OUT_TMIN[5]</td><td>BITSLICE[13].RX_Q0</td></tr>

<tr><td>CELL[15].OUT_TMIN[6]</td><td>BITSLICE[13].RX_Q1</td></tr>

<tr><td>CELL[15].OUT_TMIN[7]</td><td>BITSLICE[13].RX_Q2</td></tr>

<tr><td>CELL[15].OUT_TMIN[8]</td><td>BITSLICE[13].RX_Q3</td></tr>

<tr><td>CELL[15].OUT_TMIN[9]</td><td>BITSLICE[13].RX_Q4</td></tr>

<tr><td>CELL[15].OUT_TMIN[10]</td><td>BITSLICE[13].RX_Q5</td></tr>

<tr><td>CELL[15].OUT_TMIN[11]</td><td>BITSLICE[13].RX_Q6</td></tr>

<tr><td>CELL[15].OUT_TMIN[12]</td><td>BITSLICE[13].RX_Q7</td></tr>

<tr><td>CELL[15].OUT_TMIN[13]</td><td>BITSLICE[13].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[15].OUT_TMIN[14]</td><td>BITSLICE[13].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[15].OUT_TMIN[15]</td><td>BITSLICE[13].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[15].OUT_TMIN[16]</td><td>BITSLICE[13].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[15].OUT_TMIN[17]</td><td>BITSLICE[13].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[15].OUT_TMIN[18]</td><td>BITSLICE[13].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[15].OUT_TMIN[19]</td><td>BITSLICE[13].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[15].OUT_TMIN[20]</td><td>BITSLICE[13].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[15].OUT_TMIN[21]</td><td>BITSLICE[13].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[15].OUT_TMIN[22]</td><td>BITSLICE[13].TX_T_OUT</td></tr>

<tr><td>CELL[15].OUT_TMIN[23]</td><td>BITSLICE[13].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[15].OUT_TMIN[24]</td><td>BITSLICE[13].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[15].OUT_TMIN[25]</td><td>BITSLICE[13].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[15].OUT_TMIN[26]</td><td>BITSLICE[13].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[15].OUT_TMIN[27]</td><td>BITSLICE[13].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[15].OUT_TMIN[28]</td><td>BITSLICE[13].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[15].OUT_TMIN[29]</td><td>BITSLICE[13].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[15].OUT_TMIN[30]</td><td>BITSLICE[13].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[15].OUT_TMIN[31]</td><td>BITSLICE[13].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[15].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_TRI_RST_B0</td></tr>

<tr><td>CELL[15].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B0</td></tr>

<tr><td>CELL[15].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B0</td></tr>

<tr><td>CELL[15].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B0</td></tr>

<tr><td>CELL[15].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B0</td></tr>

<tr><td>CELL[15].IMUX_BYP[6]</td><td>BITSLICE_T[2].EN_VTC</td></tr>

<tr><td>CELL[15].IMUX_BYP[7]</td><td>BITSLICE[13].TX_LD</td></tr>

<tr><td>CELL[15].IMUX_BYP[8]</td><td>BITSLICE[13].TX_INC</td></tr>

<tr><td>CELL[15].IMUX_BYP[9]</td><td>BITSLICE[13].TX_EN_VTC</td></tr>

<tr><td>CELL[15].IMUX_BYP[10]</td><td>BITSLICE[13].TX_CE_ODELAY</td></tr>

<tr><td>CELL[15].IMUX_BYP[11]</td><td>BITSLICE[13].RX_LD</td></tr>

<tr><td>CELL[15].IMUX_BYP[12]</td><td>BITSLICE[13].RX_INC</td></tr>

<tr><td>CELL[15].IMUX_BYP[13]</td><td>BITSLICE[13].RX_EN_VTC</td></tr>

<tr><td>CELL[15].IMUX_BYP[14]</td><td>BITSLICE[13].RX_CE_IDELAY</td></tr>

<tr><td>CELL[15].IMUX_BYP[15]</td><td>BITSLICE[13].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[13].TX_CE_OFD</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[13].RX_CE_IFD</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[13].RX_DATAIN1</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[13].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[13].TX_D7</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[13].TX_D6</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[13].TX_D5</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[13].TX_D4</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[13].TX_D3</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[13].TX_D2</td></tr>

<tr><td>CELL[15].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[13].TX_T</td></tr>

<tr><td>CELL[16].OUT_TMIN[4]</td><td>BITSLICE[14].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[16].OUT_TMIN[5]</td><td>BITSLICE[14].RX_Q0</td></tr>

<tr><td>CELL[16].OUT_TMIN[6]</td><td>BITSLICE[14].RX_Q1</td></tr>

<tr><td>CELL[16].OUT_TMIN[7]</td><td>BITSLICE[14].RX_Q2</td></tr>

<tr><td>CELL[16].OUT_TMIN[8]</td><td>BITSLICE[14].RX_Q3</td></tr>

<tr><td>CELL[16].OUT_TMIN[9]</td><td>BITSLICE[14].RX_Q4</td></tr>

<tr><td>CELL[16].OUT_TMIN[10]</td><td>BITSLICE[14].RX_Q5</td></tr>

<tr><td>CELL[16].OUT_TMIN[11]</td><td>BITSLICE[14].RX_Q6</td></tr>

<tr><td>CELL[16].OUT_TMIN[12]</td><td>BITSLICE[14].RX_Q7</td></tr>

<tr><td>CELL[16].OUT_TMIN[13]</td><td>BITSLICE[14].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[16].OUT_TMIN[14]</td><td>BITSLICE[14].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[16].OUT_TMIN[15]</td><td>BITSLICE[14].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[16].OUT_TMIN[16]</td><td>BITSLICE[14].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[16].OUT_TMIN[17]</td><td>BITSLICE[14].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[16].OUT_TMIN[18]</td><td>BITSLICE[14].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[16].OUT_TMIN[19]</td><td>BITSLICE[14].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[16].OUT_TMIN[20]</td><td>BITSLICE[14].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[16].OUT_TMIN[21]</td><td>BITSLICE[14].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[16].OUT_TMIN[22]</td><td>BITSLICE[14].TX_T_OUT</td></tr>

<tr><td>CELL[16].OUT_TMIN[23]</td><td>BITSLICE[14].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[16].OUT_TMIN[24]</td><td>BITSLICE[14].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[16].OUT_TMIN[25]</td><td>BITSLICE[14].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[16].OUT_TMIN[26]</td><td>BITSLICE[14].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[16].OUT_TMIN[27]</td><td>BITSLICE[14].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[16].OUT_TMIN[28]</td><td>BITSLICE[14].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[16].OUT_TMIN[29]</td><td>BITSLICE[14].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[16].OUT_TMIN[30]</td><td>BITSLICE[14].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[16].OUT_TMIN[31]</td><td>BITSLICE[14].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[16].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK0</td></tr>

<tr><td>CELL[16].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_TRI_RST_B1</td></tr>

<tr><td>CELL[16].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B1</td></tr>

<tr><td>CELL[16].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B1</td></tr>

<tr><td>CELL[16].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B1</td></tr>

<tr><td>CELL[16].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B1</td></tr>

<tr><td>CELL[16].IMUX_BYP[6]</td><td>BITSLICE_T[3].EN_VTC</td></tr>

<tr><td>CELL[16].IMUX_BYP[7]</td><td>BITSLICE[14].TX_LD</td></tr>

<tr><td>CELL[16].IMUX_BYP[8]</td><td>BITSLICE[14].TX_INC</td></tr>

<tr><td>CELL[16].IMUX_BYP[9]</td><td>BITSLICE[14].TX_EN_VTC</td></tr>

<tr><td>CELL[16].IMUX_BYP[10]</td><td>BITSLICE[14].TX_CE_ODELAY</td></tr>

<tr><td>CELL[16].IMUX_BYP[11]</td><td>BITSLICE[14].RX_LD</td></tr>

<tr><td>CELL[16].IMUX_BYP[12]</td><td>BITSLICE[14].RX_INC</td></tr>

<tr><td>CELL[16].IMUX_BYP[13]</td><td>BITSLICE[14].RX_EN_VTC</td></tr>

<tr><td>CELL[16].IMUX_BYP[14]</td><td>BITSLICE[14].RX_CE_IDELAY</td></tr>

<tr><td>CELL[16].IMUX_BYP[15]</td><td>BITSLICE[14].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[13].TX_D1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[13].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[13].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[13].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[13].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[13].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[13].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[13].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[13].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[13].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[16].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[13].TX_D0</td></tr>

<tr><td>CELL[17].OUT_TMIN[4]</td><td>BITSLICE[15].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[17].OUT_TMIN[5]</td><td>BITSLICE[15].RX_Q0</td></tr>

<tr><td>CELL[17].OUT_TMIN[6]</td><td>BITSLICE[15].RX_Q1</td></tr>

<tr><td>CELL[17].OUT_TMIN[7]</td><td>BITSLICE[15].RX_Q2</td></tr>

<tr><td>CELL[17].OUT_TMIN[8]</td><td>BITSLICE[15].RX_Q3</td></tr>

<tr><td>CELL[17].OUT_TMIN[9]</td><td>BITSLICE[15].RX_Q4</td></tr>

<tr><td>CELL[17].OUT_TMIN[10]</td><td>BITSLICE[15].RX_Q5</td></tr>

<tr><td>CELL[17].OUT_TMIN[11]</td><td>BITSLICE[15].RX_Q6</td></tr>

<tr><td>CELL[17].OUT_TMIN[12]</td><td>BITSLICE[15].RX_Q7</td></tr>

<tr><td>CELL[17].OUT_TMIN[13]</td><td>BITSLICE[15].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[17].OUT_TMIN[14]</td><td>BITSLICE[15].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[17].OUT_TMIN[15]</td><td>BITSLICE[15].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[17].OUT_TMIN[16]</td><td>BITSLICE[15].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[17].OUT_TMIN[17]</td><td>BITSLICE[15].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[17].OUT_TMIN[18]</td><td>BITSLICE[15].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[17].OUT_TMIN[19]</td><td>BITSLICE[15].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[17].OUT_TMIN[20]</td><td>BITSLICE[15].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[17].OUT_TMIN[21]</td><td>BITSLICE[15].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[17].OUT_TMIN[22]</td><td>BITSLICE[15].TX_T_OUT</td></tr>

<tr><td>CELL[17].OUT_TMIN[23]</td><td>BITSLICE[15].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[17].OUT_TMIN[24]</td><td>BITSLICE[15].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[17].OUT_TMIN[25]</td><td>BITSLICE[15].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[17].OUT_TMIN[26]</td><td>BITSLICE[15].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[17].OUT_TMIN[27]</td><td>BITSLICE[15].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[17].OUT_TMIN[28]</td><td>BITSLICE[15].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[17].OUT_TMIN[29]</td><td>BITSLICE[15].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[17].OUT_TMIN[30]</td><td>BITSLICE[15].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[17].OUT_TMIN[31]</td><td>BITSLICE[15].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[17].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK1</td></tr>

<tr><td>CELL[17].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B2</td></tr>

<tr><td>CELL[17].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B2</td></tr>

<tr><td>CELL[17].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B2</td></tr>

<tr><td>CELL[17].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B2</td></tr>

<tr><td>CELL[17].IMUX_BYP[6]</td><td>BITSLICE[15].TX_LD</td></tr>

<tr><td>CELL[17].IMUX_BYP[7]</td><td>BITSLICE[15].TX_INC</td></tr>

<tr><td>CELL[17].IMUX_BYP[8]</td><td>BITSLICE[15].TX_EN_VTC</td></tr>

<tr><td>CELL[17].IMUX_BYP[9]</td><td>BITSLICE[15].TX_CE_ODELAY</td></tr>

<tr><td>CELL[17].IMUX_BYP[10]</td><td>BITSLICE[15].RX_LD</td></tr>

<tr><td>CELL[17].IMUX_BYP[11]</td><td>BITSLICE[15].RX_INC</td></tr>

<tr><td>CELL[17].IMUX_BYP[12]</td><td>BITSLICE[15].RX_EN_VTC</td></tr>

<tr><td>CELL[17].IMUX_BYP[13]</td><td>BITSLICE[15].RX_CE_IDELAY</td></tr>

<tr><td>CELL[17].IMUX_BYP[14]</td><td>BITSLICE[15].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[17].IMUX_BYP[15]</td><td>BITSLICE_T[2].CE_OFD</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[14].TX_D1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[14].TX_D3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[14].TX_D7</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[14].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[14].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[14].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[14].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[14].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[14].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[15].TX_CE_OFD</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[13].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[13].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[13].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[13].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[13].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[13].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[13].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[13].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[13].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[14].TX_T</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[14].TX_CE_OFD</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[14].RX_CE_IFD</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[14].RX_DATAIN1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[14].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[14].TX_D0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[14].TX_D2</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[14].TX_D4</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[14].TX_D5</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[14].TX_D6</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[14].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[14].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[14].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[14].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[14].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[14].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[14].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[14].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[14].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[14].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[14].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[14].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[17].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[15].TX_T</td></tr>

<tr><td>CELL[18].OUT_TMIN[4]</td><td>BITSLICE_T[2].CNTVALUEOUT0</td></tr>

<tr><td>CELL[18].OUT_TMIN[5]</td><td>BITSLICE_T[2].CNTVALUEOUT1</td></tr>

<tr><td>CELL[18].OUT_TMIN[6]</td><td>BITSLICE_T[2].CNTVALUEOUT2</td></tr>

<tr><td>CELL[18].OUT_TMIN[7]</td><td>BITSLICE_T[2].CNTVALUEOUT3</td></tr>

<tr><td>CELL[18].OUT_TMIN[8]</td><td>BITSLICE_T[2].CNTVALUEOUT4</td></tr>

<tr><td>CELL[18].OUT_TMIN[9]</td><td>BITSLICE_T[2].CNTVALUEOUT5</td></tr>

<tr><td>CELL[18].OUT_TMIN[10]</td><td>BITSLICE_T[2].CNTVALUEOUT6</td></tr>

<tr><td>CELL[18].OUT_TMIN[11]</td><td>BITSLICE_T[2].CNTVALUEOUT7</td></tr>

<tr><td>CELL[18].OUT_TMIN[12]</td><td>BITSLICE_T[2].CNTVALUEOUT8</td></tr>

<tr><td>CELL[18].OUT_TMIN[13]</td><td>BITSLICE[16].TX_T_OUT</td></tr>

<tr><td>CELL[18].OUT_TMIN[14]</td><td>BITSLICE_CONTROL[2].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[18].OUT_TMIN[15]</td><td>BITSLICE_CONTROL[2].MASTER_PD_OUT</td></tr>

<tr><td>CELL[18].OUT_TMIN[16]</td><td>BITSLICE_CONTROL[2].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[18].OUT_TMIN[17]</td><td>BITSLICE_CONTROL[2].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[18].OUT_TMIN[18]</td><td>BITSLICE[16].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[18].OUT_TMIN[19]</td><td>BITSLICE[16].RX_Q0</td></tr>

<tr><td>CELL[18].OUT_TMIN[20]</td><td>BITSLICE[16].RX_Q1</td></tr>

<tr><td>CELL[18].OUT_TMIN[21]</td><td>BITSLICE[16].RX_Q2</td></tr>

<tr><td>CELL[18].OUT_TMIN[22]</td><td>BITSLICE[16].RX_Q3</td></tr>

<tr><td>CELL[18].OUT_TMIN[23]</td><td>BITSLICE[16].RX_Q4</td></tr>

<tr><td>CELL[18].OUT_TMIN[24]</td><td>BITSLICE[16].RX_Q5</td></tr>

<tr><td>CELL[18].OUT_TMIN[25]</td><td>BITSLICE[16].RX_Q6</td></tr>

<tr><td>CELL[18].OUT_TMIN[26]</td><td>BITSLICE[16].RX_Q7</td></tr>

<tr><td>CELL[18].OUT_TMIN[27]</td><td>BITSLICE[16].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[18].OUT_TMIN[28]</td><td>BITSLICE[16].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[18].OUT_TMIN[29]</td><td>BITSLICE[16].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[18].OUT_TMIN[30]</td><td>BITSLICE[16].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[18].OUT_TMIN[31]</td><td>BITSLICE[16].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[18].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK2</td></tr>

<tr><td>CELL[18].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].TRISTATE_ODELAY_RST_B0</td></tr>

<tr><td>CELL[18].IMUX_CTRL[5]</td><td>BITSLICE_CONTROL[2].REFCLK</td></tr>

<tr><td>CELL[18].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].CTRL_RST_B_LOW</td></tr>

<tr><td>CELL[18].IMUX_CTRL[7]</td><td>BITSLICE_CONTROL[2].RIU_CLK, XIPHY_FEEDTHROUGH[1].CLB2PHY_CTRL_CLK_LOW</td></tr>

<tr><td>CELL[18].IMUX_BYP[6]</td><td>BITSLICE_T[2].LD</td></tr>

<tr><td>CELL[18].IMUX_BYP[7]</td><td>BITSLICE_T[2].INC</td></tr>

<tr><td>CELL[18].IMUX_BYP[8]</td><td>BITSLICE_T[2].CE_ODELAY</td></tr>

<tr><td>CELL[18].IMUX_BYP[9]</td><td>BITSLICE_CONTROL[2].EN_VTC</td></tr>

<tr><td>CELL[18].IMUX_BYP[10]</td><td>BITSLICE_CONTROL[2].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[18].IMUX_BYP[12]</td><td>BITSLICE[16].TX_LD</td></tr>

<tr><td>CELL[18].IMUX_BYP[13]</td><td>BITSLICE[16].TX_INC</td></tr>

<tr><td>CELL[18].IMUX_BYP[14]</td><td>BITSLICE[16].TX_EN_VTC</td></tr>

<tr><td>CELL[18].IMUX_BYP[15]</td><td>BITSLICE[16].TX_CE_ODELAY</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[15].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[15].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[15].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[15].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[15].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[15].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_T[2].CNTVALUEIN3</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_T[2].CNTVALUEIN5</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[2].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[15].RX_CE_IFD</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[15].RX_DATAIN1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[15].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[15].TX_D0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[15].TX_D1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[15].TX_D2</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[15].TX_D3</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[15].TX_D4</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[15].TX_D5</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[15].TX_D6</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[15].TX_D7</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[15].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[15].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[15].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[15].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[15].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[15].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[15].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[15].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[15].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[15].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[15].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[15].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_T[2].CNTVALUEIN0</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_T[2].CNTVALUEIN1</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_T[2].CNTVALUEIN2</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_T[2].CNTVALUEIN4</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_T[2].CNTVALUEIN6</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_T[2].CNTVALUEIN7</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_T[2].CNTVALUEIN8</td></tr>

<tr><td>CELL[18].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[19].OUT_TMIN[4]</td><td>BITSLICE[16].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[19].OUT_TMIN[5]</td><td>BITSLICE[16].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[19].OUT_TMIN[6]</td><td>BITSLICE[16].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[19].OUT_TMIN[7]</td><td>BITSLICE[16].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[19].OUT_TMIN[8]</td><td>BITSLICE[17].TX_T_OUT</td></tr>

<tr><td>CELL[19].OUT_TMIN[9]</td><td>BITSLICE[16].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[19].OUT_TMIN[10]</td><td>BITSLICE[16].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[19].OUT_TMIN[11]</td><td>BITSLICE[16].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[19].OUT_TMIN[12]</td><td>BITSLICE[16].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[19].OUT_TMIN[13]</td><td>BITSLICE[16].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[19].OUT_TMIN[14]</td><td>BITSLICE[16].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[19].OUT_TMIN[15]</td><td>BITSLICE[16].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[19].OUT_TMIN[16]</td><td>BITSLICE[16].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[19].OUT_TMIN[17]</td><td>BITSLICE[16].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[19].OUT_TMIN[18]</td><td>BITSLICE[17].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[19].OUT_TMIN[19]</td><td>BITSLICE[17].RX_Q0</td></tr>

<tr><td>CELL[19].OUT_TMIN[20]</td><td>BITSLICE[17].RX_Q1</td></tr>

<tr><td>CELL[19].OUT_TMIN[21]</td><td>BITSLICE[17].RX_Q2</td></tr>

<tr><td>CELL[19].OUT_TMIN[22]</td><td>BITSLICE[17].RX_Q3</td></tr>

<tr><td>CELL[19].OUT_TMIN[23]</td><td>BITSLICE[17].RX_Q4</td></tr>

<tr><td>CELL[19].OUT_TMIN[24]</td><td>BITSLICE[17].RX_Q5</td></tr>

<tr><td>CELL[19].OUT_TMIN[25]</td><td>BITSLICE[17].RX_Q6</td></tr>

<tr><td>CELL[19].OUT_TMIN[26]</td><td>BITSLICE[17].RX_Q7</td></tr>

<tr><td>CELL[19].OUT_TMIN[27]</td><td>BITSLICE[17].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[19].OUT_TMIN[28]</td><td>BITSLICE[17].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[19].OUT_TMIN[29]</td><td>BITSLICE[17].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[19].OUT_TMIN[30]</td><td>BITSLICE[17].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[19].OUT_TMIN[31]</td><td>BITSLICE[17].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[19].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B3</td></tr>

<tr><td>CELL[19].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B3</td></tr>

<tr><td>CELL[19].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B3</td></tr>

<tr><td>CELL[19].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B3</td></tr>

<tr><td>CELL[19].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK3</td></tr>

<tr><td>CELL[19].IMUX_BYP[6]</td><td>BITSLICE[16].RX_LD</td></tr>

<tr><td>CELL[19].IMUX_BYP[7]</td><td>BITSLICE[16].RX_INC</td></tr>

<tr><td>CELL[19].IMUX_BYP[8]</td><td>BITSLICE[16].RX_EN_VTC</td></tr>

<tr><td>CELL[19].IMUX_BYP[9]</td><td>BITSLICE[16].RX_CE_IDELAY</td></tr>

<tr><td>CELL[19].IMUX_BYP[10]</td><td>BITSLICE[16].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[19].IMUX_BYP[11]</td><td>BITSLICE[17].TX_LD</td></tr>

<tr><td>CELL[19].IMUX_BYP[12]</td><td>BITSLICE[17].TX_INC</td></tr>

<tr><td>CELL[19].IMUX_BYP[13]</td><td>BITSLICE[17].TX_EN_VTC</td></tr>

<tr><td>CELL[19].IMUX_BYP[14]</td><td>BITSLICE[17].TX_CE_ODELAY</td></tr>

<tr><td>CELL[19].IMUX_BYP[15]</td><td>BITSLICE[17].RX_LD</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[6]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[7]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[16].TX_CE_OFD</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[16].TX_D0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[16].TX_D2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[16].TX_D6</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[16].TX_D7</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[16].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[16].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[2].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[2].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[2].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[2].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[2].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[30]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[31]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[32]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[33]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_CONTROL[2].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[16].TX_T</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[16].RX_CE_IFD</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[16].RX_DATAIN1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[16].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[16].TX_D1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[16].TX_D3</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[16].TX_D4</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[16].TX_D5</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[16].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[16].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[16].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[19].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[16].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[20].OUT_TMIN[4]</td><td>BITSLICE[17].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[20].OUT_TMIN[5]</td><td>BITSLICE[17].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[20].OUT_TMIN[6]</td><td>BITSLICE[17].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[20].OUT_TMIN[7]</td><td>BITSLICE[17].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[20].OUT_TMIN[8]</td><td>BITSLICE[18].TX_T_OUT</td></tr>

<tr><td>CELL[20].OUT_TMIN[9]</td><td>BITSLICE[17].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[20].OUT_TMIN[10]</td><td>BITSLICE[17].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[20].OUT_TMIN[11]</td><td>BITSLICE[17].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[20].OUT_TMIN[12]</td><td>BITSLICE[17].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[20].OUT_TMIN[13]</td><td>BITSLICE[17].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[20].OUT_TMIN[14]</td><td>BITSLICE[17].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[20].OUT_TMIN[15]</td><td>BITSLICE[17].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[20].OUT_TMIN[16]</td><td>BITSLICE[17].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[20].OUT_TMIN[17]</td><td>BITSLICE[17].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[20].OUT_TMIN[18]</td><td>BITSLICE[18].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[20].OUT_TMIN[19]</td><td>BITSLICE[18].RX_Q0</td></tr>

<tr><td>CELL[20].OUT_TMIN[20]</td><td>BITSLICE[18].RX_Q1</td></tr>

<tr><td>CELL[20].OUT_TMIN[21]</td><td>BITSLICE[18].RX_Q2</td></tr>

<tr><td>CELL[20].OUT_TMIN[22]</td><td>BITSLICE[18].RX_Q3</td></tr>

<tr><td>CELL[20].OUT_TMIN[23]</td><td>BITSLICE[18].RX_Q4</td></tr>

<tr><td>CELL[20].OUT_TMIN[24]</td><td>BITSLICE[18].RX_Q5</td></tr>

<tr><td>CELL[20].OUT_TMIN[25]</td><td>BITSLICE[18].RX_Q6</td></tr>

<tr><td>CELL[20].OUT_TMIN[26]</td><td>BITSLICE[18].RX_Q7</td></tr>

<tr><td>CELL[20].OUT_TMIN[27]</td><td>BITSLICE[18].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[20].OUT_TMIN[28]</td><td>BITSLICE[18].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[20].OUT_TMIN[29]</td><td>BITSLICE[18].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[20].OUT_TMIN[30]</td><td>BITSLICE[18].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[20].OUT_TMIN[31]</td><td>BITSLICE[18].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[20].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B4</td></tr>

<tr><td>CELL[20].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B4</td></tr>

<tr><td>CELL[20].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B4</td></tr>

<tr><td>CELL[20].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B4</td></tr>

<tr><td>CELL[20].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK4</td></tr>

<tr><td>CELL[20].IMUX_BYP[6]</td><td>BITSLICE[17].RX_INC</td></tr>

<tr><td>CELL[20].IMUX_BYP[7]</td><td>BITSLICE[17].RX_EN_VTC</td></tr>

<tr><td>CELL[20].IMUX_BYP[8]</td><td>BITSLICE[17].RX_CE_IDELAY</td></tr>

<tr><td>CELL[20].IMUX_BYP[9]</td><td>BITSLICE[17].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[20].IMUX_BYP[10]</td><td>BITSLICE[18].TX_LD</td></tr>

<tr><td>CELL[20].IMUX_BYP[11]</td><td>BITSLICE[18].TX_INC</td></tr>

<tr><td>CELL[20].IMUX_BYP[12]</td><td>BITSLICE[18].TX_EN_VTC</td></tr>

<tr><td>CELL[20].IMUX_BYP[13]</td><td>BITSLICE[18].TX_CE_ODELAY</td></tr>

<tr><td>CELL[20].IMUX_BYP[14]</td><td>BITSLICE[18].RX_LD</td></tr>

<tr><td>CELL[20].IMUX_BYP[15]</td><td>BITSLICE[18].RX_INC</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[17].RX_DATAIN1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[17].TX_D0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[17].TX_D4</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[17].TX_D6</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[17].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[17].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[17].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[17].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[17].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[17].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[16].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[16].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[16].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[16].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[16].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[16].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[16].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[16].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[16].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[16].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[16].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[16].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[17].TX_T</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[17].TX_CE_OFD</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[17].RX_CE_IFD</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[17].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[17].TX_D1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[17].TX_D2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[17].TX_D3</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[17].TX_D5</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[17].TX_D7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[17].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[17].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[17].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[17].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[17].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[17].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[17].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[17].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[17].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[17].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[20].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[17].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[21].OUT_TMIN[4]</td><td>BITSLICE[18].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[21].OUT_TMIN[5]</td><td>BITSLICE[18].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[21].OUT_TMIN[6]</td><td>BITSLICE[18].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[21].OUT_TMIN[7]</td><td>BITSLICE[18].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[21].OUT_TMIN[8]</td><td>BITSLICE[19].TX_T_OUT</td></tr>

<tr><td>CELL[21].OUT_TMIN[9]</td><td>BITSLICE[18].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[21].OUT_TMIN[10]</td><td>BITSLICE[18].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[21].OUT_TMIN[11]</td><td>BITSLICE[18].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[21].OUT_TMIN[12]</td><td>BITSLICE[18].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[21].OUT_TMIN[13]</td><td>BITSLICE[18].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[21].OUT_TMIN[14]</td><td>BITSLICE[18].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[21].OUT_TMIN[15]</td><td>BITSLICE[18].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[21].OUT_TMIN[16]</td><td>BITSLICE[18].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[21].OUT_TMIN[17]</td><td>BITSLICE[18].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[21].OUT_TMIN[18]</td><td>RIU_OR[1].RIU_RD_VALID</td></tr>

<tr><td>CELL[21].OUT_TMIN[19]</td><td>RIU_OR[1].RIU_RD_DATA0</td></tr>

<tr><td>CELL[21].OUT_TMIN[20]</td><td>RIU_OR[1].RIU_RD_DATA1</td></tr>

<tr><td>CELL[21].OUT_TMIN[21]</td><td>RIU_OR[1].RIU_RD_DATA2</td></tr>

<tr><td>CELL[21].OUT_TMIN[22]</td><td>RIU_OR[1].RIU_RD_DATA3</td></tr>

<tr><td>CELL[21].OUT_TMIN[23]</td><td>RIU_OR[1].RIU_RD_DATA4</td></tr>

<tr><td>CELL[21].OUT_TMIN[24]</td><td>RIU_OR[1].RIU_RD_DATA5</td></tr>

<tr><td>CELL[21].OUT_TMIN[25]</td><td>RIU_OR[1].RIU_RD_DATA6</td></tr>

<tr><td>CELL[21].OUT_TMIN[26]</td><td>RIU_OR[1].RIU_RD_DATA7</td></tr>

<tr><td>CELL[21].OUT_TMIN[27]</td><td>RIU_OR[1].RIU_RD_DATA8</td></tr>

<tr><td>CELL[21].OUT_TMIN[28]</td><td>RIU_OR[1].RIU_RD_DATA9</td></tr>

<tr><td>CELL[21].OUT_TMIN[29]</td><td>RIU_OR[1].RIU_RD_DATA10</td></tr>

<tr><td>CELL[21].OUT_TMIN[30]</td><td>RIU_OR[1].RIU_RD_DATA11</td></tr>

<tr><td>CELL[21].OUT_TMIN[31]</td><td>RIU_OR[1].RIU_RD_DATA12</td></tr>

<tr><td>CELL[21].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B5</td></tr>

<tr><td>CELL[21].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B5</td></tr>

<tr><td>CELL[21].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B5</td></tr>

<tr><td>CELL[21].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B5</td></tr>

<tr><td>CELL[21].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK5</td></tr>

<tr><td>CELL[21].IMUX_BYP[6]</td><td>BITSLICE[18].RX_EN_VTC</td></tr>

<tr><td>CELL[21].IMUX_BYP[7]</td><td>BITSLICE[18].RX_CE_IDELAY</td></tr>

<tr><td>CELL[21].IMUX_BYP[8]</td><td>BITSLICE[18].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[21].IMUX_BYP[9]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_SPARE_B0</td></tr>

<tr><td>CELL[21].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_SPARE_B1</td></tr>

<tr><td>CELL[21].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_SPARE_B2</td></tr>

<tr><td>CELL[21].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_SPARE_B3</td></tr>

<tr><td>CELL[21].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_RST_MASK_B</td></tr>

<tr><td>CELL[21].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_MODE_B</td></tr>

<tr><td>CELL[21].IMUX_BYP[15]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[18].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[18].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[18].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[18].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[18].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_EN, BITSLICE_CONTROL[3].CLB2RIU_WR_EN</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA1, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA5, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA5</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA7, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[17].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[18].TX_T</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[18].TX_CE_OFD</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[18].RX_CE_IFD</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[18].RX_DATAIN1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[18].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[18].TX_D0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[18].TX_D1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[18].TX_D2</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[18].TX_D3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[18].TX_D4</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[18].TX_D5</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[18].TX_D6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[18].TX_D7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[18].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[18].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[18].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[18].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[18].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[18].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[18].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[18].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[18].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[18].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[18].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[18].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[18].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA0, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA0</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA2, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA2</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA3, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA3</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA4, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA4</td></tr>

<tr><td>CELL[21].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA6, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA6</td></tr>

<tr><td>CELL[22].OUT_TMIN[4]</td><td>RIU_OR[1].RIU_RD_DATA13</td></tr>

<tr><td>CELL[22].OUT_TMIN[5]</td><td>RIU_OR[1].RIU_RD_DATA14</td></tr>

<tr><td>CELL[22].OUT_TMIN[6]</td><td>RIU_OR[1].RIU_RD_DATA15</td></tr>

<tr><td>CELL[22].OUT_TMIN[7]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT0</td></tr>

<tr><td>CELL[22].OUT_TMIN[8]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT1</td></tr>

<tr><td>CELL[22].OUT_TMIN[9]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT2</td></tr>

<tr><td>CELL[22].OUT_TMIN[10]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT3</td></tr>

<tr><td>CELL[22].OUT_TMIN[11]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT4</td></tr>

<tr><td>CELL[22].OUT_TMIN[12]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT5</td></tr>

<tr><td>CELL[22].OUT_TMIN[13]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT6</td></tr>

<tr><td>CELL[22].OUT_TMIN[14]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_SCAN_OUT7</td></tr>

<tr><td>CELL[22].OUT_TMIN[15]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_DBG_CLK_STOP_OUT</td></tr>

<tr><td>CELL[22].OUT_TMIN[16]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[22].OUT_TMIN[17]</td><td>XIPHY_FEEDTHROUGH[1].PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[22].OUT_TMIN[18]</td><td>BITSLICE[25].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[22].OUT_TMIN[19]</td><td>BITSLICE[25].RX_Q0</td></tr>

<tr><td>CELL[22].OUT_TMIN[20]</td><td>BITSLICE[25].RX_Q1</td></tr>

<tr><td>CELL[22].OUT_TMIN[21]</td><td>BITSLICE[25].RX_Q2</td></tr>

<tr><td>CELL[22].OUT_TMIN[22]</td><td>BITSLICE[25].RX_Q3</td></tr>

<tr><td>CELL[22].OUT_TMIN[23]</td><td>BITSLICE[25].RX_Q4</td></tr>

<tr><td>CELL[22].OUT_TMIN[24]</td><td>BITSLICE[25].RX_Q5</td></tr>

<tr><td>CELL[22].OUT_TMIN[25]</td><td>BITSLICE[25].RX_Q6</td></tr>

<tr><td>CELL[22].OUT_TMIN[26]</td><td>BITSLICE[25].RX_Q7</td></tr>

<tr><td>CELL[22].OUT_TMIN[27]</td><td>BITSLICE[25].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[22].OUT_TMIN[28]</td><td>BITSLICE[25].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[22].OUT_TMIN[29]</td><td>BITSLICE[25].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[22].OUT_TMIN[30]</td><td>BITSLICE[25].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[22].OUT_TMIN[31]</td><td>BITSLICE[25].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[22].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_CLK_SDR</td></tr>

<tr><td>CELL[22].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_CLK_DIV4</td></tr>

<tr><td>CELL[22].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_CLK_DIV2</td></tr>

<tr><td>CELL[22].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B12</td></tr>

<tr><td>CELL[22].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B12</td></tr>

<tr><td>CELL[22].IMUX_BYP[6]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN1</td></tr>

<tr><td>CELL[22].IMUX_BYP[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN2</td></tr>

<tr><td>CELL[22].IMUX_BYP[8]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN3</td></tr>

<tr><td>CELL[22].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN4</td></tr>

<tr><td>CELL[22].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN5</td></tr>

<tr><td>CELL[22].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN6</td></tr>

<tr><td>CELL[22].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_IN7</td></tr>

<tr><td>CELL[22].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_SCAN_EN_B</td></tr>

<tr><td>CELL[22].IMUX_BYP[15]</td><td>BITSLICE[25].TX_LD</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[6]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_DBG_CT_START_EN</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[25].TX_CE_OFD</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[25].RX_DATAIN1</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[25].TX_D2</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[25].TX_D4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[25].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[25].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[25].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[25].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA8, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA8</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA9, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA9</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA10, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA10</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA11, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA11</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA12, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA12</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA13, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA13</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA14, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA14</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[2].CLB2RIU_WR_DATA15, BITSLICE_CONTROL[3].CLB2RIU_WR_DATA15</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR0, BITSLICE_CONTROL[3].CLB2RIU_ADDR0</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR1, BITSLICE_CONTROL[3].CLB2RIU_ADDR1</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR2, BITSLICE_CONTROL[3].CLB2RIU_ADDR2</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR3, BITSLICE_CONTROL[3].CLB2RIU_ADDR3</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR4, BITSLICE_CONTROL[3].CLB2RIU_ADDR4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[2].CLB2RIU_ADDR5, BITSLICE_CONTROL[3].CLB2RIU_ADDR5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[30]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[31]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[32]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[33]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[25].TX_T</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[25].RX_CE_IFD</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[25].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[25].TX_D0</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[25].TX_D1</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[25].TX_D3</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[25].TX_D5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[25].TX_D6</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[25].TX_D7</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[25].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[25].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[25].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[25].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[22].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[25].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[23].OUT_TMIN[4]</td><td>BITSLICE[25].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[23].OUT_TMIN[5]</td><td>BITSLICE[25].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[23].OUT_TMIN[6]</td><td>BITSLICE[25].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[23].OUT_TMIN[7]</td><td>BITSLICE[25].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[23].OUT_TMIN[8]</td><td>BITSLICE[20].TX_T_OUT</td></tr>

<tr><td>CELL[23].OUT_TMIN[9]</td><td>BITSLICE[25].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[23].OUT_TMIN[10]</td><td>BITSLICE[25].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[23].OUT_TMIN[11]</td><td>BITSLICE[25].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[23].OUT_TMIN[12]</td><td>BITSLICE[25].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[23].OUT_TMIN[13]</td><td>BITSLICE[25].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[23].OUT_TMIN[14]</td><td>BITSLICE[25].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[23].OUT_TMIN[15]</td><td>BITSLICE[25].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[23].OUT_TMIN[16]</td><td>BITSLICE[25].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[23].OUT_TMIN[17]</td><td>BITSLICE[25].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[23].OUT_TMIN[18]</td><td>BITSLICE[19].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[23].OUT_TMIN[19]</td><td>BITSLICE[19].RX_Q0</td></tr>

<tr><td>CELL[23].OUT_TMIN[20]</td><td>BITSLICE[19].RX_Q1</td></tr>

<tr><td>CELL[23].OUT_TMIN[21]</td><td>BITSLICE[19].RX_Q2</td></tr>

<tr><td>CELL[23].OUT_TMIN[22]</td><td>BITSLICE[19].RX_Q3</td></tr>

<tr><td>CELL[23].OUT_TMIN[23]</td><td>BITSLICE[19].RX_Q4</td></tr>

<tr><td>CELL[23].OUT_TMIN[24]</td><td>BITSLICE[19].RX_Q5</td></tr>

<tr><td>CELL[23].OUT_TMIN[25]</td><td>BITSLICE[19].RX_Q6</td></tr>

<tr><td>CELL[23].OUT_TMIN[26]</td><td>BITSLICE[19].RX_Q7</td></tr>

<tr><td>CELL[23].OUT_TMIN[27]</td><td>BITSLICE[19].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[23].OUT_TMIN[28]</td><td>BITSLICE[19].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[23].OUT_TMIN[29]</td><td>BITSLICE[19].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[23].OUT_TMIN[30]</td><td>BITSLICE[19].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[23].OUT_TMIN[31]</td><td>BITSLICE[19].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[23].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B12</td></tr>

<tr><td>CELL[23].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B12</td></tr>

<tr><td>CELL[23].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK12</td></tr>

<tr><td>CELL[23].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B6</td></tr>

<tr><td>CELL[23].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B6</td></tr>

<tr><td>CELL[23].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B6</td></tr>

<tr><td>CELL[23].IMUX_BYP[6]</td><td>BITSLICE[25].TX_INC</td></tr>

<tr><td>CELL[23].IMUX_BYP[7]</td><td>BITSLICE[25].TX_EN_VTC</td></tr>

<tr><td>CELL[23].IMUX_BYP[8]</td><td>BITSLICE[25].TX_CE_ODELAY</td></tr>

<tr><td>CELL[23].IMUX_BYP[9]</td><td>BITSLICE[25].RX_LD</td></tr>

<tr><td>CELL[23].IMUX_BYP[10]</td><td>BITSLICE[25].RX_INC</td></tr>

<tr><td>CELL[23].IMUX_BYP[11]</td><td>BITSLICE[25].RX_EN_VTC</td></tr>

<tr><td>CELL[23].IMUX_BYP[12]</td><td>BITSLICE[25].RX_CE_IDELAY</td></tr>

<tr><td>CELL[23].IMUX_BYP[13]</td><td>BITSLICE[25].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[23].IMUX_BYP[14]</td><td>BITSLICE[19].TX_LD</td></tr>

<tr><td>CELL[23].IMUX_BYP[15]</td><td>BITSLICE[19].TX_INC</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[19].TX_D0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[19].TX_D2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[19].TX_D6</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[19].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[19].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[19].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[19].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[19].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[19].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[20].TX_T</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[25].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[25].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[25].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[25].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[25].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[25].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[25].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[25].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[25].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[19].TX_T</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[19].TX_CE_OFD</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[19].RX_CE_IFD</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[19].RX_DATAIN1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[19].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[19].TX_D1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[19].TX_D3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[19].TX_D4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[19].TX_D5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[19].TX_D7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[19].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[19].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[19].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[19].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[19].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[19].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[19].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[19].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[19].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[19].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[19].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[23].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[19].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[24].OUT_TMIN[4]</td><td>BITSLICE[19].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[24].OUT_TMIN[5]</td><td>BITSLICE[19].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[24].OUT_TMIN[6]</td><td>BITSLICE[19].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[24].OUT_TMIN[7]</td><td>BITSLICE[19].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[24].OUT_TMIN[8]</td><td>BITSLICE[21].TX_T_OUT</td></tr>

<tr><td>CELL[24].OUT_TMIN[9]</td><td>BITSLICE[19].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[24].OUT_TMIN[10]</td><td>BITSLICE[19].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[24].OUT_TMIN[11]</td><td>BITSLICE[19].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[24].OUT_TMIN[12]</td><td>BITSLICE[19].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[24].OUT_TMIN[13]</td><td>BITSLICE[19].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[24].OUT_TMIN[14]</td><td>BITSLICE[19].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[24].OUT_TMIN[15]</td><td>BITSLICE[19].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[24].OUT_TMIN[16]</td><td>BITSLICE[19].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[24].OUT_TMIN[17]</td><td>BITSLICE[19].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[24].OUT_TMIN[18]</td><td>BITSLICE[20].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[24].OUT_TMIN[19]</td><td>BITSLICE[20].RX_Q0</td></tr>

<tr><td>CELL[24].OUT_TMIN[20]</td><td>BITSLICE[20].RX_Q1</td></tr>

<tr><td>CELL[24].OUT_TMIN[21]</td><td>BITSLICE[20].RX_Q2</td></tr>

<tr><td>CELL[24].OUT_TMIN[22]</td><td>BITSLICE[20].RX_Q3</td></tr>

<tr><td>CELL[24].OUT_TMIN[23]</td><td>BITSLICE[20].RX_Q4</td></tr>

<tr><td>CELL[24].OUT_TMIN[24]</td><td>BITSLICE[20].RX_Q5</td></tr>

<tr><td>CELL[24].OUT_TMIN[25]</td><td>BITSLICE[20].RX_Q6</td></tr>

<tr><td>CELL[24].OUT_TMIN[26]</td><td>BITSLICE[20].RX_Q7</td></tr>

<tr><td>CELL[24].OUT_TMIN[27]</td><td>BITSLICE[20].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[24].OUT_TMIN[28]</td><td>BITSLICE[20].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[24].OUT_TMIN[29]</td><td>BITSLICE[20].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[24].OUT_TMIN[30]</td><td>BITSLICE[20].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[24].OUT_TMIN[31]</td><td>BITSLICE[20].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[24].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B6</td></tr>

<tr><td>CELL[24].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK6</td></tr>

<tr><td>CELL[24].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B7</td></tr>

<tr><td>CELL[24].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B7</td></tr>

<tr><td>CELL[24].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B7</td></tr>

<tr><td>CELL[24].IMUX_BYP[6]</td><td>BITSLICE[19].TX_EN_VTC</td></tr>

<tr><td>CELL[24].IMUX_BYP[7]</td><td>BITSLICE[19].TX_CE_ODELAY</td></tr>

<tr><td>CELL[24].IMUX_BYP[8]</td><td>BITSLICE[19].RX_LD</td></tr>

<tr><td>CELL[24].IMUX_BYP[9]</td><td>BITSLICE[19].RX_INC</td></tr>

<tr><td>CELL[24].IMUX_BYP[10]</td><td>BITSLICE[19].RX_EN_VTC</td></tr>

<tr><td>CELL[24].IMUX_BYP[11]</td><td>BITSLICE[19].RX_CE_IDELAY</td></tr>

<tr><td>CELL[24].IMUX_BYP[12]</td><td>BITSLICE[19].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[24].IMUX_BYP[14]</td><td>BITSLICE[20].TX_LD</td></tr>

<tr><td>CELL[24].IMUX_BYP[15]</td><td>BITSLICE[20].TX_INC</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[20].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[20].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[20].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[20].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[20].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[20].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[21].RX_DATAIN1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[21].TX_D0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[21].TX_D4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[21].TX_D6</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[20].TX_CE_OFD</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[20].RX_CE_IFD</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[20].RX_DATAIN1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[20].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[20].TX_D0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[20].TX_D1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[20].TX_D2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[20].TX_D3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[20].TX_D4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[20].TX_D5</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[20].TX_D6</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[20].TX_D7</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[20].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[20].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[20].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[20].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[20].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[20].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[20].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[20].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[20].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[20].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[20].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[20].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[21].TX_T</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[21].TX_CE_OFD</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[21].RX_CE_IFD</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[21].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[21].TX_D1</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[21].TX_D2</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[21].TX_D3</td></tr>

<tr><td>CELL[24].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[21].TX_D5</td></tr>

<tr><td>CELL[25].OUT_TMIN[4]</td><td>BITSLICE[20].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[25].OUT_TMIN[5]</td><td>BITSLICE[20].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[25].OUT_TMIN[6]</td><td>BITSLICE[20].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[25].OUT_TMIN[7]</td><td>BITSLICE[20].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[25].OUT_TMIN[8]</td><td>BITSLICE[22].TX_T_OUT</td></tr>

<tr><td>CELL[25].OUT_TMIN[9]</td><td>BITSLICE[20].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[25].OUT_TMIN[10]</td><td>BITSLICE[20].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[25].OUT_TMIN[11]</td><td>BITSLICE[20].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[25].OUT_TMIN[12]</td><td>BITSLICE[20].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[25].OUT_TMIN[13]</td><td>BITSLICE[20].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[25].OUT_TMIN[14]</td><td>BITSLICE[20].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[25].OUT_TMIN[15]</td><td>BITSLICE[20].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[25].OUT_TMIN[16]</td><td>BITSLICE[20].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[25].OUT_TMIN[17]</td><td>BITSLICE[20].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[25].OUT_TMIN[18]</td><td>BITSLICE[21].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[25].OUT_TMIN[19]</td><td>BITSLICE[21].RX_Q0</td></tr>

<tr><td>CELL[25].OUT_TMIN[20]</td><td>BITSLICE[21].RX_Q1</td></tr>

<tr><td>CELL[25].OUT_TMIN[21]</td><td>BITSLICE[21].RX_Q2</td></tr>

<tr><td>CELL[25].OUT_TMIN[22]</td><td>BITSLICE[21].RX_Q3</td></tr>

<tr><td>CELL[25].OUT_TMIN[23]</td><td>BITSLICE[21].RX_Q4</td></tr>

<tr><td>CELL[25].OUT_TMIN[24]</td><td>BITSLICE[21].RX_Q5</td></tr>

<tr><td>CELL[25].OUT_TMIN[25]</td><td>BITSLICE[21].RX_Q6</td></tr>

<tr><td>CELL[25].OUT_TMIN[26]</td><td>BITSLICE[21].RX_Q7</td></tr>

<tr><td>CELL[25].OUT_TMIN[27]</td><td>BITSLICE[21].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[25].OUT_TMIN[28]</td><td>BITSLICE[21].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[25].OUT_TMIN[29]</td><td>BITSLICE[21].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[25].OUT_TMIN[30]</td><td>BITSLICE[21].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[25].OUT_TMIN[31]</td><td>BITSLICE[21].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[25].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B7</td></tr>

<tr><td>CELL[25].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK7</td></tr>

<tr><td>CELL[25].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B8</td></tr>

<tr><td>CELL[25].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B8</td></tr>

<tr><td>CELL[25].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B8</td></tr>

<tr><td>CELL[25].IMUX_BYP[6]</td><td>BITSLICE[20].TX_EN_VTC</td></tr>

<tr><td>CELL[25].IMUX_BYP[7]</td><td>BITSLICE[20].TX_CE_ODELAY</td></tr>

<tr><td>CELL[25].IMUX_BYP[8]</td><td>BITSLICE[20].RX_LD</td></tr>

<tr><td>CELL[25].IMUX_BYP[9]</td><td>BITSLICE[20].RX_INC</td></tr>

<tr><td>CELL[25].IMUX_BYP[10]</td><td>BITSLICE[20].RX_EN_VTC</td></tr>

<tr><td>CELL[25].IMUX_BYP[11]</td><td>BITSLICE[20].RX_CE_IDELAY</td></tr>

<tr><td>CELL[25].IMUX_BYP[12]</td><td>BITSLICE[20].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[25].IMUX_BYP[13]</td><td>BITSLICE[21].TX_LD</td></tr>

<tr><td>CELL[25].IMUX_BYP[14]</td><td>BITSLICE[21].TX_INC</td></tr>

<tr><td>CELL[25].IMUX_BYP[15]</td><td>BITSLICE[21].TX_EN_VTC</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[21].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[21].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_T[3].CNTVALUEIN1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[9]</td><td>BITSLICE_T[3].CNTVALUEIN3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[10]</td><td>BITSLICE_T[3].CNTVALUEIN7</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[11]</td><td>BITSLICE_CONTROL[3].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[3].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[3].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[21].TX_D7</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[21].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[21].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[21].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[21].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[21].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[21].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[21].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[21].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[21].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[21].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[21].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[21].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[21].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[21].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[21].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[21].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_T[3].CNTVALUEIN0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[35]</td><td>BITSLICE_T[3].CNTVALUEIN2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[36]</td><td>BITSLICE_T[3].CNTVALUEIN4</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[37]</td><td>BITSLICE_T[3].CNTVALUEIN5</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[38]</td><td>BITSLICE_T[3].CNTVALUEIN6</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[39]</td><td>BITSLICE_T[3].CNTVALUEIN8</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[3].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[3].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[25].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[3].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[26].OUT_TMIN[4]</td><td>BITSLICE[21].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[26].OUT_TMIN[5]</td><td>BITSLICE[21].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[26].OUT_TMIN[6]</td><td>BITSLICE[21].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[26].OUT_TMIN[7]</td><td>BITSLICE[21].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[26].OUT_TMIN[8]</td><td>BITSLICE[23].TX_T_OUT</td></tr>

<tr><td>CELL[26].OUT_TMIN[9]</td><td>BITSLICE[21].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[26].OUT_TMIN[10]</td><td>BITSLICE[21].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[26].OUT_TMIN[11]</td><td>BITSLICE[21].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[26].OUT_TMIN[12]</td><td>BITSLICE[21].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[26].OUT_TMIN[13]</td><td>BITSLICE[21].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[26].OUT_TMIN[14]</td><td>BITSLICE[21].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[26].OUT_TMIN[15]</td><td>BITSLICE[21].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[26].OUT_TMIN[16]</td><td>BITSLICE[21].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[26].OUT_TMIN[17]</td><td>BITSLICE[21].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[26].OUT_TMIN[18]</td><td>BITSLICE_T[3].CNTVALUEOUT0</td></tr>

<tr><td>CELL[26].OUT_TMIN[19]</td><td>BITSLICE_T[3].CNTVALUEOUT1</td></tr>

<tr><td>CELL[26].OUT_TMIN[20]</td><td>BITSLICE_T[3].CNTVALUEOUT2</td></tr>

<tr><td>CELL[26].OUT_TMIN[21]</td><td>BITSLICE_T[3].CNTVALUEOUT3</td></tr>

<tr><td>CELL[26].OUT_TMIN[22]</td><td>BITSLICE_T[3].CNTVALUEOUT4</td></tr>

<tr><td>CELL[26].OUT_TMIN[23]</td><td>BITSLICE_T[3].CNTVALUEOUT5</td></tr>

<tr><td>CELL[26].OUT_TMIN[24]</td><td>BITSLICE_T[3].CNTVALUEOUT6</td></tr>

<tr><td>CELL[26].OUT_TMIN[25]</td><td>BITSLICE_T[3].CNTVALUEOUT7</td></tr>

<tr><td>CELL[26].OUT_TMIN[26]</td><td>BITSLICE_T[3].CNTVALUEOUT8</td></tr>

<tr><td>CELL[26].OUT_TMIN[27]</td><td>BITSLICE_CONTROL[3].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[26].OUT_TMIN[28]</td><td>BITSLICE_CONTROL[3].MASTER_PD_OUT</td></tr>

<tr><td>CELL[26].OUT_TMIN[29]</td><td>BITSLICE_CONTROL[3].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[26].OUT_TMIN[30]</td><td>BITSLICE_CONTROL[3].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[26].OUT_TMIN[31]</td><td>BITSLICE[24].TX_T_OUT</td></tr>

<tr><td>CELL[26].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B8</td></tr>

<tr><td>CELL[26].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK8</td></tr>

<tr><td>CELL[26].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].TRISTATE_ODELAY_RST_B1</td></tr>

<tr><td>CELL[26].IMUX_CTRL[6]</td><td>BITSLICE_CONTROL[3].REFCLK</td></tr>

<tr><td>CELL[26].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].CTRL_RST_B_UPP</td></tr>

<tr><td>CELL[26].IMUX_BYP[6]</td><td>BITSLICE[21].TX_CE_ODELAY</td></tr>

<tr><td>CELL[26].IMUX_BYP[8]</td><td>BITSLICE[21].RX_LD</td></tr>

<tr><td>CELL[26].IMUX_BYP[9]</td><td>BITSLICE[21].RX_INC</td></tr>

<tr><td>CELL[26].IMUX_BYP[10]</td><td>BITSLICE[21].RX_EN_VTC</td></tr>

<tr><td>CELL[26].IMUX_BYP[11]</td><td>BITSLICE[21].RX_CE_IDELAY</td></tr>

<tr><td>CELL[26].IMUX_BYP[12]</td><td>BITSLICE[21].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[26].IMUX_BYP[13]</td><td>BITSLICE_T[3].CE_OFD</td></tr>

<tr><td>CELL[26].IMUX_BYP[14]</td><td>BITSLICE_T[3].LD</td></tr>

<tr><td>CELL[26].IMUX_BYP[15]</td><td>BITSLICE_T[3].INC</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[22].RX_DATAIN1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[22].TX_D0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[22].TX_D4</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[22].TX_D6</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[22].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[22].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[22].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[22].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[22].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[22].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[3].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[22].TX_T</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[22].TX_CE_OFD</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[22].RX_CE_IFD</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[22].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[22].TX_D1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[22].TX_D2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[22].TX_D3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[22].TX_D5</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[22].TX_D7</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[22].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[22].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[22].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[22].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[22].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[22].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[22].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[22].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[22].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[26].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[22].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[27].OUT_TMIN[4]</td><td>BITSLICE[22].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[27].OUT_TMIN[5]</td><td>BITSLICE[22].RX_Q0</td></tr>

<tr><td>CELL[27].OUT_TMIN[6]</td><td>BITSLICE[22].RX_Q1</td></tr>

<tr><td>CELL[27].OUT_TMIN[7]</td><td>BITSLICE[22].RX_Q2</td></tr>

<tr><td>CELL[27].OUT_TMIN[8]</td><td>BITSLICE[22].RX_Q3</td></tr>

<tr><td>CELL[27].OUT_TMIN[9]</td><td>BITSLICE[22].RX_Q4</td></tr>

<tr><td>CELL[27].OUT_TMIN[10]</td><td>BITSLICE[22].RX_Q5</td></tr>

<tr><td>CELL[27].OUT_TMIN[11]</td><td>BITSLICE[22].RX_Q6</td></tr>

<tr><td>CELL[27].OUT_TMIN[12]</td><td>BITSLICE[22].RX_Q7</td></tr>

<tr><td>CELL[27].OUT_TMIN[13]</td><td>BITSLICE[22].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[27].OUT_TMIN[14]</td><td>BITSLICE[22].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[27].OUT_TMIN[15]</td><td>BITSLICE[22].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[27].OUT_TMIN[16]</td><td>BITSLICE[22].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[27].OUT_TMIN[17]</td><td>BITSLICE[22].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[27].OUT_TMIN[18]</td><td>BITSLICE[22].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[27].OUT_TMIN[19]</td><td>BITSLICE[22].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[27].OUT_TMIN[20]</td><td>BITSLICE[22].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[27].OUT_TMIN[21]</td><td>BITSLICE[22].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[27].OUT_TMIN[22]</td><td>BITSLICE[25].TX_T_OUT</td></tr>

<tr><td>CELL[27].OUT_TMIN[23]</td><td>BITSLICE[22].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[27].OUT_TMIN[24]</td><td>BITSLICE[22].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[27].OUT_TMIN[25]</td><td>BITSLICE[22].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[27].OUT_TMIN[26]</td><td>BITSLICE[22].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[27].OUT_TMIN[27]</td><td>BITSLICE[22].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[27].OUT_TMIN[28]</td><td>BITSLICE[22].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[27].OUT_TMIN[29]</td><td>BITSLICE[22].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[27].OUT_TMIN[30]</td><td>BITSLICE[22].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[27].OUT_TMIN[31]</td><td>BITSLICE[22].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[27].IMUX_CTRL[2]</td><td>BITSLICE_CONTROL[3].RIU_CLK, XIPHY_FEEDTHROUGH[1].CLB2PHY_CTRL_CLK_UPP</td></tr>

<tr><td>CELL[27].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B9</td></tr>

<tr><td>CELL[27].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B9</td></tr>

<tr><td>CELL[27].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B9</td></tr>

<tr><td>CELL[27].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B9</td></tr>

<tr><td>CELL[27].IMUX_BYP[6]</td><td>BITSLICE_T[3].CE_ODELAY</td></tr>

<tr><td>CELL[27].IMUX_BYP[7]</td><td>BITSLICE_CONTROL[3].EN_VTC</td></tr>

<tr><td>CELL[27].IMUX_BYP[8]</td><td>BITSLICE_CONTROL[3].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[27].IMUX_BYP[9]</td><td>BITSLICE[22].TX_LD</td></tr>

<tr><td>CELL[27].IMUX_BYP[10]</td><td>BITSLICE[22].TX_INC</td></tr>

<tr><td>CELL[27].IMUX_BYP[11]</td><td>BITSLICE[22].TX_EN_VTC</td></tr>

<tr><td>CELL[27].IMUX_BYP[12]</td><td>BITSLICE[22].TX_CE_ODELAY</td></tr>

<tr><td>CELL[27].IMUX_BYP[13]</td><td>BITSLICE[22].RX_LD</td></tr>

<tr><td>CELL[27].IMUX_BYP[14]</td><td>BITSLICE[22].RX_INC</td></tr>

<tr><td>CELL[27].IMUX_BYP[15]</td><td>BITSLICE[22].RX_EN_VTC</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[23].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[23].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[23].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[23].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[23].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[23].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[24].TX_T</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[24].RX_CE_IFD</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[24].TX_D1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[24].TX_D3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[22].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[22].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[23].TX_T</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[23].TX_CE_OFD</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[23].RX_CE_IFD</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[23].RX_DATAIN1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[23].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[23].TX_D5</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[23].TX_D4</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[23].TX_D3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[23].TX_D2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[23].TX_D1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[23].TX_D0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[23].TX_D6</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[23].TX_D7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[23].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[23].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[23].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[23].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[23].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[23].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[23].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[23].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[23].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[23].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[23].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[23].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[24].TX_CE_OFD</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[24].RX_DATAIN1</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[24].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[24].TX_D0</td></tr>

<tr><td>CELL[27].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[24].TX_D2</td></tr>

<tr><td>CELL[28].OUT_TMIN[4]</td><td>BITSLICE[23].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[28].OUT_TMIN[5]</td><td>BITSLICE[23].RX_Q0</td></tr>

<tr><td>CELL[28].OUT_TMIN[6]</td><td>BITSLICE[23].RX_Q1</td></tr>

<tr><td>CELL[28].OUT_TMIN[7]</td><td>BITSLICE[23].RX_Q2</td></tr>

<tr><td>CELL[28].OUT_TMIN[8]</td><td>BITSLICE[23].RX_Q3</td></tr>

<tr><td>CELL[28].OUT_TMIN[9]</td><td>BITSLICE[23].RX_Q4</td></tr>

<tr><td>CELL[28].OUT_TMIN[10]</td><td>BITSLICE[23].RX_Q5</td></tr>

<tr><td>CELL[28].OUT_TMIN[11]</td><td>BITSLICE[23].RX_Q6</td></tr>

<tr><td>CELL[28].OUT_TMIN[12]</td><td>BITSLICE[23].RX_Q7</td></tr>

<tr><td>CELL[28].OUT_TMIN[13]</td><td>BITSLICE[23].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[28].OUT_TMIN[14]</td><td>BITSLICE[23].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[28].OUT_TMIN[15]</td><td>BITSLICE[23].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[28].OUT_TMIN[16]</td><td>BITSLICE[23].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[28].OUT_TMIN[17]</td><td>BITSLICE[23].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[28].OUT_TMIN[18]</td><td>BITSLICE[23].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[28].OUT_TMIN[19]</td><td>BITSLICE[23].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[28].OUT_TMIN[20]</td><td>BITSLICE[23].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[28].OUT_TMIN[21]</td><td>BITSLICE[23].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[28].OUT_TMIN[23]</td><td>BITSLICE[23].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[28].OUT_TMIN[24]</td><td>BITSLICE[23].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[28].OUT_TMIN[25]</td><td>BITSLICE[23].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[28].OUT_TMIN[26]</td><td>BITSLICE[23].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[28].OUT_TMIN[27]</td><td>BITSLICE[23].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[28].OUT_TMIN[28]</td><td>BITSLICE[23].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[28].OUT_TMIN[29]</td><td>BITSLICE[23].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[28].OUT_TMIN[30]</td><td>BITSLICE[23].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[28].OUT_TMIN[31]</td><td>BITSLICE[23].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[28].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK9</td></tr>

<tr><td>CELL[28].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B10</td></tr>

<tr><td>CELL[28].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B10</td></tr>

<tr><td>CELL[28].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B10</td></tr>

<tr><td>CELL[28].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B10</td></tr>

<tr><td>CELL[28].IMUX_BYP[6]</td><td>BITSLICE[22].RX_CE_IDELAY</td></tr>

<tr><td>CELL[28].IMUX_BYP[7]</td><td>BITSLICE[22].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[28].IMUX_BYP[8]</td><td>BITSLICE[23].TX_LD</td></tr>

<tr><td>CELL[28].IMUX_BYP[9]</td><td>BITSLICE[23].TX_INC</td></tr>

<tr><td>CELL[28].IMUX_BYP[10]</td><td>BITSLICE[23].TX_EN_VTC</td></tr>

<tr><td>CELL[28].IMUX_BYP[11]</td><td>BITSLICE[23].TX_CE_ODELAY</td></tr>

<tr><td>CELL[28].IMUX_BYP[12]</td><td>BITSLICE[23].RX_LD</td></tr>

<tr><td>CELL[28].IMUX_BYP[13]</td><td>BITSLICE[23].RX_INC</td></tr>

<tr><td>CELL[28].IMUX_BYP[14]</td><td>BITSLICE[23].RX_EN_VTC</td></tr>

<tr><td>CELL[28].IMUX_BYP[15]</td><td>BITSLICE[23].RX_CE_IDELAY</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[24].TX_D5</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[24].TX_D6</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[24].TX_D7</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[24].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[24].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[24].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[24].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[24].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[24].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[24].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[28].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[24].TX_D4</td></tr>

<tr><td>CELL[29].OUT_TMIN[4]</td><td>BITSLICE[24].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[29].OUT_TMIN[5]</td><td>BITSLICE[24].RX_Q0</td></tr>

<tr><td>CELL[29].OUT_TMIN[6]</td><td>BITSLICE[24].RX_Q1</td></tr>

<tr><td>CELL[29].OUT_TMIN[7]</td><td>BITSLICE[24].RX_Q2</td></tr>

<tr><td>CELL[29].OUT_TMIN[8]</td><td>BITSLICE[24].RX_Q3</td></tr>

<tr><td>CELL[29].OUT_TMIN[9]</td><td>BITSLICE[24].RX_Q4</td></tr>

<tr><td>CELL[29].OUT_TMIN[10]</td><td>BITSLICE[24].RX_Q5</td></tr>

<tr><td>CELL[29].OUT_TMIN[11]</td><td>BITSLICE[24].RX_Q6</td></tr>

<tr><td>CELL[29].OUT_TMIN[12]</td><td>BITSLICE[24].RX_Q7</td></tr>

<tr><td>CELL[29].OUT_TMIN[13]</td><td>BITSLICE[24].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[29].OUT_TMIN[14]</td><td>BITSLICE[24].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[29].OUT_TMIN[15]</td><td>BITSLICE[24].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[29].OUT_TMIN[16]</td><td>BITSLICE[24].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[29].OUT_TMIN[17]</td><td>BITSLICE[24].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[29].OUT_TMIN[18]</td><td>BITSLICE[24].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[29].OUT_TMIN[19]</td><td>BITSLICE[24].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[29].OUT_TMIN[20]</td><td>BITSLICE[24].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[29].OUT_TMIN[21]</td><td>BITSLICE[24].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[29].OUT_TMIN[23]</td><td>BITSLICE[24].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[29].OUT_TMIN[24]</td><td>BITSLICE[24].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[29].OUT_TMIN[25]</td><td>BITSLICE[24].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[29].OUT_TMIN[26]</td><td>BITSLICE[24].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[29].OUT_TMIN[27]</td><td>BITSLICE[24].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[29].OUT_TMIN[28]</td><td>BITSLICE[24].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[29].OUT_TMIN[29]</td><td>BITSLICE[24].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[29].OUT_TMIN[30]</td><td>BITSLICE[24].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[29].OUT_TMIN[31]</td><td>BITSLICE[24].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[29].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK10</td></tr>

<tr><td>CELL[29].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[1].TXBIT_RST_B11</td></tr>

<tr><td>CELL[29].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[1].RXBIT_RST_B11</td></tr>

<tr><td>CELL[29].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[1].ODELAY_RST_B11</td></tr>

<tr><td>CELL[29].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[1].IDELAY_RST_B11</td></tr>

<tr><td>CELL[29].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[1].CLB2PHY_FIFO_CLK11</td></tr>

<tr><td>CELL[29].IMUX_BYP[6]</td><td>BITSLICE[23].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[29].IMUX_BYP[7]</td><td>BITSLICE[24].TX_LD</td></tr>

<tr><td>CELL[29].IMUX_BYP[8]</td><td>BITSLICE[24].TX_INC</td></tr>

<tr><td>CELL[29].IMUX_BYP[9]</td><td>BITSLICE[24].TX_EN_VTC</td></tr>

<tr><td>CELL[29].IMUX_BYP[10]</td><td>BITSLICE[24].TX_CE_ODELAY</td></tr>

<tr><td>CELL[29].IMUX_BYP[11]</td><td>BITSLICE[24].RX_LD</td></tr>

<tr><td>CELL[29].IMUX_BYP[12]</td><td>BITSLICE[24].RX_INC</td></tr>

<tr><td>CELL[29].IMUX_BYP[13]</td><td>BITSLICE[24].RX_EN_VTC</td></tr>

<tr><td>CELL[29].IMUX_BYP[14]</td><td>BITSLICE[24].RX_CE_IDELAY</td></tr>

<tr><td>CELL[29].IMUX_BYP[15]</td><td>BITSLICE[24].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[24].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[24].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[24].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[24].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[24].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[24].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[24].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[24].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[24].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[24].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[29].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[24].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[30].OUT_TMIN[4]</td><td>BITSLICE[26].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[30].OUT_TMIN[5]</td><td>BITSLICE[26].RX_Q0</td></tr>

<tr><td>CELL[30].OUT_TMIN[6]</td><td>BITSLICE[26].RX_Q1</td></tr>

<tr><td>CELL[30].OUT_TMIN[7]</td><td>BITSLICE[26].RX_Q2</td></tr>

<tr><td>CELL[30].OUT_TMIN[8]</td><td>BITSLICE[26].RX_Q3</td></tr>

<tr><td>CELL[30].OUT_TMIN[9]</td><td>BITSLICE[26].RX_Q4</td></tr>

<tr><td>CELL[30].OUT_TMIN[10]</td><td>BITSLICE[26].RX_Q5</td></tr>

<tr><td>CELL[30].OUT_TMIN[11]</td><td>BITSLICE[26].RX_Q6</td></tr>

<tr><td>CELL[30].OUT_TMIN[12]</td><td>BITSLICE[26].RX_Q7</td></tr>

<tr><td>CELL[30].OUT_TMIN[13]</td><td>BITSLICE[26].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[30].OUT_TMIN[14]</td><td>BITSLICE[26].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[30].OUT_TMIN[15]</td><td>BITSLICE[26].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[30].OUT_TMIN[16]</td><td>BITSLICE[26].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[30].OUT_TMIN[17]</td><td>BITSLICE[26].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[30].OUT_TMIN[18]</td><td>BITSLICE[26].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[30].OUT_TMIN[19]</td><td>BITSLICE[26].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[30].OUT_TMIN[20]</td><td>BITSLICE[26].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[30].OUT_TMIN[21]</td><td>BITSLICE[26].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[30].OUT_TMIN[22]</td><td>BITSLICE[26].TX_T_OUT</td></tr>

<tr><td>CELL[30].OUT_TMIN[23]</td><td>BITSLICE[26].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[30].OUT_TMIN[24]</td><td>BITSLICE[26].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[30].OUT_TMIN[25]</td><td>BITSLICE[26].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[30].OUT_TMIN[26]</td><td>BITSLICE[26].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[30].OUT_TMIN[27]</td><td>BITSLICE[26].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[30].OUT_TMIN[28]</td><td>BITSLICE[26].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[30].OUT_TMIN[29]</td><td>BITSLICE[26].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[30].OUT_TMIN[30]</td><td>BITSLICE[26].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[30].OUT_TMIN[31]</td><td>BITSLICE[26].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[30].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_TRI_RST_B0</td></tr>

<tr><td>CELL[30].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B0</td></tr>

<tr><td>CELL[30].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B0</td></tr>

<tr><td>CELL[30].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B0</td></tr>

<tr><td>CELL[30].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B0</td></tr>

<tr><td>CELL[30].IMUX_BYP[6]</td><td>BITSLICE_T[4].EN_VTC</td></tr>

<tr><td>CELL[30].IMUX_BYP[7]</td><td>BITSLICE[26].TX_LD</td></tr>

<tr><td>CELL[30].IMUX_BYP[8]</td><td>BITSLICE[26].TX_INC</td></tr>

<tr><td>CELL[30].IMUX_BYP[9]</td><td>BITSLICE[26].TX_EN_VTC</td></tr>

<tr><td>CELL[30].IMUX_BYP[10]</td><td>BITSLICE[26].TX_CE_ODELAY</td></tr>

<tr><td>CELL[30].IMUX_BYP[11]</td><td>BITSLICE[26].RX_LD</td></tr>

<tr><td>CELL[30].IMUX_BYP[12]</td><td>BITSLICE[26].RX_INC</td></tr>

<tr><td>CELL[30].IMUX_BYP[13]</td><td>BITSLICE[26].RX_EN_VTC</td></tr>

<tr><td>CELL[30].IMUX_BYP[14]</td><td>BITSLICE[26].RX_CE_IDELAY</td></tr>

<tr><td>CELL[30].IMUX_BYP[15]</td><td>BITSLICE[26].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[26].TX_CE_OFD</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[26].RX_CE_IFD</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[26].RX_DATAIN1</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[26].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[26].TX_D7</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[26].TX_D6</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[26].TX_D5</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[26].TX_D4</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[26].TX_D3</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[26].TX_D2</td></tr>

<tr><td>CELL[30].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[26].TX_T</td></tr>

<tr><td>CELL[31].OUT_TMIN[4]</td><td>BITSLICE[27].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[31].OUT_TMIN[5]</td><td>BITSLICE[27].RX_Q0</td></tr>

<tr><td>CELL[31].OUT_TMIN[6]</td><td>BITSLICE[27].RX_Q1</td></tr>

<tr><td>CELL[31].OUT_TMIN[7]</td><td>BITSLICE[27].RX_Q2</td></tr>

<tr><td>CELL[31].OUT_TMIN[8]</td><td>BITSLICE[27].RX_Q3</td></tr>

<tr><td>CELL[31].OUT_TMIN[9]</td><td>BITSLICE[27].RX_Q4</td></tr>

<tr><td>CELL[31].OUT_TMIN[10]</td><td>BITSLICE[27].RX_Q5</td></tr>

<tr><td>CELL[31].OUT_TMIN[11]</td><td>BITSLICE[27].RX_Q6</td></tr>

<tr><td>CELL[31].OUT_TMIN[12]</td><td>BITSLICE[27].RX_Q7</td></tr>

<tr><td>CELL[31].OUT_TMIN[13]</td><td>BITSLICE[27].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[31].OUT_TMIN[14]</td><td>BITSLICE[27].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[31].OUT_TMIN[15]</td><td>BITSLICE[27].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[31].OUT_TMIN[16]</td><td>BITSLICE[27].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[31].OUT_TMIN[17]</td><td>BITSLICE[27].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[31].OUT_TMIN[18]</td><td>BITSLICE[27].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[31].OUT_TMIN[19]</td><td>BITSLICE[27].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[31].OUT_TMIN[20]</td><td>BITSLICE[27].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[31].OUT_TMIN[21]</td><td>BITSLICE[27].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[31].OUT_TMIN[22]</td><td>BITSLICE[27].TX_T_OUT</td></tr>

<tr><td>CELL[31].OUT_TMIN[23]</td><td>BITSLICE[27].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[31].OUT_TMIN[24]</td><td>BITSLICE[27].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[31].OUT_TMIN[25]</td><td>BITSLICE[27].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[31].OUT_TMIN[26]</td><td>BITSLICE[27].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[31].OUT_TMIN[27]</td><td>BITSLICE[27].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[31].OUT_TMIN[28]</td><td>BITSLICE[27].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[31].OUT_TMIN[29]</td><td>BITSLICE[27].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[31].OUT_TMIN[30]</td><td>BITSLICE[27].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[31].OUT_TMIN[31]</td><td>BITSLICE[27].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[31].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK0</td></tr>

<tr><td>CELL[31].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_TRI_RST_B1</td></tr>

<tr><td>CELL[31].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B1</td></tr>

<tr><td>CELL[31].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B1</td></tr>

<tr><td>CELL[31].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B1</td></tr>

<tr><td>CELL[31].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B1</td></tr>

<tr><td>CELL[31].IMUX_BYP[6]</td><td>BITSLICE_T[5].EN_VTC</td></tr>

<tr><td>CELL[31].IMUX_BYP[7]</td><td>BITSLICE[27].TX_LD</td></tr>

<tr><td>CELL[31].IMUX_BYP[8]</td><td>BITSLICE[27].TX_INC</td></tr>

<tr><td>CELL[31].IMUX_BYP[9]</td><td>BITSLICE[27].TX_EN_VTC</td></tr>

<tr><td>CELL[31].IMUX_BYP[10]</td><td>BITSLICE[27].TX_CE_ODELAY</td></tr>

<tr><td>CELL[31].IMUX_BYP[11]</td><td>BITSLICE[27].RX_LD</td></tr>

<tr><td>CELL[31].IMUX_BYP[12]</td><td>BITSLICE[27].RX_INC</td></tr>

<tr><td>CELL[31].IMUX_BYP[13]</td><td>BITSLICE[27].RX_EN_VTC</td></tr>

<tr><td>CELL[31].IMUX_BYP[14]</td><td>BITSLICE[27].RX_CE_IDELAY</td></tr>

<tr><td>CELL[31].IMUX_BYP[15]</td><td>BITSLICE[27].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[26].TX_D1</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[26].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[26].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[26].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[26].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[26].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[26].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[26].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[26].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[26].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[31].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[26].TX_D0</td></tr>

<tr><td>CELL[32].OUT_TMIN[4]</td><td>BITSLICE[28].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[32].OUT_TMIN[5]</td><td>BITSLICE[28].RX_Q0</td></tr>

<tr><td>CELL[32].OUT_TMIN[6]</td><td>BITSLICE[28].RX_Q1</td></tr>

<tr><td>CELL[32].OUT_TMIN[7]</td><td>BITSLICE[28].RX_Q2</td></tr>

<tr><td>CELL[32].OUT_TMIN[8]</td><td>BITSLICE[28].RX_Q3</td></tr>

<tr><td>CELL[32].OUT_TMIN[9]</td><td>BITSLICE[28].RX_Q4</td></tr>

<tr><td>CELL[32].OUT_TMIN[10]</td><td>BITSLICE[28].RX_Q5</td></tr>

<tr><td>CELL[32].OUT_TMIN[11]</td><td>BITSLICE[28].RX_Q6</td></tr>

<tr><td>CELL[32].OUT_TMIN[12]</td><td>BITSLICE[28].RX_Q7</td></tr>

<tr><td>CELL[32].OUT_TMIN[13]</td><td>BITSLICE[28].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[32].OUT_TMIN[14]</td><td>BITSLICE[28].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[32].OUT_TMIN[15]</td><td>BITSLICE[28].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[32].OUT_TMIN[16]</td><td>BITSLICE[28].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[32].OUT_TMIN[17]</td><td>BITSLICE[28].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[32].OUT_TMIN[18]</td><td>BITSLICE[28].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[32].OUT_TMIN[19]</td><td>BITSLICE[28].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[32].OUT_TMIN[20]</td><td>BITSLICE[28].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[32].OUT_TMIN[21]</td><td>BITSLICE[28].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[32].OUT_TMIN[22]</td><td>BITSLICE[28].TX_T_OUT</td></tr>

<tr><td>CELL[32].OUT_TMIN[23]</td><td>BITSLICE[28].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[32].OUT_TMIN[24]</td><td>BITSLICE[28].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[32].OUT_TMIN[25]</td><td>BITSLICE[28].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[32].OUT_TMIN[26]</td><td>BITSLICE[28].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[32].OUT_TMIN[27]</td><td>BITSLICE[28].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[32].OUT_TMIN[28]</td><td>BITSLICE[28].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[32].OUT_TMIN[29]</td><td>BITSLICE[28].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[32].OUT_TMIN[30]</td><td>BITSLICE[28].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[32].OUT_TMIN[31]</td><td>BITSLICE[28].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[32].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK1</td></tr>

<tr><td>CELL[32].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B2</td></tr>

<tr><td>CELL[32].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B2</td></tr>

<tr><td>CELL[32].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B2</td></tr>

<tr><td>CELL[32].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B2</td></tr>

<tr><td>CELL[32].IMUX_BYP[6]</td><td>BITSLICE[28].TX_LD</td></tr>

<tr><td>CELL[32].IMUX_BYP[7]</td><td>BITSLICE[28].TX_INC</td></tr>

<tr><td>CELL[32].IMUX_BYP[8]</td><td>BITSLICE[28].TX_EN_VTC</td></tr>

<tr><td>CELL[32].IMUX_BYP[9]</td><td>BITSLICE[28].TX_CE_ODELAY</td></tr>

<tr><td>CELL[32].IMUX_BYP[10]</td><td>BITSLICE[28].RX_LD</td></tr>

<tr><td>CELL[32].IMUX_BYP[11]</td><td>BITSLICE[28].RX_INC</td></tr>

<tr><td>CELL[32].IMUX_BYP[12]</td><td>BITSLICE[28].RX_EN_VTC</td></tr>

<tr><td>CELL[32].IMUX_BYP[13]</td><td>BITSLICE[28].RX_CE_IDELAY</td></tr>

<tr><td>CELL[32].IMUX_BYP[14]</td><td>BITSLICE[28].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[32].IMUX_BYP[15]</td><td>BITSLICE_T[4].CE_OFD</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[27].TX_D1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[27].TX_D3</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[27].TX_D7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[27].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[27].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[27].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[27].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[27].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[27].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[28].TX_CE_OFD</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[26].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[26].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[26].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[26].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[26].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[26].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[26].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[26].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[26].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[27].TX_T</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[27].TX_CE_OFD</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[27].RX_CE_IFD</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[27].RX_DATAIN1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[27].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[27].TX_D0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[27].TX_D2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[27].TX_D4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[27].TX_D5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[27].TX_D6</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[27].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[27].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[27].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[27].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[27].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[27].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[27].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[27].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[27].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[27].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[27].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[27].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[32].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[28].TX_T</td></tr>

<tr><td>CELL[33].OUT_TMIN[4]</td><td>BITSLICE_T[4].CNTVALUEOUT0</td></tr>

<tr><td>CELL[33].OUT_TMIN[5]</td><td>BITSLICE_T[4].CNTVALUEOUT1</td></tr>

<tr><td>CELL[33].OUT_TMIN[6]</td><td>BITSLICE_T[4].CNTVALUEOUT2</td></tr>

<tr><td>CELL[33].OUT_TMIN[7]</td><td>BITSLICE_T[4].CNTVALUEOUT3</td></tr>

<tr><td>CELL[33].OUT_TMIN[8]</td><td>BITSLICE_T[4].CNTVALUEOUT4</td></tr>

<tr><td>CELL[33].OUT_TMIN[9]</td><td>BITSLICE_T[4].CNTVALUEOUT5</td></tr>

<tr><td>CELL[33].OUT_TMIN[10]</td><td>BITSLICE_T[4].CNTVALUEOUT6</td></tr>

<tr><td>CELL[33].OUT_TMIN[11]</td><td>BITSLICE_T[4].CNTVALUEOUT7</td></tr>

<tr><td>CELL[33].OUT_TMIN[12]</td><td>BITSLICE_T[4].CNTVALUEOUT8</td></tr>

<tr><td>CELL[33].OUT_TMIN[13]</td><td>BITSLICE[29].TX_T_OUT</td></tr>

<tr><td>CELL[33].OUT_TMIN[14]</td><td>BITSLICE_CONTROL[4].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[33].OUT_TMIN[15]</td><td>BITSLICE_CONTROL[4].MASTER_PD_OUT</td></tr>

<tr><td>CELL[33].OUT_TMIN[16]</td><td>BITSLICE_CONTROL[4].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[33].OUT_TMIN[17]</td><td>BITSLICE_CONTROL[4].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[33].OUT_TMIN[18]</td><td>BITSLICE[29].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[33].OUT_TMIN[19]</td><td>BITSLICE[29].RX_Q0</td></tr>

<tr><td>CELL[33].OUT_TMIN[20]</td><td>BITSLICE[29].RX_Q1</td></tr>

<tr><td>CELL[33].OUT_TMIN[21]</td><td>BITSLICE[29].RX_Q2</td></tr>

<tr><td>CELL[33].OUT_TMIN[22]</td><td>BITSLICE[29].RX_Q3</td></tr>

<tr><td>CELL[33].OUT_TMIN[23]</td><td>BITSLICE[29].RX_Q4</td></tr>

<tr><td>CELL[33].OUT_TMIN[24]</td><td>BITSLICE[29].RX_Q5</td></tr>

<tr><td>CELL[33].OUT_TMIN[25]</td><td>BITSLICE[29].RX_Q6</td></tr>

<tr><td>CELL[33].OUT_TMIN[26]</td><td>BITSLICE[29].RX_Q7</td></tr>

<tr><td>CELL[33].OUT_TMIN[27]</td><td>BITSLICE[29].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[33].OUT_TMIN[28]</td><td>BITSLICE[29].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[33].OUT_TMIN[29]</td><td>BITSLICE[29].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[33].OUT_TMIN[30]</td><td>BITSLICE[29].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[33].OUT_TMIN[31]</td><td>BITSLICE[29].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[33].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK2</td></tr>

<tr><td>CELL[33].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].TRISTATE_ODELAY_RST_B0</td></tr>

<tr><td>CELL[33].IMUX_CTRL[5]</td><td>BITSLICE_CONTROL[4].REFCLK</td></tr>

<tr><td>CELL[33].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].CTRL_RST_B_LOW</td></tr>

<tr><td>CELL[33].IMUX_CTRL[7]</td><td>BITSLICE_CONTROL[4].RIU_CLK, XIPHY_FEEDTHROUGH[2].CLB2PHY_CTRL_CLK_LOW</td></tr>

<tr><td>CELL[33].IMUX_BYP[6]</td><td>BITSLICE_T[4].LD</td></tr>

<tr><td>CELL[33].IMUX_BYP[7]</td><td>BITSLICE_T[4].INC</td></tr>

<tr><td>CELL[33].IMUX_BYP[8]</td><td>BITSLICE_T[4].CE_ODELAY</td></tr>

<tr><td>CELL[33].IMUX_BYP[9]</td><td>BITSLICE_CONTROL[4].EN_VTC</td></tr>

<tr><td>CELL[33].IMUX_BYP[10]</td><td>BITSLICE_CONTROL[4].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[33].IMUX_BYP[12]</td><td>BITSLICE[29].TX_LD</td></tr>

<tr><td>CELL[33].IMUX_BYP[13]</td><td>BITSLICE[29].TX_INC</td></tr>

<tr><td>CELL[33].IMUX_BYP[14]</td><td>BITSLICE[29].TX_EN_VTC</td></tr>

<tr><td>CELL[33].IMUX_BYP[15]</td><td>BITSLICE[29].TX_CE_ODELAY</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[28].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[28].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[28].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[28].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[28].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[28].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_T[4].CNTVALUEIN3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_T[4].CNTVALUEIN5</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[4].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[28].RX_CE_IFD</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[28].RX_DATAIN1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[28].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[28].TX_D0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[28].TX_D1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[28].TX_D2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[28].TX_D3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[28].TX_D4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[28].TX_D5</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[28].TX_D6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[28].TX_D7</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[28].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[28].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[28].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[28].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[28].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[28].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[28].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[28].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[28].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[28].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[28].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[28].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_T[4].CNTVALUEIN0</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_T[4].CNTVALUEIN1</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_T[4].CNTVALUEIN2</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_T[4].CNTVALUEIN4</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_T[4].CNTVALUEIN6</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_T[4].CNTVALUEIN7</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_T[4].CNTVALUEIN8</td></tr>

<tr><td>CELL[33].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[34].OUT_TMIN[4]</td><td>BITSLICE[29].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[34].OUT_TMIN[5]</td><td>BITSLICE[29].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[34].OUT_TMIN[6]</td><td>BITSLICE[29].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[34].OUT_TMIN[7]</td><td>BITSLICE[29].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[34].OUT_TMIN[8]</td><td>BITSLICE[30].TX_T_OUT</td></tr>

<tr><td>CELL[34].OUT_TMIN[9]</td><td>BITSLICE[29].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[34].OUT_TMIN[10]</td><td>BITSLICE[29].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[34].OUT_TMIN[11]</td><td>BITSLICE[29].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[34].OUT_TMIN[12]</td><td>BITSLICE[29].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[34].OUT_TMIN[13]</td><td>BITSLICE[29].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[34].OUT_TMIN[14]</td><td>BITSLICE[29].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[34].OUT_TMIN[15]</td><td>BITSLICE[29].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[34].OUT_TMIN[16]</td><td>BITSLICE[29].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[34].OUT_TMIN[17]</td><td>BITSLICE[29].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[34].OUT_TMIN[18]</td><td>BITSLICE[30].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[34].OUT_TMIN[19]</td><td>BITSLICE[30].RX_Q0</td></tr>

<tr><td>CELL[34].OUT_TMIN[20]</td><td>BITSLICE[30].RX_Q1</td></tr>

<tr><td>CELL[34].OUT_TMIN[21]</td><td>BITSLICE[30].RX_Q2</td></tr>

<tr><td>CELL[34].OUT_TMIN[22]</td><td>BITSLICE[30].RX_Q3</td></tr>

<tr><td>CELL[34].OUT_TMIN[23]</td><td>BITSLICE[30].RX_Q4</td></tr>

<tr><td>CELL[34].OUT_TMIN[24]</td><td>BITSLICE[30].RX_Q5</td></tr>

<tr><td>CELL[34].OUT_TMIN[25]</td><td>BITSLICE[30].RX_Q6</td></tr>

<tr><td>CELL[34].OUT_TMIN[26]</td><td>BITSLICE[30].RX_Q7</td></tr>

<tr><td>CELL[34].OUT_TMIN[27]</td><td>BITSLICE[30].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[34].OUT_TMIN[28]</td><td>BITSLICE[30].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[34].OUT_TMIN[29]</td><td>BITSLICE[30].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[34].OUT_TMIN[30]</td><td>BITSLICE[30].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[34].OUT_TMIN[31]</td><td>BITSLICE[30].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[34].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B3</td></tr>

<tr><td>CELL[34].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B3</td></tr>

<tr><td>CELL[34].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B3</td></tr>

<tr><td>CELL[34].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B3</td></tr>

<tr><td>CELL[34].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK3</td></tr>

<tr><td>CELL[34].IMUX_BYP[6]</td><td>BITSLICE[29].RX_LD</td></tr>

<tr><td>CELL[34].IMUX_BYP[7]</td><td>BITSLICE[29].RX_INC</td></tr>

<tr><td>CELL[34].IMUX_BYP[8]</td><td>BITSLICE[29].RX_EN_VTC</td></tr>

<tr><td>CELL[34].IMUX_BYP[9]</td><td>BITSLICE[29].RX_CE_IDELAY</td></tr>

<tr><td>CELL[34].IMUX_BYP[10]</td><td>BITSLICE[29].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[34].IMUX_BYP[11]</td><td>BITSLICE[30].TX_LD</td></tr>

<tr><td>CELL[34].IMUX_BYP[12]</td><td>BITSLICE[30].TX_INC</td></tr>

<tr><td>CELL[34].IMUX_BYP[13]</td><td>BITSLICE[30].TX_EN_VTC</td></tr>

<tr><td>CELL[34].IMUX_BYP[14]</td><td>BITSLICE[30].TX_CE_ODELAY</td></tr>

<tr><td>CELL[34].IMUX_BYP[15]</td><td>BITSLICE[30].RX_LD</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[6]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[7]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[29].TX_CE_OFD</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[29].TX_D0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[29].TX_D2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[29].TX_D6</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[29].TX_D7</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[29].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[29].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[4].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[4].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[4].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[4].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[4].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[30]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[31]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[32]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[33]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_CONTROL[4].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[29].TX_T</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[29].RX_CE_IFD</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[29].RX_DATAIN1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[29].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[29].TX_D1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[29].TX_D3</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[29].TX_D4</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[29].TX_D5</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[29].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[29].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[29].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[34].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[29].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[35].OUT_TMIN[4]</td><td>BITSLICE[30].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[35].OUT_TMIN[5]</td><td>BITSLICE[30].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[35].OUT_TMIN[6]</td><td>BITSLICE[30].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[35].OUT_TMIN[7]</td><td>BITSLICE[30].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[35].OUT_TMIN[8]</td><td>BITSLICE[31].TX_T_OUT</td></tr>

<tr><td>CELL[35].OUT_TMIN[9]</td><td>BITSLICE[30].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[35].OUT_TMIN[10]</td><td>BITSLICE[30].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[35].OUT_TMIN[11]</td><td>BITSLICE[30].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[35].OUT_TMIN[12]</td><td>BITSLICE[30].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[35].OUT_TMIN[13]</td><td>BITSLICE[30].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[35].OUT_TMIN[14]</td><td>BITSLICE[30].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[35].OUT_TMIN[15]</td><td>BITSLICE[30].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[35].OUT_TMIN[16]</td><td>BITSLICE[30].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[35].OUT_TMIN[17]</td><td>BITSLICE[30].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[35].OUT_TMIN[18]</td><td>BITSLICE[31].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[35].OUT_TMIN[19]</td><td>BITSLICE[31].RX_Q0</td></tr>

<tr><td>CELL[35].OUT_TMIN[20]</td><td>BITSLICE[31].RX_Q1</td></tr>

<tr><td>CELL[35].OUT_TMIN[21]</td><td>BITSLICE[31].RX_Q2</td></tr>

<tr><td>CELL[35].OUT_TMIN[22]</td><td>BITSLICE[31].RX_Q3</td></tr>

<tr><td>CELL[35].OUT_TMIN[23]</td><td>BITSLICE[31].RX_Q4</td></tr>

<tr><td>CELL[35].OUT_TMIN[24]</td><td>BITSLICE[31].RX_Q5</td></tr>

<tr><td>CELL[35].OUT_TMIN[25]</td><td>BITSLICE[31].RX_Q6</td></tr>

<tr><td>CELL[35].OUT_TMIN[26]</td><td>BITSLICE[31].RX_Q7</td></tr>

<tr><td>CELL[35].OUT_TMIN[27]</td><td>BITSLICE[31].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[35].OUT_TMIN[28]</td><td>BITSLICE[31].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[35].OUT_TMIN[29]</td><td>BITSLICE[31].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[35].OUT_TMIN[30]</td><td>BITSLICE[31].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[35].OUT_TMIN[31]</td><td>BITSLICE[31].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[35].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B4</td></tr>

<tr><td>CELL[35].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B4</td></tr>

<tr><td>CELL[35].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B4</td></tr>

<tr><td>CELL[35].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B4</td></tr>

<tr><td>CELL[35].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK4</td></tr>

<tr><td>CELL[35].IMUX_BYP[6]</td><td>BITSLICE[30].RX_INC</td></tr>

<tr><td>CELL[35].IMUX_BYP[7]</td><td>BITSLICE[30].RX_EN_VTC</td></tr>

<tr><td>CELL[35].IMUX_BYP[8]</td><td>BITSLICE[30].RX_CE_IDELAY</td></tr>

<tr><td>CELL[35].IMUX_BYP[9]</td><td>BITSLICE[30].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[35].IMUX_BYP[10]</td><td>BITSLICE[31].TX_LD</td></tr>

<tr><td>CELL[35].IMUX_BYP[11]</td><td>BITSLICE[31].TX_INC</td></tr>

<tr><td>CELL[35].IMUX_BYP[12]</td><td>BITSLICE[31].TX_EN_VTC</td></tr>

<tr><td>CELL[35].IMUX_BYP[13]</td><td>BITSLICE[31].TX_CE_ODELAY</td></tr>

<tr><td>CELL[35].IMUX_BYP[14]</td><td>BITSLICE[31].RX_LD</td></tr>

<tr><td>CELL[35].IMUX_BYP[15]</td><td>BITSLICE[31].RX_INC</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[30].RX_DATAIN1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[30].TX_D0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[30].TX_D4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[30].TX_D6</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[30].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[30].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[30].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[30].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[30].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[30].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[29].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[29].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[29].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[29].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[29].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[29].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[29].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[29].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[29].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[29].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[29].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[29].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[30].TX_T</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[30].TX_CE_OFD</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[30].RX_CE_IFD</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[30].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[30].TX_D1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[30].TX_D2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[30].TX_D3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[30].TX_D5</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[30].TX_D7</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[30].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[30].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[30].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[30].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[30].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[30].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[30].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[30].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[30].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[30].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[35].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[30].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[36].OUT_TMIN[4]</td><td>BITSLICE[31].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[36].OUT_TMIN[5]</td><td>BITSLICE[31].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[36].OUT_TMIN[6]</td><td>BITSLICE[31].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[36].OUT_TMIN[7]</td><td>BITSLICE[31].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[36].OUT_TMIN[8]</td><td>BITSLICE[32].TX_T_OUT</td></tr>

<tr><td>CELL[36].OUT_TMIN[9]</td><td>BITSLICE[31].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[36].OUT_TMIN[10]</td><td>BITSLICE[31].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[36].OUT_TMIN[11]</td><td>BITSLICE[31].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[36].OUT_TMIN[12]</td><td>BITSLICE[31].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[36].OUT_TMIN[13]</td><td>BITSLICE[31].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[36].OUT_TMIN[14]</td><td>BITSLICE[31].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[36].OUT_TMIN[15]</td><td>BITSLICE[31].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[36].OUT_TMIN[16]</td><td>BITSLICE[31].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[36].OUT_TMIN[17]</td><td>BITSLICE[31].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[36].OUT_TMIN[18]</td><td>RIU_OR[2].RIU_RD_VALID</td></tr>

<tr><td>CELL[36].OUT_TMIN[19]</td><td>RIU_OR[2].RIU_RD_DATA0</td></tr>

<tr><td>CELL[36].OUT_TMIN[20]</td><td>RIU_OR[2].RIU_RD_DATA1</td></tr>

<tr><td>CELL[36].OUT_TMIN[21]</td><td>RIU_OR[2].RIU_RD_DATA2</td></tr>

<tr><td>CELL[36].OUT_TMIN[22]</td><td>RIU_OR[2].RIU_RD_DATA3</td></tr>

<tr><td>CELL[36].OUT_TMIN[23]</td><td>RIU_OR[2].RIU_RD_DATA4</td></tr>

<tr><td>CELL[36].OUT_TMIN[24]</td><td>RIU_OR[2].RIU_RD_DATA5</td></tr>

<tr><td>CELL[36].OUT_TMIN[25]</td><td>RIU_OR[2].RIU_RD_DATA6</td></tr>

<tr><td>CELL[36].OUT_TMIN[26]</td><td>RIU_OR[2].RIU_RD_DATA7</td></tr>

<tr><td>CELL[36].OUT_TMIN[27]</td><td>RIU_OR[2].RIU_RD_DATA8</td></tr>

<tr><td>CELL[36].OUT_TMIN[28]</td><td>RIU_OR[2].RIU_RD_DATA9</td></tr>

<tr><td>CELL[36].OUT_TMIN[29]</td><td>RIU_OR[2].RIU_RD_DATA10</td></tr>

<tr><td>CELL[36].OUT_TMIN[30]</td><td>RIU_OR[2].RIU_RD_DATA11</td></tr>

<tr><td>CELL[36].OUT_TMIN[31]</td><td>RIU_OR[2].RIU_RD_DATA12</td></tr>

<tr><td>CELL[36].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B5</td></tr>

<tr><td>CELL[36].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B5</td></tr>

<tr><td>CELL[36].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B5</td></tr>

<tr><td>CELL[36].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B5</td></tr>

<tr><td>CELL[36].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK5</td></tr>

<tr><td>CELL[36].IMUX_BYP[6]</td><td>BITSLICE[31].RX_EN_VTC</td></tr>

<tr><td>CELL[36].IMUX_BYP[7]</td><td>BITSLICE[31].RX_CE_IDELAY</td></tr>

<tr><td>CELL[36].IMUX_BYP[8]</td><td>BITSLICE[31].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[36].IMUX_BYP[9]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_SPARE_B0</td></tr>

<tr><td>CELL[36].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_SPARE_B1</td></tr>

<tr><td>CELL[36].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_SPARE_B2</td></tr>

<tr><td>CELL[36].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_SPARE_B3</td></tr>

<tr><td>CELL[36].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_RST_MASK_B</td></tr>

<tr><td>CELL[36].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_MODE_B</td></tr>

<tr><td>CELL[36].IMUX_BYP[15]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[31].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[31].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[31].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[31].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[31].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_EN, BITSLICE_CONTROL[5].CLB2RIU_WR_EN</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA1, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA5, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA7, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[30].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[31].TX_T</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[31].TX_CE_OFD</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[31].RX_CE_IFD</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[31].RX_DATAIN1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[31].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[31].TX_D0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[31].TX_D1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[31].TX_D2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[31].TX_D3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[31].TX_D4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[31].TX_D5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[31].TX_D6</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[31].TX_D7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[31].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[31].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[31].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[31].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[31].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[31].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[31].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[31].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[31].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[31].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[31].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[31].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[31].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA0, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA0</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA2, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA2</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA3, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA3</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA4, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA4</td></tr>

<tr><td>CELL[36].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA6, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA6</td></tr>

<tr><td>CELL[37].OUT_TMIN[4]</td><td>RIU_OR[2].RIU_RD_DATA13</td></tr>

<tr><td>CELL[37].OUT_TMIN[5]</td><td>RIU_OR[2].RIU_RD_DATA14</td></tr>

<tr><td>CELL[37].OUT_TMIN[6]</td><td>RIU_OR[2].RIU_RD_DATA15</td></tr>

<tr><td>CELL[37].OUT_TMIN[7]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT0</td></tr>

<tr><td>CELL[37].OUT_TMIN[8]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT1</td></tr>

<tr><td>CELL[37].OUT_TMIN[9]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT2</td></tr>

<tr><td>CELL[37].OUT_TMIN[10]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT3</td></tr>

<tr><td>CELL[37].OUT_TMIN[11]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT4</td></tr>

<tr><td>CELL[37].OUT_TMIN[12]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT5</td></tr>

<tr><td>CELL[37].OUT_TMIN[13]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT6</td></tr>

<tr><td>CELL[37].OUT_TMIN[14]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_SCAN_OUT7</td></tr>

<tr><td>CELL[37].OUT_TMIN[15]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_DBG_CLK_STOP_OUT</td></tr>

<tr><td>CELL[37].OUT_TMIN[16]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[37].OUT_TMIN[17]</td><td>XIPHY_FEEDTHROUGH[2].PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[37].OUT_TMIN[18]</td><td>BITSLICE[38].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[37].OUT_TMIN[19]</td><td>BITSLICE[38].RX_Q0</td></tr>

<tr><td>CELL[37].OUT_TMIN[20]</td><td>BITSLICE[38].RX_Q1</td></tr>

<tr><td>CELL[37].OUT_TMIN[21]</td><td>BITSLICE[38].RX_Q2</td></tr>

<tr><td>CELL[37].OUT_TMIN[22]</td><td>BITSLICE[38].RX_Q3</td></tr>

<tr><td>CELL[37].OUT_TMIN[23]</td><td>BITSLICE[38].RX_Q4</td></tr>

<tr><td>CELL[37].OUT_TMIN[24]</td><td>BITSLICE[38].RX_Q5</td></tr>

<tr><td>CELL[37].OUT_TMIN[25]</td><td>BITSLICE[38].RX_Q6</td></tr>

<tr><td>CELL[37].OUT_TMIN[26]</td><td>BITSLICE[38].RX_Q7</td></tr>

<tr><td>CELL[37].OUT_TMIN[27]</td><td>BITSLICE[38].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[37].OUT_TMIN[28]</td><td>BITSLICE[38].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[37].OUT_TMIN[29]</td><td>BITSLICE[38].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[37].OUT_TMIN[30]</td><td>BITSLICE[38].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[37].OUT_TMIN[31]</td><td>BITSLICE[38].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[37].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_CLK_SDR</td></tr>

<tr><td>CELL[37].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_CLK_DIV4</td></tr>

<tr><td>CELL[37].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_CLK_DIV2</td></tr>

<tr><td>CELL[37].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B12</td></tr>

<tr><td>CELL[37].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B12</td></tr>

<tr><td>CELL[37].IMUX_BYP[6]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN1</td></tr>

<tr><td>CELL[37].IMUX_BYP[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN2</td></tr>

<tr><td>CELL[37].IMUX_BYP[8]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN3</td></tr>

<tr><td>CELL[37].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN4</td></tr>

<tr><td>CELL[37].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN5</td></tr>

<tr><td>CELL[37].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN6</td></tr>

<tr><td>CELL[37].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_IN7</td></tr>

<tr><td>CELL[37].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_SCAN_EN_B</td></tr>

<tr><td>CELL[37].IMUX_BYP[15]</td><td>BITSLICE[38].TX_LD</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[6]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_DBG_CT_START_EN</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[38].TX_CE_OFD</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[38].RX_DATAIN1</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[38].TX_D2</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[38].TX_D4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[38].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[38].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[38].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[38].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA8, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA8</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA9, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA9</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA10, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA10</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA11, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA11</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA12, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA12</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA13, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA13</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA14, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA14</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[4].CLB2RIU_WR_DATA15, BITSLICE_CONTROL[5].CLB2RIU_WR_DATA15</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR0, BITSLICE_CONTROL[5].CLB2RIU_ADDR0</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR1, BITSLICE_CONTROL[5].CLB2RIU_ADDR1</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR2, BITSLICE_CONTROL[5].CLB2RIU_ADDR2</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR3, BITSLICE_CONTROL[5].CLB2RIU_ADDR3</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR4, BITSLICE_CONTROL[5].CLB2RIU_ADDR4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[4].CLB2RIU_ADDR5, BITSLICE_CONTROL[5].CLB2RIU_ADDR5</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[30]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[31]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[32]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[33]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[38].TX_T</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[38].RX_CE_IFD</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[38].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[38].TX_D0</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[38].TX_D1</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[38].TX_D3</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[38].TX_D5</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[38].TX_D6</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[38].TX_D7</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[38].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[38].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[38].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[38].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[37].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[38].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[38].OUT_TMIN[4]</td><td>BITSLICE[38].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[38].OUT_TMIN[5]</td><td>BITSLICE[38].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[38].OUT_TMIN[6]</td><td>BITSLICE[38].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[38].OUT_TMIN[7]</td><td>BITSLICE[38].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[38].OUT_TMIN[8]</td><td>BITSLICE[33].TX_T_OUT</td></tr>

<tr><td>CELL[38].OUT_TMIN[9]</td><td>BITSLICE[38].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[38].OUT_TMIN[10]</td><td>BITSLICE[38].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[38].OUT_TMIN[11]</td><td>BITSLICE[38].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[38].OUT_TMIN[12]</td><td>BITSLICE[38].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[38].OUT_TMIN[13]</td><td>BITSLICE[38].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[38].OUT_TMIN[14]</td><td>BITSLICE[38].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[38].OUT_TMIN[15]</td><td>BITSLICE[38].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[38].OUT_TMIN[16]</td><td>BITSLICE[38].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[38].OUT_TMIN[17]</td><td>BITSLICE[38].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[38].OUT_TMIN[18]</td><td>BITSLICE[32].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[38].OUT_TMIN[19]</td><td>BITSLICE[32].RX_Q0</td></tr>

<tr><td>CELL[38].OUT_TMIN[20]</td><td>BITSLICE[32].RX_Q1</td></tr>

<tr><td>CELL[38].OUT_TMIN[21]</td><td>BITSLICE[32].RX_Q2</td></tr>

<tr><td>CELL[38].OUT_TMIN[22]</td><td>BITSLICE[32].RX_Q3</td></tr>

<tr><td>CELL[38].OUT_TMIN[23]</td><td>BITSLICE[32].RX_Q4</td></tr>

<tr><td>CELL[38].OUT_TMIN[24]</td><td>BITSLICE[32].RX_Q5</td></tr>

<tr><td>CELL[38].OUT_TMIN[25]</td><td>BITSLICE[32].RX_Q6</td></tr>

<tr><td>CELL[38].OUT_TMIN[26]</td><td>BITSLICE[32].RX_Q7</td></tr>

<tr><td>CELL[38].OUT_TMIN[27]</td><td>BITSLICE[32].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[38].OUT_TMIN[28]</td><td>BITSLICE[32].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[38].OUT_TMIN[29]</td><td>BITSLICE[32].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[38].OUT_TMIN[30]</td><td>BITSLICE[32].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[38].OUT_TMIN[31]</td><td>BITSLICE[32].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[38].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B12</td></tr>

<tr><td>CELL[38].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B12</td></tr>

<tr><td>CELL[38].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK12</td></tr>

<tr><td>CELL[38].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B6</td></tr>

<tr><td>CELL[38].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B6</td></tr>

<tr><td>CELL[38].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B6</td></tr>

<tr><td>CELL[38].IMUX_BYP[6]</td><td>BITSLICE[38].TX_INC</td></tr>

<tr><td>CELL[38].IMUX_BYP[7]</td><td>BITSLICE[38].TX_EN_VTC</td></tr>

<tr><td>CELL[38].IMUX_BYP[8]</td><td>BITSLICE[38].TX_CE_ODELAY</td></tr>

<tr><td>CELL[38].IMUX_BYP[9]</td><td>BITSLICE[38].RX_LD</td></tr>

<tr><td>CELL[38].IMUX_BYP[10]</td><td>BITSLICE[38].RX_INC</td></tr>

<tr><td>CELL[38].IMUX_BYP[11]</td><td>BITSLICE[38].RX_EN_VTC</td></tr>

<tr><td>CELL[38].IMUX_BYP[12]</td><td>BITSLICE[38].RX_CE_IDELAY</td></tr>

<tr><td>CELL[38].IMUX_BYP[13]</td><td>BITSLICE[38].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[38].IMUX_BYP[14]</td><td>BITSLICE[32].TX_LD</td></tr>

<tr><td>CELL[38].IMUX_BYP[15]</td><td>BITSLICE[32].TX_INC</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[32].TX_D0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[32].TX_D2</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[32].TX_D6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[32].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[32].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[32].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[32].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[32].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[32].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[33].TX_T</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[38].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[38].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[38].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[38].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[38].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[38].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[38].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[38].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[38].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[32].TX_T</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[32].TX_CE_OFD</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[32].RX_CE_IFD</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[32].RX_DATAIN1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[32].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[32].TX_D1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[32].TX_D3</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[32].TX_D4</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[32].TX_D5</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[32].TX_D7</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[32].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[32].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[32].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[32].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[32].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[32].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[32].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[32].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[32].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[32].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[32].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[38].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[32].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[39].OUT_TMIN[4]</td><td>BITSLICE[32].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[39].OUT_TMIN[5]</td><td>BITSLICE[32].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[39].OUT_TMIN[6]</td><td>BITSLICE[32].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[39].OUT_TMIN[7]</td><td>BITSLICE[32].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[39].OUT_TMIN[8]</td><td>BITSLICE[34].TX_T_OUT</td></tr>

<tr><td>CELL[39].OUT_TMIN[9]</td><td>BITSLICE[32].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[39].OUT_TMIN[10]</td><td>BITSLICE[32].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[39].OUT_TMIN[11]</td><td>BITSLICE[32].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[39].OUT_TMIN[12]</td><td>BITSLICE[32].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[39].OUT_TMIN[13]</td><td>BITSLICE[32].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[39].OUT_TMIN[14]</td><td>BITSLICE[32].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[39].OUT_TMIN[15]</td><td>BITSLICE[32].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[39].OUT_TMIN[16]</td><td>BITSLICE[32].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[39].OUT_TMIN[17]</td><td>BITSLICE[32].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[39].OUT_TMIN[18]</td><td>BITSLICE[33].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[39].OUT_TMIN[19]</td><td>BITSLICE[33].RX_Q0</td></tr>

<tr><td>CELL[39].OUT_TMIN[20]</td><td>BITSLICE[33].RX_Q1</td></tr>

<tr><td>CELL[39].OUT_TMIN[21]</td><td>BITSLICE[33].RX_Q2</td></tr>

<tr><td>CELL[39].OUT_TMIN[22]</td><td>BITSLICE[33].RX_Q3</td></tr>

<tr><td>CELL[39].OUT_TMIN[23]</td><td>BITSLICE[33].RX_Q4</td></tr>

<tr><td>CELL[39].OUT_TMIN[24]</td><td>BITSLICE[33].RX_Q5</td></tr>

<tr><td>CELL[39].OUT_TMIN[25]</td><td>BITSLICE[33].RX_Q6</td></tr>

<tr><td>CELL[39].OUT_TMIN[26]</td><td>BITSLICE[33].RX_Q7</td></tr>

<tr><td>CELL[39].OUT_TMIN[27]</td><td>BITSLICE[33].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[39].OUT_TMIN[28]</td><td>BITSLICE[33].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[39].OUT_TMIN[29]</td><td>BITSLICE[33].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[39].OUT_TMIN[30]</td><td>BITSLICE[33].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[39].OUT_TMIN[31]</td><td>BITSLICE[33].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[39].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B6</td></tr>

<tr><td>CELL[39].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK6</td></tr>

<tr><td>CELL[39].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B7</td></tr>

<tr><td>CELL[39].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B7</td></tr>

<tr><td>CELL[39].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B7</td></tr>

<tr><td>CELL[39].IMUX_BYP[6]</td><td>BITSLICE[32].TX_EN_VTC</td></tr>

<tr><td>CELL[39].IMUX_BYP[7]</td><td>BITSLICE[32].TX_CE_ODELAY</td></tr>

<tr><td>CELL[39].IMUX_BYP[8]</td><td>BITSLICE[32].RX_LD</td></tr>

<tr><td>CELL[39].IMUX_BYP[9]</td><td>BITSLICE[32].RX_INC</td></tr>

<tr><td>CELL[39].IMUX_BYP[10]</td><td>BITSLICE[32].RX_EN_VTC</td></tr>

<tr><td>CELL[39].IMUX_BYP[11]</td><td>BITSLICE[32].RX_CE_IDELAY</td></tr>

<tr><td>CELL[39].IMUX_BYP[12]</td><td>BITSLICE[32].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[39].IMUX_BYP[14]</td><td>BITSLICE[33].TX_LD</td></tr>

<tr><td>CELL[39].IMUX_BYP[15]</td><td>BITSLICE[33].TX_INC</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[33].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[33].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[33].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[33].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[33].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[33].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[34].RX_DATAIN1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[34].TX_D0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[34].TX_D4</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[34].TX_D6</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[33].TX_CE_OFD</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[33].RX_CE_IFD</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[33].RX_DATAIN1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[33].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[33].TX_D0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[33].TX_D1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[33].TX_D2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[33].TX_D3</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[33].TX_D4</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[33].TX_D5</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[33].TX_D6</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[33].TX_D7</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[33].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[33].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[33].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[33].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[33].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[33].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[33].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[33].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[33].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[33].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[33].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[33].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[34].TX_T</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[34].TX_CE_OFD</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[34].RX_CE_IFD</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[34].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[34].TX_D1</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[34].TX_D2</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[34].TX_D3</td></tr>

<tr><td>CELL[39].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[34].TX_D5</td></tr>

<tr><td>CELL[40].OUT_TMIN[4]</td><td>BITSLICE[33].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[40].OUT_TMIN[5]</td><td>BITSLICE[33].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[40].OUT_TMIN[6]</td><td>BITSLICE[33].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[40].OUT_TMIN[7]</td><td>BITSLICE[33].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[40].OUT_TMIN[8]</td><td>BITSLICE[35].TX_T_OUT</td></tr>

<tr><td>CELL[40].OUT_TMIN[9]</td><td>BITSLICE[33].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[40].OUT_TMIN[10]</td><td>BITSLICE[33].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[40].OUT_TMIN[11]</td><td>BITSLICE[33].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[40].OUT_TMIN[12]</td><td>BITSLICE[33].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[40].OUT_TMIN[13]</td><td>BITSLICE[33].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[40].OUT_TMIN[14]</td><td>BITSLICE[33].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[40].OUT_TMIN[15]</td><td>BITSLICE[33].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[40].OUT_TMIN[16]</td><td>BITSLICE[33].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[40].OUT_TMIN[17]</td><td>BITSLICE[33].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[40].OUT_TMIN[18]</td><td>BITSLICE[34].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[40].OUT_TMIN[19]</td><td>BITSLICE[34].RX_Q0</td></tr>

<tr><td>CELL[40].OUT_TMIN[20]</td><td>BITSLICE[34].RX_Q1</td></tr>

<tr><td>CELL[40].OUT_TMIN[21]</td><td>BITSLICE[34].RX_Q2</td></tr>

<tr><td>CELL[40].OUT_TMIN[22]</td><td>BITSLICE[34].RX_Q3</td></tr>

<tr><td>CELL[40].OUT_TMIN[23]</td><td>BITSLICE[34].RX_Q4</td></tr>

<tr><td>CELL[40].OUT_TMIN[24]</td><td>BITSLICE[34].RX_Q5</td></tr>

<tr><td>CELL[40].OUT_TMIN[25]</td><td>BITSLICE[34].RX_Q6</td></tr>

<tr><td>CELL[40].OUT_TMIN[26]</td><td>BITSLICE[34].RX_Q7</td></tr>

<tr><td>CELL[40].OUT_TMIN[27]</td><td>BITSLICE[34].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[40].OUT_TMIN[28]</td><td>BITSLICE[34].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[40].OUT_TMIN[29]</td><td>BITSLICE[34].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[40].OUT_TMIN[30]</td><td>BITSLICE[34].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[40].OUT_TMIN[31]</td><td>BITSLICE[34].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[40].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B7</td></tr>

<tr><td>CELL[40].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK7</td></tr>

<tr><td>CELL[40].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B8</td></tr>

<tr><td>CELL[40].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B8</td></tr>

<tr><td>CELL[40].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B8</td></tr>

<tr><td>CELL[40].IMUX_BYP[6]</td><td>BITSLICE[33].TX_EN_VTC</td></tr>

<tr><td>CELL[40].IMUX_BYP[7]</td><td>BITSLICE[33].TX_CE_ODELAY</td></tr>

<tr><td>CELL[40].IMUX_BYP[8]</td><td>BITSLICE[33].RX_LD</td></tr>

<tr><td>CELL[40].IMUX_BYP[9]</td><td>BITSLICE[33].RX_INC</td></tr>

<tr><td>CELL[40].IMUX_BYP[10]</td><td>BITSLICE[33].RX_EN_VTC</td></tr>

<tr><td>CELL[40].IMUX_BYP[11]</td><td>BITSLICE[33].RX_CE_IDELAY</td></tr>

<tr><td>CELL[40].IMUX_BYP[12]</td><td>BITSLICE[33].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[40].IMUX_BYP[13]</td><td>BITSLICE[34].TX_LD</td></tr>

<tr><td>CELL[40].IMUX_BYP[14]</td><td>BITSLICE[34].TX_INC</td></tr>

<tr><td>CELL[40].IMUX_BYP[15]</td><td>BITSLICE[34].TX_EN_VTC</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[34].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[34].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_T[5].CNTVALUEIN1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[9]</td><td>BITSLICE_T[5].CNTVALUEIN3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[10]</td><td>BITSLICE_T[5].CNTVALUEIN7</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[11]</td><td>BITSLICE_CONTROL[5].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[5].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[5].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[34].TX_D7</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[34].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[34].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[34].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[34].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[34].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[34].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[34].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[34].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[34].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[34].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[34].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[34].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[34].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[34].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[34].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[34].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_T[5].CNTVALUEIN0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[35]</td><td>BITSLICE_T[5].CNTVALUEIN2</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[36]</td><td>BITSLICE_T[5].CNTVALUEIN4</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[37]</td><td>BITSLICE_T[5].CNTVALUEIN5</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[38]</td><td>BITSLICE_T[5].CNTVALUEIN6</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[39]</td><td>BITSLICE_T[5].CNTVALUEIN8</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[5].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[5].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[40].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[5].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[41].OUT_TMIN[4]</td><td>BITSLICE[34].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[41].OUT_TMIN[5]</td><td>BITSLICE[34].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[41].OUT_TMIN[6]</td><td>BITSLICE[34].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[41].OUT_TMIN[7]</td><td>BITSLICE[34].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[41].OUT_TMIN[8]</td><td>BITSLICE[36].TX_T_OUT</td></tr>

<tr><td>CELL[41].OUT_TMIN[9]</td><td>BITSLICE[34].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[41].OUT_TMIN[10]</td><td>BITSLICE[34].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[41].OUT_TMIN[11]</td><td>BITSLICE[34].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[41].OUT_TMIN[12]</td><td>BITSLICE[34].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[41].OUT_TMIN[13]</td><td>BITSLICE[34].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[41].OUT_TMIN[14]</td><td>BITSLICE[34].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[41].OUT_TMIN[15]</td><td>BITSLICE[34].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[41].OUT_TMIN[16]</td><td>BITSLICE[34].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[41].OUT_TMIN[17]</td><td>BITSLICE[34].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[41].OUT_TMIN[18]</td><td>BITSLICE_T[5].CNTVALUEOUT0</td></tr>

<tr><td>CELL[41].OUT_TMIN[19]</td><td>BITSLICE_T[5].CNTVALUEOUT1</td></tr>

<tr><td>CELL[41].OUT_TMIN[20]</td><td>BITSLICE_T[5].CNTVALUEOUT2</td></tr>

<tr><td>CELL[41].OUT_TMIN[21]</td><td>BITSLICE_T[5].CNTVALUEOUT3</td></tr>

<tr><td>CELL[41].OUT_TMIN[22]</td><td>BITSLICE_T[5].CNTVALUEOUT4</td></tr>

<tr><td>CELL[41].OUT_TMIN[23]</td><td>BITSLICE_T[5].CNTVALUEOUT5</td></tr>

<tr><td>CELL[41].OUT_TMIN[24]</td><td>BITSLICE_T[5].CNTVALUEOUT6</td></tr>

<tr><td>CELL[41].OUT_TMIN[25]</td><td>BITSLICE_T[5].CNTVALUEOUT7</td></tr>

<tr><td>CELL[41].OUT_TMIN[26]</td><td>BITSLICE_T[5].CNTVALUEOUT8</td></tr>

<tr><td>CELL[41].OUT_TMIN[27]</td><td>BITSLICE_CONTROL[5].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[41].OUT_TMIN[28]</td><td>BITSLICE_CONTROL[5].MASTER_PD_OUT</td></tr>

<tr><td>CELL[41].OUT_TMIN[29]</td><td>BITSLICE_CONTROL[5].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[41].OUT_TMIN[30]</td><td>BITSLICE_CONTROL[5].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[41].OUT_TMIN[31]</td><td>BITSLICE[37].TX_T_OUT</td></tr>

<tr><td>CELL[41].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B8</td></tr>

<tr><td>CELL[41].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK8</td></tr>

<tr><td>CELL[41].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].TRISTATE_ODELAY_RST_B1</td></tr>

<tr><td>CELL[41].IMUX_CTRL[6]</td><td>BITSLICE_CONTROL[5].REFCLK</td></tr>

<tr><td>CELL[41].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].CTRL_RST_B_UPP</td></tr>

<tr><td>CELL[41].IMUX_BYP[6]</td><td>BITSLICE[34].TX_CE_ODELAY</td></tr>

<tr><td>CELL[41].IMUX_BYP[8]</td><td>BITSLICE[34].RX_LD</td></tr>

<tr><td>CELL[41].IMUX_BYP[9]</td><td>BITSLICE[34].RX_INC</td></tr>

<tr><td>CELL[41].IMUX_BYP[10]</td><td>BITSLICE[34].RX_EN_VTC</td></tr>

<tr><td>CELL[41].IMUX_BYP[11]</td><td>BITSLICE[34].RX_CE_IDELAY</td></tr>

<tr><td>CELL[41].IMUX_BYP[12]</td><td>BITSLICE[34].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[41].IMUX_BYP[13]</td><td>BITSLICE_T[5].CE_OFD</td></tr>

<tr><td>CELL[41].IMUX_BYP[14]</td><td>BITSLICE_T[5].LD</td></tr>

<tr><td>CELL[41].IMUX_BYP[15]</td><td>BITSLICE_T[5].INC</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[35].RX_DATAIN1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[35].TX_D0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[35].TX_D4</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[35].TX_D6</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[35].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[35].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[35].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[35].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[35].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[35].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[5].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[35].TX_T</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[35].TX_CE_OFD</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[35].RX_CE_IFD</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[35].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[35].TX_D1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[35].TX_D2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[35].TX_D3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[35].TX_D5</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[35].TX_D7</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[35].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[35].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[35].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[35].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[35].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[35].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[35].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[35].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[35].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[41].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[35].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[42].OUT_TMIN[4]</td><td>BITSLICE[35].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[42].OUT_TMIN[5]</td><td>BITSLICE[35].RX_Q0</td></tr>

<tr><td>CELL[42].OUT_TMIN[6]</td><td>BITSLICE[35].RX_Q1</td></tr>

<tr><td>CELL[42].OUT_TMIN[7]</td><td>BITSLICE[35].RX_Q2</td></tr>

<tr><td>CELL[42].OUT_TMIN[8]</td><td>BITSLICE[35].RX_Q3</td></tr>

<tr><td>CELL[42].OUT_TMIN[9]</td><td>BITSLICE[35].RX_Q4</td></tr>

<tr><td>CELL[42].OUT_TMIN[10]</td><td>BITSLICE[35].RX_Q5</td></tr>

<tr><td>CELL[42].OUT_TMIN[11]</td><td>BITSLICE[35].RX_Q6</td></tr>

<tr><td>CELL[42].OUT_TMIN[12]</td><td>BITSLICE[35].RX_Q7</td></tr>

<tr><td>CELL[42].OUT_TMIN[13]</td><td>BITSLICE[35].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[42].OUT_TMIN[14]</td><td>BITSLICE[35].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[42].OUT_TMIN[15]</td><td>BITSLICE[35].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[42].OUT_TMIN[16]</td><td>BITSLICE[35].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[42].OUT_TMIN[17]</td><td>BITSLICE[35].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[42].OUT_TMIN[18]</td><td>BITSLICE[35].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[42].OUT_TMIN[19]</td><td>BITSLICE[35].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[42].OUT_TMIN[20]</td><td>BITSLICE[35].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[42].OUT_TMIN[21]</td><td>BITSLICE[35].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[42].OUT_TMIN[22]</td><td>BITSLICE[38].TX_T_OUT</td></tr>

<tr><td>CELL[42].OUT_TMIN[23]</td><td>BITSLICE[35].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[42].OUT_TMIN[24]</td><td>BITSLICE[35].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[42].OUT_TMIN[25]</td><td>BITSLICE[35].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[42].OUT_TMIN[26]</td><td>BITSLICE[35].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[42].OUT_TMIN[27]</td><td>BITSLICE[35].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[42].OUT_TMIN[28]</td><td>BITSLICE[35].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[42].OUT_TMIN[29]</td><td>BITSLICE[35].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[42].OUT_TMIN[30]</td><td>BITSLICE[35].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[42].OUT_TMIN[31]</td><td>BITSLICE[35].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[42].IMUX_CTRL[2]</td><td>BITSLICE_CONTROL[5].RIU_CLK, XIPHY_FEEDTHROUGH[2].CLB2PHY_CTRL_CLK_UPP</td></tr>

<tr><td>CELL[42].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B9</td></tr>

<tr><td>CELL[42].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B9</td></tr>

<tr><td>CELL[42].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B9</td></tr>

<tr><td>CELL[42].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B9</td></tr>

<tr><td>CELL[42].IMUX_BYP[6]</td><td>BITSLICE_T[5].CE_ODELAY</td></tr>

<tr><td>CELL[42].IMUX_BYP[7]</td><td>BITSLICE_CONTROL[5].EN_VTC</td></tr>

<tr><td>CELL[42].IMUX_BYP[8]</td><td>BITSLICE_CONTROL[5].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[42].IMUX_BYP[9]</td><td>BITSLICE[35].TX_LD</td></tr>

<tr><td>CELL[42].IMUX_BYP[10]</td><td>BITSLICE[35].TX_INC</td></tr>

<tr><td>CELL[42].IMUX_BYP[11]</td><td>BITSLICE[35].TX_EN_VTC</td></tr>

<tr><td>CELL[42].IMUX_BYP[12]</td><td>BITSLICE[35].TX_CE_ODELAY</td></tr>

<tr><td>CELL[42].IMUX_BYP[13]</td><td>BITSLICE[35].RX_LD</td></tr>

<tr><td>CELL[42].IMUX_BYP[14]</td><td>BITSLICE[35].RX_INC</td></tr>

<tr><td>CELL[42].IMUX_BYP[15]</td><td>BITSLICE[35].RX_EN_VTC</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[36].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[36].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[36].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[36].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[36].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[36].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[37].TX_T</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[37].RX_CE_IFD</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[37].TX_D1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[37].TX_D3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[35].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[35].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[36].TX_T</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[36].TX_CE_OFD</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[36].RX_CE_IFD</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[36].RX_DATAIN1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[36].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[36].TX_D5</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[36].TX_D4</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[36].TX_D3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[36].TX_D2</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[36].TX_D1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[36].TX_D0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[36].TX_D6</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[36].TX_D7</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[36].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[36].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[36].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[36].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[36].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[36].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[36].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[36].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[36].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[36].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[36].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[36].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[37].TX_CE_OFD</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[37].RX_DATAIN1</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[37].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[37].TX_D0</td></tr>

<tr><td>CELL[42].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[37].TX_D2</td></tr>

<tr><td>CELL[43].OUT_TMIN[4]</td><td>BITSLICE[36].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[43].OUT_TMIN[5]</td><td>BITSLICE[36].RX_Q0</td></tr>

<tr><td>CELL[43].OUT_TMIN[6]</td><td>BITSLICE[36].RX_Q1</td></tr>

<tr><td>CELL[43].OUT_TMIN[7]</td><td>BITSLICE[36].RX_Q2</td></tr>

<tr><td>CELL[43].OUT_TMIN[8]</td><td>BITSLICE[36].RX_Q3</td></tr>

<tr><td>CELL[43].OUT_TMIN[9]</td><td>BITSLICE[36].RX_Q4</td></tr>

<tr><td>CELL[43].OUT_TMIN[10]</td><td>BITSLICE[36].RX_Q5</td></tr>

<tr><td>CELL[43].OUT_TMIN[11]</td><td>BITSLICE[36].RX_Q6</td></tr>

<tr><td>CELL[43].OUT_TMIN[12]</td><td>BITSLICE[36].RX_Q7</td></tr>

<tr><td>CELL[43].OUT_TMIN[13]</td><td>BITSLICE[36].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[43].OUT_TMIN[14]</td><td>BITSLICE[36].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[43].OUT_TMIN[15]</td><td>BITSLICE[36].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[43].OUT_TMIN[16]</td><td>BITSLICE[36].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[43].OUT_TMIN[17]</td><td>BITSLICE[36].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[43].OUT_TMIN[18]</td><td>BITSLICE[36].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[43].OUT_TMIN[19]</td><td>BITSLICE[36].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[43].OUT_TMIN[20]</td><td>BITSLICE[36].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[43].OUT_TMIN[21]</td><td>BITSLICE[36].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[43].OUT_TMIN[23]</td><td>BITSLICE[36].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[43].OUT_TMIN[24]</td><td>BITSLICE[36].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[43].OUT_TMIN[25]</td><td>BITSLICE[36].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[43].OUT_TMIN[26]</td><td>BITSLICE[36].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[43].OUT_TMIN[27]</td><td>BITSLICE[36].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[43].OUT_TMIN[28]</td><td>BITSLICE[36].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[43].OUT_TMIN[29]</td><td>BITSLICE[36].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[43].OUT_TMIN[30]</td><td>BITSLICE[36].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[43].OUT_TMIN[31]</td><td>BITSLICE[36].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[43].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK9</td></tr>

<tr><td>CELL[43].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B10</td></tr>

<tr><td>CELL[43].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B10</td></tr>

<tr><td>CELL[43].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B10</td></tr>

<tr><td>CELL[43].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B10</td></tr>

<tr><td>CELL[43].IMUX_BYP[6]</td><td>BITSLICE[35].RX_CE_IDELAY</td></tr>

<tr><td>CELL[43].IMUX_BYP[7]</td><td>BITSLICE[35].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[43].IMUX_BYP[8]</td><td>BITSLICE[36].TX_LD</td></tr>

<tr><td>CELL[43].IMUX_BYP[9]</td><td>BITSLICE[36].TX_INC</td></tr>

<tr><td>CELL[43].IMUX_BYP[10]</td><td>BITSLICE[36].TX_EN_VTC</td></tr>

<tr><td>CELL[43].IMUX_BYP[11]</td><td>BITSLICE[36].TX_CE_ODELAY</td></tr>

<tr><td>CELL[43].IMUX_BYP[12]</td><td>BITSLICE[36].RX_LD</td></tr>

<tr><td>CELL[43].IMUX_BYP[13]</td><td>BITSLICE[36].RX_INC</td></tr>

<tr><td>CELL[43].IMUX_BYP[14]</td><td>BITSLICE[36].RX_EN_VTC</td></tr>

<tr><td>CELL[43].IMUX_BYP[15]</td><td>BITSLICE[36].RX_CE_IDELAY</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[37].TX_D5</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[37].TX_D6</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[37].TX_D7</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[37].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[37].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[37].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[37].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[37].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[37].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[37].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[43].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[37].TX_D4</td></tr>

<tr><td>CELL[44].OUT_TMIN[4]</td><td>BITSLICE[37].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[44].OUT_TMIN[5]</td><td>BITSLICE[37].RX_Q0</td></tr>

<tr><td>CELL[44].OUT_TMIN[6]</td><td>BITSLICE[37].RX_Q1</td></tr>

<tr><td>CELL[44].OUT_TMIN[7]</td><td>BITSLICE[37].RX_Q2</td></tr>

<tr><td>CELL[44].OUT_TMIN[8]</td><td>BITSLICE[37].RX_Q3</td></tr>

<tr><td>CELL[44].OUT_TMIN[9]</td><td>BITSLICE[37].RX_Q4</td></tr>

<tr><td>CELL[44].OUT_TMIN[10]</td><td>BITSLICE[37].RX_Q5</td></tr>

<tr><td>CELL[44].OUT_TMIN[11]</td><td>BITSLICE[37].RX_Q6</td></tr>

<tr><td>CELL[44].OUT_TMIN[12]</td><td>BITSLICE[37].RX_Q7</td></tr>

<tr><td>CELL[44].OUT_TMIN[13]</td><td>BITSLICE[37].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[44].OUT_TMIN[14]</td><td>BITSLICE[37].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[44].OUT_TMIN[15]</td><td>BITSLICE[37].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[44].OUT_TMIN[16]</td><td>BITSLICE[37].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[44].OUT_TMIN[17]</td><td>BITSLICE[37].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[44].OUT_TMIN[18]</td><td>BITSLICE[37].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[44].OUT_TMIN[19]</td><td>BITSLICE[37].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[44].OUT_TMIN[20]</td><td>BITSLICE[37].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[44].OUT_TMIN[21]</td><td>BITSLICE[37].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[44].OUT_TMIN[23]</td><td>BITSLICE[37].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[44].OUT_TMIN[24]</td><td>BITSLICE[37].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[44].OUT_TMIN[25]</td><td>BITSLICE[37].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[44].OUT_TMIN[26]</td><td>BITSLICE[37].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[44].OUT_TMIN[27]</td><td>BITSLICE[37].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[44].OUT_TMIN[28]</td><td>BITSLICE[37].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[44].OUT_TMIN[29]</td><td>BITSLICE[37].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[44].OUT_TMIN[30]</td><td>BITSLICE[37].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[44].OUT_TMIN[31]</td><td>BITSLICE[37].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[44].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK10</td></tr>

<tr><td>CELL[44].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[2].TXBIT_RST_B11</td></tr>

<tr><td>CELL[44].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[2].RXBIT_RST_B11</td></tr>

<tr><td>CELL[44].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[2].ODELAY_RST_B11</td></tr>

<tr><td>CELL[44].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[2].IDELAY_RST_B11</td></tr>

<tr><td>CELL[44].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[2].CLB2PHY_FIFO_CLK11</td></tr>

<tr><td>CELL[44].IMUX_BYP[6]</td><td>BITSLICE[36].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[44].IMUX_BYP[7]</td><td>BITSLICE[37].TX_LD</td></tr>

<tr><td>CELL[44].IMUX_BYP[8]</td><td>BITSLICE[37].TX_INC</td></tr>

<tr><td>CELL[44].IMUX_BYP[9]</td><td>BITSLICE[37].TX_EN_VTC</td></tr>

<tr><td>CELL[44].IMUX_BYP[10]</td><td>BITSLICE[37].TX_CE_ODELAY</td></tr>

<tr><td>CELL[44].IMUX_BYP[11]</td><td>BITSLICE[37].RX_LD</td></tr>

<tr><td>CELL[44].IMUX_BYP[12]</td><td>BITSLICE[37].RX_INC</td></tr>

<tr><td>CELL[44].IMUX_BYP[13]</td><td>BITSLICE[37].RX_EN_VTC</td></tr>

<tr><td>CELL[44].IMUX_BYP[14]</td><td>BITSLICE[37].RX_CE_IDELAY</td></tr>

<tr><td>CELL[44].IMUX_BYP[15]</td><td>BITSLICE[37].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[37].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[37].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[37].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[37].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[37].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[37].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[37].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[37].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[37].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[37].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[44].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[37].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[45].OUT_TMIN[4]</td><td>BITSLICE[39].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[45].OUT_TMIN[5]</td><td>BITSLICE[39].RX_Q0</td></tr>

<tr><td>CELL[45].OUT_TMIN[6]</td><td>BITSLICE[39].RX_Q1</td></tr>

<tr><td>CELL[45].OUT_TMIN[7]</td><td>BITSLICE[39].RX_Q2</td></tr>

<tr><td>CELL[45].OUT_TMIN[8]</td><td>BITSLICE[39].RX_Q3</td></tr>

<tr><td>CELL[45].OUT_TMIN[9]</td><td>BITSLICE[39].RX_Q4</td></tr>

<tr><td>CELL[45].OUT_TMIN[10]</td><td>BITSLICE[39].RX_Q5</td></tr>

<tr><td>CELL[45].OUT_TMIN[11]</td><td>BITSLICE[39].RX_Q6</td></tr>

<tr><td>CELL[45].OUT_TMIN[12]</td><td>BITSLICE[39].RX_Q7</td></tr>

<tr><td>CELL[45].OUT_TMIN[13]</td><td>BITSLICE[39].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[45].OUT_TMIN[14]</td><td>BITSLICE[39].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[45].OUT_TMIN[15]</td><td>BITSLICE[39].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[45].OUT_TMIN[16]</td><td>BITSLICE[39].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[45].OUT_TMIN[17]</td><td>BITSLICE[39].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[45].OUT_TMIN[18]</td><td>BITSLICE[39].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[45].OUT_TMIN[19]</td><td>BITSLICE[39].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[45].OUT_TMIN[20]</td><td>BITSLICE[39].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[45].OUT_TMIN[21]</td><td>BITSLICE[39].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[45].OUT_TMIN[22]</td><td>BITSLICE[39].TX_T_OUT</td></tr>

<tr><td>CELL[45].OUT_TMIN[23]</td><td>BITSLICE[39].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[45].OUT_TMIN[24]</td><td>BITSLICE[39].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[45].OUT_TMIN[25]</td><td>BITSLICE[39].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[45].OUT_TMIN[26]</td><td>BITSLICE[39].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[45].OUT_TMIN[27]</td><td>BITSLICE[39].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[45].OUT_TMIN[28]</td><td>BITSLICE[39].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[45].OUT_TMIN[29]</td><td>BITSLICE[39].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[45].OUT_TMIN[30]</td><td>BITSLICE[39].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[45].OUT_TMIN[31]</td><td>BITSLICE[39].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[45].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_TRI_RST_B0</td></tr>

<tr><td>CELL[45].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B0</td></tr>

<tr><td>CELL[45].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B0</td></tr>

<tr><td>CELL[45].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B0</td></tr>

<tr><td>CELL[45].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B0</td></tr>

<tr><td>CELL[45].IMUX_BYP[6]</td><td>BITSLICE_T[6].EN_VTC</td></tr>

<tr><td>CELL[45].IMUX_BYP[7]</td><td>BITSLICE[39].TX_LD</td></tr>

<tr><td>CELL[45].IMUX_BYP[8]</td><td>BITSLICE[39].TX_INC</td></tr>

<tr><td>CELL[45].IMUX_BYP[9]</td><td>BITSLICE[39].TX_EN_VTC</td></tr>

<tr><td>CELL[45].IMUX_BYP[10]</td><td>BITSLICE[39].TX_CE_ODELAY</td></tr>

<tr><td>CELL[45].IMUX_BYP[11]</td><td>BITSLICE[39].RX_LD</td></tr>

<tr><td>CELL[45].IMUX_BYP[12]</td><td>BITSLICE[39].RX_INC</td></tr>

<tr><td>CELL[45].IMUX_BYP[13]</td><td>BITSLICE[39].RX_EN_VTC</td></tr>

<tr><td>CELL[45].IMUX_BYP[14]</td><td>BITSLICE[39].RX_CE_IDELAY</td></tr>

<tr><td>CELL[45].IMUX_BYP[15]</td><td>BITSLICE[39].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[39].TX_CE_OFD</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[39].RX_CE_IFD</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[39].RX_DATAIN1</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[39].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[39].TX_D7</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[39].TX_D6</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[39].TX_D5</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[39].TX_D4</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[39].TX_D3</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[39].TX_D2</td></tr>

<tr><td>CELL[45].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[39].TX_T</td></tr>

<tr><td>CELL[46].OUT_TMIN[4]</td><td>BITSLICE[40].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[46].OUT_TMIN[5]</td><td>BITSLICE[40].RX_Q0</td></tr>

<tr><td>CELL[46].OUT_TMIN[6]</td><td>BITSLICE[40].RX_Q1</td></tr>

<tr><td>CELL[46].OUT_TMIN[7]</td><td>BITSLICE[40].RX_Q2</td></tr>

<tr><td>CELL[46].OUT_TMIN[8]</td><td>BITSLICE[40].RX_Q3</td></tr>

<tr><td>CELL[46].OUT_TMIN[9]</td><td>BITSLICE[40].RX_Q4</td></tr>

<tr><td>CELL[46].OUT_TMIN[10]</td><td>BITSLICE[40].RX_Q5</td></tr>

<tr><td>CELL[46].OUT_TMIN[11]</td><td>BITSLICE[40].RX_Q6</td></tr>

<tr><td>CELL[46].OUT_TMIN[12]</td><td>BITSLICE[40].RX_Q7</td></tr>

<tr><td>CELL[46].OUT_TMIN[13]</td><td>BITSLICE[40].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[46].OUT_TMIN[14]</td><td>BITSLICE[40].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[46].OUT_TMIN[15]</td><td>BITSLICE[40].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[46].OUT_TMIN[16]</td><td>BITSLICE[40].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[46].OUT_TMIN[17]</td><td>BITSLICE[40].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[46].OUT_TMIN[18]</td><td>BITSLICE[40].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[46].OUT_TMIN[19]</td><td>BITSLICE[40].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[46].OUT_TMIN[20]</td><td>BITSLICE[40].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[46].OUT_TMIN[21]</td><td>BITSLICE[40].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[46].OUT_TMIN[22]</td><td>BITSLICE[40].TX_T_OUT</td></tr>

<tr><td>CELL[46].OUT_TMIN[23]</td><td>BITSLICE[40].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[46].OUT_TMIN[24]</td><td>BITSLICE[40].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[46].OUT_TMIN[25]</td><td>BITSLICE[40].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[46].OUT_TMIN[26]</td><td>BITSLICE[40].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[46].OUT_TMIN[27]</td><td>BITSLICE[40].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[46].OUT_TMIN[28]</td><td>BITSLICE[40].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[46].OUT_TMIN[29]</td><td>BITSLICE[40].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[46].OUT_TMIN[30]</td><td>BITSLICE[40].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[46].OUT_TMIN[31]</td><td>BITSLICE[40].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[46].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK0</td></tr>

<tr><td>CELL[46].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_TRI_RST_B1</td></tr>

<tr><td>CELL[46].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B1</td></tr>

<tr><td>CELL[46].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B1</td></tr>

<tr><td>CELL[46].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B1</td></tr>

<tr><td>CELL[46].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B1</td></tr>

<tr><td>CELL[46].IMUX_BYP[6]</td><td>BITSLICE_T[7].EN_VTC</td></tr>

<tr><td>CELL[46].IMUX_BYP[7]</td><td>BITSLICE[40].TX_LD</td></tr>

<tr><td>CELL[46].IMUX_BYP[8]</td><td>BITSLICE[40].TX_INC</td></tr>

<tr><td>CELL[46].IMUX_BYP[9]</td><td>BITSLICE[40].TX_EN_VTC</td></tr>

<tr><td>CELL[46].IMUX_BYP[10]</td><td>BITSLICE[40].TX_CE_ODELAY</td></tr>

<tr><td>CELL[46].IMUX_BYP[11]</td><td>BITSLICE[40].RX_LD</td></tr>

<tr><td>CELL[46].IMUX_BYP[12]</td><td>BITSLICE[40].RX_INC</td></tr>

<tr><td>CELL[46].IMUX_BYP[13]</td><td>BITSLICE[40].RX_EN_VTC</td></tr>

<tr><td>CELL[46].IMUX_BYP[14]</td><td>BITSLICE[40].RX_CE_IDELAY</td></tr>

<tr><td>CELL[46].IMUX_BYP[15]</td><td>BITSLICE[40].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[39].TX_D1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[39].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[39].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[39].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[39].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[39].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[39].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[39].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[39].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[39].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[46].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[39].TX_D0</td></tr>

<tr><td>CELL[47].OUT_TMIN[4]</td><td>BITSLICE[41].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[47].OUT_TMIN[5]</td><td>BITSLICE[41].RX_Q0</td></tr>

<tr><td>CELL[47].OUT_TMIN[6]</td><td>BITSLICE[41].RX_Q1</td></tr>

<tr><td>CELL[47].OUT_TMIN[7]</td><td>BITSLICE[41].RX_Q2</td></tr>

<tr><td>CELL[47].OUT_TMIN[8]</td><td>BITSLICE[41].RX_Q3</td></tr>

<tr><td>CELL[47].OUT_TMIN[9]</td><td>BITSLICE[41].RX_Q4</td></tr>

<tr><td>CELL[47].OUT_TMIN[10]</td><td>BITSLICE[41].RX_Q5</td></tr>

<tr><td>CELL[47].OUT_TMIN[11]</td><td>BITSLICE[41].RX_Q6</td></tr>

<tr><td>CELL[47].OUT_TMIN[12]</td><td>BITSLICE[41].RX_Q7</td></tr>

<tr><td>CELL[47].OUT_TMIN[13]</td><td>BITSLICE[41].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[47].OUT_TMIN[14]</td><td>BITSLICE[41].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[47].OUT_TMIN[15]</td><td>BITSLICE[41].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[47].OUT_TMIN[16]</td><td>BITSLICE[41].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[47].OUT_TMIN[17]</td><td>BITSLICE[41].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[47].OUT_TMIN[18]</td><td>BITSLICE[41].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[47].OUT_TMIN[19]</td><td>BITSLICE[41].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[47].OUT_TMIN[20]</td><td>BITSLICE[41].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[47].OUT_TMIN[21]</td><td>BITSLICE[41].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[47].OUT_TMIN[22]</td><td>BITSLICE[41].TX_T_OUT</td></tr>

<tr><td>CELL[47].OUT_TMIN[23]</td><td>BITSLICE[41].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[47].OUT_TMIN[24]</td><td>BITSLICE[41].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[47].OUT_TMIN[25]</td><td>BITSLICE[41].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[47].OUT_TMIN[26]</td><td>BITSLICE[41].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[47].OUT_TMIN[27]</td><td>BITSLICE[41].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[47].OUT_TMIN[28]</td><td>BITSLICE[41].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[47].OUT_TMIN[29]</td><td>BITSLICE[41].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[47].OUT_TMIN[30]</td><td>BITSLICE[41].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[47].OUT_TMIN[31]</td><td>BITSLICE[41].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[47].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK1</td></tr>

<tr><td>CELL[47].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B2</td></tr>

<tr><td>CELL[47].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B2</td></tr>

<tr><td>CELL[47].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B2</td></tr>

<tr><td>CELL[47].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B2</td></tr>

<tr><td>CELL[47].IMUX_BYP[6]</td><td>BITSLICE[41].TX_LD</td></tr>

<tr><td>CELL[47].IMUX_BYP[7]</td><td>BITSLICE[41].TX_INC</td></tr>

<tr><td>CELL[47].IMUX_BYP[8]</td><td>BITSLICE[41].TX_EN_VTC</td></tr>

<tr><td>CELL[47].IMUX_BYP[9]</td><td>BITSLICE[41].TX_CE_ODELAY</td></tr>

<tr><td>CELL[47].IMUX_BYP[10]</td><td>BITSLICE[41].RX_LD</td></tr>

<tr><td>CELL[47].IMUX_BYP[11]</td><td>BITSLICE[41].RX_INC</td></tr>

<tr><td>CELL[47].IMUX_BYP[12]</td><td>BITSLICE[41].RX_EN_VTC</td></tr>

<tr><td>CELL[47].IMUX_BYP[13]</td><td>BITSLICE[41].RX_CE_IDELAY</td></tr>

<tr><td>CELL[47].IMUX_BYP[14]</td><td>BITSLICE[41].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[47].IMUX_BYP[15]</td><td>BITSLICE_T[6].CE_OFD</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[40].TX_D1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[40].TX_D3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[40].TX_D7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[40].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[40].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[40].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[40].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[40].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[40].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[41].TX_CE_OFD</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[39].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[39].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[39].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[39].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[39].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[39].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[39].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[39].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[39].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[40].TX_T</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[40].TX_CE_OFD</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[40].RX_CE_IFD</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[40].RX_DATAIN1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[40].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[40].TX_D0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[40].TX_D2</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[40].TX_D4</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[40].TX_D5</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[40].TX_D6</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[40].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[40].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[40].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[40].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[40].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[40].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[40].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[40].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[40].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[40].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[40].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[40].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[47].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[41].TX_T</td></tr>

<tr><td>CELL[48].OUT_TMIN[4]</td><td>BITSLICE_T[6].CNTVALUEOUT0</td></tr>

<tr><td>CELL[48].OUT_TMIN[5]</td><td>BITSLICE_T[6].CNTVALUEOUT1</td></tr>

<tr><td>CELL[48].OUT_TMIN[6]</td><td>BITSLICE_T[6].CNTVALUEOUT2</td></tr>

<tr><td>CELL[48].OUT_TMIN[7]</td><td>BITSLICE_T[6].CNTVALUEOUT3</td></tr>

<tr><td>CELL[48].OUT_TMIN[8]</td><td>BITSLICE_T[6].CNTVALUEOUT4</td></tr>

<tr><td>CELL[48].OUT_TMIN[9]</td><td>BITSLICE_T[6].CNTVALUEOUT5</td></tr>

<tr><td>CELL[48].OUT_TMIN[10]</td><td>BITSLICE_T[6].CNTVALUEOUT6</td></tr>

<tr><td>CELL[48].OUT_TMIN[11]</td><td>BITSLICE_T[6].CNTVALUEOUT7</td></tr>

<tr><td>CELL[48].OUT_TMIN[12]</td><td>BITSLICE_T[6].CNTVALUEOUT8</td></tr>

<tr><td>CELL[48].OUT_TMIN[13]</td><td>BITSLICE[42].TX_T_OUT</td></tr>

<tr><td>CELL[48].OUT_TMIN[14]</td><td>BITSLICE_CONTROL[6].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[48].OUT_TMIN[15]</td><td>BITSLICE_CONTROL[6].MASTER_PD_OUT</td></tr>

<tr><td>CELL[48].OUT_TMIN[16]</td><td>BITSLICE_CONTROL[6].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[48].OUT_TMIN[17]</td><td>BITSLICE_CONTROL[6].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[48].OUT_TMIN[18]</td><td>BITSLICE[42].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[48].OUT_TMIN[19]</td><td>BITSLICE[42].RX_Q0</td></tr>

<tr><td>CELL[48].OUT_TMIN[20]</td><td>BITSLICE[42].RX_Q1</td></tr>

<tr><td>CELL[48].OUT_TMIN[21]</td><td>BITSLICE[42].RX_Q2</td></tr>

<tr><td>CELL[48].OUT_TMIN[22]</td><td>BITSLICE[42].RX_Q3</td></tr>

<tr><td>CELL[48].OUT_TMIN[23]</td><td>BITSLICE[42].RX_Q4</td></tr>

<tr><td>CELL[48].OUT_TMIN[24]</td><td>BITSLICE[42].RX_Q5</td></tr>

<tr><td>CELL[48].OUT_TMIN[25]</td><td>BITSLICE[42].RX_Q6</td></tr>

<tr><td>CELL[48].OUT_TMIN[26]</td><td>BITSLICE[42].RX_Q7</td></tr>

<tr><td>CELL[48].OUT_TMIN[27]</td><td>BITSLICE[42].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[48].OUT_TMIN[28]</td><td>BITSLICE[42].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[48].OUT_TMIN[29]</td><td>BITSLICE[42].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[48].OUT_TMIN[30]</td><td>BITSLICE[42].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[48].OUT_TMIN[31]</td><td>BITSLICE[42].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[48].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK2</td></tr>

<tr><td>CELL[48].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].TRISTATE_ODELAY_RST_B0</td></tr>

<tr><td>CELL[48].IMUX_CTRL[5]</td><td>BITSLICE_CONTROL[6].REFCLK</td></tr>

<tr><td>CELL[48].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].CTRL_RST_B_LOW</td></tr>

<tr><td>CELL[48].IMUX_CTRL[7]</td><td>BITSLICE_CONTROL[6].RIU_CLK, XIPHY_FEEDTHROUGH[3].CLB2PHY_CTRL_CLK_LOW</td></tr>

<tr><td>CELL[48].IMUX_BYP[6]</td><td>BITSLICE_T[6].LD</td></tr>

<tr><td>CELL[48].IMUX_BYP[7]</td><td>BITSLICE_T[6].INC</td></tr>

<tr><td>CELL[48].IMUX_BYP[8]</td><td>BITSLICE_T[6].CE_ODELAY</td></tr>

<tr><td>CELL[48].IMUX_BYP[9]</td><td>BITSLICE_CONTROL[6].EN_VTC</td></tr>

<tr><td>CELL[48].IMUX_BYP[10]</td><td>BITSLICE_CONTROL[6].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[48].IMUX_BYP[12]</td><td>BITSLICE[42].TX_LD</td></tr>

<tr><td>CELL[48].IMUX_BYP[13]</td><td>BITSLICE[42].TX_INC</td></tr>

<tr><td>CELL[48].IMUX_BYP[14]</td><td>BITSLICE[42].TX_EN_VTC</td></tr>

<tr><td>CELL[48].IMUX_BYP[15]</td><td>BITSLICE[42].TX_CE_ODELAY</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[41].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[41].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[41].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[41].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[41].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[41].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_T[6].CNTVALUEIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_T[6].CNTVALUEIN5</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[6].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[41].RX_CE_IFD</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[41].RX_DATAIN1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[41].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[41].TX_D0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[41].TX_D1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[41].TX_D2</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[41].TX_D3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[41].TX_D4</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[41].TX_D5</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[41].TX_D6</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[41].TX_D7</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[41].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[41].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[41].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[41].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[41].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[41].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[41].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[41].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[41].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[41].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[41].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[41].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_T[6].CNTVALUEIN0</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_T[6].CNTVALUEIN1</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_T[6].CNTVALUEIN2</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_T[6].CNTVALUEIN4</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_T[6].CNTVALUEIN6</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_T[6].CNTVALUEIN7</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_T[6].CNTVALUEIN8</td></tr>

<tr><td>CELL[48].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[49].OUT_TMIN[4]</td><td>BITSLICE[42].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[49].OUT_TMIN[5]</td><td>BITSLICE[42].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[49].OUT_TMIN[6]</td><td>BITSLICE[42].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[49].OUT_TMIN[7]</td><td>BITSLICE[42].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[49].OUT_TMIN[8]</td><td>BITSLICE[43].TX_T_OUT</td></tr>

<tr><td>CELL[49].OUT_TMIN[9]</td><td>BITSLICE[42].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[49].OUT_TMIN[10]</td><td>BITSLICE[42].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[49].OUT_TMIN[11]</td><td>BITSLICE[42].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[49].OUT_TMIN[12]</td><td>BITSLICE[42].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[49].OUT_TMIN[13]</td><td>BITSLICE[42].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[49].OUT_TMIN[14]</td><td>BITSLICE[42].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[49].OUT_TMIN[15]</td><td>BITSLICE[42].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[49].OUT_TMIN[16]</td><td>BITSLICE[42].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[49].OUT_TMIN[17]</td><td>BITSLICE[42].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[49].OUT_TMIN[18]</td><td>BITSLICE[43].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[49].OUT_TMIN[19]</td><td>BITSLICE[43].RX_Q0</td></tr>

<tr><td>CELL[49].OUT_TMIN[20]</td><td>BITSLICE[43].RX_Q1</td></tr>

<tr><td>CELL[49].OUT_TMIN[21]</td><td>BITSLICE[43].RX_Q2</td></tr>

<tr><td>CELL[49].OUT_TMIN[22]</td><td>BITSLICE[43].RX_Q3</td></tr>

<tr><td>CELL[49].OUT_TMIN[23]</td><td>BITSLICE[43].RX_Q4</td></tr>

<tr><td>CELL[49].OUT_TMIN[24]</td><td>BITSLICE[43].RX_Q5</td></tr>

<tr><td>CELL[49].OUT_TMIN[25]</td><td>BITSLICE[43].RX_Q6</td></tr>

<tr><td>CELL[49].OUT_TMIN[26]</td><td>BITSLICE[43].RX_Q7</td></tr>

<tr><td>CELL[49].OUT_TMIN[27]</td><td>BITSLICE[43].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[49].OUT_TMIN[28]</td><td>BITSLICE[43].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[49].OUT_TMIN[29]</td><td>BITSLICE[43].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[49].OUT_TMIN[30]</td><td>BITSLICE[43].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[49].OUT_TMIN[31]</td><td>BITSLICE[43].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[49].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B3</td></tr>

<tr><td>CELL[49].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B3</td></tr>

<tr><td>CELL[49].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B3</td></tr>

<tr><td>CELL[49].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B3</td></tr>

<tr><td>CELL[49].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK3</td></tr>

<tr><td>CELL[49].IMUX_BYP[6]</td><td>BITSLICE[42].RX_LD</td></tr>

<tr><td>CELL[49].IMUX_BYP[7]</td><td>BITSLICE[42].RX_INC</td></tr>

<tr><td>CELL[49].IMUX_BYP[8]</td><td>BITSLICE[42].RX_EN_VTC</td></tr>

<tr><td>CELL[49].IMUX_BYP[9]</td><td>BITSLICE[42].RX_CE_IDELAY</td></tr>

<tr><td>CELL[49].IMUX_BYP[10]</td><td>BITSLICE[42].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[49].IMUX_BYP[11]</td><td>BITSLICE[43].TX_LD</td></tr>

<tr><td>CELL[49].IMUX_BYP[12]</td><td>BITSLICE[43].TX_INC</td></tr>

<tr><td>CELL[49].IMUX_BYP[13]</td><td>BITSLICE[43].TX_EN_VTC</td></tr>

<tr><td>CELL[49].IMUX_BYP[14]</td><td>BITSLICE[43].TX_CE_ODELAY</td></tr>

<tr><td>CELL[49].IMUX_BYP[15]</td><td>BITSLICE[43].RX_LD</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[6]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[7]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[42].TX_CE_OFD</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[42].TX_D0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[42].TX_D2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[42].TX_D6</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[42].TX_D7</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[42].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[42].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[6].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[6].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[6].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[6].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[6].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[30]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[31]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[32]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[33]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_CONTROL[6].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[42].TX_T</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[42].RX_CE_IFD</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[42].RX_DATAIN1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[42].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[42].TX_D1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[42].TX_D3</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[42].TX_D4</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[42].TX_D5</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[42].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[42].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[42].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[49].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[42].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[50].OUT_TMIN[4]</td><td>BITSLICE[43].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[50].OUT_TMIN[5]</td><td>BITSLICE[43].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[50].OUT_TMIN[6]</td><td>BITSLICE[43].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[50].OUT_TMIN[7]</td><td>BITSLICE[43].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[50].OUT_TMIN[8]</td><td>BITSLICE[44].TX_T_OUT</td></tr>

<tr><td>CELL[50].OUT_TMIN[9]</td><td>BITSLICE[43].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[50].OUT_TMIN[10]</td><td>BITSLICE[43].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[50].OUT_TMIN[11]</td><td>BITSLICE[43].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[50].OUT_TMIN[12]</td><td>BITSLICE[43].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[50].OUT_TMIN[13]</td><td>BITSLICE[43].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[50].OUT_TMIN[14]</td><td>BITSLICE[43].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[50].OUT_TMIN[15]</td><td>BITSLICE[43].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[50].OUT_TMIN[16]</td><td>BITSLICE[43].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[50].OUT_TMIN[17]</td><td>BITSLICE[43].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[50].OUT_TMIN[18]</td><td>BITSLICE[44].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[50].OUT_TMIN[19]</td><td>BITSLICE[44].RX_Q0</td></tr>

<tr><td>CELL[50].OUT_TMIN[20]</td><td>BITSLICE[44].RX_Q1</td></tr>

<tr><td>CELL[50].OUT_TMIN[21]</td><td>BITSLICE[44].RX_Q2</td></tr>

<tr><td>CELL[50].OUT_TMIN[22]</td><td>BITSLICE[44].RX_Q3</td></tr>

<tr><td>CELL[50].OUT_TMIN[23]</td><td>BITSLICE[44].RX_Q4</td></tr>

<tr><td>CELL[50].OUT_TMIN[24]</td><td>BITSLICE[44].RX_Q5</td></tr>

<tr><td>CELL[50].OUT_TMIN[25]</td><td>BITSLICE[44].RX_Q6</td></tr>

<tr><td>CELL[50].OUT_TMIN[26]</td><td>BITSLICE[44].RX_Q7</td></tr>

<tr><td>CELL[50].OUT_TMIN[27]</td><td>BITSLICE[44].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[50].OUT_TMIN[28]</td><td>BITSLICE[44].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[50].OUT_TMIN[29]</td><td>BITSLICE[44].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[50].OUT_TMIN[30]</td><td>BITSLICE[44].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[50].OUT_TMIN[31]</td><td>BITSLICE[44].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[50].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B4</td></tr>

<tr><td>CELL[50].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B4</td></tr>

<tr><td>CELL[50].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B4</td></tr>

<tr><td>CELL[50].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B4</td></tr>

<tr><td>CELL[50].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK4</td></tr>

<tr><td>CELL[50].IMUX_BYP[6]</td><td>BITSLICE[43].RX_INC</td></tr>

<tr><td>CELL[50].IMUX_BYP[7]</td><td>BITSLICE[43].RX_EN_VTC</td></tr>

<tr><td>CELL[50].IMUX_BYP[8]</td><td>BITSLICE[43].RX_CE_IDELAY</td></tr>

<tr><td>CELL[50].IMUX_BYP[9]</td><td>BITSLICE[43].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[50].IMUX_BYP[10]</td><td>BITSLICE[44].TX_LD</td></tr>

<tr><td>CELL[50].IMUX_BYP[11]</td><td>BITSLICE[44].TX_INC</td></tr>

<tr><td>CELL[50].IMUX_BYP[12]</td><td>BITSLICE[44].TX_EN_VTC</td></tr>

<tr><td>CELL[50].IMUX_BYP[13]</td><td>BITSLICE[44].TX_CE_ODELAY</td></tr>

<tr><td>CELL[50].IMUX_BYP[14]</td><td>BITSLICE[44].RX_LD</td></tr>

<tr><td>CELL[50].IMUX_BYP[15]</td><td>BITSLICE[44].RX_INC</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[43].RX_DATAIN1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[43].TX_D0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[43].TX_D4</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[43].TX_D6</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[43].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[43].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[43].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[43].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[43].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[43].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[42].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[42].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[42].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[42].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[42].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[42].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[42].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[42].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[42].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[42].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[42].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[42].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[43].TX_T</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[43].TX_CE_OFD</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[43].RX_CE_IFD</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[43].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[43].TX_D1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[43].TX_D2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[43].TX_D3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[43].TX_D5</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[43].TX_D7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[43].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[43].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[43].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[43].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[43].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[43].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[43].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[43].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[43].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[43].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[50].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[43].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[51].OUT_TMIN[4]</td><td>BITSLICE[44].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[51].OUT_TMIN[5]</td><td>BITSLICE[44].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[51].OUT_TMIN[6]</td><td>BITSLICE[44].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[51].OUT_TMIN[7]</td><td>BITSLICE[44].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[51].OUT_TMIN[8]</td><td>BITSLICE[45].TX_T_OUT</td></tr>

<tr><td>CELL[51].OUT_TMIN[9]</td><td>BITSLICE[44].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[51].OUT_TMIN[10]</td><td>BITSLICE[44].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[51].OUT_TMIN[11]</td><td>BITSLICE[44].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[51].OUT_TMIN[12]</td><td>BITSLICE[44].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[51].OUT_TMIN[13]</td><td>BITSLICE[44].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[51].OUT_TMIN[14]</td><td>BITSLICE[44].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[51].OUT_TMIN[15]</td><td>BITSLICE[44].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[51].OUT_TMIN[16]</td><td>BITSLICE[44].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[51].OUT_TMIN[17]</td><td>BITSLICE[44].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[51].OUT_TMIN[18]</td><td>RIU_OR[3].RIU_RD_VALID</td></tr>

<tr><td>CELL[51].OUT_TMIN[19]</td><td>RIU_OR[3].RIU_RD_DATA0</td></tr>

<tr><td>CELL[51].OUT_TMIN[20]</td><td>RIU_OR[3].RIU_RD_DATA1</td></tr>

<tr><td>CELL[51].OUT_TMIN[21]</td><td>RIU_OR[3].RIU_RD_DATA2</td></tr>

<tr><td>CELL[51].OUT_TMIN[22]</td><td>RIU_OR[3].RIU_RD_DATA3</td></tr>

<tr><td>CELL[51].OUT_TMIN[23]</td><td>RIU_OR[3].RIU_RD_DATA4</td></tr>

<tr><td>CELL[51].OUT_TMIN[24]</td><td>RIU_OR[3].RIU_RD_DATA5</td></tr>

<tr><td>CELL[51].OUT_TMIN[25]</td><td>RIU_OR[3].RIU_RD_DATA6</td></tr>

<tr><td>CELL[51].OUT_TMIN[26]</td><td>RIU_OR[3].RIU_RD_DATA7</td></tr>

<tr><td>CELL[51].OUT_TMIN[27]</td><td>RIU_OR[3].RIU_RD_DATA8</td></tr>

<tr><td>CELL[51].OUT_TMIN[28]</td><td>RIU_OR[3].RIU_RD_DATA9</td></tr>

<tr><td>CELL[51].OUT_TMIN[29]</td><td>RIU_OR[3].RIU_RD_DATA10</td></tr>

<tr><td>CELL[51].OUT_TMIN[30]</td><td>RIU_OR[3].RIU_RD_DATA11</td></tr>

<tr><td>CELL[51].OUT_TMIN[31]</td><td>RIU_OR[3].RIU_RD_DATA12</td></tr>

<tr><td>CELL[51].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B5</td></tr>

<tr><td>CELL[51].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B5</td></tr>

<tr><td>CELL[51].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B5</td></tr>

<tr><td>CELL[51].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B5</td></tr>

<tr><td>CELL[51].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK5</td></tr>

<tr><td>CELL[51].IMUX_BYP[6]</td><td>BITSLICE[44].RX_EN_VTC</td></tr>

<tr><td>CELL[51].IMUX_BYP[7]</td><td>BITSLICE[44].RX_CE_IDELAY</td></tr>

<tr><td>CELL[51].IMUX_BYP[8]</td><td>BITSLICE[44].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[51].IMUX_BYP[9]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_SPARE_B0</td></tr>

<tr><td>CELL[51].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_SPARE_B1</td></tr>

<tr><td>CELL[51].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_SPARE_B2</td></tr>

<tr><td>CELL[51].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_SPARE_B3</td></tr>

<tr><td>CELL[51].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_RST_MASK_B</td></tr>

<tr><td>CELL[51].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_MODE_B</td></tr>

<tr><td>CELL[51].IMUX_BYP[15]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[44].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[44].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[44].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[44].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[44].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_EN, BITSLICE_CONTROL[7].CLB2RIU_WR_EN</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA1, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA5, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA5</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA7, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[43].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[44].TX_T</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[44].TX_CE_OFD</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[44].RX_CE_IFD</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[44].RX_DATAIN1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[44].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[44].TX_D0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[44].TX_D1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[44].TX_D2</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[44].TX_D3</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[44].TX_D4</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[44].TX_D5</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[44].TX_D6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[44].TX_D7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[44].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[44].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[44].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[44].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[44].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[44].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[44].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[44].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[44].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[44].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[44].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[44].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[44].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA0, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA0</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA2, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA2</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA3, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA3</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA4, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA4</td></tr>

<tr><td>CELL[51].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA6, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA6</td></tr>

<tr><td>CELL[52].OUT_TMIN[4]</td><td>RIU_OR[3].RIU_RD_DATA13</td></tr>

<tr><td>CELL[52].OUT_TMIN[5]</td><td>RIU_OR[3].RIU_RD_DATA14</td></tr>

<tr><td>CELL[52].OUT_TMIN[6]</td><td>RIU_OR[3].RIU_RD_DATA15</td></tr>

<tr><td>CELL[52].OUT_TMIN[7]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT0</td></tr>

<tr><td>CELL[52].OUT_TMIN[8]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT1</td></tr>

<tr><td>CELL[52].OUT_TMIN[9]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT2</td></tr>

<tr><td>CELL[52].OUT_TMIN[10]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT3</td></tr>

<tr><td>CELL[52].OUT_TMIN[11]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT4</td></tr>

<tr><td>CELL[52].OUT_TMIN[12]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT5</td></tr>

<tr><td>CELL[52].OUT_TMIN[13]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT6</td></tr>

<tr><td>CELL[52].OUT_TMIN[14]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_SCAN_OUT7</td></tr>

<tr><td>CELL[52].OUT_TMIN[15]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_DBG_CLK_STOP_OUT</td></tr>

<tr><td>CELL[52].OUT_TMIN[16]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[52].OUT_TMIN[17]</td><td>XIPHY_FEEDTHROUGH[3].PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[52].OUT_TMIN[18]</td><td>BITSLICE[51].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[52].OUT_TMIN[19]</td><td>BITSLICE[51].RX_Q0</td></tr>

<tr><td>CELL[52].OUT_TMIN[20]</td><td>BITSLICE[51].RX_Q1</td></tr>

<tr><td>CELL[52].OUT_TMIN[21]</td><td>BITSLICE[51].RX_Q2</td></tr>

<tr><td>CELL[52].OUT_TMIN[22]</td><td>BITSLICE[51].RX_Q3</td></tr>

<tr><td>CELL[52].OUT_TMIN[23]</td><td>BITSLICE[51].RX_Q4</td></tr>

<tr><td>CELL[52].OUT_TMIN[24]</td><td>BITSLICE[51].RX_Q5</td></tr>

<tr><td>CELL[52].OUT_TMIN[25]</td><td>BITSLICE[51].RX_Q6</td></tr>

<tr><td>CELL[52].OUT_TMIN[26]</td><td>BITSLICE[51].RX_Q7</td></tr>

<tr><td>CELL[52].OUT_TMIN[27]</td><td>BITSLICE[51].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[52].OUT_TMIN[28]</td><td>BITSLICE[51].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[52].OUT_TMIN[29]</td><td>BITSLICE[51].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[52].OUT_TMIN[30]</td><td>BITSLICE[51].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[52].OUT_TMIN[31]</td><td>BITSLICE[51].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[52].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_CLK_SDR</td></tr>

<tr><td>CELL[52].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_CLK_DIV4</td></tr>

<tr><td>CELL[52].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_CLK_DIV2</td></tr>

<tr><td>CELL[52].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B12</td></tr>

<tr><td>CELL[52].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B12</td></tr>

<tr><td>CELL[52].IMUX_BYP[6]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN1</td></tr>

<tr><td>CELL[52].IMUX_BYP[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN2</td></tr>

<tr><td>CELL[52].IMUX_BYP[8]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN3</td></tr>

<tr><td>CELL[52].IMUX_BYP[10]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN4</td></tr>

<tr><td>CELL[52].IMUX_BYP[11]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN5</td></tr>

<tr><td>CELL[52].IMUX_BYP[12]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN6</td></tr>

<tr><td>CELL[52].IMUX_BYP[13]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_IN7</td></tr>

<tr><td>CELL[52].IMUX_BYP[14]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_SCAN_EN_B</td></tr>

<tr><td>CELL[52].IMUX_BYP[15]</td><td>BITSLICE[51].TX_LD</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[6]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_DIV4_CLK_SEL_B</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_DBG_CT_START_EN</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[51].TX_CE_OFD</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[51].RX_DATAIN1</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[51].TX_D2</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[51].TX_D4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[51].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[51].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[51].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[51].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA8, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA8</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA9, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA9</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA10, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA10</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA11, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA11</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA12, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA12</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA13, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA13</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA14, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA14</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[6].CLB2RIU_WR_DATA15, BITSLICE_CONTROL[7].CLB2RIU_WR_DATA15</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR0, BITSLICE_CONTROL[7].CLB2RIU_ADDR0</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR1, BITSLICE_CONTROL[7].CLB2RIU_ADDR1</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR2, BITSLICE_CONTROL[7].CLB2RIU_ADDR2</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR3, BITSLICE_CONTROL[7].CLB2RIU_ADDR3</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[28]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR4, BITSLICE_CONTROL[7].CLB2RIU_ADDR4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[29]</td><td>BITSLICE_CONTROL[6].CLB2RIU_ADDR5, BITSLICE_CONTROL[7].CLB2RIU_ADDR5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[30]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_SDR_CLK_SEL_B</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[31]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_TEST_DIV2_CLK_SEL_B</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[32]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_DBG_CLK_STOP_FLG_OUT</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[33]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[51].TX_T</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[51].RX_CE_IFD</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[51].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[51].TX_D0</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[51].TX_D1</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[51].TX_D3</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[51].TX_D5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[51].TX_D6</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[51].TX_D7</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[51].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[51].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[51].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[51].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[52].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[51].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[53].OUT_TMIN[4]</td><td>BITSLICE[51].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[53].OUT_TMIN[5]</td><td>BITSLICE[51].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[53].OUT_TMIN[6]</td><td>BITSLICE[51].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[53].OUT_TMIN[7]</td><td>BITSLICE[51].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[53].OUT_TMIN[8]</td><td>BITSLICE[46].TX_T_OUT</td></tr>

<tr><td>CELL[53].OUT_TMIN[9]</td><td>BITSLICE[51].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[53].OUT_TMIN[10]</td><td>BITSLICE[51].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[53].OUT_TMIN[11]</td><td>BITSLICE[51].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[53].OUT_TMIN[12]</td><td>BITSLICE[51].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[53].OUT_TMIN[13]</td><td>BITSLICE[51].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[53].OUT_TMIN[14]</td><td>BITSLICE[51].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[53].OUT_TMIN[15]</td><td>BITSLICE[51].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[53].OUT_TMIN[16]</td><td>BITSLICE[51].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[53].OUT_TMIN[17]</td><td>BITSLICE[51].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[53].OUT_TMIN[18]</td><td>BITSLICE[45].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[53].OUT_TMIN[19]</td><td>BITSLICE[45].RX_Q0</td></tr>

<tr><td>CELL[53].OUT_TMIN[20]</td><td>BITSLICE[45].RX_Q1</td></tr>

<tr><td>CELL[53].OUT_TMIN[21]</td><td>BITSLICE[45].RX_Q2</td></tr>

<tr><td>CELL[53].OUT_TMIN[22]</td><td>BITSLICE[45].RX_Q3</td></tr>

<tr><td>CELL[53].OUT_TMIN[23]</td><td>BITSLICE[45].RX_Q4</td></tr>

<tr><td>CELL[53].OUT_TMIN[24]</td><td>BITSLICE[45].RX_Q5</td></tr>

<tr><td>CELL[53].OUT_TMIN[25]</td><td>BITSLICE[45].RX_Q6</td></tr>

<tr><td>CELL[53].OUT_TMIN[26]</td><td>BITSLICE[45].RX_Q7</td></tr>

<tr><td>CELL[53].OUT_TMIN[27]</td><td>BITSLICE[45].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[53].OUT_TMIN[28]</td><td>BITSLICE[45].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[53].OUT_TMIN[29]</td><td>BITSLICE[45].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[53].OUT_TMIN[30]</td><td>BITSLICE[45].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[53].OUT_TMIN[31]</td><td>BITSLICE[45].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[53].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B12</td></tr>

<tr><td>CELL[53].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B12</td></tr>

<tr><td>CELL[53].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK12</td></tr>

<tr><td>CELL[53].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B6</td></tr>

<tr><td>CELL[53].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B6</td></tr>

<tr><td>CELL[53].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B6</td></tr>

<tr><td>CELL[53].IMUX_BYP[6]</td><td>BITSLICE[51].TX_INC</td></tr>

<tr><td>CELL[53].IMUX_BYP[7]</td><td>BITSLICE[51].TX_EN_VTC</td></tr>

<tr><td>CELL[53].IMUX_BYP[8]</td><td>BITSLICE[51].TX_CE_ODELAY</td></tr>

<tr><td>CELL[53].IMUX_BYP[9]</td><td>BITSLICE[51].RX_LD</td></tr>

<tr><td>CELL[53].IMUX_BYP[10]</td><td>BITSLICE[51].RX_INC</td></tr>

<tr><td>CELL[53].IMUX_BYP[11]</td><td>BITSLICE[51].RX_EN_VTC</td></tr>

<tr><td>CELL[53].IMUX_BYP[12]</td><td>BITSLICE[51].RX_CE_IDELAY</td></tr>

<tr><td>CELL[53].IMUX_BYP[13]</td><td>BITSLICE[51].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[53].IMUX_BYP[14]</td><td>BITSLICE[45].TX_LD</td></tr>

<tr><td>CELL[53].IMUX_BYP[15]</td><td>BITSLICE[45].TX_INC</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[45].TX_D0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[45].TX_D2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[45].TX_D6</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[45].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[45].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[45].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[45].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[45].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[45].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[46].TX_T</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[51].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[51].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[51].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[51].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[51].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[51].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[51].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[51].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[51].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[45].TX_T</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[45].TX_CE_OFD</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[45].RX_CE_IFD</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[45].RX_DATAIN1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[45].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[45].TX_D1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[45].TX_D3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[45].TX_D4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[45].TX_D5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[45].TX_D7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[45].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[45].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[45].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[45].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[45].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[45].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[45].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[45].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[45].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[45].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[45].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[53].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[45].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[54].OUT_TMIN[4]</td><td>BITSLICE[45].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[54].OUT_TMIN[5]</td><td>BITSLICE[45].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[54].OUT_TMIN[6]</td><td>BITSLICE[45].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[54].OUT_TMIN[7]</td><td>BITSLICE[45].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[54].OUT_TMIN[8]</td><td>BITSLICE[47].TX_T_OUT</td></tr>

<tr><td>CELL[54].OUT_TMIN[9]</td><td>BITSLICE[45].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[54].OUT_TMIN[10]</td><td>BITSLICE[45].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[54].OUT_TMIN[11]</td><td>BITSLICE[45].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[54].OUT_TMIN[12]</td><td>BITSLICE[45].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[54].OUT_TMIN[13]</td><td>BITSLICE[45].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[54].OUT_TMIN[14]</td><td>BITSLICE[45].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[54].OUT_TMIN[15]</td><td>BITSLICE[45].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[54].OUT_TMIN[16]</td><td>BITSLICE[45].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[54].OUT_TMIN[17]</td><td>BITSLICE[45].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[54].OUT_TMIN[18]</td><td>BITSLICE[46].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[54].OUT_TMIN[19]</td><td>BITSLICE[46].RX_Q0</td></tr>

<tr><td>CELL[54].OUT_TMIN[20]</td><td>BITSLICE[46].RX_Q1</td></tr>

<tr><td>CELL[54].OUT_TMIN[21]</td><td>BITSLICE[46].RX_Q2</td></tr>

<tr><td>CELL[54].OUT_TMIN[22]</td><td>BITSLICE[46].RX_Q3</td></tr>

<tr><td>CELL[54].OUT_TMIN[23]</td><td>BITSLICE[46].RX_Q4</td></tr>

<tr><td>CELL[54].OUT_TMIN[24]</td><td>BITSLICE[46].RX_Q5</td></tr>

<tr><td>CELL[54].OUT_TMIN[25]</td><td>BITSLICE[46].RX_Q6</td></tr>

<tr><td>CELL[54].OUT_TMIN[26]</td><td>BITSLICE[46].RX_Q7</td></tr>

<tr><td>CELL[54].OUT_TMIN[27]</td><td>BITSLICE[46].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[54].OUT_TMIN[28]</td><td>BITSLICE[46].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[54].OUT_TMIN[29]</td><td>BITSLICE[46].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[54].OUT_TMIN[30]</td><td>BITSLICE[46].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[54].OUT_TMIN[31]</td><td>BITSLICE[46].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[54].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B6</td></tr>

<tr><td>CELL[54].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK6</td></tr>

<tr><td>CELL[54].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B7</td></tr>

<tr><td>CELL[54].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B7</td></tr>

<tr><td>CELL[54].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B7</td></tr>

<tr><td>CELL[54].IMUX_BYP[6]</td><td>BITSLICE[45].TX_EN_VTC</td></tr>

<tr><td>CELL[54].IMUX_BYP[7]</td><td>BITSLICE[45].TX_CE_ODELAY</td></tr>

<tr><td>CELL[54].IMUX_BYP[8]</td><td>BITSLICE[45].RX_LD</td></tr>

<tr><td>CELL[54].IMUX_BYP[9]</td><td>BITSLICE[45].RX_INC</td></tr>

<tr><td>CELL[54].IMUX_BYP[10]</td><td>BITSLICE[45].RX_EN_VTC</td></tr>

<tr><td>CELL[54].IMUX_BYP[11]</td><td>BITSLICE[45].RX_CE_IDELAY</td></tr>

<tr><td>CELL[54].IMUX_BYP[12]</td><td>BITSLICE[45].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[54].IMUX_BYP[14]</td><td>BITSLICE[46].TX_LD</td></tr>

<tr><td>CELL[54].IMUX_BYP[15]</td><td>BITSLICE[46].TX_INC</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[46].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[46].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[46].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[46].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[46].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[46].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[47].RX_DATAIN1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[47].TX_D0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[47].TX_D4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[47].TX_D6</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[46].TX_CE_OFD</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[46].RX_CE_IFD</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[46].RX_DATAIN1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[46].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[46].TX_D0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[46].TX_D1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[46].TX_D2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[46].TX_D3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[46].TX_D4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[46].TX_D5</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[46].TX_D6</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[46].TX_D7</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[46].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[46].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[46].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[46].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[46].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[46].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[46].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[46].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[46].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[46].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[46].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[46].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[47].TX_T</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[47].TX_CE_OFD</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[47].RX_CE_IFD</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[47].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[47].TX_D1</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[47].TX_D2</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[47].TX_D3</td></tr>

<tr><td>CELL[54].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[47].TX_D5</td></tr>

<tr><td>CELL[55].OUT_TMIN[4]</td><td>BITSLICE[46].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[55].OUT_TMIN[5]</td><td>BITSLICE[46].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[55].OUT_TMIN[6]</td><td>BITSLICE[46].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[55].OUT_TMIN[7]</td><td>BITSLICE[46].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[55].OUT_TMIN[8]</td><td>BITSLICE[48].TX_T_OUT</td></tr>

<tr><td>CELL[55].OUT_TMIN[9]</td><td>BITSLICE[46].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[55].OUT_TMIN[10]</td><td>BITSLICE[46].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[55].OUT_TMIN[11]</td><td>BITSLICE[46].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[55].OUT_TMIN[12]</td><td>BITSLICE[46].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[55].OUT_TMIN[13]</td><td>BITSLICE[46].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[55].OUT_TMIN[14]</td><td>BITSLICE[46].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[55].OUT_TMIN[15]</td><td>BITSLICE[46].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[55].OUT_TMIN[16]</td><td>BITSLICE[46].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[55].OUT_TMIN[17]</td><td>BITSLICE[46].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[55].OUT_TMIN[18]</td><td>BITSLICE[47].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[55].OUT_TMIN[19]</td><td>BITSLICE[47].RX_Q0</td></tr>

<tr><td>CELL[55].OUT_TMIN[20]</td><td>BITSLICE[47].RX_Q1</td></tr>

<tr><td>CELL[55].OUT_TMIN[21]</td><td>BITSLICE[47].RX_Q2</td></tr>

<tr><td>CELL[55].OUT_TMIN[22]</td><td>BITSLICE[47].RX_Q3</td></tr>

<tr><td>CELL[55].OUT_TMIN[23]</td><td>BITSLICE[47].RX_Q4</td></tr>

<tr><td>CELL[55].OUT_TMIN[24]</td><td>BITSLICE[47].RX_Q5</td></tr>

<tr><td>CELL[55].OUT_TMIN[25]</td><td>BITSLICE[47].RX_Q6</td></tr>

<tr><td>CELL[55].OUT_TMIN[26]</td><td>BITSLICE[47].RX_Q7</td></tr>

<tr><td>CELL[55].OUT_TMIN[27]</td><td>BITSLICE[47].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[55].OUT_TMIN[28]</td><td>BITSLICE[47].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[55].OUT_TMIN[29]</td><td>BITSLICE[47].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[55].OUT_TMIN[30]</td><td>BITSLICE[47].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[55].OUT_TMIN[31]</td><td>BITSLICE[47].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[55].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B7</td></tr>

<tr><td>CELL[55].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK7</td></tr>

<tr><td>CELL[55].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B8</td></tr>

<tr><td>CELL[55].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B8</td></tr>

<tr><td>CELL[55].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B8</td></tr>

<tr><td>CELL[55].IMUX_BYP[6]</td><td>BITSLICE[46].TX_EN_VTC</td></tr>

<tr><td>CELL[55].IMUX_BYP[7]</td><td>BITSLICE[46].TX_CE_ODELAY</td></tr>

<tr><td>CELL[55].IMUX_BYP[8]</td><td>BITSLICE[46].RX_LD</td></tr>

<tr><td>CELL[55].IMUX_BYP[9]</td><td>BITSLICE[46].RX_INC</td></tr>

<tr><td>CELL[55].IMUX_BYP[10]</td><td>BITSLICE[46].RX_EN_VTC</td></tr>

<tr><td>CELL[55].IMUX_BYP[11]</td><td>BITSLICE[46].RX_CE_IDELAY</td></tr>

<tr><td>CELL[55].IMUX_BYP[12]</td><td>BITSLICE[46].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[55].IMUX_BYP[13]</td><td>BITSLICE[47].TX_LD</td></tr>

<tr><td>CELL[55].IMUX_BYP[14]</td><td>BITSLICE[47].TX_INC</td></tr>

<tr><td>CELL[55].IMUX_BYP[15]</td><td>BITSLICE[47].TX_EN_VTC</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[47].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[47].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[8]</td><td>BITSLICE_T[7].CNTVALUEIN1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[9]</td><td>BITSLICE_T[7].CNTVALUEIN3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[10]</td><td>BITSLICE_T[7].CNTVALUEIN7</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[11]</td><td>BITSLICE_CONTROL[7].CLB2RIU_NIBBLE_SEL</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[12]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS1_3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[13]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS0_1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[14]</td><td>BITSLICE_CONTROL[7].CLB2PHY_T_B1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[15]</td><td>BITSLICE_CONTROL[7].CLB2PHY_T_B3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[47].TX_D7</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[47].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[47].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[47].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[47].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[47].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[47].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[47].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[47].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[47].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[47].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[47].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[47].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[47].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[47].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[47].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[47].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[34]</td><td>BITSLICE_T[7].CNTVALUEIN0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[35]</td><td>BITSLICE_T[7].CNTVALUEIN2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[36]</td><td>BITSLICE_T[7].CNTVALUEIN4</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[37]</td><td>BITSLICE_T[7].CNTVALUEIN5</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[38]</td><td>BITSLICE_T[7].CNTVALUEIN6</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[39]</td><td>BITSLICE_T[7].CNTVALUEIN8</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[40]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS1_0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[41]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS1_1</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[42]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS1_2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[43]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS0_0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[44]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS0_2</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[45]</td><td>BITSLICE_CONTROL[7].CLB2PHY_WRCS0_3</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[46]</td><td>BITSLICE_CONTROL[7].CLB2PHY_T_B0</td></tr>

<tr><td>CELL[55].IMUX_IMUX_DELAY[47]</td><td>BITSLICE_CONTROL[7].CLB2PHY_T_B2</td></tr>

<tr><td>CELL[56].OUT_TMIN[4]</td><td>BITSLICE[47].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[56].OUT_TMIN[5]</td><td>BITSLICE[47].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[56].OUT_TMIN[6]</td><td>BITSLICE[47].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[56].OUT_TMIN[7]</td><td>BITSLICE[47].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[56].OUT_TMIN[8]</td><td>BITSLICE[49].TX_T_OUT</td></tr>

<tr><td>CELL[56].OUT_TMIN[9]</td><td>BITSLICE[47].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[56].OUT_TMIN[10]</td><td>BITSLICE[47].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[56].OUT_TMIN[11]</td><td>BITSLICE[47].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[56].OUT_TMIN[12]</td><td>BITSLICE[47].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[56].OUT_TMIN[13]</td><td>BITSLICE[47].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[56].OUT_TMIN[14]</td><td>BITSLICE[47].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[56].OUT_TMIN[15]</td><td>BITSLICE[47].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[56].OUT_TMIN[16]</td><td>BITSLICE[47].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[56].OUT_TMIN[17]</td><td>BITSLICE[47].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[56].OUT_TMIN[18]</td><td>BITSLICE_T[7].CNTVALUEOUT0</td></tr>

<tr><td>CELL[56].OUT_TMIN[19]</td><td>BITSLICE_T[7].CNTVALUEOUT1</td></tr>

<tr><td>CELL[56].OUT_TMIN[20]</td><td>BITSLICE_T[7].CNTVALUEOUT2</td></tr>

<tr><td>CELL[56].OUT_TMIN[21]</td><td>BITSLICE_T[7].CNTVALUEOUT3</td></tr>

<tr><td>CELL[56].OUT_TMIN[22]</td><td>BITSLICE_T[7].CNTVALUEOUT4</td></tr>

<tr><td>CELL[56].OUT_TMIN[23]</td><td>BITSLICE_T[7].CNTVALUEOUT5</td></tr>

<tr><td>CELL[56].OUT_TMIN[24]</td><td>BITSLICE_T[7].CNTVALUEOUT6</td></tr>

<tr><td>CELL[56].OUT_TMIN[25]</td><td>BITSLICE_T[7].CNTVALUEOUT7</td></tr>

<tr><td>CELL[56].OUT_TMIN[26]</td><td>BITSLICE_T[7].CNTVALUEOUT8</td></tr>

<tr><td>CELL[56].OUT_TMIN[27]</td><td>BITSLICE_CONTROL[7].PHY2CLB_PHY_RDY</td></tr>

<tr><td>CELL[56].OUT_TMIN[28]</td><td>BITSLICE_CONTROL[7].MASTER_PD_OUT</td></tr>

<tr><td>CELL[56].OUT_TMIN[29]</td><td>BITSLICE_CONTROL[7].PHY2CLB_FIXDLY_RDY</td></tr>

<tr><td>CELL[56].OUT_TMIN[30]</td><td>BITSLICE_CONTROL[7].CTRL_DLY_TEST_OUT</td></tr>

<tr><td>CELL[56].OUT_TMIN[31]</td><td>BITSLICE[50].TX_T_OUT</td></tr>

<tr><td>CELL[56].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B8</td></tr>

<tr><td>CELL[56].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK8</td></tr>

<tr><td>CELL[56].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].TRISTATE_ODELAY_RST_B1</td></tr>

<tr><td>CELL[56].IMUX_CTRL[6]</td><td>BITSLICE_CONTROL[7].REFCLK</td></tr>

<tr><td>CELL[56].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].CTRL_RST_B_UPP</td></tr>

<tr><td>CELL[56].IMUX_BYP[6]</td><td>BITSLICE[47].TX_CE_ODELAY</td></tr>

<tr><td>CELL[56].IMUX_BYP[8]</td><td>BITSLICE[47].RX_LD</td></tr>

<tr><td>CELL[56].IMUX_BYP[9]</td><td>BITSLICE[47].RX_INC</td></tr>

<tr><td>CELL[56].IMUX_BYP[10]</td><td>BITSLICE[47].RX_EN_VTC</td></tr>

<tr><td>CELL[56].IMUX_BYP[11]</td><td>BITSLICE[47].RX_CE_IDELAY</td></tr>

<tr><td>CELL[56].IMUX_BYP[12]</td><td>BITSLICE[47].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[56].IMUX_BYP[13]</td><td>BITSLICE_T[7].CE_OFD</td></tr>

<tr><td>CELL[56].IMUX_BYP[14]</td><td>BITSLICE_T[7].LD</td></tr>

<tr><td>CELL[56].IMUX_BYP[15]</td><td>BITSLICE_T[7].INC</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[48].RX_DATAIN1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[48].TX_D0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[48].TX_D4</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[48].TX_D6</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[48].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[48].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[48].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[48].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[48].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[48].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[16]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDEN0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[17]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDEN1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[18]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDEN2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[19]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDEN3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[20]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS1_0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[21]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS1_1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[22]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS1_2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[23]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS1_3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[24]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS0_0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[25]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS0_1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[26]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS0_2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[27]</td><td>BITSLICE_CONTROL[7].CLB2PHY_RDCS0_3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[48].TX_T</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[48].TX_CE_OFD</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[48].RX_CE_IFD</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[48].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[48].TX_D1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[48].TX_D2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[48].TX_D3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[48].TX_D5</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[48].TX_D7</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[48].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[48].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[48].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[48].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[48].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[48].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[48].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[48].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[48].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[56].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[48].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[57].OUT_TMIN[4]</td><td>BITSLICE[48].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[57].OUT_TMIN[5]</td><td>BITSLICE[48].RX_Q0</td></tr>

<tr><td>CELL[57].OUT_TMIN[6]</td><td>BITSLICE[48].RX_Q1</td></tr>

<tr><td>CELL[57].OUT_TMIN[7]</td><td>BITSLICE[48].RX_Q2</td></tr>

<tr><td>CELL[57].OUT_TMIN[8]</td><td>BITSLICE[48].RX_Q3</td></tr>

<tr><td>CELL[57].OUT_TMIN[9]</td><td>BITSLICE[48].RX_Q4</td></tr>

<tr><td>CELL[57].OUT_TMIN[10]</td><td>BITSLICE[48].RX_Q5</td></tr>

<tr><td>CELL[57].OUT_TMIN[11]</td><td>BITSLICE[48].RX_Q6</td></tr>

<tr><td>CELL[57].OUT_TMIN[12]</td><td>BITSLICE[48].RX_Q7</td></tr>

<tr><td>CELL[57].OUT_TMIN[13]</td><td>BITSLICE[48].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[57].OUT_TMIN[14]</td><td>BITSLICE[48].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[57].OUT_TMIN[15]</td><td>BITSLICE[48].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[57].OUT_TMIN[16]</td><td>BITSLICE[48].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[57].OUT_TMIN[17]</td><td>BITSLICE[48].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[57].OUT_TMIN[18]</td><td>BITSLICE[48].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[57].OUT_TMIN[19]</td><td>BITSLICE[48].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[57].OUT_TMIN[20]</td><td>BITSLICE[48].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[57].OUT_TMIN[21]</td><td>BITSLICE[48].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[57].OUT_TMIN[22]</td><td>BITSLICE[51].TX_T_OUT</td></tr>

<tr><td>CELL[57].OUT_TMIN[23]</td><td>BITSLICE[48].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[57].OUT_TMIN[24]</td><td>BITSLICE[48].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[57].OUT_TMIN[25]</td><td>BITSLICE[48].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[57].OUT_TMIN[26]</td><td>BITSLICE[48].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[57].OUT_TMIN[27]</td><td>BITSLICE[48].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[57].OUT_TMIN[28]</td><td>BITSLICE[48].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[57].OUT_TMIN[29]</td><td>BITSLICE[48].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[57].OUT_TMIN[30]</td><td>BITSLICE[48].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[57].OUT_TMIN[31]</td><td>BITSLICE[48].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[57].IMUX_CTRL[2]</td><td>BITSLICE_CONTROL[7].RIU_CLK, XIPHY_FEEDTHROUGH[3].CLB2PHY_CTRL_CLK_UPP</td></tr>

<tr><td>CELL[57].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B9</td></tr>

<tr><td>CELL[57].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B9</td></tr>

<tr><td>CELL[57].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B9</td></tr>

<tr><td>CELL[57].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B9</td></tr>

<tr><td>CELL[57].IMUX_BYP[6]</td><td>BITSLICE_T[7].CE_ODELAY</td></tr>

<tr><td>CELL[57].IMUX_BYP[7]</td><td>BITSLICE_CONTROL[7].EN_VTC</td></tr>

<tr><td>CELL[57].IMUX_BYP[8]</td><td>BITSLICE_CONTROL[7].CTRL_DLY_TEST_IN</td></tr>

<tr><td>CELL[57].IMUX_BYP[9]</td><td>BITSLICE[48].TX_LD</td></tr>

<tr><td>CELL[57].IMUX_BYP[10]</td><td>BITSLICE[48].TX_INC</td></tr>

<tr><td>CELL[57].IMUX_BYP[11]</td><td>BITSLICE[48].TX_EN_VTC</td></tr>

<tr><td>CELL[57].IMUX_BYP[12]</td><td>BITSLICE[48].TX_CE_ODELAY</td></tr>

<tr><td>CELL[57].IMUX_BYP[13]</td><td>BITSLICE[48].RX_LD</td></tr>

<tr><td>CELL[57].IMUX_BYP[14]</td><td>BITSLICE[48].RX_INC</td></tr>

<tr><td>CELL[57].IMUX_BYP[15]</td><td>BITSLICE[48].RX_EN_VTC</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[49].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[49].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[49].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[49].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[49].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[49].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[50].TX_T</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[50].RX_CE_IFD</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[50].TX_D1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[50].TX_D3</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[48].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[17]</td><td>BITSLICE[48].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[18]</td><td>BITSLICE[49].TX_T</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[19]</td><td>BITSLICE[49].TX_CE_OFD</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[20]</td><td>BITSLICE[49].RX_CE_IFD</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[21]</td><td>BITSLICE[49].RX_DATAIN1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[22]</td><td>BITSLICE[49].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[23]</td><td>BITSLICE[49].TX_D5</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[24]</td><td>BITSLICE[49].TX_D4</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[25]</td><td>BITSLICE[49].TX_D3</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[26]</td><td>BITSLICE[49].TX_D2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[27]</td><td>BITSLICE[49].TX_D1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[28]</td><td>BITSLICE[49].TX_D0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[29]</td><td>BITSLICE[49].TX_D6</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[30]</td><td>BITSLICE[49].TX_D7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[31]</td><td>BITSLICE[49].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[32]</td><td>BITSLICE[49].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[33]</td><td>BITSLICE[49].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[34]</td><td>BITSLICE[49].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[35]</td><td>BITSLICE[49].TX_CNTVALUEIN7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[36]</td><td>BITSLICE[49].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[37]</td><td>BITSLICE[49].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[38]</td><td>BITSLICE[49].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[39]</td><td>BITSLICE[49].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[40]</td><td>BITSLICE[49].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[41]</td><td>BITSLICE[49].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[42]</td><td>BITSLICE[49].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[43]</td><td>BITSLICE[50].TX_CE_OFD</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[44]</td><td>BITSLICE[50].RX_DATAIN1</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[45]</td><td>BITSLICE[50].CLB2PHY_FIFO_RDEN</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[46]</td><td>BITSLICE[50].TX_D0</td></tr>

<tr><td>CELL[57].IMUX_IMUX_DELAY[47]</td><td>BITSLICE[50].TX_D2</td></tr>

<tr><td>CELL[58].OUT_TMIN[4]</td><td>BITSLICE[49].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[58].OUT_TMIN[5]</td><td>BITSLICE[49].RX_Q0</td></tr>

<tr><td>CELL[58].OUT_TMIN[6]</td><td>BITSLICE[49].RX_Q1</td></tr>

<tr><td>CELL[58].OUT_TMIN[7]</td><td>BITSLICE[49].RX_Q2</td></tr>

<tr><td>CELL[58].OUT_TMIN[8]</td><td>BITSLICE[49].RX_Q3</td></tr>

<tr><td>CELL[58].OUT_TMIN[9]</td><td>BITSLICE[49].RX_Q4</td></tr>

<tr><td>CELL[58].OUT_TMIN[10]</td><td>BITSLICE[49].RX_Q5</td></tr>

<tr><td>CELL[58].OUT_TMIN[11]</td><td>BITSLICE[49].RX_Q6</td></tr>

<tr><td>CELL[58].OUT_TMIN[12]</td><td>BITSLICE[49].RX_Q7</td></tr>

<tr><td>CELL[58].OUT_TMIN[13]</td><td>BITSLICE[49].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[58].OUT_TMIN[14]</td><td>BITSLICE[49].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[58].OUT_TMIN[15]</td><td>BITSLICE[49].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[58].OUT_TMIN[16]</td><td>BITSLICE[49].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[58].OUT_TMIN[17]</td><td>BITSLICE[49].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[58].OUT_TMIN[18]</td><td>BITSLICE[49].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[58].OUT_TMIN[19]</td><td>BITSLICE[49].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[58].OUT_TMIN[20]</td><td>BITSLICE[49].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[58].OUT_TMIN[21]</td><td>BITSLICE[49].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[58].OUT_TMIN[23]</td><td>BITSLICE[49].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[58].OUT_TMIN[24]</td><td>BITSLICE[49].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[58].OUT_TMIN[25]</td><td>BITSLICE[49].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[58].OUT_TMIN[26]</td><td>BITSLICE[49].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[58].OUT_TMIN[27]</td><td>BITSLICE[49].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[58].OUT_TMIN[28]</td><td>BITSLICE[49].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[58].OUT_TMIN[29]</td><td>BITSLICE[49].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[58].OUT_TMIN[30]</td><td>BITSLICE[49].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[58].OUT_TMIN[31]</td><td>BITSLICE[49].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[58].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK9</td></tr>

<tr><td>CELL[58].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B10</td></tr>

<tr><td>CELL[58].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B10</td></tr>

<tr><td>CELL[58].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B10</td></tr>

<tr><td>CELL[58].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B10</td></tr>

<tr><td>CELL[58].IMUX_BYP[6]</td><td>BITSLICE[48].RX_CE_IDELAY</td></tr>

<tr><td>CELL[58].IMUX_BYP[7]</td><td>BITSLICE[48].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[58].IMUX_BYP[8]</td><td>BITSLICE[49].TX_LD</td></tr>

<tr><td>CELL[58].IMUX_BYP[9]</td><td>BITSLICE[49].TX_INC</td></tr>

<tr><td>CELL[58].IMUX_BYP[10]</td><td>BITSLICE[49].TX_EN_VTC</td></tr>

<tr><td>CELL[58].IMUX_BYP[11]</td><td>BITSLICE[49].TX_CE_ODELAY</td></tr>

<tr><td>CELL[58].IMUX_BYP[12]</td><td>BITSLICE[49].RX_LD</td></tr>

<tr><td>CELL[58].IMUX_BYP[13]</td><td>BITSLICE[49].RX_INC</td></tr>

<tr><td>CELL[58].IMUX_BYP[14]</td><td>BITSLICE[49].RX_EN_VTC</td></tr>

<tr><td>CELL[58].IMUX_BYP[15]</td><td>BITSLICE[49].RX_CE_IDELAY</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[50].TX_D5</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[50].TX_D6</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[50].TX_D7</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[50].TX_CNTVALUEIN0</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[50].TX_CNTVALUEIN1</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[50].TX_CNTVALUEIN2</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[50].TX_CNTVALUEIN3</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[50].TX_CNTVALUEIN4</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[50].TX_CNTVALUEIN5</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[50].TX_CNTVALUEIN6</td></tr>

<tr><td>CELL[58].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[50].TX_D4</td></tr>

<tr><td>CELL[59].OUT_TMIN[4]</td><td>BITSLICE[50].PHY2CLB_FIFO_EMPTY</td></tr>

<tr><td>CELL[59].OUT_TMIN[5]</td><td>BITSLICE[50].RX_Q0</td></tr>

<tr><td>CELL[59].OUT_TMIN[6]</td><td>BITSLICE[50].RX_Q1</td></tr>

<tr><td>CELL[59].OUT_TMIN[7]</td><td>BITSLICE[50].RX_Q2</td></tr>

<tr><td>CELL[59].OUT_TMIN[8]</td><td>BITSLICE[50].RX_Q3</td></tr>

<tr><td>CELL[59].OUT_TMIN[9]</td><td>BITSLICE[50].RX_Q4</td></tr>

<tr><td>CELL[59].OUT_TMIN[10]</td><td>BITSLICE[50].RX_Q5</td></tr>

<tr><td>CELL[59].OUT_TMIN[11]</td><td>BITSLICE[50].RX_Q6</td></tr>

<tr><td>CELL[59].OUT_TMIN[12]</td><td>BITSLICE[50].RX_Q7</td></tr>

<tr><td>CELL[59].OUT_TMIN[13]</td><td>BITSLICE[50].TX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[59].OUT_TMIN[14]</td><td>BITSLICE[50].TX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[59].OUT_TMIN[15]</td><td>BITSLICE[50].TX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[59].OUT_TMIN[16]</td><td>BITSLICE[50].TX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[59].OUT_TMIN[17]</td><td>BITSLICE[50].TX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[59].OUT_TMIN[18]</td><td>BITSLICE[50].TX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[59].OUT_TMIN[19]</td><td>BITSLICE[50].TX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[59].OUT_TMIN[20]</td><td>BITSLICE[50].TX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[59].OUT_TMIN[21]</td><td>BITSLICE[50].TX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[59].OUT_TMIN[23]</td><td>BITSLICE[50].RX_CNTVALUEOUT0</td></tr>

<tr><td>CELL[59].OUT_TMIN[24]</td><td>BITSLICE[50].RX_CNTVALUEOUT1</td></tr>

<tr><td>CELL[59].OUT_TMIN[25]</td><td>BITSLICE[50].RX_CNTVALUEOUT2</td></tr>

<tr><td>CELL[59].OUT_TMIN[26]</td><td>BITSLICE[50].RX_CNTVALUEOUT3</td></tr>

<tr><td>CELL[59].OUT_TMIN[27]</td><td>BITSLICE[50].RX_CNTVALUEOUT4</td></tr>

<tr><td>CELL[59].OUT_TMIN[28]</td><td>BITSLICE[50].RX_CNTVALUEOUT5</td></tr>

<tr><td>CELL[59].OUT_TMIN[29]</td><td>BITSLICE[50].RX_CNTVALUEOUT6</td></tr>

<tr><td>CELL[59].OUT_TMIN[30]</td><td>BITSLICE[50].RX_CNTVALUEOUT7</td></tr>

<tr><td>CELL[59].OUT_TMIN[31]</td><td>BITSLICE[50].RX_CNTVALUEOUT8</td></tr>

<tr><td>CELL[59].IMUX_CTRL[2]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK10</td></tr>

<tr><td>CELL[59].IMUX_CTRL[3]</td><td>XIPHY_FEEDTHROUGH[3].TXBIT_RST_B11</td></tr>

<tr><td>CELL[59].IMUX_CTRL[4]</td><td>XIPHY_FEEDTHROUGH[3].RXBIT_RST_B11</td></tr>

<tr><td>CELL[59].IMUX_CTRL[5]</td><td>XIPHY_FEEDTHROUGH[3].ODELAY_RST_B11</td></tr>

<tr><td>CELL[59].IMUX_CTRL[6]</td><td>XIPHY_FEEDTHROUGH[3].IDELAY_RST_B11</td></tr>

<tr><td>CELL[59].IMUX_CTRL[7]</td><td>XIPHY_FEEDTHROUGH[3].CLB2PHY_FIFO_CLK11</td></tr>

<tr><td>CELL[59].IMUX_BYP[6]</td><td>BITSLICE[49].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[59].IMUX_BYP[7]</td><td>BITSLICE[50].TX_LD</td></tr>

<tr><td>CELL[59].IMUX_BYP[8]</td><td>BITSLICE[50].TX_INC</td></tr>

<tr><td>CELL[59].IMUX_BYP[9]</td><td>BITSLICE[50].TX_EN_VTC</td></tr>

<tr><td>CELL[59].IMUX_BYP[10]</td><td>BITSLICE[50].TX_CE_ODELAY</td></tr>

<tr><td>CELL[59].IMUX_BYP[11]</td><td>BITSLICE[50].RX_LD</td></tr>

<tr><td>CELL[59].IMUX_BYP[12]</td><td>BITSLICE[50].RX_INC</td></tr>

<tr><td>CELL[59].IMUX_BYP[13]</td><td>BITSLICE[50].RX_EN_VTC</td></tr>

<tr><td>CELL[59].IMUX_BYP[14]</td><td>BITSLICE[50].RX_CE_IDELAY</td></tr>

<tr><td>CELL[59].IMUX_BYP[15]</td><td>BITSLICE[50].DYN_DCI_OUT_INT</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[6]</td><td>BITSLICE[50].TX_CNTVALUEIN8</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[7]</td><td>BITSLICE[50].RX_CNTVALUEIN0</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[8]</td><td>BITSLICE[50].RX_CNTVALUEIN1</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[9]</td><td>BITSLICE[50].RX_CNTVALUEIN2</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[10]</td><td>BITSLICE[50].RX_CNTVALUEIN3</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[11]</td><td>BITSLICE[50].RX_CNTVALUEIN4</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[12]</td><td>BITSLICE[50].RX_CNTVALUEIN5</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[13]</td><td>BITSLICE[50].RX_CNTVALUEIN6</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[14]</td><td>BITSLICE[50].RX_CNTVALUEIN7</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[15]</td><td>BITSLICE[50].RX_CNTVALUEIN8</td></tr>

<tr><td>CELL[59].IMUX_IMUX_DELAY[16]</td><td>BITSLICE[50].TX_CNTVALUEIN7</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../ultrascale/io/hrio.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../ultrascale/io/cmt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../ultrascale/io/hrio.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../ultrascale/io/cmt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
