# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/exynos850-clock.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Clock bindings for Samsung Exynos850 clock controller

maintainers:
  - Sam Protsenko <semen.protsenko@linaro.org>

description: |
  The Exynos850 clock controller generates and supplies clock to various
  controllers within the SoC. Each clock is assigned an identifier and client
  nodes can use this identifier to specify the clock which they consume.

  All available clocks are defined as preprocessor macros in
  dt-bindings/clock/exynos850.h header and can be used in device tree sources.

properties:
  compatible:
    const: samsung,exynos850-clock

  reg:
    maxItems: 1

  '#clock-cells':
    const: 1

required:
  - compatible
  - reg
  - '#clock-cells'

additionalProperties: false

examples:
  # Clock controller node
  - |
    clock: clock-controller@0x120e0000 {
        compatible = "samsung,exynos850-clock";
        reg = <0x0 0x120e0000 0x8000>;
        #clock-cells = <1>;
    };

  # Required external clocks (should be provided in particular board DTS)
  - |
    fixed-rate-clocks {
        oscclk {
            compatible = "samsung,exynos850-oscclk";
            clock-frequency = <26000000>;
        };
    };

  # UART controller node that consumes the clock generated by the clock
  # controller
  - |
    #include <dt-bindings/clock/exynos850.h>

    serial_0: uart@13820000 {
        compatible = "samsung,exynos850-uart";
        reg = <0x0 0x13820000 0x100>;
        interrupts = <GIC_SPI INTREQ__UART IRQ_TYPE_LEVEL_HIGH>;
        pinctrl-names = "default";
        pinctrl-0 = <&uart0_bus>;
        clocks = <&clock GATE_UART_QCH>, <&clock DOUT_UART>;
        clock-names = "gate_uart_clk0", "uart";
    };

...
