0.7
2020.2
May  7 2023
15:24:31
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_bin2BCD_0_1/sim/design_1_bin2BCD_0_1.v,1703103646,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,,design_1_bin2BCD_0_1,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_seg7display_0_0/sim/design_1_seg7display_0_0.v,1703103647,verilog,,,,design_1_seg7display_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1703103646,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,,design_1_xlconcat_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,1703103646,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,,design_1_xlconstant_0_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,1703103647,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ipshared/7665/src/seg7display.v,,design_1_xlconstant_1_0,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ipshared/6569/src/bin2BCD.v,1703103646,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_bin2BCD_0_1/sim/design_1_bin2BCD_0_1.v,,bin2BCD,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ipshared/7665/src/seg7display.v,1703103647,verilog,,C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/ip/design_1_seg7display_0_0/sim/design_1_seg7display_0_0.v,,seg7display,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.ip_user_files/bd/design_1/sim/design_1.vhd,1703103646,vhdl,,,,design_1,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.srcs/sim_1/new/testBench.vhd,1703104103,vhdl,,,,cfg_tb_design_1_wrapper;tb_design_1_wrapper,,,,,,,,
C:/Users/tolga/Desktop/vivado_test/lab_8/lab_8.srcs/sources_1/imports/hdl/design_1_wrapper.vhd,1703103550,vhdl,,,,design_1_wrapper,,,,,,,,
