$comment
	File created using the following command:
		vcd file Projeto1.msim.vcd -direction
$end
$date
	Thu Oct 07 14:29:01 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module projeto1_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d REG_A [7] $end
$var wire 1 e REG_A [6] $end
$var wire 1 f REG_A [5] $end
$var wire 1 g REG_A [4] $end
$var wire 1 h REG_A [3] $end
$var wire 1 i REG_A [2] $end
$var wire 1 j REG_A [1] $end
$var wire 1 k REG_A [0] $end
$var wire 1 l SW [9] $end
$var wire 1 m SW [8] $end
$var wire 1 n SW [7] $end
$var wire 1 o SW [6] $end
$var wire 1 p SW [5] $end
$var wire 1 q SW [4] $end
$var wire 1 r SW [3] $end
$var wire 1 s SW [2] $end
$var wire 1 t SW [1] $end
$var wire 1 u SW [0] $end

$scope module i1 $end
$var wire 1 v gnd $end
$var wire 1 w vcc $end
$var wire 1 x unknown $end
$var wire 1 y devoe $end
$var wire 1 z devclrn $end
$var wire 1 { devpor $end
$var wire 1 | ww_devoe $end
$var wire 1 } ww_devclrn $end
$var wire 1 ~ ww_devpor $end
$var wire 1 !! ww_CLOCK_50 $end
$var wire 1 "! ww_KEY [3] $end
$var wire 1 #! ww_KEY [2] $end
$var wire 1 $! ww_KEY [1] $end
$var wire 1 %! ww_KEY [0] $end
$var wire 1 &! ww_FPGA_RESET_N $end
$var wire 1 '! ww_SW [9] $end
$var wire 1 (! ww_SW [8] $end
$var wire 1 )! ww_SW [7] $end
$var wire 1 *! ww_SW [6] $end
$var wire 1 +! ww_SW [5] $end
$var wire 1 ,! ww_SW [4] $end
$var wire 1 -! ww_SW [3] $end
$var wire 1 .! ww_SW [2] $end
$var wire 1 /! ww_SW [1] $end
$var wire 1 0! ww_SW [0] $end
$var wire 1 1! ww_HEX0 [6] $end
$var wire 1 2! ww_HEX0 [5] $end
$var wire 1 3! ww_HEX0 [4] $end
$var wire 1 4! ww_HEX0 [3] $end
$var wire 1 5! ww_HEX0 [2] $end
$var wire 1 6! ww_HEX0 [1] $end
$var wire 1 7! ww_HEX0 [0] $end
$var wire 1 8! ww_HEX1 [6] $end
$var wire 1 9! ww_HEX1 [5] $end
$var wire 1 :! ww_HEX1 [4] $end
$var wire 1 ;! ww_HEX1 [3] $end
$var wire 1 <! ww_HEX1 [2] $end
$var wire 1 =! ww_HEX1 [1] $end
$var wire 1 >! ww_HEX1 [0] $end
$var wire 1 ?! ww_HEX2 [6] $end
$var wire 1 @! ww_HEX2 [5] $end
$var wire 1 A! ww_HEX2 [4] $end
$var wire 1 B! ww_HEX2 [3] $end
$var wire 1 C! ww_HEX2 [2] $end
$var wire 1 D! ww_HEX2 [1] $end
$var wire 1 E! ww_HEX2 [0] $end
$var wire 1 F! ww_HEX3 [6] $end
$var wire 1 G! ww_HEX3 [5] $end
$var wire 1 H! ww_HEX3 [4] $end
$var wire 1 I! ww_HEX3 [3] $end
$var wire 1 J! ww_HEX3 [2] $end
$var wire 1 K! ww_HEX3 [1] $end
$var wire 1 L! ww_HEX3 [0] $end
$var wire 1 M! ww_HEX4 [6] $end
$var wire 1 N! ww_HEX4 [5] $end
$var wire 1 O! ww_HEX4 [4] $end
$var wire 1 P! ww_HEX4 [3] $end
$var wire 1 Q! ww_HEX4 [2] $end
$var wire 1 R! ww_HEX4 [1] $end
$var wire 1 S! ww_HEX4 [0] $end
$var wire 1 T! ww_HEX5 [6] $end
$var wire 1 U! ww_HEX5 [5] $end
$var wire 1 V! ww_HEX5 [4] $end
$var wire 1 W! ww_HEX5 [3] $end
$var wire 1 X! ww_HEX5 [2] $end
$var wire 1 Y! ww_HEX5 [1] $end
$var wire 1 Z! ww_HEX5 [0] $end
$var wire 1 [! ww_PC_OUT [8] $end
$var wire 1 \! ww_PC_OUT [7] $end
$var wire 1 ]! ww_PC_OUT [6] $end
$var wire 1 ^! ww_PC_OUT [5] $end
$var wire 1 _! ww_PC_OUT [4] $end
$var wire 1 `! ww_PC_OUT [3] $end
$var wire 1 a! ww_PC_OUT [2] $end
$var wire 1 b! ww_PC_OUT [1] $end
$var wire 1 c! ww_PC_OUT [0] $end
$var wire 1 d! ww_REG_A [7] $end
$var wire 1 e! ww_REG_A [6] $end
$var wire 1 f! ww_REG_A [5] $end
$var wire 1 g! ww_REG_A [4] $end
$var wire 1 h! ww_REG_A [3] $end
$var wire 1 i! ww_REG_A [2] $end
$var wire 1 j! ww_REG_A [1] $end
$var wire 1 k! ww_REG_A [0] $end
$var wire 1 l! ww_LEDR [9] $end
$var wire 1 m! ww_LEDR [8] $end
$var wire 1 n! ww_LEDR [7] $end
$var wire 1 o! ww_LEDR [6] $end
$var wire 1 p! ww_LEDR [5] $end
$var wire 1 q! ww_LEDR [4] $end
$var wire 1 r! ww_LEDR [3] $end
$var wire 1 s! ww_LEDR [2] $end
$var wire 1 t! ww_LEDR [1] $end
$var wire 1 u! ww_LEDR [0] $end
$var wire 1 v! \HEX0[0]~output_o\ $end
$var wire 1 w! \HEX0[1]~output_o\ $end
$var wire 1 x! \HEX0[2]~output_o\ $end
$var wire 1 y! \HEX0[3]~output_o\ $end
$var wire 1 z! \HEX0[4]~output_o\ $end
$var wire 1 {! \HEX0[5]~output_o\ $end
$var wire 1 |! \HEX0[6]~output_o\ $end
$var wire 1 }! \HEX1[0]~output_o\ $end
$var wire 1 ~! \HEX1[1]~output_o\ $end
$var wire 1 !" \HEX1[2]~output_o\ $end
$var wire 1 "" \HEX1[3]~output_o\ $end
$var wire 1 #" \HEX1[4]~output_o\ $end
$var wire 1 $" \HEX1[5]~output_o\ $end
$var wire 1 %" \HEX1[6]~output_o\ $end
$var wire 1 &" \HEX2[0]~output_o\ $end
$var wire 1 '" \HEX2[1]~output_o\ $end
$var wire 1 (" \HEX2[2]~output_o\ $end
$var wire 1 )" \HEX2[3]~output_o\ $end
$var wire 1 *" \HEX2[4]~output_o\ $end
$var wire 1 +" \HEX2[5]~output_o\ $end
$var wire 1 ," \HEX2[6]~output_o\ $end
$var wire 1 -" \HEX3[0]~output_o\ $end
$var wire 1 ." \HEX3[1]~output_o\ $end
$var wire 1 /" \HEX3[2]~output_o\ $end
$var wire 1 0" \HEX3[3]~output_o\ $end
$var wire 1 1" \HEX3[4]~output_o\ $end
$var wire 1 2" \HEX3[5]~output_o\ $end
$var wire 1 3" \HEX3[6]~output_o\ $end
$var wire 1 4" \HEX4[0]~output_o\ $end
$var wire 1 5" \HEX4[1]~output_o\ $end
$var wire 1 6" \HEX4[2]~output_o\ $end
$var wire 1 7" \HEX4[3]~output_o\ $end
$var wire 1 8" \HEX4[4]~output_o\ $end
$var wire 1 9" \HEX4[5]~output_o\ $end
$var wire 1 :" \HEX4[6]~output_o\ $end
$var wire 1 ;" \HEX5[0]~output_o\ $end
$var wire 1 <" \HEX5[1]~output_o\ $end
$var wire 1 =" \HEX5[2]~output_o\ $end
$var wire 1 >" \HEX5[3]~output_o\ $end
$var wire 1 ?" \HEX5[4]~output_o\ $end
$var wire 1 @" \HEX5[5]~output_o\ $end
$var wire 1 A" \HEX5[6]~output_o\ $end
$var wire 1 B" \PC_OUT[0]~output_o\ $end
$var wire 1 C" \PC_OUT[1]~output_o\ $end
$var wire 1 D" \PC_OUT[2]~output_o\ $end
$var wire 1 E" \PC_OUT[3]~output_o\ $end
$var wire 1 F" \PC_OUT[4]~output_o\ $end
$var wire 1 G" \PC_OUT[5]~output_o\ $end
$var wire 1 H" \PC_OUT[6]~output_o\ $end
$var wire 1 I" \PC_OUT[7]~output_o\ $end
$var wire 1 J" \PC_OUT[8]~output_o\ $end
$var wire 1 K" \REG_A[0]~output_o\ $end
$var wire 1 L" \REG_A[1]~output_o\ $end
$var wire 1 M" \REG_A[2]~output_o\ $end
$var wire 1 N" \REG_A[3]~output_o\ $end
$var wire 1 O" \REG_A[4]~output_o\ $end
$var wire 1 P" \REG_A[5]~output_o\ $end
$var wire 1 Q" \REG_A[6]~output_o\ $end
$var wire 1 R" \REG_A[7]~output_o\ $end
$var wire 1 S" \LEDR[0]~output_o\ $end
$var wire 1 T" \LEDR[1]~output_o\ $end
$var wire 1 U" \LEDR[2]~output_o\ $end
$var wire 1 V" \LEDR[3]~output_o\ $end
$var wire 1 W" \LEDR[4]~output_o\ $end
$var wire 1 X" \LEDR[5]~output_o\ $end
$var wire 1 Y" \LEDR[6]~output_o\ $end
$var wire 1 Z" \LEDR[7]~output_o\ $end
$var wire 1 [" \LEDR[8]~output_o\ $end
$var wire 1 \" \LEDR[9]~output_o\ $end
$var wire 1 ]" \CLOCK_50~input_o\ $end
$var wire 1 ^" \MEMORIA_INTRUCAO|memROM~6_combout\ $end
$var wire 1 _" \MEMORIA_INTRUCAO|memROM~7_combout\ $end
$var wire 1 `" \CPU|LOGICA_DE_DESVIO|Saida[0]~0_combout\ $end
$var wire 1 a" \MEMORIA_INTRUCAO|memROM~4_combout\ $end
$var wire 1 b" \MEMORIA_INTRUCAO|memROM~5_combout\ $end
$var wire 1 c" \CPU|LOGICA_DE_DESVIO|Saida[1]~1_combout\ $end
$var wire 1 d" \CPU|DECODIFICADOR_INSTRUCAO|Mux0~0_combout\ $end
$var wire 1 e" \MEMORIA_INTRUCAO|memROM~10_combout\ $end
$var wire 1 f" \MEMORIA_INTRUCAO|memROM~18_combout\ $end
$var wire 1 g" \MEMORIA_INTRUCAO|memROM~14_combout\ $end
$var wire 1 h" \MEMORIA_INTRUCAO|memROM~15_combout\ $end
$var wire 1 i" \MEMORIA_INTRUCAO|memROM~16_combout\ $end
$var wire 1 j" \CPU|MUX2|Equal1~0_combout\ $end
$var wire 1 k" \CPU|SOMADOR|Add0~2\ $end
$var wire 1 l" \CPU|SOMADOR|Add0~6\ $end
$var wire 1 m" \CPU|SOMADOR|Add0~10\ $end
$var wire 1 n" \CPU|SOMADOR|Add0~14\ $end
$var wire 1 o" \CPU|SOMADOR|Add0~18\ $end
$var wire 1 p" \CPU|SOMADOR|Add0~22\ $end
$var wire 1 q" \CPU|SOMADOR|Add0~25_sumout\ $end
$var wire 1 r" \CPU|MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 s" \CPU|SOMADOR|Add0~26\ $end
$var wire 1 t" \CPU|SOMADOR|Add0~29_sumout\ $end
$var wire 1 u" \CPU|MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 v" \MEMORIA_INTRUCAO|memROM~0_combout\ $end
$var wire 1 w" \MEMORIA_INTRUCAO|memROM~21_combout\ $end
$var wire 1 x" \CPU|DECODIFICADOR_INSTRUCAO|Mux7~0_combout\ $end
$var wire 1 y" \CPU|ULA1|Equal0~0_combout\ $end
$var wire 1 z" \CPU|DECODIFICADOR_INSTRUCAO|Mux5~0_combout\ $end
$var wire 1 {" \MEMORIA_DADOS|dado_out~0_combout\ $end
$var wire 1 |" \SW[4]~input_o\ $end
$var wire 1 }" \MEMORIA_INTRUCAO|memROM~22_combout\ $end
$var wire 1 ~" \MEMORIA_INTRUCAO|memROM~17_combout\ $end
$var wire 1 !# \MEMORIA_INTRUCAO|memROM~20_combout\ $end
$var wire 1 "# \CPU|DECODIFICADOR_INSTRUCAO|Mux6~0_combout\ $end
$var wire 1 ## \CPU|BANCO_REG|Habilita_reg0~combout\ $end
$var wire 1 $# \CPU|BANCO_REG|Mux3~0_combout\ $end
$var wire 1 %# \MEMORIA_DADOS|ram~552_combout\ $end
$var wire 1 &# \MEMORIA_DADOS|ram~19_q\ $end
$var wire 1 '# \MEMORIA_DADOS|ram~551_combout\ $end
$var wire 1 (# \MEMORIA_DADOS|ram~27_q\ $end
$var wire 1 )# \MEMORIA_DADOS|ram~550_combout\ $end
$var wire 1 *# \MEMORIA_DADOS|ram~35_q\ $end
$var wire 1 +# \MEMORIA_DADOS|ram~535_combout\ $end
$var wire 1 ,# \MEMORIA_DADOS|ram~561_combout\ $end
$var wire 1 -# \MEMORIA_INTRUCAO|memROM~8_combout\ $end
$var wire 1 .# \MEMORIA_INTRUCAO|memROM~19_combout\ $end
$var wire 1 /# \MEMORIA_DADOS|ram~536_combout\ $end
$var wire 1 0# \CPU|MUX1|saida_MUX[4]~5_combout\ $end
$var wire 1 1# \CPU|ULA1|Equal1~0_combout\ $end
$var wire 1 2# \CPU|BANCO_REG|Mux4~0_combout\ $end
$var wire 1 3# \MEMORIA_DADOS|ram~26_q\ $end
$var wire 1 4# \MEMORIA_DADOS|ram~18_q\ $end
$var wire 1 5# \MEMORIA_DADOS|ram~565_combout\ $end
$var wire 1 6# \MEMORIA_DADOS|ram~34_q\ $end
$var wire 1 7# \MEMORIA_DADOS|ram~533_combout\ $end
$var wire 1 8# \MEMORIA_DADOS|ram~534_combout\ $end
$var wire 1 9# \SW[3]~input_o\ $end
$var wire 1 :# \CPU|MUX1|saida_MUX[3]~4_combout\ $end
$var wire 1 ;# \CPU|BANCO_REG|Mux5~0_combout\ $end
$var wire 1 <# \MEMORIA_DADOS|ram~17_q\ $end
$var wire 1 =# \MEMORIA_DADOS|ram~33_q\ $end
$var wire 1 ># \MEMORIA_DADOS|ram~547_combout\ $end
$var wire 1 ?# \MEMORIA_DADOS|ram~25_q\ $end
$var wire 1 @# \MEMORIA_DADOS|ram~548_combout\ $end
$var wire 1 A# \MEMORIA_DADOS|ram~549_combout\ $end
$var wire 1 B# \MEMORIA_DADOS|ram~532_combout\ $end
$var wire 1 C# \SW[2]~input_o\ $end
$var wire 1 D# \CPU|MUX1|saida_MUX[2]~3_combout\ $end
$var wire 1 E# \CPU|BANCO_REG|Mux6~0_combout\ $end
$var wire 1 F# \MEMORIA_DADOS|ram~16_q\ $end
$var wire 1 G# \MEMORIA_DADOS|ram~24_q\ $end
$var wire 1 H# \MEMORIA_DADOS|ram~544_combout\ $end
$var wire 1 I# \MEMORIA_DADOS|ram~32_q\ $end
$var wire 1 J# \MEMORIA_DADOS|ram~545_combout\ $end
$var wire 1 K# \MEMORIA_DADOS|ram~546_combout\ $end
$var wire 1 L# \MEMORIA_DADOS|ram~531_combout\ $end
$var wire 1 M# \SW[1]~input_o\ $end
$var wire 1 N# \CPU|MUX1|saida_MUX[1]~2_combout\ $end
$var wire 1 O# \MEMORIA_DADOS|ram~15_q\ $end
$var wire 1 P# \MEMORIA_DADOS|ram~527_combout\ $end
$var wire 1 Q# \MEMORIA_DADOS|ram~23_q\ $end
$var wire 1 R# \MEMORIA_DADOS|ram~528_combout\ $end
$var wire 1 S# \MEMORIA_DADOS|ram~31_q\ $end
$var wire 1 T# \MEMORIA_DADOS|ram~529_combout\ $end
$var wire 1 U# \MEMORIA_DADOS|ram~530_combout\ $end
$var wire 1 V# \FPGA_RESET_N~input_o\ $end
$var wire 1 W# \SW[8]~input_o\ $end
$var wire 1 X# \KEY[3]~input_o\ $end
$var wire 1 Y# \KEY[1]~input_o\ $end
$var wire 1 Z# \CPU|MUX1|saida_MUX[0]~10_combout\ $end
$var wire 1 [# \comb~1_combout\ $end
$var wire 1 \# \KEY[0]~input_o\ $end
$var wire 1 ]# \detectorSub0|saidaQ~0_combout\ $end
$var wire 1 ^# \detectorSub0|saidaQ~q\ $end
$var wire 1 _# \detectorSub0|saida~combout\ $end
$var wire 1 `# \comb~2_combout\ $end
$var wire 1 a# \MEMORIA_INTRUCAO|memROM~9_combout\ $end
$var wire 1 b# \comb~6_combout\ $end
$var wire 1 c# \comb~7_combout\ $end
$var wire 1 d# \FLIP_FLOP_DM|DOUT~q\ $end
$var wire 1 e# \SW[0]~input_o\ $end
$var wire 1 f# \KEY[2]~input_o\ $end
$var wire 1 g# \SW[9]~input_o\ $end
$var wire 1 h# \CPU|MUX1|saida_MUX[0]~9_combout\ $end
$var wire 1 i# \CPU|MUX1|saida_MUX[0]~11_combout\ $end
$var wire 1 j# \CPU|DECODIFICADOR_INSTRUCAO|Mux10~0_combout\ $end
$var wire 1 k# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 l# \CPU|MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 m# \CPU|BANCO_REG|Habilita_reg1~combout\ $end
$var wire 1 n# \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 o# \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 p# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 q# \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 r# \CPU|ULA1|Add1~18\ $end
$var wire 1 s# \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 t# \CPU|ULA1|Add0~2\ $end
$var wire 1 u# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 v# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 w# \CPU|ULA1|Add1~22\ $end
$var wire 1 x# \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 y# \CPU|ULA1|Add0~6\ $end
$var wire 1 z# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 {# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 |# \CPU|ULA1|Add1~26\ $end
$var wire 1 }# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 ~# \CPU|ULA1|Add0~10\ $end
$var wire 1 !$ \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 "$ \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 #$ \CPU|ULA1|Add0~14\ $end
$var wire 1 $$ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 %$ \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 &$ \CPU|ULA1|Add1~30\ $end
$var wire 1 '$ \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 ($ \CPU|BANCO_REG|Mux2~0_combout\ $end
$var wire 1 )$ \MEMORIA_DADOS|ram~36_q\ $end
$var wire 1 *$ \MEMORIA_DADOS|ram~20_q\ $end
$var wire 1 +$ \MEMORIA_DADOS|ram~557_combout\ $end
$var wire 1 ,$ \MEMORIA_DADOS|ram~28_q\ $end
$var wire 1 -$ \MEMORIA_DADOS|ram~537_combout\ $end
$var wire 1 .$ \MEMORIA_DADOS|ram~538_combout\ $end
$var wire 1 /$ \SW[5]~input_o\ $end
$var wire 1 0$ \CPU|MUX1|saida_MUX[5]~6_combout\ $end
$var wire 1 1$ \CPU|ULA1|Add0~18\ $end
$var wire 1 2$ \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 3$ \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 4$ \CPU|ULA1|Add1~2\ $end
$var wire 1 5$ \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 6$ \CPU|BANCO_REG|Mux1~0_combout\ $end
$var wire 1 7$ \MEMORIA_DADOS|ram~21_q\ $end
$var wire 1 8$ \MEMORIA_DADOS|ram~37_q\ $end
$var wire 1 9$ \MEMORIA_DADOS|ram~29_q\ $end
$var wire 1 :$ \MEMORIA_DADOS|ram~539_combout\ $end
$var wire 1 ;$ \MEMORIA_DADOS|ram~540_combout\ $end
$var wire 1 <$ \MEMORIA_DADOS|ram~541_combout\ $end
$var wire 1 =$ \SW[6]~input_o\ $end
$var wire 1 >$ \CPU|MUX1|saida_MUX[6]~7_combout\ $end
$var wire 1 ?$ \CPU|ULA1|Add0~22\ $end
$var wire 1 @$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 A$ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 B$ \CPU|ULA1|Add1~6\ $end
$var wire 1 C$ \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 D$ \SW[7]~input_o\ $end
$var wire 1 E$ \CPU|BANCO_REG|Mux0~0_combout\ $end
$var wire 1 F$ \MEMORIA_DADOS|ram~30_q\ $end
$var wire 1 G$ \MEMORIA_DADOS|ram~22_q\ $end
$var wire 1 H$ \MEMORIA_DADOS|ram~553_combout\ $end
$var wire 1 I$ \MEMORIA_DADOS|ram~38_q\ $end
$var wire 1 J$ \MEMORIA_DADOS|ram~542_combout\ $end
$var wire 1 K$ \MEMORIA_DADOS|ram~543_combout\ $end
$var wire 1 L$ \CPU|MUX1|saida_MUX[7]~8_combout\ $end
$var wire 1 M$ \CPU|ULA1|Add0~26\ $end
$var wire 1 N$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 O$ \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 P$ \CPU|ULA1|Add1~10\ $end
$var wire 1 Q$ \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 R$ \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 S$ \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 T$ \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 U$ \CPU|FLAG|DOUT~3_combout\ $end
$var wire 1 V$ \CPU|FLAG|DOUT~q\ $end
$var wire 1 W$ \CPU|LOGICA_DE_DESVIO|Saida[0]~2_combout\ $end
$var wire 1 X$ \CPU|SOMADOR|Add0~17_sumout\ $end
$var wire 1 Y$ \CPU|MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 Z$ \MEMORIA_INTRUCAO|memROM~1_combout\ $end
$var wire 1 [$ \MEMORIA_INTRUCAO|memROM~13_combout\ $end
$var wire 1 \$ \CPU|MUX2|Equal2~0_combout\ $end
$var wire 1 ]$ \CPU|SOMADOR|Add0~13_sumout\ $end
$var wire 1 ^$ \CPU|MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 _$ \MEMORIA_INTRUCAO|memROM~3_combout\ $end
$var wire 1 `$ \CPU|SOMADOR|Add0~9_sumout\ $end
$var wire 1 a$ \CPU|MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 b$ \MEMORIA_INTRUCAO|memROM~11_combout\ $end
$var wire 1 c$ \CPU|SOMADOR|Add0~5_sumout\ $end
$var wire 1 d$ \CPU|MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 e$ \MEMORIA_INTRUCAO|memROM~2_combout\ $end
$var wire 1 f$ \CPU|SOMADOR|Add0~1_sumout\ $end
$var wire 1 g$ \CPU|MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 h$ \MEMORIA_INTRUCAO|memROM~12_combout\ $end
$var wire 1 i$ \CPU|SOMADOR|Add0~21_sumout\ $end
$var wire 1 j$ \CPU|MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 k$ \CPU|BANCO_REG|Mux7~0_combout\ $end
$var wire 1 l$ \CPU|DECODIFICADOR_INSTRUCAO|Mux11~0_combout\ $end
$var wire 1 m$ \comb~0_combout\ $end
$var wire 1 n$ \comb~3_combout\ $end
$var wire 1 o$ \DECOD_HEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p$ \DECOD_HEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q$ \DECOD_HEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r$ \DECOD_HEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s$ \DECOD_HEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t$ \DECOD_HEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u$ \DECOD_HEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v$ \CPU|SOMADOR|Add0~30\ $end
$var wire 1 w$ \CPU|SOMADOR|Add0~33_sumout\ $end
$var wire 1 x$ \CPU|MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 y$ \comb~4_combout\ $end
$var wire 1 z$ \FF_LEDR8|DOUT~0_combout\ $end
$var wire 1 {$ \FF_LEDR8|DOUT~q\ $end
$var wire 1 |$ \comb~5_combout\ $end
$var wire 1 }$ \FF_LEDR9|DOUT~0_combout\ $end
$var wire 1 ~$ \FF_LEDR9|DOUT~q\ $end
$var wire 1 !% \CPU|PC|DOUT\ [8] $end
$var wire 1 "% \CPU|PC|DOUT\ [7] $end
$var wire 1 #% \CPU|PC|DOUT\ [6] $end
$var wire 1 $% \CPU|PC|DOUT\ [5] $end
$var wire 1 %% \CPU|PC|DOUT\ [4] $end
$var wire 1 &% \CPU|PC|DOUT\ [3] $end
$var wire 1 '% \CPU|PC|DOUT\ [2] $end
$var wire 1 (% \CPU|PC|DOUT\ [1] $end
$var wire 1 )% \CPU|PC|DOUT\ [0] $end
$var wire 1 *% \CPU|REG_END_RET|DOUT\ [8] $end
$var wire 1 +% \CPU|REG_END_RET|DOUT\ [7] $end
$var wire 1 ,% \CPU|REG_END_RET|DOUT\ [6] $end
$var wire 1 -% \CPU|REG_END_RET|DOUT\ [5] $end
$var wire 1 .% \CPU|REG_END_RET|DOUT\ [4] $end
$var wire 1 /% \CPU|REG_END_RET|DOUT\ [3] $end
$var wire 1 0% \CPU|REG_END_RET|DOUT\ [2] $end
$var wire 1 1% \CPU|REG_END_RET|DOUT\ [1] $end
$var wire 1 2% \CPU|REG_END_RET|DOUT\ [0] $end
$var wire 1 3% \REG_HEX3|DOUT\ [3] $end
$var wire 1 4% \REG_HEX3|DOUT\ [2] $end
$var wire 1 5% \REG_HEX3|DOUT\ [1] $end
$var wire 1 6% \REG_HEX3|DOUT\ [0] $end
$var wire 1 7% \CPU|BANCO_REG|Entrada_reg1\ [7] $end
$var wire 1 8% \CPU|BANCO_REG|Entrada_reg1\ [6] $end
$var wire 1 9% \CPU|BANCO_REG|Entrada_reg1\ [5] $end
$var wire 1 :% \CPU|BANCO_REG|Entrada_reg1\ [4] $end
$var wire 1 ;% \CPU|BANCO_REG|Entrada_reg1\ [3] $end
$var wire 1 <% \CPU|BANCO_REG|Entrada_reg1\ [2] $end
$var wire 1 =% \CPU|BANCO_REG|Entrada_reg1\ [1] $end
$var wire 1 >% \CPU|BANCO_REG|Entrada_reg1\ [0] $end
$var wire 1 ?% \CPU|BANCO_REG|REG_1|DOUT\ [7] $end
$var wire 1 @% \CPU|BANCO_REG|REG_1|DOUT\ [6] $end
$var wire 1 A% \CPU|BANCO_REG|REG_1|DOUT\ [5] $end
$var wire 1 B% \CPU|BANCO_REG|REG_1|DOUT\ [4] $end
$var wire 1 C% \CPU|BANCO_REG|REG_1|DOUT\ [3] $end
$var wire 1 D% \CPU|BANCO_REG|REG_1|DOUT\ [2] $end
$var wire 1 E% \CPU|BANCO_REG|REG_1|DOUT\ [1] $end
$var wire 1 F% \CPU|BANCO_REG|REG_1|DOUT\ [0] $end
$var wire 1 G% \CPU|BANCO_REG|REG_0|DOUT\ [7] $end
$var wire 1 H% \CPU|BANCO_REG|REG_0|DOUT\ [6] $end
$var wire 1 I% \CPU|BANCO_REG|REG_0|DOUT\ [5] $end
$var wire 1 J% \CPU|BANCO_REG|REG_0|DOUT\ [4] $end
$var wire 1 K% \CPU|BANCO_REG|REG_0|DOUT\ [3] $end
$var wire 1 L% \CPU|BANCO_REG|REG_0|DOUT\ [2] $end
$var wire 1 M% \CPU|BANCO_REG|REG_0|DOUT\ [1] $end
$var wire 1 N% \CPU|BANCO_REG|REG_0|DOUT\ [0] $end
$var wire 1 O% \CPU|BANCO_REG|Entrada_reg0\ [7] $end
$var wire 1 P% \CPU|BANCO_REG|Entrada_reg0\ [6] $end
$var wire 1 Q% \CPU|BANCO_REG|Entrada_reg0\ [5] $end
$var wire 1 R% \CPU|BANCO_REG|Entrada_reg0\ [4] $end
$var wire 1 S% \CPU|BANCO_REG|Entrada_reg0\ [3] $end
$var wire 1 T% \CPU|BANCO_REG|Entrada_reg0\ [2] $end
$var wire 1 U% \CPU|BANCO_REG|Entrada_reg0\ [1] $end
$var wire 1 V% \CPU|BANCO_REG|Entrada_reg0\ [0] $end
$var wire 1 W% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 X% \ALT_INV_SW[7]~input_o\ $end
$var wire 1 Y% \ALT_INV_SW[6]~input_o\ $end
$var wire 1 Z% \ALT_INV_SW[5]~input_o\ $end
$var wire 1 [% \ALT_INV_SW[4]~input_o\ $end
$var wire 1 \% \ALT_INV_SW[3]~input_o\ $end
$var wire 1 ]% \ALT_INV_SW[2]~input_o\ $end
$var wire 1 ^% \ALT_INV_SW[1]~input_o\ $end
$var wire 1 _% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 `% \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 a% \ALT_INV_SW[0]~input_o\ $end
$var wire 1 b% \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 c% \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 d% \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 e% \ALT_INV_SW[8]~input_o\ $end
$var wire 1 f% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [7] $end
$var wire 1 g% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [6] $end
$var wire 1 h% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [5] $end
$var wire 1 i% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [4] $end
$var wire 1 j% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [3] $end
$var wire 1 k% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [2] $end
$var wire 1 l% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [1] $end
$var wire 1 m% \CPU|BANCO_REG|ALT_INV_Entrada_reg0\ [0] $end
$var wire 1 n% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [7] $end
$var wire 1 o% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [6] $end
$var wire 1 p% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [5] $end
$var wire 1 q% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [4] $end
$var wire 1 r% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [3] $end
$var wire 1 s% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [2] $end
$var wire 1 t% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [1] $end
$var wire 1 u% \CPU|BANCO_REG|ALT_INV_Entrada_reg1\ [0] $end
$var wire 1 v% \CPU|BANCO_REG|ALT_INV_Habilita_reg0~combout\ $end
$var wire 1 w% \CPU|BANCO_REG|ALT_INV_Habilita_reg1~combout\ $end
$var wire 1 x% \MEMORIA_DADOS|ALT_INV_dado_out~0_combout\ $end
$var wire 1 y% \MEMORIA_DADOS|ALT_INV_ram~549_combout\ $end
$var wire 1 z% \MEMORIA_DADOS|ALT_INV_ram~548_combout\ $end
$var wire 1 {% \MEMORIA_DADOS|ALT_INV_ram~547_combout\ $end
$var wire 1 |% \MEMORIA_DADOS|ALT_INV_ram~546_combout\ $end
$var wire 1 }% \MEMORIA_DADOS|ALT_INV_ram~545_combout\ $end
$var wire 1 ~% \MEMORIA_DADOS|ALT_INV_ram~544_combout\ $end
$var wire 1 !& \CPU|MUX1|ALT_INV_saida_MUX[0]~10_combout\ $end
$var wire 1 "& \CPU|MUX1|ALT_INV_saida_MUX[0]~9_combout\ $end
$var wire 1 #& \MEMORIA_INTRUCAO|ALT_INV_memROM~22_combout\ $end
$var wire 1 $& \detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 %& \ALT_INV_comb~7_combout\ $end
$var wire 1 && \MEMORIA_INTRUCAO|ALT_INV_memROM~21_combout\ $end
$var wire 1 '& \CPU|ULA1|ALT_INV_saida[7]~7_combout\ $end
$var wire 1 (& \CPU|MUX1|ALT_INV_saida_MUX[7]~8_combout\ $end
$var wire 1 )& \MEMORIA_DADOS|ALT_INV_ram~543_combout\ $end
$var wire 1 *& \MEMORIA_DADOS|ALT_INV_ram~542_combout\ $end
$var wire 1 +& \MEMORIA_DADOS|ALT_INV_ram~38_q\ $end
$var wire 1 ,& \MEMORIA_DADOS|ALT_INV_ram~30_q\ $end
$var wire 1 -& \MEMORIA_DADOS|ALT_INV_ram~22_q\ $end
$var wire 1 .& \CPU|ULA1|ALT_INV_saida[6]~6_combout\ $end
$var wire 1 /& \CPU|MUX1|ALT_INV_saida_MUX[6]~7_combout\ $end
$var wire 1 0& \MEMORIA_DADOS|ALT_INV_ram~541_combout\ $end
$var wire 1 1& \MEMORIA_DADOS|ALT_INV_ram~540_combout\ $end
$var wire 1 2& \MEMORIA_DADOS|ALT_INV_ram~539_combout\ $end
$var wire 1 3& \MEMORIA_DADOS|ALT_INV_ram~29_q\ $end
$var wire 1 4& \MEMORIA_DADOS|ALT_INV_ram~37_q\ $end
$var wire 1 5& \MEMORIA_DADOS|ALT_INV_ram~21_q\ $end
$var wire 1 6& \CPU|ULA1|ALT_INV_saida[5]~5_combout\ $end
$var wire 1 7& \CPU|MUX1|ALT_INV_saida_MUX[5]~6_combout\ $end
$var wire 1 8& \MEMORIA_DADOS|ALT_INV_ram~538_combout\ $end
$var wire 1 9& \MEMORIA_DADOS|ALT_INV_ram~537_combout\ $end
$var wire 1 :& \MEMORIA_DADOS|ALT_INV_ram~28_q\ $end
$var wire 1 ;& \MEMORIA_DADOS|ALT_INV_ram~36_q\ $end
$var wire 1 <& \MEMORIA_DADOS|ALT_INV_ram~20_q\ $end
$var wire 1 =& \CPU|ULA1|ALT_INV_saida[4]~4_combout\ $end
$var wire 1 >& \CPU|MUX1|ALT_INV_saida_MUX[4]~5_combout\ $end
$var wire 1 ?& \MEMORIA_DADOS|ALT_INV_ram~536_combout\ $end
$var wire 1 @& \MEMORIA_DADOS|ALT_INV_ram~535_combout\ $end
$var wire 1 A& \MEMORIA_DADOS|ALT_INV_ram~35_q\ $end
$var wire 1 B& \MEMORIA_DADOS|ALT_INV_ram~27_q\ $end
$var wire 1 C& \MEMORIA_DADOS|ALT_INV_ram~19_q\ $end
$var wire 1 D& \CPU|ULA1|ALT_INV_saida[3]~3_combout\ $end
$var wire 1 E& \CPU|MUX1|ALT_INV_saida_MUX[3]~4_combout\ $end
$var wire 1 F& \MEMORIA_DADOS|ALT_INV_ram~534_combout\ $end
$var wire 1 G& \MEMORIA_DADOS|ALT_INV_ram~533_combout\ $end
$var wire 1 H& \MEMORIA_DADOS|ALT_INV_ram~34_q\ $end
$var wire 1 I& \MEMORIA_DADOS|ALT_INV_ram~26_q\ $end
$var wire 1 J& \MEMORIA_DADOS|ALT_INV_ram~18_q\ $end
$var wire 1 K& \CPU|ULA1|ALT_INV_saida[2]~2_combout\ $end
$var wire 1 L& \CPU|MUX1|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 M& \MEMORIA_DADOS|ALT_INV_ram~532_combout\ $end
$var wire 1 N& \MEMORIA_DADOS|ALT_INV_ram~25_q\ $end
$var wire 1 O& \MEMORIA_DADOS|ALT_INV_ram~33_q\ $end
$var wire 1 P& \MEMORIA_DADOS|ALT_INV_ram~17_q\ $end
$var wire 1 Q& \CPU|ULA1|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 R& \CPU|MUX1|ALT_INV_saida_MUX[1]~2_combout\ $end
$var wire 1 S& \MEMORIA_DADOS|ALT_INV_ram~531_combout\ $end
$var wire 1 T& \MEMORIA_DADOS|ALT_INV_ram~32_q\ $end
$var wire 1 U& \MEMORIA_DADOS|ALT_INV_ram~24_q\ $end
$var wire 1 V& \MEMORIA_DADOS|ALT_INV_ram~16_q\ $end
$var wire 1 W& \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux6~0_combout\ $end
$var wire 1 X& \MEMORIA_INTRUCAO|ALT_INV_memROM~20_combout\ $end
$var wire 1 Y& \CPU|ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 Z& \CPU|ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 [& \CPU|MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 \& \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ]& \ALT_INV_comb~6_combout\ $end
$var wire 1 ^& \FLIP_FLOP_DM|ALT_INV_DOUT~q\ $end
$var wire 1 _& \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux10~0_combout\ $end
$var wire 1 `& \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux5~0_combout\ $end
$var wire 1 a& \MEMORIA_DADOS|ALT_INV_ram~530_combout\ $end
$var wire 1 b& \MEMORIA_DADOS|ALT_INV_ram~529_combout\ $end
$var wire 1 c& \MEMORIA_DADOS|ALT_INV_ram~31_q\ $end
$var wire 1 d& \MEMORIA_DADOS|ALT_INV_ram~528_combout\ $end
$var wire 1 e& \MEMORIA_DADOS|ALT_INV_ram~23_q\ $end
$var wire 1 f& \MEMORIA_DADOS|ALT_INV_ram~527_combout\ $end
$var wire 1 g& \MEMORIA_INTRUCAO|ALT_INV_memROM~19_combout\ $end
$var wire 1 h& \MEMORIA_DADOS|ALT_INV_ram~15_q\ $end
$var wire 1 i& \CPU|ULA1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 j& \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 k& \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 l& \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux7~0_combout\ $end
$var wire 1 m& \CPU|FLAG|ALT_INV_DOUT~0_combout\ $end
$var wire 1 n& \ALT_INV_comb~5_combout\ $end
$var wire 1 o& \ALT_INV_comb~4_combout\ $end
$var wire 1 p& \CPU|REG_END_RET|ALT_INV_DOUT\ [8] $end
$var wire 1 q& \CPU|REG_END_RET|ALT_INV_DOUT\ [7] $end
$var wire 1 r& \CPU|REG_END_RET|ALT_INV_DOUT\ [6] $end
$var wire 1 s& \CPU|REG_END_RET|ALT_INV_DOUT\ [5] $end
$var wire 1 t& \CPU|REG_END_RET|ALT_INV_DOUT\ [4] $end
$var wire 1 u& \CPU|REG_END_RET|ALT_INV_DOUT\ [3] $end
$var wire 1 v& \CPU|REG_END_RET|ALT_INV_DOUT\ [2] $end
$var wire 1 w& \CPU|REG_END_RET|ALT_INV_DOUT\ [1] $end
$var wire 1 x& \CPU|REG_END_RET|ALT_INV_DOUT\ [0] $end
$var wire 1 y& \MEMORIA_INTRUCAO|ALT_INV_memROM~18_combout\ $end
$var wire 1 z& \CPU|LOGICA_DE_DESVIO|ALT_INV_Saida[0]~2_combout\ $end
$var wire 1 {& \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux0~0_combout\ $end
$var wire 1 |& \CPU|LOGICA_DE_DESVIO|ALT_INV_Saida[1]~1_combout\ $end
$var wire 1 }& \CPU|LOGICA_DE_DESVIO|ALT_INV_Saida[0]~0_combout\ $end
$var wire 1 ~& \MEMORIA_INTRUCAO|ALT_INV_memROM~17_combout\ $end
$var wire 1 !' \CPU|MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 "' \CPU|MUX2|ALT_INV_Equal2~0_combout\ $end
$var wire 1 #' \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 $' \MEMORIA_INTRUCAO|ALT_INV_memROM~16_combout\ $end
$var wire 1 %' \MEMORIA_INTRUCAO|ALT_INV_memROM~15_combout\ $end
$var wire 1 &' \MEMORIA_INTRUCAO|ALT_INV_memROM~14_combout\ $end
$var wire 1 '' \MEMORIA_INTRUCAO|ALT_INV_memROM~13_combout\ $end
$var wire 1 (' \ALT_INV_comb~2_combout\ $end
$var wire 1 )' \MEMORIA_INTRUCAO|ALT_INV_memROM~12_combout\ $end
$var wire 1 *' \MEMORIA_INTRUCAO|ALT_INV_memROM~11_combout\ $end
$var wire 1 +' \ALT_INV_comb~1_combout\ $end
$var wire 1 ,' \ALT_INV_comb~0_combout\ $end
$var wire 1 -' \MEMORIA_INTRUCAO|ALT_INV_memROM~10_combout\ $end
$var wire 1 .' \MEMORIA_INTRUCAO|ALT_INV_memROM~9_combout\ $end
$var wire 1 /' \MEMORIA_INTRUCAO|ALT_INV_memROM~8_combout\ $end
$var wire 1 0' \CPU|DECODIFICADOR_INSTRUCAO|ALT_INV_Mux11~0_combout\ $end
$var wire 1 1' \MEMORIA_INTRUCAO|ALT_INV_memROM~7_combout\ $end
$var wire 1 2' \MEMORIA_INTRUCAO|ALT_INV_memROM~6_combout\ $end
$var wire 1 3' \MEMORIA_INTRUCAO|ALT_INV_memROM~5_combout\ $end
$var wire 1 4' \MEMORIA_INTRUCAO|ALT_INV_memROM~4_combout\ $end
$var wire 1 5' \MEMORIA_INTRUCAO|ALT_INV_memROM~3_combout\ $end
$var wire 1 6' \MEMORIA_INTRUCAO|ALT_INV_memROM~2_combout\ $end
$var wire 1 7' \MEMORIA_INTRUCAO|ALT_INV_memROM~1_combout\ $end
$var wire 1 8' \FF_LEDR9|ALT_INV_DOUT~q\ $end
$var wire 1 9' \FF_LEDR8|ALT_INV_DOUT~q\ $end
$var wire 1 :' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [7] $end
$var wire 1 ;' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [6] $end
$var wire 1 <' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [5] $end
$var wire 1 =' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [4] $end
$var wire 1 >' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [3] $end
$var wire 1 ?' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [2] $end
$var wire 1 @' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [1] $end
$var wire 1 A' \CPU|BANCO_REG|REG_0|ALT_INV_DOUT\ [0] $end
$var wire 1 B' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [7] $end
$var wire 1 C' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [6] $end
$var wire 1 D' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [5] $end
$var wire 1 E' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [4] $end
$var wire 1 F' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [3] $end
$var wire 1 G' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [2] $end
$var wire 1 H' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [1] $end
$var wire 1 I' \CPU|BANCO_REG|REG_1|ALT_INV_DOUT\ [0] $end
$var wire 1 J' \CPU|BANCO_REG|ALT_INV_Mux7~0_combout\ $end
$var wire 1 K' \MEMORIA_INTRUCAO|ALT_INV_memROM~0_combout\ $end
$var wire 1 L' \REG_HEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 M' \REG_HEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 N' \REG_HEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 O' \REG_HEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 P' \CPU|MUX1|ALT_INV_saida_MUX[0]~11_combout\ $end
$var wire 1 Q' \MEMORIA_DADOS|ALT_INV_ram~565_combout\ $end
$var wire 1 R' \MEMORIA_DADOS|ALT_INV_ram~561_combout\ $end
$var wire 1 S' \MEMORIA_DADOS|ALT_INV_ram~557_combout\ $end
$var wire 1 T' \MEMORIA_DADOS|ALT_INV_ram~553_combout\ $end
$var wire 1 U' \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 V' \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 W' \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 X' \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 Y' \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 Z' \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 [' \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 \' \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ]' \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 ^' \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 _' \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 `' \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 a' \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 b' \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 c' \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 d' \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 e' \CPU|SOMADOR|ALT_INV_Add0~33_sumout\ $end
$var wire 1 f' \CPU|SOMADOR|ALT_INV_Add0~29_sumout\ $end
$var wire 1 g' \CPU|SOMADOR|ALT_INV_Add0~25_sumout\ $end
$var wire 1 h' \CPU|SOMADOR|ALT_INV_Add0~21_sumout\ $end
$var wire 1 i' \CPU|SOMADOR|ALT_INV_Add0~17_sumout\ $end
$var wire 1 j' \CPU|SOMADOR|ALT_INV_Add0~13_sumout\ $end
$var wire 1 k' \CPU|SOMADOR|ALT_INV_Add0~9_sumout\ $end
$var wire 1 l' \CPU|SOMADOR|ALT_INV_Add0~5_sumout\ $end
$var wire 1 m' \CPU|SOMADOR|ALT_INV_Add0~1_sumout\ $end
$var wire 1 n' \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 o' \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 p' \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 q' \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 r' \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 s' \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 t' \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 u' \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 v' \CPU|PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0v
1w
xx
1y
1z
1{
1|
1}
1~
0!!
0&!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
1w"
1x"
0y"
1z"
0{"
0|"
0}"
0~"
1!#
1"#
x##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
1@#
1A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
1K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
1m#
1n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
0v#
1w#
0x#
0y#
0z#
0{#
1|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
1B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
1P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
1g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
1u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
xv%
0w%
1x%
0y%
0z%
1{%
0|%
0}%
1~%
1!&
1"&
1#&
1$&
1%&
0&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
0W&
0X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
0`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
0l&
1m&
1n&
1o&
1y&
1z&
1{&
1|&
0}&
1~&
1!'
1"'
1#'
1$'
0%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
02'
13'
14'
15'
16'
07'
18'
19'
1J'
0K'
1P'
1Q'
1R'
1S'
1T'
1U'
1V'
1W'
1X'
1Y'
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
0m'
0M
0N
0O
1P
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0"!
0#!
0$!
1%!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
02!
03!
04!
05!
06!
07!
18!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
xO%
xP%
xQ%
xR%
xS%
xT%
xU%
xV%
xf%
xg%
xh%
xi%
xj%
xk%
xl%
xm%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
1C'
1D'
1E'
1F'
1G'
1H'
1I'
1L'
1M'
1N'
1O'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
$end
#10000
1!
1!!
1]"
1)%
0v'
1a"
0f$
1k"
1%#
1m'
04'
1B"
1c$
0z"
1[$
1l$
0g$
0l'
1c!
00'
0''
1`&
1c
1d$
0x"
0"#
1W&
1l&
1y"
0m#
1w%
0i&
#20000
0!
0!!
0]"
#30000
1!
1!!
1]"
1(%
0)%
1v'
0u'
0c$
1l"
1f$
0k"
0%#
1)#
1b$
0*'
0m'
1l'
0B"
1C"
1c$
0l"
1`$
1g$
0J#
1L#
0d$
0k'
0l'
0c!
1b!
0`$
0S&
1}%
0c
1b
1d$
1a$
1k'
0L#
0a$
1S&
#40000
0!
0!!
0]"
#50000
1!
1!!
1]"
1)%
0v'
0a"
0f$
1k"
0)#
0b$
1e$
06'
1*'
1m'
14'
1B"
0c$
1l"
1z"
0[$
0l$
1J#
0@#
1B#
0K#
0g$
1l'
1c!
1`$
1|%
0M&
1z%
0}%
10'
1''
0`&
1c
0d$
0k'
1l#
1x"
1"#
0B#
1a$
1M&
0W&
0l&
0[&
1o#
0r#
1p#
0y"
1m#
0w%
1i&
0\'
0`'
1s#
0w#
1q#
0_'
1x#
0|#
0Y&
0^'
1>%
1}#
0&$
0]'
0u%
1'$
04$
0d'
15$
0B$
0c'
1C$
0P$
0b'
1Q$
0a'
#60000
0!
0!!
0]"
#70000
1!
1!!
1]"
1F%
1'%
0(%
0)%
1v'
1u'
0t'
0I'
0o#
1r#
0p#
1t#
1k$
0`$
1m"
1c$
0l"
1a"
1f$
0k"
1'#
0m'
04'
0l'
1k'
0J'
1\'
1`'
0B"
0C"
1D"
0c$
1`$
0m"
1]$
1u#
0s#
1w#
0a$
1d$
0z"
1[$
1l$
1g$
1_'
0['
0j'
0k'
1l'
0c!
0b!
1a!
0x#
1|#
0]$
00'
0''
1`&
0c
0b
1a
1K"
0d$
1a$
1^$
1j'
1^'
0l#
0x"
0"#
0}#
1&$
1k!
0^$
1]'
1W&
1l&
1[&
1k
0'$
14$
1o#
1p#
0t#
0q#
1y"
0m#
1d'
05$
1B$
1w%
0i&
1Y&
0\'
0`'
0u#
1c'
0>%
1q#
13$
1A$
1O$
0C$
1P$
1['
03$
1b'
0'&
0.&
06&
0Y&
1u%
0Q$
16&
1>%
19%
18%
17%
0A$
1a'
09%
1.&
0n%
0o%
0p%
0u%
0O$
1p%
08%
1'&
1o%
07%
1n%
#80000
0!
0!!
0]"
#90000
1!
1!!
1]"
1Q#
1)%
0v'
0e&
1R#
0^"
0a"
0f$
1k"
0'#
0e$
16'
1m'
14'
12'
0d&
1B"
1c$
0`"
0h"
0[$
0l$
1@#
1K#
0g$
0l'
1c!
0|%
0z%
10'
1''
1%'
1}&
1c
1d$
#100000
0!
0!!
0]"
#110000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
0q#
1Y&
0>%
1u%
#120000
0!
0!!
0]"
#130000
1!
1!!
1]"
0F%
1)%
0v'
1I'
0o#
0p#
0k$
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1J'
1\'
1`'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1l'
1c!
0`$
1m"
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0K"
0d$
1k'
0j"
1"#
1j#
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0k!
0j'
1\&
1w%
0k&
0i&
1"'
0_&
0W&
1!'
0k
1T$
1m#
1^$
0w%
0j&
1U$
#140000
0!
0!!
0]"
#150000
1!
1!!
1]"
1V$
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
0#'
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
1W$
0"#
0j#
1R$
0S$
1g$
0J#
1L#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0S&
1}%
1k&
0m&
1_&
1W&
0z&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
1j"
1\$
0Y$
0m#
0T$
0L#
1S&
1j&
1w%
0"'
0!'
1d&
1d$
0g$
#160000
0!
0!!
0]"
#170000
1!
1!!
1]"
1(%
0u'
0^"
0_"
0a"
0b"
1c$
0}"
0b$
1*'
1#&
0l'
13'
14'
11'
12'
1C"
0h"
0`"
0[$
0g"
0W$
0~"
0d$
1b!
1~&
1z&
1&'
1''
1}&
1%'
1b
0j"
0\$
1J#
1R#
0^$
0d&
0}%
1"'
1!'
1^$
1d$
1g$
#180000
0!
0!!
0]"
#190000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#200000
0!
0!!
0]"
#210000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#220000
0!
0!!
0]"
#230000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
#240000
0!
0!!
0]"
#250000
1!
1!!
1]"
1)%
0v'
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1l'
1c!
0`$
1m"
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0d$
1k'
0j"
1"#
1j#
0R$
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0j'
1\&
1w%
0k&
0i&
1"'
1m&
0_&
0W&
1!'
0U$
1T$
1m#
1^$
0w%
0j&
1U$
#260000
0!
0!!
0]"
#270000
1!
1!!
1]"
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
1W$
0"#
0j#
1R$
0S$
1g$
0J#
1L#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0S&
1}%
1k&
0m&
1_&
1W&
0z&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
1j"
1\$
0Y$
0m#
0T$
0L#
1S&
1j&
1w%
0"'
0!'
1d&
1d$
0g$
#280000
0!
0!!
0]"
#290000
1!
1!!
1]"
1(%
0u'
0^"
0_"
0a"
0b"
1c$
0}"
0b$
1*'
1#&
0l'
13'
14'
11'
12'
1C"
0h"
0`"
0[$
0g"
0W$
0~"
0d$
1b!
1~&
1z&
1&'
1''
1}&
1%'
1b
0j"
0\$
1J#
1R#
0^$
0d&
0}%
1"'
1!'
1^$
1d$
1g$
#300000
0!
0!!
0]"
#310000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#320000
0!
0!!
0]"
#330000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#340000
0!
0!!
0]"
#350000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
#360000
0!
0!!
0]"
#370000
1!
1!!
1]"
1)%
0v'
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1l'
1c!
0`$
1m"
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0d$
1k'
0j"
1"#
1j#
0R$
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0j'
1\&
1w%
0k&
0i&
1"'
1m&
0_&
0W&
1!'
0U$
1T$
1m#
1^$
0w%
0j&
1U$
#380000
0!
0!!
0]"
#390000
1!
1!!
1]"
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
1W$
0"#
0j#
1R$
0S$
1g$
0J#
1L#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0S&
1}%
1k&
0m&
1_&
1W&
0z&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
1j"
1\$
0Y$
0m#
0T$
0L#
1S&
1j&
1w%
0"'
0!'
1d&
1d$
0g$
#400000
0!
0!!
0]"
#410000
1!
1!!
1]"
1(%
0u'
0^"
0_"
0a"
0b"
1c$
0}"
0b$
1*'
1#&
0l'
13'
14'
11'
12'
1C"
0h"
0`"
0[$
0g"
0W$
0~"
0d$
1b!
1~&
1z&
1&'
1''
1}&
1%'
1b
0j"
0\$
1J#
1R#
0^$
0d&
0}%
1"'
1!'
1^$
1d$
1g$
#420000
0!
0!!
0]"
#430000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#440000
0!
0!!
0]"
#450000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#460000
0!
0!!
0]"
#470000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
#480000
0!
0!!
0]"
#490000
1!
1!!
1]"
1)%
0v'
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1l'
1c!
0`$
1m"
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0d$
1k'
0j"
1"#
1j#
0R$
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0j'
1\&
1w%
0k&
0i&
1"'
1m&
0_&
0W&
1!'
0U$
1T$
1m#
1^$
0w%
0j&
1U$
#500000
0!
0!!
0]"
#510000
1!
1!!
1]"
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
1W$
0"#
0j#
1R$
0S$
1g$
0J#
1L#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0S&
1}%
1k&
0m&
1_&
1W&
0z&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
1j"
1\$
0Y$
0m#
0T$
0L#
1S&
1j&
1w%
0"'
0!'
1d&
1d$
0g$
#520000
0!
0P
0!!
0%!
0\#
0]"
1W%
1]#
1_#
1d#
0^&
#530000
1!
1!!
1]"
1^#
1(%
0u'
0$&
0_#
0^"
0_"
0a"
0b"
1c$
0}"
0b$
1*'
1#&
0l'
13'
14'
11'
12'
1C"
0h"
0`"
0[$
0g"
0W$
0~"
0d$
1b!
1~&
1z&
1&'
1''
1}&
1%'
1b
0j"
0\$
1J#
1R#
0^$
0d&
0}%
1"'
1!'
1^$
1d$
1g$
#540000
0!
0!!
0]"
#550000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#560000
0!
0!!
0]"
#570000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#580000
0!
0!!
0]"
#590000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
1h#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
0"&
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1i#
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0P'
0y"
1m#
1k#
0^$
0\&
0w%
1i&
1l#
0[&
1o#
0r#
1p#
1q#
0Y&
0\'
0`'
1s#
0w#
1>%
0_'
1x#
0|#
0u%
0^'
1}#
0&$
0]'
1'$
04$
0d'
15$
0B$
0c'
1C$
0P$
0b'
1Q$
0a'
#600000
0!
0!!
0]"
#610000
1!
1!!
1]"
1F%
1)%
0v'
0I'
0o#
1r#
0p#
1t#
1k$
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
0J'
1\'
1`'
1B"
0c$
1l"
1u#
0s#
1w#
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
0h#
1_'
0['
1l'
1c!
0x#
1|#
0`$
1m"
1"&
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
1K"
0d$
1k'
1^'
0j"
1"#
1j#
0R$
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0}#
1&$
1k!
0i#
1]'
0j'
1\&
1w%
0k&
0i&
1"'
1m&
0_&
0W&
1!'
1k
0'$
14$
1P'
0U$
0q#
1%$
13$
1A$
1O$
1m#
0l#
1^$
1T$
1d'
05$
1B$
0j&
1[&
0w%
0'&
0.&
06&
0=&
1Y&
0%$
1c'
0>%
1:%
19%
18%
17%
1o#
1p#
0t#
0C$
1P$
1=&
03$
1b'
0\'
0`'
0n%
0o%
0p%
0q%
1u%
0:%
0Q$
0u#
16&
0T$
1q#
0A$
1['
1a'
1q%
09%
1.&
0Y&
1j&
0O$
1U$
1p%
0U$
1>%
08%
1'&
1o%
0u%
07%
1n%
#620000
0!
1P
0!!
1%!
1\#
0]"
0W%
0]#
#630000
1!
1!!
1]"
0^#
0V$
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
1#'
1$&
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
0"#
0j#
0S$
1g$
0J#
1L#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0S&
1}%
1k&
1_&
1W&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
0m#
0L#
0Y$
1S&
1w%
1d&
#640000
0!
0!!
0]"
#650000
1!
1!!
1]"
1)%
0v'
0^"
0`"
0b"
1i"
0f$
1k"
0~"
1[#
0b$
1h$
0)'
1*'
0+'
1~&
1m'
0$'
13'
1}&
12'
1B"
1c$
0h"
1d"
0g"
0g$
1h#
0l'
1c!
0"&
1&'
0{&
1%'
1c
1d$
1j"
1\$
1i#
0"'
0!'
0P'
0^$
0d$
1j$
#660000
0!
0!!
0]"
#670000
1!
1!!
1]"
1/%
0&%
11%
0)%
1$%
0q'
1v'
0w&
1s'
0u&
0]$
1v"
0d"
0i"
1f$
0k"
1~"
1^"
0_"
1e"
1i$
0w"
0!#
1-#
0[#
1`#
1a#
1_$
1b$
1e$
0k$
1J'
06'
0*'
05'
0.'
0('
1+'
0/'
1X&
1&&
0h'
0-'
11'
02'
0~&
0m'
1$'
1{&
0K'
1j'
1G"
0B"
0E"
0c$
1w"
1!#
1k$
0j"
1x"
1"#
1j#
0\$
1^$
1h"
1`"
1l$
1f"
0o#
0p#
0R%
0##
0S%
0T%
0U%
1V%
0Q%
0P%
0O%
1.#
1b#
1x$
1a$
0h#
1d$
0@#
0A#
1B#
0K#
0i#
1g$
1l'
1^!
0c!
0`!
1P'
1|%
0M&
1y%
1z%
1"&
0]&
0g&
1f%
1g%
1h%
0m%
1l%
1k%
1j%
1v%
1i%
1\'
1`'
0y&
00'
0}&
0%'
1"'
0_&
0W&
0l&
1!'
0J'
0X&
0&&
0c
0`
1^
0K"
1o#
1p#
1m#
0^$
0a$
0d$
0x$
0x"
0y"
0"#
0j#
0q#
1A#
1c#
0B#
0k!
1M&
0%&
0y%
1Y&
1_&
1W&
1i&
1l&
0w%
0\'
0`'
0k
1K"
1y"
0m#
0>%
0d#
1k!
1^&
1u%
1w%
0i&
1k
1q#
0Y&
1>%
0u%
#680000
0!
0!!
0]"
#690000
1!
1!!
1]"
1)%
0v'
0^"
0e"
0f$
1k"
1{"
0~"
0-#
0`#
0a#
0_$
0e$
0h$
1)'
16'
15'
1.'
1('
1/'
1~&
0x%
1m'
1-'
12'
1B"
1c$
0`"
0h"
0l$
0f"
0.#
0b#
0c#
0g$
0l'
1c!
1%&
1]&
1g&
1y&
10'
1%'
1}&
1c
1d$
1x"
1"#
1j#
1@#
1K#
1R#
0d&
0|%
0z%
0_&
0W&
0l&
0y"
1m#
0w%
1i&
0q#
1Y&
0>%
1u%
#700000
0!
0!!
0]"
#710000
1!
1!!
1]"
0F%
1(%
0)%
1v'
0u'
1I'
0o#
0p#
0k$
0c$
1l"
0}"
0a"
1b"
1f$
0k"
1~"
1-#
0b$
1e$
06'
1*'
0/'
0~&
0m'
03'
14'
1#&
1l'
1J'
1\'
1`'
0B"
1C"
1c$
0l"
1`$
0~"
0[$
1g"
1W$
0R#
0d$
0@#
0A#
1B#
0K#
1U#
1g$
0k'
0l'
0c!
1b!
0`$
0a&
1|%
0M&
1y%
1z%
1d&
0z&
0&'
1''
1~&
0c
1b
0K"
1d$
1a$
1k'
1A#
1J#
1R#
0x"
0U#
0B#
1D#
1l#
0k!
0a$
0[&
0L&
1M&
1a&
1l&
0d&
0}%
0y%
0k
1U#
11#
0l#
0D#
1x#
0|#
1z#
1{#
1o#
0r#
1p#
1q#
0Y&
0\'
0`'
0K&
0Z'
0^'
1L&
1[&
0Z&
0a&
1s#
0w#
1}#
0&$
1l#
0o#
1r#
0p#
0x#
1|#
0z#
1<%
1>%
0]'
0_'
1'$
04$
1x#
0|#
0u%
0s%
1Z'
1^'
1\'
1`'
0[&
0}#
1&$
0s#
1w#
0^'
0d'
1o#
0r#
1p#
0q#
0{#
1}#
0&$
15$
0B$
1_'
1]'
0x#
1|#
0'$
14$
0c'
0]'
1K&
1Y&
0\'
0`'
1C$
0P$
1'$
04$
1s#
0w#
1d'
1^'
1q#
0>%
0<%
05$
1B$
0}#
1&$
0_'
0d'
0b'
1x#
0|#
15$
0B$
1Q$
1]'
1c'
1s%
1u%
0Y&
0'$
14$
0C$
1P$
0a'
0c'
0^'
1>%
1C$
0P$
1}#
0&$
1b'
1d'
0Q$
05$
1B$
0]'
0b'
0u%
1'$
04$
1Q$
1c'
1a'
0C$
1P$
0a'
0d'
15$
0B$
1b'
0Q$
0c'
1C$
0P$
1a'
0b'
1Q$
0a'
#720000
0!
0!!
0]"
#730000
1!
1!!
1]"
1F%
1)%
0v'
0I'
0o#
1r#
0p#
1t#
1k$
1^"
1a"
0b"
0f$
1k"
0{"
1)#
0-#
1b$
0e$
16'
0*'
1/'
1x%
1m'
13'
04'
02'
0J'
1\'
1`'
1B"
0c$
1l"
1u#
0s#
1w#
0q#
1`"
1h"
1[$
0g"
0W$
1l$
0J#
1@#
1K#
0U#
0l#
0g$
1_'
0['
1l'
1c!
0x#
1|#
1`$
1[&
1a&
0|%
0z%
1}%
00'
1z&
1&'
0''
0%'
0}&
1Y&
1c
1K"
0d$
1v#
0k'
1^'
0>%
1y"
0"#
01#
0j#
1o#
1p#
0t#
0}#
1&$
0Q&
1k!
1a$
1]'
0\'
0`'
1_&
1Z&
1W&
0i&
1u%
1k
1=%
0'$
14$
0u#
0m#
0v#
1%$
13$
1A$
1O$
1q#
1['
1d'
0t%
05$
1B$
0Y&
0'&
0.&
06&
0=&
1Q&
1w%
0%$
1c'
0=%
1:%
19%
18%
17%
1>%
0C$
1P$
1=&
03$
1b'
0u%
0n%
0o%
0p%
0q%
1t%
0:%
0Q$
16&
0A$
1a'
1q%
09%
1.&
0O$
1p%
08%
1'&
1o%
07%
1n%
#740000
0!
0!!
0]"
#750000
1!
1!!
1]"
1S#
1'%
0(%
0)%
1v'
1u'
0t'
0c&
1T#
0`$
1m"
1_"
1c$
0l"
1}"
1f$
0k"
0)#
1a#
0.'
0m'
0#&
0l'
01'
1k'
0b&
0B"
0C"
1D"
0c$
1`$
0m"
1]$
1U#
0a$
1d$
1g$
1m$
0j'
0k'
1l'
0c!
0b!
1a!
0]$
0,'
0a&
0c
0b
1a
0d$
1a$
1^$
1j'
1|$
0^$
0n&
1}$
#760000
0!
0!!
0]"
#770000
1!
1!!
1]"
1)%
1~$
08'
0v'
0^"
0`"
0a"
1b"
1i"
0f$
1k"
0a#
0b$
0l$
10'
1*'
1.'
1m'
0$'
03'
14'
1}&
12'
1\"
1B"
1c$
0h"
0[$
1c"
1g"
1W$
0g$
0m$
1J#
0U#
0|$
0l'
1l!
1c!
1n&
1a&
0}%
1,'
0z&
0&'
0|&
1''
1%'
1Q
1c
1d$
1\$
0"'
1^$
0a$
0j$
#780000
0!
0!!
0]"
#790000
1!
1!!
1]"
1&%
0'%
1(%
0)%
0$%
1q'
1v'
0u'
1t'
0s'
1]$
0`$
0c$
1l"
0v"
0c"
0i"
1f$
0k"
1~"
0_"
0b"
0i$
0}"
1#&
1h'
13'
11'
0~&
0m'
1$'
1|&
1K'
1l'
1k'
0j'
0G"
0B"
1C"
0D"
1E"
1c$
0l"
1`$
0y"
1"#
11#
1j#
0\$
0J#
0R#
0T#
0g"
0W$
0~"
0k'
0l'
0^!
0c!
1b!
0a!
1`!
0`$
1~&
1z&
1&'
1b&
1d&
1}%
1"'
0_&
0Z&
0W&
1i&
0c
1b
0a
1`
0^
1k'
1m#
1a$
1g$
1y"
0"#
01#
0j#
1J#
1R#
1T#
0a$
0b&
0d&
0}%
1_&
1Z&
1W&
0i&
0w%
0m#
1w%
#800000
0!
0!!
0]"
#810000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0T#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1b&
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#820000
0!
0!!
0]"
#830000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
1T#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0b&
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#840000
0!
0!!
0]"
#850000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
0T#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1b&
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
0q#
1Y&
0>%
1u%
#860000
0!
0!!
0]"
#870000
1!
1!!
1]"
0F%
1)%
0v'
1I'
0o#
0p#
0k$
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1J'
1\'
1`'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1T#
1l'
1c!
0`$
1m"
0b&
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0K"
0d$
1k'
0j"
1"#
1j#
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0k!
0j'
1\&
1w%
0k&
0i&
1"'
0_&
0W&
1!'
0k
1T$
1m#
1^$
0w%
0j&
1U$
#880000
0!
0!!
0]"
#890000
1!
1!!
1]"
1V$
1&%
0'%
0(%
0)%
1v'
1u'
1t'
0s'
0#'
0]$
1n"
1`$
0m"
1c$
0l"
1}"
1^"
1a"
1b"
0i"
1f$
0k"
0{"
1b$
0*'
1x%
0m'
1$'
03'
04'
02'
0#&
0l'
0k'
1j'
0B"
0C"
0D"
1E"
0c$
0`$
1]$
0n"
1X$
0^$
1a$
1~"
1`"
1h"
1[$
1g"
1W$
0"#
0j#
1R$
0S$
1g$
0J#
1L#
1U#
1d$
0i'
0j'
1k'
1l'
0c!
0b!
0a!
1`!
0X$
0a&
0S&
1}%
1k&
0m&
1_&
1W&
0z&
0&'
0''
0%'
0}&
0~&
0c
0b
0a
1`
0d$
0a$
1^$
1Y$
1i'
0R#
0T#
1j"
1\$
0Y$
0m#
0T$
0L#
1S&
1j&
1w%
0"'
0!'
1b&
1d&
0U#
1d$
0g$
1a&
#900000
0!
0!!
0]"
#910000
1!
1!!
1]"
1(%
0u'
0^"
0_"
0a"
0b"
1c$
0}"
0b$
1*'
1#&
0l'
13'
14'
11'
12'
1C"
0h"
0`"
0[$
0g"
0W$
0~"
0d$
1b!
1~&
1z&
1&'
1''
1}&
1%'
1b
0j"
0\$
1J#
1R#
1T#
0^$
0b&
0d&
0}%
1"'
1!'
1^$
1d$
1g$
#920000
0!
0!!
0]"
#930000
1!
1!!
1]"
1)%
0v'
1^"
1b"
0f$
1k"
1_$
1e$
06'
05'
1m'
03'
02'
1B"
0c$
1l"
1`"
1h"
1g"
1W$
0R#
0T#
0@#
1B#
0K#
1U#
0g$
1l'
1c!
1`$
0a&
1|%
0M&
1z%
1b&
1d&
0z&
0&'
0%'
0}&
1c
0d$
0k'
1j"
1\$
0U#
0B#
1a$
1M&
1a&
0"'
0!'
0^$
1g$
#940000
0!
0!!
0]"
#950000
1!
1!!
1]"
0&%
1'%
0(%
1u'
0t'
1s'
0]$
0`$
1m"
0^"
0b"
1c$
0l"
1v"
0_$
0e$
16'
15'
0K'
0l'
13'
12'
1k'
1j'
0C"
1D"
0E"
1`$
0m"
1]$
0`"
0h"
0g"
0W$
1R#
1T#
0a$
1@#
1K#
0g$
0j'
0k'
0b!
1a!
0`!
0]$
0|%
0z%
0b&
0d&
1z&
1&'
1%'
1}&
0b
1a
0`
1j'
0j"
0\$
1"'
1!'
1a$
1d$
#960000
0!
0!!
0]"
#970000
1!
1!!
1]"
1(%
0)%
1v'
0u'
1_"
0c$
1l"
0v"
1a"
1e"
1f$
0k"
1[#
1a#
1h$
0)'
0.'
0+'
0m'
0-'
04'
1K'
1l'
01'
0B"
1C"
1c$
0l"
0`$
1m"
0d$
1[$
1f"
1g$
1b#
0J#
1L#
0R#
0T#
1k'
0l'
0c!
1b!
1]$
1`$
0m"
1b&
1d&
0S&
1}%
0]&
0y&
0''
0c
1b
1d$
0a$
0k'
0j'
1x"
1"#
1j#
0L#
0]$
1^$
1a$
1j'
1S&
0_&
0W&
0l&
0y"
1m#
1k#
0^$
0\&
0w%
1i&
#980000
0!
0!!
0]"
#990000
1!
1!!
1]"
1)%
0v'
0a"
1d"
0e"
1i"
0f$
1k"
1{"
0[#
0a#
0h$
1)'
1.'
1+'
0x%
1m'
0$'
1-'
0{&
14'
1B"
0c$
1l"
0d"
0[$
0f"
1j"
0x"
0"#
0j#
1\$
0g$
0b#
1J#
1R#
1T#
1l'
1c!
0`$
1m"
0b&
0d&
0}%
1]&
0"'
1_&
1W&
1l&
0!'
1y&
1''
1{&
1c
0d$
1k'
0j"
1"#
1j#
0R$
0\$
1y"
1S$
0m#
0a$
0k#
1]$
0j'
1\&
1w%
0k&
0i&
1"'
1m&
0_&
0W&
1!'
0U$
1T$
1m#
1^$
0w%
0j&
1U$
#1000000
