

================================================================
== Vitis HLS Report for 'foc'
================================================================
* Date:           Mon Oct 17 13:30:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      255|      265|  2.550 us|  2.650 us|  255|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 57 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V"   --->   Operation 64 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i101 %empty"   --->   Operation 65 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Ia = trunc i80 %tmp_data_V_5" [foc-rewrite/apc/src/FOC/foc.cpp:105]   --->   Operation 66 'trunc' 'Ia' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Ib = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 16, i32 31" [foc-rewrite/apc/src/FOC/foc.cpp:106]   --->   Operation 67 'partselect' 'Ib' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%RPM = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 48, i32 63" [foc-rewrite/apc/src/FOC/foc.cpp:108]   --->   Operation 68 'partselect' 'RPM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Angle = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 64, i32 79" [foc-rewrite/apc/src/FOC/foc.cpp:109]   --->   Operation 69 'partselect' 'Angle' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i16 %Angle" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 70 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 71 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 72 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 72 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i16 %RPM" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 73 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [4/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 74 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i16 %Ia" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 75 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [4/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 76 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i16 %Ib" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 77 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [4/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 78 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 79 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 79 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 80 [3/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 80 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 81 [3/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 81 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 82 [3/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 82 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 83 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 83 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%control_addr = getelementptr i32 %control, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 84 'getelementptr' 'control_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 85 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 86 [2/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 86 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 87 [2/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 87 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 88 [2/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 88 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 89 [1/2] (0.67ns)   --->   "%control_load = load i3 %control_addr" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 89 'load' 'control_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %control_load" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 90 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [4/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 91 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/4] (5.19ns)   --->   "%vel_corr = sitofp i32 %sext_ln136" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 92 'sitofp' 'vel_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 93 [1/4] (5.19ns)   --->   "%Ia_corr = sitofp i32 %sext_ln136_1" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 93 'sitofp' 'Ia_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 94 [1/4] (5.19ns)   --->   "%Ib_corr = sitofp i32 %sext_ln136_2" [foc-rewrite/apc/src/FOC/foc.cpp:136]   --->   Operation 94 'sitofp' 'Ib_corr' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 95 [3/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 95 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [2/2] (7.01ns)   --->   "%call_ret9 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 96 'call' 'call_ret9' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%control_addr_5 = getelementptr i32 %control, i64 0, i64 0" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 97 'getelementptr' 'control_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [2/2] (0.67ns)   --->   "%control_load_5 = load i3 %control_addr_5" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 98 'load' 'control_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 99 [2/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 99 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/2] (7.01ns)   --->   "%call_ret9 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 100 'call' 'call_ret9' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%vel_corr_4 = extractvalue i96 %call_ret9" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 101 'extractvalue' 'vel_corr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%Ia_corr_2 = extractvalue i96 %call_ret9" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 102 'extractvalue' 'Ia_corr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%Ib_corr_2 = extractvalue i96 %call_ret9" [foc-rewrite/apc/src/FOC/foc.cpp:137]   --->   Operation 103 'extractvalue' 'Ib_corr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/2] (0.67ns)   --->   "%control_load_5 = load i3 %control_addr_5" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 104 'load' 'control_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 105 [1/1] (0.35ns)   --->   "%xor_ln182 = xor i32 %control_load_5, i32 2147483648" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 105 'xor' 'xor_ln182' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [1/4] (6.43ns)   --->   "%dc = fsub i32 %conv, i32 %bitcast_ln126" [foc-rewrite/apc/src/FOC/foc.cpp:126]   --->   Operation 106 'fsub' 'dc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%data_V_9 = bitcast i32 %vel_corr_4" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 107 'bitcast' 'data_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%logger_addr_25 = getelementptr i32 %logger, i64 0, i64 0" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 108 'getelementptr' 'logger_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln138 = store i32 %data_V_9, i5 %logger_addr_25" [foc-rewrite/apc/src/FOC/foc.cpp:138]   --->   Operation 109 'store' 'store_ln138' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_8 : Operation 110 [2/2] (7.01ns)   --->   "%call_ret1 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 110 'call' 'call_ret1' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln182 = bitcast i32 %xor_ln182" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 111 'bitcast' 'bitcast_ln182' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%ierr_vel_load = load i32 %ierr_vel" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 112 'load' 'ierr_vel_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [2/2] (7.30ns)   --->   "%ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -1.75, i32 %ierr_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 113 'call' 'ref_torque' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.42>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 114 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 115 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 116 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i32 %data_V"   --->   Operation 117 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_70, i1 0"   --->   Operation 118 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 119 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i8 %tmp_69" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 120 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.76ns)   --->   "%add_ln344 = add i9 %zext_ln344, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 121 'add' 'add_ln344' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8"   --->   Operation 122 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_69"   --->   Operation 123 'sub' 'sub_ln1364' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 124 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344"   --->   Operation 125 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 126 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 127 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 128 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_12 = shl i63 %zext_ln15, i63 %zext_ln1340"   --->   Operation 129 'shl' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 130 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_49"   --->   Operation 131 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_12, i32 24, i32 39"   --->   Operation 132 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_30"   --->   Operation 133 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.85ns)   --->   "%result_V_28 = sub i16 0, i16 %val"   --->   Operation 134 'sub' 'result_V_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.35ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_28, i16 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 135 'select' 'result_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %result_V, i32 15" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 136 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.85ns)   --->   "%add_ln128 = add i16 %result_V, i16 1000" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 137 'add' 'add_ln128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.35ns)   --->   "%Theta_6 = select i1 %tmp_50, i16 %add_ln128, i16 %result_V" [foc-rewrite/apc/src/FOC/foc.cpp:128]   --->   Operation 138 'select' 'Theta_6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.10ns)   --->   "%icmp_ln129 = icmp_sgt  i16 %Theta_6, i16 999" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 139 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.85ns)   --->   "%add_ln129 = add i16 %Theta_6, i16 64536" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 140 'add' 'add_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.35ns)   --->   "%Theta = select i1 %icmp_ln129, i16 %add_ln129, i16 %Theta_6" [foc-rewrite/apc/src/FOC/foc.cpp:129]   --->   Operation 141 'select' 'Theta' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i16 %Theta" [foc-rewrite/apc/src/FOC/foc.cpp:99]   --->   Operation 142 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln139 = bitcast i32 %Ia_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 143 'bitcast' 'bitcast_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%logger_addr_26 = getelementptr i32 %logger, i64 0, i64 1" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 144 'getelementptr' 'logger_addr_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln139 = store i32 %bitcast_ln139, i5 %logger_addr_26" [foc-rewrite/apc/src/FOC/foc.cpp:139]   --->   Operation 145 'store' 'store_ln139' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_9 : Operation 146 [1/2] (5.64ns)   --->   "%call_ret1 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 146 'call' 'call_ret1' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%Ialpha = extractvalue i64 %call_ret1" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 147 'extractvalue' 'Ialpha' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%Ibeta = extractvalue i64 %call_ret1" [foc-rewrite/apc/src/FOC/foc.cpp:145]   --->   Operation 148 'extractvalue' 'Ibeta' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (5.64ns)   --->   "%ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -1.75, i32 %ierr_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:182]   --->   Operation 149 'call' 'ref_torque' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %Ib_corr_2" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 150 'bitcast' 'bitcast_ln140' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%logger_addr_27 = getelementptr i32 %logger, i64 0, i64 2" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 151 'getelementptr' 'logger_addr_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.67ns)   --->   "%store_ln140 = store i32 %bitcast_ln140, i5 %logger_addr_27" [foc-rewrite/apc/src/FOC/foc.cpp:140]   --->   Operation 152 'store' 'store_ln140' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_10 : Operation 153 [2/2] (7.01ns)   --->   "%call_ret2 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 153 'call' 'call_ret2' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.64>
ST_11 : Operation 154 [1/2] (5.64ns)   --->   "%call_ret2 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 154 'call' 'call_ret2' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%Id = extractvalue i64 %call_ret2" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 155 'extractvalue' 'Id' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%Iq = extractvalue i64 %call_ret2" [foc-rewrite/apc/src/FOC/foc.cpp:152]   --->   Operation 156 'extractvalue' 'Iq' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%ierr_torque_load = load i32 %ierr_torque" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 157 'load' 'ierr_torque_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [2/2] (7.30ns)   --->   "%Vq_3 = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 2, i32 %ierr_torque_load" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 158 'call' 'Vq_3' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.64>
ST_13 : Operation 159 [1/2] (5.64ns)   --->   "%Vq_3 = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 2, i32 %ierr_torque_load" [foc-rewrite/apc/src/FOC/foc.cpp:186]   --->   Operation 159 'call' 'Vq_3' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 160 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %Vq_3, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 160 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [2/2] (2.78ns)   --->   "%tmp_24 = fcmp_olt  i32 %Vq_3, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 161 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.78>
ST_15 : Operation 162 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %Vq_3, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 162 'fcmp' 'tmp_23' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/2] (2.78ns)   --->   "%tmp_24 = fcmp_olt  i32 %Vq_3, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 163 'fcmp' 'tmp_24' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.08>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i32 %Vq_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 164 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i32 %data_V_6"   --->   Operation 165 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_6, i32 23, i32 30" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 166 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i32 %data_V_6" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 167 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.84ns)   --->   "%icmp_ln188 = icmp_ne  i8 %tmp_19, i8 255" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 168 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (1.05ns)   --->   "%icmp_ln188_1 = icmp_eq  i23 %trunc_ln188, i23 0" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 169 'icmp' 'icmp_ln188_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.28ns)   --->   "%or_ln188 = or i1 %icmp_ln188_1, i1 %icmp_ln188" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 170 'or' 'or_ln188' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln188, i1 %tmp_23" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 171 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 172 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_7 = and i1 %or_ln188, i1 %tmp_24" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 173 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_7 = zext i1 %and_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 174 'zext' 'zext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_7" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 175 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 176 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [4/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln189" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 177 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.19>
ST_17 : Operation 178 [3/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln189" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 178 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.19>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%data_V_8 = bitcast i32 %Ialpha" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 179 'bitcast' 'data_V_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%logger_addr_28 = getelementptr i32 %logger, i64 0, i64 3" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 180 'getelementptr' 'logger_addr_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln146 = store i32 %data_V_8, i5 %logger_addr_28" [foc-rewrite/apc/src/FOC/foc.cpp:146]   --->   Operation 181 'store' 'store_ln146' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_18 : Operation 182 [2/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln189" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 182 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.19>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%data_V_7 = bitcast i32 %Ibeta" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 183 'bitcast' 'data_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%logger_addr_29 = getelementptr i32 %logger, i64 0, i64 4" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 184 'getelementptr' 'logger_addr_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.67ns)   --->   "%store_ln147 = store i32 %data_V_7, i5 %logger_addr_29" [foc-rewrite/apc/src/FOC/foc.cpp:147]   --->   Operation 185 'store' 'store_ln147' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_19 : Operation 186 [1/4] (5.19ns)   --->   "%conv3 = sitofp i32 %sext_ln189" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 186 'sitofp' 'conv3' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i16 %Theta" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 187 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [4/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 188 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln153 = bitcast i32 %Id" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 189 'bitcast' 'bitcast_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%logger_addr_30 = getelementptr i32 %logger, i64 0, i64 5" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 190 'getelementptr' 'logger_addr_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln153 = store i32 %bitcast_ln153, i5 %logger_addr_30" [foc-rewrite/apc/src/FOC/foc.cpp:153]   --->   Operation 191 'store' 'store_ln153' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_7"   --->   Operation 192 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 193 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%Vq_limit_vel_load = load i32 %Vq_limit_vel" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 194 'load' 'Vq_limit_vel_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 195 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln188, i32 23, i32 30" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 196 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i32 %bitcast_ln188" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 197 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.84ns)   --->   "%icmp_ln188_2 = icmp_ne  i8 %tmp_21, i8 255" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 198 'icmp' 'icmp_ln188_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/1] (1.05ns)   --->   "%icmp_ln188_3 = icmp_eq  i23 %trunc_ln188_1, i23 0" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 199 'icmp' 'icmp_ln188_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [2/2] (2.78ns)   --->   "%tmp_22 = fcmp_ogt  i32 %bitcast_ln354, i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 200 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [3/3] (7.01ns)   --->   "%Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 201 'fmul' 'Vq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 202 [3/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 202 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast_ln154 = bitcast i32 %Iq" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 203 'bitcast' 'bitcast_ln154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%logger_addr_31 = getelementptr i32 %logger, i64 0, i64 6" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 204 'getelementptr' 'logger_addr_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln154 = store i32 %bitcast_ln154, i5 %logger_addr_31" [foc-rewrite/apc/src/FOC/foc.cpp:154]   --->   Operation 205 'store' 'store_ln154' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_21 : Operation 206 [1/2] (2.78ns)   --->   "%tmp_22 = fcmp_ogt  i32 %bitcast_ln354, i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 206 'fcmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [2/3] (7.01ns)   --->   "%Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 207 'fmul' 'Vq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%Id_ref_vel_load = load i32 %Id_ref_vel" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 208 'load' 'Id_ref_vel_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%ierr_flux_load = load i32 %ierr_flux" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 209 'load' 'ierr_flux_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [2/2] (7.30ns)   --->   "%Vd = call i32 @PI_control<float>, i32 %Id_ref_vel_load, i32 %Id, i32 1.5, i32 0.15, i32 %ierr_flux_load" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 210 'call' 'Vd' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 211 [2/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 211 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 212 [1/3] (7.01ns)   --->   "%Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load" [foc-rewrite/apc/src/FOC/foc.cpp:189]   --->   Operation 212 'fmul' 'Vq' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/2] (5.64ns)   --->   "%Vd = call i32 @PI_control<float>, i32 %Id_ref_vel_load, i32 %Id, i32 1.5, i32 0.15, i32 %ierr_flux_load" [foc-rewrite/apc/src/FOC/foc.cpp:195]   --->   Operation 213 'call' 'Vd' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln197 = bitcast i32 %Vd" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 214 'bitcast' 'bitcast_ln197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%logger_addr_32 = getelementptr i32 %logger, i64 0, i64 7" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 215 'getelementptr' 'logger_addr_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.67ns)   --->   "%store_ln197 = store i32 %bitcast_ln197, i5 %logger_addr_32" [foc-rewrite/apc/src/FOC/foc.cpp:197]   --->   Operation 216 'store' 'store_ln197' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 23 <SV = 22> <Delay = 5.87>
ST_23 : Operation 217 [1/4] (5.19ns)   --->   "%conv2 = sitofp i32 %sext_ln133" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 217 'sitofp' 'conv2' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln133 = bitcast i32 %conv2" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 218 'bitcast' 'bitcast_ln133' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%logger_addr = getelementptr i32 %logger, i64 0, i64 14" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 219 'getelementptr' 'logger_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.67ns)   --->   "%store_ln133 = store i32 %bitcast_ln133, i5 %logger_addr" [foc-rewrite/apc/src/FOC/foc.cpp:133]   --->   Operation 220 'store' 'store_ln133' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_23 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node Vq_2)   --->   "%or_ln188_1 = or i1 %icmp_ln188_3, i1 %icmp_ln188_2" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 221 'or' 'or_ln188_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node Vq_2)   --->   "%and_ln188 = and i1 %or_ln188, i1 %or_ln188_1" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 222 'and' 'and_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node Vq_2)   --->   "%and_ln188_1 = and i1 %and_ln188, i1 %tmp_22" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 223 'and' 'and_ln188_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.44ns) (out node of the LUT)   --->   "%Vq_2 = select i1 %and_ln188_1, i32 %Vq, i32 %Vq_3" [foc-rewrite/apc/src/FOC/foc.cpp:188]   --->   Operation 224 'select' 'Vq_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln198 = bitcast i32 %Vq_2" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 225 'bitcast' 'bitcast_ln198' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns)   --->   "%logger_addr_33 = getelementptr i32 %logger, i64 0, i64 8" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 226 'getelementptr' 'logger_addr_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 227 [1/1] (0.67ns)   --->   "%store_ln198 = store i32 %bitcast_ln198, i5 %logger_addr_33" [foc-rewrite/apc/src/FOC/foc.cpp:198]   --->   Operation 227 'store' 'store_ln198' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_24 : Operation 228 [2/2] (7.01ns)   --->   "%call_ret3 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq_2, i32 %vel_corr" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 228 'call' 'call_ret3' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.11>
ST_25 : Operation 229 [1/2] (6.43ns)   --->   "%call_ret3 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq_2, i32 %vel_corr" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 229 'call' 'call_ret3' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%Vd_decoupled = extractvalue i64 %call_ret3" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 230 'extractvalue' 'Vd_decoupled' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%Vq_decoupled = extractvalue i64 %call_ret3" [foc-rewrite/apc/src/FOC/foc.cpp:203]   --->   Operation 231 'extractvalue' 'Vq_decoupled' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln204 = bitcast i32 %Vd_decoupled" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 232 'bitcast' 'bitcast_ln204' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%logger_addr_34 = getelementptr i32 %logger, i64 0, i64 15" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 233 'getelementptr' 'logger_addr_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.67ns)   --->   "%store_ln204 = store i32 %bitcast_ln204, i5 %logger_addr_34" [foc-rewrite/apc/src/FOC/foc.cpp:204]   --->   Operation 234 'store' 'store_ln204' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln205 = bitcast i32 %Vq_decoupled" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 235 'bitcast' 'bitcast_ln205' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 236 [1/1] (0.00ns)   --->   "%logger_addr_35 = getelementptr i32 %logger, i64 0, i64 16" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 236 'getelementptr' 'logger_addr_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 237 [1/1] (0.67ns)   --->   "%store_ln205 = store i32 %bitcast_ln205, i5 %logger_addr_35" [foc-rewrite/apc/src/FOC/foc.cpp:205]   --->   Operation 237 'store' 'store_ln205' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_26 : Operation 238 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 238 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 239 [3/3] (7.01ns)   --->   "%mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 239 'fmul' 'mul1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 240 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 240 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [2/3] (7.01ns)   --->   "%mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 241 'fmul' 'mul1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 242 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 242 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 243 [1/3] (7.01ns)   --->   "%mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 243 'fmul' 'mul1_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 244 [4/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul_i, i32 %mul1_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 244 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 245 [3/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul_i, i32 %mul1_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 245 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 246 [2/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul_i, i32 %mul1_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 246 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 247 [1/4] (6.43ns)   --->   "%x_assign = fadd i32 %mul_i, i32 %mul1_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 247 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.57>
ST_33 : Operation 248 [8/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 248 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.57>
ST_34 : Operation 249 [7/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 249 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.57>
ST_35 : Operation 250 [6/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 250 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.57>
ST_36 : Operation 251 [5/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 251 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.57>
ST_37 : Operation 252 [4/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 252 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.57>
ST_38 : Operation 253 [3/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 253 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.57>
ST_39 : Operation 254 [2/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 254 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.57>
ST_40 : Operation 255 [1/8] (6.57ns)   --->   "%tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 255 'fsqrt' 'tmp' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 256 [4/4] (6.43ns)   --->   "%err_V = fsub i32 12000, i32 %tmp" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 256 'fsub' 'err_V' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 257 [3/4] (6.43ns)   --->   "%err_V = fsub i32 12000, i32 %tmp" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 257 'fsub' 'err_V' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 258 [2/4] (6.43ns)   --->   "%err_V = fsub i32 12000, i32 %tmp" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 258 'fsub' 'err_V' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 259 [1/4] (6.43ns)   --->   "%err_V = fsub i32 12000, i32 %tmp" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27]   --->   Operation 259 'fsub' 'err_V' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.78>
ST_45 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_26 = fcmp_oge  i32 %err_V, i32 0" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 260 'fcmp' 'tmp_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 261 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1"   --->   Operation 261 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 262 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1"   --->   Operation 262 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %C_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 277 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %err_V" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 277 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 278 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 279 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 280 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_25, i8 255" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 280 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 281 [1/1] (1.05ns)   --->   "%icmp_ln30_3 = icmp_eq  i23 %trunc_ln30, i23 0" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 281 'icmp' 'icmp_ln30_3' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_3, i1 %icmp_ln30" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 282 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 283 [1/2] (2.78ns)   --->   "%tmp_26 = fcmp_oge  i32 %err_V, i32 0" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 283 'fcmp' 'tmp_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 284 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_26" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 284 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %and_ln30, void, void" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30]   --->   Operation 285 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 286 [3/3] (7.01ns)   --->   "%err_V_1 = fmul i32 %err_V, i32 2" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35]   --->   Operation 286 'fmul' 'err_V_1' <Predicate = (!and_ln30)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 287 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 1.44e+08, i32 %mul_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40]   --->   Operation 287 'fsub' 'x_assign_4' <Predicate = (!and_ln30)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 0, i32 %Id_ref_vel" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:31]   --->   Operation 288 'store' 'store_ln31' <Predicate = (and_ln30)> <Delay = 0.42>
ST_46 : Operation 289 [1/1] (0.42ns)   --->   "%br_ln33 = br void %_Z15field_weakeningIfEvT_S0_PS0_S1_.exit" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:33]   --->   Operation 289 'br' 'br_ln33' <Predicate = (and_ln30)> <Delay = 0.42>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 290 [2/3] (7.01ns)   --->   "%err_V_1 = fmul i32 %err_V, i32 2" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35]   --->   Operation 290 'fmul' 'err_V_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 291 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 1.44e+08, i32 %mul_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40]   --->   Operation 291 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 292 [1/3] (7.01ns)   --->   "%err_V_1 = fmul i32 %err_V, i32 2" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35]   --->   Operation 292 'fmul' 'err_V_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 293 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 1.44e+08, i32 %mul_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40]   --->   Operation 293 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 294 [2/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %err_V_1, i32 -16000" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 294 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 1.44e+08, i32 %mul_i" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40]   --->   Operation 295 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.57>
ST_50 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %err_V_1" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 296 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 297 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 298 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 299 [1/1] (0.84ns)   --->   "%icmp_ln36 = icmp_ne  i8 %tmp_27, i8 255" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 299 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 300 [1/1] (1.05ns)   --->   "%icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 300 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node err_V_2)   --->   "%or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 301 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 302 [1/2] (2.78ns)   --->   "%tmp_28 = fcmp_olt  i32 %err_V_1, i32 -16000" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 302 'fcmp' 'tmp_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node err_V_2)   --->   "%and_ln36 = and i1 %or_ln36, i1 %tmp_28" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 303 'and' 'and_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 304 [1/1] (0.44ns) (out node of the LUT)   --->   "%err_V_2 = select i1 %and_ln36, i32 -16000, i32 %err_V_1" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:36]   --->   Operation 304 'select' 'err_V_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 305 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %err_V_2, i32 %Id_ref_vel" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:39]   --->   Operation 305 'store' 'store_ln39' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 306 [8/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 306 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.57>
ST_51 : Operation 307 [7/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 307 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.57>
ST_52 : Operation 308 [6/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 308 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.57>
ST_53 : Operation 309 [5/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 309 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.57>
ST_54 : Operation 310 [4/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 310 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.57>
ST_55 : Operation 311 [3/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 311 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.57>
ST_56 : Operation 312 [2/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 312 'fsqrt' 'tmp_s' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 313 [1/8] (6.57ns)   --->   "%tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 313 'fsqrt' 'tmp_s' <Predicate = (!and_ln30)> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 314 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_Z15field_weakeningIfEvT_S0_PS0_S1_.exit"   --->   Operation 314 'br' 'br_ln0' <Predicate = (!and_ln30)> <Delay = 0.42>
ST_57 : Operation 315 [2/2] (7.01ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 315 'call' 'call_ret' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_7, i32 31"   --->   Operation 316 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_7, i32 23, i32 30"   --->   Operation 317 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i32 %data_V_7"   --->   Operation 318 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 319 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_72, i1 0"   --->   Operation 319 'bitconcatenate' 'mantissa_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i25 %mantissa_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 320 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln344_5 = zext i8 %tmp_71" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 321 'zext' 'zext_ln344_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 322 [1/1] (0.76ns)   --->   "%add_ln344_5 = add i9 %zext_ln344_5, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 322 'add' 'add_ln344_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 323 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_5, i32 8"   --->   Operation 323 'bitselect' 'isNeg_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 324 [1/1] (0.76ns)   --->   "%sub_ln1364_4 = sub i8 127, i8 %tmp_71"   --->   Operation 324 'sub' 'sub_ln1364_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1364_5 = sext i8 %sub_ln1364_4"   --->   Operation 325 'sext' 'sext_ln1364_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 326 [1/1] (0.39ns)   --->   "%ush_5 = select i1 %isNeg_5, i9 %sext_ln1364_5, i9 %add_ln344_5"   --->   Operation 326 'select' 'ush_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln1340_5 = sext i9 %ush_5"   --->   Operation 327 'sext' 'sext_ln1340_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln1340_5 = zext i32 %sext_ln1340_5"   --->   Operation 328 'zext' 'zext_ln1340_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_13 = lshr i63 %zext_ln15_5, i63 %zext_ln1340_5"   --->   Operation 329 'lshr' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_14 = shl i63 %zext_ln15_5, i63 %zext_ln1340_5"   --->   Operation 330 'shl' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_13, i32 24"   --->   Operation 331 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%zext_ln671_5 = zext i1 %tmp_57"   --->   Operation 332 'zext' 'zext_ln671_5' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_14, i32 24, i32 39"   --->   Operation 333 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 334 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_5 = select i1 %isNeg_5, i16 %zext_ln671_5, i16 %tmp_32"   --->   Operation 334 'select' 'val_5' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 335 [1/1] (0.85ns)   --->   "%result_V_32 = sub i16 0, i16 %val_5"   --->   Operation 335 'sub' 'result_V_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 336 [1/1] (0.35ns)   --->   "%result_V_38 = select i1 %p_Result_8, i16 %result_V_32, i16 %val_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 336 'select' 'result_V_38' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_8, i32 31"   --->   Operation 337 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_8, i32 23, i32 30"   --->   Operation 338 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i32 %data_V_8"   --->   Operation 339 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 340 [1/1] (0.00ns)   --->   "%mantissa_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_74, i1 0"   --->   Operation 340 'bitconcatenate' 'mantissa_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i25 %mantissa_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 341 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln344_6 = zext i8 %tmp_73" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 342 'zext' 'zext_ln344_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 343 [1/1] (0.76ns)   --->   "%add_ln344_6 = add i9 %zext_ln344_6, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 343 'add' 'add_ln344_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 344 [1/1] (0.00ns)   --->   "%isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_6, i32 8"   --->   Operation 344 'bitselect' 'isNeg_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 345 [1/1] (0.76ns)   --->   "%sub_ln1364_5 = sub i8 127, i8 %tmp_73"   --->   Operation 345 'sub' 'sub_ln1364_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1364_6 = sext i8 %sub_ln1364_5"   --->   Operation 346 'sext' 'sext_ln1364_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 347 [1/1] (0.39ns)   --->   "%ush_6 = select i1 %isNeg_6, i9 %sext_ln1364_6, i9 %add_ln344_6"   --->   Operation 347 'select' 'ush_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1340_6 = sext i9 %ush_6"   --->   Operation 348 'sext' 'sext_ln1340_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1340_6 = zext i32 %sext_ln1340_6"   --->   Operation 349 'zext' 'zext_ln1340_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%r_V_15 = lshr i63 %zext_ln15_6, i63 %zext_ln1340_6"   --->   Operation 350 'lshr' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%r_V_16 = shl i63 %zext_ln15_6, i63 %zext_ln1340_6"   --->   Operation 351 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_15, i32 24"   --->   Operation 352 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%zext_ln671_6 = zext i1 %tmp_63"   --->   Operation 353 'zext' 'zext_ln671_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node val_6)   --->   "%tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_16, i32 24, i32 39"   --->   Operation 354 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 355 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_6 = select i1 %isNeg_6, i16 %zext_ln671_6, i16 %tmp_34"   --->   Operation 355 'select' 'val_6' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 356 [1/1] (0.85ns)   --->   "%result_V_35 = sub i16 0, i16 %val_6"   --->   Operation 356 'sub' 'result_V_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_9, i32 31"   --->   Operation 357 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_9, i32 23, i32 30"   --->   Operation 358 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i32 %data_V_9"   --->   Operation 359 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 360 [1/1] (0.00ns)   --->   "%mantissa_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_76, i1 0"   --->   Operation 360 'bitconcatenate' 'mantissa_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i25 %mantissa_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 361 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln344_7 = zext i8 %tmp_75" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 362 'zext' 'zext_ln344_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 363 [1/1] (0.76ns)   --->   "%add_ln344_7 = add i9 %zext_ln344_7, i9 385" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344]   --->   Operation 363 'add' 'add_ln344_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 364 [1/1] (0.00ns)   --->   "%isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_7, i32 8"   --->   Operation 364 'bitselect' 'isNeg_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 365 [1/1] (0.76ns)   --->   "%sub_ln1364_6 = sub i8 127, i8 %tmp_75"   --->   Operation 365 'sub' 'sub_ln1364_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1364_7 = sext i8 %sub_ln1364_6"   --->   Operation 366 'sext' 'sext_ln1364_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.39ns)   --->   "%ush_7 = select i1 %isNeg_7, i9 %sext_ln1364_7, i9 %add_ln344_7"   --->   Operation 367 'select' 'ush_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1340_7 = sext i9 %ush_7"   --->   Operation 368 'sext' 'sext_ln1340_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1340_7 = zext i32 %sext_ln1340_7"   --->   Operation 369 'zext' 'zext_ln1340_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%r_V_17 = lshr i63 %zext_ln15_7, i63 %zext_ln1340_7"   --->   Operation 370 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%r_V_18 = shl i63 %zext_ln15_7, i63 %zext_ln1340_7"   --->   Operation 371 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_17, i32 24"   --->   Operation 372 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%zext_ln671_7 = zext i1 %tmp_68"   --->   Operation 373 'zext' 'zext_ln671_7' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node val_7)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_18, i32 24, i32 39"   --->   Operation 374 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 375 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_7 = select i1 %isNeg_7, i16 %zext_ln671_7, i16 %tmp_37"   --->   Operation 375 'select' 'val_7' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 376 [1/1] (0.85ns)   --->   "%result_V_37 = sub i16 0, i16 %val_7"   --->   Operation 376 'sub' 'result_V_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 377 [1/1] (0.35ns)   --->   "%result_V_39 = select i1 %p_Result_10, i16 %result_V_37, i16 %val_7" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 377 'select' 'result_V_39' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 378 [1/1] (0.35ns)   --->   "%select_ln59 = select i1 %p_Result_9, i16 %result_V_35, i16 %val_6" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 378 'select' 'select_ln59' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.32>
ST_58 : Operation 379 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %tmp_s, void, i32 32767, void" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 379 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %storemerge, i32 %Vq_limit_vel" [foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:32]   --->   Operation 380 'store' 'store_ln32' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 381 [1/2] (5.64ns)   --->   "%call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 381 'call' 'call_ret' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 382 [1/1] (0.00ns)   --->   "%Valpha = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 382 'extractvalue' 'Valpha' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 383 [1/1] (0.00ns)   --->   "%Vbeta = extractvalue i64 %call_ret" [foc-rewrite/apc/src/FOC/foc.cpp:215]   --->   Operation 383 'extractvalue' 'Vbeta' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %Valpha" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 384 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%logger_addr_36 = getelementptr i32 %logger, i64 0, i64 9" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 385 'getelementptr' 'logger_addr_36' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 386 [1/1] (0.67ns)   --->   "%store_ln216 = store i32 %bitcast_ln216, i5 %logger_addr_36" [foc-rewrite/apc/src/FOC/foc.cpp:216]   --->   Operation 386 'store' 'store_ln216' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 387 'bitcast' 'bitcast_ln217' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 388 [1/1] (0.00ns)   --->   "%logger_addr_37 = getelementptr i32 %logger, i64 0, i64 10" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 388 'getelementptr' 'logger_addr_37' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 389 [1/1] (0.67ns)   --->   "%store_ln217 = store i32 %bitcast_ln217, i5 %logger_addr_37" [foc-rewrite/apc/src/FOC/foc.cpp:217]   --->   Operation 389 'store' 'store_ln217' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_59 : Operation 390 [2/2] (7.01ns)   --->   "%call_ret4 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 390 'call' 'call_ret4' <Predicate = true> <Delay = 7.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 6.32>
ST_60 : Operation 391 [1/2] (5.64ns)   --->   "%call_ret4 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 391 'call' 'call_ret4' <Predicate = true> <Delay = 5.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 392 [1/1] (0.00ns)   --->   "%Va = extractvalue i96 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 392 'extractvalue' 'Va' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 393 [1/1] (0.00ns)   --->   "%Vb = extractvalue i96 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 393 'extractvalue' 'Vb' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 394 [1/1] (0.00ns)   --->   "%Vc = extractvalue i96 %call_ret4" [foc-rewrite/apc/src/FOC/foc.cpp:222]   --->   Operation 394 'extractvalue' 'Vc' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i32 %Va" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 395 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 396 [1/1] (0.00ns)   --->   "%logger_addr_38 = getelementptr i32 %logger, i64 0, i64 11" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 396 'getelementptr' 'logger_addr_38' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 397 [1/1] (0.67ns)   --->   "%store_ln223 = store i32 %bitcast_ln223, i5 %logger_addr_38" [foc-rewrite/apc/src/FOC/foc.cpp:223]   --->   Operation 397 'store' 'store_ln223' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>

State 61 <SV = 60> <Delay = 2.78>
ST_61 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %Vb" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 398 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 399 [1/1] (0.00ns)   --->   "%logger_addr_39 = getelementptr i32 %logger, i64 0, i64 12" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 399 'getelementptr' 'logger_addr_39' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 400 [1/1] (0.67ns)   --->   "%store_ln224 = store i32 %bitcast_ln224, i5 %logger_addr_39" [foc-rewrite/apc/src/FOC/foc.cpp:224]   --->   Operation 400 'store' 'store_ln224' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_61 : Operation 401 [2/2] (2.78ns)   --->   "%call_ret5 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 401 'call' 'call_ret5' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 3.76>
ST_62 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln225 = bitcast i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 402 'bitcast' 'bitcast_ln225' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 403 [1/1] (0.00ns)   --->   "%logger_addr_40 = getelementptr i32 %logger, i64 0, i64 13" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 403 'getelementptr' 'logger_addr_40' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 404 [1/1] (0.67ns)   --->   "%store_ln225 = store i32 %bitcast_ln225, i5 %logger_addr_40" [foc-rewrite/apc/src/FOC/foc.cpp:225]   --->   Operation 404 'store' 'store_ln225' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 17> <RAM>
ST_62 : Operation 405 [1/2] (3.76ns)   --->   "%call_ret5 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 405 'call' 'call_ret5' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 406 [1/1] (0.00ns)   --->   "%pwm_a = extractvalue i48 %call_ret5" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 406 'extractvalue' 'pwm_a' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 407 [1/1] (0.00ns)   --->   "%pwm_b = extractvalue i48 %call_ret5" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 407 'extractvalue' 'pwm_b' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 408 [1/1] (0.00ns)   --->   "%pwm_c = extractvalue i48 %call_ret5" [foc-rewrite/apc/src/FOC/foc.cpp:230]   --->   Operation 408 'extractvalue' 'pwm_c' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 409 [1/1] (0.00ns)   --->   "%pwmStreamObj_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %pwm_c, i16 %pwm_b, i16 %pwm_a" [foc-rewrite/apc/src/FOC/foc.cpp:237]   --->   Operation 409 'bitconcatenate' 'pwmStreamObj_data_V' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i48 %pwmStreamObj_data_V" [foc-rewrite/apc/src/FOC/foc.cpp:237]   --->   Operation 410 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 411 [1/1] (0.00ns)   --->   "%logger_data_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %result_V_38, i16 %select_ln59, i16 %result_V_39" [foc-rewrite/apc/src/FOC/foc.cpp:238]   --->   Operation 411 'bitconcatenate' 'logger_data_data_V' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i48 %logger_data_data_V" [foc-rewrite/apc/src/FOC/foc.cpp:238]   --->   Operation 412 'zext' 'zext_ln238' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 413 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %zext_ln237, i8 0, i8 0, i1 0"   --->   Operation 413 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_62 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i64 %zext_ln238, i8 0, i8 0, i1 0"   --->   Operation 414 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 63 <SV = 62> <Delay = 0.00>
ST_63 : Operation 415 [1/1] (0.00ns)   --->   "%ret_ln242 = ret" [foc-rewrite/apc/src/FOC/foc.cpp:242]   --->   Operation 415 'ret' 'ret_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	axis read operation ('empty') on port 'A_V_data_V' [46]  (0 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [53]  (5.2 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [53]  (5.2 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [53]  (5.2 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/foc.cpp:126) [53]  (5.2 ns)

 <State 5>: 7.11ns
The critical path consists of the following:
	'load' operation ('control_load', foc-rewrite/apc/src/FOC/foc.cpp:126) on array 'control' [55]  (0.677 ns)
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/foc.cpp:126) [57]  (6.44 ns)

 <State 6>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret9', foc-rewrite/apc/src/FOC/foc.cpp:137) to 'low_pass_filter<float>' [98]  (7.02 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret9', foc-rewrite/apc/src/FOC/foc.cpp:137) to 'low_pass_filter<float>' [98]  (7.02 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('ref_torque', foc-rewrite/apc/src/FOC/foc.cpp:182) to 'PI_control<float>' [134]  (7.3 ns)

 <State 9>: 6.43ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:344) [65]  (0.765 ns)
	'select' operation ('ush') [69]  (0.398 ns)
	'lshr' operation ('r.V') [72]  (0 ns)
	'select' operation ('val') [77]  (1.39 ns)
	'sub' operation ('result.V') [78]  (0.853 ns)
	'select' operation ('result.V', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [79]  (0.357 ns)
	'add' operation ('add_ln128', foc-rewrite/apc/src/FOC/foc.cpp:128) [81]  (0.853 ns)
	'select' operation ('Theta', foc-rewrite/apc/src/FOC/foc.cpp:128) [82]  (0.357 ns)
	'icmp' operation ('icmp_ln129', foc-rewrite/apc/src/FOC/foc.cpp:129) [83]  (1.1 ns)
	'select' operation ('Theta', foc-rewrite/apc/src/FOC/foc.cpp:129) [85]  (0.357 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret2', foc-rewrite/apc/src/FOC/foc.cpp:152) to 'park_direct<float>' [120]  (7.02 ns)

 <State 11>: 5.65ns
The critical path consists of the following:
	'call' operation ('call_ret2', foc-rewrite/apc/src/FOC/foc.cpp:152) to 'park_direct<float>' [120]  (5.65 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'load' operation ('ierr_torque_load', foc-rewrite/apc/src/FOC/foc.cpp:186) on static variable 'ierr_torque' [135]  (0 ns)
	'call' operation ('Vq', foc-rewrite/apc/src/FOC/foc.cpp:186) to 'PI_control<float>' [136]  (7.3 ns)

 <State 13>: 5.65ns
The critical path consists of the following:
	'call' operation ('Vq', foc-rewrite/apc/src/FOC/foc.cpp:186) to 'PI_control<float>' [136]  (5.65 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [156]  (2.78 ns)

 <State 15>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_23', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [156]  (2.78 ns)

 <State 16>: 7.09ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln188_1', foc-rewrite/apc/src/FOC/foc.cpp:188) [148]  (1.05 ns)
	'or' operation ('or_ln188', foc-rewrite/apc/src/FOC/foc.cpp:188) [149]  (0.287 ns)
	'and' operation ('and_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [157]  (0 ns)
	'sub' operation ('sub_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [162]  (0.548 ns)
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/foc.cpp:189) [164]  (5.2 ns)

 <State 17>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/foc.cpp:189) [164]  (5.2 ns)

 <State 18>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/foc.cpp:189) [164]  (5.2 ns)

 <State 19>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv3', foc-rewrite/apc/src/FOC/foc.cpp:189) [164]  (5.2 ns)

 <State 20>: 7.02ns
The critical path consists of the following:
	'load' operation ('Vq_limit_vel_load', foc-rewrite/apc/src/FOC/foc.cpp:188) on static variable 'Vq_limit_vel' [141]  (0 ns)
	'fmul' operation ('Vq', foc-rewrite/apc/src/FOC/foc.cpp:189) [165]  (7.02 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'load' operation ('Id_ref_vel_load', foc-rewrite/apc/src/FOC/foc.cpp:195) on static variable 'Id_ref_vel' [167]  (0 ns)
	'call' operation ('Vd', foc-rewrite/apc/src/FOC/foc.cpp:195) to 'PI_control<float>' [169]  (7.3 ns)

 <State 22>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('Vq', foc-rewrite/apc/src/FOC/foc.cpp:189) [165]  (7.02 ns)

 <State 23>: 5.87ns
The critical path consists of the following:
	'sitofp' operation ('conv2', foc-rewrite/apc/src/FOC/foc.cpp:133) [88]  (5.2 ns)
	'store' operation ('store_ln133', foc-rewrite/apc/src/FOC/foc.cpp:133) of variable 'bitcast_ln133', foc-rewrite/apc/src/FOC/foc.cpp:133 on array 'logger' [91]  (0.677 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret3', foc-rewrite/apc/src/FOC/foc.cpp:203) to 'decoupling<float>' [176]  (7.02 ns)

 <State 25>: 7.11ns
The critical path consists of the following:
	'call' operation ('call_ret3', foc-rewrite/apc/src/FOC/foc.cpp:203) to 'decoupling<float>' [176]  (6.44 ns)
	'store' operation ('store_ln204', foc-rewrite/apc/src/FOC/foc.cpp:204) of variable 'bitcast_ln204', foc-rewrite/apc/src/FOC/foc.cpp:204 on array 'logger' [181]  (0.677 ns)

 <State 26>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [185]  (7.02 ns)

 <State 27>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [185]  (7.02 ns)

 <State 28>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [185]  (7.02 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [187]  (6.44 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [187]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [187]  (6.44 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('x', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [187]  (6.44 ns)

 <State 33>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 34>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 35>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 36>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 37>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 38>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 39>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 40>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [188]  (6.58 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [189]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [189]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [189]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:27) [189]  (6.44 ns)

 <State 45>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:30) [196]  (2.78 ns)

 <State 46>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35) [200]  (7.02 ns)

 <State 47>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35) [200]  (7.02 ns)

 <State 48>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('err_V', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:35) [200]  (7.02 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', foc-rewrite/apc/src/FOC/../FW/field_weakening.hpp:40) [211]  (6.44 ns)

 <State 50>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 51>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 52>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 53>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 54>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 55>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 56>: 6.58ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_s', /wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [212]  (6.58 ns)

 <State 57>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret', foc-rewrite/apc/src/FOC/foc.cpp:215) to 'park_inverse<float>' [220]  (7.02 ns)

 <State 58>: 6.32ns
The critical path consists of the following:
	'call' operation ('call_ret', foc-rewrite/apc/src/FOC/foc.cpp:215) to 'park_inverse<float>' [220]  (5.65 ns)
	'store' operation ('store_ln216', foc-rewrite/apc/src/FOC/foc.cpp:216) of variable 'bitcast_ln216', foc-rewrite/apc/src/FOC/foc.cpp:216 on array 'logger' [225]  (0.677 ns)

 <State 59>: 7.02ns
The critical path consists of the following:
	'call' operation ('call_ret4', foc-rewrite/apc/src/FOC/foc.cpp:222) to 'clarke_inverse<float>' [229]  (7.02 ns)

 <State 60>: 6.32ns
The critical path consists of the following:
	'call' operation ('call_ret4', foc-rewrite/apc/src/FOC/foc.cpp:222) to 'clarke_inverse<float>' [229]  (5.65 ns)
	'store' operation ('store_ln223', foc-rewrite/apc/src/FOC/foc.cpp:223) of variable 'bitcast_ln223', foc-rewrite/apc/src/FOC/foc.cpp:223 on array 'logger' [235]  (0.677 ns)

 <State 61>: 2.78ns
The critical path consists of the following:
	'call' operation ('call_ret5', foc-rewrite/apc/src/FOC/foc.cpp:230) to 'SVPWM<float>' [242]  (2.78 ns)

 <State 62>: 3.76ns
The critical path consists of the following:
	'call' operation ('call_ret5', foc-rewrite/apc/src/FOC/foc.cpp:230) to 'SVPWM<float>' [242]  (3.76 ns)

 <State 63>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
