ARM GAS  /tmp/cccnEpXW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_cryp_tdes.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c"
  20              		.section	.text.CRYP_TDES_ECB,"ax",%progbits
  21              		.align	1
  22              		.global	CRYP_TDES_ECB
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	CRYP_TDES_ECB:
  28              	.LFB110:
   1:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
   2:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
   3:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @file    stm32f4xx_cryp_tdes.c
   4:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @author  MCD Application Team
   5:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @version V1.0.2
   6:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @date    05-March-2012
   7:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          input message using TDES in ECB/CBC modes .
   9:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          peripheral.
  11:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  12:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *  @verbatim
  13:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  14:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          ===================================================================
  15:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *                                   How to use this driver
  16:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          ===================================================================
  17:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          1. Enable The CRYP controller clock using 
  18:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  19:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  20:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          2. Encrypt and decrypt using TDES in ECB Mode using CRYP_TDES_ECB()
  21:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *             function.
  22:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  23:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          3. Encrypt and decrypt using TDES in CBC Mode using CRYP_TDES_CBC()
  24:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *             function.
  25:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  26:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *  @endverbatim
  27:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  28:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
  29:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @attention
  30:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
ARM GAS  /tmp/cccnEpXW.s 			page 2


  31:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  32:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  33:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  34:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * You may not use this file except in compliance with the License.
  35:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * You may obtain a copy of the License at:
  36:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  37:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  38:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  39:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * Unless required by applicable law or agreed to in writing, software 
  40:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  41:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  42:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * See the License for the specific language governing permissions and
  43:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * limitations under the License.
  44:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  45:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
  46:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */ 
  47:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  48:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Includes ------------------------------------------------------------------*/
  49:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** #include "stm32f4xx_cryp.h"
  50:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  51:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  52:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  53:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  54:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
  55:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  56:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP 
  57:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief CRYP driver modules
  58:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  59:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
  60:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  61:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private typedef -----------------------------------------------------------*/
  62:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private define ------------------------------------------------------------*/
  63:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** #define TDESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  64:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  65:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private macro -------------------------------------------------------------*/
  66:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private variables ---------------------------------------------------------*/
  67:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private function prototypes -----------------------------------------------*/
  68:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private functions ---------------------------------------------------------*/
  69:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  70:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  71:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP_Private_Functions
  72:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  73:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */ 
  74:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  75:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP_Group7 High Level TDES functions
  76:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  *  @brief   High Level TDES functions 
  77:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  *
  78:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** @verbatim   
  79:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  ===============================================================================
  80:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           High Level TDES functions
  81:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  ===============================================================================
  82:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  83:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  84:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** @endverbatim
  85:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  86:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
  87:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
ARM GAS  /tmp/cccnEpXW.s 			page 3


  88:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
  89:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief  Encrypt and decrypt using TDES in ECB Mode
  90:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Mode: encryption or decryption Mode.
  91:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *           This parameter can be one of the following values:
  92:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_ENCRYPT: Encryption
  93:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_DECRYPT: Decryption
  94:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Key: Key used for TDES algorithm.
  95:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
  96:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Input: pointer to the Input buffer.
  97:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Output: pointer to the returned buffer.
  98:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @retval An ErrorStatus enumeration value:
  99:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - SUCCESS: Operation done
 100:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - ERROR: Operation failed
 101:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
 102:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
 103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           uint32_t Ilength, uint8_t *Output)
 104:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** {
  29              		.loc 1 104 1
  30              		.cfi_startproc
  31              		@ args = 4, pretend = 0, frame = 136
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 90B5     		push	{r4, r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 A3B0     		sub	sp, sp, #140
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 152
  42 0004 00AF     		add	r7, sp, #0
  43              	.LCFI2:
  44              		.cfi_def_cfa_register 7
  45 0006 B960     		str	r1, [r7, #8]
  46 0008 7A60     		str	r2, [r7, #4]
  47 000a 3B60     		str	r3, [r7]
  48 000c 0346     		mov	r3, r0
  49 000e FB73     		strb	r3, [r7, #15]
 105:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_InitTypeDef TDES_CRYP_InitStructure;
 106:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
 107:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   __IO uint32_t counter = 0;
  50              		.loc 1 107 17
  51 0010 0023     		movs	r3, #0
  52 0012 7B61     		str	r3, [r7, #20]
 108:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t busystatus = 0;
  53              		.loc 1 108 12
  54 0014 0023     		movs	r3, #0
  55 0016 7B67     		str	r3, [r7, #116]
 109:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ErrorStatus status = SUCCESS;
  56              		.loc 1 109 15
  57 0018 0123     		movs	r3, #1
  58 001a 87F88730 		strb	r3, [r7, #135]
 110:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  59              		.loc 1 110 12
  60 001e BB68     		ldr	r3, [r7, #8]
  61 0020 3B67     		str	r3, [r7, #112]
 111:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  /tmp/cccnEpXW.s 			page 4


  62              		.loc 1 111 12
  63 0022 7B68     		ldr	r3, [r7, #4]
  64 0024 C7F88030 		str	r3, [r7, #128]
 112:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t outputaddr = (uint32_t)Output;
  65              		.loc 1 112 12
  66 0028 D7F89830 		ldr	r3, [r7, #152]
  67 002c FB67     		str	r3, [r7, #124]
 113:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t i = 0;
  68              		.loc 1 113 12
  69 002e 0023     		movs	r3, #0
  70 0030 BB67     		str	r3, [r7, #120]
 114:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 115:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto structures initialisation*/
 116:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
  71              		.loc 1 116 3
  72 0032 07F11803 		add	r3, r7, #24
  73 0036 1846     		mov	r0, r3
  74 0038 FFF7FEFF 		bl	CRYP_KeyStructInit
 117:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 118:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto Init for Encryption process */
 119:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   if(Mode == MODE_ENCRYPT) /* TDES encryption */
  75              		.loc 1 119 5
  76 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
  77 003e 012B     		cmp	r3, #1
  78 0040 02D1     		bne	.L2
 120:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 121:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****      TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
  79              		.loc 1 121 43
  80 0042 0023     		movs	r3, #0
  81 0044 3B87     		strh	r3, [r7, #56]	@ movhi
  82 0046 01E0     		b	.L3
  83              	.L2:
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****      TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  84              		.loc 1 125 43
  85 0048 0423     		movs	r3, #4
  86 004a 3B87     		strh	r3, [r7, #56]	@ movhi
  87              	.L3:
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  88              		.loc 1 128 41
  89 004c 0023     		movs	r3, #0
  90 004e 7B87     		strh	r3, [r7, #58]	@ movhi
 129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  91              		.loc 1 129 41
  92 0050 8023     		movs	r3, #128
  93 0052 BB87     		strh	r3, [r7, #60]	@ movhi
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Init(&TDES_CRYP_InitStructure);
  94              		.loc 1 130 3
  95 0054 07F13803 		add	r3, r7, #56
  96 0058 1846     		mov	r0, r3
  97 005a FFF7FEFF 		bl	CRYP_Init
 131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 132:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Key Initialisation */
ARM GAS  /tmp/cccnEpXW.s 			page 5


 133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  98              		.loc 1 133 53
  99 005e 3B6F     		ldr	r3, [r7, #112]
 100              		.loc 1 133 46
 101 0060 1B68     		ldr	r3, [r3]
 102 0062 7B64     		str	r3, [r7, #68]
 103              	.LBB30:
 104              	.LBB31:
 105              		.file 2 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h"
   1:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  24:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  28:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
  31:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   @{
  32:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** */
  33:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif
  40:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  41:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  42:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  44:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  46:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  48:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cccnEpXW.s 			page 6


  49:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  51:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  54:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  56:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  57:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  59:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  65:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  67:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  69:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  71:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  72:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  74:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  78:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  81:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  86:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  88:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  89:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  94:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  96:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  97:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 104:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cccnEpXW.s 			page 7


 106:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 107:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 109:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 111:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 114:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 116:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 119:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 120:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 121:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 123:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 125:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 128:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 130:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 133:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 134:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 135:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 137:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 139:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 141:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 144:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
 145:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 146:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 147:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 149:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 151:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 154:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 156:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 157:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 159:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 161:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/cccnEpXW.s 			page 8


 163:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 164:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 166:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 169:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 171:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 174:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 176:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 179:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 181:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 186:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 188:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 189:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 191:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 193:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 198:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 200:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 201:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 202:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 203:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 205:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 210:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 212:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 213:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 215:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 217:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cccnEpXW.s 			page 9


 220:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 221:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 223:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 225:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 229:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 231:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 232:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 234:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 236:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 240:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 242:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 243:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 245:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 247:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 250:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 254:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 255:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 256:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 259:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 261:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 262:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 265:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 267:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 269:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 271:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 272:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 273:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 274:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 275:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cccnEpXW.s 			page 10


 277:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 279:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 280:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 282:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 284:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 285:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 286:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 287:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 288:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 291:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 293:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 295:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 296:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 297:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 298:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 299:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 301:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 303:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 304:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 305:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 306:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 307:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 309:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 313:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 315:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
 316:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 317:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 318:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 319:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 321:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 324:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 326:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 328:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 329:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 330:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 332:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
ARM GAS  /tmp/cccnEpXW.s 			page 11


 334:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 335:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 337:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 339:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 340:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 341:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 343:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 345:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 347:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 348:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 350:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 351:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 106              		.loc 2 352 3
 107 0064 7B6C     		ldr	r3, [r7, #68]
 108              		.syntax unified
 109              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 110 0066 1BBA     		rev r3, r3
 111              	@ 0 "" 2
 112              		.thumb
 113              		.syntax unified
 114 0068 3B64     		str	r3, [r7, #64]
 353:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 115              		.loc 2 353 9
 116 006a 3B6C     		ldr	r3, [r7, #64]
 117              	.LBE31:
 118              	.LBE30:
 119              		.loc 1 133 44 discriminator 1
 120 006c 3B62     		str	r3, [r7, #32]
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 121              		.loc 1 134 10
 122 006e 3B6F     		ldr	r3, [r7, #112]
 123 0070 0433     		adds	r3, r3, #4
 124 0072 3B67     		str	r3, [r7, #112]
 135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 125              		.loc 1 135 53
 126 0074 3B6F     		ldr	r3, [r7, #112]
 127              		.loc 1 135 46
 128 0076 1B68     		ldr	r3, [r3]
 129 0078 FB64     		str	r3, [r7, #76]
 130              	.LBB32:
 131              	.LBB33:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 132              		.loc 2 352 3
 133 007a FB6C     		ldr	r3, [r7, #76]
 134              		.syntax unified
 135              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 136 007c 1BBA     		rev r3, r3
 137              	@ 0 "" 2
 138              		.thumb
 139              		.syntax unified
ARM GAS  /tmp/cccnEpXW.s 			page 12


 140 007e BB64     		str	r3, [r7, #72]
 141              		.loc 2 353 9
 142 0080 BB6C     		ldr	r3, [r7, #72]
 143              	.LBE33:
 144              	.LBE32:
 145              		.loc 1 135 44 discriminator 1
 146 0082 7B62     		str	r3, [r7, #36]
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 147              		.loc 1 136 10
 148 0084 3B6F     		ldr	r3, [r7, #112]
 149 0086 0433     		adds	r3, r3, #4
 150 0088 3B67     		str	r3, [r7, #112]
 137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 151              		.loc 1 137 53
 152 008a 3B6F     		ldr	r3, [r7, #112]
 153              		.loc 1 137 46
 154 008c 1B68     		ldr	r3, [r3]
 155 008e 7B65     		str	r3, [r7, #84]
 156              	.LBB34:
 157              	.LBB35:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 158              		.loc 2 352 3
 159 0090 7B6D     		ldr	r3, [r7, #84]
 160              		.syntax unified
 161              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 162 0092 1BBA     		rev r3, r3
 163              	@ 0 "" 2
 164              		.thumb
 165              		.syntax unified
 166 0094 3B65     		str	r3, [r7, #80]
 167              		.loc 2 353 9
 168 0096 3B6D     		ldr	r3, [r7, #80]
 169              	.LBE35:
 170              	.LBE34:
 171              		.loc 1 137 44 discriminator 1
 172 0098 BB62     		str	r3, [r7, #40]
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 173              		.loc 1 138 10
 174 009a 3B6F     		ldr	r3, [r7, #112]
 175 009c 0433     		adds	r3, r3, #4
 176 009e 3B67     		str	r3, [r7, #112]
 139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 177              		.loc 1 139 53
 178 00a0 3B6F     		ldr	r3, [r7, #112]
 179              		.loc 1 139 46
 180 00a2 1B68     		ldr	r3, [r3]
 181 00a4 FB65     		str	r3, [r7, #92]
 182              	.LBB36:
 183              	.LBB37:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 184              		.loc 2 352 3
 185 00a6 FB6D     		ldr	r3, [r7, #92]
 186              		.syntax unified
 187              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 188 00a8 1BBA     		rev r3, r3
 189              	@ 0 "" 2
 190              		.thumb
ARM GAS  /tmp/cccnEpXW.s 			page 13


 191              		.syntax unified
 192 00aa BB65     		str	r3, [r7, #88]
 193              		.loc 2 353 9
 194 00ac BB6D     		ldr	r3, [r7, #88]
 195              	.LBE37:
 196              	.LBE36:
 197              		.loc 1 139 44 discriminator 1
 198 00ae FB62     		str	r3, [r7, #44]
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 199              		.loc 1 140 10
 200 00b0 3B6F     		ldr	r3, [r7, #112]
 201 00b2 0433     		adds	r3, r3, #4
 202 00b4 3B67     		str	r3, [r7, #112]
 141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 203              		.loc 1 141 53
 204 00b6 3B6F     		ldr	r3, [r7, #112]
 205              		.loc 1 141 46
 206 00b8 1B68     		ldr	r3, [r3]
 207 00ba 7B66     		str	r3, [r7, #100]
 208              	.LBB38:
 209              	.LBB39:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 210              		.loc 2 352 3
 211 00bc 7B6E     		ldr	r3, [r7, #100]
 212              		.syntax unified
 213              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 214 00be 1BBA     		rev r3, r3
 215              	@ 0 "" 2
 216              		.thumb
 217              		.syntax unified
 218 00c0 3B66     		str	r3, [r7, #96]
 219              		.loc 2 353 9
 220 00c2 3B6E     		ldr	r3, [r7, #96]
 221              	.LBE39:
 222              	.LBE38:
 223              		.loc 1 141 44 discriminator 1
 224 00c4 3B63     		str	r3, [r7, #48]
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 225              		.loc 1 142 10
 226 00c6 3B6F     		ldr	r3, [r7, #112]
 227 00c8 0433     		adds	r3, r3, #4
 228 00ca 3B67     		str	r3, [r7, #112]
 143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 229              		.loc 1 143 53
 230 00cc 3B6F     		ldr	r3, [r7, #112]
 231              		.loc 1 143 46
 232 00ce 1B68     		ldr	r3, [r3]
 233 00d0 FB66     		str	r3, [r7, #108]
 234              	.LBB40:
 235              	.LBB41:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 236              		.loc 2 352 3
 237 00d2 FB6E     		ldr	r3, [r7, #108]
 238              		.syntax unified
 239              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 240 00d4 1BBA     		rev r3, r3
 241              	@ 0 "" 2
ARM GAS  /tmp/cccnEpXW.s 			page 14


 242              		.thumb
 243              		.syntax unified
 244 00d6 BB66     		str	r3, [r7, #104]
 245              		.loc 2 353 9
 246 00d8 BB6E     		ldr	r3, [r7, #104]
 247              	.LBE41:
 248              	.LBE40:
 249              		.loc 1 143 44 discriminator 1
 250 00da 7B63     		str	r3, [r7, #52]
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 251              		.loc 1 144 3
 252 00dc 07F11803 		add	r3, r7, #24
 253 00e0 1846     		mov	r0, r3
 254 00e2 FFF7FEFF 		bl	CRYP_KeyInit
 145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 146:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Flush IN/OUT FIFO */
 147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_FIFOFlush();
 255              		.loc 1 147 3
 256 00e6 FFF7FEFF 		bl	CRYP_FIFOFlush
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Enable Crypto processor */
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(ENABLE);
 257              		.loc 1 150 3
 258 00ea 0120     		movs	r0, #1
 259 00ec FFF7FEFF 		bl	CRYP_Cmd
 151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 260              		.loc 1 152 8
 261 00f0 0023     		movs	r3, #0
 262 00f2 BB67     		str	r3, [r7, #120]
 263              		.loc 1 152 3
 264 00f4 40E0     		b	.L10
 265              	.L16:
 153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Write the Input block in the Input FIFO */
 155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 266              		.loc 1 155 18
 267 00f6 D7F88030 		ldr	r3, [r7, #128]
 268              		.loc 1 155 5
 269 00fa 1B68     		ldr	r3, [r3]
 270 00fc 1846     		mov	r0, r3
 271 00fe FFF7FEFF 		bl	CRYP_DataIn
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 272              		.loc 1 156 14
 273 0102 D7F88030 		ldr	r3, [r7, #128]
 274 0106 0433     		adds	r3, r3, #4
 275 0108 C7F88030 		str	r3, [r7, #128]
 157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 276              		.loc 1 157 18
 277 010c D7F88030 		ldr	r3, [r7, #128]
 278              		.loc 1 157 5
 279 0110 1B68     		ldr	r3, [r3]
 280 0112 1846     		mov	r0, r3
 281 0114 FFF7FEFF 		bl	CRYP_DataIn
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 282              		.loc 1 158 14
 283 0118 D7F88030 		ldr	r3, [r7, #128]
ARM GAS  /tmp/cccnEpXW.s 			page 15


 284 011c 0433     		adds	r3, r3, #4
 285 011e C7F88030 		str	r3, [r7, #128]
 159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Wait until the complete message has been processed */
 161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     counter = 0;
 286              		.loc 1 161 13
 287 0122 0023     		movs	r3, #0
 288 0124 7B61     		str	r3, [r7, #20]
 289              	.L12:
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 164:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 290              		.loc 1 164 20
 291 0126 1020     		movs	r0, #16
 292 0128 FFF7FEFF 		bl	CRYP_GetFlagStatus
 293 012c 0346     		mov	r3, r0
 294              		.loc 1 164 18 discriminator 1
 295 012e 7B67     		str	r3, [r7, #116]
 165:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 296              		.loc 1 165 14
 297 0130 7B69     		ldr	r3, [r7, #20]
 298 0132 0133     		adds	r3, r3, #1
 299 0134 7B61     		str	r3, [r7, #20]
 166:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 300              		.loc 1 166 22 discriminator 2
 301 0136 7B69     		ldr	r3, [r7, #20]
 302              		.loc 1 166 43 discriminator 2
 303 0138 B3F5803F 		cmp	r3, #65536
 304 013c 02D0     		beq	.L11
 305              		.loc 1 166 43 is_stmt 0 discriminator 1
 306 013e 7B6F     		ldr	r3, [r7, #116]
 307 0140 002B     		cmp	r3, #0
 308 0142 F0D1     		bne	.L12
 309              	.L11:
 167:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 168:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     if (busystatus != RESET)
 310              		.loc 1 168 8 is_stmt 1
 311 0144 7B6F     		ldr	r3, [r7, #116]
 312 0146 002B     		cmp	r3, #0
 313 0148 03D0     		beq	.L13
 169:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 170:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****        status = ERROR;
 314              		.loc 1 170 15
 315 014a 0023     		movs	r3, #0
 316 014c 87F88730 		strb	r3, [r7, #135]
 317 0150 0FE0     		b	.L14
 318              	.L13:
 171:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 172:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     else
 173:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 174:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 175:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       /* Read the Output block from the Output FIFO */
 176:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 319              		.loc 1 176 8
 320 0152 FC6F     		ldr	r4, [r7, #124]
 321              		.loc 1 176 34
 322 0154 FFF7FEFF 		bl	CRYP_DataOut
ARM GAS  /tmp/cccnEpXW.s 			page 16


 323 0158 0346     		mov	r3, r0
 324              		.loc 1 176 32 discriminator 1
 325 015a 2360     		str	r3, [r4]
 177:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 326              		.loc 1 177 17
 327 015c FB6F     		ldr	r3, [r7, #124]
 328 015e 0433     		adds	r3, r3, #4
 329 0160 FB67     		str	r3, [r7, #124]
 178:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 330              		.loc 1 178 8
 331 0162 FC6F     		ldr	r4, [r7, #124]
 332              		.loc 1 178 34
 333 0164 FFF7FEFF 		bl	CRYP_DataOut
 334 0168 0346     		mov	r3, r0
 335              		.loc 1 178 32 discriminator 1
 336 016a 2360     		str	r3, [r4]
 179:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 337              		.loc 1 179 17
 338 016c FB6F     		ldr	r3, [r7, #124]
 339 016e 0433     		adds	r3, r3, #4
 340 0170 FB67     		str	r3, [r7, #124]
 341              	.L14:
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 342              		.loc 1 152 49 discriminator 2
 343 0172 BB6F     		ldr	r3, [r7, #120]
 344 0174 0833     		adds	r3, r3, #8
 345 0176 BB67     		str	r3, [r7, #120]
 346              	.L10:
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 347              		.loc 1 152 25 discriminator 1
 348 0178 BA6F     		ldr	r2, [r7, #120]
 349 017a 3B68     		ldr	r3, [r7]
 350 017c 9A42     		cmp	r2, r3
 351 017e 03D2     		bcs	.L15
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 352              		.loc 1 152 25 is_stmt 0 discriminator 3
 353 0180 97F88730 		ldrb	r3, [r7, #135]	@ zero_extendqisi2
 354 0184 002B     		cmp	r3, #0
 355 0186 B6D1     		bne	.L16
 356              	.L15:
 180:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 181:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 182:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 183:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Disable Crypto */
 184:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(DISABLE);
 357              		.loc 1 184 3 is_stmt 1
 358 0188 0020     		movs	r0, #0
 359 018a FFF7FEFF 		bl	CRYP_Cmd
 185:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 186:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   return status; 
 360              		.loc 1 186 10
 361 018e 97F88730 		ldrb	r3, [r7, #135]	@ zero_extendqisi2
 187:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** }
 362              		.loc 1 187 1
 363 0192 1846     		mov	r0, r3
 364 0194 8C37     		adds	r7, r7, #140
 365              	.LCFI3:
ARM GAS  /tmp/cccnEpXW.s 			page 17


 366              		.cfi_def_cfa_offset 12
 367 0196 BD46     		mov	sp, r7
 368              	.LCFI4:
 369              		.cfi_def_cfa_register 13
 370              		@ sp needed
 371 0198 90BD     		pop	{r4, r7, pc}
 372              		.cfi_endproc
 373              	.LFE110:
 375              		.section	.text.CRYP_TDES_CBC,"ax",%progbits
 376              		.align	1
 377              		.global	CRYP_TDES_CBC
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	CRYP_TDES_CBC:
 383              	.LFB111:
 188:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 189:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
 190:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief  Encrypt and decrypt using TDES in CBC Mode
 191:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Mode: encryption or decryption Mode.
 192:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *           This parameter can be one of the following values:
 193:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_ENCRYPT: Encryption
 194:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_DECRYPT: Decryption
 195:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Key: Key used for TDES algorithm.
 196:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  InitVectors: Initialisation Vectors used for TDES algorithm.
 197:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Input: pointer to the Input buffer.
 198:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
 199:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Output: pointer to the returned buffer.
 200:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @retval An ErrorStatus enumeration value:
 201:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - SUCCESS: Operation done
 202:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - ERROR: Operation failed
 203:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
 204:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
 205:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           uint8_t *Input, uint32_t Ilength, uint8_t *Output)
 206:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** {
 384              		.loc 1 206 1
 385              		.cfi_startproc
 386              		@ args = 8, pretend = 0, frame = 168
 387              		@ frame_needed = 1, uses_anonymous_args = 0
 388 0000 90B5     		push	{r4, r7, lr}
 389              	.LCFI5:
 390              		.cfi_def_cfa_offset 12
 391              		.cfi_offset 4, -12
 392              		.cfi_offset 7, -8
 393              		.cfi_offset 14, -4
 394 0002 ABB0     		sub	sp, sp, #172
 395              	.LCFI6:
 396              		.cfi_def_cfa_offset 184
 397 0004 00AF     		add	r7, sp, #0
 398              	.LCFI7:
 399              		.cfi_def_cfa_register 7
 400 0006 B960     		str	r1, [r7, #8]
 401 0008 7A60     		str	r2, [r7, #4]
 402 000a 3B60     		str	r3, [r7]
 403 000c 0346     		mov	r3, r0
 404 000e FB73     		strb	r3, [r7, #15]
 207:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_InitTypeDef TDES_CRYP_InitStructure;
ARM GAS  /tmp/cccnEpXW.s 			page 18


 208:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
 209:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
 210:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   __IO uint32_t counter = 0;
 405              		.loc 1 210 17
 406 0010 0023     		movs	r3, #0
 407 0012 3B61     		str	r3, [r7, #16]
 211:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t busystatus = 0;
 408              		.loc 1 211 12
 409 0014 0023     		movs	r3, #0
 410 0016 C7F89430 		str	r3, [r7, #148]
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ErrorStatus status = SUCCESS;
 411              		.loc 1 212 15
 412 001a 0123     		movs	r3, #1
 413 001c 87F8A730 		strb	r3, [r7, #167]
 213:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 414              		.loc 1 213 12
 415 0020 BB68     		ldr	r3, [r7, #8]
 416 0022 C7F89030 		str	r3, [r7, #144]
 214:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 417              		.loc 1 214 12
 418 0026 3B68     		ldr	r3, [r7]
 419 0028 C7F8A030 		str	r3, [r7, #160]
 215:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t outputaddr = (uint32_t)Output;
 420              		.loc 1 215 12
 421 002c D7F8BC30 		ldr	r3, [r7, #188]
 422 0030 C7F89C30 		str	r3, [r7, #156]
 216:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 423              		.loc 1 216 12
 424 0034 7B68     		ldr	r3, [r7, #4]
 425 0036 C7F88C30 		str	r3, [r7, #140]
 217:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t i = 0;
 426              		.loc 1 217 12
 427 003a 0023     		movs	r3, #0
 428 003c C7F89830 		str	r3, [r7, #152]
 218:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 219:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto structures initialisation*/
 220:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 429              		.loc 1 220 3
 430 0040 07F12403 		add	r3, r7, #36
 431 0044 1846     		mov	r0, r3
 432 0046 FFF7FEFF 		bl	CRYP_KeyStructInit
 221:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 222:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto Init for Encryption process */
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   if(Mode == MODE_ENCRYPT) /* TDES encryption */
 433              		.loc 1 223 5
 434 004a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 435 004c 012B     		cmp	r3, #1
 436 004e 03D1     		bne	.L19
 224:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 225:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 437              		.loc 1 225 42
 438 0050 0023     		movs	r3, #0
 439 0052 A7F84430 		strh	r3, [r7, #68]	@ movhi
 440 0056 02E0     		b	.L20
 441              	.L19:
 226:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 227:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   else
ARM GAS  /tmp/cccnEpXW.s 			page 19


 228:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 229:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 442              		.loc 1 229 42
 443 0058 0423     		movs	r3, #4
 444 005a A7F84430 		strh	r3, [r7, #68]	@ movhi
 445              	.L20:
 230:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 231:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
 446              		.loc 1 231 41
 447 005e 0823     		movs	r3, #8
 448 0060 A7F84630 		strh	r3, [r7, #70]	@ movhi
 232:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 449              		.loc 1 232 41
 450 0064 8023     		movs	r3, #128
 451 0066 A7F84830 		strh	r3, [r7, #72]	@ movhi
 233:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 234:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Init(&TDES_CRYP_InitStructure);
 452              		.loc 1 234 3
 453 006a 07F14403 		add	r3, r7, #68
 454 006e 1846     		mov	r0, r3
 455 0070 FFF7FEFF 		bl	CRYP_Init
 235:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 236:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Key Initialisation */
 237:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 456              		.loc 1 237 53
 457 0074 D7F89030 		ldr	r3, [r7, #144]
 458              		.loc 1 237 46
 459 0078 1B68     		ldr	r3, [r3]
 460 007a 3B65     		str	r3, [r7, #80]
 461              	.LBB42:
 462              	.LBB43:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 463              		.loc 2 352 3
 464 007c 3B6D     		ldr	r3, [r7, #80]
 465              		.syntax unified
 466              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 467 007e 1BBA     		rev r3, r3
 468              	@ 0 "" 2
 469              		.thumb
 470              		.syntax unified
 471 0080 FB64     		str	r3, [r7, #76]
 472              		.loc 2 353 9
 473 0082 FB6C     		ldr	r3, [r7, #76]
 474              	.LBE43:
 475              	.LBE42:
 476              		.loc 1 237 44 discriminator 1
 477 0084 FB62     		str	r3, [r7, #44]
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 478              		.loc 1 238 10
 479 0086 D7F89030 		ldr	r3, [r7, #144]
 480 008a 0433     		adds	r3, r3, #4
 481 008c C7F89030 		str	r3, [r7, #144]
 239:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 482              		.loc 1 239 53
 483 0090 D7F89030 		ldr	r3, [r7, #144]
 484              		.loc 1 239 46
 485 0094 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cccnEpXW.s 			page 20


 486 0096 BB65     		str	r3, [r7, #88]
 487              	.LBB44:
 488              	.LBB45:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 489              		.loc 2 352 3
 490 0098 BB6D     		ldr	r3, [r7, #88]
 491              		.syntax unified
 492              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 493 009a 1BBA     		rev r3, r3
 494              	@ 0 "" 2
 495              		.thumb
 496              		.syntax unified
 497 009c 7B65     		str	r3, [r7, #84]
 498              		.loc 2 353 9
 499 009e 7B6D     		ldr	r3, [r7, #84]
 500              	.LBE45:
 501              	.LBE44:
 502              		.loc 1 239 44 discriminator 1
 503 00a0 3B63     		str	r3, [r7, #48]
 240:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 504              		.loc 1 240 10
 505 00a2 D7F89030 		ldr	r3, [r7, #144]
 506 00a6 0433     		adds	r3, r3, #4
 507 00a8 C7F89030 		str	r3, [r7, #144]
 241:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 508              		.loc 1 241 53
 509 00ac D7F89030 		ldr	r3, [r7, #144]
 510              		.loc 1 241 46
 511 00b0 1B68     		ldr	r3, [r3]
 512 00b2 3B66     		str	r3, [r7, #96]
 513              	.LBB46:
 514              	.LBB47:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 515              		.loc 2 352 3
 516 00b4 3B6E     		ldr	r3, [r7, #96]
 517              		.syntax unified
 518              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 519 00b6 1BBA     		rev r3, r3
 520              	@ 0 "" 2
 521              		.thumb
 522              		.syntax unified
 523 00b8 FB65     		str	r3, [r7, #92]
 524              		.loc 2 353 9
 525 00ba FB6D     		ldr	r3, [r7, #92]
 526              	.LBE47:
 527              	.LBE46:
 528              		.loc 1 241 44 discriminator 1
 529 00bc 7B63     		str	r3, [r7, #52]
 242:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 530              		.loc 1 242 10
 531 00be D7F89030 		ldr	r3, [r7, #144]
 532 00c2 0433     		adds	r3, r3, #4
 533 00c4 C7F89030 		str	r3, [r7, #144]
 243:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 534              		.loc 1 243 53
 535 00c8 D7F89030 		ldr	r3, [r7, #144]
 536              		.loc 1 243 46
ARM GAS  /tmp/cccnEpXW.s 			page 21


 537 00cc 1B68     		ldr	r3, [r3]
 538 00ce BB66     		str	r3, [r7, #104]
 539              	.LBB48:
 540              	.LBB49:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 541              		.loc 2 352 3
 542 00d0 BB6E     		ldr	r3, [r7, #104]
 543              		.syntax unified
 544              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 545 00d2 1BBA     		rev r3, r3
 546              	@ 0 "" 2
 547              		.thumb
 548              		.syntax unified
 549 00d4 7B66     		str	r3, [r7, #100]
 550              		.loc 2 353 9
 551 00d6 7B6E     		ldr	r3, [r7, #100]
 552              	.LBE49:
 553              	.LBE48:
 554              		.loc 1 243 44 discriminator 1
 555 00d8 BB63     		str	r3, [r7, #56]
 244:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 556              		.loc 1 244 10
 557 00da D7F89030 		ldr	r3, [r7, #144]
 558 00de 0433     		adds	r3, r3, #4
 559 00e0 C7F89030 		str	r3, [r7, #144]
 245:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 560              		.loc 1 245 53
 561 00e4 D7F89030 		ldr	r3, [r7, #144]
 562              		.loc 1 245 46
 563 00e8 1B68     		ldr	r3, [r3]
 564 00ea 3B67     		str	r3, [r7, #112]
 565              	.LBB50:
 566              	.LBB51:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 567              		.loc 2 352 3
 568 00ec 3B6F     		ldr	r3, [r7, #112]
 569              		.syntax unified
 570              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 571 00ee 1BBA     		rev r3, r3
 572              	@ 0 "" 2
 573              		.thumb
 574              		.syntax unified
 575 00f0 FB66     		str	r3, [r7, #108]
 576              		.loc 2 353 9
 577 00f2 FB6E     		ldr	r3, [r7, #108]
 578              	.LBE51:
 579              	.LBE50:
 580              		.loc 1 245 44 discriminator 1
 581 00f4 FB63     		str	r3, [r7, #60]
 246:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 582              		.loc 1 246 10
 583 00f6 D7F89030 		ldr	r3, [r7, #144]
 584 00fa 0433     		adds	r3, r3, #4
 585 00fc C7F89030 		str	r3, [r7, #144]
 247:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 586              		.loc 1 247 53
 587 0100 D7F89030 		ldr	r3, [r7, #144]
ARM GAS  /tmp/cccnEpXW.s 			page 22


 588              		.loc 1 247 46
 589 0104 1B68     		ldr	r3, [r3]
 590 0106 BB67     		str	r3, [r7, #120]
 591              	.LBB52:
 592              	.LBB53:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 593              		.loc 2 352 3
 594 0108 BB6F     		ldr	r3, [r7, #120]
 595              		.syntax unified
 596              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 597 010a 1BBA     		rev r3, r3
 598              	@ 0 "" 2
 599              		.thumb
 600              		.syntax unified
 601 010c 7B67     		str	r3, [r7, #116]
 602              		.loc 2 353 9
 603 010e 7B6F     		ldr	r3, [r7, #116]
 604              	.LBE53:
 605              	.LBE52:
 606              		.loc 1 247 44 discriminator 1
 607 0110 3B64     		str	r3, [r7, #64]
 248:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 608              		.loc 1 248 3
 609 0112 07F12403 		add	r3, r7, #36
 610 0116 1846     		mov	r0, r3
 611 0118 FFF7FEFF 		bl	CRYP_KeyInit
 249:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 250:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Initialization Vectors */
 251:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 612              		.loc 1 251 51
 613 011c D7F88C30 		ldr	r3, [r7, #140]
 614              		.loc 1 251 44
 615 0120 1B68     		ldr	r3, [r3]
 616 0122 C7F88030 		str	r3, [r7, #128]
 617              	.LBB54:
 618              	.LBB55:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 619              		.loc 2 352 3
 620 0126 D7F88030 		ldr	r3, [r7, #128]
 621              		.syntax unified
 622              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 623 012a 1BBA     		rev r3, r3
 624              	@ 0 "" 2
 625              		.thumb
 626              		.syntax unified
 627 012c FB67     		str	r3, [r7, #124]
 628              		.loc 2 353 9
 629 012e FB6F     		ldr	r3, [r7, #124]
 630              	.LBE55:
 631              	.LBE54:
 632              		.loc 1 251 42 discriminator 1
 633 0130 7B61     		str	r3, [r7, #20]
 252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ivaddr+=4;
 634              		.loc 1 252 9
 635 0132 D7F88C30 		ldr	r3, [r7, #140]
 636 0136 0433     		adds	r3, r3, #4
 637 0138 C7F88C30 		str	r3, [r7, #140]
ARM GAS  /tmp/cccnEpXW.s 			page 23


 253:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 638              		.loc 1 253 51
 639 013c D7F88C30 		ldr	r3, [r7, #140]
 640              		.loc 1 253 44
 641 0140 1B68     		ldr	r3, [r3]
 642 0142 C7F88830 		str	r3, [r7, #136]
 643              	.LBB56:
 644              	.LBB57:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 645              		.loc 2 352 3
 646 0146 D7F88830 		ldr	r3, [r7, #136]
 647              		.syntax unified
 648              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 649 014a 1BBA     		rev r3, r3
 650              	@ 0 "" 2
 651              		.thumb
 652              		.syntax unified
 653 014c C7F88430 		str	r3, [r7, #132]
 654              		.loc 2 353 9
 655 0150 D7F88430 		ldr	r3, [r7, #132]
 656              	.LBE57:
 657              	.LBE56:
 658              		.loc 1 253 42 discriminator 1
 659 0154 BB61     		str	r3, [r7, #24]
 254:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 660              		.loc 1 254 3
 661 0156 07F11403 		add	r3, r7, #20
 662 015a 1846     		mov	r0, r3
 663 015c FFF7FEFF 		bl	CRYP_IVInit
 255:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 256:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Flush IN/OUT FIFO */
 257:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_FIFOFlush();
 664              		.loc 1 257 3
 665 0160 FFF7FEFF 		bl	CRYP_FIFOFlush
 258:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 259:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Enable Crypto processor */
 260:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(ENABLE);
 666              		.loc 1 260 3
 667 0164 0120     		movs	r0, #1
 668 0166 FFF7FEFF 		bl	CRYP_Cmd
 261:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 669              		.loc 1 262 8
 670 016a 0023     		movs	r3, #0
 671 016c C7F89830 		str	r3, [r7, #152]
 672              		.loc 1 262 3
 673 0170 4BE0     		b	.L29
 674              	.L35:
 263:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 264:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Write the Input block in the Input FIFO */
 265:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 675              		.loc 1 265 18
 676 0172 D7F8A030 		ldr	r3, [r7, #160]
 677              		.loc 1 265 5
 678 0176 1B68     		ldr	r3, [r3]
 679 0178 1846     		mov	r0, r3
 680 017a FFF7FEFF 		bl	CRYP_DataIn
ARM GAS  /tmp/cccnEpXW.s 			page 24


 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 681              		.loc 1 266 14
 682 017e D7F8A030 		ldr	r3, [r7, #160]
 683 0182 0433     		adds	r3, r3, #4
 684 0184 C7F8A030 		str	r3, [r7, #160]
 267:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 685              		.loc 1 267 18
 686 0188 D7F8A030 		ldr	r3, [r7, #160]
 687              		.loc 1 267 5
 688 018c 1B68     		ldr	r3, [r3]
 689 018e 1846     		mov	r0, r3
 690 0190 FFF7FEFF 		bl	CRYP_DataIn
 268:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 691              		.loc 1 268 14
 692 0194 D7F8A030 		ldr	r3, [r7, #160]
 693 0198 0433     		adds	r3, r3, #4
 694 019a C7F8A030 		str	r3, [r7, #160]
 269:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 270:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Wait until the complete message has been processed */
 271:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     counter = 0;
 695              		.loc 1 271 13
 696 019e 0023     		movs	r3, #0
 697 01a0 3B61     		str	r3, [r7, #16]
 698              	.L31:
 272:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 273:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 274:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 699              		.loc 1 274 20
 700 01a2 1020     		movs	r0, #16
 701 01a4 FFF7FEFF 		bl	CRYP_GetFlagStatus
 702 01a8 0346     		mov	r3, r0
 703              		.loc 1 274 18 discriminator 1
 704 01aa C7F89430 		str	r3, [r7, #148]
 275:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 705              		.loc 1 275 14
 706 01ae 3B69     		ldr	r3, [r7, #16]
 707 01b0 0133     		adds	r3, r3, #1
 708 01b2 3B61     		str	r3, [r7, #16]
 276:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 709              		.loc 1 276 22 discriminator 2
 710 01b4 3B69     		ldr	r3, [r7, #16]
 711              		.loc 1 276 43 discriminator 2
 712 01b6 B3F5803F 		cmp	r3, #65536
 713 01ba 03D0     		beq	.L30
 714              		.loc 1 276 43 is_stmt 0 discriminator 1
 715 01bc D7F89430 		ldr	r3, [r7, #148]
 716 01c0 002B     		cmp	r3, #0
 717 01c2 EED1     		bne	.L31
 718              	.L30:
 277:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 278:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     if (busystatus != RESET)
 719              		.loc 1 278 8 is_stmt 1
 720 01c4 D7F89430 		ldr	r3, [r7, #148]
 721 01c8 002B     		cmp	r3, #0
 722 01ca 03D0     		beq	.L32
 279:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****    {
 280:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****        status = ERROR;
ARM GAS  /tmp/cccnEpXW.s 			page 25


 723              		.loc 1 280 15
 724 01cc 0023     		movs	r3, #0
 725 01ce 87F8A730 		strb	r3, [r7, #167]
 726 01d2 15E0     		b	.L33
 727              	.L32:
 281:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 282:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     else
 283:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 284:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 285:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       /* Read the Output block from the Output FIFO */
 286:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 728              		.loc 1 286 8
 729 01d4 D7F89C40 		ldr	r4, [r7, #156]
 730              		.loc 1 286 34
 731 01d8 FFF7FEFF 		bl	CRYP_DataOut
 732 01dc 0346     		mov	r3, r0
 733              		.loc 1 286 32 discriminator 1
 734 01de 2360     		str	r3, [r4]
 287:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 735              		.loc 1 287 17
 736 01e0 D7F89C30 		ldr	r3, [r7, #156]
 737 01e4 0433     		adds	r3, r3, #4
 738 01e6 C7F89C30 		str	r3, [r7, #156]
 288:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 739              		.loc 1 288 8
 740 01ea D7F89C40 		ldr	r4, [r7, #156]
 741              		.loc 1 288 34
 742 01ee FFF7FEFF 		bl	CRYP_DataOut
 743 01f2 0346     		mov	r3, r0
 744              		.loc 1 288 32 discriminator 1
 745 01f4 2360     		str	r3, [r4]
 289:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 746              		.loc 1 289 17
 747 01f6 D7F89C30 		ldr	r3, [r7, #156]
 748 01fa 0433     		adds	r3, r3, #4
 749 01fc C7F89C30 		str	r3, [r7, #156]
 750              	.L33:
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 751              		.loc 1 262 49 discriminator 2
 752 0200 D7F89830 		ldr	r3, [r7, #152]
 753 0204 0833     		adds	r3, r3, #8
 754 0206 C7F89830 		str	r3, [r7, #152]
 755              	.L29:
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 756              		.loc 1 262 25 discriminator 1
 757 020a D7F89820 		ldr	r2, [r7, #152]
 758 020e D7F8B830 		ldr	r3, [r7, #184]
 759 0212 9A42     		cmp	r2, r3
 760 0214 03D2     		bcs	.L34
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 761              		.loc 1 262 25 is_stmt 0 discriminator 3
 762 0216 97F8A730 		ldrb	r3, [r7, #167]	@ zero_extendqisi2
 763 021a 002B     		cmp	r3, #0
 764 021c A9D1     		bne	.L35
 765              	.L34:
 290:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
ARM GAS  /tmp/cccnEpXW.s 			page 26


 292:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 293:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Disable Crypto */
 294:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(DISABLE);
 766              		.loc 1 294 3 is_stmt 1
 767 021e 0020     		movs	r0, #0
 768 0220 FFF7FEFF 		bl	CRYP_Cmd
 295:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 296:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   return status; 
 769              		.loc 1 296 10
 770 0224 97F8A730 		ldrb	r3, [r7, #167]	@ zero_extendqisi2
 297:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** }
 771              		.loc 1 297 1
 772 0228 1846     		mov	r0, r3
 773 022a AC37     		adds	r7, r7, #172
 774              	.LCFI8:
 775              		.cfi_def_cfa_offset 12
 776 022c BD46     		mov	sp, r7
 777              	.LCFI9:
 778              		.cfi_def_cfa_register 13
 779              		@ sp needed
 780 022e 90BD     		pop	{r4, r7, pc}
 781              		.cfi_endproc
 782              	.LFE111:
 784              		.text
 785              	.Letext0:
 786              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 787              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 788              		.file 5 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 789              		.file 6 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h"
ARM GAS  /tmp/cccnEpXW.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_cryp_tdes.c
     /tmp/cccnEpXW.s:21     .text.CRYP_TDES_ECB:00000000 $t
     /tmp/cccnEpXW.s:27     .text.CRYP_TDES_ECB:00000000 CRYP_TDES_ECB
     /tmp/cccnEpXW.s:376    .text.CRYP_TDES_CBC:00000000 $t
     /tmp/cccnEpXW.s:382    .text.CRYP_TDES_CBC:00000000 CRYP_TDES_CBC
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_cryp.h.125.59051ea0c9977c45a9bf7528170ecab2

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_Init
CRYP_KeyInit
CRYP_FIFOFlush
CRYP_Cmd
CRYP_DataIn
CRYP_GetFlagStatus
CRYP_DataOut
CRYP_IVInit
ARM GAS  /tmp/cccnEpXW.s 			page 28


