\doxysection{include/core/cortex-\/m4/gpio.h File Reference}
\hypertarget{gpio_8h}{}\label{gpio_8h}\index{include/core/cortex-\/m4/gpio.h@{include/core/cortex-\/m4/gpio.h}}


GPIO HAL implementation for Cortex-\/\+M4 (STM32\+F401\+RE).  


{\ttfamily \#include "{}utils/types.\+h"{}}\newline
Include dependency graph for gpio.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{gpio_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{gpio_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_ga305184464592fe039a4e47e9d88bdcc4}{RCC\+\_\+\+AHB1\+ENR}}~(\texorpdfstring{$\ast$}{*}(volatile uint32\+\_\+t \texorpdfstring{$\ast$}{*})0x40023830)
\begin{DoxyCompactList}\small\item\em RCC AHB1 peripheral clock enable register. stm32f401re\+\_\+reference.\+pdf -\/ page 118. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_gac485358099728ddae050db37924dd6b7}{GPIOA}}~0x40020000
\begin{DoxyCompactList}\small\item\em Base addresses of GPIO ports. stm32f401re.\+pdf -\/ page 52. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~0x40020400
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~0x40020800
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~0x40020\+C00
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~0x40021000
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~0x40021\+C00
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTERS_gaf5eb82977ded49e09b93e0c7ae9468d6}{GPIO\+\_\+\+PORT\+\_\+\+COUNT}}~6
\begin{DoxyCompactList}\small\item\em Total number of GPIO ports supported (Aâ€“E and H) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_gabd2bf74240b288f8d42e6e6aa157ba52}{GPIO\+\_\+\+MODER\+\_\+\+OFFSET}}~0x00
\begin{DoxyCompactList}\small\item\em GPIO mode register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_ga2a111ee9e5845dcba61cf1d7fe0eb43f}{GPIO\+\_\+\+AFRL\+\_\+\+OFFSET}}~0x20
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_gafdfc1903c8131e8c47c81bc89401f12e}{GPIO\+\_\+\+AFRH\+\_\+\+OFFSET}}~0x24
\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_ga424a9ba00d1b8767830a4ba2876b81b7}{GPIO\+\_\+\+OTYPER\+\_\+\+OFFSET}}~0x04
\begin{DoxyCompactList}\small\item\em GPIO output type register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 158. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_ga84120440ba15610fb77bf33f6b6ff0dc}{GPIO\+\_\+\+PUPDR\+\_\+\+OFFSET}}~0x0C
\begin{DoxyCompactList}\small\item\em GPIO pull-\/up/pull-\/down register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 159. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_gaf540e84125f7b294a9c848c9aadb1c5b}{GPIO\+\_\+\+IDR\+\_\+\+OFFSET}}~0x10
\begin{DoxyCompactList}\small\item\em GPIO input data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_gaa3e399f4df7c85cf125eda0d604170ac}{GPIO\+\_\+\+ODR\+\_\+\+OFFSET}}~0x14
\begin{DoxyCompactList}\small\item\em GPIO output data register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 160. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO__REGISTER__OFFSETS_gab59269075e8b69c81512c1cd3627e07c}{GPIO\+\_\+\+BSRR\+\_\+\+OFFSET}}~0x18
\begin{DoxyCompactList}\small\item\em GPIO bit set/reset register offset. stm32f401re\+\_\+reference.\+pdf -\/ page 161. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__GPIO__API_gab063b362fb73bcb899a122e5188e7e32}{hal\+\_\+gpio\+\_\+setmode}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin, \mbox{\hyperlink{gpio__types_8h_afff59088389c415758284fcfdef93fda}{hal\+\_\+gpio\+\_\+mode}} mode, \mbox{\hyperlink{gpio__types_8h_ab08483829bc1df17783a8ad8cb49043e}{hal\+\_\+gpio\+\_\+pullup\+\_\+pulldown}} pupd)
\begin{DoxyCompactList}\small\item\em Set the mode and pull configuration of a GPIO pin. \end{DoxyCompactList}\item 
\mbox{\hyperlink{gpio__types_8h_afff59088389c415758284fcfdef93fda}{hal\+\_\+gpio\+\_\+mode}} \mbox{\hyperlink{group__GPIO__API_gaf5915e39ede16cf7d68b4dc1ee02b78a}{hal\+\_\+gpio\+\_\+getmode}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin)
\begin{DoxyCompactList}\small\item\em Get the current mode of a GPIO pin. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO__API_gaa64ac2161a52147ab5e91fe399126638}{hal\+\_\+gpio\+\_\+digitalwrite}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin, \mbox{\hyperlink{gpio__types_8h_addd0001118ca8b0d1bb783478de95f78}{hal\+\_\+gpio\+\_\+state}} state)
\begin{DoxyCompactList}\small\item\em Write a logic level to a GPIO pin. \end{DoxyCompactList}\item 
\mbox{\hyperlink{gpio__types_8h_addd0001118ca8b0d1bb783478de95f78}{hal\+\_\+gpio\+\_\+state}} \mbox{\hyperlink{group__GPIO__API_gacce35517ec183c7df6a1f67737ecebf6}{hal\+\_\+gpio\+\_\+digitalread}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin)
\begin{DoxyCompactList}\small\item\em Read the logic level from a GPIO pin. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO__API_ga4f525e1eaa75b82f304bc25cee240789}{hal\+\_\+gpio\+\_\+enable\+\_\+rcc}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin)
\begin{DoxyCompactList}\small\item\em Enable the RCC peripheral clock for the GPIO port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__GPIO__API_ga07aab29e77970fa617d8ea0d1922e964}{hal\+\_\+gpio\+\_\+set\+\_\+alternate\+\_\+function}} (\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6}{hal\+\_\+gpio\+\_\+pin}} pin, \mbox{\hyperlink{gpio__types_8h_a22b67ee171c3baed3b2d4c9eeb3c6c44}{hal\+\_\+gpio\+\_\+alternate\+\_\+function\+\_\+t}} alt\+\_\+fn)
\begin{DoxyCompactList}\small\item\em Configure the alternate function for a GPIO pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO HAL implementation for Cortex-\/\+M4 (STM32\+F401\+RE). 

This header provides low-\/level register definitions and functions to configure and control GPIO peripherals on Cortex-\/\+M4-\/based microcontrollers, specifically STM32\+F401\+RE in this implementation.

\begin{DoxyNote}{Note}
This file is architecture-\/specific. It is included through the common {\ttfamily \doxylink{hal__gpio_8h}{hal\+\_\+gpio.\+h}} dispatcher based on the target definition (e.\+g., {\ttfamily CORTEX\+\_\+\+M4}).
\end{DoxyNote}
\begin{DoxyAuthor}{Author}
Ashutosh Vishwakarma 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2025-\/07-\/20 
\end{DoxyDate}
