// Seed: 1363593776
module module_0 (
    output wand id_0,
    input  tri0 id_1
);
  wire id_3;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    output wire id_8,
    output tri1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    output tri0 id_15
    , id_23,
    output wand id_16,
    input uwire id_17,
    input uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21
);
  assign id_12 = -1;
  assign id_23 = -1;
  module_0 modCall_1 (
      id_0,
      id_11
  );
  initial begin : LABEL_0
    if (-1'b0) id_23 <= 1;
  end
endmodule
