

================================================================
== Vivado HLS Report for 'aes_process_2'
================================================================
* Date:           Mon Dec 13 15:29:17 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.255|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3136|  4761|  3136|  4761|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes_shift_rows_fu_238        |aes_shift_rows        |   31|   70|   31|   70|   none  |
        |grp_aes_mix_columns8_fu_244      |aes_mix_columns8      |   81|   81|   81|   81|   none  |
        |grp_aes_get_round_key5_fu_260    |aes_get_round_key5    |   41|   41|   41|   41|   none  |
        |grp_aes_substitute_bytes_fu_268  |aes_substitute_bytes  |   57|   57|   57|   57|   none  |
        |grp_aes_add_round_key_fu_276     |aes_add_round_key     |   41|   41|   41|   41|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+-----------+-----------+-----------+------+----------+
        |- Loop 1     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 1.1  |     8|     8|          2|          -|          -|     4|    no    |
        |- Loop 2     |  2834|  4420| 218 ~ 340 |          -|          -|    13|    no    |
        |- Loop 3     |    40|    40|         10|          -|          -|     4|    no    |
        | + Loop 3.1  |     8|     8|          2|          -|          -|     4|    no    |
        +-------------+------+------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 8 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 23 
25 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%round_factor_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %round_factor)" [AES-XTS/main.cpp:232]   --->   Operation 26 'read' 'round_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%initial_round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %initial_round)" [AES-XTS/main.cpp:232]   --->   Operation 27 'read' 'initial_round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sequence_out_V_offse = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %sequence_out_V_offset)" [AES-XTS/main.cpp:232]   --->   Operation 28 'read' 'sequence_out_V_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 0)" [AES-XTS/main.cpp:232]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln180_cast = zext i10 %tmp to i11" [AES-XTS/main.cpp:232]   --->   Operation 30 'zext' 'zext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%state_matrix_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:10]   --->   Operation 31 'alloca' 'state_matrix_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%round_key_V = alloca [16 x i16], align 2" [AES-XTS/main.cpp:13]   --->   Operation 32 'alloca' 'round_key_V' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.loopexit4" [AES-XTS/main.cpp:228]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i3 [ 0, %0 ], [ %i_3, %.loopexit4.loopexit ]"   --->   Operation 34 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln228 = icmp eq i3 %i_op_assign_2, -4" [AES-XTS/main.cpp:228]   --->   Operation 35 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i_op_assign_2, 1" [AES-XTS/main.cpp:228]   --->   Operation 37 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln228, label %aes_sequence_to_matrix.2.exit, label %.preheader.preheader.i" [AES-XTS/main.cpp:228]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_op_assign_2, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 39 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln230_2 = zext i5 %tmp_9 to i6" [AES-XTS/main.cpp:230]   --->   Operation 40 'zext' 'zext_ln230_2' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i3 %i_op_assign_2 to i4" [AES-XTS/main.cpp:230]   --->   Operation 41 'zext' 'zext_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:230]   --->   Operation 42 'br' <Predicate = (!icmp_ln228)> <Delay = 1.76>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %initial_round_read to i7" [AES-XTS/main.cpp:14]   --->   Operation 43 'zext' 'zext_ln14' <Predicate = (icmp_ln228)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 44 'call' <Predicate = (icmp_ln228)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_op_assign = phi i3 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 45 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln230 = icmp eq i3 %i_op_assign, -4" [AES-XTS/main.cpp:230]   --->   Operation 46 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 47 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.65ns)   --->   "%j = add i3 %i_op_assign, 1" [AES-XTS/main.cpp:230]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %.loopexit4.loopexit, label %1" [AES-XTS/main.cpp:230]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %i_op_assign to i6" [AES-XTS/main.cpp:232]   --->   Operation 50 'zext' 'zext_ln180' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180, %zext_ln230_2" [AES-XTS/main.cpp:232]   --->   Operation 51 'add' 'add_ln180' <Predicate = (!icmp_ln230)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i3 %i_op_assign to i2" [AES-XTS/main.cpp:232]   --->   Operation 52 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln1352, i2 0)" [AES-XTS/main.cpp:232]   --->   Operation 53 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.73ns)   --->   "%ret_V_3 = add i4 %ret_V, %zext_ln230" [AES-XTS/main.cpp:232]   --->   Operation 54 'add' 'ret_V_3' <Predicate = (!icmp_ln230)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %sequence_out_V_offse, i4 %ret_V_3)" [AES-XTS/main.cpp:232]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i10 %tmp_s to i64" [AES-XTS/main.cpp:232]   --->   Operation 56 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sequence_out_V_addr = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_6" [AES-XTS/main.cpp:232]   --->   Operation 57 'getelementptr' 'sequence_out_V_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 58 'load' 'sequence_out_V_load' <Predicate = (!icmp_ln230)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 59 'br' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:232]   --->   Operation 60 'zext' 'zext_ln180_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_12" [AES-XTS/main.cpp:232]   --->   Operation 61 'getelementptr' 'state_matrix_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%sequence_out_V_load = load i16* %sequence_out_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 62 'load' 'sequence_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (2.32ns)   --->   "store i16 %sequence_out_V_load, i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:232]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader.i" [AES-XTS/main.cpp:230]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %zext_ln14, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:14]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 1.81>
ST_6 : Operation 66 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 66 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 3.65>
ST_7 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:15]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln19 = icmp eq i2 %round_factor_read, 1" [AES-XTS/main.cpp:19]   --->   Operation 68 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %round_factor_read, i4 0)" [AES-XTS/main.cpp:24]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln24_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %round_factor_read, i1 false)" [AES-XTS/main.cpp:24]   --->   Operation 70 'bitconcatenate' 'shl_ln24_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i3 %shl_ln24_1 to i6" [AES-XTS/main.cpp:24]   --->   Operation 71 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.82ns)   --->   "%sub_ln24 = sub i6 %shl_ln, %sext_ln24" [AES-XTS/main.cpp:24]   --->   Operation 72 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i6 %sub_ln24 to i7" [AES-XTS/main.cpp:24]   --->   Operation 73 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.82ns)   --->   "%round = add i7 %sext_ln24_1, %zext_ln14" [AES-XTS/main.cpp:16]   --->   Operation 74 'add' 'round' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln19, i2 1, i2 -2" [AES-XTS/main.cpp:26]   --->   Operation 75 'select' 'select_ln26' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.95ns)   --->   "%icmp_ln30 = icmp eq i2 %round_factor_read, -1" [AES-XTS/main.cpp:30]   --->   Operation 76 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i2 %round_factor_read to i6" [AES-XTS/main.cpp:16]   --->   Operation 77 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.76ns)   --->   "br label %2" [AES-XTS/main.cpp:24]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.63>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%round_1 = phi i6 [ %initial_round_read, %aes_sequence_to_matrix.2.exit ], [ %add_ln16, %._crit_edge ]" [AES-XTS/main.cpp:232]   --->   Operation 79 'phi' 'round_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %aes_sequence_to_matrix.2.exit ], [ %i, %._crit_edge ]"   --->   Operation 80 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %round_1, %sext_ln16" [AES-XTS/main.cpp:16]   --->   Operation 81 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -3" [AES-XTS/main.cpp:24]   --->   Operation 82 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 83 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [AES-XTS/main.cpp:24]   --->   Operation 84 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %5, label %3" [AES-XTS/main.cpp:24]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:26]   --->   Operation 86 'call' <Predicate = (!icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i6 %add_ln16 to i7" [AES-XTS/main.cpp:29]   --->   Operation 87 'sext' 'sext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %sext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 88 'call' <Predicate = (!icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [2/2] (1.76ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:39]   --->   Operation 89 'call' <Predicate = (icmp_ln24)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 90 [2/2] (1.81ns)   --->   "call fastcc void @aes_get_round_key5(i7 %round, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 90 'call' <Predicate = (icmp_ln24)> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:26]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %sext_ln29, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:29]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 2.72>
ST_10 : Operation 93 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:27]   --->   Operation 93 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:27]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.76>
ST_12 : Operation 95 [2/2] (1.76ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 95 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %state_matrix_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:28]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %4, label %._crit_edge" [AES-XTS/main.cpp:30]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.76>
ST_14 : Operation 98 [2/2] (1.76ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %round_key_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:32]   --->   Operation 98 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @aes_mix_columns8([16 x i16]* %round_key_V, [12 x i6]* %mix_column_constant_matrices_0_V, [12 x i6]* %mix_column_constant_matrices_1_V, [12 x i6]* %mix_column_constant_matrices_2_V, [12 x i6]* %mix_column_constant_matrices_3_V, i2 %select_ln26, [3840 x i8]* %multiplication_V)" [AES-XTS/main.cpp:32]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge" [AES-XTS/main.cpp:33]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.81>
ST_16 : Operation 101 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 101 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 0.00>
ST_17 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:35]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [AES-XTS/main.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 104 [1/2] (0.00ns)   --->   "call fastcc void @aes_substitute_bytes([16 x i16]* %state_matrix_V, [768 x i8]* %s_boxes_V, i2 %select_ln26)" [AES-XTS/main.cpp:39]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @aes_get_round_key5(i7 %round, [240 x i16]* %expanded_key_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:41]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 2.72>
ST_19 : Operation 106 [2/2] (2.72ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:40]   --->   Operation 106 'call' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 107 [1/2] (0.00ns)   --->   "call fastcc void @aes_shift_rows([16 x i16]* %state_matrix_V, i2 %round_factor_read)" [AES-XTS/main.cpp:40]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 1.81>
ST_21 : Operation 108 [2/2] (1.81ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 108 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 10> <Delay = 1.76>
ST_22 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @aes_add_round_key([16 x i16]* %state_matrix_V, [16 x i16]* %round_key_V)" [AES-XTS/main.cpp:42]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 110 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 110 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 11> <Delay = 1.78>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%p_04_0_i = phi i5 [ 0, %5 ], [ %i_V, %.loopexit.loopexit ]"   --->   Operation 111 'phi' 'p_04_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%column_0_i = phi i3 [ 0, %5 ], [ %column, %.loopexit.loopexit ]"   --->   Operation 112 'phi' 'column_0_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln242 = icmp eq i3 %column_0_i, -4" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 113 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 114 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 114 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 115 [1/1] (1.65ns)   --->   "%column = add i3 %column_0_i, 1" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 115 'add' 'column' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln242, label %aes_matrix_to_sequence.1.exit, label %6" [AES-XTS/main.cpp:242->AES-XTS/main.cpp:43]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 117 [1/1] (1.78ns)   --->   "%i_V = add i5 %p_04_0_i, 4" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 117 'add' 'i_V' <Predicate = (!icmp_ln242)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i3 %column_0_i to i6" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 118 'zext' 'zext_ln244' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (1.76ns)   --->   "br label %7" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 119 'br' <Predicate = (!icmp_ln242)> <Delay = 1.76>
ST_23 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:44]   --->   Operation 120 'ret' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 24 <SV = 12> <Delay = 4.10>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%p_04_1_i = phi i5 [ %p_04_0_i, %6 ], [ %add_ln700, %8 ]" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 121 'phi' 'p_04_1_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/1] (0.00ns)   --->   "%row_0_i = phi i3 [ 0, %6 ], [ %row, %8 ]"   --->   Operation 122 'phi' 'row_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 123 [1/1] (1.13ns)   --->   "%icmp_ln244 = icmp eq i3 %row_0_i, -4" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 123 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 124 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (1.65ns)   --->   "%row = add i3 %row_0_i, 1" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 125 'add' 'row' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.loopexit.loopexit, label %8" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i5 %p_04_1_i to i11" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 127 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (1.73ns)   --->   "%add_ln180_5 = add i11 %zext_ln180_13, %zext_ln180_cast" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 128 'add' 'add_ln180_5' <Predicate = (!icmp_ln244)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_0_i, i2 0)" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 129 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i5 %tmp_1 to i6" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 130 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 131 [1/1] (1.78ns)   --->   "%add_ln180_6 = add i6 %zext_ln244, %zext_ln180_15" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 131 'add' 'add_ln180_6' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i6 %add_ln180_6 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 132 'zext' 'zext_ln180_16' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_16" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 133 'getelementptr' 'state_matrix_V_addr_5' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_24 : Operation 134 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 134 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_24 : Operation 135 [1/1] (1.78ns)   --->   "%add_ln700 = add i5 %p_04_1_i, 1" [AES-XTS/main.cpp:247->AES-XTS/main.cpp:43]   --->   Operation 135 'add' 'add_ln700' <Predicate = (!icmp_ln244)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 136 'br' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 25 <SV = 13> <Delay = 5.57>
ST_25 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i11 %add_ln180_5 to i64" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 137 'zext' 'zext_ln180_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%sequence_out_V_addr_1 = getelementptr [1024 x i16]* %text_V, i64 0, i64 %zext_ln180_14" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 138 'getelementptr' 'sequence_out_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 139 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 140 [1/1] (3.25ns)   --->   "store i16 %state_matrix_V_load, i16* %sequence_out_V_addr_1, align 2" [AES-XTS/main.cpp:246->AES-XTS/main.cpp:43]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "br label %7" [AES-XTS/main.cpp:244->AES-XTS/main.cpp:43]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ text_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sequence_out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initial_round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ round_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_boxes_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mix_column_constant_matrices_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multiplication_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_factor_read     (read             ) [ 00111111111111111111100000]
initial_round_read    (read             ) [ 00111111111111111100000000]
sequence_out_V_offse  (read             ) [ 00111000000000000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_cast       (zext             ) [ 00111111111111111111111111]
state_matrix_V        (alloca           ) [ 00111111111111111111111111]
round_key_V           (alloca           ) [ 00111111111111111111111000]
br_ln228              (br               ) [ 01111000000000000000000000]
i_op_assign_2         (phi              ) [ 00100000000000000000000000]
icmp_ln228            (icmp             ) [ 00111000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000]
i_3                   (add              ) [ 01111000000000000000000000]
br_ln228              (br               ) [ 00000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln230_2          (zext             ) [ 00011000000000000000000000]
zext_ln230            (zext             ) [ 00011000000000000000000000]
br_ln230              (br               ) [ 00111000000000000000000000]
zext_ln14             (zext             ) [ 00000111000000000000000000]
i_op_assign           (phi              ) [ 00010000000000000000000000]
icmp_ln230            (icmp             ) [ 00111000000000000000000000]
empty_19              (speclooptripcount) [ 00000000000000000000000000]
j                     (add              ) [ 00111000000000000000000000]
br_ln230              (br               ) [ 00000000000000000000000000]
zext_ln180            (zext             ) [ 00000000000000000000000000]
add_ln180             (add              ) [ 00001000000000000000000000]
trunc_ln1352          (trunc            ) [ 00000000000000000000000000]
ret_V                 (bitconcatenate   ) [ 00000000000000000000000000]
ret_V_3               (add              ) [ 00000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_6          (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr   (getelementptr    ) [ 00001000000000000000000000]
br_ln0                (br               ) [ 01111000000000000000000000]
zext_ln180_12         (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr   (getelementptr    ) [ 00000000000000000000000000]
sequence_out_V_load   (load             ) [ 00000000000000000000000000]
store_ln232           (store            ) [ 00000000000000000000000000]
br_ln230              (br               ) [ 00111000000000000000000000]
call_ln14             (call             ) [ 00000000000000000000000000]
call_ln15             (call             ) [ 00000000000000000000000000]
icmp_ln19             (icmp             ) [ 00000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000000]
shl_ln24_1            (bitconcatenate   ) [ 00000000000000000000000000]
sext_ln24             (sext             ) [ 00000000000000000000000000]
sub_ln24              (sub              ) [ 00000000000000000000000000]
sext_ln24_1           (sext             ) [ 00000000000000000000000000]
round                 (add              ) [ 00000000111111111110000000]
select_ln26           (select           ) [ 00000000111111111110000000]
icmp_ln30             (icmp             ) [ 00000000111111111100000000]
sext_ln16             (sext             ) [ 00000000111111111100000000]
br_ln24               (br               ) [ 00000001111111111100000000]
round_1               (phi              ) [ 00000000100000000000000000]
i_0                   (phi              ) [ 00000000100000000000000000]
add_ln16              (add              ) [ 00000001111111111100000000]
icmp_ln24             (icmp             ) [ 00000000111111111100000000]
empty_20              (speclooptripcount) [ 00000000000000000000000000]
i                     (add              ) [ 00000001111111111100000000]
br_ln24               (br               ) [ 00000000000000000000000000]
sext_ln29             (sext             ) [ 00000000010000000000000000]
call_ln26             (call             ) [ 00000000000000000000000000]
call_ln29             (call             ) [ 00000000000000000000000000]
call_ln27             (call             ) [ 00000000000000000000000000]
call_ln28             (call             ) [ 00000000000000000000000000]
br_ln30               (br               ) [ 00000000000000000000000000]
call_ln32             (call             ) [ 00000000000000000000000000]
br_ln33               (br               ) [ 00000000000000000000000000]
call_ln35             (call             ) [ 00000000000000000000000000]
br_ln24               (br               ) [ 00000001111111111100000000]
call_ln39             (call             ) [ 00000000000000000000000000]
call_ln41             (call             ) [ 00000000000000000000000000]
call_ln40             (call             ) [ 00000000000000000000000000]
call_ln42             (call             ) [ 00000000000000000000000000]
br_ln242              (br               ) [ 00000000000000000000001111]
p_04_0_i              (phi              ) [ 00000000000000000000000111]
column_0_i            (phi              ) [ 00000000000000000000000100]
icmp_ln242            (icmp             ) [ 00000000000000000000000111]
empty_21              (speclooptripcount) [ 00000000000000000000000000]
column                (add              ) [ 00000000000000000000001111]
br_ln242              (br               ) [ 00000000000000000000000000]
i_V                   (add              ) [ 00000000000000000000001111]
zext_ln244            (zext             ) [ 00000000000000000000000011]
br_ln244              (br               ) [ 00000000000000000000000111]
ret_ln44              (ret              ) [ 00000000000000000000000000]
p_04_1_i              (phi              ) [ 00000000000000000000000010]
row_0_i               (phi              ) [ 00000000000000000000000010]
icmp_ln244            (icmp             ) [ 00000000000000000000000111]
empty_22              (speclooptripcount) [ 00000000000000000000000000]
row                   (add              ) [ 00000000000000000000000111]
br_ln244              (br               ) [ 00000000000000000000000000]
zext_ln180_13         (zext             ) [ 00000000000000000000000000]
add_ln180_5           (add              ) [ 00000000000000000000000001]
tmp_1                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln180_15         (zext             ) [ 00000000000000000000000000]
add_ln180_6           (add              ) [ 00000000000000000000000000]
zext_ln180_16         (zext             ) [ 00000000000000000000000000]
state_matrix_V_addr_5 (getelementptr    ) [ 00000000000000000000000001]
add_ln700             (add              ) [ 00000000000000000000000111]
br_ln0                (br               ) [ 00000000000000000000001111]
zext_ln180_14         (zext             ) [ 00000000000000000000000000]
sequence_out_V_addr_1 (getelementptr    ) [ 00000000000000000000000000]
state_matrix_V_load   (load             ) [ 00000000000000000000000000]
store_ln246           (store            ) [ 00000000000000000000000000]
br_ln244              (br               ) [ 00000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="text_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sequence_out_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sequence_out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="initial_round">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_round"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="round_factor">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_factor"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="expanded_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_boxes_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_boxes_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mix_column_constant_matrices_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mix_column_constant_matrices_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mix_column_constant_matrices_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mix_column_constant_matrices_3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mix_column_constant_matrices_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="multiplication_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multiplication_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_get_round_key5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_add_round_key"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_substitute_bytes"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_shift_rows"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_mix_columns8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="state_matrix_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_matrix_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="round_key_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round_key_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="round_factor_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_factor_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="initial_round_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_round_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sequence_out_V_offse_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sequence_out_V_offse/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sequence_out_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sequence_out_V_load/3 store_ln246/25 "/>
</bind>
</comp>

<comp id="123" class="1004" name="state_matrix_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln232/4 state_matrix_V_load/24 "/>
</bind>
</comp>

<comp id="136" class="1004" name="state_matrix_V_addr_5_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_matrix_V_addr_5/24 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sequence_out_V_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="11" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sequence_out_V_addr_1/25 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_op_assign_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_op_assign_2_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_op_assign_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_op_assign_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="round_1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="176" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="round_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="round_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="5"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_1/8 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_0_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_04_0_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_04_0_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_04_0_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_i/23 "/>
</bind>
</comp>

<comp id="206" class="1005" name="column_0_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="column_0_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="column_0_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_i/23 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_04_1_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_04_1_i (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_04_1_i_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_1_i/24 "/>
</bind>
</comp>

<comp id="227" class="1005" name="row_0_i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_0_i (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="row_0_i_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0_i/24 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_aes_shift_rows_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="2" slack="7"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/10 call_ln40/19 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_aes_mix_columns8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="6" slack="0"/>
<pin id="249" dir="0" index="4" bw="6" slack="0"/>
<pin id="250" dir="0" index="5" bw="6" slack="0"/>
<pin id="251" dir="0" index="6" bw="2" slack="5"/>
<pin id="252" dir="0" index="7" bw="8" slack="0"/>
<pin id="253" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/12 call_ln32/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_aes_get_round_key5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="0"/>
<pin id="264" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 call_ln29/8 call_ln41/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_aes_substitute_bytes_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="0" index="3" bw="2" slack="1"/>
<pin id="273" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/8 call_ln39/8 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_aes_add_round_key_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/6 call_ln35/16 call_ln42/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln180_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="10" slack="0"/>
<pin id="292" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_cast/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln228_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_9_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln230_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230_2/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln230_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="1"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln230_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln180_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln180_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="1"/>
<pin id="345" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln1352_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1352/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="ret_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_V_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="1"/>
<pin id="362" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="2"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln180_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_6/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln180_12_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_12/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln19_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="4"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="shl_ln_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="2" slack="4"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="shl_ln24_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="4"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24_1/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln24_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sub_ln24_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln24_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="round_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="6" slack="3"/>
<pin id="416" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="round/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln26_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="2" slack="0"/>
<pin id="422" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln30_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="4"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln16_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="4"/>
<pin id="433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln16/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln16_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="1"/>
<pin id="437" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln24_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln29_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln242_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/23 "/>
</bind>
</comp>

<comp id="462" class="1004" name="column_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="column/23 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/23 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln244_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="0"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln244/23 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln244_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/24 "/>
</bind>
</comp>

<comp id="484" class="1004" name="row_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/24 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln180_13_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_13/24 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln180_5_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="12"/>
<pin id="497" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_5/24 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/24 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln180_15_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_15/24 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln180_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="3" slack="1"/>
<pin id="513" dir="0" index="1" bw="5" slack="0"/>
<pin id="514" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_6/24 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln180_16_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_16/24 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln700_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/24 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln180_14_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_14/25 "/>
</bind>
</comp>

<comp id="531" class="1005" name="round_factor_read_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="4"/>
<pin id="533" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="round_factor_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="initial_round_read_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="1"/>
<pin id="543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="initial_round_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="sequence_out_V_offse_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="2"/>
<pin id="549" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sequence_out_V_offse "/>
</bind>
</comp>

<comp id="552" class="1005" name="zext_ln180_cast_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="12"/>
<pin id="554" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln180_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="i_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="zext_ln230_2_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="6" slack="1"/>
<pin id="567" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230_2 "/>
</bind>
</comp>

<comp id="570" class="1005" name="zext_ln230_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln230 "/>
</bind>
</comp>

<comp id="575" class="1005" name="zext_ln14_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="1"/>
<pin id="577" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="584" class="1005" name="j_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="3" slack="0"/>
<pin id="586" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln180_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="594" class="1005" name="sequence_out_V_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="1"/>
<pin id="596" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sequence_out_V_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="round_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="1"/>
<pin id="601" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="round "/>
</bind>
</comp>

<comp id="604" class="1005" name="select_ln26_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="1"/>
<pin id="606" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln30_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="6"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="614" class="1005" name="sext_ln16_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln16 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add_ln16_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="627" class="1005" name="i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="4" slack="0"/>
<pin id="629" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="632" class="1005" name="sext_ln29_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="1"/>
<pin id="634" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="640" class="1005" name="column_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="column "/>
</bind>
</comp>

<comp id="645" class="1005" name="i_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="650" class="1005" name="zext_ln244_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="6" slack="1"/>
<pin id="652" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln244 "/>
</bind>
</comp>

<comp id="658" class="1005" name="row_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="3" slack="0"/>
<pin id="660" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln180_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="11" slack="1"/>
<pin id="665" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_5 "/>
</bind>
</comp>

<comp id="668" class="1005" name="state_matrix_V_addr_5_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="1"/>
<pin id="670" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_matrix_V_addr_5 "/>
</bind>
</comp>

<comp id="673" class="1005" name="add_ln700_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="117" pin="3"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="50" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="129" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="78" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="194" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="12" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="14" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="16" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="244" pin=5"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="244" pin=7"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="274"><net_src comp="72" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="52" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="104" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="156" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="156" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="156" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="156" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="330"><net_src comp="167" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="167" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="167" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="167" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="385" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="380" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="62" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="177" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="187" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="66" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="187" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="434" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="460"><net_src comp="210" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="210" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="198" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="210" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="231" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="34" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="231" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="220" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="42" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="231" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="44" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="525"><net_src comp="220" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="82" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="534"><net_src comp="92" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="538"><net_src comp="531" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="544"><net_src comp="98" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="546"><net_src comp="541" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="550"><net_src comp="104" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="555"><net_src comp="290" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="563"><net_src comp="300" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="568"><net_src comp="314" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="573"><net_src comp="318" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="578"><net_src comp="322" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="587"><net_src comp="332" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="592"><net_src comp="342" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="597"><net_src comp="110" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="602"><net_src comp="413" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="607"><net_src comp="418" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="244" pin=6"/></net>

<net id="613"><net_src comp="426" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="431" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="622"><net_src comp="434" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="630"><net_src comp="445" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="635"><net_src comp="451" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="643"><net_src comp="462" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="648"><net_src comp="468" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="653"><net_src comp="474" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="661"><net_src comp="484" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="666"><net_src comp="494" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="671"><net_src comp="136" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="676"><net_src comp="521" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: text_V | {25 }
 - Input state : 
	Port: aes_process.2 : text_V | {3 4 }
	Port: aes_process.2 : sequence_out_V_offset | {1 }
	Port: aes_process.2 : initial_round | {1 }
	Port: aes_process.2 : round_factor | {1 }
	Port: aes_process.2 : expanded_key_V | {2 5 8 9 18 }
	Port: aes_process.2 : s_boxes_V | {8 9 18 }
	Port: aes_process.2 : mix_column_constant_matrices_0_V | {12 13 14 15 }
	Port: aes_process.2 : mix_column_constant_matrices_1_V | {12 13 14 15 }
	Port: aes_process.2 : mix_column_constant_matrices_2_V | {12 13 14 15 }
	Port: aes_process.2 : mix_column_constant_matrices_3_V | {12 13 14 15 }
	Port: aes_process.2 : multiplication_V | {12 13 14 15 }
  - Chain level:
	State 1
		zext_ln180_cast : 1
	State 2
		icmp_ln228 : 1
		i_3 : 1
		br_ln228 : 2
		tmp_9 : 1
		zext_ln230_2 : 2
		zext_ln230 : 1
		call_ln14 : 1
	State 3
		icmp_ln230 : 1
		j : 1
		br_ln230 : 2
		zext_ln180 : 1
		add_ln180 : 2
		trunc_ln1352 : 1
		ret_V : 2
		ret_V_3 : 3
		tmp_s : 4
		zext_ln180_6 : 5
		sequence_out_V_addr : 6
		sequence_out_V_load : 7
	State 4
		state_matrix_V_addr : 1
		store_ln232 : 2
	State 5
	State 6
	State 7
		sext_ln24 : 1
		sub_ln24 : 2
		sext_ln24_1 : 3
		round : 4
		select_ln26 : 1
	State 8
		add_ln16 : 1
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		sext_ln29 : 2
		call_ln29 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln242 : 1
		column : 1
		br_ln242 : 2
		i_V : 1
		zext_ln244 : 1
	State 24
		icmp_ln244 : 1
		row : 1
		br_ln244 : 2
		zext_ln180_13 : 1
		add_ln180_5 : 2
		tmp_1 : 1
		zext_ln180_15 : 2
		add_ln180_6 : 3
		zext_ln180_16 : 4
		state_matrix_V_addr_5 : 5
		state_matrix_V_load : 6
		add_ln700 : 1
	State 25
		sequence_out_V_addr_1 : 1
		store_ln246 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |     grp_aes_shift_rows_fu_238    | 16.1781 |   610   |   372   |
|          |    grp_aes_mix_columns8_fu_244   | 16.3328 |   206   |   300   |
|   call   |   grp_aes_get_round_key5_fu_260  |  1.769  |    50   |    99   |
|          |  grp_aes_substitute_bytes_fu_268 |  3.538  |    43   |    88   |
|          |   grp_aes_add_round_key_fu_276   |  3.538  |    26   |    91   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_3_fu_300            |    0    |    0    |    12   |
|          |             j_fu_332             |    0    |    0    |    12   |
|          |         add_ln180_fu_342         |    0    |    0    |    15   |
|          |          ret_V_3_fu_359          |    0    |    0    |    13   |
|          |           round_fu_413           |    0    |    0    |    15   |
|          |          add_ln16_fu_434         |    0    |    0    |    15   |
|    add   |             i_fu_445             |    0    |    0    |    13   |
|          |           column_fu_462          |    0    |    0    |    12   |
|          |            i_V_fu_468            |    0    |    0    |    15   |
|          |            row_fu_484            |    0    |    0    |    12   |
|          |        add_ln180_5_fu_494        |    0    |    0    |    14   |
|          |        add_ln180_6_fu_511        |    0    |    0    |    15   |
|          |         add_ln700_fu_521         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln228_fu_294        |    0    |    0    |    9    |
|          |         icmp_ln230_fu_326        |    0    |    0    |    9    |
|          |         icmp_ln19_fu_380         |    0    |    0    |    8    |
|   icmp   |         icmp_ln30_fu_426         |    0    |    0    |    8    |
|          |         icmp_ln24_fu_439         |    0    |    0    |    9    |
|          |         icmp_ln242_fu_456        |    0    |    0    |    9    |
|          |         icmp_ln244_fu_478        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln24_fu_403         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln26_fu_418        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |   round_factor_read_read_fu_92   |    0    |    0    |    0    |
|   read   |   initial_round_read_read_fu_98  |    0    |    0    |    0    |
|          | sequence_out_V_offse_read_fu_104 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_282            |    0    |    0    |    0    |
|          |           tmp_9_fu_306           |    0    |    0    |    0    |
|          |           ret_V_fu_351           |    0    |    0    |    0    |
|bitconcatenate|           tmp_s_fu_364           |    0    |    0    |    0    |
|          |           shl_ln_fu_385          |    0    |    0    |    0    |
|          |         shl_ln24_1_fu_392        |    0    |    0    |    0    |
|          |           tmp_1_fu_499           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln180_cast_fu_290      |    0    |    0    |    0    |
|          |        zext_ln230_2_fu_314       |    0    |    0    |    0    |
|          |         zext_ln230_fu_318        |    0    |    0    |    0    |
|          |         zext_ln14_fu_322         |    0    |    0    |    0    |
|          |         zext_ln180_fu_338        |    0    |    0    |    0    |
|   zext   |        zext_ln180_6_fu_371       |    0    |    0    |    0    |
|          |       zext_ln180_12_fu_376       |    0    |    0    |    0    |
|          |         zext_ln244_fu_474        |    0    |    0    |    0    |
|          |       zext_ln180_13_fu_490       |    0    |    0    |    0    |
|          |       zext_ln180_15_fu_507       |    0    |    0    |    0    |
|          |       zext_ln180_16_fu_516       |    0    |    0    |    0    |
|          |       zext_ln180_14_fu_527       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln1352_fu_347       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln24_fu_399         |    0    |    0    |    0    |
|   sext   |        sext_ln24_1_fu_409        |    0    |    0    |    0    |
|          |         sext_ln16_fu_431         |    0    |    0    |    0    |
|          |         sext_ln29_fu_451         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  | 41.3558 |   935   |   1206  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|  round_key_V |    0   |   32   |    4   |    0   |
|state_matrix_V|    0   |   32   |    4   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln16_reg_619      |    6   |
|     add_ln180_5_reg_663     |   11   |
|      add_ln180_reg_589      |    6   |
|      add_ln700_reg_673      |    5   |
|      column_0_i_reg_206     |    3   |
|        column_reg_640       |    3   |
|         i_0_reg_183         |    4   |
|         i_3_reg_560         |    3   |
|         i_V_reg_645         |    5   |
|    i_op_assign_2_reg_152    |    3   |
|     i_op_assign_reg_163     |    3   |
|          i_reg_627          |    4   |
|      icmp_ln30_reg_610      |    1   |
|  initial_round_read_reg_541 |    6   |
|          j_reg_584          |    3   |
|       p_04_0_i_reg_194      |    5   |
|       p_04_1_i_reg_217      |    5   |
|       round_1_reg_174       |    6   |
|  round_factor_read_reg_531  |    2   |
|        round_reg_599        |    7   |
|       row_0_i_reg_227       |    3   |
|         row_reg_658         |    3   |
|     select_ln26_reg_604     |    2   |
| sequence_out_V_addr_reg_594 |   10   |
| sequence_out_V_offse_reg_547|    6   |
|      sext_ln16_reg_614      |    6   |
|      sext_ln29_reg_632      |    7   |
|state_matrix_V_addr_5_reg_668|    4   |
|      zext_ln14_reg_575      |    7   |
|   zext_ln180_cast_reg_552   |   11   |
|     zext_ln230_2_reg_565    |    6   |
|      zext_ln230_reg_570     |    4   |
|      zext_ln244_reg_650     |    6   |
+-----------------------------+--------+
|            Total            |   166  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_117       |  p0  |   3  |  10  |   30   ||    15   |
|       grp_access_fu_129       |  p0  |   3  |   4  |   12   ||    15   |
|        p_04_0_i_reg_194       |  p0  |   2  |   5  |   10   ||    9    |
| grp_aes_get_round_key5_fu_260 |  p1  |   5  |   7  |   35   ||    27   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   87   || 7.30475 ||    66   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   41   |   935  |  1206  |    -   |
|   Memory  |    0   |    -   |   64   |    8   |    0   |
|Multiplexer|    -   |    7   |    -   |   66   |    -   |
|  Register |    -   |    -   |   166  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |  1165  |  1280  |    0   |
+-----------+--------+--------+--------+--------+--------+
