
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001092                       # Number of seconds simulated (Second)
simTicks                                   1092031000                       # Number of ticks simulated (Tick)
finalTick                                  1092031000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      1.12                       # Real time elapsed on the host (Second)
hostTickRate                                971618962                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     644972                       # Number of bytes of host memory used (Byte)
simInsts                                       139494                       # Number of instructions simulated (Count)
simOps                                         204755                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   124098                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     182153                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1092031                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                            139494                       # Number of instructions committed (Count)
system.cpu.numOps                              204755                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                      53225                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               7.828516                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.127738                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass          195      0.10%      0.10% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu          94337     46.07%     46.17% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult             5      0.00%     46.17% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv             21      0.01%     46.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd          135      0.07%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     46.25% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu         16480      8.05%     54.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     54.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt            46      0.02%     54.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc         8407      4.11%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     58.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt         8192      4.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead          1499      0.73%     63.16% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite         1172      0.57%     63.73% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead           62      0.03%     63.76% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite        74204     36.24%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total          204755                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data           3140                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3140                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3140                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3140                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        74087                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           74087                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        74087                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          74087                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1973127000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1973127000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1973127000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1973127000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        77227                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         77227                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        77227                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        77227                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.959341                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.959341                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.959341                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.959341                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 26632.567117                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 26632.567117                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 26632.567117                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 26632.567117                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        73714                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             73714                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          100                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           100                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          100                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          100                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        73987                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        73987                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        73987                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        73987                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1815738000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1815738000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1815738000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1815738000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.958046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.958046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.958046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.958046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24541.311311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24541.311311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24541.311311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24541.311311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  73714                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         1724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            1724                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          128                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           128                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     14183000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     14183000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         1852                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         1852                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.069114                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.069114                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 110804.687500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 110804.687500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           14                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          114                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          114                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     12529000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     12529000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.061555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.061555                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 109903.508772                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 109903.508772                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1416                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1416                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        73959                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        73959                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1958944000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1958944000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        75375                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        75375                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.981214                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.981214                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 26486.891386                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 26486.891386                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           86                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           86                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        73873                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        73873                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1803209000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1803209000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.980073                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.980073                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 24409.581308                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 24409.581308                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           223.962081                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                77131                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              73963                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.042832                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   223.962081                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.218713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.218713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          249                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.243164                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             228417                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            228417                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions                8201                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst          35883                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             35883                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         35883                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            35883                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          579                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             579                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          579                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            579                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     60196000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     60196000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     60196000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     60196000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        36462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         36462                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        36462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        36462                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.015880                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015880                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.015880                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015880                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 103965.457686                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 103965.457686                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 103965.457686                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 103965.457686                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          579                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          579                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     59040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     59040000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     59040000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     59040000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.015880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015880                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.015880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 101968.911917                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 101968.911917                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 101968.911917                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 101968.911917                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    327                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        35883                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           35883                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          579                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           579                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     60196000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     60196000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        36462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        36462                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.015880                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015880                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 103965.457686                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 103965.457686                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          579                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          579                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     59040000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     59040000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.015880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015880                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 101968.911917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 101968.911917                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           242.666830                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                36461                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                578                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              63.081315                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              110000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   242.666830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.947917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.947917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          251                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          203                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              73502                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             73502                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                   10174                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   75473                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        86                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        41                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   36462                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        38                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                   139494                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     204755                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2_victimbus.transDist::ReadResp           692                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackClean          885                       # Transaction distribution (Count)
system.l2_victimbus.transDist::CleanEvict          326                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeReq           24                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeResp           24                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExReq          193                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExResp          193                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadCleanReq          692                       # Transaction distribution (Count)
system.l2_victimbus.pktCount_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port         2144                       # Packet count per connected requestor and responder (Count)
system.l2_victimbus.pktSize_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port        56640                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_victimbus.snoops                        885                       # Total snoops (Count)
system.l2_victimbus.snoopTraffic                56640                       # Total snoop traffic (Byte)
system.l2_victimbus.snoopFanout::samples         1794                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::mean        0.493311                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::stdev       0.500095                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::0                909     50.67%     50.67% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::1                885     49.33%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::total           1794                       # Request fanout histogram (Count)
system.l2_victimbus.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimbus.reqLayer0.occupancy       1235000                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.respLayer0.occupancy      2680113                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.snoop_filter.totRequests         1235                       # Total number of requests made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleRequests          350                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimbus.snoop_filter.totSnoops          885                       # Total number of snoops made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleSnoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimcache.demandMisses::cpu.inst          578                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::cpu.data          307                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::total          885                       # number of demand (read+write) misses (Count)
system.l2_victimcache.overallMisses::cpu.inst          578                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::cpu.data          307                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::total          885                       # number of overall misses (Count)
system.l2_victimcache.demandMissLatency::cpu.inst     33030000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::cpu.data     20593000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::total     53623000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.inst     33030000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.data     20593000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::total     53623000                       # number of overall miss ticks (Tick)
system.l2_victimcache.demandAccesses::cpu.inst          578                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::cpu.data          307                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::total          885                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.inst          578                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.data          307                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::total          885                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::cpu.data            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.demandAvgMissLatency::cpu.inst 57145.328720                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::cpu.data 67078.175896                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::total 60590.960452                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.inst 57145.328720                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.data 67078.175896                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::total 60590.960452                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l2_victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_victimcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.writebacks::writebacks          885                       # number of writebacks (Count)
system.l2_victimcache.writebacks::total           885                       # number of writebacks (Count)
system.l2_victimcache.demandMshrMisses::cpu.inst          578                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::cpu.data          307                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::total          885                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.inst          578                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.data          307                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::total          885                       # number of overall MSHR misses (Count)
system.l2_victimcache.demandMshrMissLatency::cpu.inst     33030000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::cpu.data     20593000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::total     53623000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.inst     33030000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.data     20593000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::total     53623000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.demandAvgMshrMissLatency::cpu.inst 57145.328720                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::cpu.data 67078.175896                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::total 60590.960452                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.inst 57145.328720                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.data 67078.175896                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::total 60590.960452                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.replacements                  0                       # number of replacements (Count)
system.l2_victimcache.CleanEvict.mshrMisses::writebacks          326                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMisses::total          326                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.ReadCleanReq.misses::cpu.inst          578                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.data          114                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::total          692                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.inst     33030000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.data      7396000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::total     40426000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.accesses::cpu.inst          578                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::cpu.data          114                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::total          692                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::cpu.data            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.inst 57145.328720                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.data 64877.192982                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::total 58419.075145                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.inst          578                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.data          114                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::total          692                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.inst     33030000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.data      7396000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::total     40426000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.inst 57145.328720                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.data 64877.192982                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::total 58419.075145                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.misses::cpu.data          193                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.misses::total          193                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.missLatency::cpu.data     13197000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.missLatency::total     13197000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.accesses::cpu.data          193                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.accesses::total          193                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMissLatency::cpu.data 68378.238342                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMissLatency::total 68378.238342                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.mshrMisses::cpu.data          193                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMisses::total          193                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMissLatency::cpu.data     13197000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissLatency::total     13197000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMshrMissLatency::cpu.data 68378.238342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMshrMissLatency::total 68378.238342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.misses::cpu.data           24                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.misses::total           24                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.accesses::cpu.data           24                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.accesses::total           24                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMisses::cpu.data           24                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMisses::total           24                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMissLatency::cpu.data       237978                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissLatency::total       237978                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::cpu.data  9915.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::total  9915.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimcache.tags.tagsInUse                0                       # Average ticks per tags in use ((Tick/Count))
system.l2_victimcache.tags.totalRefs                0                       # Total number of references to valid blocks. (Count)
system.l2_victimcache.tags.sampledRefs              0                       # Sample count of references to valid blocks. (Count)
system.l2_victimcache.tags.avgRefs                nan                       # Average number of references to valid blocks. ((Count/Count))
system.l2_victimcache.tags.warmupTick               0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_victimcache.tags.tagAccesses          19760                       # Number of tag accesses (Count)
system.l2_victimcache.tags.dataAccesses         19760                       # Number of data accesses (Count)
system.l2_victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                  692                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          73714                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean            885                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                327                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 24                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                24                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               73849                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              73849                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             693                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1484                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       221688                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   223172                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      9451328                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   9488320                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               885                       # Total snoops (Count)
system.l2bus.snoopTraffic                       56640                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               75451                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.011729                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.107666                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     74566     98.83%     98.83% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       885      1.17%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 75451                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            296035000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1734000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           221913000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          148607                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        74065                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               885                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data             73656                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                73656                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data            73656                       # number of overall hits (Count)
system.l2cache.overallHits::total               73656                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             579                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             307                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total                886                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            579                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            307                       # number of overall misses (Count)
system.l2cache.overallMisses::total               886                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     57306000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     33487000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total      90793000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     57306000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     33487000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total     90793000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           579                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         73963                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            74542                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          579                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        73963                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           74542                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.004151                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.011886                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.004151                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.011886                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 98974.093264                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 109078.175896                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 102475.169300                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 98974.093264                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 109078.175896                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 102475.169300                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             885                       # number of writebacks (Count)
system.l2cache.writebacks::total                  885                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          579                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          307                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total            886                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          579                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          307                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total           886                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     45746000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     27347000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     73093000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     45746000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     27347000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     73093000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.004151                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.011886                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.004151                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.011886                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79008.635579                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 89078.175896                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 82497.742664                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79008.635579                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 89078.175896                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 82497.742664                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          327                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          327                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         73656                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            73656                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          193                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            193                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     21303000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     21303000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        73849                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        73849                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.002613                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.002613                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 110378.238342                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 110378.238342                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data          193                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          193                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     17443000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     17443000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.002613                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.002613                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 90378.238342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 90378.238342                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst          579                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          114                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          693                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     57306000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     12184000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     69490000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          579                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data          114                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          693                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 98974.093264                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 106877.192982                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 100274.170274                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          579                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          114                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          693                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     45746000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      9904000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     55650000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79008.635579                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 86877.192982                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 80303.030303                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           24                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            24                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           24                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           24                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           24                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           24                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       744022                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       744022                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 31000.916667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 31000.916667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        73714                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        73714                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        73714                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        73714                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               51.358394                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  147370                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 73714                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.999213                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               86023000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    51.358394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.012539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.012539                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024           58                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              42                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.014160                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1262570                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1262570                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       578.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       307.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000578998                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 2041                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                          885                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                        885                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                    885                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      775                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      105                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                    56640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               51866659.46296396                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1091921000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     1233809.04                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        36992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        19648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 33874496.236828438938                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 17992163.226135522127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          578                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          307                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14930742                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     10944747                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25831.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35650.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        36992                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        19648                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total           56640                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        36992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        36992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           578                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           307                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total              885                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        33874496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        17992163                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           51866659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     33874496                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       33874496                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       33874496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       17992163                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          51866659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   885                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            50                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            90                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           115                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            87                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           31                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           64                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           56                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           55                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  9281739                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                4425000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            25875489                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10487.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29237.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  625                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          257                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   216.902724                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   135.034870                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   254.466956                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          129     50.19%     50.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           59     22.96%     73.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           23      8.95%     82.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           14      5.45%     87.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            7      2.72%     90.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            6      2.33%     92.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            3      1.17%     93.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            5      1.95%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           11      4.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          257                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  56640                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                51.866659                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                70.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1056720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           554070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3455760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 86049600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     65142450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    364483200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      520741800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    476.856243                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    946943007                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     36400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    108687993                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           799680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           421245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         2863140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 86049600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     63612570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    365771520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      519517755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    475.735355                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    950390261                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     36400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    105240739                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 692                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               326                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                24                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                193                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               193                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             692                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::system.mem_ctrl.port         2120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::total         2120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    2120                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_victimcache.mem_side_port::system.mem_ctrl.port        56640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_victimcache.mem_side_port::total        56640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    56640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                909                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      909    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  909                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1092031000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2459774                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            4729262                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1235                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          350                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                          686717                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                          405314                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
