<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-ar7 › ar7.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ar7.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006,2007 Felix Fietkau &lt;nbd@openwrt.org&gt;</span>
<span class="cm"> * Copyright (C) 2006,2007 Eugene Konev &lt;ejka@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __AR7_H__</span>
<span class="cp">#define __AR7_H__</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cp">#define AR7_SDRAM_BASE	0x14000000</span>

<span class="cp">#define AR7_REGS_BASE	0x08610000</span>

<span class="cp">#define AR7_REGS_MAC0	(AR7_REGS_BASE + 0x0000)</span>
<span class="cp">#define AR7_REGS_GPIO	(AR7_REGS_BASE + 0x0900)</span>
<span class="cm">/* 0x08610A00 - 0x08610BFF (512 bytes, 128 bytes / clock) */</span>
<span class="cp">#define AR7_REGS_POWER	(AR7_REGS_BASE + 0x0a00)</span>
<span class="cp">#define AR7_REGS_CLOCKS (AR7_REGS_POWER + 0x80)</span>
<span class="cp">#define UR8_REGS_CLOCKS (AR7_REGS_POWER + 0x20)</span>
<span class="cp">#define AR7_REGS_UART0	(AR7_REGS_BASE + 0x0e00)</span>
<span class="cp">#define AR7_REGS_USB	(AR7_REGS_BASE + 0x1200)</span>
<span class="cp">#define AR7_REGS_RESET	(AR7_REGS_BASE + 0x1600)</span>
<span class="cp">#define AR7_REGS_PINSEL (AR7_REGS_BASE + 0x160C)</span>
<span class="cp">#define AR7_REGS_VLYNQ0	(AR7_REGS_BASE + 0x1800)</span>
<span class="cp">#define AR7_REGS_DCL	(AR7_REGS_BASE + 0x1a00)</span>
<span class="cp">#define AR7_REGS_VLYNQ1	(AR7_REGS_BASE + 0x1c00)</span>
<span class="cp">#define AR7_REGS_MDIO	(AR7_REGS_BASE + 0x1e00)</span>
<span class="cp">#define AR7_REGS_IRQ	(AR7_REGS_BASE + 0x2400)</span>
<span class="cp">#define AR7_REGS_MAC1	(AR7_REGS_BASE + 0x2800)</span>

<span class="cp">#define AR7_REGS_WDT	(AR7_REGS_BASE + 0x1f00)</span>
<span class="cp">#define UR8_REGS_WDT	(AR7_REGS_BASE + 0x0b00)</span>
<span class="cp">#define UR8_REGS_UART1	(AR7_REGS_BASE + 0x0f00)</span>

<span class="cm">/* Titan registers */</span>
<span class="cp">#define TITAN_REGS_ESWITCH_BASE	(0x08640000)</span>
<span class="cp">#define TITAN_REGS_MAC0		(TITAN_REGS_ESWITCH_BASE)</span>
<span class="cp">#define TITAN_REGS_MAC1		(TITAN_REGS_ESWITCH_BASE + 0x0800)</span>
<span class="cp">#define TITAN_REGS_MDIO		(TITAN_REGS_ESWITCH_BASE + 0x02000)</span>
<span class="cp">#define TITAN_REGS_VLYNQ0	(AR7_REGS_BASE + 0x1c00)</span>
<span class="cp">#define TITAN_REGS_VLYNQ1	(AR7_REGS_BASE + 0x1300)</span>

<span class="cp">#define AR7_RESET_PERIPHERAL	0x0</span>
<span class="cp">#define AR7_RESET_SOFTWARE	0x4</span>
<span class="cp">#define AR7_RESET_STATUS	0x8</span>

<span class="cp">#define AR7_RESET_BIT_CPMAC_LO	17</span>
<span class="cp">#define AR7_RESET_BIT_CPMAC_HI	21</span>
<span class="cp">#define AR7_RESET_BIT_MDIO	22</span>
<span class="cp">#define AR7_RESET_BIT_EPHY	26</span>

<span class="cp">#define TITAN_RESET_BIT_EPHY1	28</span>

<span class="cm">/* GPIO control registers */</span>
<span class="cp">#define AR7_GPIO_INPUT	0x0</span>
<span class="cp">#define AR7_GPIO_OUTPUT	0x4</span>
<span class="cp">#define AR7_GPIO_DIR	0x8</span>
<span class="cp">#define AR7_GPIO_ENABLE	0xc</span>
<span class="cp">#define TITAN_GPIO_INPUT_0	0x0</span>
<span class="cp">#define TITAN_GPIO_INPUT_1	0x4</span>
<span class="cp">#define TITAN_GPIO_OUTPUT_0	0x8</span>
<span class="cp">#define TITAN_GPIO_OUTPUT_1	0xc</span>
<span class="cp">#define TITAN_GPIO_DIR_0	0x10</span>
<span class="cp">#define TITAN_GPIO_DIR_1	0x14</span>
<span class="cp">#define TITAN_GPIO_ENBL_0	0x18</span>
<span class="cp">#define TITAN_GPIO_ENBL_1	0x1c</span>

<span class="cp">#define AR7_CHIP_7100	0x18</span>
<span class="cp">#define AR7_CHIP_7200	0x2b</span>
<span class="cp">#define AR7_CHIP_7300	0x05</span>
<span class="cp">#define AR7_CHIP_TITAN	0x07</span>
<span class="cp">#define TITAN_CHIP_1050	0x0f</span>
<span class="cp">#define TITAN_CHIP_1055	0x0e</span>
<span class="cp">#define TITAN_CHIP_1056	0x0d</span>
<span class="cp">#define TITAN_CHIP_1060	0x07</span>

<span class="cm">/* Interrupts */</span>
<span class="cp">#define AR7_IRQ_UART0	15</span>
<span class="cp">#define AR7_IRQ_UART1	16</span>

<span class="cm">/* Clocks */</span>
<span class="cp">#define AR7_AFE_CLOCK	35328000</span>
<span class="cp">#define AR7_REF_CLOCK	25000000</span>
<span class="cp">#define AR7_XTAL_CLOCK	24000000</span>

<span class="cm">/* DCL */</span>
<span class="cp">#define AR7_WDT_HW_ENA	0x10</span>

<span class="k">struct</span> <span class="n">plat_cpmac_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">reset_bit</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">power_bit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phy_mask</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">dev_addr</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">plat_dsl_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">reset_bit_dsl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reset_bit_sar</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">ar7_cpu_clock</span><span class="p">,</span> <span class="n">ar7_bus_clock</span><span class="p">,</span> <span class="n">ar7_dsp_clock</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ar7_is_titan</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">==</span>
		<span class="n">AR7_CHIP_TITAN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">ar7_chip_id</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ar7_is_titan</span><span class="p">()</span> <span class="o">?</span> <span class="n">AR7_CHIP_TITAN</span> <span class="o">:</span> <span class="p">(</span><span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span>
		<span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">titan_chip_id</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span>
						<span class="n">TITAN_GPIO_INPUT_1</span><span class="p">));</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">ar7_chip_rev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_GPIO</span> <span class="o">+</span> <span class="p">(</span><span class="n">ar7_is_titan</span><span class="p">()</span> <span class="o">?</span> <span class="mh">0x24</span> <span class="o">:</span>
		<span class="mh">0x14</span><span class="p">)))</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">rate</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ar7_has_high_cpmac</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">chip_id</span> <span class="o">=</span> <span class="n">ar7_chip_id</span><span class="p">();</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chip_id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AR7_CHIP_7100</span>:
	<span class="k">case</span> <span class="n">AR7_CHIP_7200</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AR7_CHIP_7300</span>:
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#define ar7_has_high_vlynq ar7_has_high_cpmac</span>
<span class="cp">#define ar7_has_second_uart ar7_has_high_cpmac</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar7_device_enable</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">reset_reg</span> <span class="o">=</span>
		<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_RESET</span> <span class="o">+</span> <span class="n">AR7_RESET_PERIPHERAL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">reset_reg</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span> <span class="n">reset_reg</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar7_device_disable</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">reset_reg</span> <span class="o">=</span>
		<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_RESET</span> <span class="o">+</span> <span class="n">AR7_RESET_PERIPHERAL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">reset_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span> <span class="n">reset_reg</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar7_device_reset</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ar7_device_disable</span><span class="p">(</span><span class="n">bit</span><span class="p">);</span>
	<span class="n">ar7_device_enable</span><span class="p">(</span><span class="n">bit</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar7_device_on</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">power_reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_POWER</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">power_reg</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span> <span class="n">power_reg</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">ar7_device_off</span><span class="p">(</span><span class="n">u32</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">power_reg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">KSEG1ADDR</span><span class="p">(</span><span class="n">AR7_REGS_POWER</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">power_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">),</span> <span class="n">power_reg</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="n">ar7_gpio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="n">ar7_init_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __AR7_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
