{"id":"CVE-2024-24853","publishedDate":"2024-08-14T14:15:21.380","cvssV3":7.2,"description":"Incorrect behavior order in transition between executive monitor and SMI transfer monitor (STM) in some Intel(R) Processor may allow a privileged user to potentially enable escalation of privilege via local access.","references":["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-01083.html"]}