
rescapt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08007060  08007060  00017060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007510  08007510  00017510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007514  08007514  00017514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  08007518  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000004e8  20000020  08007538  00020020  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000508  08007538  00020508  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  9 .debug_info   00015287  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000035b0  00000000  00000000  000352d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001210  00000000  00000000  00038880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001098  00000000  00000000  00039a90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001db7b  00000000  00000000  0003ab28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001c231  00000000  00000000  000586a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0008c6dc  00000000  00000000  000748d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00100fb0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004bf4  00000000  00000000  00101000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08007048 	.word	0x08007048

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08007048 	.word	0x08007048

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__aeabi_f2iz>:
 8000e44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e4c:	d30f      	bcc.n	8000e6e <__aeabi_f2iz+0x2a>
 8000e4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e56:	d90d      	bls.n	8000e74 <__aeabi_f2iz+0x30>
 8000e58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e60:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e64:	fa23 f002 	lsr.w	r0, r3, r2
 8000e68:	bf18      	it	ne
 8000e6a:	4240      	negne	r0, r0
 8000e6c:	4770      	bx	lr
 8000e6e:	f04f 0000 	mov.w	r0, #0
 8000e72:	4770      	bx	lr
 8000e74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e78:	d101      	bne.n	8000e7e <__aeabi_f2iz+0x3a>
 8000e7a:	0242      	lsls	r2, r0, #9
 8000e7c:	d105      	bne.n	8000e8a <__aeabi_f2iz+0x46>
 8000e7e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e82:	bf08      	it	eq
 8000e84:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e88:	4770      	bx	lr
 8000e8a:	f04f 0000 	mov.w	r0, #0
 8000e8e:	4770      	bx	lr

08000e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <HAL_Init+0x28>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a07      	ldr	r2, [pc, #28]	; (8000eb8 <HAL_Init+0x28>)
 8000e9a:	f043 0310 	orr.w	r3, r3, #16
 8000e9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	f000 ff4f 	bl	8001d44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea6:	200f      	movs	r0, #15
 8000ea8:	f000 f808 	bl	8000ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eac:	f005 fb12 	bl	80064d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40022000 	.word	0x40022000

08000ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0x54>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x58>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 ff75 	bl	8001dca <HAL_SYSTICK_Config>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00e      	b.n	8000f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b0f      	cmp	r3, #15
 8000eee:	d80a      	bhi.n	8000f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef8:	f000 ff2f 	bl	8001d5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <HAL_InitTick+0x5c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	20000008 	.word	0x20000008
 8000f14:	20000004 	.word	0x20000004
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_IncTick+0x1c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <HAL_IncTick+0x20>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x20>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	20000004 	.word	0x20000004
 8000f3c:	20000080 	.word	0x20000080

08000f40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b02      	ldr	r3, [pc, #8]	; (8000f50 <HAL_GetTick+0x10>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	20000080 	.word	0x20000080

08000f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f5c:	f7ff fff0 	bl	8000f40 <HAL_GetTick>
 8000f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f6c:	d005      	beq.n	8000f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <HAL_Delay+0x44>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f7a:	bf00      	nop
 8000f7c:	f7ff ffe0 	bl	8000f40 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d8f7      	bhi.n	8000f7c <HAL_Delay+0x28>
  {
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000004 	.word	0x20000004

08000f9c <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]

  /* Check CAN handle */
  if(hcan == NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e0ce      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if(hcan->State == HAL_CAN_STATE_RESET)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d106      	bne.n	8000fd4 <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan-> Lock = HAL_UNLOCKED;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f000 f997 	bl	8001302 <HAL_CAN_MspInit>
  }

  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0202 	bic.w	r2, r2, #2
 8000fea:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f042 0201 	orr.w	r2, r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000ffc:	f7ff ffa0 	bl	8000f40 <HAL_GetTick>
 8001000:	60f8      	str	r0, [r7, #12]

  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001002:	e010      	b.n	8001026 <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001004:	f7ff ff9c 	bl	8000f40 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b0a      	cmp	r3, #10
 8001010:	d909      	bls.n	8001026 <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2203      	movs	r2, #3
 8001016:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e098      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0e7      	beq.n	8001004 <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b01      	cmp	r3, #1
 8001040:	d179      	bne.n	8001136 <HAL_CAN_Init+0x19a>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d103      	bne.n	8001052 <HAL_CAN_Init+0xb6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001050:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d103      	bne.n	8001062 <HAL_CAN_Init+0xc6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001060:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d103      	bne.n	8001072 <HAL_CAN_Init+0xd6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	f043 0320 	orr.w	r3, r3, #32
 8001070:	613b      	str	r3, [r7, #16]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001076:	2b01      	cmp	r3, #1
 8001078:	d103      	bne.n	8001082 <HAL_CAN_Init+0xe6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	f043 0310 	orr.w	r3, r3, #16
 8001080:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	2b01      	cmp	r3, #1
 8001088:	d103      	bne.n	8001092 <HAL_CAN_Init+0xf6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	f043 0308 	orr.w	r3, r3, #8
 8001090:	613b      	str	r3, [r7, #16]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001096:	2b01      	cmp	r3, #1
 8001098:	d103      	bne.n	80010a2 <HAL_CAN_Init+0x106>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	613b      	str	r3, [r7, #16]
    }

    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f023 01fc 	bic.w	r1, r3, #252	; 0xfc
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	430a      	orrs	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689a      	ldr	r2, [r3, #8]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	431a      	orrs	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	431a      	orrs	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	ea42 0103 	orr.w	r1, r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	1e5a      	subs	r2, r3, #1
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	430a      	orrs	r2, r1
 80010da:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0201 	bic.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 80010ec:	f7ff ff28 	bl	8000f40 <HAL_GetTick>
 80010f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80010f2:	e010      	b.n	8001116 <HAL_CAN_Init+0x17a>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80010f4:	f7ff ff24 	bl	8000f40 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b0a      	cmp	r3, #10
 8001100:	d909      	bls.n	8001116 <HAL_CAN_Init+0x17a>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2203      	movs	r2, #3
 8001106:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e020      	b.n	8001158 <HAL_CAN_Init+0x1bc>
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0e7      	beq.n	80010f4 <HAL_CAN_Init+0x158>
      }
    }

    /* Check acknowledged */
    if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_CAN_Init+0x19a>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8001132:	2301      	movs	r3, #1
 8001134:	617b      	str	r3, [r7, #20]
    }
  }

  if(status == CAN_INITSTATUS_SUCCESS)
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d108      	bne.n	800114e <HAL_CAN_Init+0x1b2>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e004      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2204      	movs	r2, #4
 8001152:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
  }
}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));

  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	2201      	movs	r2, #1
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001182:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f042 0201 	orr.w	r2, r2, #1
 8001196:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43da      	mvns	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	400a      	ands	r2, r1
 80011ac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d127      	bne.n	8001208 <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	43da      	mvns	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	400a      	ands	r2, r1
 80011ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011e2:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011e4:	3248      	adds	r2, #72	; 0x48
 80011e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6819      	ldr	r1, [r3, #0]
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80011fe:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001200:	3348      	adds	r3, #72	; 0x48
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	440b      	add	r3, r1
 8001206:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d126      	bne.n	800125e <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	430a      	orrs	r2, r1
 8001220:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8001238:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 800123a:	3248      	adds	r2, #72	; 0x48
 800123c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6819      	ldr	r1, [r3, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001254:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001256:	3348      	adds	r3, #72	; 0x48
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	440b      	add	r3, r1
 800125c:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10b      	bne.n	800127e <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	43da      	mvns	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	400a      	ands	r2, r1
 8001278:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800127c:	e009      	b.n	8001292 <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	430a      	orrs	r2, r1
 800128e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10b      	bne.n	80012b2 <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	43da      	mvns	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	400a      	ands	r2, r1
 80012ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80012b0:	e009      	b.n	80012c6 <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	430a      	orrs	r2, r1
 80012c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }

  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	6a1b      	ldr	r3, [r3, #32]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d109      	bne.n	80012e2 <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	430a      	orrs	r2, r1
 80012de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr

08001302 <HAL_CAN_MspInit>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit can be implemented in the user file
   */
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr

08001314 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 800131e:	2304      	movs	r3, #4
 8001320:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  /* Process locked */
  __HAL_LOCK(hcan);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <HAL_CAN_Transmit+0x20>
 8001330:	2302      	movs	r3, #2
 8001332:	e15a      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001342:	b2db      	uxtb	r3, r3
 8001344:	2b22      	cmp	r3, #34	; 0x22
 8001346:	d104      	bne.n	8001352 <HAL_CAN_Transmit+0x3e>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2232      	movs	r2, #50	; 0x32
 800134c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001350:	e003      	b.n	800135a <HAL_CAN_Transmit+0x46>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2212      	movs	r2, #18
 8001356:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Select one empty transmit mailbox */
  if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <HAL_CAN_Transmit+0x5a>
  {
    transmitmailbox = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	e015      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d002      	beq.n	8001382 <HAL_CAN_Transmit+0x6e>
  {
    transmitmailbox = 1;
 800137c:	2301      	movs	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	e00b      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME2))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d002      	beq.n	8001396 <HAL_CAN_Transmit+0x82>
  {
    transmitmailbox = 2;
 8001390:	2302      	movs	r3, #2
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	e001      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else
  {
    transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001396:	2304      	movs	r3, #4
 8001398:	60fb      	str	r3, [r7, #12]
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2b04      	cmp	r3, #4
 800139e:	f000 811b 	beq.w	80015d8 <HAL_CAN_Transmit+0x2c4>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3318      	adds	r3, #24
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	4413      	add	r3, r2
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6811      	ldr	r1, [r2, #0]
 80013b4:	f003 0201 	and.w	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3318      	adds	r3, #24
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	440b      	add	r3, r1
 80013c0:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d117      	bne.n	80013fc <HAL_CAN_Transmit+0xe8>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3318      	adds	r3, #24
 80013d4:	011b      	lsls	r3, r3, #4
 80013d6:	4413      	add	r3, r2
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	0559      	lsls	r1, r3, #21
                                                           hcan->pTxMsg->RTR);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013e8:	430b      	orrs	r3, r1
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	6809      	ldr	r1, [r1, #0]
 80013ee:	431a      	orrs	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3318      	adds	r3, #24
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	440b      	add	r3, r1
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e01a      	b.n	8001432 <HAL_CAN_Transmit+0x11e>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	3318      	adds	r3, #24
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	4413      	add	r3, r2
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	00d9      	lsls	r1, r3, #3
                                                           hcan->pTxMsg->IDE |
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001418:	4319      	orrs	r1, r3
                                                           hcan->pTxMsg->RTR);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8001420:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	6809      	ldr	r1, [r1, #0]
 8001426:	431a      	orrs	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3318      	adds	r3, #24
 800142c:	011b      	lsls	r3, r3, #4
 800142e:	440b      	add	r3, r1
 8001430:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	691a      	ldr	r2, [r3, #16]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143c:	f002 020f 	and.w	r2, r2, #15
 8001440:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3318      	adds	r3, #24
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	4413      	add	r3, r2
 800144e:	3304      	adds	r3, #4
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6811      	ldr	r1, [r2, #0]
 8001456:	f023 020f 	bic.w	r2, r3, #15
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3318      	adds	r3, #24
 800145e:	011b      	lsls	r3, r3, #4
 8001460:	440b      	add	r3, r1
 8001462:	3304      	adds	r3, #4
 8001464:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	3318      	adds	r3, #24
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	3304      	adds	r3, #4
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	6809      	ldr	r1, [r1, #0]
 8001480:	431a      	orrs	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3318      	adds	r3, #24
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	440b      	add	r3, r1
 800148a:	3304      	adds	r3, #4
 800148c:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_BIT_POSITION) |
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	061a      	lsls	r2, r3, #24
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	041b      	lsls	r3, r3, #16
 800149e:	431a      	orrs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	6809      	ldr	r1, [r1, #0]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	011b      	lsls	r3, r3, #4
 80014ba:	440b      	add	r3, r1
 80014bc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80014c0:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_BIT_POSITION) |
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c8:	061a      	lsls	r2, r3, #24
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	041b      	lsls	r3, r3, #16
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	6809      	ldr	r1, [r1, #0]
 80014e8:	431a      	orrs	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	440b      	add	r3, r1
 80014f0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80014f4:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	3318      	adds	r3, #24
 80014fe:	011b      	lsls	r3, r3, #4
 8001500:	4413      	add	r3, r2
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6811      	ldr	r1, [r2, #0]
 8001508:	f043 0201 	orr.w	r2, r3, #1
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3318      	adds	r3, #24
 8001510:	011b      	lsls	r3, r3, #4
 8001512:	440b      	add	r3, r1
 8001514:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001516:	f7ff fd13 	bl	8000f40 <HAL_GetTick>
 800151a:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800151c:	e018      	b.n	8001550 <HAL_CAN_Transmit+0x23c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001524:	d014      	beq.n	8001550 <HAL_CAN_Transmit+0x23c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d007      	beq.n	800153c <HAL_CAN_Transmit+0x228>
 800152c:	f7ff fd08 	bl	8000f40 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	429a      	cmp	r2, r3
 800153a:	d209      	bcs.n	8001550 <HAL_CAN_Transmit+0x23c>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2203      	movs	r2, #3
 8001540:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e04c      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10b      	bne.n	800156e <HAL_CAN_Transmit+0x25a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	4b25      	ldr	r3, [pc, #148]	; (80015f4 <HAL_CAN_Transmit+0x2e0>)
 800155e:	4013      	ands	r3, r2
 8001560:	4a24      	ldr	r2, [pc, #144]	; (80015f4 <HAL_CAN_Transmit+0x2e0>)
 8001562:	4293      	cmp	r3, r2
 8001564:	bf14      	ite	ne
 8001566:	2301      	movne	r3, #1
 8001568:	2300      	moveq	r3, #0
 800156a:	b2db      	uxtb	r3, r3
 800156c:	e019      	b.n	80015a2 <HAL_CAN_Transmit+0x28e>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d10b      	bne.n	800158c <HAL_CAN_Transmit+0x278>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <HAL_CAN_Transmit+0x2e4>)
 800157c:	4013      	ands	r3, r2
 800157e:	4a1e      	ldr	r2, [pc, #120]	; (80015f8 <HAL_CAN_Transmit+0x2e4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	bf14      	ite	ne
 8001584:	2301      	movne	r3, #1
 8001586:	2300      	moveq	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	e00a      	b.n	80015a2 <HAL_CAN_Transmit+0x28e>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <HAL_CAN_Transmit+0x2e8>)
 8001594:	4013      	ands	r3, r2
 8001596:	4a19      	ldr	r2, [pc, #100]	; (80015fc <HAL_CAN_Transmit+0x2e8>)
 8001598:	4293      	cmp	r3, r2
 800159a:	bf14      	ite	ne
 800159c:	2301      	movne	r3, #1
 800159e:	2300      	moveq	r3, #0
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1bb      	bne.n	800151e <HAL_CAN_Transmit+0x20a>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b32      	cmp	r3, #50	; 0x32
 80015b0:	d108      	bne.n	80015c4 <HAL_CAN_Transmit+0x2b0>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2222      	movs	r2, #34	; 0x22
 80015b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80015c2:	e003      	b.n	80015cc <HAL_CAN_Transmit+0x2b8>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e008      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2204      	movs	r2, #4
 80015dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
  }
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	04000003 	.word	0x04000003
 80015f8:	08000300 	.word	0x08000300
 80015fc:	10030000 	.word	0x10030000

08001600 <HAL_CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b01      	cmp	r3, #1
 8001616:	d005      	beq.n	8001624 <HAL_CAN_Receive_IT+0x24>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800161e:	b2db      	uxtb	r3, r3
 8001620:	2b12      	cmp	r3, #18
 8001622:	d13f      	bne.n	80016a4 <HAL_CAN_Receive_IT+0xa4>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800162a:	2b01      	cmp	r3, #1
 800162c:	d101      	bne.n	8001632 <HAL_CAN_Receive_IT+0x32>
 800162e:	2302      	movs	r3, #2
 8001630:	e03b      	b.n	80016aa <HAL_CAN_Receive_IT+0xaa>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2201      	movs	r2, #1
 8001636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b12      	cmp	r3, #18
 8001644:	d104      	bne.n	8001650 <HAL_CAN_Receive_IT+0x50>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2232      	movs	r2, #50	; 0x32
 800164a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800164e:	e003      	b.n	8001658 <HAL_CAN_Receive_IT+0x58>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2222      	movs	r2, #34	; 0x22
 8001654:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	63da      	str	r2, [r3, #60]	; 0x3c
    /*  - Enable Error passive Interrupt */
    /*  - Enable Bus-off Interrupt */
    /*  - Enable Last error code Interrupt */
    /*  - Enable Error Interrupt */
    /*  - Enable Transmit mailbox empty Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6153      	str	r3, [r2, #20]
                              CAN_IT_LEC |
                              CAN_IT_ERR |
                              CAN_IT_TME  );

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(FIFONumber == CAN_FIFO0)
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d108      	bne.n	8001692 <HAL_CAN_Receive_IT+0x92>
    {
      /* Enable FIFO 0 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f042 0202 	orr.w	r2, r2, #2
 800168e:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 8001690:	e00a      	b.n	80016a8 <HAL_CAN_Receive_IT+0xa8>
    }
    else
    {
      /* Enable FIFO 1 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	695a      	ldr	r2, [r3, #20]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f042 0210 	orr.w	r2, r2, #16
 80016a0:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 80016a2:	e001      	b.n	80016a8 <HAL_CAN_Receive_IT+0xa8>
    }

  }
  else
  {
    return HAL_BUSY;
 80016a4:	2302      	movs	r3, #2
 80016a6:	e000      	b.n	80016aa <HAL_CAN_Receive_IT+0xaa>
  }

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr

080016b4 <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d11a      	bne.n	8001700 <HAL_CAN_IRQHandler+0x4c>
  {
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4b83      	ldr	r3, [pc, #524]	; (80018e0 <HAL_CAN_IRQHandler+0x22c>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	4a82      	ldr	r2, [pc, #520]	; (80018e0 <HAL_CAN_IRQHandler+0x22c>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d00f      	beq.n	80016fa <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	4b80      	ldr	r3, [pc, #512]	; (80018e4 <HAL_CAN_IRQHandler+0x230>)
 80016e2:	4013      	ands	r3, r2
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016e4:	4a7f      	ldr	r2, [pc, #508]	; (80018e4 <HAL_CAN_IRQHandler+0x230>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d007      	beq.n	80016fa <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	4b7d      	ldr	r3, [pc, #500]	; (80018e8 <HAL_CAN_IRQHandler+0x234>)
 80016f2:	4013      	ands	r3, r2
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016f4:	4a7c      	ldr	r2, [pc, #496]	; (80018e8 <HAL_CAN_IRQHandler+0x234>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d102      	bne.n	8001700 <HAL_CAN_IRQHandler+0x4c>
    {
      /* Call transmit function */
      CAN_Transmit_IT(hcan);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f908 	bl	8001910 <CAN_Transmit_IT>
    }
  }

  /* Check End of reception flag for FIFO0 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b02      	cmp	r3, #2
 800170c:	d10b      	bne.n	8001726 <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_CAN_IRQHandler+0x72>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 800171e:	2100      	movs	r1, #0
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f000 f926 	bl	8001972 <CAN_Receive_IT>
  }

  /* Check End of reception flag for FIFO1 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	695b      	ldr	r3, [r3, #20]
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	2b10      	cmp	r3, #16
 8001732:	d10b      	bne.n	800174c <HAL_CAN_IRQHandler+0x98>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_CAN_IRQHandler+0x98>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8001744:	2101      	movs	r1, #1
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f913 	bl	8001972 <CAN_Receive_IT>
  }

  /* Check Error Warning Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d115      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001768:	d10d      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8001774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001778:	d105      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Warning Flag as read-only */
  }

  /* Check Error Passive Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b02      	cmp	r3, #2
 8001792:	d115      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 800179e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017a2:	d10d      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 80017ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b2:	d105      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	f043 0202 	orr.w	r2, r3, #2
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Passive Flag as read-only */
  }

  /* Check Bus-Off Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d115      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017dc:	d10d      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017ec:	d105      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f2:	f043 0204 	orr.w	r2, r3, #4
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Bus-Off Flag as read-only */
  }

  /* Check Last error code Flag */
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001804:	2b00      	cmp	r3, #0
 8001806:	d05c      	beq.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001812:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001816:	d154      	bne.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001826:	d14c      	bne.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
  {
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001832:	2b60      	cmp	r3, #96	; 0x60
 8001834:	d035      	beq.n	80018a2 <HAL_CAN_IRQHandler+0x1ee>
 8001836:	2b60      	cmp	r3, #96	; 0x60
 8001838:	d83a      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 800183a:	2b50      	cmp	r3, #80	; 0x50
 800183c:	d02a      	beq.n	8001894 <HAL_CAN_IRQHandler+0x1e0>
 800183e:	2b50      	cmp	r3, #80	; 0x50
 8001840:	d836      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 8001842:	2b40      	cmp	r3, #64	; 0x40
 8001844:	d01f      	beq.n	8001886 <HAL_CAN_IRQHandler+0x1d2>
 8001846:	2b40      	cmp	r3, #64	; 0x40
 8001848:	d832      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 800184a:	2b30      	cmp	r3, #48	; 0x30
 800184c:	d014      	beq.n	8001878 <HAL_CAN_IRQHandler+0x1c4>
 800184e:	2b30      	cmp	r3, #48	; 0x30
 8001850:	d82e      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 8001852:	2b10      	cmp	r3, #16
 8001854:	d002      	beq.n	800185c <HAL_CAN_IRQHandler+0x1a8>
 8001856:	2b20      	cmp	r3, #32
 8001858:	d007      	beq.n	800186a <HAL_CAN_IRQHandler+0x1b6>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 800185a:	e029      	b.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	f043 0208 	orr.w	r2, r3, #8
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001868:	e023      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186e:	f043 0210 	orr.w	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001876:	e01c      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800187c:	f043 0220 	orr.w	r2, r3, #32
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001884:	e015      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001892:	e00e      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001898:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018a0:	e007      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018ae:	e000      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          break;
 80018b0:	bf00      	nop
    }

    /* Clear Last error code Flag */
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	699a      	ldr	r2, [r3, #24]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018c0:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d006      	beq.n	80018d8 <HAL_CAN_IRQHandler+0x224>
  {
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2201      	movs	r2, #1
 80018ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f813 	bl	80018fe <HAL_CAN_ErrorCallback>
  }
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	04000003 	.word	0x04000003
 80018e4:	08000300 	.word	0x08000300
 80018e8:	10030000 	.word	0x10030000

080018ec <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	695a      	ldr	r2, [r3, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 0201 	bic.w	r2, r2, #1
 8001926:	615a      	str	r2, [r3, #20]

  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b12      	cmp	r3, #18
 8001932:	d107      	bne.n	8001944 <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	695a      	ldr	r2, [r3, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001942:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800194a:	b2db      	uxtb	r3, r3
 800194c:	2b32      	cmp	r3, #50	; 0x32
 800194e:	d104      	bne.n	800195a <CAN_Transmit_IT+0x4a>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2222      	movs	r2, #34	; 0x22
 8001954:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001958:	e003      	b.n	8001962 <CAN_Transmit_IT+0x52>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Transmission complete callback */
  HAL_CAN_TxCpltCallback(hcan);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ffc2 	bl	80018ec <HAL_CAN_TxCpltCallback>

  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	70fb      	strb	r3, [r7, #3]
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	331b      	adds	r3, #27
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	4413      	add	r3, r2
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001990:	f002 0204 	and.w	r2, r2, #4
 8001994:	609a      	str	r2, [r3, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <CAN_Receive_IT+0x4a>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	331b      	adds	r3, #27
 80019a8:	011b      	lsls	r3, r3, #4
 80019aa:	4413      	add	r3, r2
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	0d5a      	lsrs	r2, r3, #21
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e00c      	b.n	80019d6 <CAN_Receive_IT+0x64>
  }
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	331b      	adds	r3, #27
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	4413      	add	r3, r2
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	08da      	lsrs	r2, r3, #3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d0:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80019d4:	605a      	str	r2, [r3, #4]
  }

  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	331b      	adds	r3, #27
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	4413      	add	r3, r2
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e8:	f002 0202 	and.w	r2, r2, #2
 80019ec:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	78fb      	ldrb	r3, [r7, #3]
 80019f4:	331b      	adds	r3, #27
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	3304      	adds	r3, #4
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a02:	f002 020f 	and.w	r2, r2, #15
 8001a06:	611a      	str	r2, [r3, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	331b      	adds	r3, #27
 8001a10:	011b      	lsls	r3, r3, #4
 8001a12:	4413      	add	r3, r2
 8001a14:	3304      	adds	r3, #4
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0a1a      	lsrs	r2, r3, #8
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	635a      	str	r2, [r3, #52]	; 0x34
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	78fb      	ldrb	r3, [r7, #3]
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	615a      	str	r2, [r3, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	78fb      	ldrb	r3, [r7, #3]
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	4413      	add	r3, r2
 8001a44:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	0a1a      	lsrs	r2, r3, #8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	619a      	str	r2, [r3, #24]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	011b      	lsls	r3, r3, #4
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	0c1a      	lsrs	r2, r3, #16
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	61da      	str	r2, [r3, #28]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	011b      	lsls	r3, r3, #4
 8001a76:	4413      	add	r3, r2
 8001a78:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	0e1a      	lsrs	r2, r3, #24
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	621a      	str	r2, [r3, #32]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	4413      	add	r3, r2
 8001a92:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	625a      	str	r2, [r3, #36]	; 0x24
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0a1a      	lsrs	r2, r3, #8
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4413      	add	r3, r2
 8001ac4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	0c1a      	lsrs	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0e1a      	lsrs	r2, r3, #24
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001aee:	78fb      	ldrb	r3, [r7, #3]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d110      	bne.n	8001b16 <CAN_Receive_IT+0x1a4>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f042 0220 	orr.w	r2, r2, #32
 8001b02:	60da      	str	r2, [r3, #12]

    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	695a      	ldr	r2, [r3, #20]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 0202 	bic.w	r2, r2, #2
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	e00f      	b.n	8001b36 <CAN_Receive_IT+0x1c4>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	691a      	ldr	r2, [r3, #16]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0220 	orr.w	r2, r2, #32
 8001b24:	611a      	str	r2, [r3, #16]

    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	695a      	ldr	r2, [r3, #20]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0210 	bic.w	r2, r2, #16
 8001b34:	615a      	str	r2, [r3, #20]
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	2b22      	cmp	r3, #34	; 0x22
 8001b40:	d107      	bne.n	8001b52 <CAN_Receive_IT+0x1e0>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	695a      	ldr	r2, [r3, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001b50:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b32      	cmp	r3, #50	; 0x32
 8001b5c:	d104      	bne.n	8001b68 <CAN_Receive_IT+0x1f6>
  {
    /* Disable CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2212      	movs	r2, #18
 8001b62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001b66:	e003      	b.n	8001b70 <CAN_Receive_IT+0x1fe>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Receive complete callback */
  HAL_CAN_RxCpltCallback(hcan);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f003 ff11 	bl	8005998 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b90:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <NVIC_SetPriorityGrouping+0x44>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb2:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <NVIC_SetPriorityGrouping+0x44>)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	60d3      	str	r3, [r2, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bcc:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <NVIC_GetPriorityGrouping+0x18>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	f003 0307 	and.w	r3, r3, #7
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	f003 021f 	and.w	r2, r3, #31
 8001bf4:	4906      	ldr	r1, [pc, #24]	; (8001c10 <NVIC_EnableIRQ+0x2c>)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	095b      	lsrs	r3, r3, #5
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	e000e100 	.word	0xe000e100

08001c14 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	4907      	ldr	r1, [pc, #28]	; (8001c44 <NVIC_DisableIRQ+0x30>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c32:	3320      	adds	r3, #32
 8001c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000e100 	.word	0xe000e100

08001c48 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	da0b      	bge.n	8001c74 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	490c      	ldr	r1, [pc, #48]	; (8001c94 <NVIC_SetPriority+0x4c>)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	3b04      	subs	r3, #4
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c72:	e009      	b.n	8001c88 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	4907      	ldr	r1, [pc, #28]	; (8001c98 <NVIC_SetPriority+0x50>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	440b      	add	r3, r1
 8001c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed00 	.word	0xe000ed00
 8001c98:	e000e100 	.word	0xe000e100

08001c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	401a      	ands	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43d9      	mvns	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	4313      	orrs	r3, r2
         );
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3724      	adds	r7, #36	; 0x24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d10:	d301      	bcc.n	8001d16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d12:	2301      	movs	r3, #1
 8001d14:	e00f      	b.n	8001d36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d16:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <SysTick_Config+0x40>)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d1e:	210f      	movs	r1, #15
 8001d20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d24:	f7ff ff90 	bl	8001c48 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d28:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <SysTick_Config+0x40>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d2e:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <SysTick_Config+0x40>)
 8001d30:	2207      	movs	r2, #7
 8001d32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	e000e010 	.word	0xe000e010

08001d44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff ff17 	bl	8001b80 <NVIC_SetPriorityGrouping>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b086      	sub	sp, #24
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d6c:	f7ff ff2c 	bl	8001bc8 <NVIC_GetPriorityGrouping>
 8001d70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	6978      	ldr	r0, [r7, #20]
 8001d78:	f7ff ff90 	bl	8001c9c <NVIC_EncodePriority>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff5f 	bl	8001c48 <NVIC_SetPriority>
}
 8001d8a:	bf00      	nop
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	4603      	mov	r3, r0
 8001d9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff1f 	bl	8001be4 <NVIC_EnableIRQ>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	4603      	mov	r3, r0
 8001db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff29 	bl	8001c14 <NVIC_DisableIRQ>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff ff94 	bl	8001d00 <SysTick_Config>
 8001dd8:	4603      	mov	r3, r0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	d106      	bne.n	8001e00 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a08      	ldr	r2, [pc, #32]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001dfe:	e005      	b.n	8001e0c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e06:	f023 0304 	bic.w	r3, r3, #4
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001e20:	f005 f89e 	bl	8006f60 <HAL_SYSTICK_Callback>
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d005      	beq.n	8001e4a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2204      	movs	r2, #4
 8001e42:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e051      	b.n	8001eee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 020e 	bic.w	r2, r2, #14
 8001e58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a22      	ldr	r2, [pc, #136]	; (8001ef8 <HAL_DMA_Abort_IT+0xd0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d029      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xa0>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a20      	ldr	r2, [pc, #128]	; (8001efc <HAL_DMA_Abort_IT+0xd4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d022      	beq.n	8001ec4 <HAL_DMA_Abort_IT+0x9c>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1f      	ldr	r2, [pc, #124]	; (8001f00 <HAL_DMA_Abort_IT+0xd8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d01a      	beq.n	8001ebe <HAL_DMA_Abort_IT+0x96>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a1d      	ldr	r2, [pc, #116]	; (8001f04 <HAL_DMA_Abort_IT+0xdc>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d012      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x90>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a1c      	ldr	r2, [pc, #112]	; (8001f08 <HAL_DMA_Abort_IT+0xe0>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00a      	beq.n	8001eb2 <HAL_DMA_Abort_IT+0x8a>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <HAL_DMA_Abort_IT+0xe4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d102      	bne.n	8001eac <HAL_DMA_Abort_IT+0x84>
 8001ea6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001eaa:	e00e      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eb0:	e00b      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb6:	e008      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebc:	e005      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ebe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec2:	e002      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ec4:	2310      	movs	r3, #16
 8001ec6:	e000      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <HAL_DMA_Abort_IT+0xe8>)
 8001ecc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
    } 
  }
  return status;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40020008 	.word	0x40020008
 8001efc:	4002001c 	.word	0x4002001c
 8001f00:	40020030 	.word	0x40020030
 8001f04:	40020044 	.word	0x40020044
 8001f08:	40020058 	.word	0x40020058
 8001f0c:	4002006c 	.word	0x4002006c
 8001f10:	40020000 	.word	0x40020000

08001f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b08b      	sub	sp, #44	; 0x2c
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
 8001f36:	e169      	b.n	800220c <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001f38:	2201      	movs	r2, #1
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	f040 8158 	bne.w	8002206 <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4a9a      	ldr	r2, [pc, #616]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d05e      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f60:	4a98      	ldr	r2, [pc, #608]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d875      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f66:	4a98      	ldr	r2, [pc, #608]	; (80021c8 <HAL_GPIO_Init+0x2b4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d058      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f6c:	4a96      	ldr	r2, [pc, #600]	; (80021c8 <HAL_GPIO_Init+0x2b4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d86f      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f72:	4a96      	ldr	r2, [pc, #600]	; (80021cc <HAL_GPIO_Init+0x2b8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d052      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f78:	4a94      	ldr	r2, [pc, #592]	; (80021cc <HAL_GPIO_Init+0x2b8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d869      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f7e:	4a94      	ldr	r2, [pc, #592]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d04c      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f84:	4a92      	ldr	r2, [pc, #584]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d863      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f8a:	4a92      	ldr	r2, [pc, #584]	; (80021d4 <HAL_GPIO_Init+0x2c0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d046      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f90:	4a90      	ldr	r2, [pc, #576]	; (80021d4 <HAL_GPIO_Init+0x2c0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d85d      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d82a      	bhi.n	8001ff0 <HAL_GPIO_Init+0xdc>
 8001f9a:	2b12      	cmp	r3, #18
 8001f9c:	d859      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f9e:	a201      	add	r2, pc, #4	; (adr r2, 8001fa4 <HAL_GPIO_Init+0x90>)
 8001fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa4:	0800201f 	.word	0x0800201f
 8001fa8:	08001ff9 	.word	0x08001ff9
 8001fac:	0800200b 	.word	0x0800200b
 8001fb0:	0800204d 	.word	0x0800204d
 8001fb4:	08002053 	.word	0x08002053
 8001fb8:	08002053 	.word	0x08002053
 8001fbc:	08002053 	.word	0x08002053
 8001fc0:	08002053 	.word	0x08002053
 8001fc4:	08002053 	.word	0x08002053
 8001fc8:	08002053 	.word	0x08002053
 8001fcc:	08002053 	.word	0x08002053
 8001fd0:	08002053 	.word	0x08002053
 8001fd4:	08002053 	.word	0x08002053
 8001fd8:	08002053 	.word	0x08002053
 8001fdc:	08002053 	.word	0x08002053
 8001fe0:	08002053 	.word	0x08002053
 8001fe4:	08002053 	.word	0x08002053
 8001fe8:	08002001 	.word	0x08002001
 8001fec:	08002015 	.word	0x08002015
 8001ff0:	4a79      	ldr	r2, [pc, #484]	; (80021d8 <HAL_GPIO_Init+0x2c4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d013      	beq.n	800201e <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ff6:	e02c      	b.n	8002052 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	623b      	str	r3, [r7, #32]
          break;
 8001ffe:	e029      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	3304      	adds	r3, #4
 8002006:	623b      	str	r3, [r7, #32]
          break;
 8002008:	e024      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	3308      	adds	r3, #8
 8002010:	623b      	str	r3, [r7, #32]
          break;
 8002012:	e01f      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	330c      	adds	r3, #12
 800201a:	623b      	str	r3, [r7, #32]
          break;
 800201c:	e01a      	b.n	8002054 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d102      	bne.n	800202c <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002026:	2304      	movs	r3, #4
 8002028:	623b      	str	r3, [r7, #32]
          break;
 800202a:	e013      	b.n	8002054 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d105      	bne.n	8002040 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002034:	2308      	movs	r3, #8
 8002036:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	69fa      	ldr	r2, [r7, #28]
 800203c:	611a      	str	r2, [r3, #16]
          break;
 800203e:	e009      	b.n	8002054 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002040:	2308      	movs	r3, #8
 8002042:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69fa      	ldr	r2, [r7, #28]
 8002048:	615a      	str	r2, [r3, #20]
          break;
 800204a:	e003      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800204c:	2300      	movs	r3, #0
 800204e:	623b      	str	r3, [r7, #32]
          break;
 8002050:	e000      	b.n	8002054 <HAL_GPIO_Init+0x140>
          break;
 8002052:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	2bff      	cmp	r3, #255	; 0xff
 8002058:	d801      	bhi.n	800205e <HAL_GPIO_Init+0x14a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	e001      	b.n	8002062 <HAL_GPIO_Init+0x14e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3304      	adds	r3, #4
 8002062:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2bff      	cmp	r3, #255	; 0xff
 8002068:	d802      	bhi.n	8002070 <HAL_GPIO_Init+0x15c>
 800206a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	e002      	b.n	8002076 <HAL_GPIO_Init+0x162>
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	3b08      	subs	r3, #8
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	210f      	movs	r1, #15
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	6a39      	ldr	r1, [r7, #32]
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	fa01 f303 	lsl.w	r3, r1, r3
 8002090:	431a      	orrs	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 80b1 	beq.w	8002206 <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020a4:	4b4d      	ldr	r3, [pc, #308]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	4a4c      	ldr	r2, [pc, #304]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6193      	str	r3, [r2, #24]
 80020b0:	4b4a      	ldr	r3, [pc, #296]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80020bc:	4a48      	ldr	r2, [pc, #288]	; (80021e0 <HAL_GPIO_Init+0x2cc>)
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	3302      	adds	r3, #2
 80020c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	220f      	movs	r2, #15
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4013      	ands	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a40      	ldr	r2, [pc, #256]	; (80021e4 <HAL_GPIO_Init+0x2d0>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d013      	beq.n	8002110 <HAL_GPIO_Init+0x1fc>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a3f      	ldr	r2, [pc, #252]	; (80021e8 <HAL_GPIO_Init+0x2d4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d00d      	beq.n	800210c <HAL_GPIO_Init+0x1f8>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a3e      	ldr	r2, [pc, #248]	; (80021ec <HAL_GPIO_Init+0x2d8>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d007      	beq.n	8002108 <HAL_GPIO_Init+0x1f4>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a3d      	ldr	r2, [pc, #244]	; (80021f0 <HAL_GPIO_Init+0x2dc>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d101      	bne.n	8002104 <HAL_GPIO_Init+0x1f0>
 8002100:	2303      	movs	r3, #3
 8002102:	e006      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002104:	2304      	movs	r3, #4
 8002106:	e004      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002108:	2302      	movs	r3, #2
 800210a:	e002      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002110:	2300      	movs	r3, #0
 8002112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002114:	f002 0203 	and.w	r2, r2, #3
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	4093      	lsls	r3, r2
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8002122:	492f      	ldr	r1, [pc, #188]	; (80021e0 <HAL_GPIO_Init+0x2cc>)
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	089b      	lsrs	r3, r3, #2
 8002128:	3302      	adds	r3, #2
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d006      	beq.n	800214a <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800213c:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	492c      	ldr	r1, [pc, #176]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]
 8002148:	e006      	b.n	8002158 <HAL_GPIO_Init+0x244>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800214a:	4b2a      	ldr	r3, [pc, #168]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	43db      	mvns	r3, r3
 8002152:	4928      	ldr	r1, [pc, #160]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002154:	4013      	ands	r3, r2
 8002156:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d006      	beq.n	8002172 <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002164:	4b23      	ldr	r3, [pc, #140]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	4922      	ldr	r1, [pc, #136]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	4313      	orrs	r3, r2
 800216e:	604b      	str	r3, [r1, #4]
 8002170:	e006      	b.n	8002180 <HAL_GPIO_Init+0x26c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002172:	4b20      	ldr	r3, [pc, #128]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	43db      	mvns	r3, r3
 800217a:	491e      	ldr	r1, [pc, #120]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800217c:	4013      	ands	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d006      	beq.n	800219a <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800218c:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	4918      	ldr	r1, [pc, #96]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
 8002198:	e006      	b.n	80021a8 <HAL_GPIO_Init+0x294>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	43db      	mvns	r3, r3
 80021a2:	4914      	ldr	r1, [pc, #80]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d021      	beq.n	80021f8 <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	490e      	ldr	r1, [pc, #56]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60cb      	str	r3, [r1, #12]
 80021c0:	e021      	b.n	8002206 <HAL_GPIO_Init+0x2f2>
 80021c2:	bf00      	nop
 80021c4:	10320000 	.word	0x10320000
 80021c8:	10310000 	.word	0x10310000
 80021cc:	10220000 	.word	0x10220000
 80021d0:	10210000 	.word	0x10210000
 80021d4:	10120000 	.word	0x10120000
 80021d8:	10110000 	.word	0x10110000
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40010800 	.word	0x40010800
 80021e8:	40010c00 	.word	0x40010c00
 80021ec:	40011000 	.word	0x40011000
 80021f0:	40011400 	.word	0x40011400
 80021f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <HAL_GPIO_Init+0x30c>)
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	43db      	mvns	r3, r3
 8002200:	4907      	ldr	r1, [pc, #28]	; (8002220 <HAL_GPIO_Init+0x30c>)
 8002202:	4013      	ands	r3, r2
 8002204:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	3301      	adds	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
 800220c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220e:	2b0f      	cmp	r3, #15
 8002210:	f67f ae92 	bls.w	8001f38 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	372c      	adds	r7, #44	; 0x2c
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	40010400 	.word	0x40010400

08002224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	460b      	mov	r3, r1
 800222e:	807b      	strh	r3, [r7, #2]
 8002230:	4613      	mov	r3, r2
 8002232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002234:	787b      	ldrb	r3, [r7, #1]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800223a:	887a      	ldrh	r2, [r7, #2]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002240:	e003      	b.n	800224a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002242:	887b      	ldrh	r3, [r7, #2]
 8002244:	041a      	lsls	r2, r3, #16
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	611a      	str	r2, [r3, #16]
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d006      	beq.n	8002278 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800226a:	4a05      	ldr	r2, [pc, #20]	; (8002280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800226c:	88fb      	ldrh	r3, [r7, #6]
 800226e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	4618      	mov	r0, r3
 8002274:	f004 fe66 	bl	8006f44 <HAL_GPIO_EXTI_Callback>
  }
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40010400 	.word	0x40010400

08002284 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0f3      	b.n	8002486 <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f8f6 	bl	80024a4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2224      	movs	r2, #36	; 0x24
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0201 	bic.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022d0:	f001 ff02 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 80022d4:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4a6d      	ldr	r2, [pc, #436]	; (8002490 <HAL_I2C_Init+0x20c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d807      	bhi.n	80022f0 <HAL_I2C_Init+0x6c>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	4a6c      	ldr	r2, [pc, #432]	; (8002494 <HAL_I2C_Init+0x210>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	bf94      	ite	ls
 80022e8:	2301      	movls	r3, #1
 80022ea:	2300      	movhi	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	e006      	b.n	80022fe <HAL_I2C_Init+0x7a>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4a69      	ldr	r2, [pc, #420]	; (8002498 <HAL_I2C_Init+0x214>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	bf94      	ite	ls
 80022f8:	2301      	movls	r3, #1
 80022fa:	2300      	movhi	r3, #0
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e0bf      	b.n	8002486 <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	4a64      	ldr	r2, [pc, #400]	; (800249c <HAL_I2C_Init+0x218>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0c9b      	lsrs	r3, r3, #18
 8002310:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	4a5c      	ldr	r2, [pc, #368]	; (8002490 <HAL_I2C_Init+0x20c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d802      	bhi.n	800232a <HAL_I2C_Init+0xa6>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	3301      	adds	r3, #1
 8002328:	e009      	b.n	800233e <HAL_I2C_Init+0xba>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002330:	fb02 f303 	mul.w	r3, r2, r3
 8002334:	4a5a      	ldr	r2, [pc, #360]	; (80024a0 <HAL_I2C_Init+0x21c>)
 8002336:	fba2 2303 	umull	r2, r3, r2, r3
 800233a:	099b      	lsrs	r3, r3, #6
 800233c:	3301      	adds	r3, #1
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a51      	ldr	r2, [pc, #324]	; (8002490 <HAL_I2C_Init+0x20c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d819      	bhi.n	8002382 <HAL_I2C_Init+0xfe>
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1e5a      	subs	r2, r3, #1
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00a      	beq.n	800237e <HAL_I2C_Init+0xfa>
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	1e5a      	subs	r2, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fbb2 f3f3 	udiv	r3, r2, r3
 8002376:	3301      	adds	r3, #1
 8002378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800237c:	e051      	b.n	8002422 <HAL_I2C_Init+0x19e>
 800237e:	2304      	movs	r3, #4
 8002380:	e04f      	b.n	8002422 <HAL_I2C_Init+0x19e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d111      	bne.n	80023ae <HAL_I2C_Init+0x12a>
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1e59      	subs	r1, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	fbb1 f3f3 	udiv	r3, r1, r3
 800239c:	3301      	adds	r3, #1
 800239e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf0c      	ite	eq
 80023a6:	2301      	moveq	r3, #1
 80023a8:	2300      	movne	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	e012      	b.n	80023d4 <HAL_I2C_Init+0x150>
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	1e59      	subs	r1, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	009a      	lsls	r2, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80023c4:	3301      	adds	r3, #1
 80023c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	bf0c      	ite	eq
 80023ce:	2301      	moveq	r3, #1
 80023d0:	2300      	movne	r3, #0
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_I2C_Init+0x158>
 80023d8:	2301      	movs	r3, #1
 80023da:	e022      	b.n	8002422 <HAL_I2C_Init+0x19e>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10e      	bne.n	8002402 <HAL_I2C_Init+0x17e>
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	1e59      	subs	r1, r3, #1
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4413      	add	r3, r2
 80023f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80023f6:	3301      	adds	r3, #1
 80023f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002400:	e00f      	b.n	8002422 <HAL_I2C_Init+0x19e>
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	1e59      	subs	r1, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	009a      	lsls	r2, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	fbb1 f3f3 	udiv	r3, r1, r3
 8002418:	3301      	adds	r3, #1
 800241a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69d9      	ldr	r1, [r3, #28]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1a      	ldr	r2, [r3, #32]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6919      	ldr	r1, [r3, #16]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6959      	ldr	r1, [r3, #20]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699a      	ldr	r2, [r3, #24]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2220      	movs	r2, #32
 8002472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	000186a0 	.word	0x000186a0
 8002494:	001e847f 	.word	0x001e847f
 8002498:	003d08ff 	.word	0x003d08ff
 800249c:	431bde83 	.word	0x431bde83
 80024a0:	10624dd3 	.word	0x10624dd3

080024a4 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2b10      	cmp	r3, #16
 80024e6:	d002      	beq.n	80024ee <HAL_I2C_EV_IRQHandler+0x36>
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	2b40      	cmp	r3, #64	; 0x40
 80024ec:	d172      	bne.n	80025d4 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d008      	beq.n	800250a <HAL_I2C_EV_IRQHandler+0x52>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fcb8 	bl	8002e78 <I2C_Master_SB>
 8002508:	e01a      	b.n	8002540 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4b65      	ldr	r3, [pc, #404]	; (80026a4 <HAL_I2C_EV_IRQHandler+0x1ec>)
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d008      	beq.n	8002526 <HAL_I2C_EV_IRQHandler+0x6e>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 fd16 	bl	8002f50 <I2C_Master_ADD10>
 8002524:	e00c      	b.n	8002540 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002526:	693a      	ldr	r2, [r7, #16]
 8002528:	4b5f      	ldr	r3, [pc, #380]	; (80026a8 <HAL_I2C_EV_IRQHandler+0x1f0>)
 800252a:	4013      	ands	r3, r2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_I2C_EV_IRQHandler+0x88>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 fd18 	bl	8002f70 <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	4b5a      	ldr	r3, [pc, #360]	; (80026ac <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002544:	4013      	ands	r3, r2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d022      	beq.n	8002590 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4b58      	ldr	r3, [pc, #352]	; (80026b0 <HAL_I2C_EV_IRQHandler+0x1f8>)
 800254e:	4013      	ands	r3, r2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00d      	beq.n	8002570 <HAL_I2C_EV_IRQHandler+0xb8>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800255a:	2b00      	cmp	r3, #0
 800255c:	d008      	beq.n	8002570 <HAL_I2C_EV_IRQHandler+0xb8>
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4b54      	ldr	r3, [pc, #336]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002562:	4013      	ands	r3, r2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d103      	bne.n	8002570 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f9b9 	bl	80028e0 <I2C_MasterTransmit_TXE>
 800256e:	e030      	b.n	80025d2 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4b50      	ldr	r3, [pc, #320]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002574:	4013      	ands	r3, r2
 8002576:	2b00      	cmp	r3, #0
 8002578:	f000 808f 	beq.w	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 8089 	beq.w	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 fa9e 	bl	8002aca <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800258e:	e084      	b.n	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002590:	693a      	ldr	r2, [r7, #16]
 8002592:	4b49      	ldr	r3, [pc, #292]	; (80026b8 <HAL_I2C_EV_IRQHandler+0x200>)
 8002594:	4013      	ands	r3, r2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00d      	beq.n	80025b6 <HAL_I2C_EV_IRQHandler+0xfe>
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d008      	beq.n	80025b6 <HAL_I2C_EV_IRQHandler+0xfe>
 80025a4:	693a      	ldr	r2, [r7, #16]
 80025a6:	4b43      	ldr	r3, [pc, #268]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d103      	bne.n	80025b6 <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 fb00 	bl	8002bb4 <I2C_MasterReceive_RXNE>
 80025b4:	e00d      	b.n	80025d2 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80025b6:	693a      	ldr	r2, [r7, #16]
 80025b8:	4b3e      	ldr	r3, [pc, #248]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d06c      	beq.n	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d067      	beq.n	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 fb93 	bl	8002cf6 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80025d0:	e063      	b.n	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
 80025d2:	e062      	b.n	800269a <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	4b34      	ldr	r3, [pc, #208]	; (80026a8 <HAL_I2C_EV_IRQHandler+0x1f0>)
 80025d8:	4013      	ands	r3, r2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d008      	beq.n	80025f0 <HAL_I2C_EV_IRQHandler+0x138>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f000 fee8 	bl	80033be <I2C_Slave_ADDR>
 80025ee:	e055      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	4b32      	ldr	r3, [pc, #200]	; (80026bc <HAL_I2C_EV_IRQHandler+0x204>)
 80025f4:	4013      	ands	r3, r2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d008      	beq.n	800260c <HAL_I2C_EV_IRQHandler+0x154>
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002600:	2b00      	cmp	r3, #0
 8002602:	d003      	beq.n	800260c <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 ff05 	bl	8003414 <I2C_Slave_STOPF>
 800260a:	e047      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	4b27      	ldr	r3, [pc, #156]	; (80026ac <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002610:	4013      	ands	r3, r2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d020      	beq.n	8002658 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	4b25      	ldr	r3, [pc, #148]	; (80026b0 <HAL_I2C_EV_IRQHandler+0x1f8>)
 800261a:	4013      	ands	r3, r2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00d      	beq.n	800263c <HAL_I2C_EV_IRQHandler+0x184>
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_I2C_EV_IRQHandler+0x184>
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 800262e:	4013      	ands	r3, r2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d103      	bne.n	800263c <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 fe08 	bl	800324a <I2C_SlaveTransmit_TXE>
 800263a:	e02f      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4b1d      	ldr	r3, [pc, #116]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002640:	4013      	ands	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d02a      	beq.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800264c:	2b00      	cmp	r3, #0
 800264e:	d025      	beq.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f000 fe37 	bl	80032c4 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8002656:	e021      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <HAL_I2C_EV_IRQHandler+0x200>)
 800265c:	4013      	ands	r3, r2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00d      	beq.n	800267e <HAL_I2C_EV_IRQHandler+0x1c6>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002668:	2b00      	cmp	r3, #0
 800266a:	d008      	beq.n	800267e <HAL_I2C_EV_IRQHandler+0x1c6>
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002670:	4013      	ands	r3, r2
 8002672:	2b00      	cmp	r3, #0
 8002674:	d103      	bne.n	800267e <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 fe43 	bl	8003302 <I2C_SlaveReceive_RXNE>
 800267c:	e00e      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d009      	beq.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800268e:	2b00      	cmp	r3, #0
 8002690:	d004      	beq.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 fe73 	bl	800337e <I2C_SlaveReceive_BTF>
}
 8002698:	e000      	b.n	800269c <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 800269a:	bf00      	nop
}
 800269c:	bf00      	nop
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	00010008 	.word	0x00010008
 80026a8:	00010002 	.word	0x00010002
 80026ac:	00100004 	.word	0x00100004
 80026b0:	00010080 	.word	0x00010080
 80026b4:	00010004 	.word	0x00010004
 80026b8:	00010040 	.word	0x00010040
 80026bc:	00010010 	.word	0x00010010

080026c0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 80026c8:	2300      	movs	r3, #0
 80026ca:	61fb      	str	r3, [r7, #28]
 80026cc:	2300      	movs	r3, #0
 80026ce:	61bb      	str	r3, [r7, #24]
 80026d0:	2300      	movs	r3, #0
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	2300      	movs	r3, #0
 80026d6:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	695b      	ldr	r3, [r3, #20]
 80026de:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4b4d      	ldr	r3, [pc, #308]	; (8002820 <HAL_I2C_ER_IRQHandler+0x160>)
 80026ec:	4013      	ands	r3, r2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d017      	beq.n	8002722 <HAL_I2C_ER_IRQHandler+0x62>
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d012      	beq.n	8002722 <HAL_I2C_ER_IRQHandler+0x62>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002710:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00f      	beq.n	800274c <HAL_I2C_ER_IRQHandler+0x8c>
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_I2C_ER_IRQHandler+0x8c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273a:	f043 0202 	orr.w	r2, r3, #2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800274a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 8002752:	2b00      	cmp	r3, #0
 8002754:	d044      	beq.n	80027e0 <HAL_I2C_ER_IRQHandler+0x120>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d03f      	beq.n	80027e0 <HAL_I2C_ER_IRQHandler+0x120>
  {
    tmp1 = hi2c->Mode;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002766:	b2db      	uxtb	r3, r3
 8002768:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276e:	b29b      	uxth	r3, r3
 8002770:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002778:	b2db      	uxtb	r3, r3
 800277a:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002780:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	2b20      	cmp	r3, #32
 8002786:	d112      	bne.n	80027ae <HAL_I2C_ER_IRQHandler+0xee>
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d10f      	bne.n	80027ae <HAL_I2C_ER_IRQHandler+0xee>
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2b21      	cmp	r3, #33	; 0x21
 8002792:	d008      	beq.n	80027a6 <HAL_I2C_ER_IRQHandler+0xe6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	2b29      	cmp	r3, #41	; 0x29
 8002798:	d005      	beq.n	80027a6 <HAL_I2C_ER_IRQHandler+0xe6>
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	2b28      	cmp	r3, #40	; 0x28
 800279e:	d106      	bne.n	80027ae <HAL_I2C_ER_IRQHandler+0xee>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	2b21      	cmp	r3, #33	; 0x21
 80027a4:	d103      	bne.n	80027ae <HAL_I2C_ER_IRQHandler+0xee>
    {
      I2C_Slave_AF(hi2c);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 fefa 	bl	80035a0 <I2C_Slave_AF>
 80027ac:	e018      	b.n	80027e0 <HAL_I2C_ER_IRQHandler+0x120>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b2:	f043 0204 	orr.w	r2, r3, #4
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b10      	cmp	r3, #16
 80027c4:	d107      	bne.n	80027d6 <HAL_I2C_ER_IRQHandler+0x116>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027d4:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80027de:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00f      	beq.n	800280a <HAL_I2C_ER_IRQHandler+0x14a>
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00a      	beq.n	800280a <HAL_I2C_ER_IRQHandler+0x14a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	f043 0208 	orr.w	r2, r3, #8
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002808:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <HAL_I2C_ER_IRQHandler+0x158>
  {
    I2C_ITError(hi2c);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 ff36 	bl	8003684 <I2C_ITError>
  }
}
 8002818:	bf00      	nop
 800281a:	3720      	adds	r7, #32
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	00010100 	.word	0x00010100

08002824 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 800282c:	bf00      	nop
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr

08002836 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002836:	b480      	push	{r7}
 8002838:	b083      	sub	sp, #12
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 800283e:	bf00      	nop
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	bc80      	pop	{r7}
 8002858:	4770      	bx	lr

0800285a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	460b      	mov	r3, r1
 8002876:	70fb      	strb	r3, [r7, #3]
 8002878:	4613      	mov	r3, r2
 800287a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr

080028aa <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr

080028ce <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002906:	2b00      	cmp	r3, #0
 8002908:	d150      	bne.n	80029ac <I2C_MasterTransmit_TXE+0xcc>
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2b21      	cmp	r3, #33	; 0x21
 800290e:	d14d      	bne.n	80029ac <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b04      	cmp	r3, #4
 8002914:	d01d      	beq.n	8002952 <I2C_MasterTransmit_TXE+0x72>
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2b08      	cmp	r3, #8
 800291a:	d01a      	beq.n	8002952 <I2C_MasterTransmit_TXE+0x72>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002922:	d016      	beq.n	8002952 <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685a      	ldr	r2, [r3, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002932:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2211      	movs	r2, #17
 8002938:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2220      	movs	r2, #32
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7ff ff6a 	bl	8002824 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002950:	e0b6      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002960:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002970:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2220      	movs	r2, #32
 800297c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002986:	b2db      	uxtb	r3, r3
 8002988:	2b40      	cmp	r3, #64	; 0x40
 800298a:	d107      	bne.n	800299c <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f7ff ff7f 	bl	8002898 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800299a:	e091      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7ff ff3d 	bl	8002824 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80029aa:	e089      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b21      	cmp	r3, #33	; 0x21
 80029b0:	d006      	beq.n	80029c0 <I2C_MasterTransmit_TXE+0xe0>
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	2b40      	cmp	r3, #64	; 0x40
 80029b6:	f040 8083 	bne.w	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	2b22      	cmp	r3, #34	; 0x22
 80029be:	d17f      	bne.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d108      	bne.n	80029dc <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	e071      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b40      	cmp	r3, #64	; 0x40
 80029e6:	d15b      	bne.n	8002aa0 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d11d      	bne.n	8002a2c <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d10b      	bne.n	8002a10 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a08:	1c9a      	adds	r2, r3, #2
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	651a      	str	r2, [r3, #80]	; 0x50
 8002a0e:	e057      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a14:	b29b      	uxth	r3, r3
 8002a16:	121b      	asrs	r3, r3, #8
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a24:	1c5a      	adds	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	651a      	str	r2, [r3, #80]	; 0x50
 8002a2a:	e049      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d10b      	bne.n	8002a4c <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a44:	1c5a      	adds	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	651a      	str	r2, [r3, #80]	; 0x50
 8002a4a:	e039      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d135      	bne.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	2b22      	cmp	r3, #34	; 0x22
 8002a5e:	d108      	bne.n	8002a72 <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a6e:	601a      	str	r2, [r3, #0]
 8002a70:	e026      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b21      	cmp	r3, #33	; 0x21
 8002a7c:	d120      	bne.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	1c59      	adds	r1, r3, #1
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6251      	str	r1, [r2, #36]	; 0x24
 8002a88:	781a      	ldrb	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a9e:	e00f      	b.n	8002ac0 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	1c59      	adds	r1, r3, #1
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6251      	str	r1, [r2, #36]	; 0x24
 8002aaa:	781a      	ldrb	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b084      	sub	sp, #16
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b21      	cmp	r3, #33	; 0x21
 8002ae2:	d162      	bne.n	8002baa <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d010      	beq.n	8002b10 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	1c59      	adds	r1, r3, #1
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6251      	str	r1, [r2, #36]	; 0x24
 8002af8:	781a      	ldrb	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b04:	b29b      	uxth	r3, r3
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b0e:	e04c      	b.n	8002baa <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2b04      	cmp	r3, #4
 8002b14:	d01d      	beq.n	8002b52 <I2C_MasterTransmit_BTF+0x88>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d01a      	beq.n	8002b52 <I2C_MasterTransmit_BTF+0x88>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b22:	d016      	beq.n	8002b52 <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b32:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2211      	movs	r2, #17
 8002b38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2220      	movs	r2, #32
 8002b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff fe6a 	bl	8002824 <HAL_I2C_MasterTxCpltCallback>
 8002b50:	e02b      	b.n	8002baa <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b60:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b70:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b40      	cmp	r3, #64	; 0x40
 8002b8a:	d107      	bne.n	8002b9c <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7ff fe7f 	bl	8002898 <HAL_I2C_MemTxCpltCallback>
 8002b9a:	e006      	b.n	8002baa <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002ba4:	6878      	ldr	r0, [r7, #4]
 8002ba6:	f7ff fe3d 	bl	8002824 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	2b22      	cmp	r3, #34	; 0x22
 8002bc6:	f040 8091 	bne.w	8002cec <I2C_MasterReceive_RXNE+0x138>
  {
    uint32_t tmp = 0U;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d911      	bls.n	8002c00 <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6918      	ldr	r0, [r3, #16]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be6:	1c59      	adds	r1, r3, #1
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	6251      	str	r1, [r2, #36]	; 0x24
 8002bec:	b2c2      	uxtb	r2, r0
 8002bee:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002bfe:	e075      	b.n	8002cec <I2C_MasterReceive_RXNE+0x138>
    }
    else if((tmp == 2U) || (tmp == 3U))
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d002      	beq.n	8002c0c <I2C_MasterReceive_RXNE+0x58>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2b03      	cmp	r3, #3
 8002c0a:	d125      	bne.n	8002c58 <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d010      	beq.n	8002c36 <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c22:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	e007      	b.n	8002c46 <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c44:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e049      	b.n	8002cec <I2C_MasterReceive_RXNE+0x138>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d008      	beq.n	8002c72 <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	e007      	b.n	8002c82 <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c80:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002c90:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6918      	ldr	r0, [r3, #16]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	1c59      	adds	r1, r3, #1
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6251      	str	r1, [r2, #36]	; 0x24
 8002ca2:	b2c2      	uxtb	r2, r0
 8002ca4:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b40      	cmp	r3, #64	; 0x40
 8002ccc:	d107      	bne.n	8002cde <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7ff fde7 	bl	80028aa <HAL_I2C_MemRxCpltCallback>
 8002cdc:	e006      	b.n	8002cec <I2C_MasterReceive_RXNE+0x138>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff fda5 	bl	8002836 <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d02:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d123      	bne.n	8002d56 <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2b04      	cmp	r3, #4
 8002d12:	d006      	beq.n	8002d22 <I2C_MasterReceive_BTF+0x2c>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b08      	cmp	r3, #8
 8002d18:	d003      	beq.n	8002d22 <I2C_MasterReceive_BTF+0x2c>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d20:	d107      	bne.n	8002d32 <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d30:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	6918      	ldr	r0, [r3, #16]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	1c59      	adds	r1, r3, #1
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	6251      	str	r1, [r2, #36]	; 0x24
 8002d42:	b2c2      	uxtb	r2, r0
 8002d44:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d54:	e08b      	b.n	8002e6e <I2C_MasterReceive_BTF+0x178>
  }
  else if(hi2c->XferCount == 2U)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d175      	bne.n	8002e4c <I2C_MasterReceive_BTF+0x156>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d023      	beq.n	8002dae <I2C_MasterReceive_BTF+0xb8>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2b08      	cmp	r3, #8
 8002d6a:	d020      	beq.n	8002dae <I2C_MasterReceive_BTF+0xb8>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002d72:	d01c      	beq.n	8002dae <I2C_MasterReceive_BTF+0xb8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d008      	beq.n	8002d8c <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	e007      	b.n	8002d9c <I2C_MasterReceive_BTF+0xa6>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d9a:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002daa:	605a      	str	r2, [r3, #4]
 8002dac:	e00f      	b.n	8002dce <I2C_MasterReceive_BTF+0xd8>
    }
    else
    {
      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002dbc:	605a      	str	r2, [r3, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dcc:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6918      	ldr	r0, [r3, #16]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd8:	1c59      	adds	r1, r3, #1
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	6251      	str	r1, [r2, #36]	; 0x24
 8002dde:	b2c2      	uxtb	r2, r0
 8002de0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	3b01      	subs	r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	6918      	ldr	r0, [r3, #16]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	1c59      	adds	r1, r3, #1
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6251      	str	r1, [r2, #36]	; 0x24
 8002e00:	b2c2      	uxtb	r2, r0
 8002e02:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e08:	b29b      	uxth	r3, r3
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2220      	movs	r2, #32
 8002e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	2b40      	cmp	r3, #64	; 0x40
 8002e2a:	d107      	bne.n	8002e3c <I2C_MasterReceive_BTF+0x146>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff fd38 	bl	80028aa <HAL_I2C_MemRxCpltCallback>
 8002e3a:	e018      	b.n	8002e6e <I2C_MasterReceive_BTF+0x178>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	f7ff fcf6 	bl	8002836 <HAL_I2C_MasterRxCpltCallback>
 8002e4a:	e010      	b.n	8002e6e <I2C_MasterReceive_BTF+0x178>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6918      	ldr	r0, [r3, #16]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e56:	1c59      	adds	r1, r3, #1
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6251      	str	r1, [r2, #36]	; 0x24
 8002e5c:	b2c2      	uxtb	r2, r0
 8002e5e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3710      	adds	r7, #16
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	2b40      	cmp	r3, #64	; 0x40
 8002e8a:	d117      	bne.n	8002ebc <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d109      	bne.n	8002ea8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ea4:	611a      	str	r2, [r3, #16]
 8002ea6:	e04d      	b.n	8002f44 <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	f043 0301 	orr.w	r3, r3, #1
 8002eb2:	b2da      	uxtb	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	611a      	str	r2, [r3, #16]
 8002eba:	e043      	b.n	8002f44 <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ec4:	d119      	bne.n	8002efa <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	2b21      	cmp	r3, #33	; 0x21
 8002ed0:	d109      	bne.n	8002ee6 <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ee2:	611a      	str	r2, [r3, #16]
 8002ee4:	e02e      	b.n	8002f44 <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	611a      	str	r2, [r3, #16]
 8002ef8:	e024      	b.n	8002f44 <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10e      	bne.n	8002f20 <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	11db      	asrs	r3, r3, #7
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	f003 0306 	and.w	r3, r3, #6
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	f063 030f 	orn	r3, r3, #15
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	611a      	str	r2, [r3, #16]
 8002f1e:	e011      	b.n	8002f44 <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d10d      	bne.n	8002f44 <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	11db      	asrs	r3, r3, #7
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	f003 0306 	and.w	r3, r3, #6
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	f063 030e 	orn	r3, r3, #14
 8002f3c:	b2da      	uxtb	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b091      	sub	sp, #68	; 0x44
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f86:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b22      	cmp	r3, #34	; 0x22
 8002f98:	f040 8146 	bne.w	8003228 <I2C_Master_ADDR+0x2b8>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d10e      	bne.n	8002fc2 <I2C_Master_ADDR+0x52>
 8002fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa6:	2b40      	cmp	r3, #64	; 0x40
 8002fa8:	d10b      	bne.n	8002fc2 <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002faa:	2300      	movs	r3, #0
 8002fac:	633b      	str	r3, [r7, #48]	; 0x30
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	633b      	str	r3, [r7, #48]	; 0x30
 8002fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc0:	e13d      	b.n	800323e <I2C_Master_ADDR+0x2ce>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d11d      	bne.n	8003006 <I2C_Master_ADDR+0x96>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002fd2:	d118      	bne.n	8003006 <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ff8:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	651a      	str	r2, [r3, #80]	; 0x50
 8003004:	e11b      	b.n	800323e <I2C_Master_ADDR+0x2ce>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	d113      	bne.n	8003038 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003010:	2300      	movs	r3, #0
 8003012:	62bb      	str	r3, [r7, #40]	; 0x28
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	62bb      	str	r3, [r7, #40]	; 0x28
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	62bb      	str	r3, [r7, #40]	; 0x28
 8003024:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003034:	601a      	str	r2, [r3, #0]
 8003036:	e0f3      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
      }
      else if(hi2c->XferCount == 1U)   
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	2b01      	cmp	r3, #1
 8003040:	f040 8082 	bne.w	8003148 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003046:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800304a:	d137      	bne.n	80030bc <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800305a:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003066:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800306a:	d113      	bne.n	8003094 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800307a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800307c:	2300      	movs	r3, #0
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	627b      	str	r3, [r7, #36]	; 0x24
 8003090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003092:	e0c5      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003094:	2300      	movs	r3, #0
 8003096:	623b      	str	r3, [r7, #32]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	623b      	str	r3, [r7, #32]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	623b      	str	r3, [r7, #32]
 80030a8:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	e0b1      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80030bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d026      	beq.n	8003110 <I2C_Master_ADDR+0x1a0>
 80030c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	d023      	beq.n	8003110 <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80030c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ca:	2b12      	cmp	r3, #18
 80030cc:	d020      	beq.n	8003110 <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d008      	beq.n	80030e8 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	e007      	b.n	80030f8 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030f6:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f8:	2300      	movs	r3, #0
 80030fa:	61fb      	str	r3, [r7, #28]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	61fb      	str	r3, [r7, #28]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	61fb      	str	r3, [r7, #28]
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	e087      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800311e:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	61bb      	str	r3, [r7, #24]
 8003134:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e06b      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
        }
      }
      else if(hi2c->XferCount == 2U)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314c:	b29b      	uxth	r3, r3
 800314e:	2b02      	cmp	r3, #2
 8003150:	d143      	bne.n	80031da <I2C_Master_ADDR+0x26a>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	2b02      	cmp	r3, #2
 8003158:	d01b      	beq.n	8003192 <I2C_Master_ADDR+0x222>
        {
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003168:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	617b      	str	r3, [r7, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	697b      	ldr	r3, [r7, #20]
          
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800318e:	601a      	str	r2, [r3, #0]
 8003190:	e012      	b.n	80031b8 <I2C_Master_ADDR+0x248>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031a0:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	613b      	str	r3, [r7, #16]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	613b      	str	r3, [r7, #16]
 80031b6:	693b      	ldr	r3, [r7, #16]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031c6:	d12b      	bne.n	8003220 <I2C_Master_ADDR+0x2b0>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	685a      	ldr	r2, [r3, #4]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031d6:	605a      	str	r2, [r3, #4]
 80031d8:	e022      	b.n	8003220 <I2C_Master_ADDR+0x2b0>
        }
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80031e8:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031f8:	d107      	bne.n	800320a <I2C_Master_ADDR+0x29a>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003208:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	60fb      	str	r3, [r7, #12]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2200      	movs	r2, #0
 8003224:	651a      	str	r2, [r3, #80]	; 0x50
 8003226:	e00a      	b.n	800323e <I2C_Master_ADDR+0x2ce>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003228:	2300      	movs	r3, #0
 800322a:	60bb      	str	r3, [r7, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	60bb      	str	r3, [r7, #8]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	699b      	ldr	r3, [r3, #24]
 800323a:	60bb      	str	r3, [r7, #8]
 800323c:	68bb      	ldr	r3, [r7, #8]
  }

  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3744      	adds	r7, #68	; 0x44
 8003244:	46bd      	mov	sp, r7
 8003246:	bc80      	pop	{r7}
 8003248:	4770      	bx	lr

0800324a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b084      	sub	sp, #16
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003258:	b2db      	uxtb	r3, r3
 800325a:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003260:	b29b      	uxth	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d029      	beq.n	80032ba <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	1c59      	adds	r1, r3, #1
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6251      	str	r1, [r2, #36]	; 0x24
 8003270:	781a      	ldrb	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	3b01      	subs	r3, #1
 8003280:	b29a      	uxth	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800328a:	b29b      	uxth	r3, r3
 800328c:	2b00      	cmp	r3, #0
 800328e:	d114      	bne.n	80032ba <I2C_SlaveTransmit_TXE+0x70>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b29      	cmp	r3, #41	; 0x29
 8003294:	d111      	bne.n	80032ba <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a4:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2221      	movs	r2, #33	; 0x21
 80032aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2228      	movs	r2, #40	; 0x28
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fac7 	bl	8002848 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00f      	beq.n	80032f6 <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032da:	1c59      	adds	r1, r3, #1
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	6251      	str	r1, [r2, #36]	; 0x24
 80032e0:	781a      	ldrb	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	3b01      	subs	r3, #1
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b084      	sub	sp, #16
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003310:	b2db      	uxtb	r3, r3
 8003312:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003318:	b29b      	uxth	r3, r3
 800331a:	2b00      	cmp	r3, #0
 800331c:	d02a      	beq.n	8003374 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6918      	ldr	r0, [r3, #16]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	1c59      	adds	r1, r3, #1
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	6251      	str	r1, [r2, #36]	; 0x24
 800332e:	b2c2      	uxtb	r2, r0
 8003330:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003336:	b29b      	uxth	r3, r3
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d114      	bne.n	8003374 <I2C_SlaveReceive_RXNE+0x72>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2b2a      	cmp	r3, #42	; 0x2a
 800334e:	d111      	bne.n	8003374 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800335e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2222      	movs	r2, #34	; 0x22
 8003364:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2228      	movs	r2, #40	; 0x28
 800336a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff fa73 	bl	800285a <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800337e:	b480      	push	{r7}
 8003380:	b083      	sub	sp, #12
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d010      	beq.n	80033b2 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6918      	ldr	r0, [r3, #16]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339a:	1c59      	adds	r1, r3, #1
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6251      	str	r1, [r2, #36]	; 0x24
 80033a0:	b2c2      	uxtb	r2, r0
 80033a2:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bc80      	pop	{r7}
 80033bc:	4770      	bx	lr

080033be <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b084      	sub	sp, #16
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80033c6:	2300      	movs	r3, #0
 80033c8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d001      	beq.n	80033e0 <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 80033dc:	2301      	movs	r3, #1
 80033de:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ea:	2b80      	cmp	r3, #128	; 0x80
 80033ec:	d003      	beq.n	80033f6 <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	81bb      	strh	r3, [r7, #12]
 80033f4:	e002      	b.n	80033fc <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80033fc:	89ba      	ldrh	r2, [r7, #12]
 80033fe:	7bfb      	ldrb	r3, [r7, #15]
 8003400:	4619      	mov	r1, r3
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f7ff fa32 	bl	800286c <HAL_I2C_AddrCallback>

  return HAL_OK;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003422:	b2db      	uxtb	r3, r3
 8003424:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003434:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	60bb      	str	r3, [r7, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0201 	orr.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003462:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800346e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003472:	d11a      	bne.n	80034aa <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b22      	cmp	r3, #34	; 0x22
 800347e:	d005      	beq.n	800348c <I2C_Slave_STOPF+0x78>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003486:	b2db      	uxtb	r3, r3
 8003488:	2b2a      	cmp	r3, #42	; 0x2a
 800348a:	d107      	bne.n	800349c <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	b29a      	uxth	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	855a      	strh	r2, [r3, #42]	; 0x2a
 800349a:	e006      	b.n	80034aa <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d035      	beq.n	8003520 <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	f003 0304 	and.w	r3, r3, #4
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d110      	bne.n	80034e4 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6918      	ldr	r0, [r3, #16]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	1c59      	adds	r1, r3, #1
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6251      	str	r1, [r2, #36]	; 0x24
 80034d2:	b2c2      	uxtb	r2, r0
 80034d4:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29a      	uxth	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ee:	2b40      	cmp	r3, #64	; 0x40
 80034f0:	d110      	bne.n	8003514 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6918      	ldr	r0, [r3, #16]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fc:	1c59      	adds	r1, r3, #1
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	6251      	str	r1, [r2, #36]	; 0x24
 8003502:	b2c2      	uxtb	r2, r0
 8003504:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800350a:	b29b      	uxth	r3, r3
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f043 0204 	orr.w	r2, r3, #4
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f8ab 	bl	8003684 <I2C_ITError>
 800352e:	e02f      	b.n	8003590 <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2b28      	cmp	r3, #40	; 0x28
 8003534:	d005      	beq.n	8003542 <I2C_Slave_STOPF+0x12e>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2b2a      	cmp	r3, #42	; 0x2a
 800353a:	d002      	beq.n	8003542 <I2C_Slave_STOPF+0x12e>
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	2b29      	cmp	r3, #41	; 0x29
 8003540:	d111      	bne.n	8003566 <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a15      	ldr	r2, [pc, #84]	; (800359c <I2C_Slave_STOPF+0x188>)
 8003546:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2220      	movs	r2, #32
 8003552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7ff f991 	bl	8002886 <HAL_I2C_ListenCpltCallback>
 8003564:	e014      	b.n	8003590 <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356a:	2b22      	cmp	r3, #34	; 0x22
 800356c:	d002      	beq.n	8003574 <I2C_Slave_STOPF+0x160>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2b22      	cmp	r3, #34	; 0x22
 8003572:	d10d      	bne.n	8003590 <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7ff f965 	bl	800285a <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	ffff0000 	.word	0xffff0000

080035a0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b6:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d002      	beq.n	80035c4 <I2C_Slave_AF+0x24>
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	2b08      	cmp	r3, #8
 80035c2:	d129      	bne.n	8003618 <I2C_Slave_AF+0x78>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2b28      	cmp	r3, #40	; 0x28
 80035c8:	d126      	bne.n	8003618 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a2c      	ldr	r2, [pc, #176]	; (8003680 <I2C_Slave_AF+0xe0>)
 80035ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035de:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035e8:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035f8:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	2200      	movs	r2, #0
 80035fe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff f938 	bl	8002886 <HAL_I2C_ListenCpltCallback>
 8003616:	e02e      	b.n	8003676 <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b21      	cmp	r3, #33	; 0x21
 800361c:	d126      	bne.n	800366c <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a17      	ldr	r2, [pc, #92]	; (8003680 <I2C_Slave_AF+0xe0>)
 8003622:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2221      	movs	r2, #33	; 0x21
 8003628:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003648:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003652:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003662:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7ff f8ef 	bl	8002848 <HAL_I2C_SlaveTxCpltCallback>
 800366a:	e004      	b.n	8003676 <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003674:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	ffff0000 	.word	0xffff0000

08003684 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003692:	b2db      	uxtb	r3, r3
 8003694:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2b29      	cmp	r3, #41	; 0x29
 800369a:	d002      	beq.n	80036a2 <I2C_ITError+0x1e>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b2a      	cmp	r3, #42	; 0x2a
 80036a0:	d107      	bne.n	80036b2 <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2228      	movs	r2, #40	; 0x28
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80036b0:	e018      	b.n	80036e4 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b60      	cmp	r3, #96	; 0x60
 80036bc:	d00b      	beq.n	80036d6 <I2C_ITError+0x52>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036cc:	d003      	beq.n	80036d6 <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036f2:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003702:	d15f      	bne.n	80037c4 <I2C_ITError+0x140>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003712:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003718:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800371c:	2b01      	cmp	r3, #1
 800371e:	d020      	beq.n	8003762 <I2C_ITError+0xde>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003724:	4a57      	ldr	r2, [pc, #348]	; (8003884 <I2C_ITError+0x200>)
 8003726:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800372c:	4618      	mov	r0, r3
 800372e:	f7fe fb7b 	bl	8001e28 <HAL_DMA_Abort_IT>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8083 	beq.w	8003840 <I2C_ITError+0x1bc>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003756:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800375c:	4610      	mov	r0, r2
 800375e:	4798      	blx	r3
 8003760:	e06e      	b.n	8003840 <I2C_ITError+0x1bc>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003766:	4a47      	ldr	r2, [pc, #284]	; (8003884 <I2C_ITError+0x200>)
 8003768:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800376e:	4618      	mov	r0, r3
 8003770:	f7fe fb5a 	bl	8001e28 <HAL_DMA_Abort_IT>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d062      	beq.n	8003840 <I2C_ITError+0x1bc>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d109      	bne.n	800379c <I2C_ITError+0x118>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6918      	ldr	r0, [r3, #16]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003792:	1c59      	adds	r1, r3, #1
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6251      	str	r1, [r2, #36]	; 0x24
 8003798:	b2c2      	uxtb	r2, r0
 800379a:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f022 0201 	bic.w	r2, r2, #1
 80037aa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2220      	movs	r2, #32
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037be:	4610      	mov	r0, r2
 80037c0:	4798      	blx	r3
 80037c2:	e03d      	b.n	8003840 <I2C_ITError+0x1bc>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b60      	cmp	r3, #96	; 0x60
 80037ce:	d123      	bne.n	8003818 <I2C_ITError+0x194>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e8:	2b40      	cmp	r3, #64	; 0x40
 80037ea:	d109      	bne.n	8003800 <I2C_ITError+0x17c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6918      	ldr	r0, [r3, #16]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	1c59      	adds	r1, r3, #1
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6251      	str	r1, [r2, #36]	; 0x24
 80037fc:	b2c2      	uxtb	r2, r0
 80037fe:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0201 	bic.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7ff f85c 	bl	80028ce <HAL_I2C_AbortCpltCallback>
 8003816:	e013      	b.n	8003840 <I2C_ITError+0x1bc>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003822:	2b40      	cmp	r3, #64	; 0x40
 8003824:	d109      	bne.n	800383a <I2C_ITError+0x1b6>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6918      	ldr	r0, [r3, #16]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003830:	1c59      	adds	r1, r3, #1
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6251      	str	r1, [r2, #36]	; 0x24
 8003836:	b2c2      	uxtb	r2, r0
 8003838:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7ff f83e 	bl	80028bc <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003846:	b2db      	uxtb	r3, r3
 8003848:	2b28      	cmp	r3, #40	; 0x28
 800384a:	d116      	bne.n	800387a <I2C_ITError+0x1f6>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b04      	cmp	r3, #4
 8003856:	d110      	bne.n	800387a <I2C_ITError+0x1f6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a0b      	ldr	r2, [pc, #44]	; (8003888 <I2C_ITError+0x204>)
 800385c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff f806 	bl	8002886 <HAL_I2C_ListenCpltCallback>
  }
}
 800387a:	bf00      	nop
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	0800388d 	.word	0x0800388d
 8003888:	ffff0000 	.word	0xffff0000

0800388c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003898:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038a8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b4:	2200      	movs	r2, #0
 80038b6:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038bc:	2200      	movs	r2, #0
 80038be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b60      	cmp	r3, #96	; 0x60
 80038ca:	d116      	bne.n	80038fa <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f022 0201 	bic.w	r2, r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f7fe ffeb 	bl	80028ce <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 80038f8:	e012      	b.n	8003920 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2220      	movs	r2, #32
 80038fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f7fe ffce 	bl	80028bc <HAL_I2C_ErrorCallback>
}
 8003920:	bf00      	nop
 8003922:	3710      	adds	r7, #16
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b086      	sub	sp, #24
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003930:	2300      	movs	r3, #0
 8003932:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 8087 	beq.w	8003a50 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003942:	4b92      	ldr	r3, [pc, #584]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b04      	cmp	r3, #4
 800394c:	d00c      	beq.n	8003968 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800394e:	4b8f      	ldr	r3, [pc, #572]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b08      	cmp	r3, #8
 8003958:	d112      	bne.n	8003980 <HAL_RCC_OscConfig+0x58>
 800395a:	4b8c      	ldr	r3, [pc, #560]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003962:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003966:	d10b      	bne.n	8003980 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003968:	4b88      	ldr	r3, [pc, #544]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d06c      	beq.n	8003a4e <HAL_RCC_OscConfig+0x126>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d168      	bne.n	8003a4e <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e22d      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003988:	d106      	bne.n	8003998 <HAL_RCC_OscConfig+0x70>
 800398a:	4b80      	ldr	r3, [pc, #512]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a7f      	ldr	r2, [pc, #508]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e02e      	b.n	80039f6 <HAL_RCC_OscConfig+0xce>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10c      	bne.n	80039ba <HAL_RCC_OscConfig+0x92>
 80039a0:	4b7a      	ldr	r3, [pc, #488]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a79      	ldr	r2, [pc, #484]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039aa:	6013      	str	r3, [r2, #0]
 80039ac:	4b77      	ldr	r3, [pc, #476]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a76      	ldr	r2, [pc, #472]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039b6:	6013      	str	r3, [r2, #0]
 80039b8:	e01d      	b.n	80039f6 <HAL_RCC_OscConfig+0xce>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039c2:	d10c      	bne.n	80039de <HAL_RCC_OscConfig+0xb6>
 80039c4:	4b71      	ldr	r3, [pc, #452]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a70      	ldr	r2, [pc, #448]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039ce:	6013      	str	r3, [r2, #0]
 80039d0:	4b6e      	ldr	r3, [pc, #440]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a6d      	ldr	r2, [pc, #436]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	e00b      	b.n	80039f6 <HAL_RCC_OscConfig+0xce>
 80039de:	4b6b      	ldr	r3, [pc, #428]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a6a      	ldr	r2, [pc, #424]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	4b68      	ldr	r3, [pc, #416]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a67      	ldr	r2, [pc, #412]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 80039f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039f4:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d013      	beq.n	8003a26 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fe:	f7fd fa9f 	bl	8000f40 <HAL_GetTick>
 8003a02:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a04:	e008      	b.n	8003a18 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a06:	f7fd fa9b 	bl	8000f40 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b64      	cmp	r3, #100	; 0x64
 8003a12:	d901      	bls.n	8003a18 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003a14:	2303      	movs	r3, #3
 8003a16:	e1e1      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a18:	4b5c      	ldr	r3, [pc, #368]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0f0      	beq.n	8003a06 <HAL_RCC_OscConfig+0xde>
 8003a24:	e014      	b.n	8003a50 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a26:	f7fd fa8b 	bl	8000f40 <HAL_GetTick>
 8003a2a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a2c:	e008      	b.n	8003a40 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a2e:	f7fd fa87 	bl	8000f40 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b64      	cmp	r3, #100	; 0x64
 8003a3a:	d901      	bls.n	8003a40 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e1cd      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a40:	4b52      	ldr	r3, [pc, #328]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f0      	bne.n	8003a2e <HAL_RCC_OscConfig+0x106>
 8003a4c:	e000      	b.n	8003a50 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d063      	beq.n	8003b24 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003a5c:	4b4b      	ldr	r3, [pc, #300]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 030c 	and.w	r3, r3, #12
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00b      	beq.n	8003a80 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a68:	4b48      	ldr	r3, [pc, #288]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	f003 030c 	and.w	r3, r3, #12
 8003a70:	2b08      	cmp	r3, #8
 8003a72:	d11c      	bne.n	8003aae <HAL_RCC_OscConfig+0x186>
 8003a74:	4b45      	ldr	r3, [pc, #276]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d116      	bne.n	8003aae <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a80:	4b42      	ldr	r3, [pc, #264]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_OscConfig+0x170>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691b      	ldr	r3, [r3, #16]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d001      	beq.n	8003a98 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e1a1      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a98:	4b3c      	ldr	r3, [pc, #240]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	00db      	lsls	r3, r3, #3
 8003aa6:	4939      	ldr	r1, [pc, #228]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aac:	e03a      	b.n	8003b24 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d020      	beq.n	8003af8 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ab6:	4b36      	ldr	r3, [pc, #216]	; (8003b90 <HAL_RCC_OscConfig+0x268>)
 8003ab8:	2201      	movs	r2, #1
 8003aba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fd fa40 	bl	8000f40 <HAL_GetTick>
 8003ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7fd fa3c 	bl	8000f40 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e182      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad6:	4b2d      	ldr	r3, [pc, #180]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae2:	4b2a      	ldr	r3, [pc, #168]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	00db      	lsls	r3, r3, #3
 8003af0:	4926      	ldr	r1, [pc, #152]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
 8003af6:	e015      	b.n	8003b24 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003af8:	4b25      	ldr	r3, [pc, #148]	; (8003b90 <HAL_RCC_OscConfig+0x268>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afe:	f7fd fa1f 	bl	8000f40 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b06:	f7fd fa1b 	bl	8000f40 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e161      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b18:	4b1c      	ldr	r3, [pc, #112]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1f0      	bne.n	8003b06 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d039      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d019      	beq.n	8003b6c <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b38:	4b16      	ldr	r3, [pc, #88]	; (8003b94 <HAL_RCC_OscConfig+0x26c>)
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b3e:	f7fd f9ff 	bl	8000f40 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b46:	f7fd f9fb 	bl	8000f40 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e141      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <HAL_RCC_OscConfig+0x264>)
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8003b64:	2001      	movs	r0, #1
 8003b66:	f000 fadf 	bl	8004128 <RCC_Delay>
 8003b6a:	e01b      	b.n	8003ba4 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b6c:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <HAL_RCC_OscConfig+0x26c>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b72:	f7fd f9e5 	bl	8000f40 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b78:	e00e      	b.n	8003b98 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b7a:	f7fd f9e1 	bl	8000f40 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d907      	bls.n	8003b98 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e127      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	42420000 	.word	0x42420000
 8003b94:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b98:	4b92      	ldr	r3, [pc, #584]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1ea      	bne.n	8003b7a <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0304 	and.w	r3, r3, #4
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80a6 	beq.w	8003cfe <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bb6:	4b8b      	ldr	r3, [pc, #556]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10d      	bne.n	8003bde <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bc2:	4b88      	ldr	r3, [pc, #544]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	4a87      	ldr	r2, [pc, #540]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bcc:	61d3      	str	r3, [r2, #28]
 8003bce:	4b85      	ldr	r3, [pc, #532]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bde:	4b82      	ldr	r3, [pc, #520]	; (8003de8 <HAL_RCC_OscConfig+0x4c0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d118      	bne.n	8003c1c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bea:	4b7f      	ldr	r3, [pc, #508]	; (8003de8 <HAL_RCC_OscConfig+0x4c0>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a7e      	ldr	r2, [pc, #504]	; (8003de8 <HAL_RCC_OscConfig+0x4c0>)
 8003bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf6:	f7fd f9a3 	bl	8000f40 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bfc:	e008      	b.n	8003c10 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bfe:	f7fd f99f 	bl	8000f40 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b64      	cmp	r3, #100	; 0x64
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e0e5      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c10:	4b75      	ldr	r3, [pc, #468]	; (8003de8 <HAL_RCC_OscConfig+0x4c0>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d0f0      	beq.n	8003bfe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d106      	bne.n	8003c32 <HAL_RCC_OscConfig+0x30a>
 8003c24:	4b6f      	ldr	r3, [pc, #444]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	4a6e      	ldr	r2, [pc, #440]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	6213      	str	r3, [r2, #32]
 8003c30:	e02d      	b.n	8003c8e <HAL_RCC_OscConfig+0x366>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10c      	bne.n	8003c54 <HAL_RCC_OscConfig+0x32c>
 8003c3a:	4b6a      	ldr	r3, [pc, #424]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	4a69      	ldr	r2, [pc, #420]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c40:	f023 0301 	bic.w	r3, r3, #1
 8003c44:	6213      	str	r3, [r2, #32]
 8003c46:	4b67      	ldr	r3, [pc, #412]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	4a66      	ldr	r2, [pc, #408]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c4c:	f023 0304 	bic.w	r3, r3, #4
 8003c50:	6213      	str	r3, [r2, #32]
 8003c52:	e01c      	b.n	8003c8e <HAL_RCC_OscConfig+0x366>
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	2b05      	cmp	r3, #5
 8003c5a:	d10c      	bne.n	8003c76 <HAL_RCC_OscConfig+0x34e>
 8003c5c:	4b61      	ldr	r3, [pc, #388]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	4a60      	ldr	r2, [pc, #384]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c62:	f043 0304 	orr.w	r3, r3, #4
 8003c66:	6213      	str	r3, [r2, #32]
 8003c68:	4b5e      	ldr	r3, [pc, #376]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	4a5d      	ldr	r2, [pc, #372]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	6213      	str	r3, [r2, #32]
 8003c74:	e00b      	b.n	8003c8e <HAL_RCC_OscConfig+0x366>
 8003c76:	4b5b      	ldr	r3, [pc, #364]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c78:	6a1b      	ldr	r3, [r3, #32]
 8003c7a:	4a5a      	ldr	r2, [pc, #360]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c7c:	f023 0301 	bic.w	r3, r3, #1
 8003c80:	6213      	str	r3, [r2, #32]
 8003c82:	4b58      	ldr	r3, [pc, #352]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4a57      	ldr	r2, [pc, #348]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003c88:	f023 0304 	bic.w	r3, r3, #4
 8003c8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d015      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c96:	f7fd f953 	bl	8000f40 <HAL_GetTick>
 8003c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c9c:	e00a      	b.n	8003cb4 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c9e:	f7fd f94f 	bl	8000f40 <HAL_GetTick>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e093      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cb4:	4b4b      	ldr	r3, [pc, #300]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	f003 0302 	and.w	r3, r3, #2
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0ee      	beq.n	8003c9e <HAL_RCC_OscConfig+0x376>
 8003cc0:	e014      	b.n	8003cec <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cc2:	f7fd f93d 	bl	8000f40 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc8:	e00a      	b.n	8003ce0 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cca:	f7fd f939 	bl	8000f40 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e07d      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ce0:	4b40      	ldr	r3, [pc, #256]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1ee      	bne.n	8003cca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cec:	7dfb      	ldrb	r3, [r7, #23]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d105      	bne.n	8003cfe <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cf2:	4b3c      	ldr	r3, [pc, #240]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	4a3b      	ldr	r2, [pc, #236]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003cf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cfc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	69db      	ldr	r3, [r3, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d069      	beq.n	8003dda <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d06:	4b37      	ldr	r3, [pc, #220]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f003 030c 	and.w	r3, r3, #12
 8003d0e:	2b08      	cmp	r3, #8
 8003d10:	d061      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	69db      	ldr	r3, [r3, #28]
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d146      	bne.n	8003da8 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1a:	4b34      	ldr	r3, [pc, #208]	; (8003dec <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d20:	f7fd f90e 	bl	8000f40 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d28:	f7fd f90a 	bl	8000f40 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e050      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d3a:	4b2a      	ldr	r3, [pc, #168]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1f0      	bne.n	8003d28 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d4e:	d108      	bne.n	8003d62 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d50:	4b24      	ldr	r3, [pc, #144]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4921      	ldr	r1, [pc, #132]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d62:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a19      	ldr	r1, [r3, #32]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d72:	430b      	orrs	r3, r1
 8003d74:	491b      	ldr	r1, [pc, #108]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d7a:	4b1c      	ldr	r3, [pc, #112]	; (8003dec <HAL_RCC_OscConfig+0x4c4>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d80:	f7fd f8de 	bl	8000f40 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d88:	f7fd f8da 	bl	8000f40 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e020      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d9a:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0f0      	beq.n	8003d88 <HAL_RCC_OscConfig+0x460>
 8003da6:	e018      	b.n	8003dda <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003da8:	4b10      	ldr	r3, [pc, #64]	; (8003dec <HAL_RCC_OscConfig+0x4c4>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dae:	f7fd f8c7 	bl	8000f40 <HAL_GetTick>
 8003db2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db6:	f7fd f8c3 	bl	8000f40 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e009      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dc8:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_RCC_OscConfig+0x4bc>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d1f0      	bne.n	8003db6 <HAL_RCC_OscConfig+0x48e>
 8003dd4:	e001      	b.n	8003dda <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e000      	b.n	8003ddc <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3718      	adds	r7, #24
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40021000 	.word	0x40021000
 8003de8:	40007000 	.word	0x40007000
 8003dec:	42420060 	.word	0x42420060

08003df0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8003dfe:	4b7e      	ldr	r3, [pc, #504]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	683a      	ldr	r2, [r7, #0]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d910      	bls.n	8003e2e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0c:	4b7a      	ldr	r3, [pc, #488]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f023 0207 	bic.w	r2, r3, #7
 8003e14:	4978      	ldr	r1, [pc, #480]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e1c:	4b76      	ldr	r3, [pc, #472]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d001      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e0e0      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d020      	beq.n	8003e7c <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0304 	and.w	r3, r3, #4
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d005      	beq.n	8003e52 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e46:	4b6d      	ldr	r3, [pc, #436]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	4a6c      	ldr	r2, [pc, #432]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e4c:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e50:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d005      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e5e:	4b67      	ldr	r3, [pc, #412]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	4a66      	ldr	r2, [pc, #408]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e64:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e68:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e6a:	4b64      	ldr	r3, [pc, #400]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	4961      	ldr	r1, [pc, #388]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d06a      	beq.n	8003f5e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d107      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e90:	4b5a      	ldr	r3, [pc, #360]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d115      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e0a7      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d107      	bne.n	8003eb8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea8:	4b54      	ldr	r3, [pc, #336]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d109      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e09b      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eb8:	4b50      	ldr	r3, [pc, #320]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d101      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e093      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ec8:	4b4c      	ldr	r3, [pc, #304]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f023 0203 	bic.w	r2, r3, #3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	4949      	ldr	r1, [pc, #292]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eda:	f7fd f831 	bl	8000f40 <HAL_GetTick>
 8003ede:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d112      	bne.n	8003f0e <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ee8:	e00a      	b.n	8003f00 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eea:	f7fd f829 	bl	8000f40 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d901      	bls.n	8003f00 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8003efc:	2303      	movs	r3, #3
 8003efe:	e077      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f00:	4b3e      	ldr	r3, [pc, #248]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f003 030c 	and.w	r3, r3, #12
 8003f08:	2b04      	cmp	r3, #4
 8003f0a:	d1ee      	bne.n	8003eea <HAL_RCC_ClockConfig+0xfa>
 8003f0c:	e027      	b.n	8003f5e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d11d      	bne.n	8003f52 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f16:	e00a      	b.n	8003f2e <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f18:	f7fd f812 	bl	8000f40 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e060      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f2e:	4b33      	ldr	r3, [pc, #204]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f003 030c 	and.w	r3, r3, #12
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d1ee      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x128>
 8003f3a:	e010      	b.n	8003f5e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f3c:	f7fd f800 	bl	8000f40 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e04e      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f52:	4b2a      	ldr	r3, [pc, #168]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 030c 	and.w	r3, r3, #12
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1ee      	bne.n	8003f3c <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003f5e:	4b26      	ldr	r3, [pc, #152]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d210      	bcs.n	8003f8e <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6c:	4b22      	ldr	r3, [pc, #136]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 0207 	bic.w	r2, r3, #7
 8003f74:	4920      	ldr	r1, [pc, #128]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003f7c:	4b1e      	ldr	r3, [pc, #120]	; (8003ff8 <HAL_RCC_ClockConfig+0x208>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0307 	and.w	r3, r3, #7
 8003f84:	683a      	ldr	r2, [r7, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e030      	b.n	8003ff0 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0304 	and.w	r3, r3, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d008      	beq.n	8003fac <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f9a:	4b18      	ldr	r3, [pc, #96]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4915      	ldr	r1, [pc, #84]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d009      	beq.n	8003fcc <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fb8:	4b10      	ldr	r3, [pc, #64]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	490d      	ldr	r1, [pc, #52]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fcc:	f000 f81c 	bl	8004008 <HAL_RCC_GetSysClockFreq>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	; (8003ffc <HAL_RCC_ClockConfig+0x20c>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	f003 030f 	and.w	r3, r3, #15
 8003fdc:	4908      	ldr	r1, [pc, #32]	; (8004000 <HAL_RCC_ClockConfig+0x210>)
 8003fde:	5ccb      	ldrb	r3, [r1, r3]
 8003fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8003fe4:	4a07      	ldr	r2, [pc, #28]	; (8004004 <HAL_RCC_ClockConfig+0x214>)
 8003fe6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003fe8:	200f      	movs	r0, #15
 8003fea:	f7fc ff67 	bl	8000ebc <HAL_InitTick>
  
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	40022000 	.word	0x40022000
 8003ffc:	40021000 	.word	0x40021000
 8004000:	080074f8 	.word	0x080074f8
 8004004:	20000008 	.word	0x20000008

08004008 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004008:	b490      	push	{r4, r7}
 800400a:	b08a      	sub	sp, #40	; 0x28
 800400c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800400e:	4b29      	ldr	r3, [pc, #164]	; (80040b4 <HAL_RCC_GetSysClockFreq+0xac>)
 8004010:	1d3c      	adds	r4, r7, #4
 8004012:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004018:	f240 2301 	movw	r3, #513	; 0x201
 800401c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
 8004022:	2300      	movs	r3, #0
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	2300      	movs	r3, #0
 8004028:	627b      	str	r3, [r7, #36]	; 0x24
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800402e:	2300      	movs	r3, #0
 8004030:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004032:	4b21      	ldr	r3, [pc, #132]	; (80040b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004038:	69fb      	ldr	r3, [r7, #28]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b04      	cmp	r3, #4
 8004040:	d002      	beq.n	8004048 <HAL_RCC_GetSysClockFreq+0x40>
 8004042:	2b08      	cmp	r3, #8
 8004044:	d003      	beq.n	800404e <HAL_RCC_GetSysClockFreq+0x46>
 8004046:	e02b      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004048:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800404a:	623b      	str	r3, [r7, #32]
      break;
 800404c:	e02b      	b.n	80040a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	0c9b      	lsrs	r3, r3, #18
 8004052:	f003 030f 	and.w	r3, r3, #15
 8004056:	3328      	adds	r3, #40	; 0x28
 8004058:	443b      	add	r3, r7
 800405a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800405e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d012      	beq.n	8004090 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800406a:	4b13      	ldr	r3, [pc, #76]	; (80040b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	0c5b      	lsrs	r3, r3, #17
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	3328      	adds	r3, #40	; 0x28
 8004076:	443b      	add	r3, r7
 8004078:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800407c:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	4a0e      	ldr	r2, [pc, #56]	; (80040bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8004082:	fb03 f202 	mul.w	r2, r3, r2
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	fbb2 f3f3 	udiv	r3, r2, r3
 800408c:	627b      	str	r3, [r7, #36]	; 0x24
 800408e:	e004      	b.n	800409a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	4a0b      	ldr	r2, [pc, #44]	; (80040c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004094:	fb02 f303 	mul.w	r3, r2, r3
 8004098:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409c:	623b      	str	r3, [r7, #32]
      break;
 800409e:	e002      	b.n	80040a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040a0:	4b06      	ldr	r3, [pc, #24]	; (80040bc <HAL_RCC_GetSysClockFreq+0xb4>)
 80040a2:	623b      	str	r3, [r7, #32]
      break;
 80040a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040a6:	6a3b      	ldr	r3, [r7, #32]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3728      	adds	r7, #40	; 0x28
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bc90      	pop	{r4, r7}
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	08007060 	.word	0x08007060
 80040b8:	40021000 	.word	0x40021000
 80040bc:	007a1200 	.word	0x007a1200
 80040c0:	003d0900 	.word	0x003d0900

080040c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040c8:	4b02      	ldr	r3, [pc, #8]	; (80040d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80040ca:	681b      	ldr	r3, [r3, #0]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bc80      	pop	{r7}
 80040d2:	4770      	bx	lr
 80040d4:	20000008 	.word	0x20000008

080040d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040dc:	f7ff fff2 	bl	80040c4 <HAL_RCC_GetHCLKFreq>
 80040e0:	4602      	mov	r2, r0
 80040e2:	4b05      	ldr	r3, [pc, #20]	; (80040f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	0a1b      	lsrs	r3, r3, #8
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	4903      	ldr	r1, [pc, #12]	; (80040fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040ee:	5ccb      	ldrb	r3, [r1, r3]
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
}    
 80040f4:	4618      	mov	r0, r3
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40021000 	.word	0x40021000
 80040fc:	08007508 	.word	0x08007508

08004100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004104:	f7ff ffde 	bl	80040c4 <HAL_RCC_GetHCLKFreq>
 8004108:	4602      	mov	r2, r0
 800410a:	4b05      	ldr	r3, [pc, #20]	; (8004120 <HAL_RCC_GetPCLK2Freq+0x20>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	0adb      	lsrs	r3, r3, #11
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	4903      	ldr	r1, [pc, #12]	; (8004124 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004116:	5ccb      	ldrb	r3, [r1, r3]
 8004118:	fa22 f303 	lsr.w	r3, r2, r3
} 
 800411c:	4618      	mov	r0, r3
 800411e:	bd80      	pop	{r7, pc}
 8004120:	40021000 	.word	0x40021000
 8004124:	08007508 	.word	0x08007508

08004128 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004130:	4b0b      	ldr	r3, [pc, #44]	; (8004160 <RCC_Delay+0x38>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a0b      	ldr	r2, [pc, #44]	; (8004164 <RCC_Delay+0x3c>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	0a5b      	lsrs	r3, r3, #9
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004144:	bf00      	nop
}
 8004146:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	1e5a      	subs	r2, r3, #1
 800414c:	60fa      	str	r2, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1f8      	bne.n	8004144 <RCC_Delay+0x1c>
}
 8004152:	bf00      	nop
 8004154:	bf00      	nop
 8004156:	3714      	adds	r7, #20
 8004158:	46bd      	mov	sp, r7
 800415a:	bc80      	pop	{r7}
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	20000008 	.word	0x20000008
 8004164:	10624dd3 	.word	0x10624dd3

08004168 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e01d      	b.n	80041b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f000 f815 	bl	80041be <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2202      	movs	r2, #2
 8004198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3304      	adds	r3, #4
 80041a4:	4619      	mov	r1, r3
 80041a6:	4610      	mov	r0, r2
 80041a8:	f000 fae0 	bl	800476c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80041be:	b480      	push	{r7}
 80041c0:	b083      	sub	sp, #12
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80041c6:	bf00      	nop
 80041c8:	370c      	adds	r7, #12
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr

080041d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f042 0201 	orr.w	r2, r2, #1
 80041e6:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0201 	orr.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	370c      	adds	r7, #12
 80041fe:	46bd      	mov	sp, r7
 8004200:	bc80      	pop	{r7}
 8004202:	4770      	bx	lr

08004204 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b02      	cmp	r3, #2
 8004218:	d122      	bne.n	8004260 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b02      	cmp	r3, #2
 8004226:	d11b      	bne.n	8004260 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f06f 0202 	mvn.w	r2, #2
 8004230:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	f003 0303 	and.w	r3, r3, #3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d003      	beq.n	800424e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f000 fa74 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 800424c:	e005      	b.n	800425a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f000 fa67 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 fa76 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	2b04      	cmp	r3, #4
 800426c:	d122      	bne.n	80042b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	f003 0304 	and.w	r3, r3, #4
 8004278:	2b04      	cmp	r3, #4
 800427a:	d11b      	bne.n	80042b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f06f 0204 	mvn.w	r2, #4
 8004284:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2202      	movs	r2, #2
 800428a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fa4a 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 80042a0:	e005      	b.n	80042ae <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 fa3d 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fa4c 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b08      	cmp	r3, #8
 80042c0:	d122      	bne.n	8004308 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	f003 0308 	and.w	r3, r3, #8
 80042cc:	2b08      	cmp	r3, #8
 80042ce:	d11b      	bne.n	8004308 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f06f 0208 	mvn.w	r2, #8
 80042d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2204      	movs	r2, #4
 80042de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fa20 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 80042f4:	e005      	b.n	8004302 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 fa13 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 fa22 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0310 	and.w	r3, r3, #16
 8004312:	2b10      	cmp	r3, #16
 8004314:	d122      	bne.n	800435c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f003 0310 	and.w	r3, r3, #16
 8004320:	2b10      	cmp	r3, #16
 8004322:	d11b      	bne.n	800435c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0210 	mvn.w	r2, #16
 800432c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2208      	movs	r2, #8
 8004332:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	69db      	ldr	r3, [r3, #28]
 800433a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800433e:	2b00      	cmp	r3, #0
 8004340:	d003      	beq.n	800434a <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f9f6 	bl	8004734 <HAL_TIM_IC_CaptureCallback>
 8004348:	e005      	b.n	8004356 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 f9e9 	bl	8004722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 f9f8 	bl	8004746 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b01      	cmp	r3, #1
 8004368:	d10e      	bne.n	8004388 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b01      	cmp	r3, #1
 8004376:	d107      	bne.n	8004388 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f06f 0201 	mvn.w	r2, #1
 8004380:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f002 f894 	bl	80064b0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004392:	2b80      	cmp	r3, #128	; 0x80
 8004394:	d10e      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043a0:	2b80      	cmp	r3, #128	; 0x80
 80043a2:	d107      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f000 fc0d 	bl	8004bce <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043be:	2b40      	cmp	r3, #64	; 0x40
 80043c0:	d10e      	bne.n	80043e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043cc:	2b40      	cmp	r3, #64	; 0x40
 80043ce:	d107      	bne.n	80043e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80043d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f9bc 	bl	8004758 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	f003 0320 	and.w	r3, r3, #32
 80043ea:	2b20      	cmp	r3, #32
 80043ec:	d10e      	bne.n	800440c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f003 0320 	and.w	r3, r3, #32
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	d107      	bne.n	800440c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f06f 0220 	mvn.w	r2, #32
 8004404:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 fbd8 	bl	8004bbc <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800440c:	bf00      	nop
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004426:	2b01      	cmp	r3, #1
 8004428:	d101      	bne.n	800442e <HAL_TIM_IC_ConfigChannel+0x1a>
 800442a:	2302      	movs	r3, #2
 800442c:	e08a      	b.n	8004544 <HAL_TIM_IC_ConfigChannel+0x130>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2201      	movs	r2, #1
 8004432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2202      	movs	r2, #2
 800443a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d11b      	bne.n	800447c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	6819      	ldr	r1, [r3, #0]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f000 f9f0 	bl	8004838 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	699a      	ldr	r2, [r3, #24]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 020c 	bic.w	r2, r2, #12
 8004466:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6999      	ldr	r1, [r3, #24]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	689a      	ldr	r2, [r3, #8]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	619a      	str	r2, [r3, #24]
 800447a:	e05a      	b.n	8004532 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b04      	cmp	r3, #4
 8004480:	d11c      	bne.n	80044bc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6818      	ldr	r0, [r3, #0]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	6819      	ldr	r1, [r3, #0]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	685a      	ldr	r2, [r3, #4]
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f000 fa61 	bl	8004958 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80044a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6999      	ldr	r1, [r3, #24]
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	021a      	lsls	r2, r3, #8
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	619a      	str	r2, [r3, #24]
 80044ba:	e03a      	b.n	8004532 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2b08      	cmp	r3, #8
 80044c0:	d11b      	bne.n	80044fa <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	6819      	ldr	r1, [r3, #0]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	f000 fab4 	bl	8004a3e <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 020c 	bic.w	r2, r2, #12
 80044e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69d9      	ldr	r1, [r3, #28]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	689a      	ldr	r2, [r3, #8]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	430a      	orrs	r2, r1
 80044f6:	61da      	str	r2, [r3, #28]
 80044f8:	e01b      	b.n	8004532 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	6819      	ldr	r1, [r3, #0]
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	685a      	ldr	r2, [r3, #4]
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	f000 fad7 	bl	8004abc <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69da      	ldr	r2, [r3, #28]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800451c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	69d9      	ldr	r1, [r3, #28]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	021a      	lsls	r2, r3, #8
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2201      	movs	r2, #1
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	3710      	adds	r7, #16
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}

0800454c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004560:	2b01      	cmp	r3, #1
 8004562:	d101      	bne.n	8004568 <HAL_TIM_ConfigClockSource+0x1c>
 8004564:	2302      	movs	r3, #2
 8004566:	e0d8      	b.n	800471a <HAL_TIM_ConfigClockSource+0x1ce>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004586:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800458e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045a0:	d052      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0xfc>
 80045a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045a6:	f200 80ae 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ae:	d027      	beq.n	8004600 <HAL_TIM_ConfigClockSource+0xb4>
 80045b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045b4:	f200 80a7 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045b8:	2b70      	cmp	r3, #112	; 0x70
 80045ba:	d02a      	beq.n	8004612 <HAL_TIM_ConfigClockSource+0xc6>
 80045bc:	2b70      	cmp	r3, #112	; 0x70
 80045be:	f200 80a2 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045c2:	2b60      	cmp	r3, #96	; 0x60
 80045c4:	d063      	beq.n	800468e <HAL_TIM_ConfigClockSource+0x142>
 80045c6:	2b60      	cmp	r3, #96	; 0x60
 80045c8:	f200 809d 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045cc:	2b50      	cmp	r3, #80	; 0x50
 80045ce:	d04e      	beq.n	800466e <HAL_TIM_ConfigClockSource+0x122>
 80045d0:	2b50      	cmp	r3, #80	; 0x50
 80045d2:	f200 8098 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045d6:	2b40      	cmp	r3, #64	; 0x40
 80045d8:	d069      	beq.n	80046ae <HAL_TIM_ConfigClockSource+0x162>
 80045da:	2b40      	cmp	r3, #64	; 0x40
 80045dc:	f200 8093 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045e0:	2b30      	cmp	r3, #48	; 0x30
 80045e2:	f000 8089 	beq.w	80046f8 <HAL_TIM_ConfigClockSource+0x1ac>
 80045e6:	2b30      	cmp	r3, #48	; 0x30
 80045e8:	f200 808d 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045ec:	2b20      	cmp	r3, #32
 80045ee:	d07c      	beq.n	80046ea <HAL_TIM_ConfigClockSource+0x19e>
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	f200 8088 	bhi.w	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d069      	beq.n	80046ce <HAL_TIM_ConfigClockSource+0x182>
 80045fa:	2b10      	cmp	r3, #16
 80045fc:	d06e      	beq.n	80046dc <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80045fe:	e082      	b.n	8004706 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689a      	ldr	r2, [r3, #8]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0207 	bic.w	r2, r2, #7
 800460e:	609a      	str	r2, [r3, #8]
    break;
 8004610:	e07a      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6899      	ldr	r1, [r3, #8]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f000 faaa 	bl	8004b7a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004634:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800463c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	609a      	str	r2, [r3, #8]
    break;
 8004646:	e05f      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6818      	ldr	r0, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	6899      	ldr	r1, [r3, #8]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	f000 fa8f 	bl	8004b7a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689a      	ldr	r2, [r3, #8]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800466a:	609a      	str	r2, [r3, #8]
    break;
 800466c:	e04c      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	6859      	ldr	r1, [r3, #4]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	461a      	mov	r2, r3
 800467c:	f000 f93a 	bl	80048f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2150      	movs	r1, #80	; 0x50
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fa58 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 800468c:	e03c      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6818      	ldr	r0, [r3, #0]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	6859      	ldr	r1, [r3, #4]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	461a      	mov	r2, r3
 800469c:	f000 f99c 	bl	80049d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2160      	movs	r1, #96	; 0x60
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fa48 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 80046ac:	e02c      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6818      	ldr	r0, [r3, #0]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	6859      	ldr	r1, [r3, #4]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	461a      	mov	r2, r3
 80046bc:	f000 f91a 	bl	80048f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	4618      	mov	r0, r3
 80046c8:	f000 fa38 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 80046cc:	e01c      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2100      	movs	r1, #0
 80046d4:	4618      	mov	r0, r3
 80046d6:	f000 fa31 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 80046da:	e015      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2110      	movs	r1, #16
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fa2a 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 80046e8:	e00e      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2120      	movs	r1, #32
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fa23 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 80046f6:	e007      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2130      	movs	r1, #48	; 0x30
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 fa1c 	bl	8004b3c <TIM_ITRx_SetConfig>
    break;
 8004704:	e000      	b.n	8004708 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 8004706:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800472a:	bf00      	nop
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	bc80      	pop	{r7}
 8004768:	4770      	bx	lr
	...

0800476c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800476c:	b480      	push	{r7}
 800476e:	b085      	sub	sp, #20
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8004776:	2300      	movs	r3, #0
 8004778:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a2a      	ldr	r2, [pc, #168]	; (800482c <TIM_Base_SetConfig+0xc0>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d00b      	beq.n	80047a0 <TIM_Base_SetConfig+0x34>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800478e:	d007      	beq.n	80047a0 <TIM_Base_SetConfig+0x34>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a27      	ldr	r2, [pc, #156]	; (8004830 <TIM_Base_SetConfig+0xc4>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d003      	beq.n	80047a0 <TIM_Base_SetConfig+0x34>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a26      	ldr	r2, [pc, #152]	; (8004834 <TIM_Base_SetConfig+0xc8>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d108      	bne.n	80047b2 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685b      	ldr	r3, [r3, #4]
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a1d      	ldr	r2, [pc, #116]	; (800482c <TIM_Base_SetConfig+0xc0>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00b      	beq.n	80047d2 <TIM_Base_SetConfig+0x66>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047c0:	d007      	beq.n	80047d2 <TIM_Base_SetConfig+0x66>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	4a1a      	ldr	r2, [pc, #104]	; (8004830 <TIM_Base_SetConfig+0xc4>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d003      	beq.n	80047d2 <TIM_Base_SetConfig+0x66>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a19      	ldr	r2, [pc, #100]	; (8004834 <TIM_Base_SetConfig+0xc8>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d108      	bne.n	80047e4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047ea:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689a      	ldr	r2, [r3, #8]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	4a07      	ldr	r2, [pc, #28]	; (800482c <TIM_Base_SetConfig+0xc0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d103      	bne.n	800481c <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	615a      	str	r2, [r3, #20]
}
 8004822:	bf00      	nop
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	bc80      	pop	{r7}
 800482a:	4770      	bx	lr
 800482c:	40012c00 	.word	0x40012c00
 8004830:	40000400 	.word	0x40000400
 8004834:	40000800 	.word	0x40000800

08004838 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004838:	b480      	push	{r7}
 800483a:	b087      	sub	sp, #28
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f023 0201 	bic.w	r2, r3, #1
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	4a1f      	ldr	r2, [pc, #124]	; (80048e8 <TIM_TI1_SetConfig+0xb0>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d00b      	beq.n	8004886 <TIM_TI1_SetConfig+0x4e>
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004874:	d007      	beq.n	8004886 <TIM_TI1_SetConfig+0x4e>
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4a1c      	ldr	r2, [pc, #112]	; (80048ec <TIM_TI1_SetConfig+0xb4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d003      	beq.n	8004886 <TIM_TI1_SetConfig+0x4e>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	4a1b      	ldr	r2, [pc, #108]	; (80048f0 <TIM_TI1_SetConfig+0xb8>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d101      	bne.n	800488a <TIM_TI1_SetConfig+0x52>
 8004886:	2301      	movs	r3, #1
 8004888:	e000      	b.n	800488c <TIM_TI1_SetConfig+0x54>
 800488a:	2300      	movs	r3, #0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d008      	beq.n	80048a2 <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f023 0303 	bic.w	r3, r3, #3
 8004896:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4313      	orrs	r3, r2
 800489e:	617b      	str	r3, [r7, #20]
 80048a0:	e003      	b.n	80048aa <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f043 0301 	orr.w	r3, r3, #1
 80048a8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f023 030a 	bic.w	r3, r3, #10
 80048c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80048c6:	68bb      	ldr	r3, [r7, #8]
 80048c8:	f003 030a 	and.w	r3, r3, #10
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	621a      	str	r2, [r3, #32]
}
 80048de:	bf00      	nop
 80048e0:	371c      	adds	r7, #28
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr
 80048e8:	40012c00 	.word	0x40012c00
 80048ec:	40000400 	.word	0x40000400
 80048f0:	40000800 	.word	0x40000800

080048f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004904:	2300      	movs	r3, #0
 8004906:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	f023 0201 	bic.w	r2, r3, #1
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004926:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	011b      	lsls	r3, r3, #4
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f023 030a 	bic.w	r3, r3, #10
 8004938:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4313      	orrs	r3, r2
 8004940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	697a      	ldr	r2, [r7, #20]
 8004946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	621a      	str	r2, [r3, #32]
}
 800494e:	bf00      	nop
 8004950:	371c      	adds	r7, #28
 8004952:	46bd      	mov	sp, r7
 8004954:	bc80      	pop	{r7}
 8004956:	4770      	bx	lr

08004958 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004958:	b480      	push	{r7}
 800495a:	b087      	sub	sp, #28
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
 8004964:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004966:	2300      	movs	r3, #0
 8004968:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	f023 0210 	bic.w	r2, r3, #16
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800498c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	021b      	lsls	r3, r3, #8
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	4313      	orrs	r3, r2
 8004996:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800499e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	031b      	lsls	r3, r3, #12
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	011b      	lsls	r3, r3, #4
 80049b8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80049bc:	693a      	ldr	r2, [r7, #16]
 80049be:	4313      	orrs	r3, r2
 80049c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	621a      	str	r2, [r3, #32]
}
 80049ce:	bf00      	nop
 80049d0:	371c      	adds	r7, #28
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bc80      	pop	{r7}
 80049d6:	4770      	bx	lr

080049d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	f023 0210 	bic.w	r2, r3, #16
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a0a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	031b      	lsls	r3, r3, #12
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a1c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	011b      	lsls	r3, r3, #4
 8004a22:	693a      	ldr	r2, [r7, #16]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	621a      	str	r2, [r3, #32]
}
 8004a34:	bf00      	nop
 8004a36:	371c      	adds	r7, #28
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bc80      	pop	{r7}
 8004a3c:	4770      	bx	lr

08004a3e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b087      	sub	sp, #28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	60f8      	str	r0, [r7, #12]
 8004a46:	60b9      	str	r1, [r7, #8]
 8004a48:	607a      	str	r2, [r7, #4]
 8004a4a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	69db      	ldr	r3, [r3, #28]
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f023 0303 	bic.w	r3, r3, #3
 8004a72:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a82:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	011b      	lsls	r3, r3, #4
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a96:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P));
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	021b      	lsls	r3, r3, #8
 8004a9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	621a      	str	r2, [r3, #32]
}
 8004ab2:	bf00      	nop
 8004ab4:	371c      	adds	r7, #28
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr

08004abc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	021b      	lsls	r3, r3, #8
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004afc:	697b      	ldr	r3, [r7, #20]
 8004afe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b02:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	031b      	lsls	r3, r3, #12
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b16:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	031b      	lsls	r3, r3, #12
 8004b1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	621a      	str	r2, [r3, #32]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bc80      	pop	{r7}
 8004b3a:	4770      	bx	lr

08004b3c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	460b      	mov	r3, r1
 8004b46:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b58:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004b5a:	887b      	ldrh	r3, [r7, #2]
 8004b5c:	f043 0307 	orr.w	r3, r3, #7
 8004b60:	b29b      	uxth	r3, r3
 8004b62:	461a      	mov	r2, r3
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4313      	orrs	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	609a      	str	r2, [r3, #8]
}
 8004b70:	bf00      	nop
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bc80      	pop	{r7}
 8004b78:	4770      	bx	lr

08004b7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b087      	sub	sp, #28
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	60f8      	str	r0, [r7, #12]
 8004b82:	60b9      	str	r1, [r7, #8]
 8004b84:	607a      	str	r2, [r7, #4]
 8004b86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b98:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	021a      	lsls	r2, r3, #8
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	609a      	str	r2, [r3, #8]
}
 8004bb2:	bf00      	nop
 8004bb4:	371c      	adds	r7, #28
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bc80      	pop	{r7}
 8004bba:	4770      	bx	lr

08004bbc <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr

08004bce <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bc80      	pop	{r7}
 8004bde:	4770      	bx	lr

08004be0 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e03f      	b.n	8004c72 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d106      	bne.n	8004c0c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2200      	movs	r2, #0
 8004c02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f837 	bl	8004c7a <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2224      	movs	r2, #36	; 0x24
 8004c10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c22:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 fb95 	bl	8005354 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	691a      	ldr	r2, [r3, #16]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	695a      	ldr	r2, [r3, #20]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c48:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68da      	ldr	r2, [r3, #12]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c58:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2220      	movs	r2, #32
 8004c6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3708      	adds	r7, #8
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bc80      	pop	{r7}
 8004c8a:	4770      	bx	lr

08004c8c <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	603b      	str	r3, [r7, #0]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	f040 8083 	bne.w	8004db4 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <HAL_UART_Transmit+0x2e>
 8004cb4:	88fb      	ldrh	r3, [r7, #6]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e07b      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_UART_Transmit+0x40>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e074      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2221      	movs	r2, #33	; 0x21
 8004cde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004ce2:	f7fc f92d 	bl	8000f40 <HAL_GetTick>
 8004ce6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	88fa      	ldrh	r2, [r7, #6]
 8004cec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	88fa      	ldrh	r2, [r7, #6]
 8004cf2:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8004cf4:	e042      	b.n	8004d7c <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d0c:	d122      	bne.n	8004d54 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	2200      	movs	r2, #0
 8004d16:	2180      	movs	r1, #128	; 0x80
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 f9b1 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e046      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	881b      	ldrh	r3, [r3, #0]
 8004d30:	461a      	mov	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d3a:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d103      	bne.n	8004d4c <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	3302      	adds	r3, #2
 8004d48:	60bb      	str	r3, [r7, #8]
 8004d4a:	e017      	b.n	8004d7c <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	60bb      	str	r3, [r7, #8]
 8004d52:	e013      	b.n	8004d7c <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	9300      	str	r3, [sp, #0]
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	2180      	movs	r1, #128	; 0x80
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 f98e 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e023      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	60ba      	str	r2, [r7, #8]
 8004d74:	781a      	ldrb	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1b7      	bne.n	8004cf6 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	9300      	str	r3, [sp, #0]
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	2140      	movs	r1, #64	; 0x40
 8004d90:	68f8      	ldr	r0, [r7, #12]
 8004d92:	f000 f975 	bl	8005080 <UART_WaitOnFlagUntilTimeout>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e00a      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2220      	movs	r2, #32
 8004da4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	e000      	b.n	8004db6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004db4:	2302      	movs	r3, #2
  }
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b085      	sub	sp, #20
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	60f8      	str	r0, [r7, #12]
 8004dc6:	60b9      	str	r1, [r7, #8]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	2b20      	cmp	r3, #32
 8004dd6:	d140      	bne.n	8004e5a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <HAL_UART_Receive_IT+0x26>
 8004dde:	88fb      	ldrh	r3, [r7, #6]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d101      	bne.n	8004de8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e039      	b.n	8004e5c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d101      	bne.n	8004df6 <HAL_UART_Receive_IT+0x38>
 8004df2:	2302      	movs	r3, #2
 8004df4:	e032      	b.n	8004e5c <HAL_UART_Receive_IT+0x9e>
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	68ba      	ldr	r2, [r7, #8]
 8004e02:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	88fa      	ldrh	r2, [r7, #6]
 8004e08:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	88fa      	ldrh	r2, [r7, #6]
 8004e0e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2222      	movs	r2, #34	; 0x22
 8004e1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68da      	ldr	r2, [r3, #12]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e34:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695a      	ldr	r2, [r3, #20]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f042 0201 	orr.w	r2, r2, #1
 8004e44:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f042 0220 	orr.w	r2, r2, #32
 8004e54:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004e56:	2300      	movs	r3, #0
 8004e58:	e000      	b.n	8004e5c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004e5a:	2302      	movs	r3, #2
  }
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10d      	bne.n	8004eba <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d008      	beq.n	8004eba <HAL_UART_IRQHandler+0x52>
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	f003 0320 	and.w	r3, r3, #32
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f9cc 	bl	8005250 <UART_Receive_IT>
      return;
 8004eb8:	e0cb      	b.n	8005052 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 80ab 	beq.w	8005018 <HAL_UART_IRQHandler+0x1b0>
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d105      	bne.n	8004ed8 <HAL_UART_IRQHandler+0x70>
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 80a0 	beq.w	8005018 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <HAL_UART_IRQHandler+0x90>
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d005      	beq.n	8004ef8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef0:	f043 0201 	orr.w	r2, r3, #1
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00a      	beq.n	8004f18 <HAL_UART_IRQHandler+0xb0>
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d005      	beq.n	8004f18 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f10:	f043 0202 	orr.w	r2, r3, #2
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <HAL_UART_IRQHandler+0xd0>
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f30:	f043 0204 	orr.w	r2, r3, #4
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00a      	beq.n	8004f58 <HAL_UART_IRQHandler+0xf0>
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d005      	beq.n	8004f58 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f50:	f043 0208 	orr.w	r2, r3, #8
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d077      	beq.n	8005050 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f003 0320 	and.w	r3, r3, #32
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d007      	beq.n	8004f7a <HAL_UART_IRQHandler+0x112>
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	f003 0320 	and.w	r3, r3, #32
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f000 f96b 	bl	8005250 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695b      	ldr	r3, [r3, #20]
 8004f80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	bf14      	ite	ne
 8004f88:	2301      	movne	r3, #1
 8004f8a:	2300      	moveq	r3, #0
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d102      	bne.n	8004fa2 <HAL_UART_IRQHandler+0x13a>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d031      	beq.n	8005006 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f000 f8b6 	bl	8005114 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d023      	beq.n	8004ffe <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695a      	ldr	r2, [r3, #20]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fc4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d013      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd2:	4a21      	ldr	r2, [pc, #132]	; (8005058 <HAL_UART_IRQHandler+0x1f0>)
 8004fd4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fc ff24 	bl	8001e28 <HAL_DMA_Abort_IT>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d016      	beq.n	8005014 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ff0:	4610      	mov	r0, r2
 8004ff2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	e00e      	b.n	8005014 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f839 	bl	800506e <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ffc:	e00a      	b.n	8005014 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f000 f835 	bl	800506e <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005004:	e006      	b.n	8005014 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f831 	bl	800506e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005012:	e01d      	b.n	8005050 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005014:	bf00      	nop
    return;
 8005016:	e01b      	b.n	8005050 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005018:	69fb      	ldr	r3, [r7, #28]
 800501a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501e:	2b00      	cmp	r3, #0
 8005020:	d008      	beq.n	8005034 <HAL_UART_IRQHandler+0x1cc>
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005028:	2b00      	cmp	r3, #0
 800502a:	d003      	beq.n	8005034 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 f8a2 	bl	8005176 <UART_Transmit_IT>
    return;
 8005032:	e00e      	b.n	8005052 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503a:	2b00      	cmp	r3, #0
 800503c:	d009      	beq.n	8005052 <HAL_UART_IRQHandler+0x1ea>
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005044:	2b00      	cmp	r3, #0
 8005046:	d004      	beq.n	8005052 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f8e9 	bl	8005220 <UART_EndTransmit_IT>
    return;
 800504e:	e000      	b.n	8005052 <HAL_UART_IRQHandler+0x1ea>
    return;
 8005050:	bf00      	nop
  }
}
 8005052:	3720      	adds	r7, #32
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	0800514f 	.word	0x0800514f

0800505c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8005064:	bf00      	nop
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	bc80      	pop	{r7}
 800506c:	4770      	bx	lr

0800506e <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800506e:	b480      	push	{r7}
 8005070:	b083      	sub	sp, #12
 8005072:	af00      	add	r7, sp, #0
 8005074:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8005076:	bf00      	nop
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr

08005080 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	60b9      	str	r1, [r7, #8]
 800508a:	603b      	str	r3, [r7, #0]
 800508c:	4613      	mov	r3, r2
 800508e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005090:	e02c      	b.n	80050ec <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005098:	d028      	beq.n	80050ec <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d007      	beq.n	80050b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80050a0:	f7fb ff4e 	bl	8000f40 <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d21d      	bcs.n	80050ec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68da      	ldr	r2, [r3, #12]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050be:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	695a      	ldr	r2, [r3, #20]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f022 0201 	bic.w	r2, r2, #1
 80050ce:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2220      	movs	r2, #32
 80050d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e00f      	b.n	800510c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	4013      	ands	r3, r2
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	429a      	cmp	r2, r3
 80050fa:	bf0c      	ite	eq
 80050fc:	2301      	moveq	r3, #1
 80050fe:	2300      	movne	r3, #0
 8005100:	b2db      	uxtb	r3, r3
 8005102:	461a      	mov	r2, r3
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	429a      	cmp	r2, r3
 8005108:	d0c3      	beq.n	8005092 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800512a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695a      	ldr	r2, [r3, #20]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f022 0201 	bic.w	r2, r2, #1
 800513a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2220      	movs	r2, #32
 8005140:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	bc80      	pop	{r7}
 800514c:	4770      	bx	lr

0800514e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2200      	movs	r2, #0
 8005166:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f7ff ff80 	bl	800506e <HAL_UART_ErrorCallback>
}
 800516e:	bf00      	nop
 8005170:	3710      	adds	r7, #16
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b21      	cmp	r3, #33	; 0x21
 8005188:	d144      	bne.n	8005214 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005192:	d11a      	bne.n	80051ca <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	881b      	ldrh	r3, [r3, #0]
 800519e:	461a      	mov	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051a8:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	691b      	ldr	r3, [r3, #16]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d105      	bne.n	80051be <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a1b      	ldr	r3, [r3, #32]
 80051b6:	1c9a      	adds	r2, r3, #2
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	621a      	str	r2, [r3, #32]
 80051bc:	e00e      	b.n	80051dc <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	621a      	str	r2, [r3, #32]
 80051c8:	e008      	b.n	80051dc <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a1b      	ldr	r3, [r3, #32]
 80051ce:	1c59      	adds	r1, r3, #1
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6211      	str	r1, [r2, #32]
 80051d4:	781a      	ldrb	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	3b01      	subs	r3, #1
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	4619      	mov	r1, r3
 80051ea:	84d1      	strh	r1, [r2, #38]	; 0x26
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10f      	bne.n	8005210 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	68da      	ldr	r2, [r3, #12]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051fe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800520e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005210:	2300      	movs	r3, #0
 8005212:	e000      	b.n	8005216 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005214:	2302      	movs	r3, #2
  }
}
 8005216:	4618      	mov	r0, r3
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	bc80      	pop	{r7}
 800521e:	4770      	bx	lr

08005220 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	68da      	ldr	r2, [r3, #12]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005236:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f7ff ff0b 	bl	800505c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b22      	cmp	r3, #34	; 0x22
 8005262:	d171      	bne.n	8005348 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800526c:	d123      	bne.n	80052b6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005272:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10e      	bne.n	800529a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	b29b      	uxth	r3, r3
 8005284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005288:	b29a      	uxth	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005292:	1c9a      	adds	r2, r3, #2
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	629a      	str	r2, [r3, #40]	; 0x28
 8005298:	e029      	b.n	80052ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	629a      	str	r2, [r3, #40]	; 0x28
 80052b4:	e01b      	b.n	80052ee <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6858      	ldr	r0, [r3, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c8:	1c59      	adds	r1, r3, #1
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	6291      	str	r1, [r2, #40]	; 0x28
 80052ce:	b2c2      	uxtb	r2, r0
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	e00c      	b.n	80052ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e0:	1c58      	adds	r0, r3, #1
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	6288      	str	r0, [r1, #40]	; 0x28
 80052e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80052ea:	b2d2      	uxtb	r2, r2
 80052ec:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	4619      	mov	r1, r3
 80052fc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d120      	bne.n	8005344 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	68da      	ldr	r2, [r3, #12]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 0220 	bic.w	r2, r2, #32
 8005310:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005320:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	695a      	ldr	r2, [r3, #20]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 0201 	bic.w	r2, r2, #1
 8005330:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 fc26 	bl	8005b8c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005340:	2300      	movs	r3, #0
 8005342:	e002      	b.n	800534a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005344:	2300      	movs	r3, #0
 8005346:	e000      	b.n	800534a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005348:	2302      	movs	r3, #2
  }
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
	...

08005354 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005354:	b5b0      	push	{r4, r5, r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	430a      	orrs	r2, r1
 8005374:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	689a      	ldr	r2, [r3, #8]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	431a      	orrs	r2, r3
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	4313      	orrs	r3, r2
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	4313      	orrs	r3, r2
 800538a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005396:	f023 030c 	bic.w	r3, r3, #12
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	68f9      	ldr	r1, [r7, #12]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699a      	ldr	r2, [r3, #24]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	430a      	orrs	r2, r1
 80053b8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a6f      	ldr	r2, [pc, #444]	; (800557c <UART_SetConfig+0x228>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d16b      	bne.n	800549c <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80053c4:	f7fe fe9c 	bl	8004100 <HAL_RCC_GetPCLK2Freq>
 80053c8:	4602      	mov	r2, r0
 80053ca:	4613      	mov	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4413      	add	r3, r2
 80053d0:	009a      	lsls	r2, r3, #2
 80053d2:	441a      	add	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	fbb2 f3f3 	udiv	r3, r2, r3
 80053de:	4a68      	ldr	r2, [pc, #416]	; (8005580 <UART_SetConfig+0x22c>)
 80053e0:	fba2 2303 	umull	r2, r3, r2, r3
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	011c      	lsls	r4, r3, #4
 80053e8:	f7fe fe8a 	bl	8004100 <HAL_RCC_GetPCLK2Freq>
 80053ec:	4602      	mov	r2, r0
 80053ee:	4613      	mov	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	009a      	lsls	r2, r3, #2
 80053f6:	441a      	add	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	fbb2 f5f3 	udiv	r5, r2, r3
 8005402:	f7fe fe7d 	bl	8004100 <HAL_RCC_GetPCLK2Freq>
 8005406:	4602      	mov	r2, r0
 8005408:	4613      	mov	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4413      	add	r3, r2
 800540e:	009a      	lsls	r2, r3, #2
 8005410:	441a      	add	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	fbb2 f3f3 	udiv	r3, r2, r3
 800541c:	4a58      	ldr	r2, [pc, #352]	; (8005580 <UART_SetConfig+0x22c>)
 800541e:	fba2 2303 	umull	r2, r3, r2, r3
 8005422:	095b      	lsrs	r3, r3, #5
 8005424:	2264      	movs	r2, #100	; 0x64
 8005426:	fb02 f303 	mul.w	r3, r2, r3
 800542a:	1aeb      	subs	r3, r5, r3
 800542c:	011b      	lsls	r3, r3, #4
 800542e:	3332      	adds	r3, #50	; 0x32
 8005430:	4a53      	ldr	r2, [pc, #332]	; (8005580 <UART_SetConfig+0x22c>)
 8005432:	fba2 2303 	umull	r2, r3, r2, r3
 8005436:	095b      	lsrs	r3, r3, #5
 8005438:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800543c:	441c      	add	r4, r3
 800543e:	f7fe fe5f 	bl	8004100 <HAL_RCC_GetPCLK2Freq>
 8005442:	4602      	mov	r2, r0
 8005444:	4613      	mov	r3, r2
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	4413      	add	r3, r2
 800544a:	009a      	lsls	r2, r3, #2
 800544c:	441a      	add	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	fbb2 f5f3 	udiv	r5, r2, r3
 8005458:	f7fe fe52 	bl	8004100 <HAL_RCC_GetPCLK2Freq>
 800545c:	4602      	mov	r2, r0
 800545e:	4613      	mov	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4413      	add	r3, r2
 8005464:	009a      	lsls	r2, r3, #2
 8005466:	441a      	add	r2, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005472:	4a43      	ldr	r2, [pc, #268]	; (8005580 <UART_SetConfig+0x22c>)
 8005474:	fba2 2303 	umull	r2, r3, r2, r3
 8005478:	095b      	lsrs	r3, r3, #5
 800547a:	2264      	movs	r2, #100	; 0x64
 800547c:	fb02 f303 	mul.w	r3, r2, r3
 8005480:	1aeb      	subs	r3, r5, r3
 8005482:	011b      	lsls	r3, r3, #4
 8005484:	3332      	adds	r3, #50	; 0x32
 8005486:	4a3e      	ldr	r2, [pc, #248]	; (8005580 <UART_SetConfig+0x22c>)
 8005488:	fba2 2303 	umull	r2, r3, r2, r3
 800548c:	095b      	lsrs	r3, r3, #5
 800548e:	f003 020f 	and.w	r2, r3, #15
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4422      	add	r2, r4
 8005498:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800549a:	e06a      	b.n	8005572 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800549c:	f7fe fe1c 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 80054a0:	4602      	mov	r2, r0
 80054a2:	4613      	mov	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	009a      	lsls	r2, r3, #2
 80054aa:	441a      	add	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054b6:	4a32      	ldr	r2, [pc, #200]	; (8005580 <UART_SetConfig+0x22c>)
 80054b8:	fba2 2303 	umull	r2, r3, r2, r3
 80054bc:	095b      	lsrs	r3, r3, #5
 80054be:	011c      	lsls	r4, r3, #4
 80054c0:	f7fe fe0a 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 80054c4:	4602      	mov	r2, r0
 80054c6:	4613      	mov	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4413      	add	r3, r2
 80054cc:	009a      	lsls	r2, r3, #2
 80054ce:	441a      	add	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	fbb2 f5f3 	udiv	r5, r2, r3
 80054da:	f7fe fdfd 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 80054de:	4602      	mov	r2, r0
 80054e0:	4613      	mov	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4413      	add	r3, r2
 80054e6:	009a      	lsls	r2, r3, #2
 80054e8:	441a      	add	r2, r3
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f4:	4a22      	ldr	r2, [pc, #136]	; (8005580 <UART_SetConfig+0x22c>)
 80054f6:	fba2 2303 	umull	r2, r3, r2, r3
 80054fa:	095b      	lsrs	r3, r3, #5
 80054fc:	2264      	movs	r2, #100	; 0x64
 80054fe:	fb02 f303 	mul.w	r3, r2, r3
 8005502:	1aeb      	subs	r3, r5, r3
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	3332      	adds	r3, #50	; 0x32
 8005508:	4a1d      	ldr	r2, [pc, #116]	; (8005580 <UART_SetConfig+0x22c>)
 800550a:	fba2 2303 	umull	r2, r3, r2, r3
 800550e:	095b      	lsrs	r3, r3, #5
 8005510:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005514:	441c      	add	r4, r3
 8005516:	f7fe fddf 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 800551a:	4602      	mov	r2, r0
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	009a      	lsls	r2, r3, #2
 8005524:	441a      	add	r2, r3
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005530:	f7fe fdd2 	bl	80040d8 <HAL_RCC_GetPCLK1Freq>
 8005534:	4602      	mov	r2, r0
 8005536:	4613      	mov	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4413      	add	r3, r2
 800553c:	009a      	lsls	r2, r3, #2
 800553e:	441a      	add	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	fbb2 f3f3 	udiv	r3, r2, r3
 800554a:	4a0d      	ldr	r2, [pc, #52]	; (8005580 <UART_SetConfig+0x22c>)
 800554c:	fba2 2303 	umull	r2, r3, r2, r3
 8005550:	095b      	lsrs	r3, r3, #5
 8005552:	2264      	movs	r2, #100	; 0x64
 8005554:	fb02 f303 	mul.w	r3, r2, r3
 8005558:	1aeb      	subs	r3, r5, r3
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	3332      	adds	r3, #50	; 0x32
 800555e:	4a08      	ldr	r2, [pc, #32]	; (8005580 <UART_SetConfig+0x22c>)
 8005560:	fba2 2303 	umull	r2, r3, r2, r3
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	f003 020f 	and.w	r2, r3, #15
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4422      	add	r2, r4
 8005570:	609a      	str	r2, [r3, #8]
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bdb0      	pop	{r4, r5, r7, pc}
 800557a:	bf00      	nop
 800557c:	40013800 	.word	0x40013800
 8005580:	51eb851f 	.word	0x51eb851f

08005584 <anemo_Timer1Init>:
TIM_HandleTypeDef htim1;

//================================================================

void anemo_Timer1Init(void)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b088      	sub	sp, #32
 8005588:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_IC_InitTypeDef     sICConfig;

  htim1.Instance = TIM1;
 800558a:	4b1d      	ldr	r3, [pc, #116]	; (8005600 <anemo_Timer1Init+0x7c>)
 800558c:	4a1d      	ldr	r2, [pc, #116]	; (8005604 <anemo_Timer1Init+0x80>)
 800558e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005590:	4b1b      	ldr	r3, [pc, #108]	; (8005600 <anemo_Timer1Init+0x7c>)
 8005592:	2200      	movs	r2, #0
 8005594:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005596:	4b1a      	ldr	r3, [pc, #104]	; (8005600 <anemo_Timer1Init+0x7c>)
 8005598:	2200      	movs	r2, #0
 800559a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 800559c:	4b18      	ldr	r3, [pc, #96]	; (8005600 <anemo_Timer1Init+0x7c>)
 800559e:	22c8      	movs	r2, #200	; 0xc8
 80055a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055a2:	4b17      	ldr	r3, [pc, #92]	; (8005600 <anemo_Timer1Init+0x7c>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim1);
 80055a8:	4815      	ldr	r0, [pc, #84]	; (8005600 <anemo_Timer1Init+0x7c>)
 80055aa:	f7fe fddd 	bl	8004168 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_TI1;//TIM_CLOCKSOURCE_ETRMODE1;// TIM_CLOCKSOURCE_ETRMODE2; //TIM_CLOCKSOURCE_TI1
 80055ae:	2350      	movs	r3, #80	; 0x50
 80055b0:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80055b2:	2300      	movs	r3, #0
 80055b4:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80055b6:	2300      	movs	r3, #0
 80055b8:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 0xE;
 80055ba:	230e      	movs	r3, #14
 80055bc:	61fb      	str	r3, [r7, #28]
  HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig);
 80055be:	f107 0310 	add.w	r3, r7, #16
 80055c2:	4619      	mov	r1, r3
 80055c4:	480e      	ldr	r0, [pc, #56]	; (8005600 <anemo_Timer1Init+0x7c>)
 80055c6:	f7fe ffc1 	bl	800454c <HAL_TIM_ConfigClockSource>

  sICConfig.ICPolarity  = TIM_ICPOLARITY_RISING;
 80055ca:	2300      	movs	r3, #0
 80055cc:	603b      	str	r3, [r7, #0]
  sICConfig.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80055ce:	2301      	movs	r3, #1
 80055d0:	607b      	str	r3, [r7, #4]
  sICConfig.ICPrescaler = TIM_ICPSC_DIV1;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60bb      	str	r3, [r7, #8]
  sICConfig.ICFilter    = 0xE;
 80055d6:	230e      	movs	r3, #14
 80055d8:	60fb      	str	r3, [r7, #12]
  HAL_TIM_IC_ConfigChannel(&htim1, &sICConfig, TIM_CHANNEL_1);
 80055da:	463b      	mov	r3, r7
 80055dc:	2200      	movs	r2, #0
 80055de:	4619      	mov	r1, r3
 80055e0:	4807      	ldr	r0, [pc, #28]	; (8005600 <anemo_Timer1Init+0x7c>)
 80055e2:	f7fe ff17 	bl	8004414 <HAL_TIM_IC_ConfigChannel>

  TIM1->CNT=0; 			//valeur initiale
 80055e6:	4b07      	ldr	r3, [pc, #28]	; (8005604 <anemo_Timer1Init+0x80>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1->CR1|=0x0001; 	//timer 1 en ON.
 80055ec:	4b05      	ldr	r3, [pc, #20]	; (8005604 <anemo_Timer1Init+0x80>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a04      	ldr	r2, [pc, #16]	; (8005604 <anemo_Timer1Init+0x80>)
 80055f2:	f043 0301 	orr.w	r3, r3, #1
 80055f6:	6013      	str	r3, [r2, #0]
}
 80055f8:	bf00      	nop
 80055fa:	3720      	adds	r7, #32
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	20000128 	.word	0x20000128
 8005604:	40012c00 	.word	0x40012c00

08005608 <anemo_GetCount>:

//================================================================
int anemo_GetCount(void)
{
 8005608:	b480      	push	{r7}
 800560a:	af00      	add	r7, sp, #0
	return TIM1->CNT;
 800560c:	4b02      	ldr	r3, [pc, #8]	; (8005618 <anemo_GetCount+0x10>)
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8005610:	4618      	mov	r0, r3
 8005612:	46bd      	mov	sp, r7
 8005614:	bc80      	pop	{r7}
 8005616:	4770      	bx	lr
 8005618:	40012c00 	.word	0x40012c00

0800561c <anemo_ResetCount>:
//================================================================
int anemo_ResetCount(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
	  TIM1->CNT=0;
 8005620:	4b03      	ldr	r3, [pc, #12]	; (8005630 <anemo_ResetCount+0x14>)
 8005622:	2200      	movs	r2, #0
 8005624:	625a      	str	r2, [r3, #36]	; 0x24

	  return 0;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	46bd      	mov	sp, r7
 800562c:	bc80      	pop	{r7}
 800562e:	4770      	bx	lr
 8005630:	40012c00 	.word	0x40012c00

08005634 <can_Init>:

//===========================================================================
// INIT CAN
//===========================================================================
void can_Init()
{
 8005634:	b580      	push	{r7, lr}
 8005636:	af00      	add	r7, sp, #0
	CanHandle.Instance = CAN1;
 8005638:	4b19      	ldr	r3, [pc, #100]	; (80056a0 <can_Init+0x6c>)
 800563a:	4a1a      	ldr	r2, [pc, #104]	; (80056a4 <can_Init+0x70>)
 800563c:	601a      	str	r2, [r3, #0]
	CanHandle.pTxMsg = &canTxMsg;
 800563e:	4b18      	ldr	r3, [pc, #96]	; (80056a0 <can_Init+0x6c>)
 8005640:	4a19      	ldr	r2, [pc, #100]	; (80056a8 <can_Init+0x74>)
 8005642:	631a      	str	r2, [r3, #48]	; 0x30
	CanHandle.pRxMsg = &canRxMsg;
 8005644:	4b16      	ldr	r3, [pc, #88]	; (80056a0 <can_Init+0x6c>)
 8005646:	4a19      	ldr	r2, [pc, #100]	; (80056ac <can_Init+0x78>)
 8005648:	635a      	str	r2, [r3, #52]	; 0x34

	CanHandle.Init.TTCM = DISABLE;
 800564a:	4b15      	ldr	r3, [pc, #84]	; (80056a0 <can_Init+0x6c>)
 800564c:	2200      	movs	r2, #0
 800564e:	619a      	str	r2, [r3, #24]
	CanHandle.Init.ABOM = DISABLE;
 8005650:	4b13      	ldr	r3, [pc, #76]	; (80056a0 <can_Init+0x6c>)
 8005652:	2200      	movs	r2, #0
 8005654:	61da      	str	r2, [r3, #28]
	CanHandle.Init.AWUM = DISABLE;
 8005656:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <can_Init+0x6c>)
 8005658:	2200      	movs	r2, #0
 800565a:	621a      	str	r2, [r3, #32]
	CanHandle.Init.NART = DISABLE;
 800565c:	4b10      	ldr	r3, [pc, #64]	; (80056a0 <can_Init+0x6c>)
 800565e:	2200      	movs	r2, #0
 8005660:	625a      	str	r2, [r3, #36]	; 0x24
	CanHandle.Init.RFLM = DISABLE;
 8005662:	4b0f      	ldr	r3, [pc, #60]	; (80056a0 <can_Init+0x6c>)
 8005664:	2200      	movs	r2, #0
 8005666:	629a      	str	r2, [r3, #40]	; 0x28
	CanHandle.Init.TXFP = DISABLE;
 8005668:	4b0d      	ldr	r3, [pc, #52]	; (80056a0 <can_Init+0x6c>)
 800566a:	2200      	movs	r2, #0
 800566c:	62da      	str	r2, [r3, #44]	; 0x2c
	CanHandle.Init.Mode = CAN_MODE_NORMAL;
 800566e:	4b0c      	ldr	r3, [pc, #48]	; (80056a0 <can_Init+0x6c>)
 8005670:	2200      	movs	r2, #0
 8005672:	609a      	str	r2, [r3, #8]

	// 125kbps bit rate (default)
	// APB1 peripheral clock = 36000000Hz
	CanHandle.Init.Prescaler = 18;      // number of time quanta = 36000000/18/125000 = 16
 8005674:	4b0a      	ldr	r3, [pc, #40]	; (80056a0 <can_Init+0x6c>)
 8005676:	2212      	movs	r2, #18
 8005678:	605a      	str	r2, [r3, #4]
	CanHandle.Init.SJW = CAN_SJW_1TQ;
 800567a:	4b09      	ldr	r3, [pc, #36]	; (80056a0 <can_Init+0x6c>)
 800567c:	2200      	movs	r2, #0
 800567e:	60da      	str	r2, [r3, #12]
	CanHandle.Init.BS1 = CAN_BS1_11TQ;  // sample point at (1 + 11) / 16 * 100 = 75%
 8005680:	4b07      	ldr	r3, [pc, #28]	; (80056a0 <can_Init+0x6c>)
 8005682:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005686:	611a      	str	r2, [r3, #16]
	CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005688:	4b05      	ldr	r3, [pc, #20]	; (80056a0 <can_Init+0x6c>)
 800568a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800568e:	615a      	str	r2, [r3, #20]

	HAL_CAN_Init(&CanHandle);
 8005690:	4803      	ldr	r0, [pc, #12]	; (80056a0 <can_Init+0x6c>)
 8005692:	f7fb fc83 	bl	8000f9c <HAL_CAN_Init>
	can_IrqSet(can_callback);
 8005696:	4806      	ldr	r0, [pc, #24]	; (80056b0 <can_Init+0x7c>)
 8005698:	f000 f896 	bl	80057c8 <can_IrqSet>
	
//	can_Filter(0, 0, CANAny, 0);
}
 800569c:	bf00      	nop
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	20000194 	.word	0x20000194
 80056a4:	40006400 	.word	0x40006400
 80056a8:	200001d4 	.word	0x200001d4
 80056ac:	20000208 	.word	0x20000208
 80056b0:	08006489 	.word	0x08006489

080056b4 <can_SetFreq>:

//===========================================================================
int can_SetFreq(int hz) {
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]

    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 80056bc:	2014      	movs	r0, #20
 80056be:	f7fc fb76 	bl	8001dae <HAL_NVIC_DisableIRQ>
    // APB1 peripheral clock = 36000000Hz
    switch(hz) {
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a36      	ldr	r2, [pc, #216]	; (80057a0 <can_SetFreq+0xec>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d014      	beq.n	80056f4 <can_SetFreq+0x40>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a34      	ldr	r2, [pc, #208]	; (80057a0 <can_SetFreq+0xec>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	dc4c      	bgt.n	800576c <can_SetFreq+0xb8>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a33      	ldr	r2, [pc, #204]	; (80057a4 <can_SetFreq+0xf0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d01b      	beq.n	8005712 <can_SetFreq+0x5e>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a31      	ldr	r2, [pc, #196]	; (80057a4 <can_SetFreq+0xf0>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	dc44      	bgt.n	800576c <can_SetFreq+0xb8>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a30      	ldr	r2, [pc, #192]	; (80057a8 <can_SetFreq+0xf4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d031      	beq.n	800574e <can_SetFreq+0x9a>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a2f      	ldr	r2, [pc, #188]	; (80057ac <can_SetFreq+0xf8>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d01e      	beq.n	8005730 <can_SetFreq+0x7c>
 80056f2:	e03b      	b.n	800576c <can_SetFreq+0xb8>
    case 1000000:
        // 1000kbps bit rate
        CanHandle.Init.Prescaler = 3;//3;      // number of time quanta = 36000000/3/1000000 = 12
 80056f4:	4b2e      	ldr	r3, [pc, #184]	; (80057b0 <can_SetFreq+0xfc>)
 80056f6:	2203      	movs	r2, #3
 80056f8:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 80056fa:	4b2d      	ldr	r3, [pc, #180]	; (80057b0 <can_SetFreq+0xfc>)
 80056fc:	2200      	movs	r2, #0
 80056fe:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005700:	4b2b      	ldr	r3, [pc, #172]	; (80057b0 <can_SetFreq+0xfc>)
 8005702:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005706:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005708:	4b29      	ldr	r3, [pc, #164]	; (80057b0 <can_SetFreq+0xfc>)
 800570a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800570e:	615a      	str	r2, [r3, #20]
        break;
 8005710:	e03a      	b.n	8005788 <can_SetFreq+0xd4>
    case 500000:
        // 500kbps bit rate
        CanHandle.Init.Prescaler = 6;      // number of time quanta = 36000000/6/500000 = 12
 8005712:	4b27      	ldr	r3, [pc, #156]	; (80057b0 <can_SetFreq+0xfc>)
 8005714:	2206      	movs	r2, #6
 8005716:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005718:	4b25      	ldr	r3, [pc, #148]	; (80057b0 <can_SetFreq+0xfc>)
 800571a:	2200      	movs	r2, #0
 800571c:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 800571e:	4b24      	ldr	r3, [pc, #144]	; (80057b0 <can_SetFreq+0xfc>)
 8005720:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005724:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005726:	4b22      	ldr	r3, [pc, #136]	; (80057b0 <can_SetFreq+0xfc>)
 8005728:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800572c:	615a      	str	r2, [r3, #20]
        break;
 800572e:	e02b      	b.n	8005788 <can_SetFreq+0xd4>
    case 250000:
        // 250kbps
        CanHandle.Init.Prescaler = 9;      // number of time quanta = 36000000/9/250000 = 16
 8005730:	4b1f      	ldr	r3, [pc, #124]	; (80057b0 <can_SetFreq+0xfc>)
 8005732:	2209      	movs	r2, #9
 8005734:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005736:	4b1e      	ldr	r3, [pc, #120]	; (80057b0 <can_SetFreq+0xfc>)
 8005738:	2200      	movs	r2, #0
 800573a:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 800573c:	4b1c      	ldr	r3, [pc, #112]	; (80057b0 <can_SetFreq+0xfc>)
 800573e:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005742:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005744:	4b1a      	ldr	r3, [pc, #104]	; (80057b0 <can_SetFreq+0xfc>)
 8005746:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800574a:	615a      	str	r2, [r3, #20]
        break;
 800574c:	e01c      	b.n	8005788 <can_SetFreq+0xd4>
    case 125000:
        // 125kbps
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 800574e:	4b18      	ldr	r3, [pc, #96]	; (80057b0 <can_SetFreq+0xfc>)
 8005750:	2212      	movs	r2, #18
 8005752:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005754:	4b16      	ldr	r3, [pc, #88]	; (80057b0 <can_SetFreq+0xfc>)
 8005756:	2200      	movs	r2, #0
 8005758:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 800575a:	4b15      	ldr	r3, [pc, #84]	; (80057b0 <can_SetFreq+0xfc>)
 800575c:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005760:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005762:	4b13      	ldr	r3, [pc, #76]	; (80057b0 <can_SetFreq+0xfc>)
 8005764:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005768:	615a      	str	r2, [r3, #20]
        break;
 800576a:	e00d      	b.n	8005788 <can_SetFreq+0xd4>
    default:
        // 125kbps (default)
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 800576c:	4b10      	ldr	r3, [pc, #64]	; (80057b0 <can_SetFreq+0xfc>)
 800576e:	2212      	movs	r2, #18
 8005770:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005772:	4b0f      	ldr	r3, [pc, #60]	; (80057b0 <can_SetFreq+0xfc>)
 8005774:	2200      	movs	r2, #0
 8005776:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005778:	4b0d      	ldr	r3, [pc, #52]	; (80057b0 <can_SetFreq+0xfc>)
 800577a:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 800577e:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005780:	4b0b      	ldr	r3, [pc, #44]	; (80057b0 <can_SetFreq+0xfc>)
 8005782:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005786:	615a      	str	r2, [r3, #20]
    }

    HAL_CAN_Init(&CanHandle);
 8005788:	4809      	ldr	r0, [pc, #36]	; (80057b0 <can_SetFreq+0xfc>)
 800578a:	f7fb fc07 	bl	8000f9c <HAL_CAN_Init>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800578e:	2014      	movs	r0, #20
 8005790:	f7fc faff 	bl	8001d92 <HAL_NVIC_EnableIRQ>

    return 1;
 8005794:	2301      	movs	r3, #1
}
 8005796:	4618      	mov	r0, r3
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	000f4240 	.word	0x000f4240
 80057a4:	0007a120 	.word	0x0007a120
 80057a8:	0001e848 	.word	0x0001e848
 80057ac:	0003d090 	.word	0x0003d090
 80057b0:	20000194 	.word	0x20000194

080057b4 <can_IrqInit>:
//===========================================================================

void can_IrqInit(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
	HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0);
 80057b8:	2100      	movs	r1, #0
 80057ba:	4802      	ldr	r0, [pc, #8]	; (80057c4 <can_IrqInit+0x10>)
 80057bc:	f7fb ff20 	bl	8001600 <HAL_CAN_Receive_IT>
}
 80057c0:	bf00      	nop
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	20000194 	.word	0x20000194

080057c8 <can_IrqSet>:
{
    rxCompleteCallback = NULL;
}
//===========================================================================
void can_IrqSet(void (*fptr) (void))
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
    rxCompleteCallback = fptr;
 80057d0:	4a03      	ldr	r2, [pc, #12]	; (80057e0 <can_IrqSet+0x18>)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6013      	str	r3, [r2, #0]
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	bc80      	pop	{r7}
 80057de:	4770      	bx	lr
 80057e0:	200004b8 	.word	0x200004b8

080057e4 <can_Write>:
//===========================================================================
int can_Write(CAN_Message msg)
{
 80057e4:	b590      	push	{r4, r7, lr}
 80057e6:	b087      	sub	sp, #28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	463c      	mov	r4, r7
 80057ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int i = 0;
 80057f0:	2300      	movs	r3, #0
 80057f2:	617b      	str	r3, [r7, #20]

    if(msg.format == CANStandard) {
 80057f4:	7b7b      	ldrb	r3, [r7, #13]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d108      	bne.n	800580c <can_Write+0x28>
        CanHandle.pTxMsg->StdId = msg.id;
 80057fa:	4b25      	ldr	r3, [pc, #148]	; (8005890 <can_Write+0xac>)
 80057fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = 0x00;
 8005802:	4b23      	ldr	r3, [pc, #140]	; (8005890 <can_Write+0xac>)
 8005804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005806:	2200      	movs	r2, #0
 8005808:	605a      	str	r2, [r3, #4]
 800580a:	e007      	b.n	800581c <can_Write+0x38>
    }
    else {
        CanHandle.pTxMsg->StdId = 0x00;
 800580c:	4b20      	ldr	r3, [pc, #128]	; (8005890 <can_Write+0xac>)
 800580e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = msg.id;
 8005814:	4b1e      	ldr	r3, [pc, #120]	; (8005890 <can_Write+0xac>)
 8005816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	605a      	str	r2, [r3, #4]
    }

    CanHandle.pTxMsg->RTR = msg.type == CANData ? CAN_RTR_DATA : CAN_RTR_REMOTE;
 800581c:	7bbb      	ldrb	r3, [r7, #14]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <can_Write+0x42>
 8005822:	2200      	movs	r2, #0
 8005824:	e000      	b.n	8005828 <can_Write+0x44>
 8005826:	2202      	movs	r2, #2
 8005828:	4b19      	ldr	r3, [pc, #100]	; (8005890 <can_Write+0xac>)
 800582a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582c:	60da      	str	r2, [r3, #12]
    CanHandle.pTxMsg->IDE = msg.format == CANStandard ? CAN_ID_STD : CAN_ID_EXT;
 800582e:	7b7b      	ldrb	r3, [r7, #13]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d101      	bne.n	8005838 <can_Write+0x54>
 8005834:	2200      	movs	r2, #0
 8005836:	e000      	b.n	800583a <can_Write+0x56>
 8005838:	2204      	movs	r2, #4
 800583a:	4b15      	ldr	r3, [pc, #84]	; (8005890 <can_Write+0xac>)
 800583c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583e:	609a      	str	r2, [r3, #8]
    CanHandle.pTxMsg->DLC = msg.len;
 8005840:	7b3a      	ldrb	r2, [r7, #12]
 8005842:	4b13      	ldr	r3, [pc, #76]	; (8005890 <can_Write+0xac>)
 8005844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005846:	611a      	str	r2, [r3, #16]

    for(i = 0; i < msg.len; i++)
 8005848:	2300      	movs	r3, #0
 800584a:	617b      	str	r3, [r7, #20]
 800584c:	e00d      	b.n	800586a <can_Write+0x86>
        CanHandle.pTxMsg->Data[i] = msg.data[i];
 800584e:	1d3a      	adds	r2, r7, #4
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	4413      	add	r3, r2
 8005854:	7819      	ldrb	r1, [r3, #0]
 8005856:	4b0e      	ldr	r3, [pc, #56]	; (8005890 <can_Write+0xac>)
 8005858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	3304      	adds	r3, #4
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	4413      	add	r3, r2
 8005862:	6059      	str	r1, [r3, #4]
    for(i = 0; i < msg.len; i++)
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	3301      	adds	r3, #1
 8005868:	617b      	str	r3, [r7, #20]
 800586a:	7b3b      	ldrb	r3, [r7, #12]
 800586c:	461a      	mov	r2, r3
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	4293      	cmp	r3, r2
 8005872:	dbec      	blt.n	800584e <can_Write+0x6a>

    if(HAL_CAN_Transmit(&CanHandle, 0) != HAL_OK)
 8005874:	2100      	movs	r1, #0
 8005876:	4806      	ldr	r0, [pc, #24]	; (8005890 <can_Write+0xac>)
 8005878:	f7fb fd4c 	bl	8001314 <HAL_CAN_Transmit>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <can_Write+0xa2>
							{
								 return 0;
 8005882:	2300      	movs	r3, #0
 8005884:	e000      	b.n	8005888 <can_Write+0xa4>
							 }

    else
        return 1;
 8005886:	2301      	movs	r3, #1
}
 8005888:	4618      	mov	r0, r3
 800588a:	371c      	adds	r7, #28
 800588c:	46bd      	mov	sp, r7
 800588e:	bd90      	pop	{r4, r7, pc}
 8005890:	20000194 	.word	0x20000194

08005894 <can_Read>:
//===========================================================================
int can_Read(CAN_Message* msg)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
	int i=0;
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]

    msg->id = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CanHandle.pRxMsg->StdId : CanHandle.pRxMsg->ExtId;
 80058a0:	4b25      	ldr	r3, [pc, #148]	; (8005938 <can_Read+0xa4>)
 80058a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d103      	bne.n	80058b2 <can_Read+0x1e>
 80058aa:	4b23      	ldr	r3, [pc, #140]	; (8005938 <can_Read+0xa4>)
 80058ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	e002      	b.n	80058b8 <can_Read+0x24>
 80058b2:	4b21      	ldr	r3, [pc, #132]	; (8005938 <can_Read+0xa4>)
 80058b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	6013      	str	r3, [r2, #0]
    msg->type = CanHandle.pRxMsg->RTR == CAN_RTR_DATA ? CANData : CANRemote;
 80058bc:	4b1e      	ldr	r3, [pc, #120]	; (8005938 <can_Read+0xa4>)
 80058be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	bf14      	ite	ne
 80058c6:	2301      	movne	r3, #1
 80058c8:	2300      	moveq	r3, #0
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	461a      	mov	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	739a      	strb	r2, [r3, #14]
    msg->format = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CANStandard : CANExtended;
 80058d2:	4b19      	ldr	r3, [pc, #100]	; (8005938 <can_Read+0xa4>)
 80058d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bf14      	ite	ne
 80058dc:	2301      	movne	r3, #1
 80058de:	2300      	moveq	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	735a      	strb	r2, [r3, #13]
    msg->len = CanHandle.pRxMsg->DLC;
 80058e8:	4b13      	ldr	r3, [pc, #76]	; (8005938 <can_Read+0xa4>)
 80058ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	b2da      	uxtb	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	731a      	strb	r2, [r3, #12]
    for(i = 0; i < msg->len; i++)
 80058f4:	2300      	movs	r3, #0
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	e010      	b.n	800591c <can_Read+0x88>
        msg->data[i] = CanHandle.pRxMsg->Data[i];
 80058fa:	4b0f      	ldr	r3, [pc, #60]	; (8005938 <can_Read+0xa4>)
 80058fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	3304      	adds	r3, #4
 8005902:	009b      	lsls	r3, r3, #2
 8005904:	4413      	add	r3, r2
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	b2d9      	uxtb	r1, r3
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4413      	add	r3, r2
 8005910:	3304      	adds	r3, #4
 8005912:	460a      	mov	r2, r1
 8005914:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < msg->len; i++)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3301      	adds	r3, #1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	7b1b      	ldrb	r3, [r3, #12]
 8005920:	461a      	mov	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	4293      	cmp	r3, r2
 8005926:	dbe8      	blt.n	80058fa <can_Read+0x66>

    return msg->len;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	7b1b      	ldrb	r3, [r3, #12]
}
 800592c:	4618      	mov	r0, r3
 800592e:	3714      	adds	r7, #20
 8005930:	46bd      	mov	sp, r7
 8005932:	bc80      	pop	{r7}
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop
 8005938:	20000194 	.word	0x20000194

0800593c <can_Filter_list>:

    return HAL_CAN_Init(&CanHandle);
}
//===========================================================================
int can_Filter_list(uint32_t id1_id2, uint32_t id3_id4, CANFormat format /*=CANAny*/, int32_t handle /*=0*/ )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08e      	sub	sp, #56	; 0x38
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	603b      	str	r3, [r7, #0]
 8005948:	4613      	mov	r3, r2
 800594a:	71fb      	strb	r3, [r7, #7]
    CAN_FilterConfTypeDef   sFilterConfig;

    sFilterConfig.FilterNumber = handle;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;  // CAN_FILTERMODE_IDMASK
 8005950:	2301      	movs	r3, #1
 8005952:	62bb      	str	r3, [r7, #40]	; 0x28
    
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; // CAN_FILTERSCALE_32BIT
 8005954:	2300      	movs	r3, #0
 8005956:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFilterConfig.FilterIdHigh = (((id1_id2) >> 16) & 0xFFFF);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	0c1b      	lsrs	r3, r3, #16
 800595c:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIdLow = ((id1_id2) & 0xFFFF);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	b29b      	uxth	r3, r3
 8005962:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMaskIdHigh = (((id3_id4) >> 16) & 0xFFFF);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	0c1b      	lsrs	r3, r3, #16
 8005968:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMaskIdLow = ((id3_id4) & 0xFFFF);
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	b29b      	uxth	r3, r3
 800596e:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterFIFOAssignment = 0;
 8005970:	2300      	movs	r3, #0
 8005972:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation = ENABLE;
 8005974:	2301      	movs	r3, #1
 8005976:	633b      	str	r3, [r7, #48]	; 0x30
    sFilterConfig.BankNumber = 14;
 8005978:	230e      	movs	r3, #14
 800597a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig);
 800597c:	f107 0310 	add.w	r3, r7, #16
 8005980:	4619      	mov	r1, r3
 8005982:	4804      	ldr	r0, [pc, #16]	; (8005994 <can_Filter_list+0x58>)
 8005984:	f7fb fbec 	bl	8001160 <HAL_CAN_ConfigFilter>

    return 1;
 8005988:	2301      	movs	r3, #1
}
 800598a:	4618      	mov	r0, r3
 800598c:	3738      	adds	r7, #56	; 0x38
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	20000194 	.word	0x20000194

08005998 <HAL_CAN_RxCpltCallback>:
    return HAL_CAN_GetError(&CanHandle);
}
//===========================================================================

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* CanHandle)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
    if (rxCompleteCallback != NULL)
 80059a0:	4b26      	ldr	r3, [pc, #152]	; (8005a3c <HAL_CAN_RxCpltCallback+0xa4>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_CAN_RxCpltCallback+0x16>
        rxCompleteCallback();
 80059a8:	4b24      	ldr	r3, [pc, #144]	; (8005a3c <HAL_CAN_RxCpltCallback+0xa4>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4798      	blx	r3

    if (CanHandle->State == HAL_CAN_STATE_BUSY_TX)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b12      	cmp	r3, #18
 80059b8:	d104      	bne.n	80059c4 <HAL_CAN_RxCpltCallback+0x2c>
        CanHandle->State = HAL_CAN_STATE_BUSY_TX_RX;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2232      	movs	r2, #50	; 0x32
 80059be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80059c2:	e02e      	b.n	8005a22 <HAL_CAN_RxCpltCallback+0x8a>
    else {
        CanHandle->State = HAL_CAN_STATE_BUSY_RX;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2222      	movs	r2, #34	; 0x22
 80059c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Set CAN error code to none */
        CanHandle->ErrorCode = HAL_CAN_ERROR_NONE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Enable Error warning Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EWG);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	695a      	ldr	r2, [r3, #20]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059e0:	615a      	str	r2, [r3, #20]

        /* Enable Error passive Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EPV);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f0:	615a      	str	r2, [r3, #20]

        /* Enable Bus-off Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_BOF);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	695a      	ldr	r2, [r3, #20]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a00:	615a      	str	r2, [r3, #20]

        /* Enable Last error code Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_LEC);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	695a      	ldr	r2, [r3, #20]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a10:	615a      	str	r2, [r3, #20]

        /* Enable Error Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_ERR);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	695a      	ldr	r2, [r3, #20]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a20:	615a      	str	r2, [r3, #20]
    }

    // Enable FIFO 0 message pending Interrupt
    __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_FMP0);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	695a      	ldr	r2, [r3, #20]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0202 	orr.w	r2, r2, #2
 8005a30:	615a      	str	r2, [r3, #20]
}
 8005a32:	bf00      	nop
 8005a34:	3708      	adds	r7, #8
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	200004b8 	.word	0x200004b8

08005a40 <i2c1_Init>:

//======================================================================
// Init I2C1 Peripheral
//======================================================================
void i2c1_Init()
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	af00      	add	r7, sp, #0
    hi2c1.Instance             = I2C1;
 8005a44:	4b10      	ldr	r3, [pc, #64]	; (8005a88 <i2c1_Init+0x48>)
 8005a46:	4a11      	ldr	r2, [pc, #68]	; (8005a8c <i2c1_Init+0x4c>)
 8005a48:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed      = I2C1_SPEED;		// cf config.h
 8005a4a:	4b0f      	ldr	r3, [pc, #60]	; (8005a88 <i2c1_Init+0x48>)
 8005a4c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005a50:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 8005a52:	4b0d      	ldr	r3, [pc, #52]	; (8005a88 <i2c1_Init+0x48>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1     = 0x2;
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <i2c1_Init+0x48>)
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8005a5e:	4b0a      	ldr	r3, [pc, #40]	; (8005a88 <i2c1_Init+0x48>)
 8005a60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005a64:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005a66:	4b08      	ldr	r3, [pc, #32]	; (8005a88 <i2c1_Init+0x48>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2     = 0xFF;
 8005a6c:	4b06      	ldr	r3, [pc, #24]	; (8005a88 <i2c1_Init+0x48>)
 8005a6e:	22ff      	movs	r2, #255	; 0xff
 8005a70:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005a72:	4b05      	ldr	r3, [pc, #20]	; (8005a88 <i2c1_Init+0x48>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8005a78:	4b03      	ldr	r3, [pc, #12]	; (8005a88 <i2c1_Init+0x48>)
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 8005a7e:	4802      	ldr	r0, [pc, #8]	; (8005a88 <i2c1_Init+0x48>)
 8005a80:	f7fc fc00 	bl	8002284 <HAL_I2C_Init>
}
 8005a84:	bf00      	nop
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	20000244 	.word	0x20000244
 8005a8c:	40005400 	.word	0x40005400

08005a90 <uart2_Init>:
//=================================================================
//	UART 2 INIT (STLINK UART)
//=================================================================

void uart2_Init()
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
	  Uart2Handle.Instance        = USART2;
 8005a94:	4b11      	ldr	r3, [pc, #68]	; (8005adc <uart2_Init+0x4c>)
 8005a96:	4a12      	ldr	r2, [pc, #72]	; (8005ae0 <uart2_Init+0x50>)
 8005a98:	601a      	str	r2, [r3, #0]
	  Uart2Handle.Init.BaudRate   = UART_BAUDRATE;
 8005a9a:	4b10      	ldr	r3, [pc, #64]	; (8005adc <uart2_Init+0x4c>)
 8005a9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005aa0:	605a      	str	r2, [r3, #4]
	  Uart2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 8005aa2:	4b0e      	ldr	r3, [pc, #56]	; (8005adc <uart2_Init+0x4c>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	609a      	str	r2, [r3, #8]
	  Uart2Handle.Init.StopBits   = UART_STOPBITS_1;
 8005aa8:	4b0c      	ldr	r3, [pc, #48]	; (8005adc <uart2_Init+0x4c>)
 8005aaa:	2200      	movs	r2, #0
 8005aac:	60da      	str	r2, [r3, #12]
	  Uart2Handle.Init.Parity     = UART_PARITY_NONE;
 8005aae:	4b0b      	ldr	r3, [pc, #44]	; (8005adc <uart2_Init+0x4c>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	611a      	str	r2, [r3, #16]
	  Uart2Handle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8005ab4:	4b09      	ldr	r3, [pc, #36]	; (8005adc <uart2_Init+0x4c>)
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	619a      	str	r2, [r3, #24]
	  Uart2Handle.Init.Mode       = UART_MODE_TX_RX;
 8005aba:	4b08      	ldr	r3, [pc, #32]	; (8005adc <uart2_Init+0x4c>)
 8005abc:	220c      	movs	r2, #12
 8005abe:	615a      	str	r2, [r3, #20]
	  Uart2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8005ac0:	4b06      	ldr	r3, [pc, #24]	; (8005adc <uart2_Init+0x4c>)
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&Uart2Handle);
 8005ac6:	4805      	ldr	r0, [pc, #20]	; (8005adc <uart2_Init+0x4c>)
 8005ac8:	f7ff f88a 	bl	8004be0 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8005acc:	2201      	movs	r2, #1
 8005ace:	4905      	ldr	r1, [pc, #20]	; (8005ae4 <uart2_Init+0x54>)
 8005ad0:	4802      	ldr	r0, [pc, #8]	; (8005adc <uart2_Init+0x4c>)
 8005ad2:	f7ff f974 	bl	8004dbe <HAL_UART_Receive_IT>
}
 8005ad6:	bf00      	nop
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	200000e8 	.word	0x200000e8
 8005ae0:	40004400 	.word	0x40004400
 8005ae4:	20000298 	.word	0x20000298

08005ae8 <uart1_Init>:
	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
}


void uart1_Init()
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
	  UartDxlHandle.Instance          = USART1;
 8005aec:	4b11      	ldr	r3, [pc, #68]	; (8005b34 <uart1_Init+0x4c>)
 8005aee:	4a12      	ldr	r2, [pc, #72]	; (8005b38 <uart1_Init+0x50>)
 8005af0:	601a      	str	r2, [r3, #0]

	  UartDxlHandle.Init.BaudRate     =57600;//1000000;//57600;
 8005af2:	4b10      	ldr	r3, [pc, #64]	; (8005b34 <uart1_Init+0x4c>)
 8005af4:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8005af8:	605a      	str	r2, [r3, #4]
	  UartDxlHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 8005afa:	4b0e      	ldr	r3, [pc, #56]	; (8005b34 <uart1_Init+0x4c>)
 8005afc:	2200      	movs	r2, #0
 8005afe:	609a      	str	r2, [r3, #8]
	  UartDxlHandle.Init.StopBits     = UART_STOPBITS_1;
 8005b00:	4b0c      	ldr	r3, [pc, #48]	; (8005b34 <uart1_Init+0x4c>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	60da      	str	r2, [r3, #12]
	  UartDxlHandle.Init.Parity       = UART_PARITY_NONE;
 8005b06:	4b0b      	ldr	r3, [pc, #44]	; (8005b34 <uart1_Init+0x4c>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	611a      	str	r2, [r3, #16]
	  UartDxlHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8005b0c:	4b09      	ldr	r3, [pc, #36]	; (8005b34 <uart1_Init+0x4c>)
 8005b0e:	2200      	movs	r2, #0
 8005b10:	619a      	str	r2, [r3, #24]
	  UartDxlHandle.Init.Mode         = UART_MODE_TX_RX;
 8005b12:	4b08      	ldr	r3, [pc, #32]	; (8005b34 <uart1_Init+0x4c>)
 8005b14:	220c      	movs	r2, #12
 8005b16:	615a      	str	r2, [r3, #20]
	  UartDxlHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b18:	4b06      	ldr	r3, [pc, #24]	; (8005b34 <uart1_Init+0x4c>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&UartDxlHandle);
 8005b1e:	4805      	ldr	r0, [pc, #20]	; (8005b34 <uart1_Init+0x4c>)
 8005b20:	f7ff f85e 	bl	8004be0 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 8005b24:	2201      	movs	r2, #1
 8005b26:	4905      	ldr	r1, [pc, #20]	; (8005b3c <uart1_Init+0x54>)
 8005b28:	4802      	ldr	r0, [pc, #8]	; (8005b34 <uart1_Init+0x4c>)
 8005b2a:	f7ff f948 	bl	8004dbe <HAL_UART_Receive_IT>
}
 8005b2e:	bf00      	nop
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	20000090 	.word	0x20000090
 8005b38:	40013800 	.word	0x40013800
 8005b3c:	2000003c 	.word	0x2000003c

08005b40 <sendFrame>:


void sendFrame(unsigned char* s, int size)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&UartDxlHandle, s, size, 0xFFFF);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	b29a      	uxth	r2, r3
 8005b4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b52:	6879      	ldr	r1, [r7, #4]
 8005b54:	4803      	ldr	r0, [pc, #12]	; (8005b64 <sendFrame+0x24>)
 8005b56:	f7ff f899 	bl	8004c8c <HAL_UART_Transmit>
}
 8005b5a:	bf00      	nop
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20000090 	.word	0x20000090

08005b68 <put_char>:

//=================================================================
//	PUCHAR PROTOTYPE (USED BY PRINTF FUNCTIONS)
//=================================================================
int put_char(int ch)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&Uart2Handle, (uint8_t *)&ch, 1, 0xFFFF);
 8005b70:	1d39      	adds	r1, r7, #4
 8005b72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005b76:	2201      	movs	r2, #1
 8005b78:	4803      	ldr	r0, [pc, #12]	; (8005b88 <put_char+0x20>)
 8005b7a:	f7ff f887 	bl	8004c8c <HAL_UART_Transmit>
	return 0;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3708      	adds	r7, #8
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	200000e8 	.word	0x200000e8

08005b8c <HAL_UART_RxCpltCallback>:

//=================================================================
//	UART RECEIVE CALLBACK5
//=================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]


		if (UartHandle -> Instance == USART3)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a0b      	ldr	r2, [pc, #44]	; (8005bc8 <HAL_UART_RxCpltCallback+0x3c>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d10a      	bne.n	8005bb4 <HAL_UART_RxCpltCallback+0x28>
		{
			HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	490a      	ldr	r1, [pc, #40]	; (8005bcc <HAL_UART_RxCpltCallback+0x40>)
 8005ba2:	480b      	ldr	r0, [pc, #44]	; (8005bd0 <HAL_UART_RxCpltCallback+0x44>)
 8005ba4:	f7ff f90b 	bl	8004dbe <HAL_UART_Receive_IT>
			dxl_rcv_cb(rec_buf6[0]);
 8005ba8:	4b08      	ldr	r3, [pc, #32]	; (8005bcc <HAL_UART_RxCpltCallback+0x40>)
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f000 fb4d 	bl	800624c <dxl_rcv_cb>
		else
		{

			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
		}
}
 8005bb2:	e004      	b.n	8005bbe <HAL_UART_RxCpltCallback+0x32>
			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	4907      	ldr	r1, [pc, #28]	; (8005bd4 <HAL_UART_RxCpltCallback+0x48>)
 8005bb8:	4807      	ldr	r0, [pc, #28]	; (8005bd8 <HAL_UART_RxCpltCallback+0x4c>)
 8005bba:	f7ff f900 	bl	8004dbe <HAL_UART_Receive_IT>
}
 8005bbe:	bf00      	nop
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40004800 	.word	0x40004800
 8005bcc:	2000003c 	.word	0x2000003c
 8005bd0:	20000090 	.word	0x20000090
 8005bd4:	20000298 	.word	0x20000298
 8005bd8:	200000e8 	.word	0x200000e8

08005bdc <put_string>:

//================================================================
//				PUT STRING
//================================================================
void put_string(char* s)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
	while(*s != '\0')
 8005be4:	e007      	b.n	8005bf6 <put_string+0x1a>
	{
		put_char(*s);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f7ff ffbc 	bl	8005b68 <put_char>
		s++;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	607b      	str	r3, [r7, #4]
	while(*s != '\0')
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1f3      	bne.n	8005be6 <put_string+0xa>
	}
}
 8005bfe:	bf00      	nop
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <term_printf>:

//================================================================
//				TERM_PRINTF
//================================================================
void term_printf(const char* fmt, ...)
{
 8005c08:	b40f      	push	{r0, r1, r2, r3}
 8005c0a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c0e:	b0a6      	sub	sp, #152	; 0x98
 8005c10:	af02      	add	r7, sp, #8
	unsigned long long ull;
	unsigned long long tmp;
	unsigned long  size;
	unsigned int   sp;
	char           s[60];
	int first=0;
 8005c12:	2300      	movs	r3, #0
 8005c14:	67bb      	str	r3, [r7, #120]	; 0x78

	va_start(ap, fmt);
 8005c16:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005c1a:	64bb      	str	r3, [r7, #72]	; 0x48

	while (*fmt != '\0') {
 8005c1c:	e1c4      	b.n	8005fa8 <term_printf+0x3a0>
		if (*fmt =='%') {
 8005c1e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b25      	cmp	r3, #37	; 0x25
 8005c26:	f040 81b4 	bne.w	8005f92 <term_printf+0x38a>
			size=0; sp=1;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005c30:	2301      	movs	r3, #1
 8005c32:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			if (*++fmt=='0') {fmt++; sp=0;}	// parse %04d --> sp=0
 8005c36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	2b30      	cmp	r3, #48	; 0x30
 8005c48:	d107      	bne.n	8005c5a <term_printf+0x52>
 8005c4a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c4e:	3301      	adds	r3, #1
 8005c50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c54:	2300      	movs	r3, #0
 8005c56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			ch=*fmt;
 8005c5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			if ((ch>'0') && (ch<='9')) {	// parse %4d --> size=4
 8005c64:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005c68:	2b30      	cmp	r3, #48	; 0x30
 8005c6a:	d92d      	bls.n	8005cc8 <term_printf+0xc0>
 8005c6c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005c70:	2b39      	cmp	r3, #57	; 0x39
 8005c72:	d829      	bhi.n	8005cc8 <term_printf+0xc0>
				char tmp[10];
				int i=0;
 8005c74:	2300      	movs	r3, #0
 8005c76:	67fb      	str	r3, [r7, #124]	; 0x7c
				while ((ch>='0') && (ch<='9')) {
 8005c78:	e012      	b.n	8005ca0 <term_printf+0x98>
					tmp[i++]=ch;
 8005c7a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005c7c:	1c5a      	adds	r2, r3, #1
 8005c7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005c80:	3390      	adds	r3, #144	; 0x90
 8005c82:	443b      	add	r3, r7
 8005c84:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8005c88:	f803 2c90 	strb.w	r2, [r3, #-144]
					ch=*++fmt;
 8005c8c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c90:	3301      	adds	r3, #1
 8005c92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c96:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				while ((ch>='0') && (ch<='9')) {
 8005ca0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005ca4:	2b2f      	cmp	r3, #47	; 0x2f
 8005ca6:	d903      	bls.n	8005cb0 <term_printf+0xa8>
 8005ca8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005cac:	2b39      	cmp	r3, #57	; 0x39
 8005cae:	d9e4      	bls.n	8005c7a <term_printf+0x72>
				}
				tmp[i]='\0';
 8005cb0:	463a      	mov	r2, r7
 8005cb2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005cb4:	4413      	add	r3, r2
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	701a      	strb	r2, [r3, #0]
				size=str2num(tmp,10);
 8005cba:	463b      	mov	r3, r7
 8005cbc:	210a      	movs	r1, #10
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fff6 	bl	8006cb0 <str2num>
 8005cc4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			}
			switch (ch) {
 8005cc8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005ccc:	2b25      	cmp	r3, #37	; 0x25
 8005cce:	d03b      	beq.n	8005d48 <term_printf+0x140>
 8005cd0:	2b25      	cmp	r3, #37	; 0x25
 8005cd2:	f2c0 8157 	blt.w	8005f84 <term_printf+0x37c>
 8005cd6:	2b78      	cmp	r3, #120	; 0x78
 8005cd8:	f300 8154 	bgt.w	8005f84 <term_printf+0x37c>
 8005cdc:	2b63      	cmp	r3, #99	; 0x63
 8005cde:	f2c0 8151 	blt.w	8005f84 <term_printf+0x37c>
 8005ce2:	3b63      	subs	r3, #99	; 0x63
 8005ce4:	2b15      	cmp	r3, #21
 8005ce6:	f200 814d 	bhi.w	8005f84 <term_printf+0x37c>
 8005cea:	a201      	add	r2, pc, #4	; (adr r2, 8005cf0 <term_printf+0xe8>)
 8005cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf0:	08005d51 	.word	0x08005d51
 8005cf4:	08005d7b 	.word	0x08005d7b
 8005cf8:	08005f85 	.word	0x08005f85
 8005cfc:	08005e8f 	.word	0x08005e8f
 8005d00:	08005f85 	.word	0x08005f85
 8005d04:	08005f85 	.word	0x08005f85
 8005d08:	08005f85 	.word	0x08005f85
 8005d0c:	08005f85 	.word	0x08005f85
 8005d10:	08005f85 	.word	0x08005f85
 8005d14:	08005f85 	.word	0x08005f85
 8005d18:	08005f85 	.word	0x08005f85
 8005d1c:	08005f85 	.word	0x08005f85
 8005d20:	08005df3 	.word	0x08005df3
 8005d24:	08005e23 	.word	0x08005e23
 8005d28:	08005f85 	.word	0x08005f85
 8005d2c:	08005f85 	.word	0x08005f85
 8005d30:	08005d69 	.word	0x08005d69
 8005d34:	08005f85 	.word	0x08005f85
 8005d38:	08005dc3 	.word	0x08005dc3
 8005d3c:	08005f85 	.word	0x08005f85
 8005d40:	08005f85 	.word	0x08005f85
 8005d44:	08005e5f 	.word	0x08005e5f
				case '%':
					put_char('%');
 8005d48:	2025      	movs	r0, #37	; 0x25
 8005d4a:	f7ff ff0d 	bl	8005b68 <put_char>
					break;
 8005d4e:	e126      	b.n	8005f9e <term_printf+0x396>
				case 'c':
					ch = va_arg(ap, int);
 8005d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d52:	1d1a      	adds	r2, r3, #4
 8005d54:	64ba      	str	r2, [r7, #72]	; 0x48
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
					put_char(ch);
 8005d5c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7ff ff01 	bl	8005b68 <put_char>
					break;
 8005d66:	e11a      	b.n	8005f9e <term_printf+0x396>
				case 's':
					p = va_arg(ap, char *);
 8005d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d6a:	1d1a      	adds	r2, r3, #4
 8005d6c:	64ba      	str	r2, [r7, #72]	; 0x48
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	677b      	str	r3, [r7, #116]	; 0x74
					put_string(p);
 8005d72:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8005d74:	f7ff ff32 	bl	8005bdc <put_string>
					break;
 8005d78:	e111      	b.n	8005f9e <term_printf+0x396>
				case 'd':
					ul = va_arg(ap, long);
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d7c:	1d1a      	adds	r2, r3, #4
 8005d7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					if ((long)ul < 0) {
 8005d86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	da07      	bge.n	8005d9e <term_printf+0x196>
						put_char('-');
 8005d8e:	202d      	movs	r0, #45	; 0x2d
 8005d90:	f7ff feea 	bl	8005b68 <put_char>
						ul = -(long)ul;
 8005d94:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d98:	425b      	negs	r3, r3
 8005d9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						//size--;
					}
					num2str(s, ul, 10, size, sp);
 8005d9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005da2:	f107 000c 	add.w	r0, r7, #12
 8005da6:	9300      	str	r3, [sp, #0]
 8005da8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005dac:	220a      	movs	r2, #10
 8005dae:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8005db2:	f000 fefb 	bl	8006bac <num2str>
					put_string(s);
 8005db6:	f107 030c 	add.w	r3, r7, #12
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7ff ff0e 	bl	8005bdc <put_string>
					break;
 8005dc0:	e0ed      	b.n	8005f9e <term_printf+0x396>
				case 'u':
					ul = va_arg(ap, unsigned int);
 8005dc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dc4:	1d1a      	adds	r2, r3, #4
 8005dc6:	64ba      	str	r2, [r7, #72]	; 0x48
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 10, size, sp);
 8005dce:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005dd2:	f107 000c 	add.w	r0, r7, #12
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005ddc:	220a      	movs	r2, #10
 8005dde:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8005de2:	f000 fee3 	bl	8006bac <num2str>
					put_string(s);
 8005de6:	f107 030c 	add.w	r3, r7, #12
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff fef6 	bl	8005bdc <put_string>
					break;
 8005df0:	e0d5      	b.n	8005f9e <term_printf+0x396>
				case 'o':
					ul = va_arg(ap, unsigned int);
 8005df2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005df4:	1d1a      	adds	r2, r3, #4
 8005df6:	64ba      	str	r2, [r7, #72]	; 0x48
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 8, size, sp);
 8005dfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e02:	f107 000c 	add.w	r0, r7, #12
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e0c:	2208      	movs	r2, #8
 8005e0e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8005e12:	f000 fecb 	bl	8006bac <num2str>
					put_string(s);
 8005e16:	f107 030c 	add.w	r3, r7, #12
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7ff fede 	bl	8005bdc <put_string>
					break;
 8005e20:	e0bd      	b.n	8005f9e <term_printf+0x396>
				case 'p':
					put_char('0');
 8005e22:	2030      	movs	r0, #48	; 0x30
 8005e24:	f7ff fea0 	bl	8005b68 <put_char>
					put_char('x');
 8005e28:	2078      	movs	r0, #120	; 0x78
 8005e2a:	f7ff fe9d 	bl	8005b68 <put_char>
					ul = va_arg(ap, unsigned int);
 8005e2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e30:	1d1a      	adds	r2, r3, #4
 8005e32:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 8005e3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e3e:	f107 000c 	add.w	r0, r7, #12
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e48:	2210      	movs	r2, #16
 8005e4a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8005e4e:	f000 fead 	bl	8006bac <num2str>
					put_string(s);
 8005e52:	f107 030c 	add.w	r3, r7, #12
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7ff fec0 	bl	8005bdc <put_string>
					break;
 8005e5c:	e09f      	b.n	8005f9e <term_printf+0x396>
				case 'x':
					ul = va_arg(ap, unsigned int);
 8005e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e60:	1d1a      	adds	r2, r3, #4
 8005e62:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 8005e6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e6e:	f107 000c 	add.w	r0, r7, #12
 8005e72:	9300      	str	r3, [sp, #0]
 8005e74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e78:	2210      	movs	r2, #16
 8005e7a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8005e7e:	f000 fe95 	bl	8006bac <num2str>
					put_string(s);
 8005e82:	f107 030c 	add.w	r3, r7, #12
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7ff fea8 	bl	8005bdc <put_string>
					break;
 8005e8c:	e087      	b.n	8005f9e <term_printf+0x396>
				case 'f':
					//if(first==0){ ull = va_arg(ap, long long unsigned int); first = 1;}
					ull = va_arg(ap, long long unsigned int);
 8005e8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e90:	3307      	adds	r3, #7
 8005e92:	f023 0307 	bic.w	r3, r3, #7
 8005e96:	f103 0208 	add.w	r2, r3, #8
 8005e9a:	64ba      	str	r2, [r7, #72]	; 0x48
 8005e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea0:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
					tmp = ull >> 63;
 8005ea4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	f04f 0300 	mov.w	r3, #0
 8005eb0:	0fca      	lsrs	r2, r1, #31
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
					int sign = tmp & 0x1 ;
 8005eb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
					tmp = (ull & 0x000FFFFFFFFFFFFF) ;
 8005ec0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005ec4:	4692      	mov	sl, r2
 8005ec6:	f3c3 0b13 	ubfx	fp, r3, #0, #20
 8005eca:	e9c7 ab18 	strd	sl, fp, [r7, #96]	; 0x60
					double mf = (double)tmp ;
 8005ece:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005ed2:	f7fa fac1 	bl	8000458 <__aeabi_ul2d>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf / pow(2.0,52.0);
 8005ede:	f04f 0200 	mov.w	r2, #0
 8005ee2:	4b38      	ldr	r3, [pc, #224]	; (8005fc4 <term_printf+0x3bc>)
 8005ee4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005ee8:	f7fa fc16 	bl	8000718 <__aeabi_ddiv>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf + 1.0;
 8005ef4:	f04f 0200 	mov.w	r2, #0
 8005ef8:	4b33      	ldr	r3, [pc, #204]	; (8005fc8 <term_printf+0x3c0>)
 8005efa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005efe:	f7fa f92b 	bl	8000158 <__adddf3>
 8005f02:	4602      	mov	r2, r0
 8005f04:	460b      	mov	r3, r1
 8005f06:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					tmp = ( ull & 0x7FF0000000000000 ) >> 52;
 8005f0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f0e:	f04f 0200 	mov.w	r2, #0
 8005f12:	f04f 0300 	mov.w	r3, #0
 8005f16:	0d0a      	lsrs	r2, r1, #20
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f3c2 080a 	ubfx	r8, r2, #0, #11
 8005f1e:	f04f 0900 	mov.w	r9, #0
 8005f22:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
					tmp = tmp - 1023;
 8005f26:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005f2a:	4928      	ldr	r1, [pc, #160]	; (8005fcc <term_printf+0x3c4>)
 8005f2c:	1854      	adds	r4, r2, r1
 8005f2e:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 8005f32:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
					float f = mf*myPow(2.0,tmp);
 8005f36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005f38:	461a      	mov	r2, r3
 8005f3a:	f04f 0000 	mov.w	r0, #0
 8005f3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8005f42:	f000 ffb9 	bl	8006eb8 <myPow>
 8005f46:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005f4a:	f7fa fabb 	bl	80004c4 <__aeabi_dmul>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4610      	mov	r0, r2
 8005f54:	4619      	mov	r1, r3
 8005f56:	f7fa fcc7 	bl	80008e8 <__aeabi_d2f>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	64fb      	str	r3, [r7, #76]	; 0x4c
					if(sign==1){ put_char('-'); }
 8005f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d102      	bne.n	8005f6a <term_printf+0x362>
 8005f64:	202d      	movs	r0, #45	; 0x2d
 8005f66:	f7ff fdff 	bl	8005b68 <put_char>
					float2str((char*)s, f, 5);
 8005f6a:	f107 030c 	add.w	r3, r7, #12
 8005f6e:	2205      	movs	r2, #5
 8005f70:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005f72:	4618      	mov	r0, r3
 8005f74:	f000 ff58 	bl	8006e28 <float2str>
					put_string((char*)s);
 8005f78:	f107 030c 	add.w	r3, r7, #12
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f7ff fe2d 	bl	8005bdc <put_string>
					break;
 8005f82:	e00c      	b.n	8005f9e <term_printf+0x396>

				default:
					put_char(*fmt);
 8005f84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff fdec 	bl	8005b68 <put_char>
 8005f90:	e005      	b.n	8005f9e <term_printf+0x396>
			}
		} else put_char(*fmt);
 8005f92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7ff fde5 	bl	8005b68 <put_char>
		fmt++;
 8005f9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005fa2:	3301      	adds	r3, #1
 8005fa4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	while (*fmt != '\0') {
 8005fa8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f47f ae35 	bne.w	8005c1e <term_printf+0x16>
	}
	va_end(ap);
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop
 8005fb8:	3790      	adds	r7, #144	; 0x90
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fc0:	b004      	add	sp, #16
 8005fc2:	4770      	bx	lr
 8005fc4:	43300000 	.word	0x43300000
 8005fc8:	3ff00000 	.word	0x3ff00000
 8005fcc:	fffffc01 	.word	0xfffffc01

08005fd0 <dxl_LED>:
//==============================================================
//				WRITE INSTRUCTIONS
//==============================================================

void dxl_LED(int id, char val )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	460b      	mov	r3, r1
 8005fda:	70fb      	strb	r3, [r7, #3]
	dxl_sendPacket(id, INST_WRITE, 3, DXL_BYTE_1(XL_LED), DXL_BYTE_2(XL_LED), val );
 8005fdc:	78fb      	ldrb	r3, [r7, #3]
 8005fde:	9301      	str	r3, [sp, #4]
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	2341      	movs	r3, #65	; 0x41
 8005fe6:	2203      	movs	r2, #3
 8005fe8:	2103      	movs	r1, #3
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f844 	bl	8006078 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 8005ff0:	200a      	movs	r0, #10
 8005ff2:	f7fa ffaf 	bl	8000f54 <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8005ff6:	bf00      	nop
 8005ff8:	3708      	adds	r7, #8
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <dxl_torque>:
//==============================================================
void dxl_torque(int id, char val)
{
 8005ffe:	b580      	push	{r7, lr}
 8006000:	b084      	sub	sp, #16
 8006002:	af02      	add	r7, sp, #8
 8006004:	6078      	str	r0, [r7, #4]
 8006006:	460b      	mov	r3, r1
 8006008:	70fb      	strb	r3, [r7, #3]
	dxl_sendPacket(id, INST_WRITE, 3, DXL_BYTE_1(XL_TORQUE), DXL_BYTE_2(XL_TORQUE), val );
 800600a:	78fb      	ldrb	r3, [r7, #3]
 800600c:	9301      	str	r3, [sp, #4]
 800600e:	2300      	movs	r3, #0
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	2340      	movs	r3, #64	; 0x40
 8006014:	2203      	movs	r2, #3
 8006016:	2103      	movs	r1, #3
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 f82d 	bl	8006078 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 800601e:	200a      	movs	r0, #10
 8006020:	f7fa ff98 	bl	8000f54 <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8006024:	bf00      	nop
 8006026:	3708      	adds	r7, #8
 8006028:	46bd      	mov	sp, r7
 800602a:	bd80      	pop	{r7, pc}

0800602c <dxl_setGoalVelocity>:
#endif
}

//==============================================================
void dxl_setGoalVelocity(int id, int val)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af06      	add	r7, sp, #24
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 800603a:	461a      	mov	r2, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	0a1b      	lsrs	r3, r3, #8
 8006040:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 8006042:	4619      	mov	r1, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	0c1b      	lsrs	r3, r3, #16
 8006048:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 800604a:	4618      	mov	r0, r3
					DXL_BYTE_1(val), DXL_BYTE_2(val), DXL_BYTE_3(val), DXL_BYTE_4(val) );
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	0e1b      	lsrs	r3, r3, #24
 8006050:	b2db      	uxtb	r3, r3
	dxl_sendPacket(id, INST_WRITE, 6, DXL_BYTE_1(XL_GOAL_VELOCITY), DXL_BYTE_2(XL_GOAL_VELOCITY),
 8006052:	9304      	str	r3, [sp, #16]
 8006054:	9003      	str	r0, [sp, #12]
 8006056:	9102      	str	r1, [sp, #8]
 8006058:	9201      	str	r2, [sp, #4]
 800605a:	2300      	movs	r3, #0
 800605c:	9300      	str	r3, [sp, #0]
 800605e:	2368      	movs	r3, #104	; 0x68
 8006060:	2206      	movs	r2, #6
 8006062:	2103      	movs	r1, #3
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f000 f807 	bl	8006078 <dxl_sendPacket>
	HAL_Delay(DXL_DELAY);
 800606a:	200a      	movs	r0, #10
 800606c:	f7fa ff72 	bl	8000f54 <HAL_Delay>
#if DXL_DEBUG==1
	dxl_readPacket();
	HAL_Delay(DXL_DELAY);
#endif
}
 8006070:	bf00      	nop
 8006072:	3708      	adds	r7, #8
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <dxl_sendPacket>:
	HAL_Delay(DXL_DELAY);
#endif
}
//==============================================================
int dxl_sendPacket(int id, int instruction, int parameter_data_size, ...)
{
 8006078:	b40c      	push	{r2, r3}
 800607a:	b580      	push	{r7, lr}
 800607c:	b094      	sub	sp, #80	; 0x50
 800607e:	af00      	add	r7, sp, #0
 8006080:	6078      	str	r0, [r7, #4]
 8006082:	6039      	str	r1, [r7, #0]
	uint8_t frame_to_write[50];
	uint16_t crc;
	uint32_t length=3+parameter_data_size;
 8006084:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006086:	3303      	adds	r3, #3
 8006088:	64bb      	str	r3, [r7, #72]	; 0x48
	uint8_t arg;

	frame_to_write[0] = 0xFF;
 800608a:	23ff      	movs	r3, #255	; 0xff
 800608c:	743b      	strb	r3, [r7, #16]
	frame_to_write[1] = 0xFF;
 800608e:	23ff      	movs	r3, #255	; 0xff
 8006090:	747b      	strb	r3, [r7, #17]
	frame_to_write[2] = 0xFD;
 8006092:	23fd      	movs	r3, #253	; 0xfd
 8006094:	74bb      	strb	r3, [r7, #18]
	frame_to_write[3] = 0x00;	// RESERVED
 8006096:	2300      	movs	r3, #0
 8006098:	74fb      	strb	r3, [r7, #19]
	frame_to_write[4] = id;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	b2db      	uxtb	r3, r3
 800609e:	753b      	strb	r3, [r7, #20]
	frame_to_write[5] = length&0xFF;		// length_LB
 80060a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	757b      	strb	r3, [r7, #21]
	frame_to_write[6] = (length>>8)&0xFF;		// length_HB
 80060a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060a8:	0a1b      	lsrs	r3, r3, #8
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	75bb      	strb	r3, [r7, #22]
	frame_to_write[7] = instruction;		// Instruction : Write
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	75fb      	strb	r3, [r7, #23]

    va_list args;
    va_start(args, parameter_data_size);
 80060b4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80060b8:	60fb      	str	r3, [r7, #12]
	for(int i=0 ; i < parameter_data_size ; i++ )
 80060ba:	2300      	movs	r3, #0
 80060bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060be:	e010      	b.n	80060e2 <dxl_sendPacket+0x6a>
	{
	arg = va_arg(args, int);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	1d1a      	adds	r2, r3, #4
 80060c4:	60fa      	str	r2, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	frame_to_write[8+i]= arg;
 80060cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060ce:	3308      	adds	r3, #8
 80060d0:	3350      	adds	r3, #80	; 0x50
 80060d2:	443b      	add	r3, r7
 80060d4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80060d8:	f803 2c40 	strb.w	r2, [r3, #-64]
	for(int i=0 ; i < parameter_data_size ; i++ )
 80060dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060de:	3301      	adds	r3, #1
 80060e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060e2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060e6:	429a      	cmp	r2, r3
 80060e8:	dbea      	blt.n	80060c0 <dxl_sendPacket+0x48>
	}
	crc = dxl_updateCRC(0,frame_to_write,8+parameter_data_size);
 80060ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	3308      	adds	r3, #8
 80060f0:	b29a      	uxth	r2, r3
 80060f2:	f107 0310 	add.w	r3, r7, #16
 80060f6:	4619      	mov	r1, r3
 80060f8:	2000      	movs	r0, #0
 80060fa:	f000 f837 	bl	800616c <dxl_updateCRC>
 80060fe:	4603      	mov	r3, r0
 8006100:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	frame_to_write[8+parameter_data_size]= (uint8_t) ( crc & 0xFF );
 8006104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006106:	3308      	adds	r3, #8
 8006108:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800610c:	b2d2      	uxtb	r2, r2
 800610e:	3350      	adds	r3, #80	; 0x50
 8006110:	443b      	add	r3, r7
 8006112:	f803 2c40 	strb.w	r2, [r3, #-64]
	frame_to_write[9+parameter_data_size]= (uint8_t) ( (crc>>8) & 0xFF );
 8006116:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	b29a      	uxth	r2, r3
 800611e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006120:	3309      	adds	r3, #9
 8006122:	b2d2      	uxtb	r2, r2
 8006124:	3350      	adds	r3, #80	; 0x50
 8006126:	443b      	add	r3, r7
 8006128:	f803 2c40 	strb.w	r2, [r3, #-64]
	va_end(args);

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 1);
 800612c:	2201      	movs	r2, #1
 800612e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006132:	480d      	ldr	r0, [pc, #52]	; (8006168 <dxl_sendPacket+0xf0>)
 8006134:	f7fc f876 	bl	8002224 <HAL_GPIO_WritePin>
	sendFrame(frame_to_write,parameter_data_size+2+8);
 8006138:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800613a:	f103 020a 	add.w	r2, r3, #10
 800613e:	f107 0310 	add.w	r3, r7, #16
 8006142:	4611      	mov	r1, r2
 8006144:	4618      	mov	r0, r3
 8006146:	f7ff fcfb 	bl	8005b40 <sendFrame>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, 0);
 800614a:	2200      	movs	r2, #0
 800614c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006150:	4805      	ldr	r0, [pc, #20]	; (8006168 <dxl_sendPacket+0xf0>)
 8006152:	f7fc f867 	bl	8002224 <HAL_GPIO_WritePin>

	return 0;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3750      	adds	r7, #80	; 0x50
 800615c:	46bd      	mov	sp, r7
 800615e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006162:	b002      	add	sp, #8
 8006164:	4770      	bx	lr
 8006166:	bf00      	nop
 8006168:	40010800 	.word	0x40010800

0800616c <dxl_updateCRC>:
//==============================================================
uint16_t dxl_updateCRC(uint16_t crc_accum, uint8_t *data_blk_ptr, uint16_t data_blk_size)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8006172:	af00      	add	r7, sp, #0
 8006174:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006178:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 800617c:	6019      	str	r1, [r3, #0]
 800617e:	4611      	mov	r1, r2
 8006180:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006184:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8006188:	4602      	mov	r2, r0
 800618a:	801a      	strh	r2, [r3, #0]
 800618c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006190:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8006194:	460a      	mov	r2, r1
 8006196:	801a      	strh	r2, [r3, #0]
	uint16_t i, j;
	uint16_t crc_table[256] = {0x0000, 0x8005, 0x800F, 0x000A, 0x801B, 0x001E, 0x0014, 0x8011,
 8006198:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800619c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80061a0:	4a29      	ldr	r2, [pc, #164]	; (8006248 <dxl_updateCRC+0xdc>)
 80061a2:	4618      	mov	r0, r3
 80061a4:	4611      	mov	r1, r2
 80061a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80061aa:	461a      	mov	r2, r3
 80061ac:	f000 ff3e 	bl	800702c <memcpy>
	                                0x02A8, 0x82AD, 0x82A7, 0x02A2, 0x82E3, 0x02E6, 0x02EC, 0x82E9, 0x02F8, 0x82FD, 0x82F7, 0x02F2, 0x02D0, 0x82D5,
	                                0x82DF, 0x02DA, 0x82CB, 0x02CE, 0x02C4, 0x82C1, 0x8243, 0x0246, 0x024C, 0x8249, 0x0258, 0x825D, 0x8257, 0x0252,
	                                0x0270, 0x8275, 0x827F, 0x027A, 0x826B, 0x026E, 0x0264, 0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
	                                0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208, 0x820D, 0x8207, 0x0202 };

	for(j = 0; j < data_blk_size; j++)
 80061b0:	2300      	movs	r3, #0
 80061b2:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 80061b6:	e034      	b.n	8006222 <dxl_updateCRC+0xb6>
	{
		i = ((uint16_t)(crc_accum >> 8) ^ *data_blk_ptr++) & 0xFF;
 80061b8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80061bc:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	0a1b      	lsrs	r3, r3, #8
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80061ca:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f507 7104 	add.w	r1, r7, #528	; 0x210
 80061d4:	f5a1 7104 	sub.w	r1, r1, #528	; 0x210
 80061d8:	1c58      	adds	r0, r3, #1
 80061da:	6008      	str	r0, [r1, #0]
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b29b      	uxth	r3, r3
 80061e0:	4053      	eors	r3, r2
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	f8a7 320c 	strh.w	r3, [r7, #524]	; 0x20c
		crc_accum = (crc_accum << 8) ^ crc_table[i];
 80061ea:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80061ee:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 80061f2:	881b      	ldrh	r3, [r3, #0]
 80061f4:	021b      	lsls	r3, r3, #8
 80061f6:	b21a      	sxth	r2, r3
 80061f8:	f8b7 120c 	ldrh.w	r1, [r7, #524]	; 0x20c
 80061fc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006200:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8006204:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8006208:	b21b      	sxth	r3, r3
 800620a:	4053      	eors	r3, r2
 800620c:	b21a      	sxth	r2, r3
 800620e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006212:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 8006216:	801a      	strh	r2, [r3, #0]
	for(j = 0; j < data_blk_size; j++)
 8006218:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800621c:	3301      	adds	r3, #1
 800621e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
 8006222:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006226:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 800622a:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800622e:	881b      	ldrh	r3, [r3, #0]
 8006230:	429a      	cmp	r2, r3
 8006232:	d3c1      	bcc.n	80061b8 <dxl_updateCRC+0x4c>
	}

	return crc_accum;
 8006234:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8006238:	f2a3 230a 	subw	r3, r3, #522	; 0x20a
 800623c:	881b      	ldrh	r3, [r3, #0]
}
 800623e:	4618      	mov	r0, r3
 8006240:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}
 8006248:	08007170 	.word	0x08007170

0800624c <dxl_rcv_cb>:
uint8_t 	size = 0;

uint8_t 	dxl_rcvBuf[BUF_SIZE];
//==================================================================
void dxl_rcv_cb(uint8_t car)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	4603      	mov	r3, r0
 8006254:	71fb      	strb	r3, [r7, #7]
		dxl_rcvBuf[(p_wr++)%BUF_SIZE] = car;
 8006256:	4b10      	ldr	r3, [pc, #64]	; (8006298 <dxl_rcv_cb+0x4c>)
 8006258:	781b      	ldrb	r3, [r3, #0]
 800625a:	1c5a      	adds	r2, r3, #1
 800625c:	b2d1      	uxtb	r1, r2
 800625e:	4a0e      	ldr	r2, [pc, #56]	; (8006298 <dxl_rcv_cb+0x4c>)
 8006260:	7011      	strb	r1, [r2, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	4b0d      	ldr	r3, [pc, #52]	; (800629c <dxl_rcv_cb+0x50>)
 8006266:	fb83 1302 	smull	r1, r3, r3, r2
 800626a:	1159      	asrs	r1, r3, #5
 800626c:	17d3      	asrs	r3, r2, #31
 800626e:	1acb      	subs	r3, r1, r3
 8006270:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006274:	fb01 f303 	mul.w	r3, r1, r3
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	4909      	ldr	r1, [pc, #36]	; (80062a0 <dxl_rcv_cb+0x54>)
 800627c:	79fa      	ldrb	r2, [r7, #7]
 800627e:	54ca      	strb	r2, [r1, r3]
		size++;
 8006280:	4b08      	ldr	r3, [pc, #32]	; (80062a4 <dxl_rcv_cb+0x58>)
 8006282:	781b      	ldrb	r3, [r3, #0]
 8006284:	3301      	adds	r3, #1
 8006286:	b2da      	uxtb	r2, r3
 8006288:	4b06      	ldr	r3, [pc, #24]	; (80062a4 <dxl_rcv_cb+0x58>)
 800628a:	701a      	strb	r2, [r3, #0]
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	bc80      	pop	{r7}
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	20000054 	.word	0x20000054
 800629c:	10624dd3 	.word	0x10624dd3
 80062a0:	2000029c 	.word	0x2000029c
 80062a4:	20000056 	.word	0x20000056

080062a8 <NVIC_SetPriority>:
{
 80062a8:	b480      	push	{r7}
 80062aa:	b083      	sub	sp, #12
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	4603      	mov	r3, r0
 80062b0:	6039      	str	r1, [r7, #0]
 80062b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80062b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	da0b      	bge.n	80062d4 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	490c      	ldr	r1, [pc, #48]	; (80062f4 <NVIC_SetPriority+0x4c>)
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	f003 030f 	and.w	r3, r3, #15
 80062c8:	3b04      	subs	r3, #4
 80062ca:	0112      	lsls	r2, r2, #4
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	440b      	add	r3, r1
 80062d0:	761a      	strb	r2, [r3, #24]
}
 80062d2:	e009      	b.n	80062e8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	b2da      	uxtb	r2, r3
 80062d8:	4907      	ldr	r1, [pc, #28]	; (80062f8 <NVIC_SetPriority+0x50>)
 80062da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062de:	0112      	lsls	r2, r2, #4
 80062e0:	b2d2      	uxtb	r2, r2
 80062e2:	440b      	add	r3, r1
 80062e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bc80      	pop	{r7}
 80062f0:	4770      	bx	lr
 80062f2:	bf00      	nop
 80062f4:	e000ed00 	.word	0xe000ed00
 80062f8:	e000e100 	.word	0xe000e100

080062fc <SysTick_Config>:
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	3b01      	subs	r3, #1
 8006308:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800630c:	d301      	bcc.n	8006312 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800630e:	2301      	movs	r3, #1
 8006310:	e00f      	b.n	8006332 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006312:	4a0a      	ldr	r2, [pc, #40]	; (800633c <SysTick_Config+0x40>)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	3b01      	subs	r3, #1
 8006318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800631a:	210f      	movs	r1, #15
 800631c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006320:	f7ff ffc2 	bl	80062a8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006324:	4b05      	ldr	r3, [pc, #20]	; (800633c <SysTick_Config+0x40>)
 8006326:	2200      	movs	r2, #0
 8006328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800632a:	4b04      	ldr	r3, [pc, #16]	; (800633c <SysTick_Config+0x40>)
 800632c:	2207      	movs	r2, #7
 800632e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	e000e010 	.word	0xe000e010

08006340 <main>:

//====================================================================
// >>>>>>>>>>>>>>>>>>>>>>>>>> MAIN <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//====================================================================
int main(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
	HAL_Init();
 8006346:	f7fa fda3 	bl	8000e90 <HAL_Init>
	systemClock_Config();
 800634a:	f000 fb8b 	bl	8006a64 <systemClock_Config>
    SysTick_Config(HAL_RCC_GetHCLKFreq() / 1000); //SysTick end of count event each 1ms
 800634e:	f7fd feb9 	bl	80040c4 <HAL_RCC_GetHCLKFreq>
 8006352:	4603      	mov	r3, r0
 8006354:	4a43      	ldr	r2, [pc, #268]	; (8006464 <main+0x124>)
 8006356:	fba2 2303 	umull	r2, r3, r2, r3
 800635a:	099b      	lsrs	r3, r3, #6
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff ffcd 	bl	80062fc <SysTick_Config>
	uart2_Init();
 8006362:	f7ff fb95 	bl	8005a90 <uart2_Init>
	uart1_Init();
 8006366:	f7ff fbbf 	bl	8005ae8 <uart1_Init>
	i2c1_Init();
 800636a:	f7ff fb69 	bl	8005a40 <i2c1_Init>

#if DYN_ANEMO_PRESS
    anemo_Timer1Init();
 800636e:	f7ff f909 	bl	8005584 <anemo_Timer1Init>
#endif

	HAL_Delay(1000); // Wait
 8006372:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006376:	f7fa fded 	bl	8000f54 <HAL_Delay>
	response =  mpu9250_WhoAmI();
	term_printf("%d",response);
#endif


    can_Init();
 800637a:	f7ff f95b 	bl	8005634 <can_Init>
    can_SetFreq(CAN_BAUDRATE); // CAN BAUDRATE : 500 MHz -- cf Inc/config.h
 800637e:	483a      	ldr	r0, [pc, #232]	; (8006468 <main+0x128>)
 8006380:	f7ff f998 	bl	80056b4 <can_SetFreq>
#if USE_FILTER
    can_Filter_list((ID_1<<21)|(ID_2<<5) , (ID_3<<21)|(ID_4<<5) , CANStandard, 0); // Accept until 4 Standard IDs
 8006384:	2300      	movs	r3, #0
 8006386:	2200      	movs	r2, #0
 8006388:	4938      	ldr	r1, [pc, #224]	; (800646c <main+0x12c>)
 800638a:	4839      	ldr	r0, [pc, #228]	; (8006470 <main+0x130>)
 800638c:	f7ff fad6 	bl	800593c <can_Filter_list>
#else
    can_Filter_disable(); // Accept everybody
#endif
    can_IrqInit();//CAN_Message      txMsg;
 8006390:	f7ff fa10 	bl	80057b4 <can_IrqInit>

    can_IrqSet(&can_callback);
 8006394:	4837      	ldr	r0, [pc, #220]	; (8006474 <main+0x134>)
 8006396:	f7ff fa17 	bl	80057c8 <can_IrqSet>


    // Dcommenter pour utiliser ce Timer ; permet de dclencher une interruption toutes les N ms
    tickTimer_Init(300); // period in ms
 800639a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800639e:	f000 fbd3 	bl	8006b48 <tickTimer_Init>
    dxl_torque(1, TORQUE_ON);
    dxl_setGoalVelocity(1, 140);
    HAL_Delay(5000);
    dxl_setGoalVelocity(1, 0);
#endif*/
    dxl_torque(1, TORQUE_ON);
 80063a2:	2101      	movs	r1, #1
 80063a4:	2001      	movs	r0, #1
 80063a6:	f7ff fe2a 	bl	8005ffe <dxl_torque>
    while (1) {

#if DYN_ANEMO_PRESS

    	term_printf("accelerometre speed: %d\n\r", anem_speed);
 80063aa:	4b33      	ldr	r3, [pc, #204]	; (8006478 <main+0x138>)
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	4619      	mov	r1, r3
 80063b0:	4832      	ldr	r0, [pc, #200]	; (800647c <main+0x13c>)
 80063b2:	f7ff fc29 	bl	8005c08 <term_printf>

    			if(turnMotorOn == 1){
 80063b6:	4b32      	ldr	r3, [pc, #200]	; (8006480 <main+0x140>)
 80063b8:	781b      	ldrb	r3, [r3, #0]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d10c      	bne.n	80063d8 <main+0x98>
    			dxl_torque(1, TORQUE_ON);
 80063be:	2101      	movs	r1, #1
 80063c0:	2001      	movs	r0, #1
 80063c2:	f7ff fe1c 	bl	8005ffe <dxl_torque>
    			dxl_LED(1, LED_ON);
 80063c6:	2101      	movs	r1, #1
 80063c8:	2001      	movs	r0, #1
 80063ca:	f7ff fe01 	bl	8005fd0 <dxl_LED>
    			dxl_setGoalVelocity(1 ,100);
 80063ce:	2164      	movs	r1, #100	; 0x64
 80063d0:	2001      	movs	r0, #1
 80063d2:	f7ff fe2b 	bl	800602c <dxl_setGoalVelocity>
 80063d6:	e023      	b.n	8006420 <main+0xe0>
    			}
    			else if(turnMotorOn == 0){
 80063d8:	4b29      	ldr	r3, [pc, #164]	; (8006480 <main+0x140>)
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10c      	bne.n	80063fa <main+0xba>
    				dxl_torque(1, TORQUE_OFF);
 80063e0:	2100      	movs	r1, #0
 80063e2:	2001      	movs	r0, #1
 80063e4:	f7ff fe0b 	bl	8005ffe <dxl_torque>
    				dxl_LED(1, LED_OFF);
 80063e8:	2100      	movs	r1, #0
 80063ea:	2001      	movs	r0, #1
 80063ec:	f7ff fdf0 	bl	8005fd0 <dxl_LED>
    				dxl_setGoalVelocity(1 , 0);
 80063f0:	2100      	movs	r1, #0
 80063f2:	2001      	movs	r0, #1
 80063f4:	f7ff fe1a 	bl	800602c <dxl_setGoalVelocity>
 80063f8:	e012      	b.n	8006420 <main+0xe0>
    			}
    			else{
    				dxl_torque(1, TORQUE_ON);
 80063fa:	2101      	movs	r1, #1
 80063fc:	2001      	movs	r0, #1
 80063fe:	f7ff fdfe 	bl	8005ffe <dxl_torque>
    				dxl_LED(1, LED_OFF);
 8006402:	2100      	movs	r1, #0
 8006404:	2001      	movs	r0, #1
 8006406:	f7ff fde3 	bl	8005fd0 <dxl_LED>
    				dxl_setGoalVelocity(1 ,10*(anem_speed));
 800640a:	4b1b      	ldr	r3, [pc, #108]	; (8006478 <main+0x138>)
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	461a      	mov	r2, r3
 8006410:	4613      	mov	r3, r2
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	005b      	lsls	r3, r3, #1
 8006418:	4619      	mov	r1, r3
 800641a:	2001      	movs	r0, #1
 800641c:	f7ff fe06 	bl	800602c <dxl_setGoalVelocity>
    			}
    	txMsg.id=0x55; //standard can identifier
 8006420:	4b18      	ldr	r3, [pc, #96]	; (8006484 <main+0x144>)
 8006422:	2255      	movs	r2, #85	; 0x55
 8006424:	601a      	str	r2, [r3, #0]
    	uint16_t speed = anem_speed; // Assuming anem_speed fits in 16 bits
 8006426:	4b14      	ldr	r3, [pc, #80]	; (8006478 <main+0x138>)
 8006428:	781b      	ldrb	r3, [r3, #0]
 800642a:	80fb      	strh	r3, [r7, #6]
    	txMsg.data[0] = speed & 0xFF; // Least significant byte
 800642c:	88fb      	ldrh	r3, [r7, #6]
 800642e:	b2da      	uxtb	r2, r3
 8006430:	4b14      	ldr	r3, [pc, #80]	; (8006484 <main+0x144>)
 8006432:	711a      	strb	r2, [r3, #4]
    	txMsg.data[1] = (speed >> 8) & 0xFF; // Most significant byte
 8006434:	88fb      	ldrh	r3, [r7, #6]
 8006436:	0a1b      	lsrs	r3, r3, #8
 8006438:	b29b      	uxth	r3, r3
 800643a:	b2da      	uxtb	r2, r3
 800643c:	4b11      	ldr	r3, [pc, #68]	; (8006484 <main+0x144>)
 800643e:	715a      	strb	r2, [r3, #5]
    	txMsg.len = 2; // 2 bytes of data
 8006440:	4b10      	ldr	r3, [pc, #64]	; (8006484 <main+0x144>)
 8006442:	2202      	movs	r2, #2
 8006444:	731a      	strb	r2, [r3, #12]
        txMsg.format=CANStandard;
 8006446:	4b0f      	ldr	r3, [pc, #60]	; (8006484 <main+0x144>)
 8006448:	2200      	movs	r2, #0
 800644a:	735a      	strb	r2, [r3, #13]
        txMsg.type=CANData;
 800644c:	4b0d      	ldr	r3, [pc, #52]	; (8006484 <main+0x144>)
 800644e:	2200      	movs	r2, #0
 8006450:	739a      	strb	r2, [r3, #14]
        can_Write(txMsg);
 8006452:	4b0c      	ldr	r3, [pc, #48]	; (8006484 <main+0x144>)
 8006454:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006456:	f7ff f9c5 	bl	80057e4 <can_Write>
        HAL_Delay(100); // Wait
 800645a:	2064      	movs	r0, #100	; 0x64
 800645c:	f7fa fd7a 	bl	8000f54 <HAL_Delay>
    while (1) {
 8006460:	e7a3      	b.n	80063aa <main+0x6a>
 8006462:	bf00      	nop
 8006464:	10624dd3 	.word	0x10624dd3
 8006468:	0007a120 	.word	0x0007a120
 800646c:	00600080 	.word	0x00600080
 8006470:	00200040 	.word	0x00200040
 8006474:	08006489 	.word	0x08006489
 8006478:	20000068 	.word	0x20000068
 800647c:	080074dc 	.word	0x080074dc
 8006480:	20000069 	.word	0x20000069
 8006484:	200004a8 	.word	0x200004a8

08006488 <can_callback>:
//====================================================================
//			CAN CALLBACK RECEPT
//====================================================================

void can_callback(void) //quand on recoit des instruction sur le receive
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b084      	sub	sp, #16
 800648c:	af00      	add	r7, sp, #0
	CAN_Message msg_rcv;

	can_Read(&msg_rcv);
 800648e:	463b      	mov	r3, r7
 8006490:	4618      	mov	r0, r3
 8006492:	f7ff f9ff 	bl	8005894 <can_Read>

	if (msg_rcv.id == ID_4){
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	2b04      	cmp	r3, #4
 800649a:	d102      	bne.n	80064a2 <can_callback+0x1a>
		turnMotorOn = msg_rcv.data[0]; //motor_mode 0-DESACTIVE 1-ACTIVE (NORMAL MODE) 2- MOTOR SPEED = ANEM
 800649c:	793a      	ldrb	r2, [r7, #4]
 800649e:	4b03      	ldr	r3, [pc, #12]	; (80064ac <can_callback+0x24>)
 80064a0:	701a      	strb	r2, [r3, #0]
	 }
}
 80064a2:	bf00      	nop
 80064a4:	3710      	adds	r7, #16
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}
 80064aa:	bf00      	nop
 80064ac:	20000069 	.word	0x20000069

080064b0 <HAL_TIM_PeriodElapsedCallback>:
//====================================================================
//			TIMER CALLBACK PERIOD
//====================================================================

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
	anem_speed=anemo_GetCount();
 80064b8:	f7ff f8a6 	bl	8005608 <anemo_GetCount>
 80064bc:	4603      	mov	r3, r0
 80064be:	b2da      	uxtb	r2, r3
 80064c0:	4b03      	ldr	r3, [pc, #12]	; (80064d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80064c2:	701a      	strb	r2, [r3, #0]
	anemo_ResetCount();
 80064c4:	f7ff f8aa 	bl	800561c <anemo_ResetCount>
}
 80064c8:	bf00      	nop
 80064ca:	3708      	adds	r7, #8
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	20000068 	.word	0x20000068

080064d4 <HAL_MspInit>:
void HAL_UARTDXLMspInit(void);
void HAL_GPIO_PA10_MspInit(void);

//===================================================================
void HAL_MspInit(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
	HAL_UARTCOM_MspInit();
 80064d8:	f000 f812 	bl	8006500 <HAL_UARTCOM_MspInit>

	HAL_CANBUS_MspInit();
 80064dc:	f000 f896 	bl	800660c <HAL_CANBUS_MspInit>
	//HAL_spi_MspInit();
	HAL_timer1_MspInit();
 80064e0:	f000 f8fa 	bl	80066d8 <HAL_timer1_MspInit>
	HAL_tickTimer_MspInit();
 80064e4:	f000 f93a 	bl	800675c <HAL_tickTimer_MspInit>
	HAL_pushButton_MspInit();
 80064e8:	f000 f9d6 	bl	8006898 <HAL_pushButton_MspInit>
	HAL_vl6180x_GPIO1_MspInit();
 80064ec:	f000 f9f8 	bl	80068e0 <HAL_vl6180x_GPIO1_MspInit>
	HAL_i2c1_MspInit();
 80064f0:	f000 f952 	bl	8006798 <HAL_i2c1_MspInit>
	HAL_UARTDXLMspInit();
 80064f4:	f000 f840 	bl	8006578 <HAL_UARTDXLMspInit>
	HAL_GPIO_PA10_MspInit();
 80064f8:	f000 fa20 	bl	800693c <HAL_GPIO_PA10_MspInit>
}
 80064fc:	bf00      	nop
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_UARTCOM_MspInit>:
// TX --> PA2
// RX --> PA3
//===================================================================

void HAL_UARTCOM_MspInit(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006506:	4b1a      	ldr	r3, [pc, #104]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	4a19      	ldr	r2, [pc, #100]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 800650c:	f043 0304 	orr.w	r3, r3, #4
 8006510:	6193      	str	r3, [r2, #24]
 8006512:	4b17      	ldr	r3, [pc, #92]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	607b      	str	r3, [r7, #4]
 800651c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 800651e:	4b14      	ldr	r3, [pc, #80]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 8006520:	69db      	ldr	r3, [r3, #28]
 8006522:	4a13      	ldr	r2, [pc, #76]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 8006524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006528:	61d3      	str	r3, [r2, #28]
 800652a:	4b11      	ldr	r3, [pc, #68]	; (8006570 <HAL_UARTCOM_MspInit+0x70>)
 800652c:	69db      	ldr	r3, [r3, #28]
 800652e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006532:	603b      	str	r3, [r7, #0]
 8006534:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_2;		// USART 2 TX PIN
 8006536:	2304      	movs	r3, #4
 8006538:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800653a:	2302      	movs	r3, #2
 800653c:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800653e:	2301      	movs	r3, #1
 8006540:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006542:	2303      	movs	r3, #3
 8006544:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006546:	f107 0308 	add.w	r3, r7, #8
 800654a:	4619      	mov	r1, r3
 800654c:	4809      	ldr	r0, [pc, #36]	; (8006574 <HAL_UARTCOM_MspInit+0x74>)
 800654e:	f7fb fce1 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin =  GPIO_PIN_3;			// USART 2 RX PIN
 8006552:	2308      	movs	r3, #8
 8006554:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8006556:	2300      	movs	r3, #0
 8006558:	60fb      	str	r3, [r7, #12]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800655a:	f107 0308 	add.w	r3, r7, #8
 800655e:	4619      	mov	r1, r3
 8006560:	4804      	ldr	r0, [pc, #16]	; (8006574 <HAL_UARTCOM_MspInit+0x74>)
 8006562:	f7fb fcd7 	bl	8001f14 <HAL_GPIO_Init>
}
 8006566:	bf00      	nop
 8006568:	3718      	adds	r7, #24
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	40021000 	.word	0x40021000
 8006574:	40010800 	.word	0x40010800

08006578 <HAL_UARTDXLMspInit>:

void HAL_UARTDXLMspInit(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800657e:	4b21      	ldr	r3, [pc, #132]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 8006580:	699b      	ldr	r3, [r3, #24]
 8006582:	4a20      	ldr	r2, [pc, #128]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 8006584:	f043 0304 	orr.w	r3, r3, #4
 8006588:	6193      	str	r3, [r2, #24]
 800658a:	4b1e      	ldr	r3, [pc, #120]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	f003 0304 	and.w	r3, r3, #4
 8006592:	60fb      	str	r3, [r7, #12]
 8006594:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006596:	4b1b      	ldr	r3, [pc, #108]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 8006598:	699b      	ldr	r3, [r3, #24]
 800659a:	4a1a      	ldr	r2, [pc, #104]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 800659c:	f043 0308 	orr.w	r3, r3, #8
 80065a0:	6193      	str	r3, [r2, #24]
 80065a2:	4b18      	ldr	r3, [pc, #96]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	f003 0308 	and.w	r3, r3, #8
 80065aa:	60bb      	str	r3, [r7, #8]
 80065ac:	68bb      	ldr	r3, [r7, #8]
	         GPIO_InitStruct.Pull = GPIO_NOPULL;
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
*/


	  __HAL_RCC_USART1_CLK_ENABLE();
 80065ae:	4b15      	ldr	r3, [pc, #84]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	4a14      	ldr	r2, [pc, #80]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 80065b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065b8:	6193      	str	r3, [r2, #24]
 80065ba:	4b12      	ldr	r3, [pc, #72]	; (8006604 <HAL_UARTDXLMspInit+0x8c>)
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065c2:	607b      	str	r3, [r7, #4]
 80065c4:	687b      	ldr	r3, [r7, #4]

	  	         GPIO_InitStruct.Pin = GPIO_PIN_9;
 80065c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065ca:	613b      	str	r3, [r7, #16]
	  	         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065cc:	2302      	movs	r3, #2
 80065ce:	617b      	str	r3, [r7, #20]
	  	         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065d0:	2303      	movs	r3, #3
 80065d2:	61fb      	str	r3, [r7, #28]
	  	         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065d4:	f107 0310 	add.w	r3, r7, #16
 80065d8:	4619      	mov	r1, r3
 80065da:	480b      	ldr	r0, [pc, #44]	; (8006608 <HAL_UARTDXLMspInit+0x90>)
 80065dc:	f7fb fc9a 	bl	8001f14 <HAL_GPIO_Init>

	  	         GPIO_InitStruct.Pin = GPIO_PIN_10;
 80065e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065e4:	613b      	str	r3, [r7, #16]
	  	         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065e6:	2300      	movs	r3, #0
 80065e8:	617b      	str	r3, [r7, #20]
	  	         GPIO_InitStruct.Pull = GPIO_PULLUP;
 80065ea:	2301      	movs	r3, #1
 80065ec:	61bb      	str	r3, [r7, #24]
	  	         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80065ee:	f107 0310 	add.w	r3, r7, #16
 80065f2:	4619      	mov	r1, r3
 80065f4:	4804      	ldr	r0, [pc, #16]	; (8006608 <HAL_UARTDXLMspInit+0x90>)
 80065f6:	f7fb fc8d 	bl	8001f14 <HAL_GPIO_Init>

	   	//  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
	   	//  HAL_NVIC_EnableIRQ(USART3_IRQn);

}
 80065fa:	bf00      	nop
 80065fc:	3720      	adds	r7, #32
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
 8006602:	bf00      	nop
 8006604:	40021000 	.word	0x40021000
 8006608:	40010800 	.word	0x40010800

0800660c <HAL_CANBUS_MspInit>:
// CAN1 alternate function remapping
// RX PA11	PB8	(PD0)
// TX PA12	PB9	(PD1)
//===================================================================
void HAL_CANBUS_MspInit(void)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b088      	sub	sp, #32
 8006610:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStruct;

	  __HAL_RCC_CAN1_CLK_ENABLE();
 8006612:	4b2e      	ldr	r3, [pc, #184]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	4a2d      	ldr	r2, [pc, #180]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006618:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800661c:	61d3      	str	r3, [r2, #28]
 800661e:	4b2b      	ldr	r3, [pc, #172]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006620:	69db      	ldr	r3, [r3, #28]
 8006622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006626:	60bb      	str	r3, [r7, #8]
 8006628:	68bb      	ldr	r3, [r7, #8]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800662a:	4b28      	ldr	r3, [pc, #160]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	4a27      	ldr	r2, [pc, #156]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006630:	f043 0304 	orr.w	r3, r3, #4
 8006634:	6193      	str	r3, [r2, #24]
 8006636:	4b25      	ldr	r3, [pc, #148]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	f003 0304 	and.w	r3, r3, #4
 800663e:	607b      	str	r3, [r7, #4]
 8006640:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_CAN1_1();
 8006642:	4b23      	ldr	r3, [pc, #140]	; (80066d0 <HAL_CANBUS_MspInit+0xc4>)
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	61fb      	str	r3, [r7, #28]
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800664e:	61fb      	str	r3, [r7, #28]
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006656:	61fb      	str	r3, [r7, #28]
 8006658:	4a1d      	ldr	r2, [pc, #116]	; (80066d0 <HAL_CANBUS_MspInit+0xc4>)
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	6053      	str	r3, [r2, #4]
	  __HAL_RCC_AFIO_CLK_ENABLE();
 800665e:	4b1b      	ldr	r3, [pc, #108]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	4a1a      	ldr	r2, [pc, #104]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 8006664:	f043 0301 	orr.w	r3, r3, #1
 8006668:	6193      	str	r3, [r2, #24]
 800666a:	4b18      	ldr	r3, [pc, #96]	; (80066cc <HAL_CANBUS_MspInit+0xc0>)
 800666c:	699b      	ldr	r3, [r3, #24]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	603b      	str	r3, [r7, #0]
 8006674:	683b      	ldr	r3, [r7, #0]

	  /* CAN1 TX GPIO pin configuration --> PA_12 */
	  GPIO_InitStruct.Pin =  GPIO_PIN_12;		//CANx_TX_PIN;
 8006676:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800667a:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800667c:	2302      	movs	r3, #2
 800667e:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006680:	2303      	movs	r3, #3
 8006682:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006684:	2301      	movs	r3, #1
 8006686:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006688:	f107 030c 	add.w	r3, r7, #12
 800668c:	4619      	mov	r1, r3
 800668e:	4811      	ldr	r0, [pc, #68]	; (80066d4 <HAL_CANBUS_MspInit+0xc8>)
 8006690:	f7fb fc40 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_11;		//CANx_RX_PIN;
 8006694:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006698:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;	//GPIO_MODE_AF_PP;
 800669a:	2300      	movs	r3, #0
 800669c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800669e:	2303      	movs	r3, #3
 80066a0:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;		//GPIO_PULLUP;
 80066a2:	2300      	movs	r3, #0
 80066a4:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066a6:	f107 030c 	add.w	r3, r7, #12
 80066aa:	4619      	mov	r1, r3
 80066ac:	4809      	ldr	r0, [pc, #36]	; (80066d4 <HAL_CANBUS_MspInit+0xc8>)
 80066ae:	f7fb fc31 	bl	8001f14 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80066b2:	2200      	movs	r2, #0
 80066b4:	2105      	movs	r1, #5
 80066b6:	2014      	movs	r0, #20
 80066b8:	f7fb fb4f 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80066bc:	2014      	movs	r0, #20
 80066be:	f7fb fb68 	bl	8001d92 <HAL_NVIC_EnableIRQ>

}
 80066c2:	bf00      	nop
 80066c4:	3720      	adds	r7, #32
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	40021000 	.word	0x40021000
 80066d0:	40010000 	.word	0x40010000
 80066d4:	40010800 	.word	0x40010800

080066d8 <HAL_timer1_MspInit>:
//===================================================================
//			TIMER 1 Anemometer
// TIM_CLK		--> 	PA8 (PWM1_1)
//===================================================================
void HAL_timer1_MspInit(void)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b088      	sub	sp, #32
 80066dc:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	   __HAL_RCC_TIM1_CLK_ENABLE();
 80066de:	4b1c      	ldr	r3, [pc, #112]	; (8006750 <HAL_timer1_MspInit+0x78>)
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	4a1b      	ldr	r2, [pc, #108]	; (8006750 <HAL_timer1_MspInit+0x78>)
 80066e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80066e8:	6193      	str	r3, [r2, #24]
 80066ea:	4b19      	ldr	r3, [pc, #100]	; (8006750 <HAL_timer1_MspInit+0x78>)
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066f2:	60bb      	str	r3, [r7, #8]
 80066f4:	68bb      	ldr	r3, [r7, #8]
	   __HAL_RCC_GPIOA_CLK_ENABLE();
 80066f6:	4b16      	ldr	r3, [pc, #88]	; (8006750 <HAL_timer1_MspInit+0x78>)
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	4a15      	ldr	r2, [pc, #84]	; (8006750 <HAL_timer1_MspInit+0x78>)
 80066fc:	f043 0304 	orr.w	r3, r3, #4
 8006700:	6193      	str	r3, [r2, #24]
 8006702:	4b13      	ldr	r3, [pc, #76]	; (8006750 <HAL_timer1_MspInit+0x78>)
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	607b      	str	r3, [r7, #4]
 800670c:	687b      	ldr	r3, [r7, #4]

	   __HAL_AFIO_REMAP_TIM1_DISABLE();
 800670e:	4b11      	ldr	r3, [pc, #68]	; (8006754 <HAL_timer1_MspInit+0x7c>)
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	61fb      	str	r3, [r7, #28]
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800671a:	61fb      	str	r3, [r7, #28]
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006722:	61fb      	str	r3, [r7, #28]
 8006724:	4a0b      	ldr	r2, [pc, #44]	; (8006754 <HAL_timer1_MspInit+0x7c>)
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	6053      	str	r3, [r2, #4]

	  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800672a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800672e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006730:	2300      	movs	r3, #0
 8006732:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006734:	2301      	movs	r3, #1
 8006736:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006738:	2302      	movs	r3, #2
 800673a:	61bb      	str	r3, [r7, #24]

 	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800673c:	f107 030c 	add.w	r3, r7, #12
 8006740:	4619      	mov	r1, r3
 8006742:	4805      	ldr	r0, [pc, #20]	; (8006758 <HAL_timer1_MspInit+0x80>)
 8006744:	f7fb fbe6 	bl	8001f14 <HAL_GPIO_Init>
}
 8006748:	bf00      	nop
 800674a:	3720      	adds	r7, #32
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}
 8006750:	40021000 	.word	0x40021000
 8006754:	40010000 	.word	0x40010000
 8006758:	40010800 	.word	0x40010800

0800675c <HAL_tickTimer_MspInit>:

//===================================================================
//			TIMER 3 TickTimer
//===================================================================
void HAL_tickTimer_MspInit(void)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8006762:	4b0c      	ldr	r3, [pc, #48]	; (8006794 <HAL_tickTimer_MspInit+0x38>)
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	4a0b      	ldr	r2, [pc, #44]	; (8006794 <HAL_tickTimer_MspInit+0x38>)
 8006768:	f043 0302 	orr.w	r3, r3, #2
 800676c:	61d3      	str	r3, [r2, #28]
 800676e:	4b09      	ldr	r3, [pc, #36]	; (8006794 <HAL_tickTimer_MspInit+0x38>)
 8006770:	69db      	ldr	r3, [r3, #28]
 8006772:	f003 0302 	and.w	r3, r3, #2
 8006776:	607b      	str	r3, [r7, #4]
 8006778:	687b      	ldr	r3, [r7, #4]
	  HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 800677a:	2200      	movs	r2, #0
 800677c:	2103      	movs	r1, #3
 800677e:	201d      	movs	r0, #29
 8006780:	f7fb faeb 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006784:	201d      	movs	r0, #29
 8006786:	f7fb fb04 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	40021000 	.word	0x40021000

08006798 <HAL_i2c1_MspInit>:
//			I2C1
// PB8 : I2C1 SCL
// PB9 : I2C1 SDA
//===================================================================
void HAL_i2c1_MspInit(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b08a      	sub	sp, #40	; 0x28
 800679c:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef  GPIO_InitStruct;

	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800679e:	4b3b      	ldr	r3, [pc, #236]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	4a3a      	ldr	r2, [pc, #232]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067a4:	f043 0304 	orr.w	r3, r3, #4
 80067a8:	6193      	str	r3, [r2, #24]
 80067aa:	4b38      	ldr	r3, [pc, #224]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	f003 0304 	and.w	r3, r3, #4
 80067b2:	613b      	str	r3, [r7, #16]
 80067b4:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80067b6:	4b35      	ldr	r3, [pc, #212]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	4a34      	ldr	r2, [pc, #208]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067bc:	f043 0308 	orr.w	r3, r3, #8
 80067c0:	6193      	str	r3, [r2, #24]
 80067c2:	4b32      	ldr	r3, [pc, #200]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067c4:	699b      	ldr	r3, [r3, #24]
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80067ce:	4b2f      	ldr	r3, [pc, #188]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	4a2e      	ldr	r2, [pc, #184]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067d4:	f043 0310 	orr.w	r3, r3, #16
 80067d8:	6193      	str	r3, [r2, #24]
 80067da:	4b2c      	ldr	r3, [pc, #176]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	f003 0310 	and.w	r3, r3, #16
 80067e2:	60bb      	str	r3, [r7, #8]
 80067e4:	68bb      	ldr	r3, [r7, #8]

	  __HAL_RCC_AFIO_CLK_ENABLE();
 80067e6:	4b29      	ldr	r3, [pc, #164]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	4a28      	ldr	r2, [pc, #160]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067ec:	f043 0301 	orr.w	r3, r3, #1
 80067f0:	6193      	str	r3, [r2, #24]
 80067f2:	4b26      	ldr	r3, [pc, #152]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 80067f4:	699b      	ldr	r3, [r3, #24]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	607b      	str	r3, [r7, #4]
 80067fc:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_I2C1_ENABLE();
 80067fe:	4b24      	ldr	r3, [pc, #144]	; (8006890 <HAL_i2c1_MspInit+0xf8>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	627b      	str	r3, [r7, #36]	; 0x24
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800680a:	627b      	str	r3, [r7, #36]	; 0x24
 800680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680e:	f043 0302 	orr.w	r3, r3, #2
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
 8006814:	4a1e      	ldr	r2, [pc, #120]	; (8006890 <HAL_i2c1_MspInit+0xf8>)
 8006816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006818:	6053      	str	r3, [r2, #4]

	  __HAL_RCC_I2C1_CLK_ENABLE();
 800681a:	4b1c      	ldr	r3, [pc, #112]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	4a1b      	ldr	r2, [pc, #108]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 8006820:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006824:	61d3      	str	r3, [r2, #28]
 8006826:	4b19      	ldr	r3, [pc, #100]	; (800688c <HAL_i2c1_MspInit+0xf4>)
 8006828:	69db      	ldr	r3, [r3, #28]
 800682a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800682e:	603b      	str	r3, [r7, #0]
 8006830:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_8;
 8006832:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006836:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8006838:	2312      	movs	r3, #18
 800683a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800683c:	2301      	movs	r3, #1
 800683e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006840:	2303      	movs	r3, #3
 8006842:	623b      	str	r3, [r7, #32]

	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8006844:	f107 0314 	add.w	r3, r7, #20
 8006848:	4619      	mov	r1, r3
 800684a:	4812      	ldr	r0, [pc, #72]	; (8006894 <HAL_i2c1_MspInit+0xfc>)
 800684c:	f7fb fb62 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin       = GPIO_PIN_9;
 8006850:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006854:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8006856:	f107 0314 	add.w	r3, r7, #20
 800685a:	4619      	mov	r1, r3
 800685c:	480d      	ldr	r0, [pc, #52]	; (8006894 <HAL_i2c1_MspInit+0xfc>)
 800685e:	f7fb fb59 	bl	8001f14 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 4, 1);
 8006862:	2201      	movs	r2, #1
 8006864:	2104      	movs	r1, #4
 8006866:	2020      	movs	r0, #32
 8006868:	f7fb fa77 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800686c:	2020      	movs	r0, #32
 800686e:	f7fb fa90 	bl	8001d92 <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 4, 2);
 8006872:	2202      	movs	r2, #2
 8006874:	2104      	movs	r1, #4
 8006876:	201f      	movs	r0, #31
 8006878:	f7fb fa6f 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800687c:	201f      	movs	r0, #31
 800687e:	f7fb fa88 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 8006882:	bf00      	nop
 8006884:	3728      	adds	r7, #40	; 0x28
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	40021000 	.word	0x40021000
 8006890:	40010000 	.word	0x40010000
 8006894:	40010c00 	.word	0x40010c00

08006898 <HAL_pushButton_MspInit>:
//===================================================================
//			GPIO USER PUSH BUTTON
// PC13
//===================================================================
void HAL_pushButton_MspInit(void)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b086      	sub	sp, #24
 800689c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800689e:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <HAL_pushButton_MspInit+0x40>)
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	4a0d      	ldr	r2, [pc, #52]	; (80068d8 <HAL_pushButton_MspInit+0x40>)
 80068a4:	f043 0310 	orr.w	r3, r3, #16
 80068a8:	6193      	str	r3, [r2, #24]
 80068aa:	4b0b      	ldr	r3, [pc, #44]	; (80068d8 <HAL_pushButton_MspInit+0x40>)
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	f003 0310 	and.w	r3, r3, #16
 80068b2:	607b      	str	r3, [r7, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : PC13 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80068b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80068ba:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068c0:	2300      	movs	r3, #0
 80068c2:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80068c4:	f107 0308 	add.w	r3, r7, #8
 80068c8:	4619      	mov	r1, r3
 80068ca:	4804      	ldr	r0, [pc, #16]	; (80068dc <HAL_pushButton_MspInit+0x44>)
 80068cc:	f7fb fb22 	bl	8001f14 <HAL_GPIO_Init>
}
 80068d0:	bf00      	nop
 80068d2:	3718      	adds	r7, #24
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	40021000 	.word	0x40021000
 80068dc:	40011000 	.word	0x40011000

080068e0 <HAL_vl6180x_GPIO1_MspInit>:
//===================================================================
//			vl6180x_GPIO1
// PB0 = INT
//===================================================================
void HAL_vl6180x_GPIO1_MspInit(void)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b086      	sub	sp, #24
 80068e4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068e6:	4b12      	ldr	r3, [pc, #72]	; (8006930 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	4a11      	ldr	r2, [pc, #68]	; (8006930 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80068ec:	f043 0308 	orr.w	r3, r3, #8
 80068f0:	6193      	str	r3, [r2, #24]
 80068f2:	4b0f      	ldr	r3, [pc, #60]	; (8006930 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	f003 0308 	and.w	r3, r3, #8
 80068fa:	607b      	str	r3, [r7, #4]
 80068fc:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80068fe:	2301      	movs	r3, #1
 8006900:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006902:	4b0c      	ldr	r3, [pc, #48]	; (8006934 <HAL_vl6180x_GPIO1_MspInit+0x54>)
 8006904:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006906:	2300      	movs	r3, #0
 8006908:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800690a:	f107 0308 	add.w	r3, r7, #8
 800690e:	4619      	mov	r1, r3
 8006910:	4809      	ldr	r0, [pc, #36]	; (8006938 <HAL_vl6180x_GPIO1_MspInit+0x58>)
 8006912:	f7fb faff 	bl	8001f14 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 1);
 8006916:	2201      	movs	r2, #1
 8006918:	2107      	movs	r1, #7
 800691a:	2006      	movs	r0, #6
 800691c:	f7fb fa1d 	bl	8001d5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006920:	2006      	movs	r0, #6
 8006922:	f7fb fa36 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 8006926:	bf00      	nop
 8006928:	3718      	adds	r7, #24
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	40021000 	.word	0x40021000
 8006934:	10110000 	.word	0x10110000
 8006938:	40010c00 	.word	0x40010c00

0800693c <HAL_GPIO_PA10_MspInit>:


void HAL_GPIO_PA10_MspInit(void)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006942:	4b0e      	ldr	r3, [pc, #56]	; (800697c <HAL_GPIO_PA10_MspInit+0x40>)
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	4a0d      	ldr	r2, [pc, #52]	; (800697c <HAL_GPIO_PA10_MspInit+0x40>)
 8006948:	f043 0304 	orr.w	r3, r3, #4
 800694c:	6193      	str	r3, [r2, #24]
 800694e:	4b0b      	ldr	r3, [pc, #44]	; (800697c <HAL_GPIO_PA10_MspInit+0x40>)
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	f003 0304 	and.w	r3, r3, #4
 8006956:	607b      	str	r3, [r7, #4]
 8006958:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800695a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800695e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006960:	2301      	movs	r3, #1
 8006962:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006964:	2300      	movs	r3, #0
 8006966:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006968:	f107 0308 	add.w	r3, r7, #8
 800696c:	4619      	mov	r1, r3
 800696e:	4804      	ldr	r0, [pc, #16]	; (8006980 <HAL_GPIO_PA10_MspInit+0x44>)
 8006970:	f7fb fad0 	bl	8001f14 <HAL_GPIO_Init>


}
 8006974:	bf00      	nop
 8006976:	3718      	adds	r7, #24
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}
 800697c:	40021000 	.word	0x40021000
 8006980:	40010800 	.word	0x40010800

08006984 <NMI_Handler>:
//===================================================================
// Cortex-M3 Processor Exceptions Handlers
//===================================================================

void NMI_Handler(void)
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
}
 8006988:	bf00      	nop
 800698a:	46bd      	mov	sp, r7
 800698c:	bc80      	pop	{r7}
 800698e:	4770      	bx	lr

08006990 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8006990:	b480      	push	{r7}
 8006992:	af00      	add	r7, sp, #0
  while (1)
 8006994:	e7fe      	b.n	8006994 <HardFault_Handler+0x4>

08006996 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8006996:	b480      	push	{r7}
 8006998:	af00      	add	r7, sp, #0
  while (1)
 800699a:	e7fe      	b.n	800699a <MemManage_Handler+0x4>

0800699c <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 800699c:	b480      	push	{r7}
 800699e:	af00      	add	r7, sp, #0
  while (1)
 80069a0:	e7fe      	b.n	80069a0 <BusFault_Handler+0x4>

080069a2 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 80069a2:	b480      	push	{r7}
 80069a4:	af00      	add	r7, sp, #0
  while (1)
 80069a6:	e7fe      	b.n	80069a6 <UsageFault_Handler+0x4>

080069a8 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
}
 80069ac:	bf00      	nop
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bc80      	pop	{r7}
 80069b2:	4770      	bx	lr

080069b4 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80069b4:	b480      	push	{r7}
 80069b6:	af00      	add	r7, sp, #0
}
 80069b8:	bf00      	nop
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bc80      	pop	{r7}
 80069be:	4770      	bx	lr

080069c0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80069c0:	b480      	push	{r7}
 80069c2:	af00      	add	r7, sp, #0
}
 80069c4:	bf00      	nop
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bc80      	pop	{r7}
 80069ca:	4770      	bx	lr

080069cc <SysTick_Handler>:

void SysTick_Handler(void)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80069d0:	f7fa faa4 	bl	8000f1c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80069d4:	f7fb fa22 	bl	8001e1c <HAL_SYSTICK_IRQHandler>
}
 80069d8:	bf00      	nop
 80069da:	bd80      	pop	{r7, pc}

080069dc <EXTI0_IRQHandler>:
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32f1xx.s).                                               */
//==============================================================================

void EXTI0_IRQHandler(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80069e0:	2001      	movs	r0, #1
 80069e2:	f7fb fc37 	bl	8002254 <HAL_GPIO_EXTI_IRQHandler>
}
 80069e6:	bf00      	nop
 80069e8:	bd80      	pop	{r7, pc}
	...

080069ec <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80069f0:	4802      	ldr	r0, [pc, #8]	; (80069fc <I2C1_EV_IRQHandler+0x10>)
 80069f2:	f7fb fd61 	bl	80024b8 <HAL_I2C_EV_IRQHandler>
}
 80069f6:	bf00      	nop
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	20000244 	.word	0x20000244

08006a00 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8006a04:	4802      	ldr	r0, [pc, #8]	; (8006a10 <I2C1_ER_IRQHandler+0x10>)
 8006a06:	f7fb fe5b 	bl	80026c0 <HAL_I2C_ER_IRQHandler>
}
 8006a0a:	bf00      	nop
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	20000244 	.word	0x20000244

08006a14 <USB_LP_CAN1_RX0_IRQHandler>:

void USB_LP_CAN1_RX0_IRQHandler(void) {
 8006a14:	b580      	push	{r7, lr}
 8006a16:	af00      	add	r7, sp, #0
    HAL_CAN_IRQHandler(&CanHandle);
 8006a18:	4802      	ldr	r0, [pc, #8]	; (8006a24 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8006a1a:	f7fa fe4b 	bl	80016b4 <HAL_CAN_IRQHandler>
}
 8006a1e:	bf00      	nop
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	20000194 	.word	0x20000194

08006a28 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle_period);
 8006a2c:	4802      	ldr	r0, [pc, #8]	; (8006a38 <TIM3_IRQHandler+0x10>)
 8006a2e:	f7fd fbe9 	bl	8004204 <HAL_TIM_IRQHandler>
}
 8006a32:	bf00      	nop
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	200004c8 	.word	0x200004c8

08006a3c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&UartDxlHandle);
 8006a40:	4802      	ldr	r0, [pc, #8]	; (8006a4c <USART3_IRQHandler+0x10>)
 8006a42:	f7fe fa11 	bl	8004e68 <HAL_UART_IRQHandler>
}
 8006a46:	bf00      	nop
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	20000090 	.word	0x20000090

08006a50 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&Uart2Handle);
 8006a54:	4802      	ldr	r0, [pc, #8]	; (8006a60 <USART2_IRQHandler+0x10>)
 8006a56:	f7fe fa07 	bl	8004e68 <HAL_UART_IRQHandler>
}
 8006a5a:	bf00      	nop
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	200000e8 	.word	0x200000e8

08006a64 <systemClock_Config>:

#include "systemClock.h"


void systemClock_Config(void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b090      	sub	sp, #64	; 0x40
 8006a68:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct;
	 RCC_ClkInitTypeDef RCC_ClkInitStruct;

	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	61bb      	str	r3, [r7, #24]
	 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	62bb      	str	r3, [r7, #40]	; 0x28
	 RCC_OscInitStruct.HSICalibrationValue = 16;
 8006a72:	2310      	movs	r3, #16
 8006a74:	62fb      	str	r3, [r7, #44]	; 0x2c
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006a76:	2302      	movs	r3, #2
 8006a78:	637b      	str	r3, [r7, #52]	; 0x34
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	63bb      	str	r3, [r7, #56]	; 0x38
	 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006a7e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006a82:	63fb      	str	r3, [r7, #60]	; 0x3c
	 HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8006a84:	f107 0318 	add.w	r3, r7, #24
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f7fc ff4d 	bl	8003928 <HAL_RCC_OscConfig>

	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	607b      	str	r3, [r7, #4]
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006a92:	2302      	movs	r3, #2
 8006a94:	60bb      	str	r3, [r7, #8]
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006a96:	2300      	movs	r3, #0
 8006a98:	60fb      	str	r3, [r7, #12]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	613b      	str	r3, [r7, #16]
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	617b      	str	r3, [r7, #20]
	 HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 8006aa2:	1d3b      	adds	r3, r7, #4
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fd f9a2 	bl	8003df0 <HAL_RCC_ClockConfig>

	 HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006aac:	f7fd fb0a 	bl	80040c4 <HAL_RCC_GetHCLKFreq>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	4a0a      	ldr	r2, [pc, #40]	; (8006adc <systemClock_Config+0x78>)
 8006ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab8:	099b      	lsrs	r3, r3, #6
 8006aba:	4618      	mov	r0, r3
 8006abc:	f7fb f985 	bl	8001dca <HAL_SYSTICK_Config>
	 HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006ac0:	2004      	movs	r0, #4
 8006ac2:	f7fb f98f 	bl	8001de4 <HAL_SYSTICK_CLKSourceConfig>

	  /* SysTick_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	2100      	movs	r1, #0
 8006aca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ace:	f7fb f944 	bl	8001d5a <HAL_NVIC_SetPriority>

}
 8006ad2:	bf00      	nop
 8006ad4:	3740      	adds	r7, #64	; 0x40
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	10624dd3 	.word	0x10624dd3

08006ae0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006ae4:	4b15      	ldr	r3, [pc, #84]	; (8006b3c <SystemInit+0x5c>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a14      	ldr	r2, [pc, #80]	; (8006b3c <SystemInit+0x5c>)
 8006aea:	f043 0301 	orr.w	r3, r3, #1
 8006aee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8006af0:	4b12      	ldr	r3, [pc, #72]	; (8006b3c <SystemInit+0x5c>)
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	4911      	ldr	r1, [pc, #68]	; (8006b3c <SystemInit+0x5c>)
 8006af6:	4b12      	ldr	r3, [pc, #72]	; (8006b40 <SystemInit+0x60>)
 8006af8:	4013      	ands	r3, r2
 8006afa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006afc:	4b0f      	ldr	r3, [pc, #60]	; (8006b3c <SystemInit+0x5c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a0e      	ldr	r2, [pc, #56]	; (8006b3c <SystemInit+0x5c>)
 8006b02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006b0c:	4b0b      	ldr	r3, [pc, #44]	; (8006b3c <SystemInit+0x5c>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a0a      	ldr	r2, [pc, #40]	; (8006b3c <SystemInit+0x5c>)
 8006b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8006b18:	4b08      	ldr	r3, [pc, #32]	; (8006b3c <SystemInit+0x5c>)
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	4a07      	ldr	r2, [pc, #28]	; (8006b3c <SystemInit+0x5c>)
 8006b1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8006b22:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8006b24:	4b05      	ldr	r3, [pc, #20]	; (8006b3c <SystemInit+0x5c>)
 8006b26:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8006b2a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006b2c:	4b05      	ldr	r3, [pc, #20]	; (8006b44 <SystemInit+0x64>)
 8006b2e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006b32:	609a      	str	r2, [r3, #8]
#endif 
}
 8006b34:	bf00      	nop
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bc80      	pop	{r7}
 8006b3a:	4770      	bx	lr
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	f8ff0000 	.word	0xf8ff0000
 8006b44:	e000ed00 	.word	0xe000ed00

08006b48 <tickTimer_Init>:
//================================================
//		TIMER 3 INIT - period in ms
//================================================

void tickTimer_Init(int period)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b084      	sub	sp, #16
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
	unsigned int uwPrescalerValue;

	//Compute the prescaler value to have counter clock equal to 10 KHz */
	uwPrescalerValue = (unsigned int) ((SystemCoreClock / 10000) - 1);
 8006b50:	4b12      	ldr	r3, [pc, #72]	; (8006b9c <tickTimer_Init+0x54>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a12      	ldr	r2, [pc, #72]	; (8006ba0 <tickTimer_Init+0x58>)
 8006b56:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5a:	0b5b      	lsrs	r3, r3, #13
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	60fb      	str	r3, [r7, #12]

	TimHandle_period.Instance = TIM3;
 8006b60:	4b10      	ldr	r3, [pc, #64]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b62:	4a11      	ldr	r2, [pc, #68]	; (8006ba8 <tickTimer_Init+0x60>)
 8006b64:	601a      	str	r2, [r3, #0]

	TimHandle_period.Init.Period = 10*period;
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	4613      	mov	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	461a      	mov	r2, r3
 8006b72:	4b0c      	ldr	r3, [pc, #48]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b74:	60da      	str	r2, [r3, #12]
	TimHandle_period.Init.Prescaler = uwPrescalerValue;
 8006b76:	4a0b      	ldr	r2, [pc, #44]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6053      	str	r3, [r2, #4]
	TimHandle_period.Init.ClockDivision = 0;
 8006b7c:	4b09      	ldr	r3, [pc, #36]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	611a      	str	r2, [r3, #16]
	TimHandle_period.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b82:	4b08      	ldr	r3, [pc, #32]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	609a      	str	r2, [r3, #8]
	HAL_TIM_Base_Init(&TimHandle_period);
 8006b88:	4806      	ldr	r0, [pc, #24]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b8a:	f7fd faed 	bl	8004168 <HAL_TIM_Base_Init>

	HAL_TIM_Base_Start_IT(&TimHandle_period);
 8006b8e:	4805      	ldr	r0, [pc, #20]	; (8006ba4 <tickTimer_Init+0x5c>)
 8006b90:	f7fd fb1e 	bl	80041d0 <HAL_TIM_Base_Start_IT>
}
 8006b94:	bf00      	nop
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	20000008 	.word	0x20000008
 8006ba0:	d1b71759 	.word	0xd1b71759
 8006ba4:	200004c8 	.word	0x200004c8
 8006ba8:	40000400 	.word	0x40000400

08006bac <num2str>:
#include "util.h"

//=================================================================
void num2str(char *s, unsigned int number, unsigned int base, unsigned int size, int sp)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b089      	sub	sp, #36	; 0x24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
 8006bb8:	603b      	str	r3, [r7, #0]
        static char  hexChars[] = "0123456789ABCDEF";

        char *p=s;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	617b      	str	r3, [r7, #20]
        unsigned int i;
        char tmp;

        // get digits
        do {
                *s++=hexChars[number % base];
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	fbb3 f2f2 	udiv	r2, r3, r2
 8006bc6:	6879      	ldr	r1, [r7, #4]
 8006bc8:	fb01 f202 	mul.w	r2, r1, r2
 8006bcc:	1a9a      	subs	r2, r3, r2
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	1c59      	adds	r1, r3, #1
 8006bd2:	60f9      	str	r1, [r7, #12]
 8006bd4:	4935      	ldr	r1, [pc, #212]	; (8006cac <num2str+0x100>)
 8006bd6:	5c8a      	ldrb	r2, [r1, r2]
 8006bd8:	701a      	strb	r2, [r3, #0]
        } while (number /= base);
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be2:	60bb      	str	r3, [r7, #8]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e9      	bne.n	8006bbe <num2str+0x12>
        *s='\0';
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	701a      	strb	r2, [r3, #0]

        // reverse string
        cnt=s-p;
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	613b      	str	r3, [r7, #16]
        for (i=0;i<cnt/2;i++) {
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	61fb      	str	r3, [r7, #28]
 8006bfc:	e01a      	b.n	8006c34 <num2str+0x88>
                tmp=p[i]; p[i] = p[cnt-i-1]; p[cnt-i-1]=tmp;
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	4413      	add	r3, r2
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	76fb      	strb	r3, [r7, #27]
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	1ad3      	subs	r3, r2, r3
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	441a      	add	r2, r3
 8006c14:	6979      	ldr	r1, [r7, #20]
 8006c16:	69fb      	ldr	r3, [r7, #28]
 8006c18:	440b      	add	r3, r1
 8006c1a:	7812      	ldrb	r2, [r2, #0]
 8006c1c:	701a      	strb	r2, [r3, #0]
 8006c1e:	693a      	ldr	r2, [r7, #16]
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	1ad3      	subs	r3, r2, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4413      	add	r3, r2
 8006c2a:	7efa      	ldrb	r2, [r7, #27]
 8006c2c:	701a      	strb	r2, [r3, #0]
        for (i=0;i<cnt/2;i++) {
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	3301      	adds	r3, #1
 8006c32:	61fb      	str	r3, [r7, #28]
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	085b      	lsrs	r3, r3, #1
 8006c38:	69fa      	ldr	r2, [r7, #28]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d3df      	bcc.n	8006bfe <num2str+0x52>
        }

        // add extra space
        if (cnt<size) {
 8006c3e:	693a      	ldr	r2, [r7, #16]
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d22d      	bcs.n	8006ca2 <num2str+0xf6>
                for (i=cnt;i==0;i--)
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	61fb      	str	r3, [r7, #28]
 8006c4a:	e00e      	b.n	8006c6a <num2str+0xbe>
                		{p[i+size-cnt]=p[i];}
 8006c4c:	697a      	ldr	r2, [r7, #20]
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	441a      	add	r2, r3
 8006c52:	69f9      	ldr	r1, [r7, #28]
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	4419      	add	r1, r3
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	1acb      	subs	r3, r1, r3
 8006c5c:	6979      	ldr	r1, [r7, #20]
 8006c5e:	440b      	add	r3, r1
 8006c60:	7812      	ldrb	r2, [r2, #0]
 8006c62:	701a      	strb	r2, [r3, #0]
                for (i=cnt;i==0;i--)
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	3b01      	subs	r3, #1
 8006c68:	61fb      	str	r3, [r7, #28]
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d0ed      	beq.n	8006c4c <num2str+0xa0>
                if (sp) tmp=' '; else tmp='0';
 8006c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <num2str+0xd0>
 8006c76:	2320      	movs	r3, #32
 8006c78:	76fb      	strb	r3, [r7, #27]
 8006c7a:	e001      	b.n	8006c80 <num2str+0xd4>
 8006c7c:	2330      	movs	r3, #48	; 0x30
 8006c7e:	76fb      	strb	r3, [r7, #27]
                for (i=0;i<size-cnt;i++) p[i]=tmp;
 8006c80:	2300      	movs	r3, #0
 8006c82:	61fb      	str	r3, [r7, #28]
 8006c84:	e007      	b.n	8006c96 <num2str+0xea>
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	7efa      	ldrb	r2, [r7, #27]
 8006c8e:	701a      	strb	r2, [r3, #0]
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	3301      	adds	r3, #1
 8006c94:	61fb      	str	r3, [r7, #28]
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	69fa      	ldr	r2, [r7, #28]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d3f1      	bcc.n	8006c86 <num2str+0xda>
        }
}
 8006ca2:	bf00      	nop
 8006ca4:	3724      	adds	r7, #36	; 0x24
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bc80      	pop	{r7}
 8006caa:	4770      	bx	lr
 8006cac:	2000000c 	.word	0x2000000c

08006cb0 <str2num>:

//=================================================================
unsigned int str2num(char *s, unsigned base)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
	unsigned int u=0, d;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	617b      	str	r3, [r7, #20]
	char ch=*s++;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	1c5a      	adds	r2, r3, #1
 8006cc2:	607a      	str	r2, [r7, #4]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 8006cc8:	e02e      	b.n	8006d28 <str2num+0x78>
		if ((ch>='0') && (ch<='9')) d=ch-'0';
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	2b2f      	cmp	r3, #47	; 0x2f
 8006cce:	d906      	bls.n	8006cde <str2num+0x2e>
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
 8006cd2:	2b39      	cmp	r3, #57	; 0x39
 8006cd4:	d803      	bhi.n	8006cde <str2num+0x2e>
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
 8006cd8:	3b30      	subs	r3, #48	; 0x30
 8006cda:	613b      	str	r3, [r7, #16]
 8006cdc:	e018      	b.n	8006d10 <str2num+0x60>
		else if ((base==16) && (ch>='A') && (ch<='F')) d=ch-'A'+10;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	2b10      	cmp	r3, #16
 8006ce2:	d109      	bne.n	8006cf8 <str2num+0x48>
 8006ce4:	7bfb      	ldrb	r3, [r7, #15]
 8006ce6:	2b40      	cmp	r3, #64	; 0x40
 8006ce8:	d906      	bls.n	8006cf8 <str2num+0x48>
 8006cea:	7bfb      	ldrb	r3, [r7, #15]
 8006cec:	2b46      	cmp	r3, #70	; 0x46
 8006cee:	d803      	bhi.n	8006cf8 <str2num+0x48>
 8006cf0:	7bfb      	ldrb	r3, [r7, #15]
 8006cf2:	3b37      	subs	r3, #55	; 0x37
 8006cf4:	613b      	str	r3, [r7, #16]
 8006cf6:	e00b      	b.n	8006d10 <str2num+0x60>
		else if ((base==16) && (ch>='a') && (ch<='f')) d=ch-'a'+10;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	2b10      	cmp	r3, #16
 8006cfc:	d117      	bne.n	8006d2e <str2num+0x7e>
 8006cfe:	7bfb      	ldrb	r3, [r7, #15]
 8006d00:	2b60      	cmp	r3, #96	; 0x60
 8006d02:	d914      	bls.n	8006d2e <str2num+0x7e>
 8006d04:	7bfb      	ldrb	r3, [r7, #15]
 8006d06:	2b66      	cmp	r3, #102	; 0x66
 8006d08:	d811      	bhi.n	8006d2e <str2num+0x7e>
 8006d0a:	7bfb      	ldrb	r3, [r7, #15]
 8006d0c:	3b57      	subs	r3, #87	; 0x57
 8006d0e:	613b      	str	r3, [r7, #16]
		else break;
		u=d+base*u;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	fb02 f303 	mul.w	r3, r2, r3
 8006d18:	693a      	ldr	r2, [r7, #16]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	617b      	str	r3, [r7, #20]
		ch=*s++;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	607a      	str	r2, [r7, #4]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 8006d28:	7bfb      	ldrb	r3, [r7, #15]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1cd      	bne.n	8006cca <str2num+0x1a>
	}
	return u;
 8006d2e:	697b      	ldr	r3, [r7, #20]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	371c      	adds	r7, #28
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bc80      	pop	{r7}
 8006d38:	4770      	bx	lr

08006d3a <reverse>:

//=================================================================
void reverse(char *str, int len)
{
 8006d3a:	b480      	push	{r7}
 8006d3c:	b087      	sub	sp, #28
 8006d3e:	af00      	add	r7, sp, #0
 8006d40:	6078      	str	r0, [r7, #4]
 8006d42:	6039      	str	r1, [r7, #0]
    int i=0, j=len-1, temp;
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	613b      	str	r3, [r7, #16]
    while (i<j)
 8006d4e:	e018      	b.n	8006d82 <reverse+0x48>
    {
        temp = str[i];
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	4413      	add	r3, r2
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	441a      	add	r2, r3
 8006d60:	697b      	ldr	r3, [r7, #20]
 8006d62:	6879      	ldr	r1, [r7, #4]
 8006d64:	440b      	add	r3, r1
 8006d66:	7812      	ldrb	r2, [r2, #0]
 8006d68:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	4413      	add	r3, r2
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	b2d2      	uxtb	r2, r2
 8006d74:	701a      	strb	r2, [r3, #0]
        i++; j--;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	613b      	str	r3, [r7, #16]
    while (i<j)
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	dbe2      	blt.n	8006d50 <reverse+0x16>
    }
}
 8006d8a:	bf00      	nop
 8006d8c:	bf00      	nop
 8006d8e:	371c      	adds	r7, #28
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bc80      	pop	{r7}
 8006d94:	4770      	bx	lr
	...

08006d98 <intToStr>:

//=================================================================
int intToStr(int x, char str[], int d)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b086      	sub	sp, #24
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	60f8      	str	r0, [r7, #12]
 8006da0:	60b9      	str	r1, [r7, #8]
 8006da2:	607a      	str	r2, [r7, #4]
    int i = 0;
 8006da4:	2300      	movs	r3, #0
 8006da6:	617b      	str	r3, [r7, #20]
    while (x)
 8006da8:	e01d      	b.n	8006de6 <intToStr+0x4e>
    {
        str[i++] = (x%10) + '0';
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	4b1d      	ldr	r3, [pc, #116]	; (8006e24 <intToStr+0x8c>)
 8006dae:	fb83 1302 	smull	r1, r3, r3, r2
 8006db2:	1099      	asrs	r1, r3, #2
 8006db4:	17d3      	asrs	r3, r2, #31
 8006db6:	1ac9      	subs	r1, r1, r3
 8006db8:	460b      	mov	r3, r1
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	440b      	add	r3, r1
 8006dbe:	005b      	lsls	r3, r3, #1
 8006dc0:	1ad1      	subs	r1, r2, r3
 8006dc2:	b2ca      	uxtb	r2, r1
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	1c59      	adds	r1, r3, #1
 8006dc8:	6179      	str	r1, [r7, #20]
 8006dca:	4619      	mov	r1, r3
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	440b      	add	r3, r1
 8006dd0:	3230      	adds	r2, #48	; 0x30
 8006dd2:	b2d2      	uxtb	r2, r2
 8006dd4:	701a      	strb	r2, [r3, #0]
        x = x/10;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	4a12      	ldr	r2, [pc, #72]	; (8006e24 <intToStr+0x8c>)
 8006dda:	fb82 1203 	smull	r1, r2, r2, r3
 8006dde:	1092      	asrs	r2, r2, #2
 8006de0:	17db      	asrs	r3, r3, #31
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	60fb      	str	r3, [r7, #12]
    while (x)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d1de      	bne.n	8006daa <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8006dec:	e007      	b.n	8006dfe <intToStr+0x66>
        str[i++] = '0';
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	1c5a      	adds	r2, r3, #1
 8006df2:	617a      	str	r2, [r7, #20]
 8006df4:	461a      	mov	r2, r3
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	4413      	add	r3, r2
 8006dfa:	2230      	movs	r2, #48	; 0x30
 8006dfc:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	dbf3      	blt.n	8006dee <intToStr+0x56>

    reverse(str, i);
 8006e06:	6979      	ldr	r1, [r7, #20]
 8006e08:	68b8      	ldr	r0, [r7, #8]
 8006e0a:	f7ff ff96 	bl	8006d3a <reverse>
    str[i] = '\0';
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	4413      	add	r3, r2
 8006e14:	2200      	movs	r2, #0
 8006e16:	701a      	strb	r2, [r3, #0]
    return i;
 8006e18:	697b      	ldr	r3, [r7, #20]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3718      	adds	r7, #24
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	66666667 	.word	0x66666667

08006e28 <float2str>:
//=================================================================
void float2str( char *res, float n, int afterpoint)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b088      	sub	sp, #32
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8006e34:	68b8      	ldr	r0, [r7, #8]
 8006e36:	f7fa f805 	bl	8000e44 <__aeabi_f2iz>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8006e3e:	69f8      	ldr	r0, [r7, #28]
 8006e40:	f7f9 fe5c 	bl	8000afc <__aeabi_i2f>
 8006e44:	4603      	mov	r3, r0
 8006e46:	4619      	mov	r1, r3
 8006e48:	68b8      	ldr	r0, [r7, #8]
 8006e4a:	f7f9 fda1 	bl	8000990 <__aeabi_fsub>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 8006e52:	2200      	movs	r2, #0
 8006e54:	68f9      	ldr	r1, [r7, #12]
 8006e56:	69f8      	ldr	r0, [r7, #28]
 8006e58:	f7ff ff9e 	bl	8006d98 <intToStr>
 8006e5c:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d022      	beq.n	8006eaa <float2str+0x82>
    {
        res[i] = '.';  // add dot
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	4413      	add	r3, r2
 8006e6a:	222e      	movs	r2, #46	; 0x2e
 8006e6c:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter is needed
        // to handle cases like 233.007
        fpart = fpart * (float)myPow(10.0, afterpoint);
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	f04f 0000 	mov.w	r0, #0
 8006e74:	490f      	ldr	r1, [pc, #60]	; (8006eb4 <float2str+0x8c>)
 8006e76:	f000 f81f 	bl	8006eb8 <myPow>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4610      	mov	r0, r2
 8006e80:	4619      	mov	r1, r3
 8006e82:	f7f9 fd31 	bl	80008e8 <__aeabi_d2f>
 8006e86:	4603      	mov	r3, r0
 8006e88:	4619      	mov	r1, r3
 8006e8a:	69b8      	ldr	r0, [r7, #24]
 8006e8c:	f7f9 fe8a 	bl	8000ba4 <__aeabi_fmul>
 8006e90:	4603      	mov	r3, r0
 8006e92:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8006e94:	69b8      	ldr	r0, [r7, #24]
 8006e96:	f7f9 ffd5 	bl	8000e44 <__aeabi_f2iz>
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	4413      	add	r3, r2
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	f7ff ff77 	bl	8006d98 <intToStr>
    }
}
 8006eaa:	bf00      	nop
 8006eac:	3720      	adds	r7, #32
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	40240000 	.word	0x40240000

08006eb8 <myPow>:
//=================================================================
double myPow(double x, int n) {
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b088      	sub	sp, #32
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
    unsigned int p = abs(n);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	bfb8      	it	lt
 8006eca:	425b      	neglt	r3, r3
 8006ecc:	61fb      	str	r3, [r7, #28]
    double result = 1;
 8006ece:	f04f 0200 	mov.w	r2, #0
 8006ed2:	4b1b      	ldr	r3, [pc, #108]	; (8006f40 <myPow+0x88>)
 8006ed4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    while(p > 0)
 8006ed8:	e01b      	b.n	8006f12 <myPow+0x5a>
    {
        if(p & 1) // if bit is set
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	f003 0301 	and.w	r3, r3, #1
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d009      	beq.n	8006ef8 <myPow+0x40>
        {
            result = result * x;
 8006ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ee8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006eec:	f7f9 faea 	bl	80004c4 <__aeabi_dmul>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	e9c7 2304 	strd	r2, r3, [r7, #16]
        }
        p = p >> 1;
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	085b      	lsrs	r3, r3, #1
 8006efc:	61fb      	str	r3, [r7, #28]
        x = x * x;
 8006efe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006f06:	f7f9 fadd 	bl	80004c4 <__aeabi_dmul>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(p > 0)
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d1e0      	bne.n	8006eda <myPow+0x22>
    }

    if(n < 0)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	da09      	bge.n	8006f32 <myPow+0x7a>
    {
        return 1/result;
 8006f1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006f22:	f04f 0000 	mov.w	r0, #0
 8006f26:	4906      	ldr	r1, [pc, #24]	; (8006f40 <myPow+0x88>)
 8006f28:	f7f9 fbf6 	bl	8000718 <__aeabi_ddiv>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	e001      	b.n	8006f36 <myPow+0x7e>
    }
    return result;
 8006f32:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8006f36:	4610      	mov	r0, r2
 8006f38:	4619      	mov	r1, r3
 8006f3a:	3720      	adds	r7, #32
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	3ff00000 	.word	0x3ff00000

08006f44 <HAL_GPIO_EXTI_Callback>:
void SetDisplayString(const char *msg) {
    DISP_NextString=msg;
}
//============================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==GPIO_PIN_0)
 8006f4e:	88fb      	ldrh	r3, [r7, #6]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_GPIO_EXTI_Callback+0x14>
	{
		XNUCLEO6180XA1_UserIntHandler();
 8006f54:	f000 f812 	bl	8006f7c <XNUCLEO6180XA1_UserIntHandler>
	}
}
 8006f58:	bf00      	nop
 8006f5a:	3708      	adds	r7, #8
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <HAL_SYSTICK_Callback>:
//============================================================

void HAL_SYSTICK_Callback(void){
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
    g_TickCnt++;
 8006f64:	4b04      	ldr	r3, [pc, #16]	; (8006f78 <HAL_SYSTICK_Callback+0x18>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	4a03      	ldr	r2, [pc, #12]	; (8006f78 <HAL_SYSTICK_Callback+0x18>)
 8006f6c:	6013      	str	r3, [r2, #0]
}
 8006f6e:	bf00      	nop
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bc80      	pop	{r7}
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	20000084 	.word	0x20000084

08006f7c <XNUCLEO6180XA1_UserIntHandler>:
    return state;
}
//============================================================
volatile int IntrFired=0;
/* VL6180x shield user interrupt handler */
void XNUCLEO6180XA1_UserIntHandler(void){
 8006f7c:	b480      	push	{r7}
 8006f7e:	af00      	add	r7, sp, #0
    IntrFired ++;
 8006f80:	4b04      	ldr	r3, [pc, #16]	; (8006f94 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	4a03      	ldr	r2, [pc, #12]	; (8006f94 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 8006f88:	6013      	str	r3, [r2, #0]
}
 8006f8a:	bf00      	nop
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bc80      	pop	{r7}
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	2000007c 	.word	0x2000007c

08006f98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8006f98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8006f9a:	e003      	b.n	8006fa4 <LoopCopyDataInit>

08006f9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006f9c:	4b0b      	ldr	r3, [pc, #44]	; (8006fcc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006f9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006fa0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006fa2:	3104      	adds	r1, #4

08006fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006fa4:	480a      	ldr	r0, [pc, #40]	; (8006fd0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8006fa6:	4b0b      	ldr	r3, [pc, #44]	; (8006fd4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8006fa8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8006faa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006fac:	d3f6      	bcc.n	8006f9c <CopyDataInit>
  ldr r2, =_sbss
 8006fae:	4a0a      	ldr	r2, [pc, #40]	; (8006fd8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006fb0:	e002      	b.n	8006fb8 <LoopFillZerobss>

08006fb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006fb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006fb4:	f842 3b04 	str.w	r3, [r2], #4

08006fb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8006fb8:	4b08      	ldr	r3, [pc, #32]	; (8006fdc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8006fba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006fbc:	d3f9      	bcc.n	8006fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006fbe:	f7ff fd8f 	bl	8006ae0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006fc2:	f000 f80f 	bl	8006fe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006fc6:	f7ff f9bb 	bl	8006340 <main>
  bx lr
 8006fca:	4770      	bx	lr
  ldr r3, =_sidata
 8006fcc:	08007518 	.word	0x08007518
  ldr r0, =_sdata
 8006fd0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006fd4:	20000020 	.word	0x20000020
  ldr r2, =_sbss
 8006fd8:	20000020 	.word	0x20000020
  ldr r3, = _ebss
 8006fdc:	20000508 	.word	0x20000508

08006fe0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006fe0:	e7fe      	b.n	8006fe0 <ADC1_2_IRQHandler>
	...

08006fe4 <__libc_init_array>:
 8006fe4:	b570      	push	{r4, r5, r6, lr}
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	4d0c      	ldr	r5, [pc, #48]	; (800701c <__libc_init_array+0x38>)
 8006fea:	4c0d      	ldr	r4, [pc, #52]	; (8007020 <__libc_init_array+0x3c>)
 8006fec:	1b64      	subs	r4, r4, r5
 8006fee:	10a4      	asrs	r4, r4, #2
 8006ff0:	42a6      	cmp	r6, r4
 8006ff2:	d109      	bne.n	8007008 <__libc_init_array+0x24>
 8006ff4:	f000 f828 	bl	8007048 <_init>
 8006ff8:	2600      	movs	r6, #0
 8006ffa:	4d0a      	ldr	r5, [pc, #40]	; (8007024 <__libc_init_array+0x40>)
 8006ffc:	4c0a      	ldr	r4, [pc, #40]	; (8007028 <__libc_init_array+0x44>)
 8006ffe:	1b64      	subs	r4, r4, r5
 8007000:	10a4      	asrs	r4, r4, #2
 8007002:	42a6      	cmp	r6, r4
 8007004:	d105      	bne.n	8007012 <__libc_init_array+0x2e>
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	f855 3b04 	ldr.w	r3, [r5], #4
 800700c:	4798      	blx	r3
 800700e:	3601      	adds	r6, #1
 8007010:	e7ee      	b.n	8006ff0 <__libc_init_array+0xc>
 8007012:	f855 3b04 	ldr.w	r3, [r5], #4
 8007016:	4798      	blx	r3
 8007018:	3601      	adds	r6, #1
 800701a:	e7f2      	b.n	8007002 <__libc_init_array+0x1e>
 800701c:	08007510 	.word	0x08007510
 8007020:	08007510 	.word	0x08007510
 8007024:	08007510 	.word	0x08007510
 8007028:	08007514 	.word	0x08007514

0800702c <memcpy>:
 800702c:	440a      	add	r2, r1
 800702e:	4291      	cmp	r1, r2
 8007030:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007034:	d100      	bne.n	8007038 <memcpy+0xc>
 8007036:	4770      	bx	lr
 8007038:	b510      	push	{r4, lr}
 800703a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800703e:	4291      	cmp	r1, r2
 8007040:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007044:	d1f9      	bne.n	800703a <memcpy+0xe>
 8007046:	bd10      	pop	{r4, pc}

08007048 <_init>:
 8007048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704a:	bf00      	nop
 800704c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800704e:	bc08      	pop	{r3}
 8007050:	469e      	mov	lr, r3
 8007052:	4770      	bx	lr

08007054 <_fini>:
 8007054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007056:	bf00      	nop
 8007058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800705a:	bc08      	pop	{r3}
 800705c:	469e      	mov	lr, r3
 800705e:	4770      	bx	lr
