
KPL_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08008354  08008354  00009354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008510  08008510  0000a0bc  2**0
                  CONTENTS
  4 .ARM          00000008  08008510  08008510  00009510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008518  08008518  0000a0bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008518  08008518  00009518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800851c  0800851c  0000951c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000bc  20000000  08008520  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cf8  200000bc  080085dc  0000a0bc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004db4  080085dc  0000adb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017b26  00000000  00000000  0000a0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038b8  00000000  00000000  00021c12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  000254d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fdf  00000000  00000000  00026970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019419  00000000  00000000  0002794f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017815  00000000  00000000  00040d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098952  00000000  00000000  0005857d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0ecf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c1c  00000000  00000000  000f0f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000f6b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000bc 	.word	0x200000bc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800833c 	.word	0x0800833c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c0 	.word	0x200000c0
 80001dc:	0800833c 	.word	0x0800833c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b96a 	b.w	8000db8 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	460c      	mov	r4, r1
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d14e      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b08:	4694      	mov	ip, r2
 8000b0a:	458c      	cmp	ip, r1
 8000b0c:	4686      	mov	lr, r0
 8000b0e:	fab2 f282 	clz	r2, r2
 8000b12:	d962      	bls.n	8000bda <__udivmoddi4+0xde>
 8000b14:	b14a      	cbz	r2, 8000b2a <__udivmoddi4+0x2e>
 8000b16:	f1c2 0320 	rsb	r3, r2, #32
 8000b1a:	4091      	lsls	r1, r2
 8000b1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b20:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b24:	4319      	orrs	r1, r3
 8000b26:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b2e:	fa1f f68c 	uxth.w	r6, ip
 8000b32:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b36:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b3a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b3e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b42:	fb04 f106 	mul.w	r1, r4, r6
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b52:	f080 8112 	bcs.w	8000d7a <__udivmoddi4+0x27e>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 810f 	bls.w	8000d7a <__udivmoddi4+0x27e>
 8000b5c:	3c02      	subs	r4, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a59      	subs	r1, r3, r1
 8000b62:	fa1f f38e 	uxth.w	r3, lr
 8000b66:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b6a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b72:	fb00 f606 	mul.w	r6, r0, r6
 8000b76:	429e      	cmp	r6, r3
 8000b78:	d90a      	bls.n	8000b90 <__udivmoddi4+0x94>
 8000b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b7e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b82:	f080 80fc 	bcs.w	8000d7e <__udivmoddi4+0x282>
 8000b86:	429e      	cmp	r6, r3
 8000b88:	f240 80f9 	bls.w	8000d7e <__udivmoddi4+0x282>
 8000b8c:	4463      	add	r3, ip
 8000b8e:	3802      	subs	r0, #2
 8000b90:	1b9b      	subs	r3, r3, r6
 8000b92:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa6>
 8000b9a:	40d3      	lsrs	r3, r2
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xba>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb4>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x150>
 8000bbe:	42a3      	cmp	r3, r4
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xcc>
 8000bc2:	4290      	cmp	r0, r2
 8000bc4:	f0c0 80f0 	bcc.w	8000da8 <__udivmoddi4+0x2ac>
 8000bc8:	1a86      	subs	r6, r0, r2
 8000bca:	eb64 0303 	sbc.w	r3, r4, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	2d00      	cmp	r5, #0
 8000bd2:	d0e6      	beq.n	8000ba2 <__udivmoddi4+0xa6>
 8000bd4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bd8:	e7e3      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000bda:	2a00      	cmp	r2, #0
 8000bdc:	f040 8090 	bne.w	8000d00 <__udivmoddi4+0x204>
 8000be0:	eba1 040c 	sub.w	r4, r1, ip
 8000be4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000be8:	fa1f f78c 	uxth.w	r7, ip
 8000bec:	2101      	movs	r1, #1
 8000bee:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bf6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bfa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bfe:	fb07 f006 	mul.w	r0, r7, r6
 8000c02:	4298      	cmp	r0, r3
 8000c04:	d908      	bls.n	8000c18 <__udivmoddi4+0x11c>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x11a>
 8000c10:	4298      	cmp	r0, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2b4>
 8000c16:	4626      	mov	r6, r4
 8000c18:	1a1c      	subs	r4, r3, r0
 8000c1a:	fa1f f38e 	uxth.w	r3, lr
 8000c1e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c22:	fb08 4410 	mls	r4, r8, r0, r4
 8000c26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c2a:	fb00 f707 	mul.w	r7, r0, r7
 8000c2e:	429f      	cmp	r7, r3
 8000c30:	d908      	bls.n	8000c44 <__udivmoddi4+0x148>
 8000c32:	eb1c 0303 	adds.w	r3, ip, r3
 8000c36:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x146>
 8000c3c:	429f      	cmp	r7, r3
 8000c3e:	f200 80b0 	bhi.w	8000da2 <__udivmoddi4+0x2a6>
 8000c42:	4620      	mov	r0, r4
 8000c44:	1bdb      	subs	r3, r3, r7
 8000c46:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x9c>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c5c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c60:	ea43 030c 	orr.w	r3, r3, ip
 8000c64:	40f4      	lsrs	r4, r6
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	0c38      	lsrs	r0, r7, #16
 8000c6c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c70:	fbb4 fef0 	udiv	lr, r4, r0
 8000c74:	fa1f fc87 	uxth.w	ip, r7
 8000c78:	fb00 441e 	mls	r4, r0, lr, r4
 8000c7c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c80:	fb0e f90c 	mul.w	r9, lr, ip
 8000c84:	45a1      	cmp	r9, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d90a      	bls.n	8000ca2 <__udivmoddi4+0x1a6>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c92:	f080 8084 	bcs.w	8000d9e <__udivmoddi4+0x2a2>
 8000c96:	45a1      	cmp	r9, r4
 8000c98:	f240 8081 	bls.w	8000d9e <__udivmoddi4+0x2a2>
 8000c9c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ca0:	443c      	add	r4, r7
 8000ca2:	eba4 0409 	sub.w	r4, r4, r9
 8000ca6:	fa1f f983 	uxth.w	r9, r3
 8000caa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cae:	fb00 4413 	mls	r4, r0, r3, r4
 8000cb2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cb6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cba:	45a4      	cmp	ip, r4
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x1d2>
 8000cbe:	193c      	adds	r4, r7, r4
 8000cc0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cc4:	d267      	bcs.n	8000d96 <__udivmoddi4+0x29a>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d965      	bls.n	8000d96 <__udivmoddi4+0x29a>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000cd2:	fba0 9302 	umull	r9, r3, r0, r2
 8000cd6:	eba4 040c 	sub.w	r4, r4, ip
 8000cda:	429c      	cmp	r4, r3
 8000cdc:	46ce      	mov	lr, r9
 8000cde:	469c      	mov	ip, r3
 8000ce0:	d351      	bcc.n	8000d86 <__udivmoddi4+0x28a>
 8000ce2:	d04e      	beq.n	8000d82 <__udivmoddi4+0x286>
 8000ce4:	b155      	cbz	r5, 8000cfc <__udivmoddi4+0x200>
 8000ce6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cea:	eb64 040c 	sbc.w	r4, r4, ip
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	40cb      	lsrs	r3, r1
 8000cf4:	431e      	orrs	r6, r3
 8000cf6:	40cc      	lsrs	r4, r1
 8000cf8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e750      	b.n	8000ba2 <__udivmoddi4+0xa6>
 8000d00:	f1c2 0320 	rsb	r3, r2, #32
 8000d04:	fa20 f103 	lsr.w	r1, r0, r3
 8000d08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d0c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d10:	4094      	lsls	r4, r2
 8000d12:	430c      	orrs	r4, r1
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d1c:	fa1f f78c 	uxth.w	r7, ip
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3110 	mls	r1, r8, r0, r3
 8000d28:	0c23      	lsrs	r3, r4, #16
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f107 	mul.w	r1, r0, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x24c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d3e:	d22c      	bcs.n	8000d9a <__udivmoddi4+0x29e>
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d92a      	bls.n	8000d9a <__udivmoddi4+0x29e>
 8000d44:	3802      	subs	r0, #2
 8000d46:	4463      	add	r3, ip
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d50:	fb08 3311 	mls	r3, r8, r1, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb01 f307 	mul.w	r3, r1, r7
 8000d5c:	42a3      	cmp	r3, r4
 8000d5e:	d908      	bls.n	8000d72 <__udivmoddi4+0x276>
 8000d60:	eb1c 0404 	adds.w	r4, ip, r4
 8000d64:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d68:	d213      	bcs.n	8000d92 <__udivmoddi4+0x296>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d911      	bls.n	8000d92 <__udivmoddi4+0x296>
 8000d6e:	3902      	subs	r1, #2
 8000d70:	4464      	add	r4, ip
 8000d72:	1ae4      	subs	r4, r4, r3
 8000d74:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d78:	e739      	b.n	8000bee <__udivmoddi4+0xf2>
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	e6f0      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e706      	b.n	8000b90 <__udivmoddi4+0x94>
 8000d82:	45c8      	cmp	r8, r9
 8000d84:	d2ae      	bcs.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d86:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d8a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d8e:	3801      	subs	r0, #1
 8000d90:	e7a8      	b.n	8000ce4 <__udivmoddi4+0x1e8>
 8000d92:	4631      	mov	r1, r6
 8000d94:	e7ed      	b.n	8000d72 <__udivmoddi4+0x276>
 8000d96:	4603      	mov	r3, r0
 8000d98:	e799      	b.n	8000cce <__udivmoddi4+0x1d2>
 8000d9a:	4630      	mov	r0, r6
 8000d9c:	e7d4      	b.n	8000d48 <__udivmoddi4+0x24c>
 8000d9e:	46d6      	mov	lr, sl
 8000da0:	e77f      	b.n	8000ca2 <__udivmoddi4+0x1a6>
 8000da2:	4463      	add	r3, ip
 8000da4:	3802      	subs	r0, #2
 8000da6:	e74d      	b.n	8000c44 <__udivmoddi4+0x148>
 8000da8:	4606      	mov	r6, r0
 8000daa:	4623      	mov	r3, r4
 8000dac:	4608      	mov	r0, r1
 8000dae:	e70f      	b.n	8000bd0 <__udivmoddi4+0xd4>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	4463      	add	r3, ip
 8000db4:	e730      	b.n	8000c18 <__udivmoddi4+0x11c>
 8000db6:	bf00      	nop

08000db8 <__aeabi_idiv0>:
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <vBlinkTimerCallback>:
//												HELPER FUNCTIONS													//
//																													//
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

// Timer callback function
void vBlinkTimerCallback(TimerHandle_t xTimer) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
    static int toggle = 0;
    toggle = !toggle;
 8000dc4:	4b21      	ldr	r3, [pc, #132]	@ (8000e4c <vBlinkTimerCallback+0x90>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	bf0c      	ite	eq
 8000dcc:	2301      	moveq	r3, #1
 8000dce:	2300      	movne	r3, #0
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e4c <vBlinkTimerCallback+0x90>)
 8000dd6:	601a      	str	r2, [r3, #0]
    if (toggle) {
 8000dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8000e4c <vBlinkTimerCallback+0x90>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d018      	beq.n	8000e12 <vBlinkTimerCallback+0x56>
    	if(numBlinkRow == 1) snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), blinkText);
 8000de0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e50 <vBlinkTimerCallback+0x94>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d105      	bne.n	8000df4 <vBlinkTimerCallback+0x38>
 8000de8:	4a1a      	ldr	r2, [pc, #104]	@ (8000e54 <vBlinkTimerCallback+0x98>)
 8000dea:	2107      	movs	r1, #7
 8000dec:	481a      	ldr	r0, [pc, #104]	@ (8000e58 <vBlinkTimerCallback+0x9c>)
 8000dee:	f006 fd9b 	bl	8007928 <sniprintf>
    	else if (numBlinkRow == 2){
    		snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), " ");
    		snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), " ");
    	}
    }
}
 8000df2:	e026      	b.n	8000e42 <vBlinkTimerCallback+0x86>
    	else if (numBlinkRow == 2){
 8000df4:	4b16      	ldr	r3, [pc, #88]	@ (8000e50 <vBlinkTimerCallback+0x94>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d122      	bne.n	8000e42 <vBlinkTimerCallback+0x86>
    		snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), blinkText);
 8000dfc:	4a15      	ldr	r2, [pc, #84]	@ (8000e54 <vBlinkTimerCallback+0x98>)
 8000dfe:	2107      	movs	r1, #7
 8000e00:	4815      	ldr	r0, [pc, #84]	@ (8000e58 <vBlinkTimerCallback+0x9c>)
 8000e02:	f006 fd91 	bl	8007928 <sniprintf>
    		snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), blinkText1);
 8000e06:	4a15      	ldr	r2, [pc, #84]	@ (8000e5c <vBlinkTimerCallback+0xa0>)
 8000e08:	2107      	movs	r1, #7
 8000e0a:	4815      	ldr	r0, [pc, #84]	@ (8000e60 <vBlinkTimerCallback+0xa4>)
 8000e0c:	f006 fd8c 	bl	8007928 <sniprintf>
}
 8000e10:	e017      	b.n	8000e42 <vBlinkTimerCallback+0x86>
    	if(numBlinkRow == 1) snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), " ");
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <vBlinkTimerCallback+0x94>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d105      	bne.n	8000e26 <vBlinkTimerCallback+0x6a>
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <vBlinkTimerCallback+0xa8>)
 8000e1c:	2107      	movs	r1, #7
 8000e1e:	480e      	ldr	r0, [pc, #56]	@ (8000e58 <vBlinkTimerCallback+0x9c>)
 8000e20:	f006 fd82 	bl	8007928 <sniprintf>
}
 8000e24:	e00d      	b.n	8000e42 <vBlinkTimerCallback+0x86>
    	else if (numBlinkRow == 2){
 8000e26:	4b0a      	ldr	r3, [pc, #40]	@ (8000e50 <vBlinkTimerCallback+0x94>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b02      	cmp	r3, #2
 8000e2c:	d109      	bne.n	8000e42 <vBlinkTimerCallback+0x86>
    		snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), " ");
 8000e2e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e64 <vBlinkTimerCallback+0xa8>)
 8000e30:	2107      	movs	r1, #7
 8000e32:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <vBlinkTimerCallback+0x9c>)
 8000e34:	f006 fd78 	bl	8007928 <sniprintf>
    		snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), " ");
 8000e38:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <vBlinkTimerCallback+0xa8>)
 8000e3a:	2107      	movs	r1, #7
 8000e3c:	4808      	ldr	r0, [pc, #32]	@ (8000e60 <vBlinkTimerCallback+0xa4>)
 8000e3e:	f006 fd73 	bl	8007928 <sniprintf>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}
 8000e4a:	bf00      	nop
 8000e4c:	20000108 	.word	0x20000108
 8000e50:	20000004 	.word	0x20000004
 8000e54:	200000f8 	.word	0x200000f8
 8000e58:	20000036 	.word	0x20000036
 8000e5c:	20000100 	.word	0x20000100
 8000e60:	2000002f 	.word	0x2000002f
 8000e64:	08008354 	.word	0x08008354

08000e68 <ScanColumns>:
}
void KeyPad_Init(void) {
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_RESET);
}

uint8_t ScanColumns(uint8_t row) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
    switch (row) {
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b03      	cmp	r3, #3
 8000e76:	f200 80c0 	bhi.w	8000ffa <ScanColumns+0x192>
 8000e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e80 <ScanColumns+0x18>)
 8000e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e80:	08000e91 	.word	0x08000e91
 8000e84:	08000eed 	.word	0x08000eed
 8000e88:	08000f47 	.word	0x08000f47
 8000e8c:	08000fa1 	.word	0x08000fa1
        case 0:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[0][0];
 8000e90:	2101      	movs	r1, #1
 8000e92:	4861      	ldr	r0, [pc, #388]	@ (8001018 <ScanColumns+0x1b0>)
 8000e94:	f002 fb3c 	bl	8003510 <HAL_GPIO_ReadPin>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <ScanColumns+0x3a>
 8000e9e:	2343      	movs	r3, #67	@ 0x43
 8000ea0:	e0b5      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[0][1];
 8000ea2:	2102      	movs	r1, #2
 8000ea4:	485c      	ldr	r0, [pc, #368]	@ (8001018 <ScanColumns+0x1b0>)
 8000ea6:	f002 fb33 	bl	8003510 <HAL_GPIO_ReadPin>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d101      	bne.n	8000eb4 <ScanColumns+0x4c>
 8000eb0:	2337      	movs	r3, #55	@ 0x37
 8000eb2:	e0ac      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[0][2];
 8000eb4:	2104      	movs	r1, #4
 8000eb6:	4858      	ldr	r0, [pc, #352]	@ (8001018 <ScanColumns+0x1b0>)
 8000eb8:	f002 fb2a 	bl	8003510 <HAL_GPIO_ReadPin>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d101      	bne.n	8000ec6 <ScanColumns+0x5e>
 8000ec2:	2334      	movs	r3, #52	@ 0x34
 8000ec4:	e0a3      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[0][3];
 8000ec6:	2108      	movs	r1, #8
 8000ec8:	4853      	ldr	r0, [pc, #332]	@ (8001018 <ScanColumns+0x1b0>)
 8000eca:	f002 fb21 	bl	8003510 <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d101      	bne.n	8000ed8 <ScanColumns+0x70>
 8000ed4:	2331      	movs	r3, #49	@ 0x31
 8000ed6:	e09a      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[0][4];
 8000ed8:	2110      	movs	r1, #16
 8000eda:	484f      	ldr	r0, [pc, #316]	@ (8001018 <ScanColumns+0x1b0>)
 8000edc:	f002 fb18 	bl	8003510 <HAL_GPIO_ReadPin>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	f040 808b 	bne.w	8000ffe <ScanColumns+0x196>
 8000ee8:	2341      	movs	r3, #65	@ 0x41
 8000eea:	e090      	b.n	800100e <ScanColumns+0x1a6>
            break;
        case 1:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[1][0];
 8000eec:	2101      	movs	r1, #1
 8000eee:	484a      	ldr	r0, [pc, #296]	@ (8001018 <ScanColumns+0x1b0>)
 8000ef0:	f002 fb0e 	bl	8003510 <HAL_GPIO_ReadPin>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <ScanColumns+0x96>
 8000efa:	2330      	movs	r3, #48	@ 0x30
 8000efc:	e087      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[1][1];
 8000efe:	2102      	movs	r1, #2
 8000f00:	4845      	ldr	r0, [pc, #276]	@ (8001018 <ScanColumns+0x1b0>)
 8000f02:	f002 fb05 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d101      	bne.n	8000f10 <ScanColumns+0xa8>
 8000f0c:	2338      	movs	r3, #56	@ 0x38
 8000f0e:	e07e      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[1][2];
 8000f10:	2104      	movs	r1, #4
 8000f12:	4841      	ldr	r0, [pc, #260]	@ (8001018 <ScanColumns+0x1b0>)
 8000f14:	f002 fafc 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d101      	bne.n	8000f22 <ScanColumns+0xba>
 8000f1e:	2335      	movs	r3, #53	@ 0x35
 8000f20:	e075      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[1][3];
 8000f22:	2108      	movs	r1, #8
 8000f24:	483c      	ldr	r0, [pc, #240]	@ (8001018 <ScanColumns+0x1b0>)
 8000f26:	f002 faf3 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d101      	bne.n	8000f34 <ScanColumns+0xcc>
 8000f30:	2332      	movs	r3, #50	@ 0x32
 8000f32:	e06c      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[1][4];
 8000f34:	2110      	movs	r1, #16
 8000f36:	4838      	ldr	r0, [pc, #224]	@ (8001018 <ScanColumns+0x1b0>)
 8000f38:	f002 faea 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d15f      	bne.n	8001002 <ScanColumns+0x19a>
 8000f42:	2342      	movs	r3, #66	@ 0x42
 8000f44:	e063      	b.n	800100e <ScanColumns+0x1a6>
            break;
        case 2:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[2][0];
 8000f46:	2101      	movs	r1, #1
 8000f48:	4833      	ldr	r0, [pc, #204]	@ (8001018 <ScanColumns+0x1b0>)
 8000f4a:	f002 fae1 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d101      	bne.n	8000f58 <ScanColumns+0xf0>
 8000f54:	2345      	movs	r3, #69	@ 0x45
 8000f56:	e05a      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[2][1];
 8000f58:	2102      	movs	r1, #2
 8000f5a:	482f      	ldr	r0, [pc, #188]	@ (8001018 <ScanColumns+0x1b0>)
 8000f5c:	f002 fad8 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d101      	bne.n	8000f6a <ScanColumns+0x102>
 8000f66:	2339      	movs	r3, #57	@ 0x39
 8000f68:	e051      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[2][2];
 8000f6a:	2104      	movs	r1, #4
 8000f6c:	482a      	ldr	r0, [pc, #168]	@ (8001018 <ScanColumns+0x1b0>)
 8000f6e:	f002 facf 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d101      	bne.n	8000f7c <ScanColumns+0x114>
 8000f78:	2336      	movs	r3, #54	@ 0x36
 8000f7a:	e048      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[2][3];
 8000f7c:	2108      	movs	r1, #8
 8000f7e:	4826      	ldr	r0, [pc, #152]	@ (8001018 <ScanColumns+0x1b0>)
 8000f80:	f002 fac6 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <ScanColumns+0x126>
 8000f8a:	2333      	movs	r3, #51	@ 0x33
 8000f8c:	e03f      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[2][4];
 8000f8e:	2110      	movs	r1, #16
 8000f90:	4821      	ldr	r0, [pc, #132]	@ (8001018 <ScanColumns+0x1b0>)
 8000f92:	f002 fabd 	bl	8003510 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d134      	bne.n	8001006 <ScanColumns+0x19e>
 8000f9c:	2344      	movs	r3, #68	@ 0x44
 8000f9e:	e036      	b.n	800100e <ScanColumns+0x1a6>
            break;
        case 3:
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET) return keyMap[3][0];
 8000fa0:	2101      	movs	r1, #1
 8000fa2:	481d      	ldr	r0, [pc, #116]	@ (8001018 <ScanColumns+0x1b0>)
 8000fa4:	f002 fab4 	bl	8003510 <HAL_GPIO_ReadPin>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d101      	bne.n	8000fb2 <ScanColumns+0x14a>
 8000fae:	2354      	movs	r3, #84	@ 0x54
 8000fb0:	e02d      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1) == GPIO_PIN_RESET) return keyMap[3][1];
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4818      	ldr	r0, [pc, #96]	@ (8001018 <ScanColumns+0x1b0>)
 8000fb6:	f002 faab 	bl	8003510 <HAL_GPIO_ReadPin>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d101      	bne.n	8000fc4 <ScanColumns+0x15c>
 8000fc0:	2350      	movs	r3, #80	@ 0x50
 8000fc2:	e024      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_RESET) return keyMap[3][2];
 8000fc4:	2104      	movs	r1, #4
 8000fc6:	4814      	ldr	r0, [pc, #80]	@ (8001018 <ScanColumns+0x1b0>)
 8000fc8:	f002 faa2 	bl	8003510 <HAL_GPIO_ReadPin>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <ScanColumns+0x16e>
 8000fd2:	2324      	movs	r3, #36	@ 0x24
 8000fd4:	e01b      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3) == GPIO_PIN_RESET) return keyMap[3][3];
 8000fd6:	2108      	movs	r1, #8
 8000fd8:	480f      	ldr	r0, [pc, #60]	@ (8001018 <ScanColumns+0x1b0>)
 8000fda:	f002 fa99 	bl	8003510 <HAL_GPIO_ReadPin>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d101      	bne.n	8000fe8 <ScanColumns+0x180>
 8000fe4:	234c      	movs	r3, #76	@ 0x4c
 8000fe6:	e012      	b.n	800100e <ScanColumns+0x1a6>
            if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_RESET) return keyMap[3][4];
 8000fe8:	2110      	movs	r1, #16
 8000fea:	480b      	ldr	r0, [pc, #44]	@ (8001018 <ScanColumns+0x1b0>)
 8000fec:	f002 fa90 	bl	8003510 <HAL_GPIO_ReadPin>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d109      	bne.n	800100a <ScanColumns+0x1a2>
 8000ff6:	2346      	movs	r3, #70	@ 0x46
 8000ff8:	e009      	b.n	800100e <ScanColumns+0x1a6>
            break;
        default:
            return 0xFF;
 8000ffa:	23ff      	movs	r3, #255	@ 0xff
 8000ffc:	e007      	b.n	800100e <ScanColumns+0x1a6>
            break;
 8000ffe:	bf00      	nop
 8001000:	e004      	b.n	800100c <ScanColumns+0x1a4>
            break;
 8001002:	bf00      	nop
 8001004:	e002      	b.n	800100c <ScanColumns+0x1a4>
            break;
 8001006:	bf00      	nop
 8001008:	e000      	b.n	800100c <ScanColumns+0x1a4>
            break;
 800100a:	bf00      	nop
    }
    return 0xFF;  // No key pressed
 800100c:	23ff      	movs	r3, #255	@ 0xff
}
 800100e:	4618      	mov	r0, r3
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40020400 	.word	0x40020400

0800101c <KeyPad_Scan>:



uint8_t KeyPad_Scan(void) {
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
    uint8_t key;

    // Scan row 1
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	2140      	movs	r1, #64	@ 0x40
 8001026:	482c      	ldr	r0, [pc, #176]	@ (80010d8 <KeyPad_Scan+0xbc>)
 8001028:	f002 fa8a 	bl	8003540 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_SET);
 800102c:	2201      	movs	r2, #1
 800102e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001032:	4829      	ldr	r0, [pc, #164]	@ (80010d8 <KeyPad_Scan+0xbc>)
 8001034:	f002 fa84 	bl	8003540 <HAL_GPIO_WritePin>
    key = ScanColumns(0);
 8001038:	2000      	movs	r0, #0
 800103a:	f7ff ff15 	bl	8000e68 <ScanColumns>
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	2bff      	cmp	r3, #255	@ 0xff
 8001046:	d001      	beq.n	800104c <KeyPad_Scan+0x30>
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	e041      	b.n	80010d0 <KeyPad_Scan+0xb4>

    // Scan row 2
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	2180      	movs	r1, #128	@ 0x80
 8001050:	4821      	ldr	r0, [pc, #132]	@ (80010d8 <KeyPad_Scan+0xbc>)
 8001052:	f002 fa75 	bl	8003540 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_SET);
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 7150 	mov.w	r1, #832	@ 0x340
 800105c:	481e      	ldr	r0, [pc, #120]	@ (80010d8 <KeyPad_Scan+0xbc>)
 800105e:	f002 fa6f 	bl	8003540 <HAL_GPIO_WritePin>
    key = ScanColumns(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f7ff ff00 	bl	8000e68 <ScanColumns>
 8001068:	4603      	mov	r3, r0
 800106a:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	2bff      	cmp	r3, #255	@ 0xff
 8001070:	d001      	beq.n	8001076 <KeyPad_Scan+0x5a>
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	e02c      	b.n	80010d0 <KeyPad_Scan+0xb4>

    // Scan row 3
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800107c:	4816      	ldr	r0, [pc, #88]	@ (80010d8 <KeyPad_Scan+0xbc>)
 800107e:	f002 fa5f 	bl	8003540 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8001088:	4813      	ldr	r0, [pc, #76]	@ (80010d8 <KeyPad_Scan+0xbc>)
 800108a:	f002 fa59 	bl	8003540 <HAL_GPIO_WritePin>
    key = ScanColumns(2);
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff feea 	bl	8000e68 <ScanColumns>
 8001094:	4603      	mov	r3, r0
 8001096:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	2bff      	cmp	r3, #255	@ 0xff
 800109c:	d001      	beq.n	80010a2 <KeyPad_Scan+0x86>
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	e016      	b.n	80010d0 <KeyPad_Scan+0xb4>

    // Scan row 4
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010a8:	480b      	ldr	r0, [pc, #44]	@ (80010d8 <KeyPad_Scan+0xbc>)
 80010aa:	f002 fa49 	bl	8003540 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8, GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 80010b4:	4808      	ldr	r0, [pc, #32]	@ (80010d8 <KeyPad_Scan+0xbc>)
 80010b6:	f002 fa43 	bl	8003540 <HAL_GPIO_WritePin>
    key = ScanColumns(3);
 80010ba:	2003      	movs	r0, #3
 80010bc:	f7ff fed4 	bl	8000e68 <ScanColumns>
 80010c0:	4603      	mov	r3, r0
 80010c2:	71fb      	strb	r3, [r7, #7]
    if (key != 0xFF) return key;
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	2bff      	cmp	r3, #255	@ 0xff
 80010c8:	d001      	beq.n	80010ce <KeyPad_Scan+0xb2>
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	e000      	b.n	80010d0 <KeyPad_Scan+0xb4>

    return 0xFF;  // No key pressed
 80010ce:	23ff      	movs	r3, #255	@ 0xff
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40020400 	.word	0x40020400

080010dc <formatTotalLiters>:

// T + L pressed show total from beginning
void formatTotalLiters(long unsigned int total, uint32_t* buffer1, uint32_t* buffer2)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
	if (total < 100000000) {
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4a1c      	ldr	r2, [pc, #112]	@ (800115c <formatTotalLiters+0x80>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d815      	bhi.n	800111c <formatTotalLiters+0x40>

		* buffer1 = total / 1000000;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001160 <formatTotalLiters+0x84>)
 80010f4:	fba2 2303 	umull	r2, r3, r2, r3
 80010f8:	0c9a      	lsrs	r2, r3, #18
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	601a      	str	r2, [r3, #0]
		* buffer2 = total % 1000000;
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	4b17      	ldr	r3, [pc, #92]	@ (8001160 <formatTotalLiters+0x84>)
 8001102:	fba3 1302 	umull	r1, r3, r3, r2
 8001106:	0c9b      	lsrs	r3, r3, #18
 8001108:	4916      	ldr	r1, [pc, #88]	@ (8001164 <formatTotalLiters+0x88>)
 800110a:	fb01 f303 	mul.w	r3, r1, r3
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	6013      	str	r3, [r2, #0]
		LEDPointFlag = 3;
 8001114:	4b14      	ldr	r3, [pc, #80]	@ (8001168 <formatTotalLiters+0x8c>)
 8001116:	2203      	movs	r2, #3
 8001118:	601a      	str	r2, [r3, #0]
	} else {
		* buffer1 = total / 100000000;
		* buffer2 = (total % 100000000 ) /100;
		LEDPointFlag = 1;
	}
}
 800111a:	e018      	b.n	800114e <formatTotalLiters+0x72>
		* buffer1 = total / 100000000;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4a13      	ldr	r2, [pc, #76]	@ (800116c <formatTotalLiters+0x90>)
 8001120:	fba2 2303 	umull	r2, r3, r2, r3
 8001124:	0e5a      	lsrs	r2, r3, #25
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	601a      	str	r2, [r3, #0]
		* buffer2 = (total % 100000000 ) /100;
 800112a:	68fa      	ldr	r2, [r7, #12]
 800112c:	4b0f      	ldr	r3, [pc, #60]	@ (800116c <formatTotalLiters+0x90>)
 800112e:	fba3 1302 	umull	r1, r3, r3, r2
 8001132:	0e5b      	lsrs	r3, r3, #25
 8001134:	490e      	ldr	r1, [pc, #56]	@ (8001170 <formatTotalLiters+0x94>)
 8001136:	fb01 f303 	mul.w	r3, r1, r3
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	4a0d      	ldr	r2, [pc, #52]	@ (8001174 <formatTotalLiters+0x98>)
 800113e:	fba2 2303 	umull	r2, r3, r2, r3
 8001142:	095a      	lsrs	r2, r3, #5
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	601a      	str	r2, [r3, #0]
		LEDPointFlag = 1;
 8001148:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <formatTotalLiters+0x8c>)
 800114a:	2201      	movs	r2, #1
 800114c:	601a      	str	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	3714      	adds	r7, #20
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	05f5e0ff 	.word	0x05f5e0ff
 8001160:	431bde83 	.word	0x431bde83
 8001164:	000f4240 	.word	0x000f4240
 8001168:	20000054 	.word	0x20000054
 800116c:	55e63b89 	.word	0x55e63b89
 8001170:	05f5e100 	.word	0x05f5e100
 8001174:	51eb851f 	.word	0x51eb851f

08001178 <formatTotalLitersShift>:
// T + $ pressed show total per shift
void formatTotalLitersShift(long unsigned int total, uint32_t* buffer1, uint32_t* buffer2)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
	if (total < 1000000000) {
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	4a14      	ldr	r2, [pc, #80]	@ (80011d8 <formatTotalLitersShift+0x60>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d815      	bhi.n	80011b8 <formatTotalLitersShift+0x40>

		* buffer1 = total / 1000000;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	4a13      	ldr	r2, [pc, #76]	@ (80011dc <formatTotalLitersShift+0x64>)
 8001190:	fba2 2303 	umull	r2, r3, r2, r3
 8001194:	0c9a      	lsrs	r2, r3, #18
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	601a      	str	r2, [r3, #0]
		* buffer2 = total % 1000000;
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <formatTotalLitersShift+0x64>)
 800119e:	fba3 1302 	umull	r1, r3, r3, r2
 80011a2:	0c9b      	lsrs	r3, r3, #18
 80011a4:	490e      	ldr	r1, [pc, #56]	@ (80011e0 <formatTotalLitersShift+0x68>)
 80011a6:	fb01 f303 	mul.w	r3, r1, r3
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	6013      	str	r3, [r2, #0]
		LEDPointFlag = 3;
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <formatTotalLitersShift+0x6c>)
 80011b2:	2203      	movs	r2, #3
 80011b4:	601a      	str	r2, [r3, #0]
	} else {
		* buffer1 =0;
		* buffer2 = 0;
		LEDPointFlag = -1;
	}
}
 80011b6:	e009      	b.n	80011cc <formatTotalLitersShift+0x54>
		* buffer1 =0;
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
		* buffer2 = 0;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
		LEDPointFlag = -1;
 80011c4:	4b07      	ldr	r3, [pc, #28]	@ (80011e4 <formatTotalLitersShift+0x6c>)
 80011c6:	f04f 32ff 	mov.w	r2, #4294967295
 80011ca:	601a      	str	r2, [r3, #0]
}
 80011cc:	bf00      	nop
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	3b9ac9ff 	.word	0x3b9ac9ff
 80011dc:	431bde83 	.word	0x431bde83
 80011e0:	000f4240 	.word	0x000f4240
 80011e4:	20000054 	.word	0x20000054

080011e8 <formatFloat>:

void formatFloat(float value, char* buffer)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	ed87 0a01 	vstr	s0, [r7, #4]
 80011f2:	6038      	str	r0, [r7, #0]
    int integerPart = (int)value;
 80011f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011fc:	ee17 3a90 	vmov	r3, s15
 8001200:	60fb      	str	r3, [r7, #12]
    int decimalPart = (int)((value - integerPart) * 100);
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	ee07 3a90 	vmov	s15, r3
 8001208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800120c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001210:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001214:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001240 <formatFloat+0x58>
 8001218:	ee67 7a87 	vmul.f32	s15, s15, s14
 800121c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001220:	ee17 3a90 	vmov	r3, s15
 8001224:	60bb      	str	r3, [r7, #8]

    snprintf(buffer, 7, "%03d.%02d", integerPart, decimalPart);
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	9300      	str	r3, [sp, #0]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	4a05      	ldr	r2, [pc, #20]	@ (8001244 <formatFloat+0x5c>)
 800122e:	2107      	movs	r1, #7
 8001230:	6838      	ldr	r0, [r7, #0]
 8001232:	f006 fb79 	bl	8007928 <sniprintf>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	42c80000 	.word	0x42c80000
 8001244:	08008358 	.word	0x08008358

08001248 <setOrderPrice>:

void setOrderPrice (uint32_t inputPrice)
{
 8001248:	b5b0      	push	{r4, r5, r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	orderPrice=inputPrice;
 8001250:	4a10      	ldr	r2, [pc, #64]	@ (8001294 <setOrderPrice+0x4c>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
	orderLiter=(double)orderPrice/(double)roundedPrice;
 8001256:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <setOrderPrice+0x4c>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f95a 	bl	8000514 <__aeabi_ui2d>
 8001260:	4604      	mov	r4, r0
 8001262:	460d      	mov	r5, r1
 8001264:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <setOrderPrice+0x50>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f953 	bl	8000514 <__aeabi_ui2d>
 800126e:	4602      	mov	r2, r0
 8001270:	460b      	mov	r3, r1
 8001272:	4620      	mov	r0, r4
 8001274:	4629      	mov	r1, r5
 8001276:	f7ff faf1 	bl	800085c <__aeabi_ddiv>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fbd3 	bl	8000a2c <__aeabi_d2f>
 8001286:	4603      	mov	r3, r0
 8001288:	4a04      	ldr	r2, [pc, #16]	@ (800129c <setOrderPrice+0x54>)
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bdb0      	pop	{r4, r5, r7, pc}
 8001294:	20000224 	.word	0x20000224
 8001298:	20000050 	.word	0x20000050
 800129c:	20000228 	.word	0x20000228

080012a0 <setOrderLiter>:
void setOrderLiter(uint32_t inputLiter){
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	orderLiter=inputLiter;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	ee07 3a90 	vmov	s15, r3
 80012ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012b2:	4b0d      	ldr	r3, [pc, #52]	@ (80012e8 <setOrderLiter+0x48>)
 80012b4:	edc3 7a00 	vstr	s15, [r3]
	orderPrice=orderLiter*roundedPrice;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	@ (80012ec <setOrderLiter+0x4c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	ee07 3a90 	vmov	s15, r3
 80012c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012c4:	4b08      	ldr	r3, [pc, #32]	@ (80012e8 <setOrderLiter+0x48>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d2:	ee17 2a90 	vmov	r2, s15
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <setOrderLiter+0x50>)
 80012d8:	601a      	str	r2, [r3, #0]
}
 80012da:	bf00      	nop
 80012dc:	370c      	adds	r7, #12
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	20000228 	.word	0x20000228
 80012ec:	20000050 	.word	0x20000050
 80012f0:	20000224 	.word	0x20000224

080012f4 <IdleEnv>:
void IdleEnv(){
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
	numberOfDigits = 0;
 80012f8:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <IdleEnv+0x1c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
	accumulatedNumber = 0;
 80012fe:	4b05      	ldr	r3, [pc, #20]	@ (8001314 <IdleEnv+0x20>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	200000e4 	.word	0x200000e4
 8001314:	200000e0 	.word	0x200000e0

08001318 <setIdle>:
void setIdle(){
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	seqState=SEQ_IDLE;
 800131c:	4b03      	ldr	r3, [pc, #12]	@ (800132c <setIdle+0x14>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
	IdleEnv();
 8001322:	f7ff ffe7 	bl	80012f4 <IdleEnv>
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200000f2 	.word	0x200000f2

08001330 <KeyLogic>:
//																													//
//													KEY LOGIC FSM													//
//																													//
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void KeyLogic() {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
    TickType_t currentMillis = xTaskGetTickCount();
 8001336:	f004 fdf5 	bl	8005f24 <xTaskGetTickCount>
 800133a:	6078      	str	r0, [r7, #4]
    uint8_t currentKey = KeyPad_Scan();
 800133c:	f7ff fe6e 	bl	800101c <KeyPad_Scan>
 8001340:	4603      	mov	r3, r0
 8001342:	70fb      	strb	r3, [r7, #3]

    switch (keyState) {
 8001344:	4bae      	ldr	r3, [pc, #696]	@ (8001600 <KeyLogic+0x2d0>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d85a      	bhi.n	8001402 <KeyLogic+0xd2>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <KeyLogic+0x24>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001365 	.word	0x08001365
 8001358:	0800137f 	.word	0x0800137f
 800135c:	080013ab 	.word	0x080013ab
 8001360:	080013db 	.word	0x080013db
        case KEY_IDLE:
            if (currentKey != 0xFF) {
 8001364:	78fb      	ldrb	r3, [r7, #3]
 8001366:	2bff      	cmp	r3, #255	@ 0xff
 8001368:	d044      	beq.n	80013f4 <KeyLogic+0xc4>
                lastKeyPressed = currentKey;
 800136a:	4aa6      	ldr	r2, [pc, #664]	@ (8001604 <KeyLogic+0x2d4>)
 800136c:	78fb      	ldrb	r3, [r7, #3]
 800136e:	7013      	strb	r3, [r2, #0]
                lastDebounceTime = currentMillis;
 8001370:	4aa5      	ldr	r2, [pc, #660]	@ (8001608 <KeyLogic+0x2d8>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6013      	str	r3, [r2, #0]
                keyState = KEY_DEBOUNCING;
 8001376:	4ba2      	ldr	r3, [pc, #648]	@ (8001600 <KeyLogic+0x2d0>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
            }
            break;
 800137c:	e03a      	b.n	80013f4 <KeyLogic+0xc4>

        case KEY_DEBOUNCING:
            if (currentMillis - lastDebounceTime >= DEBOUNCE_DELAY) {
 800137e:	4ba2      	ldr	r3, [pc, #648]	@ (8001608 <KeyLogic+0x2d8>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b31      	cmp	r3, #49	@ 0x31
 8001388:	d936      	bls.n	80013f8 <KeyLogic+0xc8>
                if (currentKey == lastKeyPressed) {
 800138a:	4b9e      	ldr	r3, [pc, #632]	@ (8001604 <KeyLogic+0x2d4>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	78fa      	ldrb	r2, [r7, #3]
 8001390:	429a      	cmp	r2, r3
 8001392:	d106      	bne.n	80013a2 <KeyLogic+0x72>
                    keyState = KEY_PRESSED;
 8001394:	4b9a      	ldr	r3, [pc, #616]	@ (8001600 <KeyLogic+0x2d0>)
 8001396:	2202      	movs	r2, #2
 8001398:	701a      	strb	r2, [r3, #0]
                    lastKeyPressTime = currentMillis;
 800139a:	4a9c      	ldr	r2, [pc, #624]	@ (800160c <KeyLogic+0x2dc>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6013      	str	r3, [r2, #0]
                } else {
                    keyState = KEY_IDLE;
                }
            }
            break;
 80013a0:	e02a      	b.n	80013f8 <KeyLogic+0xc8>
                    keyState = KEY_IDLE;
 80013a2:	4b97      	ldr	r3, [pc, #604]	@ (8001600 <KeyLogic+0x2d0>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
            break;
 80013a8:	e026      	b.n	80013f8 <KeyLogic+0xc8>

        case KEY_PRESSED:
            if (currentKey == lastKeyPressed) {
 80013aa:	4b96      	ldr	r3, [pc, #600]	@ (8001604 <KeyLogic+0x2d4>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	78fa      	ldrb	r2, [r7, #3]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d10a      	bne.n	80013ca <KeyLogic+0x9a>
                if (currentMillis - lastKeyPressTime >= HOLD_DELAY) {
 80013b4:	4b95      	ldr	r3, [pc, #596]	@ (800160c <KeyLogic+0x2dc>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80013c0:	d31c      	bcc.n	80013fc <KeyLogic+0xcc>
                    keyState = KEY_HOLDING;
 80013c2:	4b8f      	ldr	r3, [pc, #572]	@ (8001600 <KeyLogic+0x2d0>)
 80013c4:	2203      	movs	r2, #3
 80013c6:	701a      	strb	r2, [r3, #0]
                }
            } else {
                keyPressed = lastKeyPressed;
                keyState = KEY_IDLE;
            }
            break;
 80013c8:	e018      	b.n	80013fc <KeyLogic+0xcc>
                keyPressed = lastKeyPressed;
 80013ca:	4b8e      	ldr	r3, [pc, #568]	@ (8001604 <KeyLogic+0x2d4>)
 80013cc:	781a      	ldrb	r2, [r3, #0]
 80013ce:	4b90      	ldr	r3, [pc, #576]	@ (8001610 <KeyLogic+0x2e0>)
 80013d0:	701a      	strb	r2, [r3, #0]
                keyState = KEY_IDLE;
 80013d2:	4b8b      	ldr	r3, [pc, #556]	@ (8001600 <KeyLogic+0x2d0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
            break;
 80013d8:	e010      	b.n	80013fc <KeyLogic+0xcc>

        case KEY_HOLDING:
            if (currentKey != lastKeyPressed) {
 80013da:	4b8a      	ldr	r3, [pc, #552]	@ (8001604 <KeyLogic+0x2d4>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	78fa      	ldrb	r2, [r7, #3]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d00d      	beq.n	8001400 <KeyLogic+0xd0>
                keyPressed = lastKeyPressed;
 80013e4:	4b87      	ldr	r3, [pc, #540]	@ (8001604 <KeyLogic+0x2d4>)
 80013e6:	781a      	ldrb	r2, [r3, #0]
 80013e8:	4b89      	ldr	r3, [pc, #548]	@ (8001610 <KeyLogic+0x2e0>)
 80013ea:	701a      	strb	r2, [r3, #0]
                keyState = KEY_IDLE;
 80013ec:	4b84      	ldr	r3, [pc, #528]	@ (8001600 <KeyLogic+0x2d0>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013f2:	e005      	b.n	8001400 <KeyLogic+0xd0>
            break;
 80013f4:	bf00      	nop
 80013f6:	e004      	b.n	8001402 <KeyLogic+0xd2>
            break;
 80013f8:	bf00      	nop
 80013fa:	e002      	b.n	8001402 <KeyLogic+0xd2>
            break;
 80013fc:	bf00      	nop
 80013fe:	e000      	b.n	8001402 <KeyLogic+0xd2>
            break;
 8001400:	bf00      	nop
    }

    if (keyPressed != 0xFF) {
 8001402:	4b83      	ldr	r3, [pc, #524]	@ (8001610 <KeyLogic+0x2e0>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2bff      	cmp	r3, #255	@ 0xff
 8001408:	f000 8335 	beq.w	8001a76 <KeyLogic+0x746>
		switch (keyPressed) {
 800140c:	4b80      	ldr	r3, [pc, #512]	@ (8001610 <KeyLogic+0x2e0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3b24      	subs	r3, #36	@ 0x24
 8001412:	2b30      	cmp	r3, #48	@ 0x30
 8001414:	f200 82ab 	bhi.w	800196e <KeyLogic+0x63e>
 8001418:	a201      	add	r2, pc, #4	@ (adr r2, 8001420 <KeyLogic+0xf0>)
 800141a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800141e:	bf00      	nop
 8001420:	08001923 	.word	0x08001923
 8001424:	0800196f 	.word	0x0800196f
 8001428:	0800196f 	.word	0x0800196f
 800142c:	0800196f 	.word	0x0800196f
 8001430:	0800196f 	.word	0x0800196f
 8001434:	0800196f 	.word	0x0800196f
 8001438:	0800196f 	.word	0x0800196f
 800143c:	0800196f 	.word	0x0800196f
 8001440:	0800196f 	.word	0x0800196f
 8001444:	0800196f 	.word	0x0800196f
 8001448:	0800196f 	.word	0x0800196f
 800144c:	0800196f 	.word	0x0800196f
 8001450:	0800196f 	.word	0x0800196f
 8001454:	0800196f 	.word	0x0800196f
 8001458:	0800196f 	.word	0x0800196f
 800145c:	0800196f 	.word	0x0800196f
 8001460:	0800196f 	.word	0x0800196f
 8001464:	0800196f 	.word	0x0800196f
 8001468:	0800196f 	.word	0x0800196f
 800146c:	0800196f 	.word	0x0800196f
 8001470:	0800196f 	.word	0x0800196f
 8001474:	0800196f 	.word	0x0800196f
 8001478:	0800196f 	.word	0x0800196f
 800147c:	0800196f 	.word	0x0800196f
 8001480:	0800196f 	.word	0x0800196f
 8001484:	0800196f 	.word	0x0800196f
 8001488:	0800196f 	.word	0x0800196f
 800148c:	0800196f 	.word	0x0800196f
 8001490:	0800196f 	.word	0x0800196f
 8001494:	080014e5 	.word	0x080014e5
 8001498:	08001511 	.word	0x08001511
 800149c:	080015c9 	.word	0x080015c9
 80014a0:	0800154d 	.word	0x0800154d
 80014a4:	080015ef 	.word	0x080015ef
 80014a8:	0800158d 	.word	0x0800158d
 80014ac:	0800196f 	.word	0x0800196f
 80014b0:	0800196f 	.word	0x0800196f
 80014b4:	0800196f 	.word	0x0800196f
 80014b8:	0800196f 	.word	0x0800196f
 80014bc:	0800196f 	.word	0x0800196f
 80014c0:	08001949 	.word	0x08001949
 80014c4:	0800196f 	.word	0x0800196f
 80014c8:	0800196f 	.word	0x0800196f
 80014cc:	0800196f 	.word	0x0800196f
 80014d0:	080018f7 	.word	0x080018f7
 80014d4:	0800196f 	.word	0x0800196f
 80014d8:	0800196f 	.word	0x0800196f
 80014dc:	0800196f 	.word	0x0800196f
 80014e0:	0800190d 	.word	0x0800190d
/////////////////////////////////////////////////////KEY F1/////////////////////////////////////////////////////////
			case 'A':
				if(seqState==SEQ_IDLE){					// F1
 80014e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001614 <KeyLogic+0x2e4>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d104      	bne.n	80014f6 <KeyLogic+0x1c6>
					setOrderPrice(10000);
 80014ec:	f242 7010 	movw	r0, #10000	@ 0x2710
 80014f0:	f7ff feaa 	bl	8001248 <setOrderPrice>
					setOrderLiter(1);
					setIdle();
				}else{
					setIdle();
				}
				break;
 80014f4:	e2bf      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState==SEQ_PRESSED_L){		// L -> F1
 80014f6:	4b47      	ldr	r3, [pc, #284]	@ (8001614 <KeyLogic+0x2e4>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	2b10      	cmp	r3, #16
 80014fc:	d105      	bne.n	800150a <KeyLogic+0x1da>
					setOrderLiter(1);
 80014fe:	2001      	movs	r0, #1
 8001500:	f7ff fece 	bl	80012a0 <setOrderLiter>
					setIdle();
 8001504:	f7ff ff08 	bl	8001318 <setIdle>
				break;
 8001508:	e2b5      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 800150a:	f7ff ff05 	bl	8001318 <setIdle>
				break;
 800150e:	e2b2      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY F2/////////////////////////////////////////////////////////
			case 'B':
				if(seqState==SEQ_IDLE){					// F2
 8001510:	4b40      	ldr	r3, [pc, #256]	@ (8001614 <KeyLogic+0x2e4>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d104      	bne.n	8001522 <KeyLogic+0x1f2>
					setOrderPrice(15000);
 8001518:	f643 2098 	movw	r0, #15000	@ 0x3a98
 800151c:	f7ff fe94 	bl	8001248 <setOrderPrice>
				}else if(seqState==SEQ_PRESSED_P){		// P -> F2
					seqState=SEQ_PRESSED_P_F2_PSWRD;
				}else{
					setIdle();
				}
				break;
 8001520:	e2a9      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState==SEQ_PRESSED_L){		// L -> F2
 8001522:	4b3c      	ldr	r3, [pc, #240]	@ (8001614 <KeyLogic+0x2e4>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	2b10      	cmp	r3, #16
 8001528:	d105      	bne.n	8001536 <KeyLogic+0x206>
					setOrderLiter(2);
 800152a:	2002      	movs	r0, #2
 800152c:	f7ff feb8 	bl	80012a0 <setOrderLiter>
					setIdle();
 8001530:	f7ff fef2 	bl	8001318 <setIdle>
				break;
 8001534:	e29f      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState==SEQ_PRESSED_P){		// P -> F2
 8001536:	4b37      	ldr	r3, [pc, #220]	@ (8001614 <KeyLogic+0x2e4>)
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b05      	cmp	r3, #5
 800153c:	d103      	bne.n	8001546 <KeyLogic+0x216>
					seqState=SEQ_PRESSED_P_F2_PSWRD;
 800153e:	4b35      	ldr	r3, [pc, #212]	@ (8001614 <KeyLogic+0x2e4>)
 8001540:	2206      	movs	r2, #6
 8001542:	701a      	strb	r2, [r3, #0]
				break;
 8001544:	e297      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 8001546:	f7ff fee7 	bl	8001318 <setIdle>
				break;
 800154a:	e294      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY F3/////////////////////////////////////////////////////////
			case 'D':
				if(seqState==SEQ_IDLE){					// F3
 800154c:	4b31      	ldr	r3, [pc, #196]	@ (8001614 <KeyLogic+0x2e4>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d104      	bne.n	800155e <KeyLogic+0x22e>
					setOrderPrice(20000);
 8001554:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8001558:	f7ff fe76 	bl	8001248 <setOrderPrice>
					seqState = SEQ_ENTER_OLD_PASSWORD;
					IdleEnv();
				} else {
					setIdle();
				}
				break;
 800155c:	e28b      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState==SEQ_PRESSED_L){		// L -> F3
 800155e:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <KeyLogic+0x2e4>)
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b10      	cmp	r3, #16
 8001564:	d105      	bne.n	8001572 <KeyLogic+0x242>
					setOrderLiter(5);
 8001566:	2005      	movs	r0, #5
 8001568:	f7ff fe9a 	bl	80012a0 <setOrderLiter>
					setIdle();
 800156c:	f7ff fed4 	bl	8001318 <setIdle>
				break;
 8001570:	e281      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_T) {	// T -> F3
 8001572:	4b28      	ldr	r3, [pc, #160]	@ (8001614 <KeyLogic+0x2e4>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	2b0a      	cmp	r3, #10
 8001578:	d105      	bne.n	8001586 <KeyLogic+0x256>
					seqState = SEQ_ENTER_OLD_PASSWORD;
 800157a:	4b26      	ldr	r3, [pc, #152]	@ (8001614 <KeyLogic+0x2e4>)
 800157c:	2202      	movs	r2, #2
 800157e:	701a      	strb	r2, [r3, #0]
					IdleEnv();
 8001580:	f7ff feb8 	bl	80012f4 <IdleEnv>
				break;
 8001584:	e277      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 8001586:	f7ff fec7 	bl	8001318 <setIdle>
				break;
 800158a:	e274      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY F4/////////////////////////////////////////////////////////
			case 'F':
				if(seqState==SEQ_IDLE){					// F4
 800158c:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <KeyLogic+0x2e4>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d104      	bne.n	800159e <KeyLogic+0x26e>
					setOrderPrice(50000);
 8001594:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001598:	f7ff fe56 	bl	8001248 <setOrderPrice>
				}else if (seqState == SEQ_PRESSED_T) {	// T -> F4
					seqState = SEQ_PRESSED_T_F4;
				} else {
					setIdle();
				}
				break;
 800159c:	e26b      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState==SEQ_PRESSED_L){		// L -> F4
 800159e:	4b1d      	ldr	r3, [pc, #116]	@ (8001614 <KeyLogic+0x2e4>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b10      	cmp	r3, #16
 80015a4:	d105      	bne.n	80015b2 <KeyLogic+0x282>
					setOrderLiter(10);
 80015a6:	200a      	movs	r0, #10
 80015a8:	f7ff fe7a 	bl	80012a0 <setOrderLiter>
					setIdle();
 80015ac:	f7ff feb4 	bl	8001318 <setIdle>
				break;
 80015b0:	e261      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_T) {	// T -> F4
 80015b2:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <KeyLogic+0x2e4>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b0a      	cmp	r3, #10
 80015b8:	d103      	bne.n	80015c2 <KeyLogic+0x292>
					seqState = SEQ_PRESSED_T_F4;
 80015ba:	4b16      	ldr	r3, [pc, #88]	@ (8001614 <KeyLogic+0x2e4>)
 80015bc:	220e      	movs	r2, #14
 80015be:	701a      	strb	r2, [r3, #0]
				break;
 80015c0:	e259      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 80015c2:	f7ff fea9 	bl	8001318 <setIdle>
				break;
 80015c6:	e256      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY C/////////////////////////////////////////////////////////
			case 'C':
				snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 80015c8:	2300      	movs	r3, #0
 80015ca:	4a13      	ldr	r2, [pc, #76]	@ (8001618 <KeyLogic+0x2e8>)
 80015cc:	2107      	movs	r1, #7
 80015ce:	4813      	ldr	r0, [pc, #76]	@ (800161c <KeyLogic+0x2ec>)
 80015d0:	f006 f9aa 	bl	8007928 <sniprintf>
				snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 80015d4:	2300      	movs	r3, #0
 80015d6:	4a10      	ldr	r2, [pc, #64]	@ (8001618 <KeyLogic+0x2e8>)
 80015d8:	2107      	movs	r1, #7
 80015da:	4811      	ldr	r0, [pc, #68]	@ (8001620 <KeyLogic+0x2f0>)
 80015dc:	f006 f9a4 	bl	8007928 <sniprintf>
				snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 1);
 80015e0:	2301      	movs	r3, #1
 80015e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <KeyLogic+0x2e8>)
 80015e4:	2107      	movs	r1, #7
 80015e6:	480f      	ldr	r0, [pc, #60]	@ (8001624 <KeyLogic+0x2f4>)
 80015e8:	f006 f99e 	bl	8007928 <sniprintf>
				break;
 80015ec:	e243      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY E/////////////////////////////////////////////////////////
			case 'E':
				if(seqState == SEQ_IDLE){											// {SEQ_IDLE}: 						E to display roundPrice
 80015ee:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <KeyLogic+0x2e4>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d118      	bne.n	8001628 <KeyLogic+0x2f8>
					seqState = SEQ_DISP_PRICE;
 80015f6:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <KeyLogic+0x2e4>)
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
					password = accumulatedNumber;
					setIdle();
				}else {
					setIdle();
				}
				break;
 80015fc:	e23b      	b.n	8001a76 <KeyLogic+0x746>
 80015fe:	bf00      	nop
 8001600:	200000f1 	.word	0x200000f1
 8001604:	20000001 	.word	0x20000001
 8001608:	200000d8 	.word	0x200000d8
 800160c:	200000dc 	.word	0x200000dc
 8001610:	20000000 	.word	0x20000000
 8001614:	200000f2 	.word	0x200000f2
 8001618:	08008364 	.word	0x08008364
 800161c:	20000028 	.word	0x20000028
 8001620:	2000002f 	.word	0x2000002f
 8001624:	20000036 	.word	0x20000036
				}else if (seqState == SEQ_PRESSED_$){								// {SEQ_PRESSED_$}: 				$ -> [OrderPrice] -> E to set Order Price
 8001628:	4b9b      	ldr	r3, [pc, #620]	@ (8001898 <KeyLogic+0x568>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b11      	cmp	r3, #17
 800162e:	d107      	bne.n	8001640 <KeyLogic+0x310>
					setOrderPrice(accumulatedNumber);
 8001630:	4b9a      	ldr	r3, [pc, #616]	@ (800189c <KeyLogic+0x56c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fe07 	bl	8001248 <setOrderPrice>
					setIdle();
 800163a:	f7ff fe6d 	bl	8001318 <setIdle>
				break;
 800163e:	e21a      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_L){								// {SEQ_PRESSED_L}: 				L -> [OrderLiter] -> E to set Order Liter
 8001640:	4b95      	ldr	r3, [pc, #596]	@ (8001898 <KeyLogic+0x568>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b10      	cmp	r3, #16
 8001646:	d107      	bne.n	8001658 <KeyLogic+0x328>
					setOrderLiter(accumulatedNumber);
 8001648:	4b94      	ldr	r3, [pc, #592]	@ (800189c <KeyLogic+0x56c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fe27 	bl	80012a0 <setOrderLiter>
					setIdle();
 8001652:	f7ff fe61 	bl	8001318 <setIdle>
				break;
 8001656:	e20e      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_P_NUM&&							// {SEQ_PRESSED_P_NUM}:				P -> [PSSWRD] -> E to go to {SEQ_PRESSED_P_PSWRD_SETPRICE}
 8001658:	4b8f      	ldr	r3, [pc, #572]	@ (8001898 <KeyLogic+0x568>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b08      	cmp	r3, #8
 800165e:	d10b      	bne.n	8001678 <KeyLogic+0x348>
					accumulatedNumber==password) {
 8001660:	4b8e      	ldr	r3, [pc, #568]	@ (800189c <KeyLogic+0x56c>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	4b8e      	ldr	r3, [pc, #568]	@ (80018a0 <KeyLogic+0x570>)
 8001666:	681b      	ldr	r3, [r3, #0]
				}else if (seqState == SEQ_PRESSED_P_NUM&&							// {SEQ_PRESSED_P_NUM}:				P -> [PSSWRD] -> E to go to {SEQ_PRESSED_P_PSWRD_SETPRICE}
 8001668:	429a      	cmp	r2, r3
 800166a:	d105      	bne.n	8001678 <KeyLogic+0x348>
					seqState = SEQ_PRESSED_P_PSWRD_SETPRICE;
 800166c:	4b8a      	ldr	r3, [pc, #552]	@ (8001898 <KeyLogic+0x568>)
 800166e:	2209      	movs	r2, #9
 8001670:	701a      	strb	r2, [r3, #0]
					IdleEnv();
 8001672:	f7ff fe3f 	bl	80012f4 <IdleEnv>
 8001676:	e13d      	b.n	80018f4 <KeyLogic+0x5c4>
				}else if(seqState == SEQ_PRESSED_P_PSWRD_SETPRICE){					//  {SEQ_PRESSED_P_PSWRD_SETPRICE}: P -> [PSSWRD] -> E -> [PRICE] -> E to set currPrice and apply roundPrice settings
 8001678:	4b87      	ldr	r3, [pc, #540]	@ (8001898 <KeyLogic+0x568>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b09      	cmp	r3, #9
 800167e:	d16c      	bne.n	800175a <KeyLogic+0x42a>
					currPrice = accumulatedNumber;
 8001680:	4b86      	ldr	r3, [pc, #536]	@ (800189c <KeyLogic+0x56c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a87      	ldr	r2, [pc, #540]	@ (80018a4 <KeyLogic+0x574>)
 8001686:	6013      	str	r3, [r2, #0]
					switch (currentPriceState){
 8001688:	4b87      	ldr	r3, [pc, #540]	@ (80018a8 <KeyLogic+0x578>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <KeyLogic+0x366>
 8001690:	2b01      	cmp	r3, #1
 8001692:	d02d      	beq.n	80016f0 <KeyLogic+0x3c0>
 8001694:	e059      	b.n	800174a <KeyLogic+0x41a>
							if(currPrice%50<25){
 8001696:	4b83      	ldr	r3, [pc, #524]	@ (80018a4 <KeyLogic+0x574>)
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	4b84      	ldr	r3, [pc, #528]	@ (80018ac <KeyLogic+0x57c>)
 800169c:	fba3 1302 	umull	r1, r3, r3, r2
 80016a0:	091b      	lsrs	r3, r3, #4
 80016a2:	2132      	movs	r1, #50	@ 0x32
 80016a4:	fb01 f303 	mul.w	r3, r1, r3
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b18      	cmp	r3, #24
 80016ac:	d80f      	bhi.n	80016ce <KeyLogic+0x39e>
								roundedPrice=currPrice-(currPrice%50);
 80016ae:	4b7d      	ldr	r3, [pc, #500]	@ (80018a4 <KeyLogic+0x574>)
 80016b0:	6819      	ldr	r1, [r3, #0]
 80016b2:	4b7c      	ldr	r3, [pc, #496]	@ (80018a4 <KeyLogic+0x574>)
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4b7d      	ldr	r3, [pc, #500]	@ (80018ac <KeyLogic+0x57c>)
 80016b8:	fba3 0302 	umull	r0, r3, r3, r2
 80016bc:	091b      	lsrs	r3, r3, #4
 80016be:	2032      	movs	r0, #50	@ 0x32
 80016c0:	fb00 f303 	mul.w	r3, r0, r3
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	1acb      	subs	r3, r1, r3
 80016c8:	4a79      	ldr	r2, [pc, #484]	@ (80018b0 <KeyLogic+0x580>)
 80016ca:	6013      	str	r3, [r2, #0]
							break;
 80016cc:	e042      	b.n	8001754 <KeyLogic+0x424>
								roundedPrice=currPrice-(currPrice%50)+50;
 80016ce:	4b75      	ldr	r3, [pc, #468]	@ (80018a4 <KeyLogic+0x574>)
 80016d0:	6819      	ldr	r1, [r3, #0]
 80016d2:	4b74      	ldr	r3, [pc, #464]	@ (80018a4 <KeyLogic+0x574>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	4b75      	ldr	r3, [pc, #468]	@ (80018ac <KeyLogic+0x57c>)
 80016d8:	fba3 0302 	umull	r0, r3, r3, r2
 80016dc:	091b      	lsrs	r3, r3, #4
 80016de:	2032      	movs	r0, #50	@ 0x32
 80016e0:	fb00 f303 	mul.w	r3, r0, r3
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	1acb      	subs	r3, r1, r3
 80016e8:	3332      	adds	r3, #50	@ 0x32
 80016ea:	4a71      	ldr	r2, [pc, #452]	@ (80018b0 <KeyLogic+0x580>)
 80016ec:	6013      	str	r3, [r2, #0]
							break;
 80016ee:	e031      	b.n	8001754 <KeyLogic+0x424>
							if(currPrice%100<50){
 80016f0:	4b6c      	ldr	r3, [pc, #432]	@ (80018a4 <KeyLogic+0x574>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4b6d      	ldr	r3, [pc, #436]	@ (80018ac <KeyLogic+0x57c>)
 80016f6:	fba3 1302 	umull	r1, r3, r3, r2
 80016fa:	095b      	lsrs	r3, r3, #5
 80016fc:	2164      	movs	r1, #100	@ 0x64
 80016fe:	fb01 f303 	mul.w	r3, r1, r3
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b31      	cmp	r3, #49	@ 0x31
 8001706:	d80f      	bhi.n	8001728 <KeyLogic+0x3f8>
								roundedPrice=currPrice-(currPrice%100);
 8001708:	4b66      	ldr	r3, [pc, #408]	@ (80018a4 <KeyLogic+0x574>)
 800170a:	6819      	ldr	r1, [r3, #0]
 800170c:	4b65      	ldr	r3, [pc, #404]	@ (80018a4 <KeyLogic+0x574>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b66      	ldr	r3, [pc, #408]	@ (80018ac <KeyLogic+0x57c>)
 8001712:	fba3 0302 	umull	r0, r3, r3, r2
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	2064      	movs	r0, #100	@ 0x64
 800171a:	fb00 f303 	mul.w	r3, r0, r3
 800171e:	1ad3      	subs	r3, r2, r3
 8001720:	1acb      	subs	r3, r1, r3
 8001722:	4a63      	ldr	r2, [pc, #396]	@ (80018b0 <KeyLogic+0x580>)
 8001724:	6013      	str	r3, [r2, #0]
							break;
 8001726:	e015      	b.n	8001754 <KeyLogic+0x424>
								roundedPrice=currPrice-(currPrice%100)+100;
 8001728:	4b5e      	ldr	r3, [pc, #376]	@ (80018a4 <KeyLogic+0x574>)
 800172a:	6819      	ldr	r1, [r3, #0]
 800172c:	4b5d      	ldr	r3, [pc, #372]	@ (80018a4 <KeyLogic+0x574>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b5e      	ldr	r3, [pc, #376]	@ (80018ac <KeyLogic+0x57c>)
 8001732:	fba3 0302 	umull	r0, r3, r3, r2
 8001736:	095b      	lsrs	r3, r3, #5
 8001738:	2064      	movs	r0, #100	@ 0x64
 800173a:	fb00 f303 	mul.w	r3, r0, r3
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	1acb      	subs	r3, r1, r3
 8001742:	3364      	adds	r3, #100	@ 0x64
 8001744:	4a5a      	ldr	r2, [pc, #360]	@ (80018b0 <KeyLogic+0x580>)
 8001746:	6013      	str	r3, [r2, #0]
							break;
 8001748:	e004      	b.n	8001754 <KeyLogic+0x424>
							roundedPrice=currPrice;
 800174a:	4b56      	ldr	r3, [pc, #344]	@ (80018a4 <KeyLogic+0x574>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a58      	ldr	r2, [pc, #352]	@ (80018b0 <KeyLogic+0x580>)
 8001750:	6013      	str	r3, [r2, #0]
							break;
 8001752:	bf00      	nop
					setIdle();
 8001754:	f7ff fde0 	bl	8001318 <setIdle>
				break;
 8001758:	e18d      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_P_F2_PSWRD&&						// {SEQ_PRESSED_P_F2_PSWRD}:		P -> F2 -> [PSSWRD] -> E to go to {SEQ_PRESSED_P_F2_PSWRD_ROUND}
 800175a:	4b4f      	ldr	r3, [pc, #316]	@ (8001898 <KeyLogic+0x568>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b06      	cmp	r3, #6
 8001760:	d10b      	bne.n	800177a <KeyLogic+0x44a>
						accumulatedNumber==password){
 8001762:	4b4e      	ldr	r3, [pc, #312]	@ (800189c <KeyLogic+0x56c>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	4b4e      	ldr	r3, [pc, #312]	@ (80018a0 <KeyLogic+0x570>)
 8001768:	681b      	ldr	r3, [r3, #0]
				}else if (seqState == SEQ_PRESSED_P_F2_PSWRD&&						// {SEQ_PRESSED_P_F2_PSWRD}:		P -> F2 -> [PSSWRD] -> E to go to {SEQ_PRESSED_P_F2_PSWRD_ROUND}
 800176a:	429a      	cmp	r2, r3
 800176c:	d105      	bne.n	800177a <KeyLogic+0x44a>
					seqState = SEQ_PRESSED_P_F2_PSWRD_ROUND;
 800176e:	4b4a      	ldr	r3, [pc, #296]	@ (8001898 <KeyLogic+0x568>)
 8001770:	2207      	movs	r2, #7
 8001772:	701a      	strb	r2, [r3, #0]
					IdleEnv();
 8001774:	f7ff fdbe 	bl	80012f4 <IdleEnv>
 8001778:	e0bc      	b.n	80018f4 <KeyLogic+0x5c4>
				}else if (seqState == SEQ_PRESSED_P_F2_PSWRD_ROUND){				// {SEQ_PRESSED_P_F2_PSWRD_ROUND}:	P -> F2 -> [PSSWRD] -> E -> [0|1|2] -> E to confirm roundPrice
 800177a:	4b47      	ldr	r3, [pc, #284]	@ (8001898 <KeyLogic+0x568>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b07      	cmp	r3, #7
 8001780:	d176      	bne.n	8001870 <KeyLogic+0x540>
					switch(accumulatedNumber){
 8001782:	4b46      	ldr	r3, [pc, #280]	@ (800189c <KeyLogic+0x56c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b02      	cmp	r3, #2
 8001788:	d066      	beq.n	8001858 <KeyLogic+0x528>
 800178a:	2b02      	cmp	r3, #2
 800178c:	d86c      	bhi.n	8001868 <KeyLogic+0x538>
 800178e:	2b00      	cmp	r3, #0
 8001790:	d002      	beq.n	8001798 <KeyLogic+0x468>
 8001792:	2b01      	cmp	r3, #1
 8001794:	d030      	beq.n	80017f8 <KeyLogic+0x4c8>
							break;
 8001796:	e067      	b.n	8001868 <KeyLogic+0x538>
							if(currPrice%50<25){
 8001798:	4b42      	ldr	r3, [pc, #264]	@ (80018a4 <KeyLogic+0x574>)
 800179a:	681a      	ldr	r2, [r3, #0]
 800179c:	4b43      	ldr	r3, [pc, #268]	@ (80018ac <KeyLogic+0x57c>)
 800179e:	fba3 1302 	umull	r1, r3, r3, r2
 80017a2:	091b      	lsrs	r3, r3, #4
 80017a4:	2132      	movs	r1, #50	@ 0x32
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	2b18      	cmp	r3, #24
 80017ae:	d80f      	bhi.n	80017d0 <KeyLogic+0x4a0>
								roundedPrice=currPrice-(currPrice%50);
 80017b0:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <KeyLogic+0x574>)
 80017b2:	6819      	ldr	r1, [r3, #0]
 80017b4:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <KeyLogic+0x574>)
 80017b6:	681a      	ldr	r2, [r3, #0]
 80017b8:	4b3c      	ldr	r3, [pc, #240]	@ (80018ac <KeyLogic+0x57c>)
 80017ba:	fba3 0302 	umull	r0, r3, r3, r2
 80017be:	091b      	lsrs	r3, r3, #4
 80017c0:	2032      	movs	r0, #50	@ 0x32
 80017c2:	fb00 f303 	mul.w	r3, r0, r3
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	1acb      	subs	r3, r1, r3
 80017ca:	4a39      	ldr	r2, [pc, #228]	@ (80018b0 <KeyLogic+0x580>)
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	e00f      	b.n	80017f0 <KeyLogic+0x4c0>
								roundedPrice=currPrice-(currPrice%50)+50;
 80017d0:	4b34      	ldr	r3, [pc, #208]	@ (80018a4 <KeyLogic+0x574>)
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	4b33      	ldr	r3, [pc, #204]	@ (80018a4 <KeyLogic+0x574>)
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	4b34      	ldr	r3, [pc, #208]	@ (80018ac <KeyLogic+0x57c>)
 80017da:	fba3 0302 	umull	r0, r3, r3, r2
 80017de:	091b      	lsrs	r3, r3, #4
 80017e0:	2032      	movs	r0, #50	@ 0x32
 80017e2:	fb00 f303 	mul.w	r3, r0, r3
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	1acb      	subs	r3, r1, r3
 80017ea:	3332      	adds	r3, #50	@ 0x32
 80017ec:	4a30      	ldr	r2, [pc, #192]	@ (80018b0 <KeyLogic+0x580>)
 80017ee:	6013      	str	r3, [r2, #0]
							currentPriceState=PRICE_ROUND_50;
 80017f0:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <KeyLogic+0x578>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
							break;
 80017f6:	e038      	b.n	800186a <KeyLogic+0x53a>
							if(currPrice%100<50){
 80017f8:	4b2a      	ldr	r3, [pc, #168]	@ (80018a4 <KeyLogic+0x574>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b2b      	ldr	r3, [pc, #172]	@ (80018ac <KeyLogic+0x57c>)
 80017fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	2164      	movs	r1, #100	@ 0x64
 8001806:	fb01 f303 	mul.w	r3, r1, r3
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	2b31      	cmp	r3, #49	@ 0x31
 800180e:	d80f      	bhi.n	8001830 <KeyLogic+0x500>
								roundedPrice=currPrice-(currPrice%100);
 8001810:	4b24      	ldr	r3, [pc, #144]	@ (80018a4 <KeyLogic+0x574>)
 8001812:	6819      	ldr	r1, [r3, #0]
 8001814:	4b23      	ldr	r3, [pc, #140]	@ (80018a4 <KeyLogic+0x574>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b24      	ldr	r3, [pc, #144]	@ (80018ac <KeyLogic+0x57c>)
 800181a:	fba3 0302 	umull	r0, r3, r3, r2
 800181e:	095b      	lsrs	r3, r3, #5
 8001820:	2064      	movs	r0, #100	@ 0x64
 8001822:	fb00 f303 	mul.w	r3, r0, r3
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	1acb      	subs	r3, r1, r3
 800182a:	4a21      	ldr	r2, [pc, #132]	@ (80018b0 <KeyLogic+0x580>)
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e00f      	b.n	8001850 <KeyLogic+0x520>
								roundedPrice=currPrice-(currPrice%100)+100;
 8001830:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <KeyLogic+0x574>)
 8001832:	6819      	ldr	r1, [r3, #0]
 8001834:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <KeyLogic+0x574>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <KeyLogic+0x57c>)
 800183a:	fba3 0302 	umull	r0, r3, r3, r2
 800183e:	095b      	lsrs	r3, r3, #5
 8001840:	2064      	movs	r0, #100	@ 0x64
 8001842:	fb00 f303 	mul.w	r3, r0, r3
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	3364      	adds	r3, #100	@ 0x64
 800184c:	4a18      	ldr	r2, [pc, #96]	@ (80018b0 <KeyLogic+0x580>)
 800184e:	6013      	str	r3, [r2, #0]
							currentPriceState=PRICE_ROUND_100;
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <KeyLogic+0x578>)
 8001852:	2201      	movs	r2, #1
 8001854:	701a      	strb	r2, [r3, #0]
							break;
 8001856:	e008      	b.n	800186a <KeyLogic+0x53a>
							roundedPrice=currPrice;
 8001858:	4b12      	ldr	r3, [pc, #72]	@ (80018a4 <KeyLogic+0x574>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <KeyLogic+0x580>)
 800185e:	6013      	str	r3, [r2, #0]
							currentPriceState=PRICE_DEFAULT;
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <KeyLogic+0x578>)
 8001862:	2202      	movs	r2, #2
 8001864:	701a      	strb	r2, [r3, #0]
							break;
 8001866:	e000      	b.n	800186a <KeyLogic+0x53a>
							break;
 8001868:	bf00      	nop
					setIdle();
 800186a:	f7ff fd55 	bl	8001318 <setIdle>
				break;
 800186e:	e102      	b.n	8001a76 <KeyLogic+0x746>
				}else if(seqState == SEQ_PRESSED_T_F4&&    							// {SEQ_PRESSED_T_F4}: T -> F4 -> [PSSWRD] -> E to delete totalLitersShift
 8001870:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <KeyLogic+0x568>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b0e      	cmp	r3, #14
 8001876:	d11f      	bne.n	80018b8 <KeyLogic+0x588>
						accumulatedNumber == password){
 8001878:	4b08      	ldr	r3, [pc, #32]	@ (800189c <KeyLogic+0x56c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <KeyLogic+0x570>)
 800187e:	681b      	ldr	r3, [r3, #0]
				}else if(seqState == SEQ_PRESSED_T_F4&&    							// {SEQ_PRESSED_T_F4}: T -> F4 -> [PSSWRD] -> E to delete totalLitersShift
 8001880:	429a      	cmp	r2, r3
 8001882:	d119      	bne.n	80018b8 <KeyLogic+0x588>
					seqState = SEQ_PRESSED_T_F4_PASSWORD;
 8001884:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <KeyLogic+0x568>)
 8001886:	220f      	movs	r2, #15
 8001888:	701a      	strb	r2, [r3, #0]
					IdleEnv();
 800188a:	f7ff fd33 	bl	80012f4 <IdleEnv>
					totalLitersShift = 0;
 800188e:	4b09      	ldr	r3, [pc, #36]	@ (80018b4 <KeyLogic+0x584>)
 8001890:	2200      	movs	r2, #0
 8001892:	601a      	str	r2, [r3, #0]
 8001894:	e02e      	b.n	80018f4 <KeyLogic+0x5c4>
 8001896:	bf00      	nop
 8001898:	200000f2 	.word	0x200000f2
 800189c:	200000e0 	.word	0x200000e0
 80018a0:	20000040 	.word	0x20000040
 80018a4:	2000004c 	.word	0x2000004c
 80018a8:	200000f0 	.word	0x200000f0
 80018ac:	51eb851f 	.word	0x51eb851f
 80018b0:	20000050 	.word	0x20000050
 80018b4:	20000048 	.word	0x20000048
				}else if(seqState == SEQ_ENTER_OLD_PASSWORD&&
 80018b8:	4b72      	ldr	r3, [pc, #456]	@ (8001a84 <KeyLogic+0x754>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d10b      	bne.n	80018d8 <KeyLogic+0x5a8>
						accumulatedNumber == password){
 80018c0:	4b71      	ldr	r3, [pc, #452]	@ (8001a88 <KeyLogic+0x758>)
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	4b71      	ldr	r3, [pc, #452]	@ (8001a8c <KeyLogic+0x75c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
				}else if(seqState == SEQ_ENTER_OLD_PASSWORD&&
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d105      	bne.n	80018d8 <KeyLogic+0x5a8>
					seqState = SEQ_ENTER_NEW_PASSWORD;
 80018cc:	4b6d      	ldr	r3, [pc, #436]	@ (8001a84 <KeyLogic+0x754>)
 80018ce:	2203      	movs	r2, #3
 80018d0:	701a      	strb	r2, [r3, #0]
					IdleEnv();
 80018d2:	f7ff fd0f 	bl	80012f4 <IdleEnv>
 80018d6:	e00d      	b.n	80018f4 <KeyLogic+0x5c4>
				}else if(seqState == SEQ_ENTER_NEW_PASSWORD){
 80018d8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a84 <KeyLogic+0x754>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b03      	cmp	r3, #3
 80018de:	d106      	bne.n	80018ee <KeyLogic+0x5be>
					password = accumulatedNumber;
 80018e0:	4b69      	ldr	r3, [pc, #420]	@ (8001a88 <KeyLogic+0x758>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a69      	ldr	r2, [pc, #420]	@ (8001a8c <KeyLogic+0x75c>)
 80018e6:	6013      	str	r3, [r2, #0]
					setIdle();
 80018e8:	f7ff fd16 	bl	8001318 <setIdle>
				break;
 80018ec:	e0c3      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 80018ee:	f7ff fd13 	bl	8001318 <setIdle>
				break;
 80018f2:	e0c0      	b.n	8001a76 <KeyLogic+0x746>
 80018f4:	e0bf      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY P/////////////////////////////////////////////////////////
			case 'P':
				if (seqState == SEQ_IDLE) {
 80018f6:	4b63      	ldr	r3, [pc, #396]	@ (8001a84 <KeyLogic+0x754>)
 80018f8:	781b      	ldrb	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d103      	bne.n	8001906 <KeyLogic+0x5d6>
					seqState = SEQ_PRESSED_P;
 80018fe:	4b61      	ldr	r3, [pc, #388]	@ (8001a84 <KeyLogic+0x754>)
 8001900:	2205      	movs	r2, #5
 8001902:	701a      	strb	r2, [r3, #0]
				} else {
					setIdle();
				}
				break;
 8001904:	e0b7      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 8001906:	f7ff fd07 	bl	8001318 <setIdle>
				break;
 800190a:	e0b4      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY T/////////////////////////////////////////////////////////
			case 'T':
				if (seqState == SEQ_IDLE) {
 800190c:	4b5d      	ldr	r3, [pc, #372]	@ (8001a84 <KeyLogic+0x754>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <KeyLogic+0x5ec>
					seqState = SEQ_PRESSED_T;
 8001914:	4b5b      	ldr	r3, [pc, #364]	@ (8001a84 <KeyLogic+0x754>)
 8001916:	220a      	movs	r2, #10
 8001918:	701a      	strb	r2, [r3, #0]
				} else {
					setIdle();
				}
				break;
 800191a:	e0ac      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 800191c:	f7ff fcfc 	bl	8001318 <setIdle>
				break;
 8001920:	e0a9      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY $/////////////////////////////////////////////////////////
			case '$':
				if (seqState == SEQ_IDLE) {
 8001922:	4b58      	ldr	r3, [pc, #352]	@ (8001a84 <KeyLogic+0x754>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <KeyLogic+0x602>
					seqState = SEQ_PRESSED_$;
 800192a:	4b56      	ldr	r3, [pc, #344]	@ (8001a84 <KeyLogic+0x754>)
 800192c:	2211      	movs	r2, #17
 800192e:	701a      	strb	r2, [r3, #0]
				}else if (seqState == SEQ_PRESSED_T) {
					seqState = SEQ_PRESSED_T_$;
				} else {
					setIdle();
				}
				break;
 8001930:	e0a1      	b.n	8001a76 <KeyLogic+0x746>
				}else if (seqState == SEQ_PRESSED_T) {
 8001932:	4b54      	ldr	r3, [pc, #336]	@ (8001a84 <KeyLogic+0x754>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b0a      	cmp	r3, #10
 8001938:	d103      	bne.n	8001942 <KeyLogic+0x612>
					seqState = SEQ_PRESSED_T_$;
 800193a:	4b52      	ldr	r3, [pc, #328]	@ (8001a84 <KeyLogic+0x754>)
 800193c:	220c      	movs	r2, #12
 800193e:	701a      	strb	r2, [r3, #0]
				break;
 8001940:	e099      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 8001942:	f7ff fce9 	bl	8001318 <setIdle>
				break;
 8001946:	e096      	b.n	8001a76 <KeyLogic+0x746>
/////////////////////////////////////////////////////KEY L/////////////////////////////////////////////////////////
			case 'L':
				if (seqState == SEQ_IDLE) {
 8001948:	4b4e      	ldr	r3, [pc, #312]	@ (8001a84 <KeyLogic+0x754>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d103      	bne.n	8001958 <KeyLogic+0x628>
					seqState = SEQ_PRESSED_L;
 8001950:	4b4c      	ldr	r3, [pc, #304]	@ (8001a84 <KeyLogic+0x754>)
 8001952:	2210      	movs	r2, #16
 8001954:	701a      	strb	r2, [r3, #0]
				} else if (seqState == SEQ_PRESSED_T) {
					seqState = SEQ_PRESSED_T_L;
				} else {
					setIdle();
				}
				break;
 8001956:	e08e      	b.n	8001a76 <KeyLogic+0x746>
				} else if (seqState == SEQ_PRESSED_T) {
 8001958:	4b4a      	ldr	r3, [pc, #296]	@ (8001a84 <KeyLogic+0x754>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b0a      	cmp	r3, #10
 800195e:	d103      	bne.n	8001968 <KeyLogic+0x638>
					seqState = SEQ_PRESSED_T_L;
 8001960:	4b48      	ldr	r3, [pc, #288]	@ (8001a84 <KeyLogic+0x754>)
 8001962:	220b      	movs	r2, #11
 8001964:	701a      	strb	r2, [r3, #0]
				break;
 8001966:	e086      	b.n	8001a76 <KeyLogic+0x746>
					setIdle();
 8001968:	f7ff fcd6 	bl	8001318 <setIdle>
				break;
 800196c:	e083      	b.n	8001a76 <KeyLogic+0x746>
			default:
/////////////////////////////////////////////////////KEY 0-9/////////////////////////////////////////////////////////
				if(keyPressed >= '0' && keyPressed <= '9') {
 800196e:	4b48      	ldr	r3, [pc, #288]	@ (8001a90 <KeyLogic+0x760>)
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b2f      	cmp	r3, #47	@ 0x2f
 8001974:	d97a      	bls.n	8001a6c <KeyLogic+0x73c>
 8001976:	4b46      	ldr	r3, [pc, #280]	@ (8001a90 <KeyLogic+0x760>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b39      	cmp	r3, #57	@ 0x39
 800197c:	d876      	bhi.n	8001a6c <KeyLogic+0x73c>
					if(seqState==SEQ_PRESSED_P){
 800197e:	4b41      	ldr	r3, [pc, #260]	@ (8001a84 <KeyLogic+0x754>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b05      	cmp	r3, #5
 8001984:	d10c      	bne.n	80019a0 <KeyLogic+0x670>
						seqState=SEQ_PRESSED_P_NUM;
 8001986:	4b3f      	ldr	r3, [pc, #252]	@ (8001a84 <KeyLogic+0x754>)
 8001988:	2208      	movs	r2, #8
 800198a:	701a      	strb	r2, [r3, #0]
						accumulatedNumber = keyPressed - '0';
 800198c:	4b40      	ldr	r3, [pc, #256]	@ (8001a90 <KeyLogic+0x760>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	3b30      	subs	r3, #48	@ 0x30
 8001992:	461a      	mov	r2, r3
 8001994:	4b3c      	ldr	r3, [pc, #240]	@ (8001a88 <KeyLogic+0x758>)
 8001996:	601a      	str	r2, [r3, #0]
						numberOfDigits = 1;
 8001998:	4b3e      	ldr	r3, [pc, #248]	@ (8001a94 <KeyLogic+0x764>)
 800199a:	2201      	movs	r2, #1
 800199c:	701a      	strb	r2, [r3, #0]
					if(seqState==SEQ_PRESSED_P){
 800199e:	e068      	b.n	8001a72 <KeyLogic+0x742>
					}else if (seqState == SEQ_PRESSED_P_NUM ||
 80019a0:	4b38      	ldr	r3, [pc, #224]	@ (8001a84 <KeyLogic+0x754>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d01f      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_PRESSED_P_F2_PSWRD ||
 80019a8:	4b36      	ldr	r3, [pc, #216]	@ (8001a84 <KeyLogic+0x754>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
					}else if (seqState == SEQ_PRESSED_P_NUM ||
 80019ac:	2b06      	cmp	r3, #6
 80019ae:	d01b      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_PRESSED_P_PSWRD_SETPRICE||
 80019b0:	4b34      	ldr	r3, [pc, #208]	@ (8001a84 <KeyLogic+0x754>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_PRESSED_P_F2_PSWRD ||
 80019b4:	2b09      	cmp	r3, #9
 80019b6:	d017      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_PRESSED_T_F4||
 80019b8:	4b32      	ldr	r3, [pc, #200]	@ (8001a84 <KeyLogic+0x754>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_PRESSED_P_PSWRD_SETPRICE||
 80019bc:	2b0e      	cmp	r3, #14
 80019be:	d013      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_ENTER_OLD_PASSWORD ||
 80019c0:	4b30      	ldr	r3, [pc, #192]	@ (8001a84 <KeyLogic+0x754>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_PRESSED_T_F4||
 80019c4:	2b02      	cmp	r3, #2
 80019c6:	d00f      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_ENTER_NEW_PASSWORD ||
 80019c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001a84 <KeyLogic+0x754>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_ENTER_OLD_PASSWORD ||
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d00b      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_NUMBER ||
 80019d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a84 <KeyLogic+0x754>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_ENTER_NEW_PASSWORD ||
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	d007      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_PRESSED_$||
 80019d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a84 <KeyLogic+0x754>)
 80019da:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_NUMBER ||
 80019dc:	2b11      	cmp	r3, #17
 80019de:	d003      	beq.n	80019e8 <KeyLogic+0x6b8>
							seqState == SEQ_PRESSED_L
 80019e0:	4b28      	ldr	r3, [pc, #160]	@ (8001a84 <KeyLogic+0x754>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
							seqState == SEQ_PRESSED_$||
 80019e4:	2b10      	cmp	r3, #16
 80019e6:	d117      	bne.n	8001a18 <KeyLogic+0x6e8>
							) {
						if (numberOfDigits < 6) {
 80019e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a94 <KeyLogic+0x764>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b05      	cmp	r3, #5
 80019ee:	d83c      	bhi.n	8001a6a <KeyLogic+0x73a>
							accumulatedNumber = accumulatedNumber * 10 + (keyPressed - '0');
 80019f0:	4b25      	ldr	r3, [pc, #148]	@ (8001a88 <KeyLogic+0x758>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4613      	mov	r3, r2
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4413      	add	r3, r2
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	461a      	mov	r2, r3
 80019fe:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <KeyLogic+0x760>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	3b30      	subs	r3, #48	@ 0x30
 8001a06:	4a20      	ldr	r2, [pc, #128]	@ (8001a88 <KeyLogic+0x758>)
 8001a08:	6013      	str	r3, [r2, #0]
							numberOfDigits++;
 8001a0a:	4b22      	ldr	r3, [pc, #136]	@ (8001a94 <KeyLogic+0x764>)
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b20      	ldr	r3, [pc, #128]	@ (8001a94 <KeyLogic+0x764>)
 8001a14:	701a      	strb	r2, [r3, #0]
						if (numberOfDigits < 6) {
 8001a16:	e028      	b.n	8001a6a <KeyLogic+0x73a>
						}
					}else if(seqState == SEQ_PRESSED_P_F2_PSWRD_ROUND){
 8001a18:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <KeyLogic+0x754>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b07      	cmp	r3, #7
 8001a1e:	d117      	bne.n	8001a50 <KeyLogic+0x720>
						if (numberOfDigits < 1) {
 8001a20:	4b1c      	ldr	r3, [pc, #112]	@ (8001a94 <KeyLogic+0x764>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d124      	bne.n	8001a72 <KeyLogic+0x742>
							accumulatedNumber = accumulatedNumber * 10 + (keyPressed - '0');
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <KeyLogic+0x758>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	4413      	add	r3, r2
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <KeyLogic+0x760>)
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	4413      	add	r3, r2
 8001a3c:	3b30      	subs	r3, #48	@ 0x30
 8001a3e:	4a12      	ldr	r2, [pc, #72]	@ (8001a88 <KeyLogic+0x758>)
 8001a40:	6013      	str	r3, [r2, #0]
							numberOfDigits++;
 8001a42:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <KeyLogic+0x764>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <KeyLogic+0x764>)
 8001a4c:	701a      	strb	r2, [r3, #0]
					if(seqState==SEQ_PRESSED_P){
 8001a4e:	e010      	b.n	8001a72 <KeyLogic+0x742>
						}
					}else{
						seqState = SEQ_NUMBER;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	@ (8001a84 <KeyLogic+0x754>)
 8001a52:	2204      	movs	r2, #4
 8001a54:	701a      	strb	r2, [r3, #0]
						accumulatedNumber = keyPressed - '0';
 8001a56:	4b0e      	ldr	r3, [pc, #56]	@ (8001a90 <KeyLogic+0x760>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	3b30      	subs	r3, #48	@ 0x30
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <KeyLogic+0x758>)
 8001a60:	601a      	str	r2, [r3, #0]
						numberOfDigits = 1;
 8001a62:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <KeyLogic+0x764>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
					if(seqState==SEQ_PRESSED_P){
 8001a68:	e003      	b.n	8001a72 <KeyLogic+0x742>
 8001a6a:	e002      	b.n	8001a72 <KeyLogic+0x742>
					}
				}else{
					setIdle();
 8001a6c:	f7ff fc54 	bl	8001318 <setIdle>
				}
				break;
 8001a70:	e000      	b.n	8001a74 <KeyLogic+0x744>
					if(seqState==SEQ_PRESSED_P){
 8001a72:	bf00      	nop
				break;
 8001a74:	bf00      	nop
		}
	}
	keyPressed = 0xFF;
 8001a76:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <KeyLogic+0x760>)
 8001a78:	22ff      	movs	r2, #255	@ 0xff
 8001a7a:	701a      	strb	r2, [r3, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	200000f2 	.word	0x200000f2
 8001a88:	200000e0 	.word	0x200000e0
 8001a8c:	20000040 	.word	0x20000040
 8001a90:	20000000 	.word	0x20000000
 8001a94:	200000e4 	.word	0x200000e4

08001a98 <KeyLogic_Action>:
//																													//
//												KEY LOGIC ACTION FSM												//
//																													//
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void KeyLogic_Action() {
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b08f      	sub	sp, #60	@ 0x3c
 8001a9c:	af02      	add	r7, sp, #8
    char buffer[7];
    switch (seqState) {
 8001a9e:	4b9f      	ldr	r3, [pc, #636]	@ (8001d1c <KeyLogic_Action+0x284>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b11      	cmp	r3, #17
 8001aa4:	f200 832f 	bhi.w	8002106 <KeyLogic_Action+0x66e>
 8001aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ab0 <KeyLogic_Action+0x18>)
 8001aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aae:	bf00      	nop
 8001ab0:	08001af9 	.word	0x08001af9
 8001ab4:	08001b2d 	.word	0x08001b2d
 8001ab8:	08001b53 	.word	0x08001b53
 8001abc:	08001b91 	.word	0x08001b91
 8001ac0:	08001f51 	.word	0x08001f51
 8001ac4:	08001bcf 	.word	0x08001bcf
 8001ac8:	08001bf5 	.word	0x08001bf5
 8001acc:	08001c1b 	.word	0x08001c1b
 8001ad0:	08001c3b 	.word	0x08001c3b
 8001ad4:	08001c61 	.word	0x08001c61
 8001ad8:	08001c87 	.word	0x08001c87
 8001adc:	08001e03 	.word	0x08001e03
 8001ae0:	08001cad 	.word	0x08001cad
 8001ae4:	08001ee5 	.word	0x08001ee5
 8001ae8:	08001f0b 	.word	0x08001f0b
 8001aec:	08001f31 	.word	0x08001f31
 8001af0:	08002085 	.word	0x08002085
 8001af4:	08001f91 	.word	0x08001f91
        case SEQ_IDLE:
        	LEDPointFlag = -1;
 8001af8:	4b89      	ldr	r3, [pc, #548]	@ (8001d20 <KeyLogic_Action+0x288>)
 8001afa:	f04f 32ff 	mov.w	r2, #4294967295
 8001afe:	601a      	str	r2, [r3, #0]
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8001b00:	2300      	movs	r3, #0
 8001b02:	4a88      	ldr	r2, [pc, #544]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001b04:	2107      	movs	r1, #7
 8001b06:	4888      	ldr	r0, [pc, #544]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001b08:	f005 ff0e 	bl	8007928 <sniprintf>
        	snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06ld", orderPrice);
 8001b0c:	4b87      	ldr	r3, [pc, #540]	@ (8001d2c <KeyLogic_Action+0x294>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a87      	ldr	r2, [pc, #540]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001b12:	2107      	movs	r1, #7
 8001b14:	4887      	ldr	r0, [pc, #540]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001b16:	f005 ff07 	bl	8007928 <sniprintf>
        	formatFloat(orderLiter, SevenSegBuffer[2]);
 8001b1a:	4b87      	ldr	r3, [pc, #540]	@ (8001d38 <KeyLogic_Action+0x2a0>)
 8001b1c:	edd3 7a00 	vldr	s15, [r3]
 8001b20:	4886      	ldr	r0, [pc, #536]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001b22:	eeb0 0a67 	vmov.f32	s0, s15
 8001b26:	f7ff fb5f 	bl	80011e8 <formatFloat>
            break;
 8001b2a:	e30a      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_DISP_PRICE:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "GIA   ");
 8001b2c:	4a84      	ldr	r2, [pc, #528]	@ (8001d40 <KeyLogic_Action+0x2a8>)
 8001b2e:	2107      	movs	r1, #7
 8001b30:	487d      	ldr	r0, [pc, #500]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001b32:	f005 fef9 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06ld", encoder_value);
 8001b36:	4b83      	ldr	r3, [pc, #524]	@ (8001d44 <KeyLogic_Action+0x2ac>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a7d      	ldr	r2, [pc, #500]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001b3c:	2107      	movs	r1, #7
 8001b3e:	487d      	ldr	r0, [pc, #500]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001b40:	f005 fef2 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8001b44:	2300      	movs	r3, #0
 8001b46:	4a77      	ldr	r2, [pc, #476]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001b48:	2107      	movs	r1, #7
 8001b4a:	487c      	ldr	r0, [pc, #496]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001b4c:	f005 feec 	bl	8007928 <sniprintf>
			break;
 8001b50:	e2f7      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_ENTER_OLD_PASSWORD:
            snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8001b52:	4b7d      	ldr	r3, [pc, #500]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f107 0020 	add.w	r0, r7, #32
 8001b5a:	4a75      	ldr	r2, [pc, #468]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001b5c:	2107      	movs	r1, #7
 8001b5e:	f005 fee3 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8001b62:	f107 0320 	add.w	r3, r7, #32
 8001b66:	4a79      	ldr	r2, [pc, #484]	@ (8001d4c <KeyLogic_Action+0x2b4>)
 8001b68:	2107      	movs	r1, #7
 8001b6a:	486f      	ldr	r0, [pc, #444]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001b6c:	f005 fedc 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "0L0 ");
 8001b70:	4a77      	ldr	r2, [pc, #476]	@ (8001d50 <KeyLogic_Action+0x2b8>)
 8001b72:	2107      	movs	r1, #7
 8001b74:	486f      	ldr	r0, [pc, #444]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001b76:	f005 fed7 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	4a69      	ldr	r2, [pc, #420]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001b7e:	2107      	movs	r1, #7
 8001b80:	486e      	ldr	r0, [pc, #440]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001b82:	f005 fed1 	bl	8007928 <sniprintf>
            LEDPointFlag = -1;
 8001b86:	4b66      	ldr	r3, [pc, #408]	@ (8001d20 <KeyLogic_Action+0x288>)
 8001b88:	f04f 32ff 	mov.w	r2, #4294967295
 8001b8c:	601a      	str	r2, [r3, #0]
            break;
 8001b8e:	e2d8      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_ENTER_NEW_PASSWORD:
            snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8001b90:	4b6d      	ldr	r3, [pc, #436]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f107 0020 	add.w	r0, r7, #32
 8001b98:	4a65      	ldr	r2, [pc, #404]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001b9a:	2107      	movs	r1, #7
 8001b9c:	f005 fec4 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8001ba0:	f107 0320 	add.w	r3, r7, #32
 8001ba4:	4a69      	ldr	r2, [pc, #420]	@ (8001d4c <KeyLogic_Action+0x2b4>)
 8001ba6:	2107      	movs	r1, #7
 8001ba8:	485f      	ldr	r0, [pc, #380]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001baa:	f005 febd 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001bae:	2300      	movs	r3, #0
 8001bb0:	4a5c      	ldr	r2, [pc, #368]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001bb2:	2107      	movs	r1, #7
 8001bb4:	485f      	ldr	r0, [pc, #380]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001bb6:	f005 feb7 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), " NEUU ");
 8001bba:	4a66      	ldr	r2, [pc, #408]	@ (8001d54 <KeyLogic_Action+0x2bc>)
 8001bbc:	2107      	movs	r1, #7
 8001bbe:	485f      	ldr	r0, [pc, #380]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001bc0:	f005 feb2 	bl	8007928 <sniprintf>
            LEDPointFlag = -1;
 8001bc4:	4b56      	ldr	r3, [pc, #344]	@ (8001d20 <KeyLogic_Action+0x288>)
 8001bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8001bca:	601a      	str	r2, [r3, #0]
            break;
 8001bcc:	e2b9      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_P:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06ld", accumulatedNumber);
 8001bce:	4b5e      	ldr	r3, [pc, #376]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a57      	ldr	r2, [pc, #348]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001bd4:	2107      	movs	r1, #7
 8001bd6:	4854      	ldr	r0, [pc, #336]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001bd8:	f005 fea6 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001bdc:	2300      	movs	r3, #0
 8001bde:	4a51      	ldr	r2, [pc, #324]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001be0:	2107      	movs	r1, #7
 8001be2:	4854      	ldr	r0, [pc, #336]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001be4:	f005 fea0 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "P     ");
 8001be8:	4a5b      	ldr	r2, [pc, #364]	@ (8001d58 <KeyLogic_Action+0x2c0>)
 8001bea:	2107      	movs	r1, #7
 8001bec:	4853      	ldr	r0, [pc, #332]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001bee:	f005 fe9b 	bl	8007928 <sniprintf>
			break;
 8001bf2:	e2a6      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_P_F2_PSWRD:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06ld", accumulatedNumber);
 8001bf4:	4b54      	ldr	r3, [pc, #336]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a4d      	ldr	r2, [pc, #308]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001bfa:	2107      	movs	r1, #7
 8001bfc:	484a      	ldr	r0, [pc, #296]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001bfe:	f005 fe93 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001c02:	2300      	movs	r3, #0
 8001c04:	4a47      	ldr	r2, [pc, #284]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001c06:	2107      	movs	r1, #7
 8001c08:	484a      	ldr	r0, [pc, #296]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001c0a:	f005 fe8d 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "SL ARO");
 8001c0e:	4a53      	ldr	r2, [pc, #332]	@ (8001d5c <KeyLogic_Action+0x2c4>)
 8001c10:	2107      	movs	r1, #7
 8001c12:	484a      	ldr	r0, [pc, #296]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001c14:	f005 fe88 	bl	8007928 <sniprintf>
			break;
 8001c18:	e293      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_P_F2_PSWRD_ROUND:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "0.  50");
 8001c1a:	4a51      	ldr	r2, [pc, #324]	@ (8001d60 <KeyLogic_Action+0x2c8>)
 8001c1c:	2107      	movs	r1, #7
 8001c1e:	4842      	ldr	r0, [pc, #264]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001c20:	f005 fe82 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "1. 100");
 8001c24:	4a4f      	ldr	r2, [pc, #316]	@ (8001d64 <KeyLogic_Action+0x2cc>)
 8001c26:	2107      	movs	r1, #7
 8001c28:	4842      	ldr	r0, [pc, #264]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001c2a:	f005 fe7d 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "2. 1..");
 8001c2e:	4a4e      	ldr	r2, [pc, #312]	@ (8001d68 <KeyLogic_Action+0x2d0>)
 8001c30:	2107      	movs	r1, #7
 8001c32:	4842      	ldr	r0, [pc, #264]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001c34:	f005 fe78 	bl	8007928 <sniprintf>
			break;
 8001c38:	e283      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_P_NUM:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06ld", accumulatedNumber);
 8001c3a:	4b43      	ldr	r3, [pc, #268]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001c40:	2107      	movs	r1, #7
 8001c42:	4839      	ldr	r0, [pc, #228]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001c44:	f005 fe70 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001c48:	2300      	movs	r3, #0
 8001c4a:	4a36      	ldr	r2, [pc, #216]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001c4c:	2107      	movs	r1, #7
 8001c4e:	4839      	ldr	r0, [pc, #228]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001c50:	f005 fe6a 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "P88888");
 8001c54:	4a45      	ldr	r2, [pc, #276]	@ (8001d6c <KeyLogic_Action+0x2d4>)
 8001c56:	2107      	movs	r1, #7
 8001c58:	4838      	ldr	r0, [pc, #224]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001c5a:	f005 fe65 	bl	8007928 <sniprintf>
            break;
 8001c5e:	e270      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_P_PSWRD_SETPRICE:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06ld", accumulatedNumber);
 8001c60:	4b39      	ldr	r3, [pc, #228]	@ (8001d48 <KeyLogic_Action+0x2b0>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a32      	ldr	r2, [pc, #200]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001c66:	2107      	movs	r1, #7
 8001c68:	482f      	ldr	r0, [pc, #188]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001c6a:	f005 fe5d 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001c6e:	2300      	movs	r3, #0
 8001c70:	4a2c      	ldr	r2, [pc, #176]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001c72:	2107      	movs	r1, #7
 8001c74:	482f      	ldr	r0, [pc, #188]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001c76:	f005 fe57 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "GIA   ");
 8001c7a:	4a31      	ldr	r2, [pc, #196]	@ (8001d40 <KeyLogic_Action+0x2a8>)
 8001c7c:	2107      	movs	r1, #7
 8001c7e:	482f      	ldr	r0, [pc, #188]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001c80:	f005 fe52 	bl	8007928 <sniprintf>
            break;
 8001c84:	e25d      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_T:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 8001c86:	2300      	movs	r3, #0
 8001c88:	4a26      	ldr	r2, [pc, #152]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001c8a:	2107      	movs	r1, #7
 8001c8c:	4826      	ldr	r0, [pc, #152]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001c8e:	f005 fe4b 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001c92:	2300      	movs	r3, #0
 8001c94:	4a23      	ldr	r2, [pc, #140]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001c96:	2107      	movs	r1, #7
 8001c98:	4826      	ldr	r0, [pc, #152]	@ (8001d34 <KeyLogic_Action+0x29c>)
 8001c9a:	f005 fe45 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 999999);
 8001c9e:	4b34      	ldr	r3, [pc, #208]	@ (8001d70 <KeyLogic_Action+0x2d8>)
 8001ca0:	4a20      	ldr	r2, [pc, #128]	@ (8001d24 <KeyLogic_Action+0x28c>)
 8001ca2:	2107      	movs	r1, #7
 8001ca4:	4825      	ldr	r0, [pc, #148]	@ (8001d3c <KeyLogic_Action+0x2a4>)
 8001ca6:	f005 fe3f 	bl	8007928 <sniprintf>
            break;
 8001caa:	e24a      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_T_$:
        	 // Format the total liters into two parts
			formatTotalLitersShift(totalLitersShift, &row1, &row2);
 8001cac:	4b31      	ldr	r3, [pc, #196]	@ (8001d74 <KeyLogic_Action+0x2dc>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a31      	ldr	r2, [pc, #196]	@ (8001d78 <KeyLogic_Action+0x2e0>)
 8001cb2:	4932      	ldr	r1, [pc, #200]	@ (8001d7c <KeyLogic_Action+0x2e4>)
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f7ff fa5f 	bl	8001178 <formatTotalLitersShift>

			// Ensure the combined string fits into the buffer
			char row1StrShift[7]; // Buffer to hold formatted row1 string
			snprintf(row1StrShift, sizeof(row1StrShift), "%06ld", row1);
 8001cba:	4b30      	ldr	r3, [pc, #192]	@ (8001d7c <KeyLogic_Action+0x2e4>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f107 0018 	add.w	r0, r7, #24
 8001cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8001d30 <KeyLogic_Action+0x298>)
 8001cc4:	2107      	movs	r1, #7
 8001cc6:	f005 fe2f 	bl	8007928 <sniprintf>

			// Combine "L.. " with the last two digits of row1
			char combinedStrShift[8]; // Buffer to hold combined string "L.. " and last two digits of row1
			snprintf(combinedStrShift, sizeof(combinedStrShift), "SH.%04ld", row1 % 10000); // Extract last two digits of row1
 8001cca:	4b2c      	ldr	r3, [pc, #176]	@ (8001d7c <KeyLogic_Action+0x2e4>)
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	4b2c      	ldr	r3, [pc, #176]	@ (8001d80 <KeyLogic_Action+0x2e8>)
 8001cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8001cd4:	0b5b      	lsrs	r3, r3, #13
 8001cd6:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001cda:	fb01 f303 	mul.w	r3, r1, r3
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	f107 0010 	add.w	r0, r7, #16
 8001ce4:	4a27      	ldr	r2, [pc, #156]	@ (8001d84 <KeyLogic_Action+0x2ec>)
 8001ce6:	2108      	movs	r1, #8
 8001ce8:	f005 fe1e 	bl	8007928 <sniprintf>

			// Fill SevenSegBuffer[0] with combinedStr and pad with spaces if necessary
			for (int i = 0; i < 6; ++i) {
 8001cec:	2300      	movs	r3, #0
 8001cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cf0:	e052      	b.n	8001d98 <KeyLogic_Action+0x300>
				if (i < strlen(combinedStrShift)) {
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fa72 	bl	80001e0 <strlen>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d941      	bls.n	8001d88 <KeyLogic_Action+0x2f0>
					SevenSegBuffer[0][i] = combinedStrShift[i];
 8001d04:	f107 0210 	add.w	r2, r7, #16
 8001d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d0a:	4413      	add	r3, r2
 8001d0c:	7819      	ldrb	r1, [r3, #0]
 8001d0e:	4a06      	ldr	r2, [pc, #24]	@ (8001d28 <KeyLogic_Action+0x290>)
 8001d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d12:	4413      	add	r3, r2
 8001d14:	460a      	mov	r2, r1
 8001d16:	701a      	strb	r2, [r3, #0]
 8001d18:	e03b      	b.n	8001d92 <KeyLogic_Action+0x2fa>
 8001d1a:	bf00      	nop
 8001d1c:	200000f2 	.word	0x200000f2
 8001d20:	20000054 	.word	0x20000054
 8001d24:	08008364 	.word	0x08008364
 8001d28:	20000028 	.word	0x20000028
 8001d2c:	20000224 	.word	0x20000224
 8001d30:	0800836c 	.word	0x0800836c
 8001d34:	2000002f 	.word	0x2000002f
 8001d38:	20000228 	.word	0x20000228
 8001d3c:	20000036 	.word	0x20000036
 8001d40:	08008374 	.word	0x08008374
 8001d44:	20000058 	.word	0x20000058
 8001d48:	200000e0 	.word	0x200000e0
 8001d4c:	0800837c 	.word	0x0800837c
 8001d50:	08008380 	.word	0x08008380
 8001d54:	08008388 	.word	0x08008388
 8001d58:	08008390 	.word	0x08008390
 8001d5c:	08008398 	.word	0x08008398
 8001d60:	080083a0 	.word	0x080083a0
 8001d64:	080083a8 	.word	0x080083a8
 8001d68:	080083b0 	.word	0x080083b0
 8001d6c:	080083b8 	.word	0x080083b8
 8001d70:	000f423f 	.word	0x000f423f
 8001d74:	20000048 	.word	0x20000048
 8001d78:	200000ec 	.word	0x200000ec
 8001d7c:	200000e8 	.word	0x200000e8
 8001d80:	d1b71759 	.word	0xd1b71759
 8001d84:	080083c0 	.word	0x080083c0
				} else {
					SevenSegBuffer[0][i] = ' '; // Pad with spaces
 8001d88:	4aa3      	ldr	r2, [pc, #652]	@ (8002018 <KeyLogic_Action+0x580>)
 8001d8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d8c:	4413      	add	r3, r2
 8001d8e:	2220      	movs	r2, #32
 8001d90:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 6; ++i) {
 8001d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d94:	3301      	adds	r3, #1
 8001d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d9a:	2b05      	cmp	r3, #5
 8001d9c:	dda9      	ble.n	8001cf2 <KeyLogic_Action+0x25a>
				}
			}
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06ld", row2);
 8001d9e:	4b9f      	ldr	r3, [pc, #636]	@ (800201c <KeyLogic_Action+0x584>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a9f      	ldr	r2, [pc, #636]	@ (8002020 <KeyLogic_Action+0x588>)
 8001da4:	2107      	movs	r1, #7
 8001da6:	489f      	ldr	r0, [pc, #636]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001da8:	f005 fdbe 	bl	8007928 <sniprintf>

			numBlinkRow =1;
 8001dac:	4b9e      	ldr	r3, [pc, #632]	@ (8002028 <KeyLogic_Action+0x590>)
 8001dae:	2201      	movs	r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
			snprintf(blinkText, sizeof(blinkText), "SHIFT "); // Set blink text
 8001db2:	4a9e      	ldr	r2, [pc, #632]	@ (800202c <KeyLogic_Action+0x594>)
 8001db4:	2107      	movs	r1, #7
 8001db6:	489e      	ldr	r0, [pc, #632]	@ (8002030 <KeyLogic_Action+0x598>)
 8001db8:	f005 fdb6 	bl	8007928 <sniprintf>
			if (xBlinkTimer == NULL) {
 8001dbc:	4b9d      	ldr	r3, [pc, #628]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f040 81b7 	bne.w	8002134 <KeyLogic_Action+0x69c>
				xBlinkTimer = xTimerCreate("BlinkTimer", pdMS_TO_TICKS(300), pdTRUE, (void *)0, vBlinkTimerCallback);
 8001dc6:	4b9c      	ldr	r3, [pc, #624]	@ (8002038 <KeyLogic_Action+0x5a0>)
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2201      	movs	r2, #1
 8001dce:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001dd2:	489a      	ldr	r0, [pc, #616]	@ (800203c <KeyLogic_Action+0x5a4>)
 8001dd4:	f004 fdfc 	bl	80069d0 <xTimerCreate>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	4a96      	ldr	r2, [pc, #600]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ddc:	6013      	str	r3, [r2, #0]
				if (xBlinkTimer != NULL) {
 8001dde:	4b95      	ldr	r3, [pc, #596]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 81a6 	beq.w	8002134 <KeyLogic_Action+0x69c>
					xTimerStart(xBlinkTimer, 0);
 8001de8:	4b92      	ldr	r3, [pc, #584]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001dea:	681c      	ldr	r4, [r3, #0]
 8001dec:	f004 f89a 	bl	8005f24 <xTaskGetTickCount>
 8001df0:	4602      	mov	r2, r0
 8001df2:	2300      	movs	r3, #0
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	2300      	movs	r3, #0
 8001df8:	2101      	movs	r1, #1
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	f004 fe46 	bl	8006a8c <xTimerGenericCommand>
				}
			}

            break;
 8001e00:	e198      	b.n	8002134 <KeyLogic_Action+0x69c>
        case SEQ_PRESSED_T_L:
            // Format the total liters into two parts
            formatTotalLiters(totalLiters, &row1, &row2);
 8001e02:	4b8f      	ldr	r3, [pc, #572]	@ (8002040 <KeyLogic_Action+0x5a8>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a85      	ldr	r2, [pc, #532]	@ (800201c <KeyLogic_Action+0x584>)
 8001e08:	498e      	ldr	r1, [pc, #568]	@ (8002044 <KeyLogic_Action+0x5ac>)
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7ff f966 	bl	80010dc <formatTotalLiters>

            // Ensure the combined string fits into the buffer
            char row1Str[7]; // Buffer to hold formatted row1 string
            snprintf(row1Str, sizeof(row1Str), "%06ld", row1);
 8001e10:	4b8c      	ldr	r3, [pc, #560]	@ (8002044 <KeyLogic_Action+0x5ac>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f107 0008 	add.w	r0, r7, #8
 8001e18:	4a81      	ldr	r2, [pc, #516]	@ (8002020 <KeyLogic_Action+0x588>)
 8001e1a:	2107      	movs	r1, #7
 8001e1c:	f005 fd84 	bl	8007928 <sniprintf>

            // Combine "L.. " with the last two digits of row1
            char combinedStr[8]; // Buffer to hold combined string "L.. " and last two digits of row1
            snprintf(combinedStr, sizeof(combinedStr), "L.%04ld", row1 % 10000); // Extract last two digits of row1
 8001e20:	4b88      	ldr	r3, [pc, #544]	@ (8002044 <KeyLogic_Action+0x5ac>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b88      	ldr	r3, [pc, #544]	@ (8002048 <KeyLogic_Action+0x5b0>)
 8001e26:	fba3 1302 	umull	r1, r3, r3, r2
 8001e2a:	0b5b      	lsrs	r3, r3, #13
 8001e2c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001e30:	fb01 f303 	mul.w	r3, r1, r3
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	4638      	mov	r0, r7
 8001e38:	4a84      	ldr	r2, [pc, #528]	@ (800204c <KeyLogic_Action+0x5b4>)
 8001e3a:	2108      	movs	r1, #8
 8001e3c:	f005 fd74 	bl	8007928 <sniprintf>

            // Fill SevenSegBuffer[0] with combinedStr and pad with spaces if necessary
            for (int i = 0; i < 6; ++i) {
 8001e40:	2300      	movs	r3, #0
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e44:	e019      	b.n	8001e7a <KeyLogic_Action+0x3e2>
                if (i < strlen(combinedStr)) {
 8001e46:	463b      	mov	r3, r7
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7fe f9c9 	bl	80001e0 <strlen>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d909      	bls.n	8001e6a <KeyLogic_Action+0x3d2>
                    SevenSegBuffer[0][i] = combinedStr[i];
 8001e56:	463a      	mov	r2, r7
 8001e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e5a:	4413      	add	r3, r2
 8001e5c:	7819      	ldrb	r1, [r3, #0]
 8001e5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002018 <KeyLogic_Action+0x580>)
 8001e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e62:	4413      	add	r3, r2
 8001e64:	460a      	mov	r2, r1
 8001e66:	701a      	strb	r2, [r3, #0]
 8001e68:	e004      	b.n	8001e74 <KeyLogic_Action+0x3dc>
                } else {
                    SevenSegBuffer[0][i] = ' '; // Pad with spaces
 8001e6a:	4a6b      	ldr	r2, [pc, #428]	@ (8002018 <KeyLogic_Action+0x580>)
 8001e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e6e:	4413      	add	r3, r2
 8001e70:	2220      	movs	r2, #32
 8001e72:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < 6; ++i) {
 8001e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e76:	3301      	adds	r3, #1
 8001e78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e7c:	2b05      	cmp	r3, #5
 8001e7e:	dde2      	ble.n	8001e46 <KeyLogic_Action+0x3ae>
                }
            }


            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06ld", row2);
 8001e80:	4b66      	ldr	r3, [pc, #408]	@ (800201c <KeyLogic_Action+0x584>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a66      	ldr	r2, [pc, #408]	@ (8002020 <KeyLogic_Action+0x588>)
 8001e86:	2107      	movs	r1, #7
 8001e88:	4866      	ldr	r0, [pc, #408]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001e8a:	f005 fd4d 	bl	8007928 <sniprintf>

            numBlinkRow =1;
 8001e8e:	4b66      	ldr	r3, [pc, #408]	@ (8002028 <KeyLogic_Action+0x590>)
 8001e90:	2201      	movs	r2, #1
 8001e92:	601a      	str	r2, [r3, #0]
			snprintf(blinkText, sizeof(blinkText), "TOTAL "); // Set blink text
 8001e94:	4a6e      	ldr	r2, [pc, #440]	@ (8002050 <KeyLogic_Action+0x5b8>)
 8001e96:	2107      	movs	r1, #7
 8001e98:	4865      	ldr	r0, [pc, #404]	@ (8002030 <KeyLogic_Action+0x598>)
 8001e9a:	f005 fd45 	bl	8007928 <sniprintf>
			if (xBlinkTimer == NULL) {
 8001e9e:	4b65      	ldr	r3, [pc, #404]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f040 8148 	bne.w	8002138 <KeyLogic_Action+0x6a0>
				xBlinkTimer = xTimerCreate("BlinkTimer", pdMS_TO_TICKS(300), pdTRUE, (void *)0, vBlinkTimerCallback);
 8001ea8:	4b63      	ldr	r3, [pc, #396]	@ (8002038 <KeyLogic_Action+0x5a0>)
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	2300      	movs	r3, #0
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001eb4:	4861      	ldr	r0, [pc, #388]	@ (800203c <KeyLogic_Action+0x5a4>)
 8001eb6:	f004 fd8b 	bl	80069d0 <xTimerCreate>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	4a5d      	ldr	r2, [pc, #372]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ebe:	6013      	str	r3, [r2, #0]
				if (xBlinkTimer != NULL) {
 8001ec0:	4b5c      	ldr	r3, [pc, #368]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	f000 8137 	beq.w	8002138 <KeyLogic_Action+0x6a0>
					xTimerStart(xBlinkTimer, 0);
 8001eca:	4b5a      	ldr	r3, [pc, #360]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ecc:	681c      	ldr	r4, [r3, #0]
 8001ece:	f004 f829 	bl	8005f24 <xTaskGetTickCount>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2300      	movs	r3, #0
 8001eda:	2101      	movs	r1, #1
 8001edc:	4620      	mov	r0, r4
 8001ede:	f004 fdd5 	bl	8006a8c <xTimerGenericCommand>
				}
			}



            break;
 8001ee2:	e129      	b.n	8002138 <KeyLogic_Action+0x6a0>

        case SEQ_PRESSED_T_F3:
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 333333);
 8001ee4:	4b5b      	ldr	r3, [pc, #364]	@ (8002054 <KeyLogic_Action+0x5bc>)
 8001ee6:	4a5c      	ldr	r2, [pc, #368]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001ee8:	2107      	movs	r1, #7
 8001eea:	484b      	ldr	r0, [pc, #300]	@ (8002018 <KeyLogic_Action+0x580>)
 8001eec:	f005 fd1c 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	4a59      	ldr	r2, [pc, #356]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001ef4:	2107      	movs	r1, #7
 8001ef6:	484b      	ldr	r0, [pc, #300]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001ef8:	f005 fd16 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8001efc:	2300      	movs	r3, #0
 8001efe:	4a56      	ldr	r2, [pc, #344]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001f00:	2107      	movs	r1, #7
 8001f02:	4856      	ldr	r0, [pc, #344]	@ (800205c <KeyLogic_Action+0x5c4>)
 8001f04:	f005 fd10 	bl	8007928 <sniprintf>
            break;
 8001f08:	e11b      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_T_F4:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06ld", accumulatedNumber);
 8001f0a:	4b55      	ldr	r3, [pc, #340]	@ (8002060 <KeyLogic_Action+0x5c8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a44      	ldr	r2, [pc, #272]	@ (8002020 <KeyLogic_Action+0x588>)
 8001f10:	2107      	movs	r1, #7
 8001f12:	4841      	ldr	r0, [pc, #260]	@ (8002018 <KeyLogic_Action+0x580>)
 8001f14:	f005 fd08 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001f18:	2300      	movs	r3, #0
 8001f1a:	4a4f      	ldr	r2, [pc, #316]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001f1c:	2107      	movs	r1, #7
 8001f1e:	4841      	ldr	r0, [pc, #260]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001f20:	f005 fd02 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "DELETE");
 8001f24:	4a4f      	ldr	r2, [pc, #316]	@ (8002064 <KeyLogic_Action+0x5cc>)
 8001f26:	2107      	movs	r1, #7
 8001f28:	484c      	ldr	r0, [pc, #304]	@ (800205c <KeyLogic_Action+0x5c4>)
 8001f2a:	f005 fcfd 	bl	8007928 <sniprintf>
            break;
 8001f2e:	e108      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_T_F4_PASSWORD:
        	snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), " ");
 8001f30:	4a4d      	ldr	r2, [pc, #308]	@ (8002068 <KeyLogic_Action+0x5d0>)
 8001f32:	2107      	movs	r1, #7
 8001f34:	4838      	ldr	r0, [pc, #224]	@ (8002018 <KeyLogic_Action+0x580>)
 8001f36:	f005 fcf7 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), " ");
 8001f3a:	4a4b      	ldr	r2, [pc, #300]	@ (8002068 <KeyLogic_Action+0x5d0>)
 8001f3c:	2107      	movs	r1, #7
 8001f3e:	4839      	ldr	r0, [pc, #228]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001f40:	f005 fcf2 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "DONE ");
 8001f44:	4a49      	ldr	r2, [pc, #292]	@ (800206c <KeyLogic_Action+0x5d4>)
 8001f46:	2107      	movs	r1, #7
 8001f48:	4844      	ldr	r0, [pc, #272]	@ (800205c <KeyLogic_Action+0x5c4>)
 8001f4a:	f005 fced 	bl	8007928 <sniprintf>
			break;
 8001f4e:	e0f8      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_NUMBER:
			snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8001f50:	4b43      	ldr	r3, [pc, #268]	@ (8002060 <KeyLogic_Action+0x5c8>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f107 0020 	add.w	r0, r7, #32
 8001f58:	4a31      	ldr	r2, [pc, #196]	@ (8002020 <KeyLogic_Action+0x588>)
 8001f5a:	2107      	movs	r1, #7
 8001f5c:	f005 fce4 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8001f60:	f107 0320 	add.w	r3, r7, #32
 8001f64:	4a42      	ldr	r2, [pc, #264]	@ (8002070 <KeyLogic_Action+0x5d8>)
 8001f66:	2107      	movs	r1, #7
 8001f68:	482b      	ldr	r0, [pc, #172]	@ (8002018 <KeyLogic_Action+0x580>)
 8001f6a:	f005 fcdd 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 8001f6e:	2300      	movs	r3, #0
 8001f70:	4a39      	ldr	r2, [pc, #228]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001f72:	2107      	movs	r1, #7
 8001f74:	482b      	ldr	r0, [pc, #172]	@ (8002024 <KeyLogic_Action+0x58c>)
 8001f76:	f005 fcd7 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	4a36      	ldr	r2, [pc, #216]	@ (8002058 <KeyLogic_Action+0x5c0>)
 8001f7e:	2107      	movs	r1, #7
 8001f80:	4836      	ldr	r0, [pc, #216]	@ (800205c <KeyLogic_Action+0x5c4>)
 8001f82:	f005 fcd1 	bl	8007928 <sniprintf>
			LEDPointFlag = -1;
 8001f86:	4b3b      	ldr	r3, [pc, #236]	@ (8002074 <KeyLogic_Action+0x5dc>)
 8001f88:	f04f 32ff 	mov.w	r2, #4294967295
 8001f8c:	601a      	str	r2, [r3, #0]
			break;
 8001f8e:	e0d8      	b.n	8002142 <KeyLogic_Action+0x6aa>
        case SEQ_PRESSED_$:
			snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8001f90:	4b33      	ldr	r3, [pc, #204]	@ (8002060 <KeyLogic_Action+0x5c8>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f107 0020 	add.w	r0, r7, #32
 8001f98:	4a21      	ldr	r2, [pc, #132]	@ (8002020 <KeyLogic_Action+0x588>)
 8001f9a:	2107      	movs	r1, #7
 8001f9c:	f005 fcc4 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8001fa0:	f107 0320 	add.w	r3, r7, #32
 8001fa4:	4a32      	ldr	r2, [pc, #200]	@ (8002070 <KeyLogic_Action+0x5d8>)
 8001fa6:	2107      	movs	r1, #7
 8001fa8:	481b      	ldr	r0, [pc, #108]	@ (8002018 <KeyLogic_Action+0x580>)
 8001faa:	f005 fcbd 	bl	8007928 <sniprintf>

			LEDPointFlag = -1;
 8001fae:	4b31      	ldr	r3, [pc, #196]	@ (8002074 <KeyLogic_Action+0x5dc>)
 8001fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb4:	601a      	str	r2, [r3, #0]
			numBlinkRow =2;
 8001fb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002028 <KeyLogic_Action+0x590>)
 8001fb8:	2202      	movs	r2, #2
 8001fba:	601a      	str	r2, [r3, #0]
			snprintf(blinkText1, sizeof(blinkText1), "SET   "); // Set blink text
 8001fbc:	4a2e      	ldr	r2, [pc, #184]	@ (8002078 <KeyLogic_Action+0x5e0>)
 8001fbe:	2107      	movs	r1, #7
 8001fc0:	482e      	ldr	r0, [pc, #184]	@ (800207c <KeyLogic_Action+0x5e4>)
 8001fc2:	f005 fcb1 	bl	8007928 <sniprintf>
			snprintf(blinkText, sizeof(blinkText), "GIA   ");
 8001fc6:	4a2e      	ldr	r2, [pc, #184]	@ (8002080 <KeyLogic_Action+0x5e8>)
 8001fc8:	2107      	movs	r1, #7
 8001fca:	4819      	ldr	r0, [pc, #100]	@ (8002030 <KeyLogic_Action+0x598>)
 8001fcc:	f005 fcac 	bl	8007928 <sniprintf>
			if (xBlinkTimer == NULL) {
 8001fd0:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f040 80b1 	bne.w	800213c <KeyLogic_Action+0x6a4>
				xBlinkTimer = xTimerCreate("BlinkTimer", pdMS_TO_TICKS(300), pdTRUE, (void *)0, vBlinkTimerCallback);
 8001fda:	4b17      	ldr	r3, [pc, #92]	@ (8002038 <KeyLogic_Action+0x5a0>)
 8001fdc:	9300      	str	r3, [sp, #0]
 8001fde:	2300      	movs	r3, #0
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001fe6:	4815      	ldr	r0, [pc, #84]	@ (800203c <KeyLogic_Action+0x5a4>)
 8001fe8:	f004 fcf2 	bl	80069d0 <xTimerCreate>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4a11      	ldr	r2, [pc, #68]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ff0:	6013      	str	r3, [r2, #0]
				if (xBlinkTimer != NULL) {
 8001ff2:	4b10      	ldr	r3, [pc, #64]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 80a0 	beq.w	800213c <KeyLogic_Action+0x6a4>
					xTimerStart(xBlinkTimer, 0);
 8001ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8002034 <KeyLogic_Action+0x59c>)
 8001ffe:	681c      	ldr	r4, [r3, #0]
 8002000:	f003 ff90 	bl	8005f24 <xTaskGetTickCount>
 8002004:	4602      	mov	r2, r0
 8002006:	2300      	movs	r3, #0
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2300      	movs	r3, #0
 800200c:	2101      	movs	r1, #1
 800200e:	4620      	mov	r0, r4
 8002010:	f004 fd3c 	bl	8006a8c <xTimerGenericCommand>
				}
			}

//			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "SET   ");
//			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "GIA   ");
			break;
 8002014:	e092      	b.n	800213c <KeyLogic_Action+0x6a4>
 8002016:	bf00      	nop
 8002018:	20000028 	.word	0x20000028
 800201c:	200000ec 	.word	0x200000ec
 8002020:	0800836c 	.word	0x0800836c
 8002024:	2000002f 	.word	0x2000002f
 8002028:	20000004 	.word	0x20000004
 800202c:	080083cc 	.word	0x080083cc
 8002030:	200000f8 	.word	0x200000f8
 8002034:	200000f4 	.word	0x200000f4
 8002038:	08000dbd 	.word	0x08000dbd
 800203c:	080083d4 	.word	0x080083d4
 8002040:	20000044 	.word	0x20000044
 8002044:	200000e8 	.word	0x200000e8
 8002048:	d1b71759 	.word	0xd1b71759
 800204c:	080083e0 	.word	0x080083e0
 8002050:	080083e8 	.word	0x080083e8
 8002054:	00051615 	.word	0x00051615
 8002058:	08008364 	.word	0x08008364
 800205c:	20000036 	.word	0x20000036
 8002060:	200000e0 	.word	0x200000e0
 8002064:	080083f0 	.word	0x080083f0
 8002068:	08008354 	.word	0x08008354
 800206c:	080083f8 	.word	0x080083f8
 8002070:	0800837c 	.word	0x0800837c
 8002074:	20000054 	.word	0x20000054
 8002078:	08008400 	.word	0x08008400
 800207c:	20000100 	.word	0x20000100
 8002080:	08008374 	.word	0x08008374
        case SEQ_PRESSED_L:
			snprintf(buffer, sizeof(buffer), "%06ld", accumulatedNumber);
 8002084:	4b31      	ldr	r3, [pc, #196]	@ (800214c <KeyLogic_Action+0x6b4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f107 0020 	add.w	r0, r7, #32
 800208c:	4a30      	ldr	r2, [pc, #192]	@ (8002150 <KeyLogic_Action+0x6b8>)
 800208e:	2107      	movs	r1, #7
 8002090:	f005 fc4a 	bl	8007928 <sniprintf>
			snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%s", buffer);
 8002094:	f107 0320 	add.w	r3, r7, #32
 8002098:	4a2e      	ldr	r2, [pc, #184]	@ (8002154 <KeyLogic_Action+0x6bc>)
 800209a:	2107      	movs	r1, #7
 800209c:	482e      	ldr	r0, [pc, #184]	@ (8002158 <KeyLogic_Action+0x6c0>)
 800209e:	f005 fc43 	bl	8007928 <sniprintf>

			LEDPointFlag = -1;
 80020a2:	4b2e      	ldr	r3, [pc, #184]	@ (800215c <KeyLogic_Action+0x6c4>)
 80020a4:	f04f 32ff 	mov.w	r2, #4294967295
 80020a8:	601a      	str	r2, [r3, #0]
			numBlinkRow =2;
 80020aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002160 <KeyLogic_Action+0x6c8>)
 80020ac:	2202      	movs	r2, #2
 80020ae:	601a      	str	r2, [r3, #0]
			snprintf(blinkText1, sizeof(blinkText1), "SET   "); // Set blink text
 80020b0:	4a2c      	ldr	r2, [pc, #176]	@ (8002164 <KeyLogic_Action+0x6cc>)
 80020b2:	2107      	movs	r1, #7
 80020b4:	482c      	ldr	r0, [pc, #176]	@ (8002168 <KeyLogic_Action+0x6d0>)
 80020b6:	f005 fc37 	bl	8007928 <sniprintf>
			snprintf(blinkText, sizeof(blinkText), "LIT   ");
 80020ba:	4a2c      	ldr	r2, [pc, #176]	@ (800216c <KeyLogic_Action+0x6d4>)
 80020bc:	2107      	movs	r1, #7
 80020be:	482c      	ldr	r0, [pc, #176]	@ (8002170 <KeyLogic_Action+0x6d8>)
 80020c0:	f005 fc32 	bl	8007928 <sniprintf>
			if (xBlinkTimer == NULL) {
 80020c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002174 <KeyLogic_Action+0x6dc>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d139      	bne.n	8002140 <KeyLogic_Action+0x6a8>
				xBlinkTimer = xTimerCreate("BlinkTimer", pdMS_TO_TICKS(300), pdTRUE, (void *)0, vBlinkTimerCallback);
 80020cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002178 <KeyLogic_Action+0x6e0>)
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	2300      	movs	r3, #0
 80020d2:	2201      	movs	r2, #1
 80020d4:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80020d8:	4828      	ldr	r0, [pc, #160]	@ (800217c <KeyLogic_Action+0x6e4>)
 80020da:	f004 fc79 	bl	80069d0 <xTimerCreate>
 80020de:	4603      	mov	r3, r0
 80020e0:	4a24      	ldr	r2, [pc, #144]	@ (8002174 <KeyLogic_Action+0x6dc>)
 80020e2:	6013      	str	r3, [r2, #0]
				if (xBlinkTimer != NULL) {
 80020e4:	4b23      	ldr	r3, [pc, #140]	@ (8002174 <KeyLogic_Action+0x6dc>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d029      	beq.n	8002140 <KeyLogic_Action+0x6a8>
					xTimerStart(xBlinkTimer, 0);
 80020ec:	4b21      	ldr	r3, [pc, #132]	@ (8002174 <KeyLogic_Action+0x6dc>)
 80020ee:	681c      	ldr	r4, [r3, #0]
 80020f0:	f003 ff18 	bl	8005f24 <xTaskGetTickCount>
 80020f4:	4602      	mov	r2, r0
 80020f6:	2300      	movs	r3, #0
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2300      	movs	r3, #0
 80020fc:	2101      	movs	r1, #1
 80020fe:	4620      	mov	r0, r4
 8002100:	f004 fcc4 	bl	8006a8c <xTimerGenericCommand>
				}
			}

//			snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "SET   ");
//			snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "LIT   ");
			break;
 8002104:	e01c      	b.n	8002140 <KeyLogic_Action+0x6a8>
        default:
        	LEDPointFlag = -1;
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <KeyLogic_Action+0x6c4>)
 8002108:	f04f 32ff 	mov.w	r2, #4294967295
 800210c:	601a      	str	r2, [r3, #0]
            snprintf(SevenSegBuffer[0], sizeof(SevenSegBuffer[0]), "%06d", 0);
 800210e:	2300      	movs	r3, #0
 8002110:	4a1b      	ldr	r2, [pc, #108]	@ (8002180 <KeyLogic_Action+0x6e8>)
 8002112:	2107      	movs	r1, #7
 8002114:	4810      	ldr	r0, [pc, #64]	@ (8002158 <KeyLogic_Action+0x6c0>)
 8002116:	f005 fc07 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[1], sizeof(SevenSegBuffer[1]), "%06d", 0);
 800211a:	2300      	movs	r3, #0
 800211c:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <KeyLogic_Action+0x6e8>)
 800211e:	2107      	movs	r1, #7
 8002120:	4818      	ldr	r0, [pc, #96]	@ (8002184 <KeyLogic_Action+0x6ec>)
 8002122:	f005 fc01 	bl	8007928 <sniprintf>
            snprintf(SevenSegBuffer[2], sizeof(SevenSegBuffer[2]), "%06d", 0);
 8002126:	2300      	movs	r3, #0
 8002128:	4a15      	ldr	r2, [pc, #84]	@ (8002180 <KeyLogic_Action+0x6e8>)
 800212a:	2107      	movs	r1, #7
 800212c:	4816      	ldr	r0, [pc, #88]	@ (8002188 <KeyLogic_Action+0x6f0>)
 800212e:	f005 fbfb 	bl	8007928 <sniprintf>
            break;
 8002132:	e006      	b.n	8002142 <KeyLogic_Action+0x6aa>
            break;
 8002134:	bf00      	nop
 8002136:	e004      	b.n	8002142 <KeyLogic_Action+0x6aa>
            break;
 8002138:	bf00      	nop
 800213a:	e002      	b.n	8002142 <KeyLogic_Action+0x6aa>
			break;
 800213c:	bf00      	nop
 800213e:	e000      	b.n	8002142 <KeyLogic_Action+0x6aa>
			break;
 8002140:	bf00      	nop
    }
}
 8002142:	bf00      	nop
 8002144:	3734      	adds	r7, #52	@ 0x34
 8002146:	46bd      	mov	sp, r7
 8002148:	bd90      	pop	{r4, r7, pc}
 800214a:	bf00      	nop
 800214c:	200000e0 	.word	0x200000e0
 8002150:	0800836c 	.word	0x0800836c
 8002154:	0800837c 	.word	0x0800837c
 8002158:	20000028 	.word	0x20000028
 800215c:	20000054 	.word	0x20000054
 8002160:	20000004 	.word	0x20000004
 8002164:	08008400 	.word	0x08008400
 8002168:	20000100 	.word	0x20000100
 800216c:	08008408 	.word	0x08008408
 8002170:	200000f8 	.word	0x200000f8
 8002174:	200000f4 	.word	0x200000f4
 8002178:	08000dbd 	.word	0x08000dbd
 800217c:	080083d4 	.word	0x080083d4
 8002180:	08008364 	.word	0x08008364
 8002184:	2000002f 	.word	0x2000002f
 8002188:	20000036 	.word	0x20000036

0800218c <CharToSegment>:
char SevenSegBuffer[3][7] = {"123456", "654321", "987654"};
uint8_t displayBuffer[2][5];  // Double buffer
volatile uint8_t currentBufferIndex = 0;


uint8_t CharToSegment(char c) {
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
    if (c >= '0' && c <= '9') {
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	2b2f      	cmp	r3, #47	@ 0x2f
 800219a:	d907      	bls.n	80021ac <CharToSegment+0x20>
 800219c:	79fb      	ldrb	r3, [r7, #7]
 800219e:	2b39      	cmp	r3, #57	@ 0x39
 80021a0:	d804      	bhi.n	80021ac <CharToSegment+0x20>
        return digitMapWithOutDP[c - '0'];
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	3b30      	subs	r3, #48	@ 0x30
 80021a6:	4a38      	ldr	r2, [pc, #224]	@ (8002288 <CharToSegment+0xfc>)
 80021a8:	5cd3      	ldrb	r3, [r2, r3]
 80021aa:	e066      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'L') {
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	2b4c      	cmp	r3, #76	@ 0x4c
 80021b0:	d102      	bne.n	80021b8 <CharToSegment+0x2c>
        return specialCharMap[0];
 80021b2:	4b36      	ldr	r3, [pc, #216]	@ (800228c <CharToSegment+0x100>)
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	e060      	b.n	800227a <CharToSegment+0xee>
    } else if (c == '.') {
 80021b8:	79fb      	ldrb	r3, [r7, #7]
 80021ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80021bc:	d102      	bne.n	80021c4 <CharToSegment+0x38>
        return specialCharMap[1];
 80021be:	4b33      	ldr	r3, [pc, #204]	@ (800228c <CharToSegment+0x100>)
 80021c0:	785b      	ldrb	r3, [r3, #1]
 80021c2:	e05a      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'T') {
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	2b54      	cmp	r3, #84	@ 0x54
 80021c8:	d102      	bne.n	80021d0 <CharToSegment+0x44>
        return specialCharMap[2];
 80021ca:	4b30      	ldr	r3, [pc, #192]	@ (800228c <CharToSegment+0x100>)
 80021cc:	789b      	ldrb	r3, [r3, #2]
 80021ce:	e054      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'O') {
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	2b4f      	cmp	r3, #79	@ 0x4f
 80021d4:	d102      	bne.n	80021dc <CharToSegment+0x50>
        return specialCharMap[3];
 80021d6:	4b2d      	ldr	r3, [pc, #180]	@ (800228c <CharToSegment+0x100>)
 80021d8:	78db      	ldrb	r3, [r3, #3]
 80021da:	e04e      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'A') {
 80021dc:	79fb      	ldrb	r3, [r7, #7]
 80021de:	2b41      	cmp	r3, #65	@ 0x41
 80021e0:	d102      	bne.n	80021e8 <CharToSegment+0x5c>
        return specialCharMap[4];
 80021e2:	4b2a      	ldr	r3, [pc, #168]	@ (800228c <CharToSegment+0x100>)
 80021e4:	791b      	ldrb	r3, [r3, #4]
 80021e6:	e048      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'S') {
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	2b53      	cmp	r3, #83	@ 0x53
 80021ec:	d102      	bne.n	80021f4 <CharToSegment+0x68>
        return specialCharMap[5];
 80021ee:	4b27      	ldr	r3, [pc, #156]	@ (800228c <CharToSegment+0x100>)
 80021f0:	795b      	ldrb	r3, [r3, #5]
 80021f2:	e042      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'H') {
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	2b48      	cmp	r3, #72	@ 0x48
 80021f8:	d102      	bne.n	8002200 <CharToSegment+0x74>
        return specialCharMap[6];
 80021fa:	4b24      	ldr	r3, [pc, #144]	@ (800228c <CharToSegment+0x100>)
 80021fc:	799b      	ldrb	r3, [r3, #6]
 80021fe:	e03c      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'I') {
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	2b49      	cmp	r3, #73	@ 0x49
 8002204:	d102      	bne.n	800220c <CharToSegment+0x80>
        return specialCharMap[7];
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <CharToSegment+0x100>)
 8002208:	79db      	ldrb	r3, [r3, #7]
 800220a:	e036      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'F') {
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	2b46      	cmp	r3, #70	@ 0x46
 8002210:	d102      	bne.n	8002218 <CharToSegment+0x8c>
        return specialCharMap[8];
 8002212:	4b1e      	ldr	r3, [pc, #120]	@ (800228c <CharToSegment+0x100>)
 8002214:	7a1b      	ldrb	r3, [r3, #8]
 8002216:	e030      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'G') {
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	2b47      	cmp	r3, #71	@ 0x47
 800221c:	d102      	bne.n	8002224 <CharToSegment+0x98>
        return specialCharMap[9];
 800221e:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <CharToSegment+0x100>)
 8002220:	7a5b      	ldrb	r3, [r3, #9]
 8002222:	e02a      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'P') {
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	2b50      	cmp	r3, #80	@ 0x50
 8002228:	d102      	bne.n	8002230 <CharToSegment+0xa4>
        return specialCharMap[10];
 800222a:	4b18      	ldr	r3, [pc, #96]	@ (800228c <CharToSegment+0x100>)
 800222c:	7a9b      	ldrb	r3, [r3, #10]
 800222e:	e024      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'C') {
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b43      	cmp	r3, #67	@ 0x43
 8002234:	d102      	bne.n	800223c <CharToSegment+0xb0>
        return specialCharMap[11];
 8002236:	4b15      	ldr	r3, [pc, #84]	@ (800228c <CharToSegment+0x100>)
 8002238:	7adb      	ldrb	r3, [r3, #11]
 800223a:	e01e      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'E') {
 800223c:	79fb      	ldrb	r3, [r7, #7]
 800223e:	2b45      	cmp	r3, #69	@ 0x45
 8002240:	d102      	bne.n	8002248 <CharToSegment+0xbc>
        return specialCharMap[12];
 8002242:	4b12      	ldr	r3, [pc, #72]	@ (800228c <CharToSegment+0x100>)
 8002244:	7b1b      	ldrb	r3, [r3, #12]
 8002246:	e018      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'U') {
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	2b55      	cmp	r3, #85	@ 0x55
 800224c:	d102      	bne.n	8002254 <CharToSegment+0xc8>
        return specialCharMap[13];
 800224e:	4b0f      	ldr	r3, [pc, #60]	@ (800228c <CharToSegment+0x100>)
 8002250:	7b5b      	ldrb	r3, [r3, #13]
 8002252:	e012      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'N') {
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	2b4e      	cmp	r3, #78	@ 0x4e
 8002258:	d102      	bne.n	8002260 <CharToSegment+0xd4>
        return specialCharMap[14];
 800225a:	4b0c      	ldr	r3, [pc, #48]	@ (800228c <CharToSegment+0x100>)
 800225c:	7b9b      	ldrb	r3, [r3, #14]
 800225e:	e00c      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'R') {
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	2b52      	cmp	r3, #82	@ 0x52
 8002264:	d102      	bne.n	800226c <CharToSegment+0xe0>
        return specialCharMap[15];
 8002266:	4b09      	ldr	r3, [pc, #36]	@ (800228c <CharToSegment+0x100>)
 8002268:	7bdb      	ldrb	r3, [r3, #15]
 800226a:	e006      	b.n	800227a <CharToSegment+0xee>
    } else if (c == 'D') {
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2b44      	cmp	r3, #68	@ 0x44
 8002270:	d102      	bne.n	8002278 <CharToSegment+0xec>
        return specialCharMap[16];
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <CharToSegment+0x100>)
 8002274:	7c1b      	ldrb	r3, [r3, #16]
 8002276:	e000      	b.n	800227a <CharToSegment+0xee>
    } else {
        return 0b11111111; // Blank
 8002278:	23ff      	movs	r3, #255	@ 0xff
    }
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	20000008 	.word	0x20000008
 800228c:	20000014 	.word	0x20000014

08002290 <SevenSegLEDsHandler>:


uint8_t* SevenSegLEDsHandler(char buffer[3][7], uint8_t scan_state) {
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	70fb      	strb	r3, [r7, #3]
    static uint8_t output[3];
    for (int i = 0; i < 3; i++) {
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	e035      	b.n	800230e <SevenSegLEDsHandler+0x7e>
        int len = strlen(buffer[i]);
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	687a      	ldr	r2, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7fd ff96 	bl	80001e0 <strlen>
 80022b4:	4603      	mov	r3, r0
 80022b6:	60bb      	str	r3, [r7, #8]
        if (scan_state < 6) {
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	2b05      	cmp	r3, #5
 80022bc:	d81f      	bhi.n	80022fe <SevenSegLEDsHandler+0x6e>
            if (scan_state < len) {
 80022be:	78fb      	ldrb	r3, [r7, #3]
 80022c0:	68ba      	ldr	r2, [r7, #8]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	dd15      	ble.n	80022f2 <SevenSegLEDsHandler+0x62>
                output[i] = CharToSegment(buffer[i][len - 1 - scan_state]);
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4613      	mov	r3, r2
 80022ca:	00db      	lsls	r3, r3, #3
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	441a      	add	r2, r3
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	1e59      	subs	r1, r3, #1
 80022d6:	78fb      	ldrb	r3, [r7, #3]
 80022d8:	1acb      	subs	r3, r1, r3
 80022da:	5cd3      	ldrb	r3, [r2, r3]
 80022dc:	4618      	mov	r0, r3
 80022de:	f7ff ff55 	bl	800218c <CharToSegment>
 80022e2:	4603      	mov	r3, r0
 80022e4:	4619      	mov	r1, r3
 80022e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002320 <SevenSegLEDsHandler+0x90>)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	4413      	add	r3, r2
 80022ec:	460a      	mov	r2, r1
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e00a      	b.n	8002308 <SevenSegLEDsHandler+0x78>
            } else {
                output[i] = 0b11111111; // Blank
 80022f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002320 <SevenSegLEDsHandler+0x90>)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	4413      	add	r3, r2
 80022f8:	22ff      	movs	r2, #255	@ 0xff
 80022fa:	701a      	strb	r2, [r3, #0]
 80022fc:	e004      	b.n	8002308 <SevenSegLEDsHandler+0x78>
            }
        } else {
            output[i] = 0b11111111; // Blank
 80022fe:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <SevenSegLEDsHandler+0x90>)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4413      	add	r3, r2
 8002304:	22ff      	movs	r2, #255	@ 0xff
 8002306:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3301      	adds	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b02      	cmp	r3, #2
 8002312:	ddc6      	ble.n	80022a2 <SevenSegLEDsHandler+0x12>
        }
    }
    return output;
 8002314:	4b02      	ldr	r3, [pc, #8]	@ (8002320 <SevenSegLEDsHandler+0x90>)
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	2000011c 	.word	0x2000011c

08002324 <UpdateDisplayBuffer>:

void UpdateDisplayBuffer(char buffer[3][7], uint8_t scan_state, uint8_t bufferIndex) {
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	70fb      	strb	r3, [r7, #3]
 8002330:	4613      	mov	r3, r2
 8002332:	70bb      	strb	r3, [r7, #2]
    uint8_t* curr_digit = SevenSegLEDsHandler(buffer, scan_state);
 8002334:	78fb      	ldrb	r3, [r7, #3]
 8002336:	4619      	mov	r1, r3
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffa9 	bl	8002290 <SevenSegLEDsHandler>
 800233e:	60b8      	str	r0, [r7, #8]
    uint8_t curr_scan;
    switch (scan_state) {
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	2b05      	cmp	r3, #5
 8002344:	d820      	bhi.n	8002388 <UpdateDisplayBuffer+0x64>
 8002346:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <UpdateDisplayBuffer+0x28>)
 8002348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234c:	08002365 	.word	0x08002365
 8002350:	0800236b 	.word	0x0800236b
 8002354:	08002371 	.word	0x08002371
 8002358:	08002377 	.word	0x08002377
 800235c:	0800237d 	.word	0x0800237d
 8002360:	08002383 	.word	0x08002383
        case 0:
            curr_scan = 0b11111110;
 8002364:	23fe      	movs	r3, #254	@ 0xfe
 8002366:	73fb      	strb	r3, [r7, #15]
            break;
 8002368:	e011      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        case 1:
            curr_scan = 0b11111101;
 800236a:	23fd      	movs	r3, #253	@ 0xfd
 800236c:	73fb      	strb	r3, [r7, #15]
            break;
 800236e:	e00e      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        case 2:
            curr_scan = 0b11111011;
 8002370:	23fb      	movs	r3, #251	@ 0xfb
 8002372:	73fb      	strb	r3, [r7, #15]
            break;
 8002374:	e00b      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        case 3:
            curr_scan = 0b11110111;
 8002376:	23f7      	movs	r3, #247	@ 0xf7
 8002378:	73fb      	strb	r3, [r7, #15]
            break;
 800237a:	e008      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        case 4:
            curr_scan = 0b11101111;
 800237c:	23ef      	movs	r3, #239	@ 0xef
 800237e:	73fb      	strb	r3, [r7, #15]
            break;
 8002380:	e005      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        case 5:
            curr_scan = 0b11011111;
 8002382:	23df      	movs	r3, #223	@ 0xdf
 8002384:	73fb      	strb	r3, [r7, #15]
            break;
 8002386:	e002      	b.n	800238e <UpdateDisplayBuffer+0x6a>
        default:
            curr_scan = 0b11111111;
 8002388:	23ff      	movs	r3, #255	@ 0xff
 800238a:	73fb      	strb	r3, [r7, #15]
            break;
 800238c:	bf00      	nop
    }
    if (LEDPointFlag >= 0 && LEDPointFlag <= 5) {
 800238e:	4b57      	ldr	r3, [pc, #348]	@ (80024ec <UpdateDisplayBuffer+0x1c8>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2b00      	cmp	r3, #0
 8002394:	db72      	blt.n	800247c <UpdateDisplayBuffer+0x158>
 8002396:	4b55      	ldr	r3, [pc, #340]	@ (80024ec <UpdateDisplayBuffer+0x1c8>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2b05      	cmp	r3, #5
 800239c:	dc6e      	bgt.n	800247c <UpdateDisplayBuffer+0x158>
        if (scan_state == LEDPointFlag) {
 800239e:	78fa      	ldrb	r2, [r7, #3]
 80023a0:	4b52      	ldr	r3, [pc, #328]	@ (80024ec <UpdateDisplayBuffer+0x1c8>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d136      	bne.n	8002416 <UpdateDisplayBuffer+0xf2>
            displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 80023a8:	78ba      	ldrb	r2, [r7, #2]
 80023aa:	4951      	ldr	r1, [pc, #324]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80023ac:	4613      	mov	r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	440b      	add	r3, r1
 80023b4:	22ff      	movs	r2, #255	@ 0xff
 80023b6:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][1] = curr_digit[2];
 80023b8:	78ba      	ldrb	r2, [r7, #2]
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	7898      	ldrb	r0, [r3, #2]
 80023be:	494c      	ldr	r1, [pc, #304]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	440b      	add	r3, r1
 80023c8:	3301      	adds	r3, #1
 80023ca:	4602      	mov	r2, r0
 80023cc:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][2] = curr_scan;
 80023ce:	78ba      	ldrb	r2, [r7, #2]
 80023d0:	4947      	ldr	r1, [pc, #284]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	440b      	add	r3, r1
 80023da:	3302      	adds	r3, #2
 80023dc:	7bfa      	ldrb	r2, [r7, #15]
 80023de:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][3] = curr_digit[1] & 0b01111111; // Add DP
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	3301      	adds	r3, #1
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	78ba      	ldrb	r2, [r7, #2]
 80023e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023ec:	b2d8      	uxtb	r0, r3
 80023ee:	4940      	ldr	r1, [pc, #256]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80023f0:	4613      	mov	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	440b      	add	r3, r1
 80023f8:	3303      	adds	r3, #3
 80023fa:	4602      	mov	r2, r0
 80023fc:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][4] = curr_digit[0];
 80023fe:	78ba      	ldrb	r2, [r7, #2]
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	7818      	ldrb	r0, [r3, #0]
 8002404:	493a      	ldr	r1, [pc, #232]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	440b      	add	r3, r1
 800240e:	3304      	adds	r3, #4
 8002410:	4602      	mov	r2, r0
 8002412:	701a      	strb	r2, [r3, #0]
        if (scan_state == LEDPointFlag) {
 8002414:	e065      	b.n	80024e2 <UpdateDisplayBuffer+0x1be>
        } else {
            displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 8002416:	78ba      	ldrb	r2, [r7, #2]
 8002418:	4935      	ldr	r1, [pc, #212]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 800241a:	4613      	mov	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4413      	add	r3, r2
 8002420:	440b      	add	r3, r1
 8002422:	22ff      	movs	r2, #255	@ 0xff
 8002424:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][1] = curr_digit[2];
 8002426:	78ba      	ldrb	r2, [r7, #2]
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	7898      	ldrb	r0, [r3, #2]
 800242c:	4930      	ldr	r1, [pc, #192]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 800242e:	4613      	mov	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	440b      	add	r3, r1
 8002436:	3301      	adds	r3, #1
 8002438:	4602      	mov	r2, r0
 800243a:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][2] = curr_scan;
 800243c:	78ba      	ldrb	r2, [r7, #2]
 800243e:	492c      	ldr	r1, [pc, #176]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	440b      	add	r3, r1
 8002448:	3302      	adds	r3, #2
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][3] = curr_digit[1];
 800244e:	78ba      	ldrb	r2, [r7, #2]
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	7858      	ldrb	r0, [r3, #1]
 8002454:	4926      	ldr	r1, [pc, #152]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	440b      	add	r3, r1
 800245e:	3303      	adds	r3, #3
 8002460:	4602      	mov	r2, r0
 8002462:	701a      	strb	r2, [r3, #0]
            displayBuffer[bufferIndex][4] = curr_digit[0];
 8002464:	78ba      	ldrb	r2, [r7, #2]
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	7818      	ldrb	r0, [r3, #0]
 800246a:	4921      	ldr	r1, [pc, #132]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	440b      	add	r3, r1
 8002474:	3304      	adds	r3, #4
 8002476:	4602      	mov	r2, r0
 8002478:	701a      	strb	r2, [r3, #0]
        if (scan_state == LEDPointFlag) {
 800247a:	e032      	b.n	80024e2 <UpdateDisplayBuffer+0x1be>
        }
    } else {
        displayBuffer[bufferIndex][0] = 0b11111111; // Skip bit
 800247c:	78ba      	ldrb	r2, [r7, #2]
 800247e:	491c      	ldr	r1, [pc, #112]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	440b      	add	r3, r1
 8002488:	22ff      	movs	r2, #255	@ 0xff
 800248a:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][1] = curr_digit[2];
 800248c:	78ba      	ldrb	r2, [r7, #2]
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	7898      	ldrb	r0, [r3, #2]
 8002492:	4917      	ldr	r1, [pc, #92]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 8002494:	4613      	mov	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	440b      	add	r3, r1
 800249c:	3301      	adds	r3, #1
 800249e:	4602      	mov	r2, r0
 80024a0:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][2] = curr_scan;
 80024a2:	78ba      	ldrb	r2, [r7, #2]
 80024a4:	4912      	ldr	r1, [pc, #72]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	440b      	add	r3, r1
 80024ae:	3302      	adds	r3, #2
 80024b0:	7bfa      	ldrb	r2, [r7, #15]
 80024b2:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][3] = curr_digit[1];
 80024b4:	78ba      	ldrb	r2, [r7, #2]
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	7858      	ldrb	r0, [r3, #1]
 80024ba:	490d      	ldr	r1, [pc, #52]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80024bc:	4613      	mov	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4413      	add	r3, r2
 80024c2:	440b      	add	r3, r1
 80024c4:	3303      	adds	r3, #3
 80024c6:	4602      	mov	r2, r0
 80024c8:	701a      	strb	r2, [r3, #0]
        displayBuffer[bufferIndex][4] = curr_digit[0];
 80024ca:	78ba      	ldrb	r2, [r7, #2]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	7818      	ldrb	r0, [r3, #0]
 80024d0:	4907      	ldr	r1, [pc, #28]	@ (80024f0 <UpdateDisplayBuffer+0x1cc>)
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	440b      	add	r3, r1
 80024da:	3304      	adds	r3, #4
 80024dc:	4602      	mov	r2, r0
 80024de:	701a      	strb	r2, [r3, #0]
    }
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3710      	adds	r7, #16
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000054 	.word	0x20000054
 80024f0:	20000110 	.word	0x20000110

080024f4 <SevenSegLEDsScan>:


void SevenSegLEDsScan() {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
    uint8_t bufferIndex = (currentBufferIndex + 1) % 2;
 80024fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002570 <SevenSegLEDsScan+0x7c>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	3301      	adds	r3, #1
 8002502:	2b00      	cmp	r3, #0
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	bfb8      	it	lt
 800250a:	425b      	neglt	r3, r3
 800250c:	71fb      	strb	r3, [r7, #7]
    UpdateDisplayBuffer(SevenSegBuffer, SevenSegScanState, bufferIndex);
 800250e:	4b19      	ldr	r3, [pc, #100]	@ (8002574 <SevenSegLEDsScan+0x80>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	b2db      	uxtb	r3, r3
 8002514:	79fa      	ldrb	r2, [r7, #7]
 8002516:	4619      	mov	r1, r3
 8002518:	4817      	ldr	r0, [pc, #92]	@ (8002578 <SevenSegLEDsScan+0x84>)
 800251a:	f7ff ff03 	bl	8002324 <UpdateDisplayBuffer>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800251e:	b672      	cpsid	i
}
 8002520:	bf00      	nop

    __disable_irq();  // Disable interrupts
    ShiftOut_SPI(displayBuffer[currentBufferIndex], 5);
 8002522:	4b13      	ldr	r3, [pc, #76]	@ (8002570 <SevenSegLEDsScan+0x7c>)
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	b2db      	uxtb	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	4613      	mov	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4413      	add	r3, r2
 8002530:	4a12      	ldr	r2, [pc, #72]	@ (800257c <SevenSegLEDsScan+0x88>)
 8002532:	4413      	add	r3, r2
 8002534:	2105      	movs	r1, #5
 8002536:	4618      	mov	r0, r3
 8002538:	f000 f824 	bl	8002584 <ShiftOut_SPI>
    currentBufferIndex = bufferIndex;  // Swap buffers
 800253c:	4a0c      	ldr	r2, [pc, #48]	@ (8002570 <SevenSegLEDsScan+0x7c>)
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002542:	b662      	cpsie	i
}
 8002544:	bf00      	nop
    __enable_irq();   // Enable interrupts

    SevenSegScanState = (SevenSegScanState + 1) % 6;
 8002546:	4b0b      	ldr	r3, [pc, #44]	@ (8002574 <SevenSegLEDsScan+0x80>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <SevenSegLEDsScan+0x8c>)
 8002550:	fb83 3102 	smull	r3, r1, r3, r2
 8002554:	17d3      	asrs	r3, r2, #31
 8002556:	1ac9      	subs	r1, r1, r3
 8002558:	460b      	mov	r3, r1
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	440b      	add	r3, r1
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	1ad1      	subs	r1, r2, r3
 8002562:	b2ca      	uxtb	r2, r1
 8002564:	4b03      	ldr	r3, [pc, #12]	@ (8002574 <SevenSegLEDsScan+0x80>)
 8002566:	701a      	strb	r2, [r3, #0]
}
 8002568:	bf00      	nop
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	2000011a 	.word	0x2000011a
 8002574:	2000010c 	.word	0x2000010c
 8002578:	20000028 	.word	0x20000028
 800257c:	20000110 	.word	0x20000110
 8002580:	2aaaaaab 	.word	0x2aaaaaab

08002584 <ShiftOut_SPI>:
 */

#include "SPI_shift.h"
extern SPI_HandleTypeDef hspi1;
void ShiftOut_SPI(uint8_t *data, size_t size)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(Latch_SPI1_GPIO_Port, Latch_SPI1_Pin, GPIO_PIN_RESET); // Pull STCP (Latch) low
 800258e:	2200      	movs	r2, #0
 8002590:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002594:	4823      	ldr	r0, [pc, #140]	@ (8002624 <ShiftOut_SPI+0xa0>)
 8002596:	f000 ffd3 	bl	8003540 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_SET);
 800259a:	2201      	movs	r2, #1
 800259c:	2180      	movs	r1, #128	@ 0x80
 800259e:	4822      	ldr	r0, [pc, #136]	@ (8002628 <ShiftOut_SPI+0xa4>)
 80025a0:	f000 ffce 	bl	8003540 <HAL_GPIO_WritePin>
	 for (volatile int i = 0; i < 1000; i++) __NOP();
 80025a4:	2300      	movs	r3, #0
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	e003      	b.n	80025b2 <ShiftOut_SPI+0x2e>
 80025aa:	bf00      	nop
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	3301      	adds	r3, #1
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025b8:	dbf7      	blt.n	80025aa <ShiftOut_SPI+0x26>
//	osDelay(1);
	while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80025ba:	bf00      	nop
 80025bc:	481b      	ldr	r0, [pc, #108]	@ (800262c <ShiftOut_SPI+0xa8>)
 80025be:	f001 fe1b 	bl	80041f8 <HAL_SPI_GetState>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d1f9      	bne.n	80025bc <ShiftOut_SPI+0x38>
    if (HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY) != HAL_OK)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	f04f 33ff 	mov.w	r3, #4294967295
 80025d0:	6879      	ldr	r1, [r7, #4]
 80025d2:	4816      	ldr	r0, [pc, #88]	@ (800262c <ShiftOut_SPI+0xa8>)
 80025d4:	f001 fccd 	bl	8003f72 <HAL_SPI_Transmit>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <ShiftOut_SPI+0x5e>
    {
    	Error_Handler();
 80025de:	f000 fab1 	bl	8002b44 <Error_Handler>
    }
//    osDelay(1);
    for (volatile int i = 0; i < 1000; i++) __NOP();
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	e003      	b.n	80025f0 <ShiftOut_SPI+0x6c>
 80025e8:	bf00      	nop
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	3301      	adds	r3, #1
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025f6:	dbf7      	blt.n	80025e8 <ShiftOut_SPI+0x64>
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 80025f8:	bf00      	nop
 80025fa:	480c      	ldr	r0, [pc, #48]	@ (800262c <ShiftOut_SPI+0xa8>)
 80025fc:	f001 fdfc 	bl	80041f8 <HAL_SPI_GetState>
 8002600:	4603      	mov	r3, r0
 8002602:	2b01      	cmp	r3, #1
 8002604:	d1f9      	bne.n	80025fa <ShiftOut_SPI+0x76>
    HAL_GPIO_WritePin(Latch_SPI1_GPIO_Port, Latch_SPI1_Pin, GPIO_PIN_SET); // Pull STCP (Latch) high
 8002606:	2201      	movs	r2, #1
 8002608:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800260c:	4805      	ldr	r0, [pc, #20]	@ (8002624 <ShiftOut_SPI+0xa0>)
 800260e:	f000 ff97 	bl	8003540 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET);
 8002612:	2200      	movs	r2, #0
 8002614:	2180      	movs	r1, #128	@ 0x80
 8002616:	4804      	ldr	r0, [pc, #16]	@ (8002628 <ShiftOut_SPI+0xa4>)
 8002618:	f000 ff92 	bl	8003540 <HAL_GPIO_WritePin>

}
 800261c:	bf00      	nop
 800261e:	3710      	adds	r7, #16
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	40020400 	.word	0x40020400
 8002628:	40020800 	.word	0x40020800
 800262c:	20000120 	.word	0x20000120

08002630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002634:	f000 fcc4 	bl	8002fc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002638:	f000 f838 	bl	80026ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800263c:	f000 f966 	bl	800290c <MX_GPIO_Init>
  MX_SPI1_Init();
 8002640:	f000 f89c 	bl	800277c <MX_SPI1_Init>
  MX_SPI2_Init();
 8002644:	f000 f8d0 	bl	80027e8 <MX_SPI2_Init>
  MX_TIM5_Init();
 8002648:	f000 f904 	bl	8002854 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800264c:	f002 fa80 	bl	8004b50 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Led3x6Task */
  Led3x6TaskHandle = osThreadNew(Led3x6Run, NULL, &Led3x6Task_attributes);
 8002650:	4a0d      	ldr	r2, [pc, #52]	@ (8002688 <main+0x58>)
 8002652:	2100      	movs	r1, #0
 8002654:	480d      	ldr	r0, [pc, #52]	@ (800268c <main+0x5c>)
 8002656:	f002 fac5 	bl	8004be4 <osThreadNew>
 800265a:	4603      	mov	r3, r0
 800265c:	4a0c      	ldr	r2, [pc, #48]	@ (8002690 <main+0x60>)
 800265e:	6013      	str	r3, [r2, #0]

  /* creation of KeyPad4x5Task */
  KeyPad4x5TaskHandle = osThreadNew(KeyPad4x5Run, NULL, &KeyPad4x5Task_attributes);
 8002660:	4a0c      	ldr	r2, [pc, #48]	@ (8002694 <main+0x64>)
 8002662:	2100      	movs	r1, #0
 8002664:	480c      	ldr	r0, [pc, #48]	@ (8002698 <main+0x68>)
 8002666:	f002 fabd 	bl	8004be4 <osThreadNew>
 800266a:	4603      	mov	r3, r0
 800266c:	4a0b      	ldr	r2, [pc, #44]	@ (800269c <main+0x6c>)
 800266e:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(EncoderRun, NULL, &EncoderTask_attributes);
 8002670:	4a0b      	ldr	r2, [pc, #44]	@ (80026a0 <main+0x70>)
 8002672:	2100      	movs	r1, #0
 8002674:	480b      	ldr	r0, [pc, #44]	@ (80026a4 <main+0x74>)
 8002676:	f002 fab5 	bl	8004be4 <osThreadNew>
 800267a:	4603      	mov	r3, r0
 800267c:	4a0a      	ldr	r2, [pc, #40]	@ (80026a8 <main+0x78>)
 800267e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002680:	f002 fa8a 	bl	8004b98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002684:	bf00      	nop
 8002686:	e7fd      	b.n	8002684 <main+0x54>
 8002688:	08008458 	.word	0x08008458
 800268c:	08002a11 	.word	0x08002a11
 8002690:	20000218 	.word	0x20000218
 8002694:	0800847c 	.word	0x0800847c
 8002698:	08002a4d 	.word	0x08002a4d
 800269c:	2000021c 	.word	0x2000021c
 80026a0:	080084a0 	.word	0x080084a0
 80026a4:	08002a69 	.word	0x08002a69
 80026a8:	20000220 	.word	0x20000220

080026ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b094      	sub	sp, #80	@ 0x50
 80026b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026b2:	f107 0320 	add.w	r3, r7, #32
 80026b6:	2230      	movs	r2, #48	@ 0x30
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f005 f968 	bl	8007990 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
 80026d4:	4b27      	ldr	r3, [pc, #156]	@ (8002774 <SystemClock_Config+0xc8>)
 80026d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d8:	4a26      	ldr	r2, [pc, #152]	@ (8002774 <SystemClock_Config+0xc8>)
 80026da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026de:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e0:	4b24      	ldr	r3, [pc, #144]	@ (8002774 <SystemClock_Config+0xc8>)
 80026e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026ec:	2300      	movs	r3, #0
 80026ee:	607b      	str	r3, [r7, #4]
 80026f0:	4b21      	ldr	r3, [pc, #132]	@ (8002778 <SystemClock_Config+0xcc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a20      	ldr	r2, [pc, #128]	@ (8002778 <SystemClock_Config+0xcc>)
 80026f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002778 <SystemClock_Config+0xcc>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002704:	607b      	str	r3, [r7, #4]
 8002706:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002708:	2302      	movs	r3, #2
 800270a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800270c:	2301      	movs	r3, #1
 800270e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002710:	2310      	movs	r3, #16
 8002712:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002714:	2302      	movs	r3, #2
 8002716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002718:	2300      	movs	r3, #0
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800271c:	2308      	movs	r3, #8
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002720:	2364      	movs	r3, #100	@ 0x64
 8002722:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002724:	2302      	movs	r3, #2
 8002726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002728:	2304      	movs	r3, #4
 800272a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4618      	mov	r0, r3
 8002732:	f000 ff1f 	bl	8003574 <HAL_RCC_OscConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800273c:	f000 fa02 	bl	8002b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002740:	230f      	movs	r3, #15
 8002742:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002744:	2302      	movs	r3, #2
 8002746:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800274c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002750:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002756:	f107 030c 	add.w	r3, r7, #12
 800275a:	2103      	movs	r1, #3
 800275c:	4618      	mov	r0, r3
 800275e:	f001 f981 	bl	8003a64 <HAL_RCC_ClockConfig>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002768:	f000 f9ec 	bl	8002b44 <Error_Handler>
  }
}
 800276c:	bf00      	nop
 800276e:	3750      	adds	r7, #80	@ 0x50
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40023800 	.word	0x40023800
 8002778:	40007000 	.word	0x40007000

0800277c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002780:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <MX_SPI1_Init+0x64>)
 8002782:	4a18      	ldr	r2, [pc, #96]	@ (80027e4 <MX_SPI1_Init+0x68>)
 8002784:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002786:	4b16      	ldr	r3, [pc, #88]	@ (80027e0 <MX_SPI1_Init+0x64>)
 8002788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800278c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800278e:	4b14      	ldr	r3, [pc, #80]	@ (80027e0 <MX_SPI1_Init+0x64>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002794:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <MX_SPI1_Init+0x64>)
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800279a:	4b11      	ldr	r3, [pc, #68]	@ (80027e0 <MX_SPI1_Init+0x64>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027a0:	4b0f      	ldr	r3, [pc, #60]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80027ae:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027b0:	2220      	movs	r2, #32
 80027b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027b4:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027ba:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027bc:	2200      	movs	r2, #0
 80027be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027c0:	4b07      	ldr	r3, [pc, #28]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80027c6:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027c8:	220a      	movs	r2, #10
 80027ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027cc:	4804      	ldr	r0, [pc, #16]	@ (80027e0 <MX_SPI1_Init+0x64>)
 80027ce:	f001 fb47 	bl	8003e60 <HAL_SPI_Init>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80027d8:	f000 f9b4 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	20000120 	.word	0x20000120
 80027e4:	40013000 	.word	0x40013000

080027e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80027ec:	4b17      	ldr	r3, [pc, #92]	@ (800284c <MX_SPI2_Init+0x64>)
 80027ee:	4a18      	ldr	r2, [pc, #96]	@ (8002850 <MX_SPI2_Init+0x68>)
 80027f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80027f2:	4b16      	ldr	r3, [pc, #88]	@ (800284c <MX_SPI2_Init+0x64>)
 80027f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80027f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027fa:	4b14      	ldr	r3, [pc, #80]	@ (800284c <MX_SPI2_Init+0x64>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002800:	4b12      	ldr	r3, [pc, #72]	@ (800284c <MX_SPI2_Init+0x64>)
 8002802:	2200      	movs	r2, #0
 8002804:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002806:	4b11      	ldr	r3, [pc, #68]	@ (800284c <MX_SPI2_Init+0x64>)
 8002808:	2200      	movs	r2, #0
 800280a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800280c:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <MX_SPI2_Init+0x64>)
 800280e:	2200      	movs	r2, #0
 8002810:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002812:	4b0e      	ldr	r3, [pc, #56]	@ (800284c <MX_SPI2_Init+0x64>)
 8002814:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002818:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800281a:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <MX_SPI2_Init+0x64>)
 800281c:	2200      	movs	r2, #0
 800281e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002820:	4b0a      	ldr	r3, [pc, #40]	@ (800284c <MX_SPI2_Init+0x64>)
 8002822:	2200      	movs	r2, #0
 8002824:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002826:	4b09      	ldr	r3, [pc, #36]	@ (800284c <MX_SPI2_Init+0x64>)
 8002828:	2200      	movs	r2, #0
 800282a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800282c:	4b07      	ldr	r3, [pc, #28]	@ (800284c <MX_SPI2_Init+0x64>)
 800282e:	2200      	movs	r2, #0
 8002830:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <MX_SPI2_Init+0x64>)
 8002834:	220a      	movs	r2, #10
 8002836:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002838:	4804      	ldr	r0, [pc, #16]	@ (800284c <MX_SPI2_Init+0x64>)
 800283a:	f001 fb11 	bl	8003e60 <HAL_SPI_Init>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002844:	f000 f97e 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002848:	bf00      	nop
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20000178 	.word	0x20000178
 8002850:	40003800 	.word	0x40003800

08002854 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	@ 0x30
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800285a:	f107 030c 	add.w	r3, r7, #12
 800285e:	2224      	movs	r2, #36	@ 0x24
 8002860:	2100      	movs	r1, #0
 8002862:	4618      	mov	r0, r3
 8002864:	f005 f894 	bl	8007990 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002868:	1d3b      	adds	r3, r7, #4
 800286a:	2200      	movs	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002870:	4b24      	ldr	r3, [pc, #144]	@ (8002904 <MX_TIM5_Init+0xb0>)
 8002872:	4a25      	ldr	r2, [pc, #148]	@ (8002908 <MX_TIM5_Init+0xb4>)
 8002874:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002876:	4b23      	ldr	r3, [pc, #140]	@ (8002904 <MX_TIM5_Init+0xb0>)
 8002878:	2200      	movs	r2, #0
 800287a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800287c:	4b21      	ldr	r3, [pc, #132]	@ (8002904 <MX_TIM5_Init+0xb0>)
 800287e:	2200      	movs	r2, #0
 8002880:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002882:	4b20      	ldr	r3, [pc, #128]	@ (8002904 <MX_TIM5_Init+0xb0>)
 8002884:	f04f 32ff 	mov.w	r2, #4294967295
 8002888:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800288a:	4b1e      	ldr	r3, [pc, #120]	@ (8002904 <MX_TIM5_Init+0xb0>)
 800288c:	2200      	movs	r2, #0
 800288e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002890:	4b1c      	ldr	r3, [pc, #112]	@ (8002904 <MX_TIM5_Init+0xb0>)
 8002892:	2200      	movs	r2, #0
 8002894:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002896:	2303      	movs	r3, #3
 8002898:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800289a:	2302      	movs	r3, #2
 800289c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800289e:	2301      	movs	r3, #1
 80028a0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80028aa:	2302      	movs	r3, #2
 80028ac:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028ae:	2301      	movs	r3, #1
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80028b2:	2300      	movs	r3, #0
 80028b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80028b6:	2300      	movs	r3, #0
 80028b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80028ba:	f107 030c 	add.w	r3, r7, #12
 80028be:	4619      	mov	r1, r3
 80028c0:	4810      	ldr	r0, [pc, #64]	@ (8002904 <MX_TIM5_Init+0xb0>)
 80028c2:	f001 fe3f 	bl	8004544 <HAL_TIM_Encoder_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80028cc:	f000 f93a 	bl	8002b44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d0:	2300      	movs	r3, #0
 80028d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028d4:	2300      	movs	r3, #0
 80028d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80028d8:	1d3b      	adds	r3, r7, #4
 80028da:	4619      	mov	r1, r3
 80028dc:	4809      	ldr	r0, [pc, #36]	@ (8002904 <MX_TIM5_Init+0xb0>)
 80028de:	f002 f871 	bl	80049c4 <HAL_TIMEx_MasterConfigSynchronization>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80028e8:	f000 f92c 	bl	8002b44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
  HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80028ec:	2200      	movs	r2, #0
 80028ee:	2105      	movs	r1, #5
 80028f0:	2032      	movs	r0, #50	@ 0x32
 80028f2:	f000 fc5f 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80028f6:	2032      	movs	r0, #50	@ 0x32
 80028f8:	f000 fc78 	bl	80031ec <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM5_Init 2 */

}
 80028fc:	bf00      	nop
 80028fe:	3730      	adds	r7, #48	@ 0x30
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	200001d0 	.word	0x200001d0
 8002908:	40000c00 	.word	0x40000c00

0800290c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b08a      	sub	sp, #40	@ 0x28
 8002910:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002912:	f107 0314 	add.w	r3, r7, #20
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	605a      	str	r2, [r3, #4]
 800291c:	609a      	str	r2, [r3, #8]
 800291e:	60da      	str	r2, [r3, #12]
 8002920:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
 8002926:	4b37      	ldr	r3, [pc, #220]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	4a36      	ldr	r2, [pc, #216]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 800292c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002930:	6313      	str	r3, [r2, #48]	@ 0x30
 8002932:	4b34      	ldr	r3, [pc, #208]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800293a:	613b      	str	r3, [r7, #16]
 800293c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
 8002942:	4b30      	ldr	r3, [pc, #192]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	4a2f      	ldr	r2, [pc, #188]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002948:	f043 0304 	orr.w	r3, r3, #4
 800294c:	6313      	str	r3, [r2, #48]	@ 0x30
 800294e:	4b2d      	ldr	r3, [pc, #180]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002952:	f003 0304 	and.w	r3, r3, #4
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	4a28      	ldr	r2, [pc, #160]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	6313      	str	r3, [r2, #48]	@ 0x30
 800296a:	4b26      	ldr	r3, [pc, #152]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002976:	2300      	movs	r3, #0
 8002978:	607b      	str	r3, [r7, #4]
 800297a:	4b22      	ldr	r3, [pc, #136]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	4a21      	ldr	r2, [pc, #132]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002980:	f043 0302 	orr.w	r3, r3, #2
 8002984:	6313      	str	r3, [r2, #48]	@ 0x30
 8002986:	4b1f      	ldr	r3, [pc, #124]	@ (8002a04 <MX_GPIO_Init+0xf8>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	607b      	str	r3, [r7, #4]
 8002990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Latch_SPI1_Pin|OUT0_Pin|OUT1_Pin|OUT2_Pin
 8002992:	2200      	movs	r2, #0
 8002994:	f244 31c0 	movw	r1, #17344	@ 0x43c0
 8002998:	481b      	ldr	r0, [pc, #108]	@ (8002a08 <MX_GPIO_Init+0xfc>)
 800299a:	f000 fdd1 	bl	8003540 <HAL_GPIO_WritePin>
                          |OUT3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET);
 800299e:	2200      	movs	r2, #0
 80029a0:	2180      	movs	r1, #128	@ 0x80
 80029a2:	481a      	ldr	r0, [pc, #104]	@ (8002a0c <MX_GPIO_Init+0x100>)
 80029a4:	f000 fdcc 	bl	8003540 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 80029a8:	231f      	movs	r3, #31
 80029aa:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029b0:	2301      	movs	r3, #1
 80029b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	4619      	mov	r1, r3
 80029ba:	4813      	ldr	r0, [pc, #76]	@ (8002a08 <MX_GPIO_Init+0xfc>)
 80029bc:	f000 fc24 	bl	8003208 <HAL_GPIO_Init>

  /*Configure GPIO pins : Latch_SPI1_Pin OUT0_Pin OUT1_Pin OUT2_Pin
                           OUT3_Pin */
  GPIO_InitStruct.Pin = Latch_SPI1_Pin|OUT0_Pin|OUT1_Pin|OUT2_Pin
 80029c0:	f244 33c0 	movw	r3, #17344	@ 0x43c0
 80029c4:	617b      	str	r3, [r7, #20]
                          |OUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029c6:	2301      	movs	r3, #1
 80029c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ca:	2300      	movs	r3, #0
 80029cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ce:	2300      	movs	r3, #0
 80029d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d2:	f107 0314 	add.w	r3, r7, #20
 80029d6:	4619      	mov	r1, r3
 80029d8:	480b      	ldr	r0, [pc, #44]	@ (8002a08 <MX_GPIO_Init+0xfc>)
 80029da:	f000 fc15 	bl	8003208 <HAL_GPIO_Init>

  /*Configure GPIO pin : OE_Pin */
  GPIO_InitStruct.Pin = OE_Pin;
 80029de:	2380      	movs	r3, #128	@ 0x80
 80029e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e2:	2301      	movs	r3, #1
 80029e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OE_GPIO_Port, &GPIO_InitStruct);
 80029ee:	f107 0314 	add.w	r3, r7, #20
 80029f2:	4619      	mov	r1, r3
 80029f4:	4805      	ldr	r0, [pc, #20]	@ (8002a0c <MX_GPIO_Init+0x100>)
 80029f6:	f000 fc07 	bl	8003208 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80029fa:	bf00      	nop
 80029fc:	3728      	adds	r7, #40	@ 0x28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	40023800 	.word	0x40023800
 8002a08:	40020400 	.word	0x40020400
 8002a0c:	40020800 	.word	0x40020800

08002a10 <Led3x6Run>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Led3x6Run */
void Led3x6Run(void *argument)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */

	uint8_t clear_buffer[5] = {0b11111111,0b11111111,0b11111111,0b11111111,0b11111111};
 8002a18:	4a0b      	ldr	r2, [pc, #44]	@ (8002a48 <Led3x6Run+0x38>)
 8002a1a:	f107 0308 	add.w	r3, r7, #8
 8002a1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a22:	6018      	str	r0, [r3, #0]
 8002a24:	3304      	adds	r3, #4
 8002a26:	7019      	strb	r1, [r3, #0]
  for(;;)
  {
	  SevenSegLEDsScan();
 8002a28:	f7ff fd64 	bl	80024f4 <SevenSegLEDsScan>
	  osDelay(1);
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	f002 f96b 	bl	8004d08 <osDelay>
	  ShiftOut_SPI(clear_buffer, 5);
 8002a32:	f107 0308 	add.w	r3, r7, #8
 8002a36:	2105      	movs	r1, #5
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fda3 	bl	8002584 <ShiftOut_SPI>

//	  SevenSegLEDsScan();
	  osDelay(1);
 8002a3e:	2001      	movs	r0, #1
 8002a40:	f002 f962 	bl	8004d08 <osDelay>
	  SevenSegLEDsScan();
 8002a44:	bf00      	nop
 8002a46:	e7ef      	b.n	8002a28 <Led3x6Run+0x18>
 8002a48:	08008438 	.word	0x08008438

08002a4c <KeyPad4x5Run>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_KeyPad4x5Run */
void KeyPad4x5Run(void *argument)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN KeyPad4x5Run */
  /* Infinite loop */
  for(;;)
  {
	 KeyLogic();
 8002a54:	f7fe fc6c 	bl	8001330 <KeyLogic>
	 KeyLogic_Action();
 8002a58:	f7ff f81e 	bl	8001a98 <KeyLogic_Action>
	 osDelay(1);
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	f002 f953 	bl	8004d08 <osDelay>
	 KeyLogic();
 8002a62:	bf00      	nop
 8002a64:	e7f6      	b.n	8002a54 <KeyPad4x5Run+0x8>
	...

08002a68 <EncoderRun>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_EncoderRun */
void EncoderRun(void *argument)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b084      	sub	sp, #16
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EncoderRun */
  /* Infinite loop */
  for(;;)
  {
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8002a70:	f04f 31ff 	mov.w	r1, #4294967295
 8002a74:	2001      	movs	r0, #1
 8002a76:	f003 fe2b 	bl	80066d0 <ulTaskNotifyTake>
	  	      uint32_t current_value = __HAL_TIM_GET_COUNTER(&htim5);
 8002a7a:	4b12      	ldr	r3, [pc, #72]	@ (8002ac4 <EncoderRun+0x5c>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a80:	60fb      	str	r3, [r7, #12]

	  	      if (current_value == last_encoder_value)
 8002a82:	4b11      	ldr	r3, [pc, #68]	@ (8002ac8 <EncoderRun+0x60>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d110      	bne.n	8002aae <EncoderRun+0x46>
	  	      {
	  	        stable_count++;
 8002a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8002acc <EncoderRun+0x64>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	3301      	adds	r3, #1
 8002a92:	4a0e      	ldr	r2, [pc, #56]	@ (8002acc <EncoderRun+0x64>)
 8002a94:	6013      	str	r3, [r2, #0]
	  	        if (stable_count >= debounce_threshold)
 8002a96:	4b0d      	ldr	r3, [pc, #52]	@ (8002acc <EncoderRun+0x64>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2205      	movs	r2, #5
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d309      	bcc.n	8002ab4 <EncoderRun+0x4c>
	  	        {
	  	          encoder_value = current_value;
 8002aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8002ad0 <EncoderRun+0x68>)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6013      	str	r3, [r2, #0]
	  	          stable_count = 0;
 8002aa6:	4b09      	ldr	r3, [pc, #36]	@ (8002acc <EncoderRun+0x64>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	601a      	str	r2, [r3, #0]
 8002aac:	e002      	b.n	8002ab4 <EncoderRun+0x4c>
	  	        }
	  	      }
	  	      else
	  	      {
	  	        stable_count = 0;
 8002aae:	4b07      	ldr	r3, [pc, #28]	@ (8002acc <EncoderRun+0x64>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	601a      	str	r2, [r3, #0]
	  	      }
	  	      last_encoder_value = current_value;
 8002ab4:	4a04      	ldr	r2, [pc, #16]	@ (8002ac8 <EncoderRun+0x60>)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6013      	str	r3, [r2, #0]
	  	      osDelay(1);
 8002aba:	2001      	movs	r0, #1
 8002abc:	f002 f924 	bl	8004d08 <osDelay>
  {
 8002ac0:	e7d6      	b.n	8002a70 <EncoderRun+0x8>
 8002ac2:	bf00      	nop
 8002ac4:	200001d0 	.word	0x200001d0
 8002ac8:	2000022c 	.word	0x2000022c
 8002acc:	20000230 	.word	0x20000230
 8002ad0:	20000058 	.word	0x20000058

08002ad4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ae4:	d101      	bne.n	8002aea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002ae6:	f000 fa8d 	bl	8003004 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
	  if (htim->Instance == TIM5) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0d      	ldr	r2, [pc, #52]	@ (8002b38 <HAL_TIM_IC_CaptureCallback+0x44>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d114      	bne.n	8002b30 <HAL_TIM_IC_CaptureCallback+0x3c>
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	60fb      	str	r3, [r7, #12]
	    vTaskNotifyGiveFromISR(EncoderTaskHandle, &xHigherPriorityTaskWoken);
 8002b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b3c <HAL_TIM_IC_CaptureCallback+0x48>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f107 020c 	add.w	r2, r7, #12
 8002b12:	4611      	mov	r1, r2
 8002b14:	4618      	mov	r0, r3
 8002b16:	f003 fe27 	bl	8006768 <vTaskNotifyGiveFromISR>
	    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d007      	beq.n	8002b30 <HAL_TIM_IC_CaptureCallback+0x3c>
 8002b20:	4b07      	ldr	r3, [pc, #28]	@ (8002b40 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8002b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	f3bf 8f4f 	dsb	sy
 8002b2c:	f3bf 8f6f 	isb	sy
	  }
}
 8002b30:	bf00      	nop
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}
 8002b38:	40000c00 	.word	0x40000c00
 8002b3c:	20000220 	.word	0x20000220
 8002b40:	e000ed04 	.word	0xe000ed04

08002b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002b48:	b672      	cpsid	i
}
 8002b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b4c:	bf00      	nop
 8002b4e:	e7fd      	b.n	8002b4c <Error_Handler+0x8>

08002b50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]
 8002b5a:	4b12      	ldr	r3, [pc, #72]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5e:	4a11      	ldr	r2, [pc, #68]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b64:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b6e:	607b      	str	r3, [r7, #4]
 8002b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	603b      	str	r3, [r7, #0]
 8002b76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b82:	4b08      	ldr	r3, [pc, #32]	@ (8002ba4 <HAL_MspInit+0x54>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	603b      	str	r3, [r7, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	210f      	movs	r1, #15
 8002b92:	f06f 0001 	mvn.w	r0, #1
 8002b96:	f000 fb0d 	bl	80031b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40023800 	.word	0x40023800

08002ba8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b08c      	sub	sp, #48	@ 0x30
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb0:	f107 031c 	add.w	r3, r7, #28
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	605a      	str	r2, [r3, #4]
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a41      	ldr	r2, [pc, #260]	@ (8002ccc <HAL_SPI_MspInit+0x124>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d12c      	bne.n	8002c24 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	4b40      	ldr	r3, [pc, #256]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bd4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bda:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
 8002bea:	4b39      	ldr	r3, [pc, #228]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bee:	4a38      	ldr	r2, [pc, #224]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bf0:	f043 0301 	orr.w	r3, r3, #1
 8002bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bf6:	4b36      	ldr	r3, [pc, #216]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
 8002c00:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c02:	23a0      	movs	r3, #160	@ 0xa0
 8002c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c06:	2302      	movs	r3, #2
 8002c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002c12:	2305      	movs	r3, #5
 8002c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c16:	f107 031c 	add.w	r3, r7, #28
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	482d      	ldr	r0, [pc, #180]	@ (8002cd4 <HAL_SPI_MspInit+0x12c>)
 8002c1e:	f000 faf3 	bl	8003208 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c22:	e04f      	b.n	8002cc4 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2b      	ldr	r2, [pc, #172]	@ (8002cd8 <HAL_SPI_MspInit+0x130>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d14a      	bne.n	8002cc4 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	613b      	str	r3, [r7, #16]
 8002c32:	4b27      	ldr	r3, [pc, #156]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c36:	4a26      	ldr	r2, [pc, #152]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c3e:	4b24      	ldr	r3, [pc, #144]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c46:	613b      	str	r3, [r7, #16]
 8002c48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	60fb      	str	r3, [r7, #12]
 8002c4e:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c54:	f043 0304 	orr.w	r3, r3, #4
 8002c58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	f003 0304 	and.w	r3, r3, #4
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	4a18      	ldr	r2, [pc, #96]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c70:	f043 0302 	orr.w	r3, r3, #2
 8002c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c76:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <HAL_SPI_MspInit+0x128>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	f003 0302 	and.w	r3, r3, #2
 8002c7e:	60bb      	str	r3, [r7, #8]
 8002c80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c82:	2308      	movs	r3, #8
 8002c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c92:	2305      	movs	r3, #5
 8002c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c96:	f107 031c 	add.w	r3, r7, #28
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	480f      	ldr	r0, [pc, #60]	@ (8002cdc <HAL_SPI_MspInit+0x134>)
 8002c9e:	f000 fab3 	bl	8003208 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ca2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cac:	2300      	movs	r3, #0
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002cb4:	2305      	movs	r3, #5
 8002cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb8:	f107 031c 	add.w	r3, r7, #28
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4808      	ldr	r0, [pc, #32]	@ (8002ce0 <HAL_SPI_MspInit+0x138>)
 8002cc0:	f000 faa2 	bl	8003208 <HAL_GPIO_Init>
}
 8002cc4:	bf00      	nop
 8002cc6:	3730      	adds	r7, #48	@ 0x30
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40013000 	.word	0x40013000
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	40020000 	.word	0x40020000
 8002cd8:	40003800 	.word	0x40003800
 8002cdc:	40020800 	.word	0x40020800
 8002ce0:	40020400 	.word	0x40020400

08002ce4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	@ 0x28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a1d      	ldr	r2, [pc, #116]	@ (8002d78 <HAL_TIM_Encoder_MspInit+0x94>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d133      	bne.n	8002d6e <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d10:	f043 0308 	orr.w	r3, r3, #8
 8002d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d16:	4b19      	ldr	r3, [pc, #100]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f003 0308 	and.w	r3, r3, #8
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	4b15      	ldr	r3, [pc, #84]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	4a14      	ldr	r2, [pc, #80]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d2c:	f043 0301 	orr.w	r3, r3, #1
 8002d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d32:	4b12      	ldr	r3, [pc, #72]	@ (8002d7c <HAL_TIM_Encoder_MspInit+0x98>)
 8002d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002d4e:	2302      	movs	r3, #2
 8002d50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d52:	f107 0314 	add.w	r3, r7, #20
 8002d56:	4619      	mov	r1, r3
 8002d58:	4809      	ldr	r0, [pc, #36]	@ (8002d80 <HAL_TIM_Encoder_MspInit+0x9c>)
 8002d5a:	f000 fa55 	bl	8003208 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2105      	movs	r1, #5
 8002d62:	2032      	movs	r0, #50	@ 0x32
 8002d64:	f000 fa26 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002d68:	2032      	movs	r0, #50	@ 0x32
 8002d6a:	f000 fa3f 	bl	80031ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002d6e:	bf00      	nop
 8002d70:	3728      	adds	r7, #40	@ 0x28
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40000c00 	.word	0x40000c00
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40020000 	.word	0x40020000

08002d84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b08e      	sub	sp, #56	@ 0x38
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	4b34      	ldr	r3, [pc, #208]	@ (8002e6c <HAL_InitTick+0xe8>)
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	4a33      	ldr	r2, [pc, #204]	@ (8002e6c <HAL_InitTick+0xe8>)
 8002d9e:	f043 0301 	orr.w	r3, r3, #1
 8002da2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002da4:	4b31      	ldr	r3, [pc, #196]	@ (8002e6c <HAL_InitTick+0xe8>)
 8002da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002db0:	f107 0210 	add.w	r2, r7, #16
 8002db4:	f107 0314 	add.w	r3, r7, #20
 8002db8:	4611      	mov	r1, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f001 f81e 	bl	8003dfc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002dc0:	6a3b      	ldr	r3, [r7, #32]
 8002dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d103      	bne.n	8002dd2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002dca:	f001 f803 	bl	8003dd4 <HAL_RCC_GetPCLK1Freq>
 8002dce:	6378      	str	r0, [r7, #52]	@ 0x34
 8002dd0:	e004      	b.n	8002ddc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002dd2:	f000 ffff 	bl	8003dd4 <HAL_RCC_GetPCLK1Freq>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dde:	4a24      	ldr	r2, [pc, #144]	@ (8002e70 <HAL_InitTick+0xec>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	0c9b      	lsrs	r3, r3, #18
 8002de6:	3b01      	subs	r3, #1
 8002de8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002dea:	4b22      	ldr	r3, [pc, #136]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002dec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002df0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002df2:	4b20      	ldr	r3, [pc, #128]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002df4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002df8:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfe:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002e00:	4b1c      	ldr	r3, [pc, #112]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e06:	4b1b      	ldr	r3, [pc, #108]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e0c:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8002e12:	4818      	ldr	r0, [pc, #96]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002e14:	f001 fada 	bl	80043cc <HAL_TIM_Base_Init>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002e1e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d11b      	bne.n	8002e5e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8002e26:	4813      	ldr	r0, [pc, #76]	@ (8002e74 <HAL_InitTick+0xf0>)
 8002e28:	f001 fb2a 	bl	8004480 <HAL_TIM_Base_Start_IT>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002e32:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d111      	bne.n	8002e5e <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e3a:	201c      	movs	r0, #28
 8002e3c:	f000 f9d6 	bl	80031ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b0f      	cmp	r3, #15
 8002e44:	d808      	bhi.n	8002e58 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002e46:	2200      	movs	r2, #0
 8002e48:	6879      	ldr	r1, [r7, #4]
 8002e4a:	201c      	movs	r0, #28
 8002e4c:	f000 f9b2 	bl	80031b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e50:	4a09      	ldr	r2, [pc, #36]	@ (8002e78 <HAL_InitTick+0xf4>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	e002      	b.n	8002e5e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002e5e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3738      	adds	r7, #56	@ 0x38
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40023800 	.word	0x40023800
 8002e70:	431bde83 	.word	0x431bde83
 8002e74:	20000234 	.word	0x20000234
 8002e78:	20000060 	.word	0x20000060

08002e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e80:	bf00      	nop
 8002e82:	e7fd      	b.n	8002e80 <NMI_Handler+0x4>

08002e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <HardFault_Handler+0x4>

08002e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e90:	bf00      	nop
 8002e92:	e7fd      	b.n	8002e90 <MemManage_Handler+0x4>

08002e94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e98:	bf00      	nop
 8002e9a:	e7fd      	b.n	8002e98 <BusFault_Handler+0x4>

08002e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ea0:	bf00      	nop
 8002ea2:	e7fd      	b.n	8002ea0 <UsageFault_Handler+0x4>

08002ea4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
	...

08002eb4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002eb8:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <TIM2_IRQHandler+0x10>)
 8002eba:	f001 fbe9 	bl	8004690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000234 	.word	0x20000234

08002ec8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ecc:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <TIM5_IRQHandler+0x10>)
 8002ece:	f001 fbdf 	bl	8004690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	200001d0 	.word	0x200001d0

08002edc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ee4:	4a14      	ldr	r2, [pc, #80]	@ (8002f38 <_sbrk+0x5c>)
 8002ee6:	4b15      	ldr	r3, [pc, #84]	@ (8002f3c <_sbrk+0x60>)
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ef0:	4b13      	ldr	r3, [pc, #76]	@ (8002f40 <_sbrk+0x64>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d102      	bne.n	8002efe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ef8:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <_sbrk+0x64>)
 8002efa:	4a12      	ldr	r2, [pc, #72]	@ (8002f44 <_sbrk+0x68>)
 8002efc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002efe:	4b10      	ldr	r3, [pc, #64]	@ (8002f40 <_sbrk+0x64>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4413      	add	r3, r2
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d207      	bcs.n	8002f1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f0c:	f004 fd9e 	bl	8007a4c <__errno>
 8002f10:	4603      	mov	r3, r0
 8002f12:	220c      	movs	r2, #12
 8002f14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f16:	f04f 33ff 	mov.w	r3, #4294967295
 8002f1a:	e009      	b.n	8002f30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f1c:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <_sbrk+0x64>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f22:	4b07      	ldr	r3, [pc, #28]	@ (8002f40 <_sbrk+0x64>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	4a05      	ldr	r2, [pc, #20]	@ (8002f40 <_sbrk+0x64>)
 8002f2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	20020000 	.word	0x20020000
 8002f3c:	00000400 	.word	0x00000400
 8002f40:	2000027c 	.word	0x2000027c
 8002f44:	20004db8 	.word	0x20004db8

08002f48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f4c:	4b06      	ldr	r3, [pc, #24]	@ (8002f68 <SystemInit+0x20>)
 8002f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f52:	4a05      	ldr	r2, [pc, #20]	@ (8002f68 <SystemInit+0x20>)
 8002f54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fa4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f70:	f7ff ffea 	bl	8002f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f74:	480c      	ldr	r0, [pc, #48]	@ (8002fa8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f76:	490d      	ldr	r1, [pc, #52]	@ (8002fac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f78:	4a0d      	ldr	r2, [pc, #52]	@ (8002fb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f7c:	e002      	b.n	8002f84 <LoopCopyDataInit>

08002f7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f82:	3304      	adds	r3, #4

08002f84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f88:	d3f9      	bcc.n	8002f7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8002fb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f90:	e001      	b.n	8002f96 <LoopFillZerobss>

08002f92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f94:	3204      	adds	r2, #4

08002f96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f98:	d3fb      	bcc.n	8002f92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f9a:	f004 fd5d 	bl	8007a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f9e:	f7ff fb47 	bl	8002630 <main>
  bx  lr    
 8002fa2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002fa4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fac:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8002fb0:	08008520 	.word	0x08008520
  ldr r2, =_sbss
 8002fb4:	200000bc 	.word	0x200000bc
  ldr r4, =_ebss
 8002fb8:	20004db4 	.word	0x20004db4

08002fbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fbc:	e7fe      	b.n	8002fbc <ADC_IRQHandler>
	...

08002fc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <HAL_Init+0x40>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003000 <HAL_Init+0x40>)
 8002fca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <HAL_Init+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0a      	ldr	r2, [pc, #40]	@ (8003000 <HAL_Init+0x40>)
 8002fd6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fdc:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <HAL_Init+0x40>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a07      	ldr	r2, [pc, #28]	@ (8003000 <HAL_Init+0x40>)
 8002fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fe6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fe8:	2003      	movs	r0, #3
 8002fea:	f000 f8d8 	bl	800319e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fee:	200f      	movs	r0, #15
 8002ff0:	f7ff fec8 	bl	8002d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ff4:	f7ff fdac 	bl	8002b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	40023c00 	.word	0x40023c00

08003004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003008:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_IncTick+0x20>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	461a      	mov	r2, r3
 800300e:	4b06      	ldr	r3, [pc, #24]	@ (8003028 <HAL_IncTick+0x24>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4413      	add	r3, r2
 8003014:	4a04      	ldr	r2, [pc, #16]	@ (8003028 <HAL_IncTick+0x24>)
 8003016:	6013      	str	r3, [r2, #0]
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	20000064 	.word	0x20000064
 8003028:	20000280 	.word	0x20000280

0800302c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return uwTick;
 8003030:	4b03      	ldr	r3, [pc, #12]	@ (8003040 <HAL_GetTick+0x14>)
 8003032:	681b      	ldr	r3, [r3, #0]
}
 8003034:	4618      	mov	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	20000280 	.word	0x20000280

08003044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003054:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003060:	4013      	ands	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800306c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003076:	4a04      	ldr	r2, [pc, #16]	@ (8003088 <__NVIC_SetPriorityGrouping+0x44>)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	60d3      	str	r3, [r2, #12]
}
 800307c:	bf00      	nop
 800307e:	3714      	adds	r7, #20
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003090:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	0a1b      	lsrs	r3, r3, #8
 8003096:	f003 0307 	and.w	r3, r3, #7
}
 800309a:	4618      	mov	r0, r3
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	4603      	mov	r3, r0
 80030b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	db0b      	blt.n	80030d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	f003 021f 	and.w	r2, r3, #31
 80030c0:	4907      	ldr	r1, [pc, #28]	@ (80030e0 <__NVIC_EnableIRQ+0x38>)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	095b      	lsrs	r3, r3, #5
 80030c8:	2001      	movs	r0, #1
 80030ca:	fa00 f202 	lsl.w	r2, r0, r2
 80030ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
 80030de:	bf00      	nop
 80030e0:	e000e100 	.word	0xe000e100

080030e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	db0a      	blt.n	800310e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	490c      	ldr	r1, [pc, #48]	@ (8003130 <__NVIC_SetPriority+0x4c>)
 80030fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003102:	0112      	lsls	r2, r2, #4
 8003104:	b2d2      	uxtb	r2, r2
 8003106:	440b      	add	r3, r1
 8003108:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800310c:	e00a      	b.n	8003124 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	4908      	ldr	r1, [pc, #32]	@ (8003134 <__NVIC_SetPriority+0x50>)
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	3b04      	subs	r3, #4
 800311c:	0112      	lsls	r2, r2, #4
 800311e:	b2d2      	uxtb	r2, r2
 8003120:	440b      	add	r3, r1
 8003122:	761a      	strb	r2, [r3, #24]
}
 8003124:	bf00      	nop
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	e000e100 	.word	0xe000e100
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f003 0307 	and.w	r3, r3, #7
 800314a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f1c3 0307 	rsb	r3, r3, #7
 8003152:	2b04      	cmp	r3, #4
 8003154:	bf28      	it	cs
 8003156:	2304      	movcs	r3, #4
 8003158:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	3304      	adds	r3, #4
 800315e:	2b06      	cmp	r3, #6
 8003160:	d902      	bls.n	8003168 <NVIC_EncodePriority+0x30>
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	3b03      	subs	r3, #3
 8003166:	e000      	b.n	800316a <NVIC_EncodePriority+0x32>
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800316c:	f04f 32ff 	mov.w	r2, #4294967295
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	fa02 f303 	lsl.w	r3, r2, r3
 8003176:	43da      	mvns	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	401a      	ands	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003180:	f04f 31ff 	mov.w	r1, #4294967295
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	fa01 f303 	lsl.w	r3, r1, r3
 800318a:	43d9      	mvns	r1, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003190:	4313      	orrs	r3, r2
         );
}
 8003192:	4618      	mov	r0, r3
 8003194:	3724      	adds	r7, #36	@ 0x24
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b082      	sub	sp, #8
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff ff4c 	bl	8003044 <__NVIC_SetPriorityGrouping>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	4603      	mov	r3, r0
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031c6:	f7ff ff61 	bl	800308c <__NVIC_GetPriorityGrouping>
 80031ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	68b9      	ldr	r1, [r7, #8]
 80031d0:	6978      	ldr	r0, [r7, #20]
 80031d2:	f7ff ffb1 	bl	8003138 <NVIC_EncodePriority>
 80031d6:	4602      	mov	r2, r0
 80031d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031dc:	4611      	mov	r1, r2
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff ff80 	bl	80030e4 <__NVIC_SetPriority>
}
 80031e4:	bf00      	nop
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	4603      	mov	r3, r0
 80031f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7ff ff54 	bl	80030a8 <__NVIC_EnableIRQ>
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	@ 0x24
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800321a:	2300      	movs	r3, #0
 800321c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800321e:	2300      	movs	r3, #0
 8003220:	61fb      	str	r3, [r7, #28]
 8003222:	e159      	b.n	80034d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003224:	2201      	movs	r2, #1
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	697a      	ldr	r2, [r7, #20]
 8003234:	4013      	ands	r3, r2
 8003236:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	429a      	cmp	r2, r3
 800323e:	f040 8148 	bne.w	80034d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	2b01      	cmp	r3, #1
 800324c:	d005      	beq.n	800325a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003256:	2b02      	cmp	r3, #2
 8003258:	d130      	bne.n	80032bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	2203      	movs	r2, #3
 8003266:	fa02 f303 	lsl.w	r3, r2, r3
 800326a:	43db      	mvns	r3, r3
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	4013      	ands	r3, r2
 8003270:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	69ba      	ldr	r2, [r7, #24]
 8003280:	4313      	orrs	r3, r2
 8003282:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003290:	2201      	movs	r2, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	43db      	mvns	r3, r3
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4013      	ands	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	091b      	lsrs	r3, r3, #4
 80032a6:	f003 0201 	and.w	r2, r3, #1
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	685b      	ldr	r3, [r3, #4]
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d017      	beq.n	80032f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	2203      	movs	r2, #3
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	689a      	ldr	r2, [r3, #8]
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	2b02      	cmp	r3, #2
 8003302:	d123      	bne.n	800334c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	08da      	lsrs	r2, r3, #3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3208      	adds	r2, #8
 800330c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003310:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	f003 0307 	and.w	r3, r3, #7
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	220f      	movs	r2, #15
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	43db      	mvns	r3, r3
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	4013      	ands	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	4313      	orrs	r3, r2
 800333c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	08da      	lsrs	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3208      	adds	r2, #8
 8003346:	69b9      	ldr	r1, [r7, #24]
 8003348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	2203      	movs	r2, #3
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0203 	and.w	r2, r3, #3
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003388:	2b00      	cmp	r3, #0
 800338a:	f000 80a2 	beq.w	80034d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b57      	ldr	r3, [pc, #348]	@ (80034f0 <HAL_GPIO_Init+0x2e8>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	4a56      	ldr	r2, [pc, #344]	@ (80034f0 <HAL_GPIO_Init+0x2e8>)
 8003398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800339c:	6453      	str	r3, [r2, #68]	@ 0x44
 800339e:	4b54      	ldr	r3, [pc, #336]	@ (80034f0 <HAL_GPIO_Init+0x2e8>)
 80033a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033aa:	4a52      	ldr	r2, [pc, #328]	@ (80034f4 <HAL_GPIO_Init+0x2ec>)
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	089b      	lsrs	r3, r3, #2
 80033b0:	3302      	adds	r3, #2
 80033b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	f003 0303 	and.w	r3, r3, #3
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	220f      	movs	r2, #15
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43db      	mvns	r3, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4013      	ands	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a49      	ldr	r2, [pc, #292]	@ (80034f8 <HAL_GPIO_Init+0x2f0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d019      	beq.n	800340a <HAL_GPIO_Init+0x202>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a48      	ldr	r2, [pc, #288]	@ (80034fc <HAL_GPIO_Init+0x2f4>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d013      	beq.n	8003406 <HAL_GPIO_Init+0x1fe>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a47      	ldr	r2, [pc, #284]	@ (8003500 <HAL_GPIO_Init+0x2f8>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d00d      	beq.n	8003402 <HAL_GPIO_Init+0x1fa>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a46      	ldr	r2, [pc, #280]	@ (8003504 <HAL_GPIO_Init+0x2fc>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d007      	beq.n	80033fe <HAL_GPIO_Init+0x1f6>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a45      	ldr	r2, [pc, #276]	@ (8003508 <HAL_GPIO_Init+0x300>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d101      	bne.n	80033fa <HAL_GPIO_Init+0x1f2>
 80033f6:	2304      	movs	r3, #4
 80033f8:	e008      	b.n	800340c <HAL_GPIO_Init+0x204>
 80033fa:	2307      	movs	r3, #7
 80033fc:	e006      	b.n	800340c <HAL_GPIO_Init+0x204>
 80033fe:	2303      	movs	r3, #3
 8003400:	e004      	b.n	800340c <HAL_GPIO_Init+0x204>
 8003402:	2302      	movs	r3, #2
 8003404:	e002      	b.n	800340c <HAL_GPIO_Init+0x204>
 8003406:	2301      	movs	r3, #1
 8003408:	e000      	b.n	800340c <HAL_GPIO_Init+0x204>
 800340a:	2300      	movs	r3, #0
 800340c:	69fa      	ldr	r2, [r7, #28]
 800340e:	f002 0203 	and.w	r2, r2, #3
 8003412:	0092      	lsls	r2, r2, #2
 8003414:	4093      	lsls	r3, r2
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800341c:	4935      	ldr	r1, [pc, #212]	@ (80034f4 <HAL_GPIO_Init+0x2ec>)
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	089b      	lsrs	r3, r3, #2
 8003422:	3302      	adds	r3, #2
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800342a:	4b38      	ldr	r3, [pc, #224]	@ (800350c <HAL_GPIO_Init+0x304>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800344e:	4a2f      	ldr	r2, [pc, #188]	@ (800350c <HAL_GPIO_Init+0x304>)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003454:	4b2d      	ldr	r3, [pc, #180]	@ (800350c <HAL_GPIO_Init+0x304>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003478:	4a24      	ldr	r2, [pc, #144]	@ (800350c <HAL_GPIO_Init+0x304>)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800347e:	4b23      	ldr	r3, [pc, #140]	@ (800350c <HAL_GPIO_Init+0x304>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034a2:	4a1a      	ldr	r2, [pc, #104]	@ (800350c <HAL_GPIO_Init+0x304>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a8:	4b18      	ldr	r3, [pc, #96]	@ (800350c <HAL_GPIO_Init+0x304>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034cc:	4a0f      	ldr	r2, [pc, #60]	@ (800350c <HAL_GPIO_Init+0x304>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	3301      	adds	r3, #1
 80034d6:	61fb      	str	r3, [r7, #28]
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	2b0f      	cmp	r3, #15
 80034dc:	f67f aea2 	bls.w	8003224 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3724      	adds	r7, #36	@ 0x24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40013800 	.word	0x40013800
 80034f8:	40020000 	.word	0x40020000
 80034fc:	40020400 	.word	0x40020400
 8003500:	40020800 	.word	0x40020800
 8003504:	40020c00 	.word	0x40020c00
 8003508:	40021000 	.word	0x40021000
 800350c:	40013c00 	.word	0x40013c00

08003510 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	460b      	mov	r3, r1
 800351a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	691a      	ldr	r2, [r3, #16]
 8003520:	887b      	ldrh	r3, [r7, #2]
 8003522:	4013      	ands	r3, r2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d002      	beq.n	800352e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003528:	2301      	movs	r3, #1
 800352a:	73fb      	strb	r3, [r7, #15]
 800352c:	e001      	b.n	8003532 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800352e:	2300      	movs	r3, #0
 8003530:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003532:	7bfb      	ldrb	r3, [r7, #15]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3714      	adds	r7, #20
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	460b      	mov	r3, r1
 800354a:	807b      	strh	r3, [r7, #2]
 800354c:	4613      	mov	r3, r2
 800354e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003550:	787b      	ldrb	r3, [r7, #1]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003556:	887a      	ldrh	r2, [r7, #2]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800355c:	e003      	b.n	8003566 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800355e:	887b      	ldrh	r3, [r7, #2]
 8003560:	041a      	lsls	r2, r3, #16
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	619a      	str	r2, [r3, #24]
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e267      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d075      	beq.n	800367e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003592:	4b88      	ldr	r3, [pc, #544]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b04      	cmp	r3, #4
 800359c:	d00c      	beq.n	80035b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800359e:	4b85      	ldr	r3, [pc, #532]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035a6:	2b08      	cmp	r3, #8
 80035a8:	d112      	bne.n	80035d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035aa:	4b82      	ldr	r3, [pc, #520]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035b6:	d10b      	bne.n	80035d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b8:	4b7e      	ldr	r3, [pc, #504]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d05b      	beq.n	800367c <HAL_RCC_OscConfig+0x108>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d157      	bne.n	800367c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e242      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035d8:	d106      	bne.n	80035e8 <HAL_RCC_OscConfig+0x74>
 80035da:	4b76      	ldr	r3, [pc, #472]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a75      	ldr	r2, [pc, #468]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	e01d      	b.n	8003624 <HAL_RCC_OscConfig+0xb0>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035f0:	d10c      	bne.n	800360c <HAL_RCC_OscConfig+0x98>
 80035f2:	4b70      	ldr	r3, [pc, #448]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a6f      	ldr	r2, [pc, #444]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80035f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035fc:	6013      	str	r3, [r2, #0]
 80035fe:	4b6d      	ldr	r3, [pc, #436]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a6c      	ldr	r2, [pc, #432]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003608:	6013      	str	r3, [r2, #0]
 800360a:	e00b      	b.n	8003624 <HAL_RCC_OscConfig+0xb0>
 800360c:	4b69      	ldr	r3, [pc, #420]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a68      	ldr	r2, [pc, #416]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003616:	6013      	str	r3, [r2, #0]
 8003618:	4b66      	ldr	r3, [pc, #408]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a65      	ldr	r2, [pc, #404]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 800361e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d013      	beq.n	8003654 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362c:	f7ff fcfe 	bl	800302c <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003634:	f7ff fcfa 	bl	800302c <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b64      	cmp	r3, #100	@ 0x64
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e207      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003646:	4b5b      	ldr	r3, [pc, #364]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0f0      	beq.n	8003634 <HAL_RCC_OscConfig+0xc0>
 8003652:	e014      	b.n	800367e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003654:	f7ff fcea 	bl	800302c <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800365c:	f7ff fce6 	bl	800302c <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b64      	cmp	r3, #100	@ 0x64
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e1f3      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800366e:	4b51      	ldr	r3, [pc, #324]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1f0      	bne.n	800365c <HAL_RCC_OscConfig+0xe8>
 800367a:	e000      	b.n	800367e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800367c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0302 	and.w	r3, r3, #2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d063      	beq.n	8003752 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800368a:	4b4a      	ldr	r3, [pc, #296]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 030c 	and.w	r3, r3, #12
 8003692:	2b00      	cmp	r3, #0
 8003694:	d00b      	beq.n	80036ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003696:	4b47      	ldr	r3, [pc, #284]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d11c      	bne.n	80036dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036a2:	4b44      	ldr	r3, [pc, #272]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d116      	bne.n	80036dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ae:	4b41      	ldr	r3, [pc, #260]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0302 	and.w	r3, r3, #2
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_RCC_OscConfig+0x152>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	68db      	ldr	r3, [r3, #12]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d001      	beq.n	80036c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e1c7      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c6:	4b3b      	ldr	r3, [pc, #236]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	4937      	ldr	r1, [pc, #220]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036da:	e03a      	b.n	8003752 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d020      	beq.n	8003726 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80036e4:	4b34      	ldr	r3, [pc, #208]	@ (80037b8 <HAL_RCC_OscConfig+0x244>)
 80036e6:	2201      	movs	r2, #1
 80036e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ea:	f7ff fc9f 	bl	800302c <HAL_GetTick>
 80036ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f0:	e008      	b.n	8003704 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036f2:	f7ff fc9b 	bl	800302c <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e1a8      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003704:	4b2b      	ldr	r3, [pc, #172]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0f0      	beq.n	80036f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003710:	4b28      	ldr	r3, [pc, #160]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	691b      	ldr	r3, [r3, #16]
 800371c:	00db      	lsls	r3, r3, #3
 800371e:	4925      	ldr	r1, [pc, #148]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003720:	4313      	orrs	r3, r2
 8003722:	600b      	str	r3, [r1, #0]
 8003724:	e015      	b.n	8003752 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003726:	4b24      	ldr	r3, [pc, #144]	@ (80037b8 <HAL_RCC_OscConfig+0x244>)
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372c:	f7ff fc7e 	bl	800302c <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003734:	f7ff fc7a 	bl	800302c <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e187      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003746:	4b1b      	ldr	r3, [pc, #108]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0308 	and.w	r3, r3, #8
 800375a:	2b00      	cmp	r3, #0
 800375c:	d036      	beq.n	80037cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d016      	beq.n	8003794 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003766:	4b15      	ldr	r3, [pc, #84]	@ (80037bc <HAL_RCC_OscConfig+0x248>)
 8003768:	2201      	movs	r2, #1
 800376a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800376c:	f7ff fc5e 	bl	800302c <HAL_GetTick>
 8003770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003772:	e008      	b.n	8003786 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003774:	f7ff fc5a 	bl	800302c <HAL_GetTick>
 8003778:	4602      	mov	r2, r0
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	2b02      	cmp	r3, #2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e167      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003786:	4b0b      	ldr	r3, [pc, #44]	@ (80037b4 <HAL_RCC_OscConfig+0x240>)
 8003788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800378a:	f003 0302 	and.w	r3, r3, #2
 800378e:	2b00      	cmp	r3, #0
 8003790:	d0f0      	beq.n	8003774 <HAL_RCC_OscConfig+0x200>
 8003792:	e01b      	b.n	80037cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003794:	4b09      	ldr	r3, [pc, #36]	@ (80037bc <HAL_RCC_OscConfig+0x248>)
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379a:	f7ff fc47 	bl	800302c <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037a0:	e00e      	b.n	80037c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037a2:	f7ff fc43 	bl	800302c <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d907      	bls.n	80037c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e150      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
 80037b4:	40023800 	.word	0x40023800
 80037b8:	42470000 	.word	0x42470000
 80037bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c0:	4b88      	ldr	r3, [pc, #544]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80037c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1ea      	bne.n	80037a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 8097 	beq.w	8003908 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037da:	2300      	movs	r3, #0
 80037dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037de:	4b81      	ldr	r3, [pc, #516]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80037e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10f      	bne.n	800380a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	4b7d      	ldr	r3, [pc, #500]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	4a7c      	ldr	r2, [pc, #496]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80037f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80037fa:	4b7a      	ldr	r3, [pc, #488]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003802:	60bb      	str	r3, [r7, #8]
 8003804:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003806:	2301      	movs	r3, #1
 8003808:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380a:	4b77      	ldr	r3, [pc, #476]	@ (80039e8 <HAL_RCC_OscConfig+0x474>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d118      	bne.n	8003848 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003816:	4b74      	ldr	r3, [pc, #464]	@ (80039e8 <HAL_RCC_OscConfig+0x474>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a73      	ldr	r2, [pc, #460]	@ (80039e8 <HAL_RCC_OscConfig+0x474>)
 800381c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003820:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003822:	f7ff fc03 	bl	800302c <HAL_GetTick>
 8003826:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003828:	e008      	b.n	800383c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382a:	f7ff fbff 	bl	800302c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b02      	cmp	r3, #2
 8003836:	d901      	bls.n	800383c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e10c      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383c:	4b6a      	ldr	r3, [pc, #424]	@ (80039e8 <HAL_RCC_OscConfig+0x474>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d106      	bne.n	800385e <HAL_RCC_OscConfig+0x2ea>
 8003850:	4b64      	ldr	r3, [pc, #400]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003854:	4a63      	ldr	r2, [pc, #396]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	6713      	str	r3, [r2, #112]	@ 0x70
 800385c:	e01c      	b.n	8003898 <HAL_RCC_OscConfig+0x324>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	2b05      	cmp	r3, #5
 8003864:	d10c      	bne.n	8003880 <HAL_RCC_OscConfig+0x30c>
 8003866:	4b5f      	ldr	r3, [pc, #380]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800386a:	4a5e      	ldr	r2, [pc, #376]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 800386c:	f043 0304 	orr.w	r3, r3, #4
 8003870:	6713      	str	r3, [r2, #112]	@ 0x70
 8003872:	4b5c      	ldr	r3, [pc, #368]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003876:	4a5b      	ldr	r2, [pc, #364]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003878:	f043 0301 	orr.w	r3, r3, #1
 800387c:	6713      	str	r3, [r2, #112]	@ 0x70
 800387e:	e00b      	b.n	8003898 <HAL_RCC_OscConfig+0x324>
 8003880:	4b58      	ldr	r3, [pc, #352]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003884:	4a57      	ldr	r2, [pc, #348]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003886:	f023 0301 	bic.w	r3, r3, #1
 800388a:	6713      	str	r3, [r2, #112]	@ 0x70
 800388c:	4b55      	ldr	r3, [pc, #340]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 800388e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003890:	4a54      	ldr	r2, [pc, #336]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003892:	f023 0304 	bic.w	r3, r3, #4
 8003896:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d015      	beq.n	80038cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a0:	f7ff fbc4 	bl	800302c <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038a6:	e00a      	b.n	80038be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038a8:	f7ff fbc0 	bl	800302c <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e0cb      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038be:	4b49      	ldr	r3, [pc, #292]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0ee      	beq.n	80038a8 <HAL_RCC_OscConfig+0x334>
 80038ca:	e014      	b.n	80038f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038cc:	f7ff fbae 	bl	800302c <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038d2:	e00a      	b.n	80038ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038d4:	f7ff fbaa 	bl	800302c <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e0b5      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ea:	4b3e      	ldr	r3, [pc, #248]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80038ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d1ee      	bne.n	80038d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80038f6:	7dfb      	ldrb	r3, [r7, #23]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d105      	bne.n	8003908 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038fc:	4b39      	ldr	r3, [pc, #228]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80038fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003900:	4a38      	ldr	r2, [pc, #224]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003902:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003906:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	699b      	ldr	r3, [r3, #24]
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 80a1 	beq.w	8003a54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003912:	4b34      	ldr	r3, [pc, #208]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	2b08      	cmp	r3, #8
 800391c:	d05c      	beq.n	80039d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d141      	bne.n	80039aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003926:	4b31      	ldr	r3, [pc, #196]	@ (80039ec <HAL_RCC_OscConfig+0x478>)
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7ff fb7e 	bl	800302c <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003934:	f7ff fb7a 	bl	800302c <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e087      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003946:	4b27      	ldr	r3, [pc, #156]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69da      	ldr	r2, [r3, #28]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003960:	019b      	lsls	r3, r3, #6
 8003962:	431a      	orrs	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003968:	085b      	lsrs	r3, r3, #1
 800396a:	3b01      	subs	r3, #1
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	061b      	lsls	r3, r3, #24
 8003976:	491b      	ldr	r1, [pc, #108]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 8003978:	4313      	orrs	r3, r2
 800397a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800397c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ec <HAL_RCC_OscConfig+0x478>)
 800397e:	2201      	movs	r2, #1
 8003980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003982:	f7ff fb53 	bl	800302c <HAL_GetTick>
 8003986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003988:	e008      	b.n	800399c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800398a:	f7ff fb4f 	bl	800302c <HAL_GetTick>
 800398e:	4602      	mov	r2, r0
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	1ad3      	subs	r3, r2, r3
 8003994:	2b02      	cmp	r3, #2
 8003996:	d901      	bls.n	800399c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e05c      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800399c:	4b11      	ldr	r3, [pc, #68]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0f0      	beq.n	800398a <HAL_RCC_OscConfig+0x416>
 80039a8:	e054      	b.n	8003a54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039aa:	4b10      	ldr	r3, [pc, #64]	@ (80039ec <HAL_RCC_OscConfig+0x478>)
 80039ac:	2200      	movs	r2, #0
 80039ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b0:	f7ff fb3c 	bl	800302c <HAL_GetTick>
 80039b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039b6:	e008      	b.n	80039ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039b8:	f7ff fb38 	bl	800302c <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e045      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ca:	4b06      	ldr	r3, [pc, #24]	@ (80039e4 <HAL_RCC_OscConfig+0x470>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1f0      	bne.n	80039b8 <HAL_RCC_OscConfig+0x444>
 80039d6:	e03d      	b.n	8003a54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d107      	bne.n	80039f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e038      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
 80039e4:	40023800 	.word	0x40023800
 80039e8:	40007000 	.word	0x40007000
 80039ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80039f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a60 <HAL_RCC_OscConfig+0x4ec>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d028      	beq.n	8003a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d121      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d11a      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a20:	4013      	ands	r3, r2
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d111      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a36:	085b      	lsrs	r3, r3, #1
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d107      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	d001      	beq.n	8003a54 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a54:	2300      	movs	r3, #0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3718      	adds	r7, #24
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800

08003a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b084      	sub	sp, #16
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d101      	bne.n	8003a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e0cc      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a78:	4b68      	ldr	r3, [pc, #416]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0307 	and.w	r3, r3, #7
 8003a80:	683a      	ldr	r2, [r7, #0]
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d90c      	bls.n	8003aa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a86:	4b65      	ldr	r3, [pc, #404]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8e:	4b63      	ldr	r3, [pc, #396]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d001      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0b8      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d020      	beq.n	8003aee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0304 	and.w	r3, r3, #4
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d005      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ab8:	4b59      	ldr	r3, [pc, #356]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	4a58      	ldr	r2, [pc, #352]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003abe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ac2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0308 	and.w	r3, r3, #8
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d005      	beq.n	8003adc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ad0:	4b53      	ldr	r3, [pc, #332]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	4a52      	ldr	r2, [pc, #328]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ada:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003adc:	4b50      	ldr	r3, [pc, #320]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	494d      	ldr	r1, [pc, #308]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d044      	beq.n	8003b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d107      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b02:	4b47      	ldr	r3, [pc, #284]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d119      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e07f      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d003      	beq.n	8003b22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b22:	4b3f      	ldr	r3, [pc, #252]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d109      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e06f      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b32:	4b3b      	ldr	r3, [pc, #236]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d101      	bne.n	8003b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e067      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b42:	4b37      	ldr	r3, [pc, #220]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f023 0203 	bic.w	r2, r3, #3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4934      	ldr	r1, [pc, #208]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b54:	f7ff fa6a 	bl	800302c <HAL_GetTick>
 8003b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b5c:	f7ff fa66 	bl	800302c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e04f      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b72:	4b2b      	ldr	r3, [pc, #172]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 020c 	and.w	r2, r3, #12
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d1eb      	bne.n	8003b5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b84:	4b25      	ldr	r3, [pc, #148]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0307 	and.w	r3, r3, #7
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d20c      	bcs.n	8003bac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b92:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b94:	683a      	ldr	r2, [r7, #0]
 8003b96:	b2d2      	uxtb	r2, r2
 8003b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9a:	4b20      	ldr	r3, [pc, #128]	@ (8003c1c <HAL_RCC_ClockConfig+0x1b8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d001      	beq.n	8003bac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e032      	b.n	8003c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d008      	beq.n	8003bca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bb8:	4b19      	ldr	r3, [pc, #100]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	4916      	ldr	r1, [pc, #88]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0308 	and.w	r3, r3, #8
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d009      	beq.n	8003bea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bd6:	4b12      	ldr	r3, [pc, #72]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	00db      	lsls	r3, r3, #3
 8003be4:	490e      	ldr	r1, [pc, #56]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bea:	f000 f821 	bl	8003c30 <HAL_RCC_GetSysClockFreq>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c20 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	091b      	lsrs	r3, r3, #4
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	490a      	ldr	r1, [pc, #40]	@ (8003c24 <HAL_RCC_ClockConfig+0x1c0>)
 8003bfc:	5ccb      	ldrb	r3, [r1, r3]
 8003bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8003c02:	4a09      	ldr	r2, [pc, #36]	@ (8003c28 <HAL_RCC_ClockConfig+0x1c4>)
 8003c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c06:	4b09      	ldr	r3, [pc, #36]	@ (8003c2c <HAL_RCC_ClockConfig+0x1c8>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff f8ba 	bl	8002d84 <HAL_InitTick>

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023c00 	.word	0x40023c00
 8003c20:	40023800 	.word	0x40023800
 8003c24:	080084c4 	.word	0x080084c4
 8003c28:	2000005c 	.word	0x2000005c
 8003c2c:	20000060 	.word	0x20000060

08003c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c34:	b090      	sub	sp, #64	@ 0x40
 8003c36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c40:	2300      	movs	r3, #0
 8003c42:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c48:	4b59      	ldr	r3, [pc, #356]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 030c 	and.w	r3, r3, #12
 8003c50:	2b08      	cmp	r3, #8
 8003c52:	d00d      	beq.n	8003c70 <HAL_RCC_GetSysClockFreq+0x40>
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	f200 80a1 	bhi.w	8003d9c <HAL_RCC_GetSysClockFreq+0x16c>
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <HAL_RCC_GetSysClockFreq+0x34>
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d003      	beq.n	8003c6a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c62:	e09b      	b.n	8003d9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c64:	4b53      	ldr	r3, [pc, #332]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c66:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8003c68:	e09b      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c6a:	4b53      	ldr	r3, [pc, #332]	@ (8003db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c6e:	e098      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c70:	4b4f      	ldr	r3, [pc, #316]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c78:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c7a:	4b4d      	ldr	r3, [pc, #308]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d028      	beq.n	8003cd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c86:	4b4a      	ldr	r3, [pc, #296]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	099b      	lsrs	r3, r3, #6
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	623b      	str	r3, [r7, #32]
 8003c90:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003c98:	2100      	movs	r1, #0
 8003c9a:	4b47      	ldr	r3, [pc, #284]	@ (8003db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c9c:	fb03 f201 	mul.w	r2, r3, r1
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	fb00 f303 	mul.w	r3, r0, r3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	4a43      	ldr	r2, [pc, #268]	@ (8003db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003caa:	fba0 1202 	umull	r1, r2, r0, r2
 8003cae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cb0:	460a      	mov	r2, r1
 8003cb2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003cb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cb6:	4413      	add	r3, r2
 8003cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	61bb      	str	r3, [r7, #24]
 8003cc0:	61fa      	str	r2, [r7, #28]
 8003cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003cca:	f7fc feff 	bl	8000acc <__aeabi_uldivmod>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cd6:	e053      	b.n	8003d80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cd8:	4b35      	ldr	r3, [pc, #212]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	099b      	lsrs	r3, r3, #6
 8003cde:	2200      	movs	r2, #0
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	617a      	str	r2, [r7, #20]
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003cea:	f04f 0b00 	mov.w	fp, #0
 8003cee:	4652      	mov	r2, sl
 8003cf0:	465b      	mov	r3, fp
 8003cf2:	f04f 0000 	mov.w	r0, #0
 8003cf6:	f04f 0100 	mov.w	r1, #0
 8003cfa:	0159      	lsls	r1, r3, #5
 8003cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d00:	0150      	lsls	r0, r2, #5
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	ebb2 080a 	subs.w	r8, r2, sl
 8003d0a:	eb63 090b 	sbc.w	r9, r3, fp
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d22:	ebb2 0408 	subs.w	r4, r2, r8
 8003d26:	eb63 0509 	sbc.w	r5, r3, r9
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	f04f 0300 	mov.w	r3, #0
 8003d32:	00eb      	lsls	r3, r5, #3
 8003d34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d38:	00e2      	lsls	r2, r4, #3
 8003d3a:	4614      	mov	r4, r2
 8003d3c:	461d      	mov	r5, r3
 8003d3e:	eb14 030a 	adds.w	r3, r4, sl
 8003d42:	603b      	str	r3, [r7, #0]
 8003d44:	eb45 030b 	adc.w	r3, r5, fp
 8003d48:	607b      	str	r3, [r7, #4]
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d56:	4629      	mov	r1, r5
 8003d58:	028b      	lsls	r3, r1, #10
 8003d5a:	4621      	mov	r1, r4
 8003d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d60:	4621      	mov	r1, r4
 8003d62:	028a      	lsls	r2, r1, #10
 8003d64:	4610      	mov	r0, r2
 8003d66:	4619      	mov	r1, r3
 8003d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	60bb      	str	r3, [r7, #8]
 8003d6e:	60fa      	str	r2, [r7, #12]
 8003d70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d74:	f7fc feaa 	bl	8000acc <__aeabi_uldivmod>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d80:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	0c1b      	lsrs	r3, r3, #16
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	005b      	lsls	r3, r3, #1
 8003d8e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8003d90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d98:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003d9a:	e002      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d9c:	4b05      	ldr	r3, [pc, #20]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3740      	adds	r7, #64	@ 0x40
 8003da8:	46bd      	mov	sp, r7
 8003daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dae:	bf00      	nop
 8003db0:	40023800 	.word	0x40023800
 8003db4:	00f42400 	.word	0x00f42400
 8003db8:	017d7840 	.word	0x017d7840

08003dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dc0:	4b03      	ldr	r3, [pc, #12]	@ (8003dd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	2000005c 	.word	0x2000005c

08003dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003dd8:	f7ff fff0 	bl	8003dbc <HAL_RCC_GetHCLKFreq>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	0a9b      	lsrs	r3, r3, #10
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	4903      	ldr	r1, [pc, #12]	@ (8003df8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dea:	5ccb      	ldrb	r3, [r1, r3]
 8003dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40023800 	.word	0x40023800
 8003df8:	080084d4 	.word	0x080084d4

08003dfc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	220f      	movs	r2, #15
 8003e0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e0c:	4b12      	ldr	r3, [pc, #72]	@ (8003e58 <HAL_RCC_GetClockConfig+0x5c>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0203 	and.w	r2, r3, #3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e18:	4b0f      	ldr	r3, [pc, #60]	@ (8003e58 <HAL_RCC_GetClockConfig+0x5c>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e24:	4b0c      	ldr	r3, [pc, #48]	@ (8003e58 <HAL_RCC_GetClockConfig+0x5c>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e30:	4b09      	ldr	r3, [pc, #36]	@ (8003e58 <HAL_RCC_GetClockConfig+0x5c>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	08db      	lsrs	r3, r3, #3
 8003e36:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e3e:	4b07      	ldr	r3, [pc, #28]	@ (8003e5c <HAL_RCC_GetClockConfig+0x60>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0207 	and.w	r2, r3, #7
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	601a      	str	r2, [r3, #0]
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr
 8003e56:	bf00      	nop
 8003e58:	40023800 	.word	0x40023800
 8003e5c:	40023c00 	.word	0x40023c00

08003e60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e07b      	b.n	8003f6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d108      	bne.n	8003e8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e82:	d009      	beq.n	8003e98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	61da      	str	r2, [r3, #28]
 8003e8a:	e005      	b.n	8003e98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7fe fe78 	bl	8002ba8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ece:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ee0:	431a      	orrs	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003eea:	431a      	orrs	r2, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	691b      	ldr	r3, [r3, #16]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	699b      	ldr	r3, [r3, #24]
 8003f04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f12:	431a      	orrs	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1c:	ea42 0103 	orr.w	r1, r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	0c1b      	lsrs	r3, r3, #16
 8003f36:	f003 0104 	and.w	r1, r3, #4
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	f003 0210 	and.w	r2, r3, #16
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	69da      	ldr	r2, [r3, #28]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b088      	sub	sp, #32
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	60f8      	str	r0, [r7, #12]
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	603b      	str	r3, [r7, #0]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d101      	bne.n	8003f94 <HAL_SPI_Transmit+0x22>
 8003f90:	2302      	movs	r3, #2
 8003f92:	e12d      	b.n	80041f0 <HAL_SPI_Transmit+0x27e>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f9c:	f7ff f846 	bl	800302c <HAL_GetTick>
 8003fa0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003fa2:	88fb      	ldrh	r3, [r7, #6]
 8003fa4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d002      	beq.n	8003fb8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fb6:	e116      	b.n	80041e6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d002      	beq.n	8003fc4 <HAL_SPI_Transmit+0x52>
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d102      	bne.n	8003fca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003fc8:	e10d      	b.n	80041e6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2203      	movs	r2, #3
 8003fce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	68ba      	ldr	r2, [r7, #8]
 8003fdc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	88fa      	ldrh	r2, [r7, #6]
 8003fe2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	88fa      	ldrh	r2, [r7, #6]
 8003fe8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004010:	d10f      	bne.n	8004032 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004020:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004030:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403c:	2b40      	cmp	r3, #64	@ 0x40
 800403e:	d007      	beq.n	8004050 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800404e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004058:	d14f      	bne.n	80040fa <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_SPI_Transmit+0xf6>
 8004062:	8afb      	ldrh	r3, [r7, #22]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d142      	bne.n	80040ee <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800406c:	881a      	ldrh	r2, [r3, #0]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004078:	1c9a      	adds	r2, r3, #2
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004082:	b29b      	uxth	r3, r3
 8004084:	3b01      	subs	r3, #1
 8004086:	b29a      	uxth	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800408c:	e02f      	b.n	80040ee <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b02      	cmp	r3, #2
 800409a:	d112      	bne.n	80040c2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a0:	881a      	ldrh	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	1c9a      	adds	r2, r3, #2
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	3b01      	subs	r3, #1
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	86da      	strh	r2, [r3, #54]	@ 0x36
 80040c0:	e015      	b.n	80040ee <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040c2:	f7fe ffb3 	bl	800302c <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	69bb      	ldr	r3, [r7, #24]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d803      	bhi.n	80040da <HAL_SPI_Transmit+0x168>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d102      	bne.n	80040e0 <HAL_SPI_Transmit+0x16e>
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d106      	bne.n	80040ee <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80040ec:	e07b      	b.n	80041e6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d1ca      	bne.n	800408e <HAL_SPI_Transmit+0x11c>
 80040f8:	e050      	b.n	800419c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d002      	beq.n	8004108 <HAL_SPI_Transmit+0x196>
 8004102:	8afb      	ldrh	r3, [r7, #22]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d144      	bne.n	8004192 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	330c      	adds	r3, #12
 8004112:	7812      	ldrb	r2, [r2, #0]
 8004114:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800412e:	e030      	b.n	8004192 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b02      	cmp	r3, #2
 800413c:	d113      	bne.n	8004166 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	330c      	adds	r3, #12
 8004148:	7812      	ldrb	r2, [r2, #0]
 800414a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800415a:	b29b      	uxth	r3, r3
 800415c:	3b01      	subs	r3, #1
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004164:	e015      	b.n	8004192 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004166:	f7fe ff61 	bl	800302c <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d803      	bhi.n	800417e <HAL_SPI_Transmit+0x20c>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417c:	d102      	bne.n	8004184 <HAL_SPI_Transmit+0x212>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8004190:	e029      	b.n	80041e6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1c9      	bne.n	8004130 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	6839      	ldr	r1, [r7, #0]
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 f8bf 	bl	8004324 <SPI_EndRxTxTransaction>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2220      	movs	r2, #32
 80041b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10a      	bne.n	80041d0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ba:	2300      	movs	r3, #0
 80041bc:	613b      	str	r3, [r7, #16]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	613b      	str	r3, [r7, #16]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	613b      	str	r3, [r7, #16]
 80041ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d002      	beq.n	80041de <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	77fb      	strb	r3, [r7, #31]
 80041dc:	e003      	b.n	80041e6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80041ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3720      	adds	r7, #32
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004206:	b2db      	uxtb	r3, r3
}
 8004208:	4618      	mov	r0, r3
 800420a:	370c      	adds	r7, #12
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b088      	sub	sp, #32
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	603b      	str	r3, [r7, #0]
 8004220:	4613      	mov	r3, r2
 8004222:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004224:	f7fe ff02 	bl	800302c <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422c:	1a9b      	subs	r3, r3, r2
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	4413      	add	r3, r2
 8004232:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004234:	f7fe fefa 	bl	800302c <HAL_GetTick>
 8004238:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800423a:	4b39      	ldr	r3, [pc, #228]	@ (8004320 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	015b      	lsls	r3, r3, #5
 8004240:	0d1b      	lsrs	r3, r3, #20
 8004242:	69fa      	ldr	r2, [r7, #28]
 8004244:	fb02 f303 	mul.w	r3, r2, r3
 8004248:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800424a:	e054      	b.n	80042f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004252:	d050      	beq.n	80042f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004254:	f7fe feea 	bl	800302c <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	69fa      	ldr	r2, [r7, #28]
 8004260:	429a      	cmp	r2, r3
 8004262:	d902      	bls.n	800426a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d13d      	bne.n	80042e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685a      	ldr	r2, [r3, #4]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004278:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004282:	d111      	bne.n	80042a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800428c:	d004      	beq.n	8004298 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004296:	d107      	bne.n	80042a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042b0:	d10f      	bne.n	80042d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e017      	b.n	8004316 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	4013      	ands	r3, r2
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	429a      	cmp	r2, r3
 8004304:	bf0c      	ite	eq
 8004306:	2301      	moveq	r3, #1
 8004308:	2300      	movne	r3, #0
 800430a:	b2db      	uxtb	r3, r3
 800430c:	461a      	mov	r2, r3
 800430e:	79fb      	ldrb	r3, [r7, #7]
 8004310:	429a      	cmp	r2, r3
 8004312:	d19b      	bne.n	800424c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3720      	adds	r7, #32
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	2000005c 	.word	0x2000005c

08004324 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af02      	add	r7, sp, #8
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	9300      	str	r3, [sp, #0]
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	2201      	movs	r2, #1
 8004338:	2102      	movs	r1, #2
 800433a:	68f8      	ldr	r0, [r7, #12]
 800433c:	f7ff ff6a 	bl	8004214 <SPI_WaitFlagStateUntilTimeout>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434a:	f043 0220 	orr.w	r2, r3, #32
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e032      	b.n	80043bc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004356:	4b1b      	ldr	r3, [pc, #108]	@ (80043c4 <SPI_EndRxTxTransaction+0xa0>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a1b      	ldr	r2, [pc, #108]	@ (80043c8 <SPI_EndRxTxTransaction+0xa4>)
 800435c:	fba2 2303 	umull	r2, r3, r2, r3
 8004360:	0d5b      	lsrs	r3, r3, #21
 8004362:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004366:	fb02 f303 	mul.w	r3, r2, r3
 800436a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004374:	d112      	bne.n	800439c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2200      	movs	r2, #0
 800437e:	2180      	movs	r1, #128	@ 0x80
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f7ff ff47 	bl	8004214 <SPI_WaitFlagStateUntilTimeout>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d016      	beq.n	80043ba <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004390:	f043 0220 	orr.w	r2, r3, #32
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e00f      	b.n	80043bc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	3b01      	subs	r3, #1
 80043a6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b2:	2b80      	cmp	r3, #128	@ 0x80
 80043b4:	d0f2      	beq.n	800439c <SPI_EndRxTxTransaction+0x78>
 80043b6:	e000      	b.n	80043ba <SPI_EndRxTxTransaction+0x96>
        break;
 80043b8:	bf00      	nop
  }

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3718      	adds	r7, #24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	2000005c 	.word	0x2000005c
 80043c8:	165e9f81 	.word	0x165e9f81

080043cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e041      	b.n	8004462 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f000 f839 	bl	800446a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3304      	adds	r3, #4
 8004408:	4619      	mov	r1, r3
 800440a:	4610      	mov	r0, r2
 800440c:	f000 fa4e 	bl	80048ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800446a:	b480      	push	{r7}
 800446c:	b083      	sub	sp, #12
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
	...

08004480 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b01      	cmp	r3, #1
 8004492:	d001      	beq.n	8004498 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e044      	b.n	8004522 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68da      	ldr	r2, [r3, #12]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a1e      	ldr	r2, [pc, #120]	@ (8004530 <HAL_TIM_Base_Start_IT+0xb0>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d018      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x6c>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c2:	d013      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x6c>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004534 <HAL_TIM_Base_Start_IT+0xb4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d00e      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x6c>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a19      	ldr	r2, [pc, #100]	@ (8004538 <HAL_TIM_Base_Start_IT+0xb8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d009      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x6c>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a17      	ldr	r2, [pc, #92]	@ (800453c <HAL_TIM_Base_Start_IT+0xbc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <HAL_TIM_Base_Start_IT+0x6c>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <HAL_TIM_Base_Start_IT+0xc0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d111      	bne.n	8004510 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f003 0307 	and.w	r3, r3, #7
 80044f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2b06      	cmp	r3, #6
 80044fc:	d010      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f042 0201 	orr.w	r2, r2, #1
 800450c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800450e:	e007      	b.n	8004520 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3714      	adds	r7, #20
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	40010000 	.word	0x40010000
 8004534:	40000400 	.word	0x40000400
 8004538:	40000800 	.word	0x40000800
 800453c:	40000c00 	.word	0x40000c00
 8004540:	40014000 	.word	0x40014000

08004544 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e097      	b.n	8004688 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b00      	cmp	r3, #0
 8004562:	d106      	bne.n	8004572 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f7fe fbb9 	bl	8002ce4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2202      	movs	r2, #2
 8004576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	6812      	ldr	r2, [r2, #0]
 8004584:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004588:	f023 0307 	bic.w	r3, r3, #7
 800458c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3304      	adds	r3, #4
 8004596:	4619      	mov	r1, r3
 8004598:	4610      	mov	r0, r2
 800459a:	f000 f987 	bl	80048ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045c6:	f023 0303 	bic.w	r3, r3, #3
 80045ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	021b      	lsls	r3, r3, #8
 80045d6:	4313      	orrs	r3, r2
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	4313      	orrs	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80045e4:	f023 030c 	bic.w	r3, r3, #12
 80045e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	021b      	lsls	r3, r3, #8
 8004600:	4313      	orrs	r3, r2
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	011a      	lsls	r2, r3, #4
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	031b      	lsls	r3, r3, #12
 8004614:	4313      	orrs	r3, r2
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004622:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800462a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	695b      	ldr	r3, [r3, #20]
 8004634:	011b      	lsls	r3, r3, #4
 8004636:	4313      	orrs	r3, r2
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	691b      	ldr	r3, [r3, #16]
 80046a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d020      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d01b      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0202 	mvn.w	r2, #2
 80046c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7fe fa0a 	bl	8002af4 <HAL_TIM_IC_CaptureCallback>
 80046e0:	e005      	b.n	80046ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f8c4 	bl	8004870 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f8cb 	bl	8004884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0304 	and.w	r3, r3, #4
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d020      	beq.n	8004740 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0304 	and.w	r3, r3, #4
 8004704:	2b00      	cmp	r3, #0
 8004706:	d01b      	beq.n	8004740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0204 	mvn.w	r2, #4
 8004710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2202      	movs	r2, #2
 8004716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7fe f9e4 	bl	8002af4 <HAL_TIM_IC_CaptureCallback>
 800472c:	e005      	b.n	800473a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f89e 	bl	8004870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f8a5 	bl	8004884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d020      	beq.n	800478c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01b      	beq.n	800478c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f06f 0208 	mvn.w	r2, #8
 800475c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2204      	movs	r2, #4
 8004762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	69db      	ldr	r3, [r3, #28]
 800476a:	f003 0303 	and.w	r3, r3, #3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f7fe f9be 	bl	8002af4 <HAL_TIM_IC_CaptureCallback>
 8004778:	e005      	b.n	8004786 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f878 	bl	8004870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f87f 	bl	8004884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	2b00      	cmp	r3, #0
 8004794:	d020      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0310 	and.w	r3, r3, #16
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01b      	beq.n	80047d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0210 	mvn.w	r2, #16
 80047a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2208      	movs	r2, #8
 80047ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7fe f998 	bl	8002af4 <HAL_TIM_IC_CaptureCallback>
 80047c4:	e005      	b.n	80047d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f852 	bl	8004870 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f859 	bl	8004884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f003 0301 	and.w	r3, r3, #1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00c      	beq.n	80047fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d007      	beq.n	80047fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0201 	mvn.w	r2, #1
 80047f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7fe f96c 	bl	8002ad4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00c      	beq.n	8004820 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f94a 	bl	8004ab4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00c      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004830:	2b00      	cmp	r3, #0
 8004832:	d007      	beq.n	8004844 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800483c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f82a 	bl	8004898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00c      	beq.n	8004868 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f003 0320 	and.w	r3, r3, #32
 8004854:	2b00      	cmp	r3, #0
 8004856:	d007      	beq.n	8004868 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f06f 0220 	mvn.w	r2, #32
 8004860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f91c 	bl	8004aa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}

08004870 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004878:	bf00      	nop
 800487a:	370c      	adds	r7, #12
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr

08004898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048a0:	bf00      	nop
 80048a2:	370c      	adds	r7, #12
 80048a4:	46bd      	mov	sp, r7
 80048a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048aa:	4770      	bx	lr

080048ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
 80048b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a3a      	ldr	r2, [pc, #232]	@ (80049a8 <TIM_Base_SetConfig+0xfc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d00f      	beq.n	80048e4 <TIM_Base_SetConfig+0x38>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ca:	d00b      	beq.n	80048e4 <TIM_Base_SetConfig+0x38>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a37      	ldr	r2, [pc, #220]	@ (80049ac <TIM_Base_SetConfig+0x100>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d007      	beq.n	80048e4 <TIM_Base_SetConfig+0x38>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a36      	ldr	r2, [pc, #216]	@ (80049b0 <TIM_Base_SetConfig+0x104>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d003      	beq.n	80048e4 <TIM_Base_SetConfig+0x38>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a35      	ldr	r2, [pc, #212]	@ (80049b4 <TIM_Base_SetConfig+0x108>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d108      	bne.n	80048f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a2b      	ldr	r2, [pc, #172]	@ (80049a8 <TIM_Base_SetConfig+0xfc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d01b      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004904:	d017      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a28      	ldr	r2, [pc, #160]	@ (80049ac <TIM_Base_SetConfig+0x100>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d013      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a27      	ldr	r2, [pc, #156]	@ (80049b0 <TIM_Base_SetConfig+0x104>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00f      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a26      	ldr	r2, [pc, #152]	@ (80049b4 <TIM_Base_SetConfig+0x108>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d00b      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a25      	ldr	r2, [pc, #148]	@ (80049b8 <TIM_Base_SetConfig+0x10c>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d007      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a24      	ldr	r2, [pc, #144]	@ (80049bc <TIM_Base_SetConfig+0x110>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d003      	beq.n	8004936 <TIM_Base_SetConfig+0x8a>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a23      	ldr	r2, [pc, #140]	@ (80049c0 <TIM_Base_SetConfig+0x114>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d108      	bne.n	8004948 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800493c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	4313      	orrs	r3, r2
 8004954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	689a      	ldr	r2, [r3, #8]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a0e      	ldr	r2, [pc, #56]	@ (80049a8 <TIM_Base_SetConfig+0xfc>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d103      	bne.n	800497c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	691a      	ldr	r2, [r3, #16]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b01      	cmp	r3, #1
 800498c:	d105      	bne.n	800499a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	f023 0201 	bic.w	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	611a      	str	r2, [r3, #16]
  }
}
 800499a:	bf00      	nop
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40010000 	.word	0x40010000
 80049ac:	40000400 	.word	0x40000400
 80049b0:	40000800 	.word	0x40000800
 80049b4:	40000c00 	.word	0x40000c00
 80049b8:	40014000 	.word	0x40014000
 80049bc:	40014400 	.word	0x40014400
 80049c0:	40014800 	.word	0x40014800

080049c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d101      	bne.n	80049dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049d8:	2302      	movs	r3, #2
 80049da:	e050      	b.n	8004a7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2202      	movs	r2, #2
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8004a8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d018      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a28:	d013      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a18      	ldr	r2, [pc, #96]	@ (8004a90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d00e      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a16      	ldr	r2, [pc, #88]	@ (8004a94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d009      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a15      	ldr	r2, [pc, #84]	@ (8004a98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d004      	beq.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a13      	ldr	r2, [pc, #76]	@ (8004a9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d10c      	bne.n	8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	68ba      	ldr	r2, [r7, #8]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
 8004a8a:	bf00      	nop
 8004a8c:	40010000 	.word	0x40010000
 8004a90:	40000400 	.word	0x40000400
 8004a94:	40000800 	.word	0x40000800
 8004a98:	40000c00 	.word	0x40000c00
 8004a9c:	40014000 	.word	0x40014000

08004aa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b083      	sub	sp, #12
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <__NVIC_SetPriority>:
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	4603      	mov	r3, r0
 8004ad0:	6039      	str	r1, [r7, #0]
 8004ad2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ad4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	db0a      	blt.n	8004af2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	490c      	ldr	r1, [pc, #48]	@ (8004b14 <__NVIC_SetPriority+0x4c>)
 8004ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae6:	0112      	lsls	r2, r2, #4
 8004ae8:	b2d2      	uxtb	r2, r2
 8004aea:	440b      	add	r3, r1
 8004aec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004af0:	e00a      	b.n	8004b08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	4908      	ldr	r1, [pc, #32]	@ (8004b18 <__NVIC_SetPriority+0x50>)
 8004af8:	79fb      	ldrb	r3, [r7, #7]
 8004afa:	f003 030f 	and.w	r3, r3, #15
 8004afe:	3b04      	subs	r3, #4
 8004b00:	0112      	lsls	r2, r2, #4
 8004b02:	b2d2      	uxtb	r2, r2
 8004b04:	440b      	add	r3, r1
 8004b06:	761a      	strb	r2, [r3, #24]
}
 8004b08:	bf00      	nop
 8004b0a:	370c      	adds	r7, #12
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	e000e100 	.word	0xe000e100
 8004b18:	e000ed00 	.word	0xe000ed00

08004b1c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004b20:	4b05      	ldr	r3, [pc, #20]	@ (8004b38 <SysTick_Handler+0x1c>)
 8004b22:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b24:	f001 fd46 	bl	80065b4 <xTaskGetSchedulerState>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d001      	beq.n	8004b32 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b2e:	f002 fc7b 	bl	8007428 <xPortSysTickHandler>
  }
}
 8004b32:	bf00      	nop
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop
 8004b38:	e000e010 	.word	0xe000e010

08004b3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b40:	2100      	movs	r1, #0
 8004b42:	f06f 0004 	mvn.w	r0, #4
 8004b46:	f7ff ffbf 	bl	8004ac8 <__NVIC_SetPriority>
#endif
}
 8004b4a:	bf00      	nop
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b56:	f3ef 8305 	mrs	r3, IPSR
 8004b5a:	603b      	str	r3, [r7, #0]
  return(result);
 8004b5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d003      	beq.n	8004b6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b62:	f06f 0305 	mvn.w	r3, #5
 8004b66:	607b      	str	r3, [r7, #4]
 8004b68:	e00c      	b.n	8004b84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b94 <osKernelInitialize+0x44>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d105      	bne.n	8004b7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b72:	4b08      	ldr	r3, [pc, #32]	@ (8004b94 <osKernelInitialize+0x44>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	607b      	str	r3, [r7, #4]
 8004b7c:	e002      	b.n	8004b84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b84:	687b      	ldr	r3, [r7, #4]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr
 8004b92:	bf00      	nop
 8004b94:	20000284 	.word	0x20000284

08004b98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b9e:	f3ef 8305 	mrs	r3, IPSR
 8004ba2:	603b      	str	r3, [r7, #0]
  return(result);
 8004ba4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d003      	beq.n	8004bb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004baa:	f06f 0305 	mvn.w	r3, #5
 8004bae:	607b      	str	r3, [r7, #4]
 8004bb0:	e010      	b.n	8004bd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004be0 <osKernelStart+0x48>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d109      	bne.n	8004bce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004bba:	f7ff ffbf 	bl	8004b3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004bbe:	4b08      	ldr	r3, [pc, #32]	@ (8004be0 <osKernelStart+0x48>)
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004bc4:	f001 f892 	bl	8005cec <vTaskStartScheduler>
      stat = osOK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	607b      	str	r3, [r7, #4]
 8004bcc:	e002      	b.n	8004bd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004bce:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bd4:	687b      	ldr	r3, [r7, #4]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	20000284 	.word	0x20000284

08004be4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b08e      	sub	sp, #56	@ 0x38
 8004be8:	af04      	add	r7, sp, #16
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bf4:	f3ef 8305 	mrs	r3, IPSR
 8004bf8:	617b      	str	r3, [r7, #20]
  return(result);
 8004bfa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d17e      	bne.n	8004cfe <osThreadNew+0x11a>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d07b      	beq.n	8004cfe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004c06:	2380      	movs	r3, #128	@ 0x80
 8004c08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c0a:	2318      	movs	r3, #24
 8004c0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004c12:	f04f 33ff 	mov.w	r3, #4294967295
 8004c16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d045      	beq.n	8004caa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <osThreadNew+0x48>
        name = attr->name;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d002      	beq.n	8004c3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d008      	beq.n	8004c52 <osThreadNew+0x6e>
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	2b38      	cmp	r3, #56	@ 0x38
 8004c44:	d805      	bhi.n	8004c52 <osThreadNew+0x6e>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <osThreadNew+0x72>
        return (NULL);
 8004c52:	2300      	movs	r3, #0
 8004c54:	e054      	b.n	8004d00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	089b      	lsrs	r3, r3, #2
 8004c64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	689b      	ldr	r3, [r3, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00e      	beq.n	8004c8c <osThreadNew+0xa8>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	2ba7      	cmp	r3, #167	@ 0xa7
 8004c74:	d90a      	bls.n	8004c8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d006      	beq.n	8004c8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <osThreadNew+0xa8>
        mem = 1;
 8004c86:	2301      	movs	r3, #1
 8004c88:	61bb      	str	r3, [r7, #24]
 8004c8a:	e010      	b.n	8004cae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10c      	bne.n	8004cae <osThreadNew+0xca>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d108      	bne.n	8004cae <osThreadNew+0xca>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d104      	bne.n	8004cae <osThreadNew+0xca>
          mem = 0;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61bb      	str	r3, [r7, #24]
 8004ca8:	e001      	b.n	8004cae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004caa:	2300      	movs	r3, #0
 8004cac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d110      	bne.n	8004cd6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cbc:	9202      	str	r2, [sp, #8]
 8004cbe:	9301      	str	r3, [sp, #4]
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	6a3a      	ldr	r2, [r7, #32]
 8004cc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fe1a 	bl	8005904 <xTaskCreateStatic>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	e013      	b.n	8004cfe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d110      	bne.n	8004cfe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	f107 0310 	add.w	r3, r7, #16
 8004ce4:	9301      	str	r3, [sp, #4]
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fe68 	bl	80059c4 <xTaskCreate>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d001      	beq.n	8004cfe <osThreadNew+0x11a>
            hTask = NULL;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004cfe:	693b      	ldr	r3, [r7, #16]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3728      	adds	r7, #40	@ 0x28
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b084      	sub	sp, #16
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d10:	f3ef 8305 	mrs	r3, IPSR
 8004d14:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d003      	beq.n	8004d24 <osDelay+0x1c>
    stat = osErrorISR;
 8004d1c:	f06f 0305 	mvn.w	r3, #5
 8004d20:	60fb      	str	r3, [r7, #12]
 8004d22:	e007      	b.n	8004d34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004d24:	2300      	movs	r3, #0
 8004d26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d002      	beq.n	8004d34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 ffa6 	bl	8005c80 <vTaskDelay>
    }
  }

  return (stat);
 8004d34:	68fb      	ldr	r3, [r7, #12]
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
	...

08004d40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4a07      	ldr	r2, [pc, #28]	@ (8004d6c <vApplicationGetIdleTaskMemory+0x2c>)
 8004d50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	4a06      	ldr	r2, [pc, #24]	@ (8004d70 <vApplicationGetIdleTaskMemory+0x30>)
 8004d56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2280      	movs	r2, #128	@ 0x80
 8004d5c:	601a      	str	r2, [r3, #0]
}
 8004d5e:	bf00      	nop
 8004d60:	3714      	adds	r7, #20
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000288 	.word	0x20000288
 8004d70:	20000330 	.word	0x20000330

08004d74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d74:	b480      	push	{r7}
 8004d76:	b085      	sub	sp, #20
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4a07      	ldr	r2, [pc, #28]	@ (8004da0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004d84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	4a06      	ldr	r2, [pc, #24]	@ (8004da4 <vApplicationGetTimerTaskMemory+0x30>)
 8004d8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d92:	601a      	str	r2, [r3, #0]
}
 8004d94:	bf00      	nop
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	20000530 	.word	0x20000530
 8004da4:	200005d8 	.word	0x200005d8

08004da8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004da8:	b480      	push	{r7}
 8004daa:	b083      	sub	sp, #12
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f103 0208 	add.w	r2, r3, #8
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f103 0208 	add.w	r2, r3, #8
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f103 0208 	add.w	r2, r3, #8
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e02:	b480      	push	{r7}
 8004e04:	b085      	sub	sp, #20
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	68fa      	ldr	r2, [r7, #12]
 8004e16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	683a      	ldr	r2, [r7, #0]
 8004e26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	683a      	ldr	r2, [r7, #0]
 8004e2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	601a      	str	r2, [r3, #0]
}
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e5a:	68bb      	ldr	r3, [r7, #8]
 8004e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e60:	d103      	bne.n	8004e6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	e00c      	b.n	8004e84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	60fb      	str	r3, [r7, #12]
 8004e70:	e002      	b.n	8004e78 <vListInsert+0x2e>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d2f6      	bcs.n	8004e72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	685a      	ldr	r2, [r3, #4]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	683a      	ldr	r2, [r7, #0]
 8004e92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	683a      	ldr	r2, [r7, #0]
 8004e9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	1c5a      	adds	r2, r3, #1
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	601a      	str	r2, [r3, #0]
}
 8004eb0:	bf00      	nop
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	687a      	ldr	r2, [r7, #4]
 8004ed0:	6892      	ldr	r2, [r2, #8]
 8004ed2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6852      	ldr	r2, [r2, #4]
 8004edc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d103      	bne.n	8004ef0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	1e5a      	subs	r2, r3, #1
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3714      	adds	r7, #20
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10b      	bne.n	8004f3c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f28:	f383 8811 	msr	BASEPRI, r3
 8004f2c:	f3bf 8f6f 	isb	sy
 8004f30:	f3bf 8f4f 	dsb	sy
 8004f34:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f36:	bf00      	nop
 8004f38:	bf00      	nop
 8004f3a:	e7fd      	b.n	8004f38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f3c:	f002 f9e4 	bl	8007308 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f48:	68f9      	ldr	r1, [r7, #12]
 8004f4a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f4c:	fb01 f303 	mul.w	r3, r1, r3
 8004f50:	441a      	add	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	68f9      	ldr	r1, [r7, #12]
 8004f70:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f72:	fb01 f303 	mul.w	r3, r1, r3
 8004f76:	441a      	add	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	22ff      	movs	r2, #255	@ 0xff
 8004f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	22ff      	movs	r2, #255	@ 0xff
 8004f88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d114      	bne.n	8004fbc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d01a      	beq.n	8004fd0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	3310      	adds	r3, #16
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f001 f942 	bl	8006228 <xTaskRemoveFromEventList>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d012      	beq.n	8004fd0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004faa:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <xQueueGenericReset+0xd0>)
 8004fac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	f3bf 8f4f 	dsb	sy
 8004fb6:	f3bf 8f6f 	isb	sy
 8004fba:	e009      	b.n	8004fd0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	3310      	adds	r3, #16
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff fef1 	bl	8004da8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3324      	adds	r3, #36	@ 0x24
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff feec 	bl	8004da8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fd0:	f002 f9cc 	bl	800736c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fd4:	2301      	movs	r3, #1
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	e000ed04 	.word	0xe000ed04

08004fe4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08e      	sub	sp, #56	@ 0x38
 8004fe8:	af02      	add	r7, sp, #8
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
 8004ff0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d10b      	bne.n	8005010 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ffc:	f383 8811 	msr	BASEPRI, r3
 8005000:	f3bf 8f6f 	isb	sy
 8005004:	f3bf 8f4f 	dsb	sy
 8005008:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800500a:	bf00      	nop
 800500c:	bf00      	nop
 800500e:	e7fd      	b.n	800500c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d10b      	bne.n	800502e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501a:	f383 8811 	msr	BASEPRI, r3
 800501e:	f3bf 8f6f 	isb	sy
 8005022:	f3bf 8f4f 	dsb	sy
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005028:	bf00      	nop
 800502a:	bf00      	nop
 800502c:	e7fd      	b.n	800502a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d002      	beq.n	800503a <xQueueGenericCreateStatic+0x56>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <xQueueGenericCreateStatic+0x5a>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <xQueueGenericCreateStatic+0x5c>
 800503e:	2300      	movs	r3, #0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10b      	bne.n	800505c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	623b      	str	r3, [r7, #32]
}
 8005056:	bf00      	nop
 8005058:	bf00      	nop
 800505a:	e7fd      	b.n	8005058 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d102      	bne.n	8005068 <xQueueGenericCreateStatic+0x84>
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d101      	bne.n	800506c <xQueueGenericCreateStatic+0x88>
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <xQueueGenericCreateStatic+0x8a>
 800506c:	2300      	movs	r3, #0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d10b      	bne.n	800508a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005076:	f383 8811 	msr	BASEPRI, r3
 800507a:	f3bf 8f6f 	isb	sy
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	61fb      	str	r3, [r7, #28]
}
 8005084:	bf00      	nop
 8005086:	bf00      	nop
 8005088:	e7fd      	b.n	8005086 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800508a:	2350      	movs	r3, #80	@ 0x50
 800508c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2b50      	cmp	r3, #80	@ 0x50
 8005092:	d00b      	beq.n	80050ac <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005098:	f383 8811 	msr	BASEPRI, r3
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f3bf 8f4f 	dsb	sy
 80050a4:	61bb      	str	r3, [r7, #24]
}
 80050a6:	bf00      	nop
 80050a8:	bf00      	nop
 80050aa:	e7fd      	b.n	80050a8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050ac:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00d      	beq.n	80050d4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050c0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c6:	9300      	str	r3, [sp, #0]
 80050c8:	4613      	mov	r3, r2
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	68b9      	ldr	r1, [r7, #8]
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f000 f805 	bl	80050de <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3730      	adds	r7, #48	@ 0x30
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	60f8      	str	r0, [r7, #12]
 80050e6:	60b9      	str	r1, [r7, #8]
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	601a      	str	r2, [r3, #0]
 80050f8:	e002      	b.n	8005100 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800510c:	2101      	movs	r1, #1
 800510e:	69b8      	ldr	r0, [r7, #24]
 8005110:	f7ff fefe 	bl	8004f10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	78fa      	ldrb	r2, [r7, #3]
 8005118:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800511c:	bf00      	nop
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b08e      	sub	sp, #56	@ 0x38
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
 8005130:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005132:	2300      	movs	r3, #0
 8005134:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10b      	bne.n	8005158 <xQueueGenericSend+0x34>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005144:	f383 8811 	msr	BASEPRI, r3
 8005148:	f3bf 8f6f 	isb	sy
 800514c:	f3bf 8f4f 	dsb	sy
 8005150:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005152:	bf00      	nop
 8005154:	bf00      	nop
 8005156:	e7fd      	b.n	8005154 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d103      	bne.n	8005166 <xQueueGenericSend+0x42>
 800515e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <xQueueGenericSend+0x46>
 8005166:	2301      	movs	r3, #1
 8005168:	e000      	b.n	800516c <xQueueGenericSend+0x48>
 800516a:	2300      	movs	r3, #0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d10b      	bne.n	8005188 <xQueueGenericSend+0x64>
	__asm volatile
 8005170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005174:	f383 8811 	msr	BASEPRI, r3
 8005178:	f3bf 8f6f 	isb	sy
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005182:	bf00      	nop
 8005184:	bf00      	nop
 8005186:	e7fd      	b.n	8005184 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d103      	bne.n	8005196 <xQueueGenericSend+0x72>
 800518e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005190:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005192:	2b01      	cmp	r3, #1
 8005194:	d101      	bne.n	800519a <xQueueGenericSend+0x76>
 8005196:	2301      	movs	r3, #1
 8005198:	e000      	b.n	800519c <xQueueGenericSend+0x78>
 800519a:	2300      	movs	r3, #0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10b      	bne.n	80051b8 <xQueueGenericSend+0x94>
	__asm volatile
 80051a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a4:	f383 8811 	msr	BASEPRI, r3
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	623b      	str	r3, [r7, #32]
}
 80051b2:	bf00      	nop
 80051b4:	bf00      	nop
 80051b6:	e7fd      	b.n	80051b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051b8:	f001 f9fc 	bl	80065b4 <xTaskGetSchedulerState>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d102      	bne.n	80051c8 <xQueueGenericSend+0xa4>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <xQueueGenericSend+0xa8>
 80051c8:	2301      	movs	r3, #1
 80051ca:	e000      	b.n	80051ce <xQueueGenericSend+0xaa>
 80051cc:	2300      	movs	r3, #0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10b      	bne.n	80051ea <xQueueGenericSend+0xc6>
	__asm volatile
 80051d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d6:	f383 8811 	msr	BASEPRI, r3
 80051da:	f3bf 8f6f 	isb	sy
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	61fb      	str	r3, [r7, #28]
}
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	e7fd      	b.n	80051e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051ea:	f002 f88d 	bl	8007308 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d302      	bcc.n	8005200 <xQueueGenericSend+0xdc>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d129      	bne.n	8005254 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	68b9      	ldr	r1, [r7, #8]
 8005204:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005206:	f000 fa0f 	bl	8005628 <prvCopyDataToQueue>
 800520a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800520c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	2b00      	cmp	r3, #0
 8005212:	d010      	beq.n	8005236 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005216:	3324      	adds	r3, #36	@ 0x24
 8005218:	4618      	mov	r0, r3
 800521a:	f001 f805 	bl	8006228 <xTaskRemoveFromEventList>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d013      	beq.n	800524c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005224:	4b3f      	ldr	r3, [pc, #252]	@ (8005324 <xQueueGenericSend+0x200>)
 8005226:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800522a:	601a      	str	r2, [r3, #0]
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	e00a      	b.n	800524c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005238:	2b00      	cmp	r3, #0
 800523a:	d007      	beq.n	800524c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800523c:	4b39      	ldr	r3, [pc, #228]	@ (8005324 <xQueueGenericSend+0x200>)
 800523e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800524c:	f002 f88e 	bl	800736c <vPortExitCritical>
				return pdPASS;
 8005250:	2301      	movs	r3, #1
 8005252:	e063      	b.n	800531c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d103      	bne.n	8005262 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800525a:	f002 f887 	bl	800736c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800525e:	2300      	movs	r3, #0
 8005260:	e05c      	b.n	800531c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005264:	2b00      	cmp	r3, #0
 8005266:	d106      	bne.n	8005276 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005268:	f107 0314 	add.w	r3, r7, #20
 800526c:	4618      	mov	r0, r3
 800526e:	f001 f83f 	bl	80062f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005272:	2301      	movs	r3, #1
 8005274:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005276:	f002 f879 	bl	800736c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800527a:	f000 fda7 	bl	8005dcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800527e:	f002 f843 	bl	8007308 <vPortEnterCritical>
 8005282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005284:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005288:	b25b      	sxtb	r3, r3
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528e:	d103      	bne.n	8005298 <xQueueGenericSend+0x174>
 8005290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005292:	2200      	movs	r2, #0
 8005294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a4:	d103      	bne.n	80052ae <xQueueGenericSend+0x18a>
 80052a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052ae:	f002 f85d 	bl	800736c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052b2:	1d3a      	adds	r2, r7, #4
 80052b4:	f107 0314 	add.w	r3, r7, #20
 80052b8:	4611      	mov	r1, r2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f001 f82e 	bl	800631c <xTaskCheckForTimeOut>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d124      	bne.n	8005310 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052c8:	f000 faa6 	bl	8005818 <prvIsQueueFull>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d018      	beq.n	8005304 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d4:	3310      	adds	r3, #16
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	4611      	mov	r1, r2
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 ff52 	bl	8006184 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052e2:	f000 fa31 	bl	8005748 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052e6:	f000 fd7f 	bl	8005de8 <xTaskResumeAll>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f47f af7c 	bne.w	80051ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80052f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005324 <xQueueGenericSend+0x200>)
 80052f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	e772      	b.n	80051ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005306:	f000 fa1f 	bl	8005748 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800530a:	f000 fd6d 	bl	8005de8 <xTaskResumeAll>
 800530e:	e76c      	b.n	80051ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005310:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005312:	f000 fa19 	bl	8005748 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005316:	f000 fd67 	bl	8005de8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800531a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800531c:	4618      	mov	r0, r3
 800531e:	3738      	adds	r7, #56	@ 0x38
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	e000ed04 	.word	0xe000ed04

08005328 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b090      	sub	sp, #64	@ 0x40
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
 8005334:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800533a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10b      	bne.n	8005358 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005352:	bf00      	nop
 8005354:	bf00      	nop
 8005356:	e7fd      	b.n	8005354 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d103      	bne.n	8005366 <xQueueGenericSendFromISR+0x3e>
 800535e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <xQueueGenericSendFromISR+0x42>
 8005366:	2301      	movs	r3, #1
 8005368:	e000      	b.n	800536c <xQueueGenericSendFromISR+0x44>
 800536a:	2300      	movs	r3, #0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10b      	bne.n	8005388 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005382:	bf00      	nop
 8005384:	bf00      	nop
 8005386:	e7fd      	b.n	8005384 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	2b02      	cmp	r3, #2
 800538c:	d103      	bne.n	8005396 <xQueueGenericSendFromISR+0x6e>
 800538e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005392:	2b01      	cmp	r3, #1
 8005394:	d101      	bne.n	800539a <xQueueGenericSendFromISR+0x72>
 8005396:	2301      	movs	r3, #1
 8005398:	e000      	b.n	800539c <xQueueGenericSendFromISR+0x74>
 800539a:	2300      	movs	r3, #0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d10b      	bne.n	80053b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80053a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a4:	f383 8811 	msr	BASEPRI, r3
 80053a8:	f3bf 8f6f 	isb	sy
 80053ac:	f3bf 8f4f 	dsb	sy
 80053b0:	623b      	str	r3, [r7, #32]
}
 80053b2:	bf00      	nop
 80053b4:	bf00      	nop
 80053b6:	e7fd      	b.n	80053b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053b8:	f002 f886 	bl	80074c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053bc:	f3ef 8211 	mrs	r2, BASEPRI
 80053c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	61fa      	str	r2, [r7, #28]
 80053d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d302      	bcc.n	80053ea <xQueueGenericSendFromISR+0xc2>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d12f      	bne.n	800544a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80053ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053fa:	683a      	ldr	r2, [r7, #0]
 80053fc:	68b9      	ldr	r1, [r7, #8]
 80053fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005400:	f000 f912 	bl	8005628 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005404:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800540c:	d112      	bne.n	8005434 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800540e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005412:	2b00      	cmp	r3, #0
 8005414:	d016      	beq.n	8005444 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005418:	3324      	adds	r3, #36	@ 0x24
 800541a:	4618      	mov	r0, r3
 800541c:	f000 ff04 	bl	8006228 <xTaskRemoveFromEventList>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00e      	beq.n	8005444 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00b      	beq.n	8005444 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	e007      	b.n	8005444 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005434:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005438:	3301      	adds	r3, #1
 800543a:	b2db      	uxtb	r3, r3
 800543c:	b25a      	sxtb	r2, r3
 800543e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005444:	2301      	movs	r3, #1
 8005446:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005448:	e001      	b.n	800544e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800544a:	2300      	movs	r3, #0
 800544c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800544e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005450:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005458:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800545a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800545c:	4618      	mov	r0, r3
 800545e:	3740      	adds	r7, #64	@ 0x40
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}

08005464 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b08c      	sub	sp, #48	@ 0x30
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005470:	2300      	movs	r3, #0
 8005472:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10b      	bne.n	8005496 <xQueueReceive+0x32>
	__asm volatile
 800547e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005482:	f383 8811 	msr	BASEPRI, r3
 8005486:	f3bf 8f6f 	isb	sy
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	623b      	str	r3, [r7, #32]
}
 8005490:	bf00      	nop
 8005492:	bf00      	nop
 8005494:	e7fd      	b.n	8005492 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d103      	bne.n	80054a4 <xQueueReceive+0x40>
 800549c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800549e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <xQueueReceive+0x44>
 80054a4:	2301      	movs	r3, #1
 80054a6:	e000      	b.n	80054aa <xQueueReceive+0x46>
 80054a8:	2300      	movs	r3, #0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d10b      	bne.n	80054c6 <xQueueReceive+0x62>
	__asm volatile
 80054ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b2:	f383 8811 	msr	BASEPRI, r3
 80054b6:	f3bf 8f6f 	isb	sy
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	61fb      	str	r3, [r7, #28]
}
 80054c0:	bf00      	nop
 80054c2:	bf00      	nop
 80054c4:	e7fd      	b.n	80054c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054c6:	f001 f875 	bl	80065b4 <xTaskGetSchedulerState>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d102      	bne.n	80054d6 <xQueueReceive+0x72>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d101      	bne.n	80054da <xQueueReceive+0x76>
 80054d6:	2301      	movs	r3, #1
 80054d8:	e000      	b.n	80054dc <xQueueReceive+0x78>
 80054da:	2300      	movs	r3, #0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d10b      	bne.n	80054f8 <xQueueReceive+0x94>
	__asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	61bb      	str	r3, [r7, #24]
}
 80054f2:	bf00      	nop
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054f8:	f001 ff06 	bl	8007308 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005500:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01f      	beq.n	8005548 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005508:	68b9      	ldr	r1, [r7, #8]
 800550a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800550c:	f000 f8f6 	bl	80056fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	1e5a      	subs	r2, r3, #1
 8005514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005516:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d00f      	beq.n	8005540 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	3310      	adds	r3, #16
 8005524:	4618      	mov	r0, r3
 8005526:	f000 fe7f 	bl	8006228 <xTaskRemoveFromEventList>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d007      	beq.n	8005540 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005530:	4b3c      	ldr	r3, [pc, #240]	@ (8005624 <xQueueReceive+0x1c0>)
 8005532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005536:	601a      	str	r2, [r3, #0]
 8005538:	f3bf 8f4f 	dsb	sy
 800553c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005540:	f001 ff14 	bl	800736c <vPortExitCritical>
				return pdPASS;
 8005544:	2301      	movs	r3, #1
 8005546:	e069      	b.n	800561c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d103      	bne.n	8005556 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800554e:	f001 ff0d 	bl	800736c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005552:	2300      	movs	r3, #0
 8005554:	e062      	b.n	800561c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005558:	2b00      	cmp	r3, #0
 800555a:	d106      	bne.n	800556a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800555c:	f107 0310 	add.w	r3, r7, #16
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fec5 	bl	80062f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005566:	2301      	movs	r3, #1
 8005568:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800556a:	f001 feff 	bl	800736c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800556e:	f000 fc2d 	bl	8005dcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005572:	f001 fec9 	bl	8007308 <vPortEnterCritical>
 8005576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005578:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800557c:	b25b      	sxtb	r3, r3
 800557e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005582:	d103      	bne.n	800558c <xQueueReceive+0x128>
 8005584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800558c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800558e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005592:	b25b      	sxtb	r3, r3
 8005594:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005598:	d103      	bne.n	80055a2 <xQueueReceive+0x13e>
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055a2:	f001 fee3 	bl	800736c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055a6:	1d3a      	adds	r2, r7, #4
 80055a8:	f107 0310 	add.w	r3, r7, #16
 80055ac:	4611      	mov	r1, r2
 80055ae:	4618      	mov	r0, r3
 80055b0:	f000 feb4 	bl	800631c <xTaskCheckForTimeOut>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d123      	bne.n	8005602 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055bc:	f000 f916 	bl	80057ec <prvIsQueueEmpty>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d017      	beq.n	80055f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c8:	3324      	adds	r3, #36	@ 0x24
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	4611      	mov	r1, r2
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 fdd8 	bl	8006184 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055d6:	f000 f8b7 	bl	8005748 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055da:	f000 fc05 	bl	8005de8 <xTaskResumeAll>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d189      	bne.n	80054f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80055e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005624 <xQueueReceive+0x1c0>)
 80055e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	f3bf 8f4f 	dsb	sy
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	e780      	b.n	80054f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80055f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055f8:	f000 f8a6 	bl	8005748 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055fc:	f000 fbf4 	bl	8005de8 <xTaskResumeAll>
 8005600:	e77a      	b.n	80054f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005602:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005604:	f000 f8a0 	bl	8005748 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005608:	f000 fbee 	bl	8005de8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800560c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800560e:	f000 f8ed 	bl	80057ec <prvIsQueueEmpty>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	f43f af6f 	beq.w	80054f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800561a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800561c:	4618      	mov	r0, r3
 800561e:	3730      	adds	r7, #48	@ 0x30
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	e000ed04 	.word	0xe000ed04

08005628 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10d      	bne.n	8005662 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d14d      	bne.n	80056ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	4618      	mov	r0, r3
 8005654:	f000 ffcc 	bl	80065f0 <xTaskPriorityDisinherit>
 8005658:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	609a      	str	r2, [r3, #8]
 8005660:	e043      	b.n	80056ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d119      	bne.n	800569c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6858      	ldr	r0, [r3, #4]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005670:	461a      	mov	r2, r3
 8005672:	68b9      	ldr	r1, [r7, #8]
 8005674:	f002 fa16 	bl	8007aa4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	441a      	add	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	429a      	cmp	r2, r3
 8005690:	d32b      	bcc.n	80056ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	605a      	str	r2, [r3, #4]
 800569a:	e026      	b.n	80056ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	68d8      	ldr	r0, [r3, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	461a      	mov	r2, r3
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	f002 f9fc 	bl	8007aa4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b4:	425b      	negs	r3, r3
 80056b6:	441a      	add	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d207      	bcs.n	80056d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689a      	ldr	r2, [r3, #8]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	425b      	negs	r3, r3
 80056d2:	441a      	add	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d105      	bne.n	80056ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056f2:	697b      	ldr	r3, [r7, #20]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570a:	2b00      	cmp	r3, #0
 800570c:	d018      	beq.n	8005740 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005716:	441a      	add	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	429a      	cmp	r2, r3
 8005726:	d303      	bcc.n	8005730 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68d9      	ldr	r1, [r3, #12]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	461a      	mov	r2, r3
 800573a:	6838      	ldr	r0, [r7, #0]
 800573c:	f002 f9b2 	bl	8007aa4 <memcpy>
	}
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005750:	f001 fdda 	bl	8007308 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800575a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800575c:	e011      	b.n	8005782 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005762:	2b00      	cmp	r3, #0
 8005764:	d012      	beq.n	800578c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3324      	adds	r3, #36	@ 0x24
 800576a:	4618      	mov	r0, r3
 800576c:	f000 fd5c 	bl	8006228 <xTaskRemoveFromEventList>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005776:	f000 fe35 	bl	80063e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	3b01      	subs	r3, #1
 800577e:	b2db      	uxtb	r3, r3
 8005780:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005786:	2b00      	cmp	r3, #0
 8005788:	dce9      	bgt.n	800575e <prvUnlockQueue+0x16>
 800578a:	e000      	b.n	800578e <prvUnlockQueue+0x46>
					break;
 800578c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	22ff      	movs	r2, #255	@ 0xff
 8005792:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005796:	f001 fde9 	bl	800736c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800579a:	f001 fdb5 	bl	8007308 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057a6:	e011      	b.n	80057cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d012      	beq.n	80057d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3310      	adds	r3, #16
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 fd37 	bl	8006228 <xTaskRemoveFromEventList>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d001      	beq.n	80057c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057c0:	f000 fe10 	bl	80063e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057c4:	7bbb      	ldrb	r3, [r7, #14]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	dce9      	bgt.n	80057a8 <prvUnlockQueue+0x60>
 80057d4:	e000      	b.n	80057d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	22ff      	movs	r2, #255	@ 0xff
 80057dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057e0:	f001 fdc4 	bl	800736c <vPortExitCritical>
}
 80057e4:	bf00      	nop
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057f4:	f001 fd88 	bl	8007308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d102      	bne.n	8005806 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005800:	2301      	movs	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	e001      	b.n	800580a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800580a:	f001 fdaf 	bl	800736c <vPortExitCritical>

	return xReturn;
 800580e:	68fb      	ldr	r3, [r7, #12]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005820:	f001 fd72 	bl	8007308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800582c:	429a      	cmp	r2, r3
 800582e:	d102      	bne.n	8005836 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005830:	2301      	movs	r3, #1
 8005832:	60fb      	str	r3, [r7, #12]
 8005834:	e001      	b.n	800583a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005836:	2300      	movs	r3, #0
 8005838:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800583a:	f001 fd97 	bl	800736c <vPortExitCritical>

	return xReturn;
 800583e:	68fb      	ldr	r3, [r7, #12]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e014      	b.n	8005882 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005858:	4a0f      	ldr	r2, [pc, #60]	@ (8005898 <vQueueAddToRegistry+0x50>)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10b      	bne.n	800587c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005864:	490c      	ldr	r1, [pc, #48]	@ (8005898 <vQueueAddToRegistry+0x50>)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800586e:	4a0a      	ldr	r2, [pc, #40]	@ (8005898 <vQueueAddToRegistry+0x50>)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	4413      	add	r3, r2
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800587a:	e006      	b.n	800588a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3301      	adds	r3, #1
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2b07      	cmp	r3, #7
 8005886:	d9e7      	bls.n	8005858 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	200009d8 	.word	0x200009d8

0800589c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058ac:	f001 fd2c 	bl	8007308 <vPortEnterCritical>
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058b6:	b25b      	sxtb	r3, r3
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d103      	bne.n	80058c6 <vQueueWaitForMessageRestricted+0x2a>
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058cc:	b25b      	sxtb	r3, r3
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d2:	d103      	bne.n	80058dc <vQueueWaitForMessageRestricted+0x40>
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058dc:	f001 fd46 	bl	800736c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d106      	bne.n	80058f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	3324      	adds	r3, #36	@ 0x24
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fc6d 	bl	80061d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80058f6:	6978      	ldr	r0, [r7, #20]
 80058f8:	f7ff ff26 	bl	8005748 <prvUnlockQueue>
	}
 80058fc:	bf00      	nop
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005904:	b580      	push	{r7, lr}
 8005906:	b08e      	sub	sp, #56	@ 0x38
 8005908:	af04      	add	r7, sp, #16
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10b      	bne.n	8005930 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	623b      	str	r3, [r7, #32]
}
 800592a:	bf00      	nop
 800592c:	bf00      	nop
 800592e:	e7fd      	b.n	800592c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10b      	bne.n	800594e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593a:	f383 8811 	msr	BASEPRI, r3
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	f3bf 8f4f 	dsb	sy
 8005946:	61fb      	str	r3, [r7, #28]
}
 8005948:	bf00      	nop
 800594a:	bf00      	nop
 800594c:	e7fd      	b.n	800594a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800594e:	23a8      	movs	r3, #168	@ 0xa8
 8005950:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2ba8      	cmp	r3, #168	@ 0xa8
 8005956:	d00b      	beq.n	8005970 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	61bb      	str	r3, [r7, #24]
}
 800596a:	bf00      	nop
 800596c:	bf00      	nop
 800596e:	e7fd      	b.n	800596c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005970:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005974:	2b00      	cmp	r3, #0
 8005976:	d01e      	beq.n	80059b6 <xTaskCreateStatic+0xb2>
 8005978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597a:	2b00      	cmp	r3, #0
 800597c:	d01b      	beq.n	80059b6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800597e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005980:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005986:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598a:	2202      	movs	r2, #2
 800598c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005990:	2300      	movs	r3, #0
 8005992:	9303      	str	r3, [sp, #12]
 8005994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005996:	9302      	str	r3, [sp, #8]
 8005998:	f107 0314 	add.w	r3, r7, #20
 800599c:	9301      	str	r3, [sp, #4]
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	68b9      	ldr	r1, [r7, #8]
 80059a8:	68f8      	ldr	r0, [r7, #12]
 80059aa:	f000 f851 	bl	8005a50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059b0:	f000 f8f6 	bl	8005ba0 <prvAddNewTaskToReadyList>
 80059b4:	e001      	b.n	80059ba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059ba:	697b      	ldr	r3, [r7, #20]
	}
 80059bc:	4618      	mov	r0, r3
 80059be:	3728      	adds	r7, #40	@ 0x28
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b08c      	sub	sp, #48	@ 0x30
 80059c8:	af04      	add	r7, sp, #16
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	603b      	str	r3, [r7, #0]
 80059d0:	4613      	mov	r3, r2
 80059d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80059d4:	88fb      	ldrh	r3, [r7, #6]
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	4618      	mov	r0, r3
 80059da:	f001 fdb7 	bl	800754c <pvPortMalloc>
 80059de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00e      	beq.n	8005a04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80059e6:	20a8      	movs	r0, #168	@ 0xa8
 80059e8:	f001 fdb0 	bl	800754c <pvPortMalloc>
 80059ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80059fa:	e005      	b.n	8005a08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059fc:	6978      	ldr	r0, [r7, #20]
 80059fe:	f001 fe73 	bl	80076e8 <vPortFree>
 8005a02:	e001      	b.n	8005a08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a04:	2300      	movs	r3, #0
 8005a06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d017      	beq.n	8005a3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a0e:	69fb      	ldr	r3, [r7, #28]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a16:	88fa      	ldrh	r2, [r7, #6]
 8005a18:	2300      	movs	r3, #0
 8005a1a:	9303      	str	r3, [sp, #12]
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	9302      	str	r3, [sp, #8]
 8005a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a22:	9301      	str	r3, [sp, #4]
 8005a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	68b9      	ldr	r1, [r7, #8]
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 f80f 	bl	8005a50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a32:	69f8      	ldr	r0, [r7, #28]
 8005a34:	f000 f8b4 	bl	8005ba0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	61bb      	str	r3, [r7, #24]
 8005a3c:	e002      	b.n	8005a44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a44:	69bb      	ldr	r3, [r7, #24]
	}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3720      	adds	r7, #32
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
	...

08005a50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
 8005a5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a60:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	461a      	mov	r2, r3
 8005a68:	21a5      	movs	r1, #165	@ 0xa5
 8005a6a:	f001 ff91 	bl	8007990 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4413      	add	r3, r2
 8005a7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f023 0307 	bic.w	r3, r3, #7
 8005a86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00b      	beq.n	8005aaa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	617b      	str	r3, [r7, #20]
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	e7fd      	b.n	8005aa6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d01f      	beq.n	8005af0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	61fb      	str	r3, [r7, #28]
 8005ab4:	e012      	b.n	8005adc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	4413      	add	r3, r2
 8005abc:	7819      	ldrb	r1, [r3, #0]
 8005abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3334      	adds	r3, #52	@ 0x34
 8005ac6:	460a      	mov	r2, r1
 8005ac8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	4413      	add	r3, r2
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d006      	beq.n	8005ae4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	61fb      	str	r3, [r7, #28]
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	2b0f      	cmp	r3, #15
 8005ae0:	d9e9      	bls.n	8005ab6 <prvInitialiseNewTask+0x66>
 8005ae2:	e000      	b.n	8005ae6 <prvInitialiseNewTask+0x96>
			{
				break;
 8005ae4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005aee:	e003      	b.n	8005af8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afa:	2b37      	cmp	r3, #55	@ 0x37
 8005afc:	d901      	bls.n	8005b02 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005afe:	2337      	movs	r3, #55	@ 0x37
 8005b00:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b06:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	2200      	movs	r2, #0
 8005b12:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	3304      	adds	r3, #4
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff f965 	bl	8004de8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	3318      	adds	r3, #24
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7ff f960 	bl	8004de8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b2c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b36:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b3c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b40:	2200      	movs	r2, #0
 8005b42:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b50:	3354      	adds	r3, #84	@ 0x54
 8005b52:	224c      	movs	r2, #76	@ 0x4c
 8005b54:	2100      	movs	r1, #0
 8005b56:	4618      	mov	r0, r3
 8005b58:	f001 ff1a 	bl	8007990 <memset>
 8005b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b94 <prvInitialiseNewTask+0x144>)
 8005b60:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b64:	4a0c      	ldr	r2, [pc, #48]	@ (8005b98 <prvInitialiseNewTask+0x148>)
 8005b66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b9c <prvInitialiseNewTask+0x14c>)
 8005b6c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b6e:	683a      	ldr	r2, [r7, #0]
 8005b70:	68f9      	ldr	r1, [r7, #12]
 8005b72:	69b8      	ldr	r0, [r7, #24]
 8005b74:	f001 fa9a 	bl	80070ac <pxPortInitialiseStack>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d002      	beq.n	8005b8a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b8a:	bf00      	nop
 8005b8c:	3720      	adds	r7, #32
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	20004c6c 	.word	0x20004c6c
 8005b98:	20004cd4 	.word	0x20004cd4
 8005b9c:	20004d3c 	.word	0x20004d3c

08005ba0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ba8:	f001 fbae 	bl	8007308 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bac:	4b2d      	ldr	r3, [pc, #180]	@ (8005c64 <prvAddNewTaskToReadyList+0xc4>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	3301      	adds	r3, #1
 8005bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8005c64 <prvAddNewTaskToReadyList+0xc4>)
 8005bb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bb6:	4b2c      	ldr	r3, [pc, #176]	@ (8005c68 <prvAddNewTaskToReadyList+0xc8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d109      	bne.n	8005bd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005bbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005c68 <prvAddNewTaskToReadyList+0xc8>)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005bc4:	4b27      	ldr	r3, [pc, #156]	@ (8005c64 <prvAddNewTaskToReadyList+0xc4>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d110      	bne.n	8005bee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bcc:	f000 fc2e 	bl	800642c <prvInitialiseTaskLists>
 8005bd0:	e00d      	b.n	8005bee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bd2:	4b26      	ldr	r3, [pc, #152]	@ (8005c6c <prvAddNewTaskToReadyList+0xcc>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d109      	bne.n	8005bee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bda:	4b23      	ldr	r3, [pc, #140]	@ (8005c68 <prvAddNewTaskToReadyList+0xc8>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d802      	bhi.n	8005bee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005be8:	4a1f      	ldr	r2, [pc, #124]	@ (8005c68 <prvAddNewTaskToReadyList+0xc8>)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bee:	4b20      	ldr	r3, [pc, #128]	@ (8005c70 <prvAddNewTaskToReadyList+0xd0>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	4a1e      	ldr	r2, [pc, #120]	@ (8005c70 <prvAddNewTaskToReadyList+0xd0>)
 8005bf6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8005c70 <prvAddNewTaskToReadyList+0xd0>)
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c04:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <prvAddNewTaskToReadyList+0xd4>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d903      	bls.n	8005c14 <prvAddNewTaskToReadyList+0x74>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c10:	4a18      	ldr	r2, [pc, #96]	@ (8005c74 <prvAddNewTaskToReadyList+0xd4>)
 8005c12:	6013      	str	r3, [r2, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4a15      	ldr	r2, [pc, #84]	@ (8005c78 <prvAddNewTaskToReadyList+0xd8>)
 8005c22:	441a      	add	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3304      	adds	r3, #4
 8005c28:	4619      	mov	r1, r3
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	f7ff f8e9 	bl	8004e02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c30:	f001 fb9c 	bl	800736c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c34:	4b0d      	ldr	r3, [pc, #52]	@ (8005c6c <prvAddNewTaskToReadyList+0xcc>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00e      	beq.n	8005c5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c68 <prvAddNewTaskToReadyList+0xc8>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d207      	bcs.n	8005c5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c7c <prvAddNewTaskToReadyList+0xdc>)
 8005c4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	f3bf 8f4f 	dsb	sy
 8005c56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c5a:	bf00      	nop
 8005c5c:	3708      	adds	r7, #8
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	20000eec 	.word	0x20000eec
 8005c68:	20000a18 	.word	0x20000a18
 8005c6c:	20000ef8 	.word	0x20000ef8
 8005c70:	20000f08 	.word	0x20000f08
 8005c74:	20000ef4 	.word	0x20000ef4
 8005c78:	20000a1c 	.word	0x20000a1c
 8005c7c:	e000ed04 	.word	0xe000ed04

08005c80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d018      	beq.n	8005cc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c92:	4b14      	ldr	r3, [pc, #80]	@ (8005ce4 <vTaskDelay+0x64>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00b      	beq.n	8005cb2 <vTaskDelay+0x32>
	__asm volatile
 8005c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9e:	f383 8811 	msr	BASEPRI, r3
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	f3bf 8f4f 	dsb	sy
 8005caa:	60bb      	str	r3, [r7, #8]
}
 8005cac:	bf00      	nop
 8005cae:	bf00      	nop
 8005cb0:	e7fd      	b.n	8005cae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005cb2:	f000 f88b 	bl	8005dcc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 fdeb 	bl	8006894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cbe:	f000 f893 	bl	8005de8 <xTaskResumeAll>
 8005cc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d107      	bne.n	8005cda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005cca:	4b07      	ldr	r3, [pc, #28]	@ (8005ce8 <vTaskDelay+0x68>)
 8005ccc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	f3bf 8f4f 	dsb	sy
 8005cd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cda:	bf00      	nop
 8005cdc:	3710      	adds	r7, #16
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000f14 	.word	0x20000f14
 8005ce8:	e000ed04 	.word	0xe000ed04

08005cec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	@ 0x28
 8005cf0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cfa:	463a      	mov	r2, r7
 8005cfc:	1d39      	adds	r1, r7, #4
 8005cfe:	f107 0308 	add.w	r3, r7, #8
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7ff f81c 	bl	8004d40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d08:	6839      	ldr	r1, [r7, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	9202      	str	r2, [sp, #8]
 8005d10:	9301      	str	r3, [sp, #4]
 8005d12:	2300      	movs	r3, #0
 8005d14:	9300      	str	r3, [sp, #0]
 8005d16:	2300      	movs	r3, #0
 8005d18:	460a      	mov	r2, r1
 8005d1a:	4924      	ldr	r1, [pc, #144]	@ (8005dac <vTaskStartScheduler+0xc0>)
 8005d1c:	4824      	ldr	r0, [pc, #144]	@ (8005db0 <vTaskStartScheduler+0xc4>)
 8005d1e:	f7ff fdf1 	bl	8005904 <xTaskCreateStatic>
 8005d22:	4603      	mov	r3, r0
 8005d24:	4a23      	ldr	r2, [pc, #140]	@ (8005db4 <vTaskStartScheduler+0xc8>)
 8005d26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d28:	4b22      	ldr	r3, [pc, #136]	@ (8005db4 <vTaskStartScheduler+0xc8>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d30:	2301      	movs	r3, #1
 8005d32:	617b      	str	r3, [r7, #20]
 8005d34:	e001      	b.n	8005d3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d102      	bne.n	8005d46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d40:	f000 fdfc 	bl	800693c <xTimerCreateTimerTask>
 8005d44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d11b      	bne.n	8005d84 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d50:	f383 8811 	msr	BASEPRI, r3
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	f3bf 8f4f 	dsb	sy
 8005d5c:	613b      	str	r3, [r7, #16]
}
 8005d5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d60:	4b15      	ldr	r3, [pc, #84]	@ (8005db8 <vTaskStartScheduler+0xcc>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3354      	adds	r3, #84	@ 0x54
 8005d66:	4a15      	ldr	r2, [pc, #84]	@ (8005dbc <vTaskStartScheduler+0xd0>)
 8005d68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d6a:	4b15      	ldr	r3, [pc, #84]	@ (8005dc0 <vTaskStartScheduler+0xd4>)
 8005d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005d70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d72:	4b14      	ldr	r3, [pc, #80]	@ (8005dc4 <vTaskStartScheduler+0xd8>)
 8005d74:	2201      	movs	r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d78:	4b13      	ldr	r3, [pc, #76]	@ (8005dc8 <vTaskStartScheduler+0xdc>)
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d7e:	f001 fa1f 	bl	80071c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d82:	e00f      	b.n	8005da4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d10b      	bne.n	8005da4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	60fb      	str	r3, [r7, #12]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <vTaskStartScheduler+0xb4>
}
 8005da4:	bf00      	nop
 8005da6:	3718      	adds	r7, #24
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}
 8005dac:	08008440 	.word	0x08008440
 8005db0:	080063fd 	.word	0x080063fd
 8005db4:	20000f10 	.word	0x20000f10
 8005db8:	20000a18 	.word	0x20000a18
 8005dbc:	2000006c 	.word	0x2000006c
 8005dc0:	20000f0c 	.word	0x20000f0c
 8005dc4:	20000ef8 	.word	0x20000ef8
 8005dc8:	20000ef0 	.word	0x20000ef0

08005dcc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005dd0:	4b04      	ldr	r3, [pc, #16]	@ (8005de4 <vTaskSuspendAll+0x18>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	4a03      	ldr	r2, [pc, #12]	@ (8005de4 <vTaskSuspendAll+0x18>)
 8005dd8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005dda:	bf00      	nop
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	20000f14 	.word	0x20000f14

08005de8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005dee:	2300      	movs	r3, #0
 8005df0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005df2:	2300      	movs	r3, #0
 8005df4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005df6:	4b42      	ldr	r3, [pc, #264]	@ (8005f00 <xTaskResumeAll+0x118>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10b      	bne.n	8005e16 <xTaskResumeAll+0x2e>
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	603b      	str	r3, [r7, #0]
}
 8005e10:	bf00      	nop
 8005e12:	bf00      	nop
 8005e14:	e7fd      	b.n	8005e12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e16:	f001 fa77 	bl	8007308 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e1a:	4b39      	ldr	r3, [pc, #228]	@ (8005f00 <xTaskResumeAll+0x118>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	4a37      	ldr	r2, [pc, #220]	@ (8005f00 <xTaskResumeAll+0x118>)
 8005e22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e24:	4b36      	ldr	r3, [pc, #216]	@ (8005f00 <xTaskResumeAll+0x118>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d162      	bne.n	8005ef2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e2c:	4b35      	ldr	r3, [pc, #212]	@ (8005f04 <xTaskResumeAll+0x11c>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d05e      	beq.n	8005ef2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e34:	e02f      	b.n	8005e96 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e36:	4b34      	ldr	r3, [pc, #208]	@ (8005f08 <xTaskResumeAll+0x120>)
 8005e38:	68db      	ldr	r3, [r3, #12]
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	3318      	adds	r3, #24
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7ff f83a 	bl	8004ebc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	3304      	adds	r3, #4
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff f835 	bl	8004ebc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e56:	4b2d      	ldr	r3, [pc, #180]	@ (8005f0c <xTaskResumeAll+0x124>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d903      	bls.n	8005e66 <xTaskResumeAll+0x7e>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e62:	4a2a      	ldr	r2, [pc, #168]	@ (8005f0c <xTaskResumeAll+0x124>)
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e6a:	4613      	mov	r3, r2
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	4413      	add	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4a27      	ldr	r2, [pc, #156]	@ (8005f10 <xTaskResumeAll+0x128>)
 8005e74:	441a      	add	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	3304      	adds	r3, #4
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	4610      	mov	r0, r2
 8005e7e:	f7fe ffc0 	bl	8004e02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e86:	4b23      	ldr	r3, [pc, #140]	@ (8005f14 <xTaskResumeAll+0x12c>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d302      	bcc.n	8005e96 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005e90:	4b21      	ldr	r3, [pc, #132]	@ (8005f18 <xTaskResumeAll+0x130>)
 8005e92:	2201      	movs	r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e96:	4b1c      	ldr	r3, [pc, #112]	@ (8005f08 <xTaskResumeAll+0x120>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1cb      	bne.n	8005e36 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d001      	beq.n	8005ea8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ea4:	f000 fb66 	bl	8006574 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8005f1c <xTaskResumeAll+0x134>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d010      	beq.n	8005ed6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005eb4:	f000 f846 	bl	8005f44 <xTaskIncrementTick>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d002      	beq.n	8005ec4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005ebe:	4b16      	ldr	r3, [pc, #88]	@ (8005f18 <xTaskResumeAll+0x130>)
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1f1      	bne.n	8005eb4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005ed0:	4b12      	ldr	r3, [pc, #72]	@ (8005f1c <xTaskResumeAll+0x134>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005ed6:	4b10      	ldr	r3, [pc, #64]	@ (8005f18 <xTaskResumeAll+0x130>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d009      	beq.n	8005ef2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8005f20 <xTaskResumeAll+0x138>)
 8005ee4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	f3bf 8f4f 	dsb	sy
 8005eee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ef2:	f001 fa3b 	bl	800736c <vPortExitCritical>

	return xAlreadyYielded;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	3710      	adds	r7, #16
 8005efc:	46bd      	mov	sp, r7
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	20000f14 	.word	0x20000f14
 8005f04:	20000eec 	.word	0x20000eec
 8005f08:	20000eac 	.word	0x20000eac
 8005f0c:	20000ef4 	.word	0x20000ef4
 8005f10:	20000a1c 	.word	0x20000a1c
 8005f14:	20000a18 	.word	0x20000a18
 8005f18:	20000f00 	.word	0x20000f00
 8005f1c:	20000efc 	.word	0x20000efc
 8005f20:	e000ed04 	.word	0xe000ed04

08005f24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f2a:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <xTaskGetTickCount+0x1c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f30:	687b      	ldr	r3, [r7, #4]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	20000ef0 	.word	0x20000ef0

08005f44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f4e:	4b4f      	ldr	r3, [pc, #316]	@ (800608c <xTaskIncrementTick+0x148>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f040 8090 	bne.w	8006078 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f58:	4b4d      	ldr	r3, [pc, #308]	@ (8006090 <xTaskIncrementTick+0x14c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f60:	4a4b      	ldr	r2, [pc, #300]	@ (8006090 <xTaskIncrementTick+0x14c>)
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d121      	bne.n	8005fb0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f6c:	4b49      	ldr	r3, [pc, #292]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00b      	beq.n	8005f8e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	603b      	str	r3, [r7, #0]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <xTaskIncrementTick+0x46>
 8005f8e:	4b41      	ldr	r3, [pc, #260]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	4b40      	ldr	r3, [pc, #256]	@ (8006098 <xTaskIncrementTick+0x154>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a3e      	ldr	r2, [pc, #248]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f9a:	6013      	str	r3, [r2, #0]
 8005f9c:	4a3e      	ldr	r2, [pc, #248]	@ (8006098 <xTaskIncrementTick+0x154>)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6013      	str	r3, [r2, #0]
 8005fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800609c <xTaskIncrementTick+0x158>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800609c <xTaskIncrementTick+0x158>)
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	f000 fae2 	bl	8006574 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d349      	bcc.n	800604e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fba:	4b36      	ldr	r3, [pc, #216]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc4:	4b36      	ldr	r3, [pc, #216]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fca:	601a      	str	r2, [r3, #0]
					break;
 8005fcc:	e03f      	b.n	800604e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fce:	4b31      	ldr	r3, [pc, #196]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d203      	bcs.n	8005fee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005fec:	e02f      	b.n	800604e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe ff62 	bl	8004ebc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d004      	beq.n	800600a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	3318      	adds	r3, #24
 8006004:	4618      	mov	r0, r3
 8006006:	f7fe ff59 	bl	8004ebc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600e:	4b25      	ldr	r3, [pc, #148]	@ (80060a4 <xTaskIncrementTick+0x160>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d903      	bls.n	800601e <xTaskIncrementTick+0xda>
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601a:	4a22      	ldr	r2, [pc, #136]	@ (80060a4 <xTaskIncrementTick+0x160>)
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4a1f      	ldr	r2, [pc, #124]	@ (80060a8 <xTaskIncrementTick+0x164>)
 800602c:	441a      	add	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	3304      	adds	r3, #4
 8006032:	4619      	mov	r1, r3
 8006034:	4610      	mov	r0, r2
 8006036:	f7fe fee4 	bl	8004e02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800603e:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <xTaskIncrementTick+0x168>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006044:	429a      	cmp	r2, r3
 8006046:	d3b8      	bcc.n	8005fba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006048:	2301      	movs	r3, #1
 800604a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800604c:	e7b5      	b.n	8005fba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800604e:	4b17      	ldr	r3, [pc, #92]	@ (80060ac <xTaskIncrementTick+0x168>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006054:	4914      	ldr	r1, [pc, #80]	@ (80060a8 <xTaskIncrementTick+0x164>)
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d901      	bls.n	800606a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006066:	2301      	movs	r3, #1
 8006068:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800606a:	4b11      	ldr	r3, [pc, #68]	@ (80060b0 <xTaskIncrementTick+0x16c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006072:	2301      	movs	r3, #1
 8006074:	617b      	str	r3, [r7, #20]
 8006076:	e004      	b.n	8006082 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006078:	4b0e      	ldr	r3, [pc, #56]	@ (80060b4 <xTaskIncrementTick+0x170>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	4a0d      	ldr	r2, [pc, #52]	@ (80060b4 <xTaskIncrementTick+0x170>)
 8006080:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006082:	697b      	ldr	r3, [r7, #20]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	20000f14 	.word	0x20000f14
 8006090:	20000ef0 	.word	0x20000ef0
 8006094:	20000ea4 	.word	0x20000ea4
 8006098:	20000ea8 	.word	0x20000ea8
 800609c:	20000f04 	.word	0x20000f04
 80060a0:	20000f0c 	.word	0x20000f0c
 80060a4:	20000ef4 	.word	0x20000ef4
 80060a8:	20000a1c 	.word	0x20000a1c
 80060ac:	20000a18 	.word	0x20000a18
 80060b0:	20000f00 	.word	0x20000f00
 80060b4:	20000efc 	.word	0x20000efc

080060b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060be:	4b2b      	ldr	r3, [pc, #172]	@ (800616c <vTaskSwitchContext+0xb4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060c6:	4b2a      	ldr	r3, [pc, #168]	@ (8006170 <vTaskSwitchContext+0xb8>)
 80060c8:	2201      	movs	r2, #1
 80060ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060cc:	e047      	b.n	800615e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80060ce:	4b28      	ldr	r3, [pc, #160]	@ (8006170 <vTaskSwitchContext+0xb8>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060d4:	4b27      	ldr	r3, [pc, #156]	@ (8006174 <vTaskSwitchContext+0xbc>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	e011      	b.n	8006100 <vTaskSwitchContext+0x48>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <vTaskSwitchContext+0x42>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	607b      	str	r3, [r7, #4]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <vTaskSwitchContext+0x3e>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	3b01      	subs	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	491d      	ldr	r1, [pc, #116]	@ (8006178 <vTaskSwitchContext+0xc0>)
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	440b      	add	r3, r1
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d0e3      	beq.n	80060dc <vTaskSwitchContext+0x24>
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	4613      	mov	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	4a16      	ldr	r2, [pc, #88]	@ (8006178 <vTaskSwitchContext+0xc0>)
 8006120:	4413      	add	r3, r2
 8006122:	60bb      	str	r3, [r7, #8]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	605a      	str	r2, [r3, #4]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	3308      	adds	r3, #8
 8006136:	429a      	cmp	r2, r3
 8006138:	d104      	bne.n	8006144 <vTaskSwitchContext+0x8c>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	605a      	str	r2, [r3, #4]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	4a0c      	ldr	r2, [pc, #48]	@ (800617c <vTaskSwitchContext+0xc4>)
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4a09      	ldr	r2, [pc, #36]	@ (8006174 <vTaskSwitchContext+0xbc>)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006154:	4b09      	ldr	r3, [pc, #36]	@ (800617c <vTaskSwitchContext+0xc4>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3354      	adds	r3, #84	@ 0x54
 800615a:	4a09      	ldr	r2, [pc, #36]	@ (8006180 <vTaskSwitchContext+0xc8>)
 800615c:	6013      	str	r3, [r2, #0]
}
 800615e:	bf00      	nop
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	20000f14 	.word	0x20000f14
 8006170:	20000f00 	.word	0x20000f00
 8006174:	20000ef4 	.word	0x20000ef4
 8006178:	20000a1c 	.word	0x20000a1c
 800617c:	20000a18 	.word	0x20000a18
 8006180:	2000006c 	.word	0x2000006c

08006184 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10b      	bne.n	80061ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006198:	f383 8811 	msr	BASEPRI, r3
 800619c:	f3bf 8f6f 	isb	sy
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	60fb      	str	r3, [r7, #12]
}
 80061a6:	bf00      	nop
 80061a8:	bf00      	nop
 80061aa:	e7fd      	b.n	80061a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061ac:	4b07      	ldr	r3, [pc, #28]	@ (80061cc <vTaskPlaceOnEventList+0x48>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	3318      	adds	r3, #24
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7fe fe48 	bl	8004e4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061ba:	2101      	movs	r1, #1
 80061bc:	6838      	ldr	r0, [r7, #0]
 80061be:	f000 fb69 	bl	8006894 <prvAddCurrentTaskToDelayedList>
}
 80061c2:	bf00      	nop
 80061c4:	3710      	adds	r7, #16
 80061c6:	46bd      	mov	sp, r7
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	20000a18 	.word	0x20000a18

080061d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10b      	bne.n	80061fa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	617b      	str	r3, [r7, #20]
}
 80061f4:	bf00      	nop
 80061f6:	bf00      	nop
 80061f8:	e7fd      	b.n	80061f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006224 <vTaskPlaceOnEventListRestricted+0x54>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	3318      	adds	r3, #24
 8006200:	4619      	mov	r1, r3
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f7fe fdfd 	bl	8004e02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800620e:	f04f 33ff 	mov.w	r3, #4294967295
 8006212:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006214:	6879      	ldr	r1, [r7, #4]
 8006216:	68b8      	ldr	r0, [r7, #8]
 8006218:	f000 fb3c 	bl	8006894 <prvAddCurrentTaskToDelayedList>
	}
 800621c:	bf00      	nop
 800621e:	3718      	adds	r7, #24
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	20000a18 	.word	0x20000a18

08006228 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68db      	ldr	r3, [r3, #12]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10b      	bne.n	8006256 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800623e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006242:	f383 8811 	msr	BASEPRI, r3
 8006246:	f3bf 8f6f 	isb	sy
 800624a:	f3bf 8f4f 	dsb	sy
 800624e:	60fb      	str	r3, [r7, #12]
}
 8006250:	bf00      	nop
 8006252:	bf00      	nop
 8006254:	e7fd      	b.n	8006252 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	3318      	adds	r3, #24
 800625a:	4618      	mov	r0, r3
 800625c:	f7fe fe2e 	bl	8004ebc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006260:	4b1d      	ldr	r3, [pc, #116]	@ (80062d8 <xTaskRemoveFromEventList+0xb0>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d11d      	bne.n	80062a4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	3304      	adds	r3, #4
 800626c:	4618      	mov	r0, r3
 800626e:	f7fe fe25 	bl	8004ebc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006276:	4b19      	ldr	r3, [pc, #100]	@ (80062dc <xTaskRemoveFromEventList+0xb4>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d903      	bls.n	8006286 <xTaskRemoveFromEventList+0x5e>
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006282:	4a16      	ldr	r2, [pc, #88]	@ (80062dc <xTaskRemoveFromEventList+0xb4>)
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4a13      	ldr	r2, [pc, #76]	@ (80062e0 <xTaskRemoveFromEventList+0xb8>)
 8006294:	441a      	add	r2, r3
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	3304      	adds	r3, #4
 800629a:	4619      	mov	r1, r3
 800629c:	4610      	mov	r0, r2
 800629e:	f7fe fdb0 	bl	8004e02 <vListInsertEnd>
 80062a2:	e005      	b.n	80062b0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	3318      	adds	r3, #24
 80062a8:	4619      	mov	r1, r3
 80062aa:	480e      	ldr	r0, [pc, #56]	@ (80062e4 <xTaskRemoveFromEventList+0xbc>)
 80062ac:	f7fe fda9 	bl	8004e02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b4:	4b0c      	ldr	r3, [pc, #48]	@ (80062e8 <xTaskRemoveFromEventList+0xc0>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d905      	bls.n	80062ca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062be:	2301      	movs	r3, #1
 80062c0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062c2:	4b0a      	ldr	r3, [pc, #40]	@ (80062ec <xTaskRemoveFromEventList+0xc4>)
 80062c4:	2201      	movs	r2, #1
 80062c6:	601a      	str	r2, [r3, #0]
 80062c8:	e001      	b.n	80062ce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80062ca:	2300      	movs	r3, #0
 80062cc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062ce:	697b      	ldr	r3, [r7, #20]
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	20000f14 	.word	0x20000f14
 80062dc:	20000ef4 	.word	0x20000ef4
 80062e0:	20000a1c 	.word	0x20000a1c
 80062e4:	20000eac 	.word	0x20000eac
 80062e8:	20000a18 	.word	0x20000a18
 80062ec:	20000f00 	.word	0x20000f00

080062f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062f8:	4b06      	ldr	r3, [pc, #24]	@ (8006314 <vTaskInternalSetTimeOutState+0x24>)
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006300:	4b05      	ldr	r3, [pc, #20]	@ (8006318 <vTaskInternalSetTimeOutState+0x28>)
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	605a      	str	r2, [r3, #4]
}
 8006308:	bf00      	nop
 800630a:	370c      	adds	r7, #12
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr
 8006314:	20000f04 	.word	0x20000f04
 8006318:	20000ef0 	.word	0x20000ef0

0800631c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b088      	sub	sp, #32
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10b      	bne.n	8006344 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	613b      	str	r3, [r7, #16]
}
 800633e:	bf00      	nop
 8006340:	bf00      	nop
 8006342:	e7fd      	b.n	8006340 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10b      	bne.n	8006362 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800634a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634e:	f383 8811 	msr	BASEPRI, r3
 8006352:	f3bf 8f6f 	isb	sy
 8006356:	f3bf 8f4f 	dsb	sy
 800635a:	60fb      	str	r3, [r7, #12]
}
 800635c:	bf00      	nop
 800635e:	bf00      	nop
 8006360:	e7fd      	b.n	800635e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006362:	f000 ffd1 	bl	8007308 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006366:	4b1d      	ldr	r3, [pc, #116]	@ (80063dc <xTaskCheckForTimeOut+0xc0>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	69ba      	ldr	r2, [r7, #24]
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800637e:	d102      	bne.n	8006386 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006380:	2300      	movs	r3, #0
 8006382:	61fb      	str	r3, [r7, #28]
 8006384:	e023      	b.n	80063ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	4b15      	ldr	r3, [pc, #84]	@ (80063e0 <xTaskCheckForTimeOut+0xc4>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	429a      	cmp	r2, r3
 8006390:	d007      	beq.n	80063a2 <xTaskCheckForTimeOut+0x86>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	69ba      	ldr	r2, [r7, #24]
 8006398:	429a      	cmp	r2, r3
 800639a:	d302      	bcc.n	80063a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800639c:	2301      	movs	r3, #1
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	e015      	b.n	80063ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d20b      	bcs.n	80063c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	1ad2      	subs	r2, r2, r3
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f7ff ff99 	bl	80062f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063be:	2300      	movs	r3, #0
 80063c0:	61fb      	str	r3, [r7, #28]
 80063c2:	e004      	b.n	80063ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	2200      	movs	r2, #0
 80063c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063ca:	2301      	movs	r3, #1
 80063cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063ce:	f000 ffcd 	bl	800736c <vPortExitCritical>

	return xReturn;
 80063d2:	69fb      	ldr	r3, [r7, #28]
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3720      	adds	r7, #32
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	20000ef0 	.word	0x20000ef0
 80063e0:	20000f04 	.word	0x20000f04

080063e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063e8:	4b03      	ldr	r3, [pc, #12]	@ (80063f8 <vTaskMissedYield+0x14>)
 80063ea:	2201      	movs	r2, #1
 80063ec:	601a      	str	r2, [r3, #0]
}
 80063ee:	bf00      	nop
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	20000f00 	.word	0x20000f00

080063fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006404:	f000 f852 	bl	80064ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006408:	4b06      	ldr	r3, [pc, #24]	@ (8006424 <prvIdleTask+0x28>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b01      	cmp	r3, #1
 800640e:	d9f9      	bls.n	8006404 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006410:	4b05      	ldr	r3, [pc, #20]	@ (8006428 <prvIdleTask+0x2c>)
 8006412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006416:	601a      	str	r2, [r3, #0]
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006420:	e7f0      	b.n	8006404 <prvIdleTask+0x8>
 8006422:	bf00      	nop
 8006424:	20000a1c 	.word	0x20000a1c
 8006428:	e000ed04 	.word	0xe000ed04

0800642c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006432:	2300      	movs	r3, #0
 8006434:	607b      	str	r3, [r7, #4]
 8006436:	e00c      	b.n	8006452 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	4613      	mov	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4413      	add	r3, r2
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	4a12      	ldr	r2, [pc, #72]	@ (800648c <prvInitialiseTaskLists+0x60>)
 8006444:	4413      	add	r3, r2
 8006446:	4618      	mov	r0, r3
 8006448:	f7fe fcae 	bl	8004da8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	3301      	adds	r3, #1
 8006450:	607b      	str	r3, [r7, #4]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b37      	cmp	r3, #55	@ 0x37
 8006456:	d9ef      	bls.n	8006438 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006458:	480d      	ldr	r0, [pc, #52]	@ (8006490 <prvInitialiseTaskLists+0x64>)
 800645a:	f7fe fca5 	bl	8004da8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800645e:	480d      	ldr	r0, [pc, #52]	@ (8006494 <prvInitialiseTaskLists+0x68>)
 8006460:	f7fe fca2 	bl	8004da8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006464:	480c      	ldr	r0, [pc, #48]	@ (8006498 <prvInitialiseTaskLists+0x6c>)
 8006466:	f7fe fc9f 	bl	8004da8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800646a:	480c      	ldr	r0, [pc, #48]	@ (800649c <prvInitialiseTaskLists+0x70>)
 800646c:	f7fe fc9c 	bl	8004da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006470:	480b      	ldr	r0, [pc, #44]	@ (80064a0 <prvInitialiseTaskLists+0x74>)
 8006472:	f7fe fc99 	bl	8004da8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006476:	4b0b      	ldr	r3, [pc, #44]	@ (80064a4 <prvInitialiseTaskLists+0x78>)
 8006478:	4a05      	ldr	r2, [pc, #20]	@ (8006490 <prvInitialiseTaskLists+0x64>)
 800647a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800647c:	4b0a      	ldr	r3, [pc, #40]	@ (80064a8 <prvInitialiseTaskLists+0x7c>)
 800647e:	4a05      	ldr	r2, [pc, #20]	@ (8006494 <prvInitialiseTaskLists+0x68>)
 8006480:	601a      	str	r2, [r3, #0]
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20000a1c 	.word	0x20000a1c
 8006490:	20000e7c 	.word	0x20000e7c
 8006494:	20000e90 	.word	0x20000e90
 8006498:	20000eac 	.word	0x20000eac
 800649c:	20000ec0 	.word	0x20000ec0
 80064a0:	20000ed8 	.word	0x20000ed8
 80064a4:	20000ea4 	.word	0x20000ea4
 80064a8:	20000ea8 	.word	0x20000ea8

080064ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064b2:	e019      	b.n	80064e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064b4:	f000 ff28 	bl	8007308 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064b8:	4b10      	ldr	r3, [pc, #64]	@ (80064fc <prvCheckTasksWaitingTermination+0x50>)
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	3304      	adds	r3, #4
 80064c4:	4618      	mov	r0, r3
 80064c6:	f7fe fcf9 	bl	8004ebc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006500 <prvCheckTasksWaitingTermination+0x54>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	3b01      	subs	r3, #1
 80064d0:	4a0b      	ldr	r2, [pc, #44]	@ (8006500 <prvCheckTasksWaitingTermination+0x54>)
 80064d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006504 <prvCheckTasksWaitingTermination+0x58>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	3b01      	subs	r3, #1
 80064da:	4a0a      	ldr	r2, [pc, #40]	@ (8006504 <prvCheckTasksWaitingTermination+0x58>)
 80064dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064de:	f000 ff45 	bl	800736c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f810 	bl	8006508 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064e8:	4b06      	ldr	r3, [pc, #24]	@ (8006504 <prvCheckTasksWaitingTermination+0x58>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1e1      	bne.n	80064b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064f0:	bf00      	nop
 80064f2:	bf00      	nop
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	20000ec0 	.word	0x20000ec0
 8006500:	20000eec 	.word	0x20000eec
 8006504:	20000ed4 	.word	0x20000ed4

08006508 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3354      	adds	r3, #84	@ 0x54
 8006514:	4618      	mov	r0, r3
 8006516:	f001 fa43 	bl	80079a0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006520:	2b00      	cmp	r3, #0
 8006522:	d108      	bne.n	8006536 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006528:	4618      	mov	r0, r3
 800652a:	f001 f8dd 	bl	80076e8 <vPortFree>
				vPortFree( pxTCB );
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f001 f8da 	bl	80076e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006534:	e019      	b.n	800656a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800653c:	2b01      	cmp	r3, #1
 800653e:	d103      	bne.n	8006548 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f001 f8d1 	bl	80076e8 <vPortFree>
	}
 8006546:	e010      	b.n	800656a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800654e:	2b02      	cmp	r3, #2
 8006550:	d00b      	beq.n	800656a <prvDeleteTCB+0x62>
	__asm volatile
 8006552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006556:	f383 8811 	msr	BASEPRI, r3
 800655a:	f3bf 8f6f 	isb	sy
 800655e:	f3bf 8f4f 	dsb	sy
 8006562:	60fb      	str	r3, [r7, #12]
}
 8006564:	bf00      	nop
 8006566:	bf00      	nop
 8006568:	e7fd      	b.n	8006566 <prvDeleteTCB+0x5e>
	}
 800656a:	bf00      	nop
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800657a:	4b0c      	ldr	r3, [pc, #48]	@ (80065ac <prvResetNextTaskUnblockTime+0x38>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d104      	bne.n	800658e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006584:	4b0a      	ldr	r3, [pc, #40]	@ (80065b0 <prvResetNextTaskUnblockTime+0x3c>)
 8006586:	f04f 32ff 	mov.w	r2, #4294967295
 800658a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800658c:	e008      	b.n	80065a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800658e:	4b07      	ldr	r3, [pc, #28]	@ (80065ac <prvResetNextTaskUnblockTime+0x38>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	4a04      	ldr	r2, [pc, #16]	@ (80065b0 <prvResetNextTaskUnblockTime+0x3c>)
 800659e:	6013      	str	r3, [r2, #0]
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	20000ea4 	.word	0x20000ea4
 80065b0:	20000f0c 	.word	0x20000f0c

080065b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065ba:	4b0b      	ldr	r3, [pc, #44]	@ (80065e8 <xTaskGetSchedulerState+0x34>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d102      	bne.n	80065c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065c2:	2301      	movs	r3, #1
 80065c4:	607b      	str	r3, [r7, #4]
 80065c6:	e008      	b.n	80065da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065c8:	4b08      	ldr	r3, [pc, #32]	@ (80065ec <xTaskGetSchedulerState+0x38>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d102      	bne.n	80065d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065d0:	2302      	movs	r3, #2
 80065d2:	607b      	str	r3, [r7, #4]
 80065d4:	e001      	b.n	80065da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065d6:	2300      	movs	r3, #0
 80065d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065da:	687b      	ldr	r3, [r7, #4]
	}
 80065dc:	4618      	mov	r0, r3
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr
 80065e8:	20000ef8 	.word	0x20000ef8
 80065ec:	20000f14 	.word	0x20000f14

080065f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b086      	sub	sp, #24
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065fc:	2300      	movs	r3, #0
 80065fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d058      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006606:	4b2f      	ldr	r3, [pc, #188]	@ (80066c4 <xTaskPriorityDisinherit+0xd4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	429a      	cmp	r2, r3
 800660e:	d00b      	beq.n	8006628 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006614:	f383 8811 	msr	BASEPRI, r3
 8006618:	f3bf 8f6f 	isb	sy
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	60fb      	str	r3, [r7, #12]
}
 8006622:	bf00      	nop
 8006624:	bf00      	nop
 8006626:	e7fd      	b.n	8006624 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10b      	bne.n	8006648 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006634:	f383 8811 	msr	BASEPRI, r3
 8006638:	f3bf 8f6f 	isb	sy
 800663c:	f3bf 8f4f 	dsb	sy
 8006640:	60bb      	str	r3, [r7, #8]
}
 8006642:	bf00      	nop
 8006644:	bf00      	nop
 8006646:	e7fd      	b.n	8006644 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800664c:	1e5a      	subs	r2, r3, #1
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800665a:	429a      	cmp	r2, r3
 800665c:	d02c      	beq.n	80066b8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006662:	2b00      	cmp	r3, #0
 8006664:	d128      	bne.n	80066b8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	3304      	adds	r3, #4
 800666a:	4618      	mov	r0, r3
 800666c:	f7fe fc26 	bl	8004ebc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800667c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006688:	4b0f      	ldr	r3, [pc, #60]	@ (80066c8 <xTaskPriorityDisinherit+0xd8>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	429a      	cmp	r2, r3
 800668e:	d903      	bls.n	8006698 <xTaskPriorityDisinherit+0xa8>
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006694:	4a0c      	ldr	r2, [pc, #48]	@ (80066c8 <xTaskPriorityDisinherit+0xd8>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800669c:	4613      	mov	r3, r2
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	4413      	add	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4a09      	ldr	r2, [pc, #36]	@ (80066cc <xTaskPriorityDisinherit+0xdc>)
 80066a6:	441a      	add	r2, r3
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fe fba7 	bl	8004e02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066b4:	2301      	movs	r3, #1
 80066b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066b8:	697b      	ldr	r3, [r7, #20]
	}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3718      	adds	r7, #24
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}
 80066c2:	bf00      	nop
 80066c4:	20000a18 	.word	0x20000a18
 80066c8:	20000ef4 	.word	0x20000ef4
 80066cc:	20000a1c 	.word	0x20000a1c

080066d0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80066da:	f000 fe15 	bl	8007308 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80066de:	4b20      	ldr	r3, [pc, #128]	@ (8006760 <ulTaskNotifyTake+0x90>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d113      	bne.n	8006712 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80066ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006760 <ulTaskNotifyTake+0x90>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00b      	beq.n	8006712 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80066fa:	2101      	movs	r1, #1
 80066fc:	6838      	ldr	r0, [r7, #0]
 80066fe:	f000 f8c9 	bl	8006894 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006702:	4b18      	ldr	r3, [pc, #96]	@ (8006764 <ulTaskNotifyTake+0x94>)
 8006704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006712:	f000 fe2b 	bl	800736c <vPortExitCritical>

		taskENTER_CRITICAL();
 8006716:	f000 fdf7 	bl	8007308 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800671a:	4b11      	ldr	r3, [pc, #68]	@ (8006760 <ulTaskNotifyTake+0x90>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006722:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00e      	beq.n	8006748 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d005      	beq.n	800673c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8006730:	4b0b      	ldr	r3, [pc, #44]	@ (8006760 <ulTaskNotifyTake+0x90>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2200      	movs	r2, #0
 8006736:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800673a:	e005      	b.n	8006748 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800673c:	4b08      	ldr	r3, [pc, #32]	@ (8006760 <ulTaskNotifyTake+0x90>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	3a01      	subs	r2, #1
 8006744:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006748:	4b05      	ldr	r3, [pc, #20]	@ (8006760 <ulTaskNotifyTake+0x90>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8006752:	f000 fe0b 	bl	800736c <vPortExitCritical>

		return ulReturn;
 8006756:	68fb      	ldr	r3, [r7, #12]
	}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	20000a18 	.word	0x20000a18
 8006764:	e000ed04 	.word	0xe000ed04

08006768 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006768:	b580      	push	{r7, lr}
 800676a:	b08a      	sub	sp, #40	@ 0x28
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d10b      	bne.n	8006790 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8006778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677c:	f383 8811 	msr	BASEPRI, r3
 8006780:	f3bf 8f6f 	isb	sy
 8006784:	f3bf 8f4f 	dsb	sy
 8006788:	61bb      	str	r3, [r7, #24]
}
 800678a:	bf00      	nop
 800678c:	bf00      	nop
 800678e:	e7fd      	b.n	800678c <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006790:	f000 fe9a 	bl	80074c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8006798:	f3ef 8211 	mrs	r2, BASEPRI
 800679c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	617a      	str	r2, [r7, #20]
 80067ae:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80067b0:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067b2:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80067ba:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80067c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80067ca:	1c5a      	adds	r2, r3, #1
 80067cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80067d2:	7ffb      	ldrb	r3, [r7, #31]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d147      	bne.n	8006868 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80067d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d00b      	beq.n	80067f8 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 80067e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e4:	f383 8811 	msr	BASEPRI, r3
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	f3bf 8f4f 	dsb	sy
 80067f0:	60fb      	str	r3, [r7, #12]
}
 80067f2:	bf00      	nop
 80067f4:	bf00      	nop
 80067f6:	e7fd      	b.n	80067f4 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067f8:	4b20      	ldr	r3, [pc, #128]	@ (800687c <vTaskNotifyGiveFromISR+0x114>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d11d      	bne.n	800683c <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006802:	3304      	adds	r3, #4
 8006804:	4618      	mov	r0, r3
 8006806:	f7fe fb59 	bl	8004ebc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800680a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800680e:	4b1c      	ldr	r3, [pc, #112]	@ (8006880 <vTaskNotifyGiveFromISR+0x118>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	429a      	cmp	r2, r3
 8006814:	d903      	bls.n	800681e <vTaskNotifyGiveFromISR+0xb6>
 8006816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681a:	4a19      	ldr	r2, [pc, #100]	@ (8006880 <vTaskNotifyGiveFromISR+0x118>)
 800681c:	6013      	str	r3, [r2, #0]
 800681e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006822:	4613      	mov	r3, r2
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4a16      	ldr	r2, [pc, #88]	@ (8006884 <vTaskNotifyGiveFromISR+0x11c>)
 800682c:	441a      	add	r2, r3
 800682e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006830:	3304      	adds	r3, #4
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f7fe fae4 	bl	8004e02 <vListInsertEnd>
 800683a:	e005      	b.n	8006848 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800683c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683e:	3318      	adds	r3, #24
 8006840:	4619      	mov	r1, r3
 8006842:	4811      	ldr	r0, [pc, #68]	@ (8006888 <vTaskNotifyGiveFromISR+0x120>)
 8006844:	f7fe fadd 	bl	8004e02 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800684c:	4b0f      	ldr	r3, [pc, #60]	@ (800688c <vTaskNotifyGiveFromISR+0x124>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	429a      	cmp	r2, r3
 8006854:	d908      	bls.n	8006868 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	2201      	movs	r2, #1
 8006860:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006862:	4b0b      	ldr	r3, [pc, #44]	@ (8006890 <vTaskNotifyGiveFromISR+0x128>)
 8006864:	2201      	movs	r2, #1
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	f383 8811 	msr	BASEPRI, r3
}
 8006872:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8006874:	bf00      	nop
 8006876:	3728      	adds	r7, #40	@ 0x28
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	20000f14 	.word	0x20000f14
 8006880:	20000ef4 	.word	0x20000ef4
 8006884:	20000a1c 	.word	0x20000a1c
 8006888:	20000eac 	.word	0x20000eac
 800688c:	20000a18 	.word	0x20000a18
 8006890:	20000f00 	.word	0x20000f00

08006894 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
 800689c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800689e:	4b21      	ldr	r3, [pc, #132]	@ (8006924 <prvAddCurrentTaskToDelayedList+0x90>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068a4:	4b20      	ldr	r3, [pc, #128]	@ (8006928 <prvAddCurrentTaskToDelayedList+0x94>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	3304      	adds	r3, #4
 80068aa:	4618      	mov	r0, r3
 80068ac:	f7fe fb06 	bl	8004ebc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068b6:	d10a      	bne.n	80068ce <prvAddCurrentTaskToDelayedList+0x3a>
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d007      	beq.n	80068ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068be:	4b1a      	ldr	r3, [pc, #104]	@ (8006928 <prvAddCurrentTaskToDelayedList+0x94>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4819      	ldr	r0, [pc, #100]	@ (800692c <prvAddCurrentTaskToDelayedList+0x98>)
 80068c8:	f7fe fa9b 	bl	8004e02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80068cc:	e026      	b.n	800691c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80068ce:	68fa      	ldr	r2, [r7, #12]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4413      	add	r3, r2
 80068d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80068d6:	4b14      	ldr	r3, [pc, #80]	@ (8006928 <prvAddCurrentTaskToDelayedList+0x94>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68ba      	ldr	r2, [r7, #8]
 80068dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d209      	bcs.n	80068fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068e6:	4b12      	ldr	r3, [pc, #72]	@ (8006930 <prvAddCurrentTaskToDelayedList+0x9c>)
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	4b0f      	ldr	r3, [pc, #60]	@ (8006928 <prvAddCurrentTaskToDelayedList+0x94>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	3304      	adds	r3, #4
 80068f0:	4619      	mov	r1, r3
 80068f2:	4610      	mov	r0, r2
 80068f4:	f7fe faa9 	bl	8004e4a <vListInsert>
}
 80068f8:	e010      	b.n	800691c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006934 <prvAddCurrentTaskToDelayedList+0xa0>)
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006928 <prvAddCurrentTaskToDelayedList+0x94>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	3304      	adds	r3, #4
 8006904:	4619      	mov	r1, r3
 8006906:	4610      	mov	r0, r2
 8006908:	f7fe fa9f 	bl	8004e4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800690c:	4b0a      	ldr	r3, [pc, #40]	@ (8006938 <prvAddCurrentTaskToDelayedList+0xa4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	429a      	cmp	r2, r3
 8006914:	d202      	bcs.n	800691c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006916:	4a08      	ldr	r2, [pc, #32]	@ (8006938 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	6013      	str	r3, [r2, #0]
}
 800691c:	bf00      	nop
 800691e:	3710      	adds	r7, #16
 8006920:	46bd      	mov	sp, r7
 8006922:	bd80      	pop	{r7, pc}
 8006924:	20000ef0 	.word	0x20000ef0
 8006928:	20000a18 	.word	0x20000a18
 800692c:	20000ed8 	.word	0x20000ed8
 8006930:	20000ea8 	.word	0x20000ea8
 8006934:	20000ea4 	.word	0x20000ea4
 8006938:	20000f0c 	.word	0x20000f0c

0800693c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b08a      	sub	sp, #40	@ 0x28
 8006940:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006942:	2300      	movs	r3, #0
 8006944:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006946:	f000 fb71 	bl	800702c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800694a:	4b1d      	ldr	r3, [pc, #116]	@ (80069c0 <xTimerCreateTimerTask+0x84>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d021      	beq.n	8006996 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006952:	2300      	movs	r3, #0
 8006954:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006956:	2300      	movs	r3, #0
 8006958:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800695a:	1d3a      	adds	r2, r7, #4
 800695c:	f107 0108 	add.w	r1, r7, #8
 8006960:	f107 030c 	add.w	r3, r7, #12
 8006964:	4618      	mov	r0, r3
 8006966:	f7fe fa05 	bl	8004d74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800696a:	6879      	ldr	r1, [r7, #4]
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	9202      	str	r2, [sp, #8]
 8006972:	9301      	str	r3, [sp, #4]
 8006974:	2302      	movs	r3, #2
 8006976:	9300      	str	r3, [sp, #0]
 8006978:	2300      	movs	r3, #0
 800697a:	460a      	mov	r2, r1
 800697c:	4911      	ldr	r1, [pc, #68]	@ (80069c4 <xTimerCreateTimerTask+0x88>)
 800697e:	4812      	ldr	r0, [pc, #72]	@ (80069c8 <xTimerCreateTimerTask+0x8c>)
 8006980:	f7fe ffc0 	bl	8005904 <xTaskCreateStatic>
 8006984:	4603      	mov	r3, r0
 8006986:	4a11      	ldr	r2, [pc, #68]	@ (80069cc <xTimerCreateTimerTask+0x90>)
 8006988:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800698a:	4b10      	ldr	r3, [pc, #64]	@ (80069cc <xTimerCreateTimerTask+0x90>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d001      	beq.n	8006996 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006992:	2301      	movs	r3, #1
 8006994:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d10b      	bne.n	80069b4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800699c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a0:	f383 8811 	msr	BASEPRI, r3
 80069a4:	f3bf 8f6f 	isb	sy
 80069a8:	f3bf 8f4f 	dsb	sy
 80069ac:	613b      	str	r3, [r7, #16]
}
 80069ae:	bf00      	nop
 80069b0:	bf00      	nop
 80069b2:	e7fd      	b.n	80069b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80069b4:	697b      	ldr	r3, [r7, #20]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3718      	adds	r7, #24
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	20000f48 	.word	0x20000f48
 80069c4:	08008448 	.word	0x08008448
 80069c8:	08006bc5 	.word	0x08006bc5
 80069cc:	20000f4c 	.word	0x20000f4c

080069d0 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b088      	sub	sp, #32
 80069d4:	af02      	add	r7, sp, #8
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]
 80069dc:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80069de:	202c      	movs	r0, #44	@ 0x2c
 80069e0:	f000 fdb4 	bl	800754c <pvPortMalloc>
 80069e4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00d      	beq.n	8006a08 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	9301      	str	r3, [sp, #4]
 80069f8:	6a3b      	ldr	r3, [r7, #32]
 80069fa:	9300      	str	r3, [sp, #0]
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	687a      	ldr	r2, [r7, #4]
 8006a00:	68b9      	ldr	r1, [r7, #8]
 8006a02:	68f8      	ldr	r0, [r7, #12]
 8006a04:	f000 f805 	bl	8006a12 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8006a08:	697b      	ldr	r3, [r7, #20]
	}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3718      	adds	r7, #24
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b086      	sub	sp, #24
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	60f8      	str	r0, [r7, #12]
 8006a1a:	60b9      	str	r1, [r7, #8]
 8006a1c:	607a      	str	r2, [r7, #4]
 8006a1e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10b      	bne.n	8006a3e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	617b      	str	r3, [r7, #20]
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8006a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d01e      	beq.n	8006a82 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8006a44:	f000 faf2 	bl	800702c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8006a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8006a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a5c:	6a3a      	ldr	r2, [r7, #32]
 8006a5e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a62:	3304      	adds	r3, #4
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7fe f9bf 	bl	8004de8 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d008      	beq.n	8006a82 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a76:	f043 0304 	orr.w	r3, r3, #4
 8006a7a:	b2da      	uxtb	r2, r3
 8006a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006a82:	bf00      	nop
 8006a84:	3718      	adds	r7, #24
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
	...

08006a8c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b08a      	sub	sp, #40	@ 0x28
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	60f8      	str	r0, [r7, #12]
 8006a94:	60b9      	str	r1, [r7, #8]
 8006a96:	607a      	str	r2, [r7, #4]
 8006a98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d10b      	bne.n	8006abc <xTimerGenericCommand+0x30>
	__asm volatile
 8006aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aa8:	f383 8811 	msr	BASEPRI, r3
 8006aac:	f3bf 8f6f 	isb	sy
 8006ab0:	f3bf 8f4f 	dsb	sy
 8006ab4:	623b      	str	r3, [r7, #32]
}
 8006ab6:	bf00      	nop
 8006ab8:	bf00      	nop
 8006aba:	e7fd      	b.n	8006ab8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006abc:	4b19      	ldr	r3, [pc, #100]	@ (8006b24 <xTimerGenericCommand+0x98>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d02a      	beq.n	8006b1a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b05      	cmp	r3, #5
 8006ad4:	dc18      	bgt.n	8006b08 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006ad6:	f7ff fd6d 	bl	80065b4 <xTaskGetSchedulerState>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d109      	bne.n	8006af4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006ae0:	4b10      	ldr	r3, [pc, #64]	@ (8006b24 <xTimerGenericCommand+0x98>)
 8006ae2:	6818      	ldr	r0, [r3, #0]
 8006ae4:	f107 0110 	add.w	r1, r7, #16
 8006ae8:	2300      	movs	r3, #0
 8006aea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006aec:	f7fe fb1a 	bl	8005124 <xQueueGenericSend>
 8006af0:	6278      	str	r0, [r7, #36]	@ 0x24
 8006af2:	e012      	b.n	8006b1a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006af4:	4b0b      	ldr	r3, [pc, #44]	@ (8006b24 <xTimerGenericCommand+0x98>)
 8006af6:	6818      	ldr	r0, [r3, #0]
 8006af8:	f107 0110 	add.w	r1, r7, #16
 8006afc:	2300      	movs	r3, #0
 8006afe:	2200      	movs	r2, #0
 8006b00:	f7fe fb10 	bl	8005124 <xQueueGenericSend>
 8006b04:	6278      	str	r0, [r7, #36]	@ 0x24
 8006b06:	e008      	b.n	8006b1a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b08:	4b06      	ldr	r3, [pc, #24]	@ (8006b24 <xTimerGenericCommand+0x98>)
 8006b0a:	6818      	ldr	r0, [r3, #0]
 8006b0c:	f107 0110 	add.w	r1, r7, #16
 8006b10:	2300      	movs	r3, #0
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	f7fe fc08 	bl	8005328 <xQueueGenericSendFromISR>
 8006b18:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3728      	adds	r7, #40	@ 0x28
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	20000f48 	.word	0x20000f48

08006b28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b088      	sub	sp, #32
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	6078      	str	r0, [r7, #4]
 8006b30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b32:	4b23      	ldr	r3, [pc, #140]	@ (8006bc0 <prvProcessExpiredTimer+0x98>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fe f9bb 	bl	8004ebc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d023      	beq.n	8006b9c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	699a      	ldr	r2, [r3, #24]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	18d1      	adds	r1, r2, r3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	6978      	ldr	r0, [r7, #20]
 8006b62:	f000 f8d5 	bl	8006d10 <prvInsertTimerInActiveList>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d020      	beq.n	8006bae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	2300      	movs	r3, #0
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	2100      	movs	r1, #0
 8006b76:	6978      	ldr	r0, [r7, #20]
 8006b78:	f7ff ff88 	bl	8006a8c <xTimerGenericCommand>
 8006b7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d114      	bne.n	8006bae <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	60fb      	str	r3, [r7, #12]
}
 8006b96:	bf00      	nop
 8006b98:	bf00      	nop
 8006b9a:	e7fd      	b.n	8006b98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ba2:	f023 0301 	bic.w	r3, r3, #1
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	6978      	ldr	r0, [r7, #20]
 8006bb4:	4798      	blx	r3
}
 8006bb6:	bf00      	nop
 8006bb8:	3718      	adds	r7, #24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	20000f40 	.word	0x20000f40

08006bc4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b084      	sub	sp, #16
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bcc:	f107 0308 	add.w	r3, r7, #8
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 f859 	bl	8006c88 <prvGetNextExpireTime>
 8006bd6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	4619      	mov	r1, r3
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 f805 	bl	8006bec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006be2:	f000 f8d7 	bl	8006d94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006be6:	bf00      	nop
 8006be8:	e7f0      	b.n	8006bcc <prvTimerTask+0x8>
	...

08006bec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006bf6:	f7ff f8e9 	bl	8005dcc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006bfa:	f107 0308 	add.w	r3, r7, #8
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f000 f866 	bl	8006cd0 <prvSampleTimeNow>
 8006c04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d130      	bne.n	8006c6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10a      	bne.n	8006c28 <prvProcessTimerOrBlockTask+0x3c>
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d806      	bhi.n	8006c28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006c1a:	f7ff f8e5 	bl	8005de8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006c1e:	68f9      	ldr	r1, [r7, #12]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7ff ff81 	bl	8006b28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006c26:	e024      	b.n	8006c72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d008      	beq.n	8006c40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c2e:	4b13      	ldr	r3, [pc, #76]	@ (8006c7c <prvProcessTimerOrBlockTask+0x90>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d101      	bne.n	8006c3c <prvProcessTimerOrBlockTask+0x50>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e000      	b.n	8006c3e <prvProcessTimerOrBlockTask+0x52>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c40:	4b0f      	ldr	r3, [pc, #60]	@ (8006c80 <prvProcessTimerOrBlockTask+0x94>)
 8006c42:	6818      	ldr	r0, [r3, #0]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	f7fe fe25 	bl	800589c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c52:	f7ff f8c9 	bl	8005de8 <xTaskResumeAll>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d10a      	bne.n	8006c72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006c5c:	4b09      	ldr	r3, [pc, #36]	@ (8006c84 <prvProcessTimerOrBlockTask+0x98>)
 8006c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	f3bf 8f4f 	dsb	sy
 8006c68:	f3bf 8f6f 	isb	sy
}
 8006c6c:	e001      	b.n	8006c72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c6e:	f7ff f8bb 	bl	8005de8 <xTaskResumeAll>
}
 8006c72:	bf00      	nop
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20000f44 	.word	0x20000f44
 8006c80:	20000f48 	.word	0x20000f48
 8006c84:	e000ed04 	.word	0xe000ed04

08006c88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c90:	4b0e      	ldr	r3, [pc, #56]	@ (8006ccc <prvGetNextExpireTime+0x44>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <prvGetNextExpireTime+0x16>
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	e000      	b.n	8006ca0 <prvGetNextExpireTime+0x18>
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d105      	bne.n	8006cb8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cac:	4b07      	ldr	r3, [pc, #28]	@ (8006ccc <prvGetNextExpireTime+0x44>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	60fb      	str	r3, [r7, #12]
 8006cb6:	e001      	b.n	8006cbc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
 8006cca:	bf00      	nop
 8006ccc:	20000f40 	.word	0x20000f40

08006cd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006cd8:	f7ff f924 	bl	8005f24 <xTaskGetTickCount>
 8006cdc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006cde:	4b0b      	ldr	r3, [pc, #44]	@ (8006d0c <prvSampleTimeNow+0x3c>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68fa      	ldr	r2, [r7, #12]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d205      	bcs.n	8006cf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006ce8:	f000 f93a 	bl	8006f60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	601a      	str	r2, [r3, #0]
 8006cf2:	e002      	b.n	8006cfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006cfa:	4a04      	ldr	r2, [pc, #16]	@ (8006d0c <prvSampleTimeNow+0x3c>)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006d00:	68fb      	ldr	r3, [r7, #12]
}
 8006d02:	4618      	mov	r0, r3
 8006d04:	3710      	adds	r7, #16
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	20000f50 	.word	0x20000f50

08006d10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	607a      	str	r2, [r7, #4]
 8006d1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	68ba      	ldr	r2, [r7, #8]
 8006d26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d812      	bhi.n	8006d5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d36:	687a      	ldr	r2, [r7, #4]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	1ad2      	subs	r2, r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	699b      	ldr	r3, [r3, #24]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d302      	bcc.n	8006d4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d44:	2301      	movs	r3, #1
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e01b      	b.n	8006d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d4a:	4b10      	ldr	r3, [pc, #64]	@ (8006d8c <prvInsertTimerInActiveList+0x7c>)
 8006d4c:	681a      	ldr	r2, [r3, #0]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	3304      	adds	r3, #4
 8006d52:	4619      	mov	r1, r3
 8006d54:	4610      	mov	r0, r2
 8006d56:	f7fe f878 	bl	8004e4a <vListInsert>
 8006d5a:	e012      	b.n	8006d82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d206      	bcs.n	8006d72 <prvInsertTimerInActiveList+0x62>
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d302      	bcc.n	8006d72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	617b      	str	r3, [r7, #20]
 8006d70:	e007      	b.n	8006d82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d72:	4b07      	ldr	r3, [pc, #28]	@ (8006d90 <prvInsertTimerInActiveList+0x80>)
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	3304      	adds	r3, #4
 8006d7a:	4619      	mov	r1, r3
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	f7fe f864 	bl	8004e4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d82:	697b      	ldr	r3, [r7, #20]
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3718      	adds	r7, #24
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}
 8006d8c:	20000f44 	.word	0x20000f44
 8006d90:	20000f40 	.word	0x20000f40

08006d94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08e      	sub	sp, #56	@ 0x38
 8006d98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d9a:	e0ce      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	da19      	bge.n	8006dd6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006da2:	1d3b      	adds	r3, r7, #4
 8006da4:	3304      	adds	r3, #4
 8006da6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d10b      	bne.n	8006dc6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db2:	f383 8811 	msr	BASEPRI, r3
 8006db6:	f3bf 8f6f 	isb	sy
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	61fb      	str	r3, [r7, #28]
}
 8006dc0:	bf00      	nop
 8006dc2:	bf00      	nop
 8006dc4:	e7fd      	b.n	8006dc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006dc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dcc:	6850      	ldr	r0, [r2, #4]
 8006dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dd0:	6892      	ldr	r2, [r2, #8]
 8006dd2:	4611      	mov	r1, r2
 8006dd4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f2c0 80ae 	blt.w	8006f3a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d004      	beq.n	8006df4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dec:	3304      	adds	r3, #4
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7fe f864 	bl	8004ebc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006df4:	463b      	mov	r3, r7
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff ff6a 	bl	8006cd0 <prvSampleTimeNow>
 8006dfc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2b09      	cmp	r3, #9
 8006e02:	f200 8097 	bhi.w	8006f34 <prvProcessReceivedCommands+0x1a0>
 8006e06:	a201      	add	r2, pc, #4	@ (adr r2, 8006e0c <prvProcessReceivedCommands+0x78>)
 8006e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e0c:	08006e35 	.word	0x08006e35
 8006e10:	08006e35 	.word	0x08006e35
 8006e14:	08006e35 	.word	0x08006e35
 8006e18:	08006eab 	.word	0x08006eab
 8006e1c:	08006ebf 	.word	0x08006ebf
 8006e20:	08006f0b 	.word	0x08006f0b
 8006e24:	08006e35 	.word	0x08006e35
 8006e28:	08006e35 	.word	0x08006e35
 8006e2c:	08006eab 	.word	0x08006eab
 8006e30:	08006ebf 	.word	0x08006ebf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e3a:	f043 0301 	orr.w	r3, r3, #1
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e46:	68ba      	ldr	r2, [r7, #8]
 8006e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	18d1      	adds	r1, r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e54:	f7ff ff5c 	bl	8006d10 <prvInsertTimerInActiveList>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d06c      	beq.n	8006f38 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e6c:	f003 0304 	and.w	r3, r3, #4
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d061      	beq.n	8006f38 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e78:	699b      	ldr	r3, [r3, #24]
 8006e7a:	441a      	add	r2, r3
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	2300      	movs	r3, #0
 8006e82:	2100      	movs	r1, #0
 8006e84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e86:	f7ff fe01 	bl	8006a8c <xTimerGenericCommand>
 8006e8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d152      	bne.n	8006f38 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	61bb      	str	r3, [r7, #24]
}
 8006ea4:	bf00      	nop
 8006ea6:	bf00      	nop
 8006ea8:	e7fd      	b.n	8006ea6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006eb0:	f023 0301 	bic.w	r3, r3, #1
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ebc:	e03d      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ec4:	f043 0301 	orr.w	r3, r3, #1
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ecc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ed0:	68ba      	ldr	r2, [r7, #8]
 8006ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10b      	bne.n	8006ef6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee2:	f383 8811 	msr	BASEPRI, r3
 8006ee6:	f3bf 8f6f 	isb	sy
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	617b      	str	r3, [r7, #20]
}
 8006ef0:	bf00      	nop
 8006ef2:	bf00      	nop
 8006ef4:	e7fd      	b.n	8006ef2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef8:	699a      	ldr	r2, [r3, #24]
 8006efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efc:	18d1      	adds	r1, r2, r3
 8006efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f04:	f7ff ff04 	bl	8006d10 <prvInsertTimerInActiveList>
					break;
 8006f08:	e017      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d103      	bne.n	8006f20 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006f18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f1a:	f000 fbe5 	bl	80076e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006f1e:	e00c      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f26:	f023 0301 	bic.w	r3, r3, #1
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006f32:	e002      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006f34:	bf00      	nop
 8006f36:	e000      	b.n	8006f3a <prvProcessReceivedCommands+0x1a6>
					break;
 8006f38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f3a:	4b08      	ldr	r3, [pc, #32]	@ (8006f5c <prvProcessReceivedCommands+0x1c8>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	1d39      	adds	r1, r7, #4
 8006f40:	2200      	movs	r2, #0
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fe fa8e 	bl	8005464 <xQueueReceive>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	f47f af26 	bne.w	8006d9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	3730      	adds	r7, #48	@ 0x30
 8006f56:	46bd      	mov	sp, r7
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	20000f48 	.word	0x20000f48

08006f60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b088      	sub	sp, #32
 8006f64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f66:	e049      	b.n	8006ffc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f68:	4b2e      	ldr	r3, [pc, #184]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f72:	4b2c      	ldr	r3, [pc, #176]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	3304      	adds	r3, #4
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fd ff9b 	bl	8004ebc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d02f      	beq.n	8006ffc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	4413      	add	r3, r2
 8006fa4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	693b      	ldr	r3, [r7, #16]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d90e      	bls.n	8006fcc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	68ba      	ldr	r2, [r7, #8]
 8006fb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	68fa      	ldr	r2, [r7, #12]
 8006fb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fba:	4b1a      	ldr	r3, [pc, #104]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	f7fd ff40 	bl	8004e4a <vListInsert>
 8006fca:	e017      	b.n	8006ffc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006fcc:	2300      	movs	r3, #0
 8006fce:	9300      	str	r3, [sp, #0]
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	693a      	ldr	r2, [r7, #16]
 8006fd4:	2100      	movs	r1, #0
 8006fd6:	68f8      	ldr	r0, [r7, #12]
 8006fd8:	f7ff fd58 	bl	8006a8c <xTimerGenericCommand>
 8006fdc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10b      	bne.n	8006ffc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	603b      	str	r3, [r7, #0]
}
 8006ff6:	bf00      	nop
 8006ff8:	bf00      	nop
 8006ffa:	e7fd      	b.n	8006ff8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ffc:	4b09      	ldr	r3, [pc, #36]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1b0      	bne.n	8006f68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007006:	4b07      	ldr	r3, [pc, #28]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800700c:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <prvSwitchTimerLists+0xc8>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a04      	ldr	r2, [pc, #16]	@ (8007024 <prvSwitchTimerLists+0xc4>)
 8007012:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007014:	4a04      	ldr	r2, [pc, #16]	@ (8007028 <prvSwitchTimerLists+0xc8>)
 8007016:	697b      	ldr	r3, [r7, #20]
 8007018:	6013      	str	r3, [r2, #0]
}
 800701a:	bf00      	nop
 800701c:	3718      	adds	r7, #24
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	20000f40 	.word	0x20000f40
 8007028:	20000f44 	.word	0x20000f44

0800702c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007032:	f000 f969 	bl	8007308 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007036:	4b15      	ldr	r3, [pc, #84]	@ (800708c <prvCheckForValidListAndQueue+0x60>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d120      	bne.n	8007080 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800703e:	4814      	ldr	r0, [pc, #80]	@ (8007090 <prvCheckForValidListAndQueue+0x64>)
 8007040:	f7fd feb2 	bl	8004da8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007044:	4813      	ldr	r0, [pc, #76]	@ (8007094 <prvCheckForValidListAndQueue+0x68>)
 8007046:	f7fd feaf 	bl	8004da8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800704a:	4b13      	ldr	r3, [pc, #76]	@ (8007098 <prvCheckForValidListAndQueue+0x6c>)
 800704c:	4a10      	ldr	r2, [pc, #64]	@ (8007090 <prvCheckForValidListAndQueue+0x64>)
 800704e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007050:	4b12      	ldr	r3, [pc, #72]	@ (800709c <prvCheckForValidListAndQueue+0x70>)
 8007052:	4a10      	ldr	r2, [pc, #64]	@ (8007094 <prvCheckForValidListAndQueue+0x68>)
 8007054:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007056:	2300      	movs	r3, #0
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	4b11      	ldr	r3, [pc, #68]	@ (80070a0 <prvCheckForValidListAndQueue+0x74>)
 800705c:	4a11      	ldr	r2, [pc, #68]	@ (80070a4 <prvCheckForValidListAndQueue+0x78>)
 800705e:	2110      	movs	r1, #16
 8007060:	200a      	movs	r0, #10
 8007062:	f7fd ffbf 	bl	8004fe4 <xQueueGenericCreateStatic>
 8007066:	4603      	mov	r3, r0
 8007068:	4a08      	ldr	r2, [pc, #32]	@ (800708c <prvCheckForValidListAndQueue+0x60>)
 800706a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800706c:	4b07      	ldr	r3, [pc, #28]	@ (800708c <prvCheckForValidListAndQueue+0x60>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d005      	beq.n	8007080 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007074:	4b05      	ldr	r3, [pc, #20]	@ (800708c <prvCheckForValidListAndQueue+0x60>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	490b      	ldr	r1, [pc, #44]	@ (80070a8 <prvCheckForValidListAndQueue+0x7c>)
 800707a:	4618      	mov	r0, r3
 800707c:	f7fe fbe4 	bl	8005848 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007080:	f000 f974 	bl	800736c <vPortExitCritical>
}
 8007084:	bf00      	nop
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
 800708a:	bf00      	nop
 800708c:	20000f48 	.word	0x20000f48
 8007090:	20000f18 	.word	0x20000f18
 8007094:	20000f2c 	.word	0x20000f2c
 8007098:	20000f40 	.word	0x20000f40
 800709c:	20000f44 	.word	0x20000f44
 80070a0:	20000ff4 	.word	0x20000ff4
 80070a4:	20000f54 	.word	0x20000f54
 80070a8:	08008450 	.word	0x08008450

080070ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80070ac:	b480      	push	{r7}
 80070ae:	b085      	sub	sp, #20
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	3b04      	subs	r3, #4
 80070bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80070c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	3b04      	subs	r3, #4
 80070ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	f023 0201 	bic.w	r2, r3, #1
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3b04      	subs	r3, #4
 80070da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80070dc:	4a0c      	ldr	r2, [pc, #48]	@ (8007110 <pxPortInitialiseStack+0x64>)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	3b14      	subs	r3, #20
 80070e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	3b04      	subs	r3, #4
 80070f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f06f 0202 	mvn.w	r2, #2
 80070fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	3b20      	subs	r3, #32
 8007100:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007102:	68fb      	ldr	r3, [r7, #12]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3714      	adds	r7, #20
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr
 8007110:	08007115 	.word	0x08007115

08007114 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007114:	b480      	push	{r7}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800711e:	4b13      	ldr	r3, [pc, #76]	@ (800716c <prvTaskExitError+0x58>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007126:	d00b      	beq.n	8007140 <prvTaskExitError+0x2c>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	60fb      	str	r3, [r7, #12]
}
 800713a:	bf00      	nop
 800713c:	bf00      	nop
 800713e:	e7fd      	b.n	800713c <prvTaskExitError+0x28>
	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	60bb      	str	r3, [r7, #8]
}
 8007152:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007154:	bf00      	nop
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d0fc      	beq.n	8007156 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800715c:	bf00      	nop
 800715e:	bf00      	nop
 8007160:	3714      	adds	r7, #20
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	20000068 	.word	0x20000068

08007170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007170:	4b07      	ldr	r3, [pc, #28]	@ (8007190 <pxCurrentTCBConst2>)
 8007172:	6819      	ldr	r1, [r3, #0]
 8007174:	6808      	ldr	r0, [r1, #0]
 8007176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800717a:	f380 8809 	msr	PSP, r0
 800717e:	f3bf 8f6f 	isb	sy
 8007182:	f04f 0000 	mov.w	r0, #0
 8007186:	f380 8811 	msr	BASEPRI, r0
 800718a:	4770      	bx	lr
 800718c:	f3af 8000 	nop.w

08007190 <pxCurrentTCBConst2>:
 8007190:	20000a18 	.word	0x20000a18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007194:	bf00      	nop
 8007196:	bf00      	nop

08007198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007198:	4808      	ldr	r0, [pc, #32]	@ (80071bc <prvPortStartFirstTask+0x24>)
 800719a:	6800      	ldr	r0, [r0, #0]
 800719c:	6800      	ldr	r0, [r0, #0]
 800719e:	f380 8808 	msr	MSP, r0
 80071a2:	f04f 0000 	mov.w	r0, #0
 80071a6:	f380 8814 	msr	CONTROL, r0
 80071aa:	b662      	cpsie	i
 80071ac:	b661      	cpsie	f
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	df00      	svc	0
 80071b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80071ba:	bf00      	nop
 80071bc:	e000ed08 	.word	0xe000ed08

080071c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b086      	sub	sp, #24
 80071c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80071c6:	4b47      	ldr	r3, [pc, #284]	@ (80072e4 <xPortStartScheduler+0x124>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a47      	ldr	r2, [pc, #284]	@ (80072e8 <xPortStartScheduler+0x128>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d10b      	bne.n	80071e8 <xPortStartScheduler+0x28>
	__asm volatile
 80071d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d4:	f383 8811 	msr	BASEPRI, r3
 80071d8:	f3bf 8f6f 	isb	sy
 80071dc:	f3bf 8f4f 	dsb	sy
 80071e0:	613b      	str	r3, [r7, #16]
}
 80071e2:	bf00      	nop
 80071e4:	bf00      	nop
 80071e6:	e7fd      	b.n	80071e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80071e8:	4b3e      	ldr	r3, [pc, #248]	@ (80072e4 <xPortStartScheduler+0x124>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a3f      	ldr	r2, [pc, #252]	@ (80072ec <xPortStartScheduler+0x12c>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d10b      	bne.n	800720a <xPortStartScheduler+0x4a>
	__asm volatile
 80071f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f6:	f383 8811 	msr	BASEPRI, r3
 80071fa:	f3bf 8f6f 	isb	sy
 80071fe:	f3bf 8f4f 	dsb	sy
 8007202:	60fb      	str	r3, [r7, #12]
}
 8007204:	bf00      	nop
 8007206:	bf00      	nop
 8007208:	e7fd      	b.n	8007206 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800720a:	4b39      	ldr	r3, [pc, #228]	@ (80072f0 <xPortStartScheduler+0x130>)
 800720c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	b2db      	uxtb	r3, r3
 8007214:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	22ff      	movs	r2, #255	@ 0xff
 800721a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	b2db      	uxtb	r3, r3
 8007222:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007224:	78fb      	ldrb	r3, [r7, #3]
 8007226:	b2db      	uxtb	r3, r3
 8007228:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800722c:	b2da      	uxtb	r2, r3
 800722e:	4b31      	ldr	r3, [pc, #196]	@ (80072f4 <xPortStartScheduler+0x134>)
 8007230:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007232:	4b31      	ldr	r3, [pc, #196]	@ (80072f8 <xPortStartScheduler+0x138>)
 8007234:	2207      	movs	r2, #7
 8007236:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007238:	e009      	b.n	800724e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800723a:	4b2f      	ldr	r3, [pc, #188]	@ (80072f8 <xPortStartScheduler+0x138>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	3b01      	subs	r3, #1
 8007240:	4a2d      	ldr	r2, [pc, #180]	@ (80072f8 <xPortStartScheduler+0x138>)
 8007242:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	b2db      	uxtb	r3, r3
 8007248:	005b      	lsls	r3, r3, #1
 800724a:	b2db      	uxtb	r3, r3
 800724c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800724e:	78fb      	ldrb	r3, [r7, #3]
 8007250:	b2db      	uxtb	r3, r3
 8007252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007256:	2b80      	cmp	r3, #128	@ 0x80
 8007258:	d0ef      	beq.n	800723a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800725a:	4b27      	ldr	r3, [pc, #156]	@ (80072f8 <xPortStartScheduler+0x138>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f1c3 0307 	rsb	r3, r3, #7
 8007262:	2b04      	cmp	r3, #4
 8007264:	d00b      	beq.n	800727e <xPortStartScheduler+0xbe>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	60bb      	str	r3, [r7, #8]
}
 8007278:	bf00      	nop
 800727a:	bf00      	nop
 800727c:	e7fd      	b.n	800727a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800727e:	4b1e      	ldr	r3, [pc, #120]	@ (80072f8 <xPortStartScheduler+0x138>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	021b      	lsls	r3, r3, #8
 8007284:	4a1c      	ldr	r2, [pc, #112]	@ (80072f8 <xPortStartScheduler+0x138>)
 8007286:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007288:	4b1b      	ldr	r3, [pc, #108]	@ (80072f8 <xPortStartScheduler+0x138>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007290:	4a19      	ldr	r2, [pc, #100]	@ (80072f8 <xPortStartScheduler+0x138>)
 8007292:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	b2da      	uxtb	r2, r3
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800729c:	4b17      	ldr	r3, [pc, #92]	@ (80072fc <xPortStartScheduler+0x13c>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a16      	ldr	r2, [pc, #88]	@ (80072fc <xPortStartScheduler+0x13c>)
 80072a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80072a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80072a8:	4b14      	ldr	r3, [pc, #80]	@ (80072fc <xPortStartScheduler+0x13c>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a13      	ldr	r2, [pc, #76]	@ (80072fc <xPortStartScheduler+0x13c>)
 80072ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80072b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80072b4:	f000 f8da 	bl	800746c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80072b8:	4b11      	ldr	r3, [pc, #68]	@ (8007300 <xPortStartScheduler+0x140>)
 80072ba:	2200      	movs	r2, #0
 80072bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80072be:	f000 f8f9 	bl	80074b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80072c2:	4b10      	ldr	r3, [pc, #64]	@ (8007304 <xPortStartScheduler+0x144>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a0f      	ldr	r2, [pc, #60]	@ (8007304 <xPortStartScheduler+0x144>)
 80072c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80072cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80072ce:	f7ff ff63 	bl	8007198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80072d2:	f7fe fef1 	bl	80060b8 <vTaskSwitchContext>
	prvTaskExitError();
 80072d6:	f7ff ff1d 	bl	8007114 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3718      	adds	r7, #24
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	e000ed00 	.word	0xe000ed00
 80072e8:	410fc271 	.word	0x410fc271
 80072ec:	410fc270 	.word	0x410fc270
 80072f0:	e000e400 	.word	0xe000e400
 80072f4:	20001044 	.word	0x20001044
 80072f8:	20001048 	.word	0x20001048
 80072fc:	e000ed20 	.word	0xe000ed20
 8007300:	20000068 	.word	0x20000068
 8007304:	e000ef34 	.word	0xe000ef34

08007308 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	607b      	str	r3, [r7, #4]
}
 8007320:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007322:	4b10      	ldr	r3, [pc, #64]	@ (8007364 <vPortEnterCritical+0x5c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	3301      	adds	r3, #1
 8007328:	4a0e      	ldr	r2, [pc, #56]	@ (8007364 <vPortEnterCritical+0x5c>)
 800732a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800732c:	4b0d      	ldr	r3, [pc, #52]	@ (8007364 <vPortEnterCritical+0x5c>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d110      	bne.n	8007356 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007334:	4b0c      	ldr	r3, [pc, #48]	@ (8007368 <vPortEnterCritical+0x60>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	b2db      	uxtb	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <vPortEnterCritical+0x4e>
	__asm volatile
 800733e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007342:	f383 8811 	msr	BASEPRI, r3
 8007346:	f3bf 8f6f 	isb	sy
 800734a:	f3bf 8f4f 	dsb	sy
 800734e:	603b      	str	r3, [r7, #0]
}
 8007350:	bf00      	nop
 8007352:	bf00      	nop
 8007354:	e7fd      	b.n	8007352 <vPortEnterCritical+0x4a>
	}
}
 8007356:	bf00      	nop
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	20000068 	.word	0x20000068
 8007368:	e000ed04 	.word	0xe000ed04

0800736c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007372:	4b12      	ldr	r3, [pc, #72]	@ (80073bc <vPortExitCritical+0x50>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d10b      	bne.n	8007392 <vPortExitCritical+0x26>
	__asm volatile
 800737a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737e:	f383 8811 	msr	BASEPRI, r3
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	607b      	str	r3, [r7, #4]
}
 800738c:	bf00      	nop
 800738e:	bf00      	nop
 8007390:	e7fd      	b.n	800738e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007392:	4b0a      	ldr	r3, [pc, #40]	@ (80073bc <vPortExitCritical+0x50>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3b01      	subs	r3, #1
 8007398:	4a08      	ldr	r2, [pc, #32]	@ (80073bc <vPortExitCritical+0x50>)
 800739a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800739c:	4b07      	ldr	r3, [pc, #28]	@ (80073bc <vPortExitCritical+0x50>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d105      	bne.n	80073b0 <vPortExitCritical+0x44>
 80073a4:	2300      	movs	r3, #0
 80073a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	f383 8811 	msr	BASEPRI, r3
}
 80073ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr
 80073bc:	20000068 	.word	0x20000068

080073c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80073c0:	f3ef 8009 	mrs	r0, PSP
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	4b15      	ldr	r3, [pc, #84]	@ (8007420 <pxCurrentTCBConst>)
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	f01e 0f10 	tst.w	lr, #16
 80073d0:	bf08      	it	eq
 80073d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80073d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073da:	6010      	str	r0, [r2, #0]
 80073dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80073e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80073e4:	f380 8811 	msr	BASEPRI, r0
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	f3bf 8f6f 	isb	sy
 80073f0:	f7fe fe62 	bl	80060b8 <vTaskSwitchContext>
 80073f4:	f04f 0000 	mov.w	r0, #0
 80073f8:	f380 8811 	msr	BASEPRI, r0
 80073fc:	bc09      	pop	{r0, r3}
 80073fe:	6819      	ldr	r1, [r3, #0]
 8007400:	6808      	ldr	r0, [r1, #0]
 8007402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007406:	f01e 0f10 	tst.w	lr, #16
 800740a:	bf08      	it	eq
 800740c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007410:	f380 8809 	msr	PSP, r0
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	f3af 8000 	nop.w

08007420 <pxCurrentTCBConst>:
 8007420:	20000a18 	.word	0x20000a18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop

08007428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
	__asm volatile
 800742e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007432:	f383 8811 	msr	BASEPRI, r3
 8007436:	f3bf 8f6f 	isb	sy
 800743a:	f3bf 8f4f 	dsb	sy
 800743e:	607b      	str	r3, [r7, #4]
}
 8007440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007442:	f7fe fd7f 	bl	8005f44 <xTaskIncrementTick>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d003      	beq.n	8007454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800744c:	4b06      	ldr	r3, [pc, #24]	@ (8007468 <xPortSysTickHandler+0x40>)
 800744e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	2300      	movs	r3, #0
 8007456:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	f383 8811 	msr	BASEPRI, r3
}
 800745e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007460:	bf00      	nop
 8007462:	3708      	adds	r7, #8
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	e000ed04 	.word	0xe000ed04

0800746c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800746c:	b480      	push	{r7}
 800746e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007470:	4b0b      	ldr	r3, [pc, #44]	@ (80074a0 <vPortSetupTimerInterrupt+0x34>)
 8007472:	2200      	movs	r2, #0
 8007474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007476:	4b0b      	ldr	r3, [pc, #44]	@ (80074a4 <vPortSetupTimerInterrupt+0x38>)
 8007478:	2200      	movs	r2, #0
 800747a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800747c:	4b0a      	ldr	r3, [pc, #40]	@ (80074a8 <vPortSetupTimerInterrupt+0x3c>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4a0a      	ldr	r2, [pc, #40]	@ (80074ac <vPortSetupTimerInterrupt+0x40>)
 8007482:	fba2 2303 	umull	r2, r3, r2, r3
 8007486:	099b      	lsrs	r3, r3, #6
 8007488:	4a09      	ldr	r2, [pc, #36]	@ (80074b0 <vPortSetupTimerInterrupt+0x44>)
 800748a:	3b01      	subs	r3, #1
 800748c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800748e:	4b04      	ldr	r3, [pc, #16]	@ (80074a0 <vPortSetupTimerInterrupt+0x34>)
 8007490:	2207      	movs	r2, #7
 8007492:	601a      	str	r2, [r3, #0]
}
 8007494:	bf00      	nop
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	e000e010 	.word	0xe000e010
 80074a4:	e000e018 	.word	0xe000e018
 80074a8:	2000005c 	.word	0x2000005c
 80074ac:	10624dd3 	.word	0x10624dd3
 80074b0:	e000e014 	.word	0xe000e014

080074b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80074b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80074c4 <vPortEnableVFP+0x10>
 80074b8:	6801      	ldr	r1, [r0, #0]
 80074ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80074be:	6001      	str	r1, [r0, #0]
 80074c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80074c2:	bf00      	nop
 80074c4:	e000ed88 	.word	0xe000ed88

080074c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80074ce:	f3ef 8305 	mrs	r3, IPSR
 80074d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2b0f      	cmp	r3, #15
 80074d8:	d915      	bls.n	8007506 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80074da:	4a18      	ldr	r2, [pc, #96]	@ (800753c <vPortValidateInterruptPriority+0x74>)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	781b      	ldrb	r3, [r3, #0]
 80074e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80074e4:	4b16      	ldr	r3, [pc, #88]	@ (8007540 <vPortValidateInterruptPriority+0x78>)
 80074e6:	781b      	ldrb	r3, [r3, #0]
 80074e8:	7afa      	ldrb	r2, [r7, #11]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d20b      	bcs.n	8007506 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f2:	f383 8811 	msr	BASEPRI, r3
 80074f6:	f3bf 8f6f 	isb	sy
 80074fa:	f3bf 8f4f 	dsb	sy
 80074fe:	607b      	str	r3, [r7, #4]
}
 8007500:	bf00      	nop
 8007502:	bf00      	nop
 8007504:	e7fd      	b.n	8007502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007506:	4b0f      	ldr	r3, [pc, #60]	@ (8007544 <vPortValidateInterruptPriority+0x7c>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800750e:	4b0e      	ldr	r3, [pc, #56]	@ (8007548 <vPortValidateInterruptPriority+0x80>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	429a      	cmp	r2, r3
 8007514:	d90b      	bls.n	800752e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751a:	f383 8811 	msr	BASEPRI, r3
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	603b      	str	r3, [r7, #0]
}
 8007528:	bf00      	nop
 800752a:	bf00      	nop
 800752c:	e7fd      	b.n	800752a <vPortValidateInterruptPriority+0x62>
	}
 800752e:	bf00      	nop
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	e000e3f0 	.word	0xe000e3f0
 8007540:	20001044 	.word	0x20001044
 8007544:	e000ed0c 	.word	0xe000ed0c
 8007548:	20001048 	.word	0x20001048

0800754c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b08a      	sub	sp, #40	@ 0x28
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007554:	2300      	movs	r3, #0
 8007556:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007558:	f7fe fc38 	bl	8005dcc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800755c:	4b5c      	ldr	r3, [pc, #368]	@ (80076d0 <pvPortMalloc+0x184>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007564:	f000 f924 	bl	80077b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007568:	4b5a      	ldr	r3, [pc, #360]	@ (80076d4 <pvPortMalloc+0x188>)
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4013      	ands	r3, r2
 8007570:	2b00      	cmp	r3, #0
 8007572:	f040 8095 	bne.w	80076a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01e      	beq.n	80075ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800757c:	2208      	movs	r2, #8
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4413      	add	r3, r2
 8007582:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	2b00      	cmp	r3, #0
 800758c:	d015      	beq.n	80075ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f023 0307 	bic.w	r3, r3, #7
 8007594:	3308      	adds	r3, #8
 8007596:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f003 0307 	and.w	r3, r3, #7
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00b      	beq.n	80075ba <pvPortMalloc+0x6e>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	617b      	str	r3, [r7, #20]
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	e7fd      	b.n	80075b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d06f      	beq.n	80076a0 <pvPortMalloc+0x154>
 80075c0:	4b45      	ldr	r3, [pc, #276]	@ (80076d8 <pvPortMalloc+0x18c>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	429a      	cmp	r2, r3
 80075c8:	d86a      	bhi.n	80076a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80075ca:	4b44      	ldr	r3, [pc, #272]	@ (80076dc <pvPortMalloc+0x190>)
 80075cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80075ce:	4b43      	ldr	r3, [pc, #268]	@ (80076dc <pvPortMalloc+0x190>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075d4:	e004      	b.n	80075e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80075da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	429a      	cmp	r2, r3
 80075e8:	d903      	bls.n	80075f2 <pvPortMalloc+0xa6>
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d1f1      	bne.n	80075d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80075f2:	4b37      	ldr	r3, [pc, #220]	@ (80076d0 <pvPortMalloc+0x184>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d051      	beq.n	80076a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80075fc:	6a3b      	ldr	r3, [r7, #32]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	2208      	movs	r2, #8
 8007602:	4413      	add	r3, r2
 8007604:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	6a3b      	ldr	r3, [r7, #32]
 800760c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800760e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	1ad2      	subs	r2, r2, r3
 8007616:	2308      	movs	r3, #8
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	429a      	cmp	r2, r3
 800761c:	d920      	bls.n	8007660 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800761e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4413      	add	r3, r2
 8007624:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	f003 0307 	and.w	r3, r3, #7
 800762c:	2b00      	cmp	r3, #0
 800762e:	d00b      	beq.n	8007648 <pvPortMalloc+0xfc>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	613b      	str	r3, [r7, #16]
}
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	1ad2      	subs	r2, r2, r3
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800765a:	69b8      	ldr	r0, [r7, #24]
 800765c:	f000 f90a 	bl	8007874 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007660:	4b1d      	ldr	r3, [pc, #116]	@ (80076d8 <pvPortMalloc+0x18c>)
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	1ad3      	subs	r3, r2, r3
 800766a:	4a1b      	ldr	r2, [pc, #108]	@ (80076d8 <pvPortMalloc+0x18c>)
 800766c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800766e:	4b1a      	ldr	r3, [pc, #104]	@ (80076d8 <pvPortMalloc+0x18c>)
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	4b1b      	ldr	r3, [pc, #108]	@ (80076e0 <pvPortMalloc+0x194>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d203      	bcs.n	8007682 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800767a:	4b17      	ldr	r3, [pc, #92]	@ (80076d8 <pvPortMalloc+0x18c>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a18      	ldr	r2, [pc, #96]	@ (80076e0 <pvPortMalloc+0x194>)
 8007680:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	4b13      	ldr	r3, [pc, #76]	@ (80076d4 <pvPortMalloc+0x188>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	431a      	orrs	r2, r3
 800768c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800768e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007692:	2200      	movs	r2, #0
 8007694:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007696:	4b13      	ldr	r3, [pc, #76]	@ (80076e4 <pvPortMalloc+0x198>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3301      	adds	r3, #1
 800769c:	4a11      	ldr	r2, [pc, #68]	@ (80076e4 <pvPortMalloc+0x198>)
 800769e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80076a0:	f7fe fba2 	bl	8005de8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	f003 0307 	and.w	r3, r3, #7
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00b      	beq.n	80076c6 <pvPortMalloc+0x17a>
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076b2:	f383 8811 	msr	BASEPRI, r3
 80076b6:	f3bf 8f6f 	isb	sy
 80076ba:	f3bf 8f4f 	dsb	sy
 80076be:	60fb      	str	r3, [r7, #12]
}
 80076c0:	bf00      	nop
 80076c2:	bf00      	nop
 80076c4:	e7fd      	b.n	80076c2 <pvPortMalloc+0x176>
	return pvReturn;
 80076c6:	69fb      	ldr	r3, [r7, #28]
}
 80076c8:	4618      	mov	r0, r3
 80076ca:	3728      	adds	r7, #40	@ 0x28
 80076cc:	46bd      	mov	sp, r7
 80076ce:	bd80      	pop	{r7, pc}
 80076d0:	20004c54 	.word	0x20004c54
 80076d4:	20004c68 	.word	0x20004c68
 80076d8:	20004c58 	.word	0x20004c58
 80076dc:	20004c4c 	.word	0x20004c4c
 80076e0:	20004c5c 	.word	0x20004c5c
 80076e4:	20004c60 	.word	0x20004c60

080076e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d04f      	beq.n	800779a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80076fa:	2308      	movs	r3, #8
 80076fc:	425b      	negs	r3, r3
 80076fe:	697a      	ldr	r2, [r7, #20]
 8007700:	4413      	add	r3, r2
 8007702:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	685a      	ldr	r2, [r3, #4]
 800770c:	4b25      	ldr	r3, [pc, #148]	@ (80077a4 <vPortFree+0xbc>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4013      	ands	r3, r2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10b      	bne.n	800772e <vPortFree+0x46>
	__asm volatile
 8007716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800771a:	f383 8811 	msr	BASEPRI, r3
 800771e:	f3bf 8f6f 	isb	sy
 8007722:	f3bf 8f4f 	dsb	sy
 8007726:	60fb      	str	r3, [r7, #12]
}
 8007728:	bf00      	nop
 800772a:	bf00      	nop
 800772c:	e7fd      	b.n	800772a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00b      	beq.n	800774e <vPortFree+0x66>
	__asm volatile
 8007736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800773a:	f383 8811 	msr	BASEPRI, r3
 800773e:	f3bf 8f6f 	isb	sy
 8007742:	f3bf 8f4f 	dsb	sy
 8007746:	60bb      	str	r3, [r7, #8]
}
 8007748:	bf00      	nop
 800774a:	bf00      	nop
 800774c:	e7fd      	b.n	800774a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	685a      	ldr	r2, [r3, #4]
 8007752:	4b14      	ldr	r3, [pc, #80]	@ (80077a4 <vPortFree+0xbc>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4013      	ands	r3, r2
 8007758:	2b00      	cmp	r3, #0
 800775a:	d01e      	beq.n	800779a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d11a      	bne.n	800779a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	685a      	ldr	r2, [r3, #4]
 8007768:	4b0e      	ldr	r3, [pc, #56]	@ (80077a4 <vPortFree+0xbc>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	43db      	mvns	r3, r3
 800776e:	401a      	ands	r2, r3
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007774:	f7fe fb2a 	bl	8005dcc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	685a      	ldr	r2, [r3, #4]
 800777c:	4b0a      	ldr	r3, [pc, #40]	@ (80077a8 <vPortFree+0xc0>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4413      	add	r3, r2
 8007782:	4a09      	ldr	r2, [pc, #36]	@ (80077a8 <vPortFree+0xc0>)
 8007784:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007786:	6938      	ldr	r0, [r7, #16]
 8007788:	f000 f874 	bl	8007874 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800778c:	4b07      	ldr	r3, [pc, #28]	@ (80077ac <vPortFree+0xc4>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	3301      	adds	r3, #1
 8007792:	4a06      	ldr	r2, [pc, #24]	@ (80077ac <vPortFree+0xc4>)
 8007794:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007796:	f7fe fb27 	bl	8005de8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800779a:	bf00      	nop
 800779c:	3718      	adds	r7, #24
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20004c68 	.word	0x20004c68
 80077a8:	20004c58 	.word	0x20004c58
 80077ac:	20004c64 	.word	0x20004c64

080077b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80077b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80077ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80077bc:	4b27      	ldr	r3, [pc, #156]	@ (800785c <prvHeapInit+0xac>)
 80077be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f003 0307 	and.w	r3, r3, #7
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d00c      	beq.n	80077e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	3307      	adds	r3, #7
 80077ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0307 	bic.w	r3, r3, #7
 80077d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80077d8:	68ba      	ldr	r2, [r7, #8]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	4a1f      	ldr	r2, [pc, #124]	@ (800785c <prvHeapInit+0xac>)
 80077e0:	4413      	add	r3, r2
 80077e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007860 <prvHeapInit+0xb0>)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80077ee:	4b1c      	ldr	r3, [pc, #112]	@ (8007860 <prvHeapInit+0xb0>)
 80077f0:	2200      	movs	r2, #0
 80077f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	4413      	add	r3, r2
 80077fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80077fc:	2208      	movs	r2, #8
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	1a9b      	subs	r3, r3, r2
 8007802:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f023 0307 	bic.w	r3, r3, #7
 800780a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	4a15      	ldr	r2, [pc, #84]	@ (8007864 <prvHeapInit+0xb4>)
 8007810:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007812:	4b14      	ldr	r3, [pc, #80]	@ (8007864 <prvHeapInit+0xb4>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2200      	movs	r2, #0
 8007818:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800781a:	4b12      	ldr	r3, [pc, #72]	@ (8007864 <prvHeapInit+0xb4>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2200      	movs	r2, #0
 8007820:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	1ad2      	subs	r2, r2, r3
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007830:	4b0c      	ldr	r3, [pc, #48]	@ (8007864 <prvHeapInit+0xb4>)
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4a0a      	ldr	r2, [pc, #40]	@ (8007868 <prvHeapInit+0xb8>)
 800783e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	4a09      	ldr	r2, [pc, #36]	@ (800786c <prvHeapInit+0xbc>)
 8007846:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007848:	4b09      	ldr	r3, [pc, #36]	@ (8007870 <prvHeapInit+0xc0>)
 800784a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800784e:	601a      	str	r2, [r3, #0]
}
 8007850:	bf00      	nop
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	2000104c 	.word	0x2000104c
 8007860:	20004c4c 	.word	0x20004c4c
 8007864:	20004c54 	.word	0x20004c54
 8007868:	20004c5c 	.word	0x20004c5c
 800786c:	20004c58 	.word	0x20004c58
 8007870:	20004c68 	.word	0x20004c68

08007874 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800787c:	4b28      	ldr	r3, [pc, #160]	@ (8007920 <prvInsertBlockIntoFreeList+0xac>)
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	e002      	b.n	8007888 <prvInsertBlockIntoFreeList+0x14>
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	60fb      	str	r3, [r7, #12]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	687a      	ldr	r2, [r7, #4]
 800788e:	429a      	cmp	r2, r3
 8007890:	d8f7      	bhi.n	8007882 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	4413      	add	r3, r2
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d108      	bne.n	80078b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	441a      	add	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	68ba      	ldr	r2, [r7, #8]
 80078c0:	441a      	add	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	429a      	cmp	r2, r3
 80078c8:	d118      	bne.n	80078fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	4b15      	ldr	r3, [pc, #84]	@ (8007924 <prvInsertBlockIntoFreeList+0xb0>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d00d      	beq.n	80078f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	685a      	ldr	r2, [r3, #4]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	441a      	add	r2, r3
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	e008      	b.n	8007904 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80078f2:	4b0c      	ldr	r3, [pc, #48]	@ (8007924 <prvInsertBlockIntoFreeList+0xb0>)
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	601a      	str	r2, [r3, #0]
 80078fa:	e003      	b.n	8007904 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	429a      	cmp	r2, r3
 800790a:	d002      	beq.n	8007912 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	687a      	ldr	r2, [r7, #4]
 8007910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007912:	bf00      	nop
 8007914:	3714      	adds	r7, #20
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	20004c4c 	.word	0x20004c4c
 8007924:	20004c54 	.word	0x20004c54

08007928 <sniprintf>:
 8007928:	b40c      	push	{r2, r3}
 800792a:	b530      	push	{r4, r5, lr}
 800792c:	4b17      	ldr	r3, [pc, #92]	@ (800798c <sniprintf+0x64>)
 800792e:	1e0c      	subs	r4, r1, #0
 8007930:	681d      	ldr	r5, [r3, #0]
 8007932:	b09d      	sub	sp, #116	@ 0x74
 8007934:	da08      	bge.n	8007948 <sniprintf+0x20>
 8007936:	238b      	movs	r3, #139	@ 0x8b
 8007938:	602b      	str	r3, [r5, #0]
 800793a:	f04f 30ff 	mov.w	r0, #4294967295
 800793e:	b01d      	add	sp, #116	@ 0x74
 8007940:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007944:	b002      	add	sp, #8
 8007946:	4770      	bx	lr
 8007948:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800794c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007950:	bf14      	ite	ne
 8007952:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007956:	4623      	moveq	r3, r4
 8007958:	9304      	str	r3, [sp, #16]
 800795a:	9307      	str	r3, [sp, #28]
 800795c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007960:	9002      	str	r0, [sp, #8]
 8007962:	9006      	str	r0, [sp, #24]
 8007964:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007968:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800796a:	ab21      	add	r3, sp, #132	@ 0x84
 800796c:	a902      	add	r1, sp, #8
 800796e:	4628      	mov	r0, r5
 8007970:	9301      	str	r3, [sp, #4]
 8007972:	f000 f9f9 	bl	8007d68 <_svfiprintf_r>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	bfbc      	itt	lt
 800797a:	238b      	movlt	r3, #139	@ 0x8b
 800797c:	602b      	strlt	r3, [r5, #0]
 800797e:	2c00      	cmp	r4, #0
 8007980:	d0dd      	beq.n	800793e <sniprintf+0x16>
 8007982:	9b02      	ldr	r3, [sp, #8]
 8007984:	2200      	movs	r2, #0
 8007986:	701a      	strb	r2, [r3, #0]
 8007988:	e7d9      	b.n	800793e <sniprintf+0x16>
 800798a:	bf00      	nop
 800798c:	2000006c 	.word	0x2000006c

08007990 <memset>:
 8007990:	4402      	add	r2, r0
 8007992:	4603      	mov	r3, r0
 8007994:	4293      	cmp	r3, r2
 8007996:	d100      	bne.n	800799a <memset+0xa>
 8007998:	4770      	bx	lr
 800799a:	f803 1b01 	strb.w	r1, [r3], #1
 800799e:	e7f9      	b.n	8007994 <memset+0x4>

080079a0 <_reclaim_reent>:
 80079a0:	4b29      	ldr	r3, [pc, #164]	@ (8007a48 <_reclaim_reent+0xa8>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4283      	cmp	r3, r0
 80079a6:	b570      	push	{r4, r5, r6, lr}
 80079a8:	4604      	mov	r4, r0
 80079aa:	d04b      	beq.n	8007a44 <_reclaim_reent+0xa4>
 80079ac:	69c3      	ldr	r3, [r0, #28]
 80079ae:	b1ab      	cbz	r3, 80079dc <_reclaim_reent+0x3c>
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	b16b      	cbz	r3, 80079d0 <_reclaim_reent+0x30>
 80079b4:	2500      	movs	r5, #0
 80079b6:	69e3      	ldr	r3, [r4, #28]
 80079b8:	68db      	ldr	r3, [r3, #12]
 80079ba:	5959      	ldr	r1, [r3, r5]
 80079bc:	2900      	cmp	r1, #0
 80079be:	d13b      	bne.n	8007a38 <_reclaim_reent+0x98>
 80079c0:	3504      	adds	r5, #4
 80079c2:	2d80      	cmp	r5, #128	@ 0x80
 80079c4:	d1f7      	bne.n	80079b6 <_reclaim_reent+0x16>
 80079c6:	69e3      	ldr	r3, [r4, #28]
 80079c8:	4620      	mov	r0, r4
 80079ca:	68d9      	ldr	r1, [r3, #12]
 80079cc:	f000 f878 	bl	8007ac0 <_free_r>
 80079d0:	69e3      	ldr	r3, [r4, #28]
 80079d2:	6819      	ldr	r1, [r3, #0]
 80079d4:	b111      	cbz	r1, 80079dc <_reclaim_reent+0x3c>
 80079d6:	4620      	mov	r0, r4
 80079d8:	f000 f872 	bl	8007ac0 <_free_r>
 80079dc:	6961      	ldr	r1, [r4, #20]
 80079de:	b111      	cbz	r1, 80079e6 <_reclaim_reent+0x46>
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 f86d 	bl	8007ac0 <_free_r>
 80079e6:	69e1      	ldr	r1, [r4, #28]
 80079e8:	b111      	cbz	r1, 80079f0 <_reclaim_reent+0x50>
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 f868 	bl	8007ac0 <_free_r>
 80079f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80079f2:	b111      	cbz	r1, 80079fa <_reclaim_reent+0x5a>
 80079f4:	4620      	mov	r0, r4
 80079f6:	f000 f863 	bl	8007ac0 <_free_r>
 80079fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079fc:	b111      	cbz	r1, 8007a04 <_reclaim_reent+0x64>
 80079fe:	4620      	mov	r0, r4
 8007a00:	f000 f85e 	bl	8007ac0 <_free_r>
 8007a04:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007a06:	b111      	cbz	r1, 8007a0e <_reclaim_reent+0x6e>
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 f859 	bl	8007ac0 <_free_r>
 8007a0e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007a10:	b111      	cbz	r1, 8007a18 <_reclaim_reent+0x78>
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 f854 	bl	8007ac0 <_free_r>
 8007a18:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007a1a:	b111      	cbz	r1, 8007a22 <_reclaim_reent+0x82>
 8007a1c:	4620      	mov	r0, r4
 8007a1e:	f000 f84f 	bl	8007ac0 <_free_r>
 8007a22:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007a24:	b111      	cbz	r1, 8007a2c <_reclaim_reent+0x8c>
 8007a26:	4620      	mov	r0, r4
 8007a28:	f000 f84a 	bl	8007ac0 <_free_r>
 8007a2c:	6a23      	ldr	r3, [r4, #32]
 8007a2e:	b14b      	cbz	r3, 8007a44 <_reclaim_reent+0xa4>
 8007a30:	4620      	mov	r0, r4
 8007a32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a36:	4718      	bx	r3
 8007a38:	680e      	ldr	r6, [r1, #0]
 8007a3a:	4620      	mov	r0, r4
 8007a3c:	f000 f840 	bl	8007ac0 <_free_r>
 8007a40:	4631      	mov	r1, r6
 8007a42:	e7bb      	b.n	80079bc <_reclaim_reent+0x1c>
 8007a44:	bd70      	pop	{r4, r5, r6, pc}
 8007a46:	bf00      	nop
 8007a48:	2000006c 	.word	0x2000006c

08007a4c <__errno>:
 8007a4c:	4b01      	ldr	r3, [pc, #4]	@ (8007a54 <__errno+0x8>)
 8007a4e:	6818      	ldr	r0, [r3, #0]
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	2000006c 	.word	0x2000006c

08007a58 <__libc_init_array>:
 8007a58:	b570      	push	{r4, r5, r6, lr}
 8007a5a:	4d0d      	ldr	r5, [pc, #52]	@ (8007a90 <__libc_init_array+0x38>)
 8007a5c:	4c0d      	ldr	r4, [pc, #52]	@ (8007a94 <__libc_init_array+0x3c>)
 8007a5e:	1b64      	subs	r4, r4, r5
 8007a60:	10a4      	asrs	r4, r4, #2
 8007a62:	2600      	movs	r6, #0
 8007a64:	42a6      	cmp	r6, r4
 8007a66:	d109      	bne.n	8007a7c <__libc_init_array+0x24>
 8007a68:	4d0b      	ldr	r5, [pc, #44]	@ (8007a98 <__libc_init_array+0x40>)
 8007a6a:	4c0c      	ldr	r4, [pc, #48]	@ (8007a9c <__libc_init_array+0x44>)
 8007a6c:	f000 fc66 	bl	800833c <_init>
 8007a70:	1b64      	subs	r4, r4, r5
 8007a72:	10a4      	asrs	r4, r4, #2
 8007a74:	2600      	movs	r6, #0
 8007a76:	42a6      	cmp	r6, r4
 8007a78:	d105      	bne.n	8007a86 <__libc_init_array+0x2e>
 8007a7a:	bd70      	pop	{r4, r5, r6, pc}
 8007a7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a80:	4798      	blx	r3
 8007a82:	3601      	adds	r6, #1
 8007a84:	e7ee      	b.n	8007a64 <__libc_init_array+0xc>
 8007a86:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a8a:	4798      	blx	r3
 8007a8c:	3601      	adds	r6, #1
 8007a8e:	e7f2      	b.n	8007a76 <__libc_init_array+0x1e>
 8007a90:	08008518 	.word	0x08008518
 8007a94:	08008518 	.word	0x08008518
 8007a98:	08008518 	.word	0x08008518
 8007a9c:	0800851c 	.word	0x0800851c

08007aa0 <__retarget_lock_acquire_recursive>:
 8007aa0:	4770      	bx	lr

08007aa2 <__retarget_lock_release_recursive>:
 8007aa2:	4770      	bx	lr

08007aa4 <memcpy>:
 8007aa4:	440a      	add	r2, r1
 8007aa6:	4291      	cmp	r1, r2
 8007aa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007aac:	d100      	bne.n	8007ab0 <memcpy+0xc>
 8007aae:	4770      	bx	lr
 8007ab0:	b510      	push	{r4, lr}
 8007ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ab6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aba:	4291      	cmp	r1, r2
 8007abc:	d1f9      	bne.n	8007ab2 <memcpy+0xe>
 8007abe:	bd10      	pop	{r4, pc}

08007ac0 <_free_r>:
 8007ac0:	b538      	push	{r3, r4, r5, lr}
 8007ac2:	4605      	mov	r5, r0
 8007ac4:	2900      	cmp	r1, #0
 8007ac6:	d041      	beq.n	8007b4c <_free_r+0x8c>
 8007ac8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007acc:	1f0c      	subs	r4, r1, #4
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	bfb8      	it	lt
 8007ad2:	18e4      	addlt	r4, r4, r3
 8007ad4:	f000 f8e0 	bl	8007c98 <__malloc_lock>
 8007ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b50 <_free_r+0x90>)
 8007ada:	6813      	ldr	r3, [r2, #0]
 8007adc:	b933      	cbnz	r3, 8007aec <_free_r+0x2c>
 8007ade:	6063      	str	r3, [r4, #4]
 8007ae0:	6014      	str	r4, [r2, #0]
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ae8:	f000 b8dc 	b.w	8007ca4 <__malloc_unlock>
 8007aec:	42a3      	cmp	r3, r4
 8007aee:	d908      	bls.n	8007b02 <_free_r+0x42>
 8007af0:	6820      	ldr	r0, [r4, #0]
 8007af2:	1821      	adds	r1, r4, r0
 8007af4:	428b      	cmp	r3, r1
 8007af6:	bf01      	itttt	eq
 8007af8:	6819      	ldreq	r1, [r3, #0]
 8007afa:	685b      	ldreq	r3, [r3, #4]
 8007afc:	1809      	addeq	r1, r1, r0
 8007afe:	6021      	streq	r1, [r4, #0]
 8007b00:	e7ed      	b.n	8007ade <_free_r+0x1e>
 8007b02:	461a      	mov	r2, r3
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	b10b      	cbz	r3, 8007b0c <_free_r+0x4c>
 8007b08:	42a3      	cmp	r3, r4
 8007b0a:	d9fa      	bls.n	8007b02 <_free_r+0x42>
 8007b0c:	6811      	ldr	r1, [r2, #0]
 8007b0e:	1850      	adds	r0, r2, r1
 8007b10:	42a0      	cmp	r0, r4
 8007b12:	d10b      	bne.n	8007b2c <_free_r+0x6c>
 8007b14:	6820      	ldr	r0, [r4, #0]
 8007b16:	4401      	add	r1, r0
 8007b18:	1850      	adds	r0, r2, r1
 8007b1a:	4283      	cmp	r3, r0
 8007b1c:	6011      	str	r1, [r2, #0]
 8007b1e:	d1e0      	bne.n	8007ae2 <_free_r+0x22>
 8007b20:	6818      	ldr	r0, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	6053      	str	r3, [r2, #4]
 8007b26:	4408      	add	r0, r1
 8007b28:	6010      	str	r0, [r2, #0]
 8007b2a:	e7da      	b.n	8007ae2 <_free_r+0x22>
 8007b2c:	d902      	bls.n	8007b34 <_free_r+0x74>
 8007b2e:	230c      	movs	r3, #12
 8007b30:	602b      	str	r3, [r5, #0]
 8007b32:	e7d6      	b.n	8007ae2 <_free_r+0x22>
 8007b34:	6820      	ldr	r0, [r4, #0]
 8007b36:	1821      	adds	r1, r4, r0
 8007b38:	428b      	cmp	r3, r1
 8007b3a:	bf04      	itt	eq
 8007b3c:	6819      	ldreq	r1, [r3, #0]
 8007b3e:	685b      	ldreq	r3, [r3, #4]
 8007b40:	6063      	str	r3, [r4, #4]
 8007b42:	bf04      	itt	eq
 8007b44:	1809      	addeq	r1, r1, r0
 8007b46:	6021      	streq	r1, [r4, #0]
 8007b48:	6054      	str	r4, [r2, #4]
 8007b4a:	e7ca      	b.n	8007ae2 <_free_r+0x22>
 8007b4c:	bd38      	pop	{r3, r4, r5, pc}
 8007b4e:	bf00      	nop
 8007b50:	20004db0 	.word	0x20004db0

08007b54 <sbrk_aligned>:
 8007b54:	b570      	push	{r4, r5, r6, lr}
 8007b56:	4e0f      	ldr	r6, [pc, #60]	@ (8007b94 <sbrk_aligned+0x40>)
 8007b58:	460c      	mov	r4, r1
 8007b5a:	6831      	ldr	r1, [r6, #0]
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	b911      	cbnz	r1, 8007b66 <sbrk_aligned+0x12>
 8007b60:	f000 fba6 	bl	80082b0 <_sbrk_r>
 8007b64:	6030      	str	r0, [r6, #0]
 8007b66:	4621      	mov	r1, r4
 8007b68:	4628      	mov	r0, r5
 8007b6a:	f000 fba1 	bl	80082b0 <_sbrk_r>
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	d103      	bne.n	8007b7a <sbrk_aligned+0x26>
 8007b72:	f04f 34ff 	mov.w	r4, #4294967295
 8007b76:	4620      	mov	r0, r4
 8007b78:	bd70      	pop	{r4, r5, r6, pc}
 8007b7a:	1cc4      	adds	r4, r0, #3
 8007b7c:	f024 0403 	bic.w	r4, r4, #3
 8007b80:	42a0      	cmp	r0, r4
 8007b82:	d0f8      	beq.n	8007b76 <sbrk_aligned+0x22>
 8007b84:	1a21      	subs	r1, r4, r0
 8007b86:	4628      	mov	r0, r5
 8007b88:	f000 fb92 	bl	80082b0 <_sbrk_r>
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	d1f2      	bne.n	8007b76 <sbrk_aligned+0x22>
 8007b90:	e7ef      	b.n	8007b72 <sbrk_aligned+0x1e>
 8007b92:	bf00      	nop
 8007b94:	20004dac 	.word	0x20004dac

08007b98 <_malloc_r>:
 8007b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b9c:	1ccd      	adds	r5, r1, #3
 8007b9e:	f025 0503 	bic.w	r5, r5, #3
 8007ba2:	3508      	adds	r5, #8
 8007ba4:	2d0c      	cmp	r5, #12
 8007ba6:	bf38      	it	cc
 8007ba8:	250c      	movcc	r5, #12
 8007baa:	2d00      	cmp	r5, #0
 8007bac:	4606      	mov	r6, r0
 8007bae:	db01      	blt.n	8007bb4 <_malloc_r+0x1c>
 8007bb0:	42a9      	cmp	r1, r5
 8007bb2:	d904      	bls.n	8007bbe <_malloc_r+0x26>
 8007bb4:	230c      	movs	r3, #12
 8007bb6:	6033      	str	r3, [r6, #0]
 8007bb8:	2000      	movs	r0, #0
 8007bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c94 <_malloc_r+0xfc>
 8007bc2:	f000 f869 	bl	8007c98 <__malloc_lock>
 8007bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8007bca:	461c      	mov	r4, r3
 8007bcc:	bb44      	cbnz	r4, 8007c20 <_malloc_r+0x88>
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4630      	mov	r0, r6
 8007bd2:	f7ff ffbf 	bl	8007b54 <sbrk_aligned>
 8007bd6:	1c43      	adds	r3, r0, #1
 8007bd8:	4604      	mov	r4, r0
 8007bda:	d158      	bne.n	8007c8e <_malloc_r+0xf6>
 8007bdc:	f8d8 4000 	ldr.w	r4, [r8]
 8007be0:	4627      	mov	r7, r4
 8007be2:	2f00      	cmp	r7, #0
 8007be4:	d143      	bne.n	8007c6e <_malloc_r+0xd6>
 8007be6:	2c00      	cmp	r4, #0
 8007be8:	d04b      	beq.n	8007c82 <_malloc_r+0xea>
 8007bea:	6823      	ldr	r3, [r4, #0]
 8007bec:	4639      	mov	r1, r7
 8007bee:	4630      	mov	r0, r6
 8007bf0:	eb04 0903 	add.w	r9, r4, r3
 8007bf4:	f000 fb5c 	bl	80082b0 <_sbrk_r>
 8007bf8:	4581      	cmp	r9, r0
 8007bfa:	d142      	bne.n	8007c82 <_malloc_r+0xea>
 8007bfc:	6821      	ldr	r1, [r4, #0]
 8007bfe:	1a6d      	subs	r5, r5, r1
 8007c00:	4629      	mov	r1, r5
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ffa6 	bl	8007b54 <sbrk_aligned>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d03a      	beq.n	8007c82 <_malloc_r+0xea>
 8007c0c:	6823      	ldr	r3, [r4, #0]
 8007c0e:	442b      	add	r3, r5
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	f8d8 3000 	ldr.w	r3, [r8]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	bb62      	cbnz	r2, 8007c74 <_malloc_r+0xdc>
 8007c1a:	f8c8 7000 	str.w	r7, [r8]
 8007c1e:	e00f      	b.n	8007c40 <_malloc_r+0xa8>
 8007c20:	6822      	ldr	r2, [r4, #0]
 8007c22:	1b52      	subs	r2, r2, r5
 8007c24:	d420      	bmi.n	8007c68 <_malloc_r+0xd0>
 8007c26:	2a0b      	cmp	r2, #11
 8007c28:	d917      	bls.n	8007c5a <_malloc_r+0xc2>
 8007c2a:	1961      	adds	r1, r4, r5
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	6025      	str	r5, [r4, #0]
 8007c30:	bf18      	it	ne
 8007c32:	6059      	strne	r1, [r3, #4]
 8007c34:	6863      	ldr	r3, [r4, #4]
 8007c36:	bf08      	it	eq
 8007c38:	f8c8 1000 	streq.w	r1, [r8]
 8007c3c:	5162      	str	r2, [r4, r5]
 8007c3e:	604b      	str	r3, [r1, #4]
 8007c40:	4630      	mov	r0, r6
 8007c42:	f000 f82f 	bl	8007ca4 <__malloc_unlock>
 8007c46:	f104 000b 	add.w	r0, r4, #11
 8007c4a:	1d23      	adds	r3, r4, #4
 8007c4c:	f020 0007 	bic.w	r0, r0, #7
 8007c50:	1ac2      	subs	r2, r0, r3
 8007c52:	bf1c      	itt	ne
 8007c54:	1a1b      	subne	r3, r3, r0
 8007c56:	50a3      	strne	r3, [r4, r2]
 8007c58:	e7af      	b.n	8007bba <_malloc_r+0x22>
 8007c5a:	6862      	ldr	r2, [r4, #4]
 8007c5c:	42a3      	cmp	r3, r4
 8007c5e:	bf0c      	ite	eq
 8007c60:	f8c8 2000 	streq.w	r2, [r8]
 8007c64:	605a      	strne	r2, [r3, #4]
 8007c66:	e7eb      	b.n	8007c40 <_malloc_r+0xa8>
 8007c68:	4623      	mov	r3, r4
 8007c6a:	6864      	ldr	r4, [r4, #4]
 8007c6c:	e7ae      	b.n	8007bcc <_malloc_r+0x34>
 8007c6e:	463c      	mov	r4, r7
 8007c70:	687f      	ldr	r7, [r7, #4]
 8007c72:	e7b6      	b.n	8007be2 <_malloc_r+0x4a>
 8007c74:	461a      	mov	r2, r3
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	42a3      	cmp	r3, r4
 8007c7a:	d1fb      	bne.n	8007c74 <_malloc_r+0xdc>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6053      	str	r3, [r2, #4]
 8007c80:	e7de      	b.n	8007c40 <_malloc_r+0xa8>
 8007c82:	230c      	movs	r3, #12
 8007c84:	6033      	str	r3, [r6, #0]
 8007c86:	4630      	mov	r0, r6
 8007c88:	f000 f80c 	bl	8007ca4 <__malloc_unlock>
 8007c8c:	e794      	b.n	8007bb8 <_malloc_r+0x20>
 8007c8e:	6005      	str	r5, [r0, #0]
 8007c90:	e7d6      	b.n	8007c40 <_malloc_r+0xa8>
 8007c92:	bf00      	nop
 8007c94:	20004db0 	.word	0x20004db0

08007c98 <__malloc_lock>:
 8007c98:	4801      	ldr	r0, [pc, #4]	@ (8007ca0 <__malloc_lock+0x8>)
 8007c9a:	f7ff bf01 	b.w	8007aa0 <__retarget_lock_acquire_recursive>
 8007c9e:	bf00      	nop
 8007ca0:	20004da8 	.word	0x20004da8

08007ca4 <__malloc_unlock>:
 8007ca4:	4801      	ldr	r0, [pc, #4]	@ (8007cac <__malloc_unlock+0x8>)
 8007ca6:	f7ff befc 	b.w	8007aa2 <__retarget_lock_release_recursive>
 8007caa:	bf00      	nop
 8007cac:	20004da8 	.word	0x20004da8

08007cb0 <__ssputs_r>:
 8007cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cb4:	688e      	ldr	r6, [r1, #8]
 8007cb6:	461f      	mov	r7, r3
 8007cb8:	42be      	cmp	r6, r7
 8007cba:	680b      	ldr	r3, [r1, #0]
 8007cbc:	4682      	mov	sl, r0
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	4690      	mov	r8, r2
 8007cc2:	d82d      	bhi.n	8007d20 <__ssputs_r+0x70>
 8007cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ccc:	d026      	beq.n	8007d1c <__ssputs_r+0x6c>
 8007cce:	6965      	ldr	r5, [r4, #20]
 8007cd0:	6909      	ldr	r1, [r1, #16]
 8007cd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007cd6:	eba3 0901 	sub.w	r9, r3, r1
 8007cda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007cde:	1c7b      	adds	r3, r7, #1
 8007ce0:	444b      	add	r3, r9
 8007ce2:	106d      	asrs	r5, r5, #1
 8007ce4:	429d      	cmp	r5, r3
 8007ce6:	bf38      	it	cc
 8007ce8:	461d      	movcc	r5, r3
 8007cea:	0553      	lsls	r3, r2, #21
 8007cec:	d527      	bpl.n	8007d3e <__ssputs_r+0x8e>
 8007cee:	4629      	mov	r1, r5
 8007cf0:	f7ff ff52 	bl	8007b98 <_malloc_r>
 8007cf4:	4606      	mov	r6, r0
 8007cf6:	b360      	cbz	r0, 8007d52 <__ssputs_r+0xa2>
 8007cf8:	6921      	ldr	r1, [r4, #16]
 8007cfa:	464a      	mov	r2, r9
 8007cfc:	f7ff fed2 	bl	8007aa4 <memcpy>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007d06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	6126      	str	r6, [r4, #16]
 8007d0e:	6165      	str	r5, [r4, #20]
 8007d10:	444e      	add	r6, r9
 8007d12:	eba5 0509 	sub.w	r5, r5, r9
 8007d16:	6026      	str	r6, [r4, #0]
 8007d18:	60a5      	str	r5, [r4, #8]
 8007d1a:	463e      	mov	r6, r7
 8007d1c:	42be      	cmp	r6, r7
 8007d1e:	d900      	bls.n	8007d22 <__ssputs_r+0x72>
 8007d20:	463e      	mov	r6, r7
 8007d22:	6820      	ldr	r0, [r4, #0]
 8007d24:	4632      	mov	r2, r6
 8007d26:	4641      	mov	r1, r8
 8007d28:	f000 faa8 	bl	800827c <memmove>
 8007d2c:	68a3      	ldr	r3, [r4, #8]
 8007d2e:	1b9b      	subs	r3, r3, r6
 8007d30:	60a3      	str	r3, [r4, #8]
 8007d32:	6823      	ldr	r3, [r4, #0]
 8007d34:	4433      	add	r3, r6
 8007d36:	6023      	str	r3, [r4, #0]
 8007d38:	2000      	movs	r0, #0
 8007d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d3e:	462a      	mov	r2, r5
 8007d40:	f000 fac6 	bl	80082d0 <_realloc_r>
 8007d44:	4606      	mov	r6, r0
 8007d46:	2800      	cmp	r0, #0
 8007d48:	d1e0      	bne.n	8007d0c <__ssputs_r+0x5c>
 8007d4a:	6921      	ldr	r1, [r4, #16]
 8007d4c:	4650      	mov	r0, sl
 8007d4e:	f7ff feb7 	bl	8007ac0 <_free_r>
 8007d52:	230c      	movs	r3, #12
 8007d54:	f8ca 3000 	str.w	r3, [sl]
 8007d58:	89a3      	ldrh	r3, [r4, #12]
 8007d5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d5e:	81a3      	strh	r3, [r4, #12]
 8007d60:	f04f 30ff 	mov.w	r0, #4294967295
 8007d64:	e7e9      	b.n	8007d3a <__ssputs_r+0x8a>
	...

08007d68 <_svfiprintf_r>:
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	4698      	mov	r8, r3
 8007d6e:	898b      	ldrh	r3, [r1, #12]
 8007d70:	061b      	lsls	r3, r3, #24
 8007d72:	b09d      	sub	sp, #116	@ 0x74
 8007d74:	4607      	mov	r7, r0
 8007d76:	460d      	mov	r5, r1
 8007d78:	4614      	mov	r4, r2
 8007d7a:	d510      	bpl.n	8007d9e <_svfiprintf_r+0x36>
 8007d7c:	690b      	ldr	r3, [r1, #16]
 8007d7e:	b973      	cbnz	r3, 8007d9e <_svfiprintf_r+0x36>
 8007d80:	2140      	movs	r1, #64	@ 0x40
 8007d82:	f7ff ff09 	bl	8007b98 <_malloc_r>
 8007d86:	6028      	str	r0, [r5, #0]
 8007d88:	6128      	str	r0, [r5, #16]
 8007d8a:	b930      	cbnz	r0, 8007d9a <_svfiprintf_r+0x32>
 8007d8c:	230c      	movs	r3, #12
 8007d8e:	603b      	str	r3, [r7, #0]
 8007d90:	f04f 30ff 	mov.w	r0, #4294967295
 8007d94:	b01d      	add	sp, #116	@ 0x74
 8007d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d9a:	2340      	movs	r3, #64	@ 0x40
 8007d9c:	616b      	str	r3, [r5, #20]
 8007d9e:	2300      	movs	r3, #0
 8007da0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da2:	2320      	movs	r3, #32
 8007da4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007da8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dac:	2330      	movs	r3, #48	@ 0x30
 8007dae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007f4c <_svfiprintf_r+0x1e4>
 8007db2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007db6:	f04f 0901 	mov.w	r9, #1
 8007dba:	4623      	mov	r3, r4
 8007dbc:	469a      	mov	sl, r3
 8007dbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dc2:	b10a      	cbz	r2, 8007dc8 <_svfiprintf_r+0x60>
 8007dc4:	2a25      	cmp	r2, #37	@ 0x25
 8007dc6:	d1f9      	bne.n	8007dbc <_svfiprintf_r+0x54>
 8007dc8:	ebba 0b04 	subs.w	fp, sl, r4
 8007dcc:	d00b      	beq.n	8007de6 <_svfiprintf_r+0x7e>
 8007dce:	465b      	mov	r3, fp
 8007dd0:	4622      	mov	r2, r4
 8007dd2:	4629      	mov	r1, r5
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	f7ff ff6b 	bl	8007cb0 <__ssputs_r>
 8007dda:	3001      	adds	r0, #1
 8007ddc:	f000 80a7 	beq.w	8007f2e <_svfiprintf_r+0x1c6>
 8007de0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007de2:	445a      	add	r2, fp
 8007de4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007de6:	f89a 3000 	ldrb.w	r3, [sl]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f000 809f 	beq.w	8007f2e <_svfiprintf_r+0x1c6>
 8007df0:	2300      	movs	r3, #0
 8007df2:	f04f 32ff 	mov.w	r2, #4294967295
 8007df6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dfa:	f10a 0a01 	add.w	sl, sl, #1
 8007dfe:	9304      	str	r3, [sp, #16]
 8007e00:	9307      	str	r3, [sp, #28]
 8007e02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e06:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e08:	4654      	mov	r4, sl
 8007e0a:	2205      	movs	r2, #5
 8007e0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e10:	484e      	ldr	r0, [pc, #312]	@ (8007f4c <_svfiprintf_r+0x1e4>)
 8007e12:	f7f8 f9ed 	bl	80001f0 <memchr>
 8007e16:	9a04      	ldr	r2, [sp, #16]
 8007e18:	b9d8      	cbnz	r0, 8007e52 <_svfiprintf_r+0xea>
 8007e1a:	06d0      	lsls	r0, r2, #27
 8007e1c:	bf44      	itt	mi
 8007e1e:	2320      	movmi	r3, #32
 8007e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e24:	0711      	lsls	r1, r2, #28
 8007e26:	bf44      	itt	mi
 8007e28:	232b      	movmi	r3, #43	@ 0x2b
 8007e2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8007e32:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e34:	d015      	beq.n	8007e62 <_svfiprintf_r+0xfa>
 8007e36:	9a07      	ldr	r2, [sp, #28]
 8007e38:	4654      	mov	r4, sl
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	f04f 0c0a 	mov.w	ip, #10
 8007e40:	4621      	mov	r1, r4
 8007e42:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e46:	3b30      	subs	r3, #48	@ 0x30
 8007e48:	2b09      	cmp	r3, #9
 8007e4a:	d94b      	bls.n	8007ee4 <_svfiprintf_r+0x17c>
 8007e4c:	b1b0      	cbz	r0, 8007e7c <_svfiprintf_r+0x114>
 8007e4e:	9207      	str	r2, [sp, #28]
 8007e50:	e014      	b.n	8007e7c <_svfiprintf_r+0x114>
 8007e52:	eba0 0308 	sub.w	r3, r0, r8
 8007e56:	fa09 f303 	lsl.w	r3, r9, r3
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	9304      	str	r3, [sp, #16]
 8007e5e:	46a2      	mov	sl, r4
 8007e60:	e7d2      	b.n	8007e08 <_svfiprintf_r+0xa0>
 8007e62:	9b03      	ldr	r3, [sp, #12]
 8007e64:	1d19      	adds	r1, r3, #4
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	9103      	str	r1, [sp, #12]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	bfbb      	ittet	lt
 8007e6e:	425b      	neglt	r3, r3
 8007e70:	f042 0202 	orrlt.w	r2, r2, #2
 8007e74:	9307      	strge	r3, [sp, #28]
 8007e76:	9307      	strlt	r3, [sp, #28]
 8007e78:	bfb8      	it	lt
 8007e7a:	9204      	strlt	r2, [sp, #16]
 8007e7c:	7823      	ldrb	r3, [r4, #0]
 8007e7e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e80:	d10a      	bne.n	8007e98 <_svfiprintf_r+0x130>
 8007e82:	7863      	ldrb	r3, [r4, #1]
 8007e84:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e86:	d132      	bne.n	8007eee <_svfiprintf_r+0x186>
 8007e88:	9b03      	ldr	r3, [sp, #12]
 8007e8a:	1d1a      	adds	r2, r3, #4
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	9203      	str	r2, [sp, #12]
 8007e90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e94:	3402      	adds	r4, #2
 8007e96:	9305      	str	r3, [sp, #20]
 8007e98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f5c <_svfiprintf_r+0x1f4>
 8007e9c:	7821      	ldrb	r1, [r4, #0]
 8007e9e:	2203      	movs	r2, #3
 8007ea0:	4650      	mov	r0, sl
 8007ea2:	f7f8 f9a5 	bl	80001f0 <memchr>
 8007ea6:	b138      	cbz	r0, 8007eb8 <_svfiprintf_r+0x150>
 8007ea8:	9b04      	ldr	r3, [sp, #16]
 8007eaa:	eba0 000a 	sub.w	r0, r0, sl
 8007eae:	2240      	movs	r2, #64	@ 0x40
 8007eb0:	4082      	lsls	r2, r0
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	3401      	adds	r4, #1
 8007eb6:	9304      	str	r3, [sp, #16]
 8007eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ebc:	4824      	ldr	r0, [pc, #144]	@ (8007f50 <_svfiprintf_r+0x1e8>)
 8007ebe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ec2:	2206      	movs	r2, #6
 8007ec4:	f7f8 f994 	bl	80001f0 <memchr>
 8007ec8:	2800      	cmp	r0, #0
 8007eca:	d036      	beq.n	8007f3a <_svfiprintf_r+0x1d2>
 8007ecc:	4b21      	ldr	r3, [pc, #132]	@ (8007f54 <_svfiprintf_r+0x1ec>)
 8007ece:	bb1b      	cbnz	r3, 8007f18 <_svfiprintf_r+0x1b0>
 8007ed0:	9b03      	ldr	r3, [sp, #12]
 8007ed2:	3307      	adds	r3, #7
 8007ed4:	f023 0307 	bic.w	r3, r3, #7
 8007ed8:	3308      	adds	r3, #8
 8007eda:	9303      	str	r3, [sp, #12]
 8007edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ede:	4433      	add	r3, r6
 8007ee0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ee2:	e76a      	b.n	8007dba <_svfiprintf_r+0x52>
 8007ee4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ee8:	460c      	mov	r4, r1
 8007eea:	2001      	movs	r0, #1
 8007eec:	e7a8      	b.n	8007e40 <_svfiprintf_r+0xd8>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	3401      	adds	r4, #1
 8007ef2:	9305      	str	r3, [sp, #20]
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	f04f 0c0a 	mov.w	ip, #10
 8007efa:	4620      	mov	r0, r4
 8007efc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f00:	3a30      	subs	r2, #48	@ 0x30
 8007f02:	2a09      	cmp	r2, #9
 8007f04:	d903      	bls.n	8007f0e <_svfiprintf_r+0x1a6>
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d0c6      	beq.n	8007e98 <_svfiprintf_r+0x130>
 8007f0a:	9105      	str	r1, [sp, #20]
 8007f0c:	e7c4      	b.n	8007e98 <_svfiprintf_r+0x130>
 8007f0e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f12:	4604      	mov	r4, r0
 8007f14:	2301      	movs	r3, #1
 8007f16:	e7f0      	b.n	8007efa <_svfiprintf_r+0x192>
 8007f18:	ab03      	add	r3, sp, #12
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	462a      	mov	r2, r5
 8007f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8007f58 <_svfiprintf_r+0x1f0>)
 8007f20:	a904      	add	r1, sp, #16
 8007f22:	4638      	mov	r0, r7
 8007f24:	f3af 8000 	nop.w
 8007f28:	1c42      	adds	r2, r0, #1
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	d1d6      	bne.n	8007edc <_svfiprintf_r+0x174>
 8007f2e:	89ab      	ldrh	r3, [r5, #12]
 8007f30:	065b      	lsls	r3, r3, #25
 8007f32:	f53f af2d 	bmi.w	8007d90 <_svfiprintf_r+0x28>
 8007f36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f38:	e72c      	b.n	8007d94 <_svfiprintf_r+0x2c>
 8007f3a:	ab03      	add	r3, sp, #12
 8007f3c:	9300      	str	r3, [sp, #0]
 8007f3e:	462a      	mov	r2, r5
 8007f40:	4b05      	ldr	r3, [pc, #20]	@ (8007f58 <_svfiprintf_r+0x1f0>)
 8007f42:	a904      	add	r1, sp, #16
 8007f44:	4638      	mov	r0, r7
 8007f46:	f000 f879 	bl	800803c <_printf_i>
 8007f4a:	e7ed      	b.n	8007f28 <_svfiprintf_r+0x1c0>
 8007f4c:	080084dc 	.word	0x080084dc
 8007f50:	080084e6 	.word	0x080084e6
 8007f54:	00000000 	.word	0x00000000
 8007f58:	08007cb1 	.word	0x08007cb1
 8007f5c:	080084e2 	.word	0x080084e2

08007f60 <_printf_common>:
 8007f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f64:	4616      	mov	r6, r2
 8007f66:	4698      	mov	r8, r3
 8007f68:	688a      	ldr	r2, [r1, #8]
 8007f6a:	690b      	ldr	r3, [r1, #16]
 8007f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f70:	4293      	cmp	r3, r2
 8007f72:	bfb8      	it	lt
 8007f74:	4613      	movlt	r3, r2
 8007f76:	6033      	str	r3, [r6, #0]
 8007f78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	460c      	mov	r4, r1
 8007f80:	b10a      	cbz	r2, 8007f86 <_printf_common+0x26>
 8007f82:	3301      	adds	r3, #1
 8007f84:	6033      	str	r3, [r6, #0]
 8007f86:	6823      	ldr	r3, [r4, #0]
 8007f88:	0699      	lsls	r1, r3, #26
 8007f8a:	bf42      	ittt	mi
 8007f8c:	6833      	ldrmi	r3, [r6, #0]
 8007f8e:	3302      	addmi	r3, #2
 8007f90:	6033      	strmi	r3, [r6, #0]
 8007f92:	6825      	ldr	r5, [r4, #0]
 8007f94:	f015 0506 	ands.w	r5, r5, #6
 8007f98:	d106      	bne.n	8007fa8 <_printf_common+0x48>
 8007f9a:	f104 0a19 	add.w	sl, r4, #25
 8007f9e:	68e3      	ldr	r3, [r4, #12]
 8007fa0:	6832      	ldr	r2, [r6, #0]
 8007fa2:	1a9b      	subs	r3, r3, r2
 8007fa4:	42ab      	cmp	r3, r5
 8007fa6:	dc26      	bgt.n	8007ff6 <_printf_common+0x96>
 8007fa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007fac:	6822      	ldr	r2, [r4, #0]
 8007fae:	3b00      	subs	r3, #0
 8007fb0:	bf18      	it	ne
 8007fb2:	2301      	movne	r3, #1
 8007fb4:	0692      	lsls	r2, r2, #26
 8007fb6:	d42b      	bmi.n	8008010 <_printf_common+0xb0>
 8007fb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007fbc:	4641      	mov	r1, r8
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	47c8      	blx	r9
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	d01e      	beq.n	8008004 <_printf_common+0xa4>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	6922      	ldr	r2, [r4, #16]
 8007fca:	f003 0306 	and.w	r3, r3, #6
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	bf02      	ittt	eq
 8007fd2:	68e5      	ldreq	r5, [r4, #12]
 8007fd4:	6833      	ldreq	r3, [r6, #0]
 8007fd6:	1aed      	subeq	r5, r5, r3
 8007fd8:	68a3      	ldr	r3, [r4, #8]
 8007fda:	bf0c      	ite	eq
 8007fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fe0:	2500      	movne	r5, #0
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	bfc4      	itt	gt
 8007fe6:	1a9b      	subgt	r3, r3, r2
 8007fe8:	18ed      	addgt	r5, r5, r3
 8007fea:	2600      	movs	r6, #0
 8007fec:	341a      	adds	r4, #26
 8007fee:	42b5      	cmp	r5, r6
 8007ff0:	d11a      	bne.n	8008028 <_printf_common+0xc8>
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	e008      	b.n	8008008 <_printf_common+0xa8>
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	4652      	mov	r2, sl
 8007ffa:	4641      	mov	r1, r8
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	47c8      	blx	r9
 8008000:	3001      	adds	r0, #1
 8008002:	d103      	bne.n	800800c <_printf_common+0xac>
 8008004:	f04f 30ff 	mov.w	r0, #4294967295
 8008008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800800c:	3501      	adds	r5, #1
 800800e:	e7c6      	b.n	8007f9e <_printf_common+0x3e>
 8008010:	18e1      	adds	r1, r4, r3
 8008012:	1c5a      	adds	r2, r3, #1
 8008014:	2030      	movs	r0, #48	@ 0x30
 8008016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800801a:	4422      	add	r2, r4
 800801c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008020:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008024:	3302      	adds	r3, #2
 8008026:	e7c7      	b.n	8007fb8 <_printf_common+0x58>
 8008028:	2301      	movs	r3, #1
 800802a:	4622      	mov	r2, r4
 800802c:	4641      	mov	r1, r8
 800802e:	4638      	mov	r0, r7
 8008030:	47c8      	blx	r9
 8008032:	3001      	adds	r0, #1
 8008034:	d0e6      	beq.n	8008004 <_printf_common+0xa4>
 8008036:	3601      	adds	r6, #1
 8008038:	e7d9      	b.n	8007fee <_printf_common+0x8e>
	...

0800803c <_printf_i>:
 800803c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008040:	7e0f      	ldrb	r7, [r1, #24]
 8008042:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008044:	2f78      	cmp	r7, #120	@ 0x78
 8008046:	4691      	mov	r9, r2
 8008048:	4680      	mov	r8, r0
 800804a:	460c      	mov	r4, r1
 800804c:	469a      	mov	sl, r3
 800804e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008052:	d807      	bhi.n	8008064 <_printf_i+0x28>
 8008054:	2f62      	cmp	r7, #98	@ 0x62
 8008056:	d80a      	bhi.n	800806e <_printf_i+0x32>
 8008058:	2f00      	cmp	r7, #0
 800805a:	f000 80d2 	beq.w	8008202 <_printf_i+0x1c6>
 800805e:	2f58      	cmp	r7, #88	@ 0x58
 8008060:	f000 80b9 	beq.w	80081d6 <_printf_i+0x19a>
 8008064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800806c:	e03a      	b.n	80080e4 <_printf_i+0xa8>
 800806e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008072:	2b15      	cmp	r3, #21
 8008074:	d8f6      	bhi.n	8008064 <_printf_i+0x28>
 8008076:	a101      	add	r1, pc, #4	@ (adr r1, 800807c <_printf_i+0x40>)
 8008078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800807c:	080080d5 	.word	0x080080d5
 8008080:	080080e9 	.word	0x080080e9
 8008084:	08008065 	.word	0x08008065
 8008088:	08008065 	.word	0x08008065
 800808c:	08008065 	.word	0x08008065
 8008090:	08008065 	.word	0x08008065
 8008094:	080080e9 	.word	0x080080e9
 8008098:	08008065 	.word	0x08008065
 800809c:	08008065 	.word	0x08008065
 80080a0:	08008065 	.word	0x08008065
 80080a4:	08008065 	.word	0x08008065
 80080a8:	080081e9 	.word	0x080081e9
 80080ac:	08008113 	.word	0x08008113
 80080b0:	080081a3 	.word	0x080081a3
 80080b4:	08008065 	.word	0x08008065
 80080b8:	08008065 	.word	0x08008065
 80080bc:	0800820b 	.word	0x0800820b
 80080c0:	08008065 	.word	0x08008065
 80080c4:	08008113 	.word	0x08008113
 80080c8:	08008065 	.word	0x08008065
 80080cc:	08008065 	.word	0x08008065
 80080d0:	080081ab 	.word	0x080081ab
 80080d4:	6833      	ldr	r3, [r6, #0]
 80080d6:	1d1a      	adds	r2, r3, #4
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6032      	str	r2, [r6, #0]
 80080dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080e4:	2301      	movs	r3, #1
 80080e6:	e09d      	b.n	8008224 <_printf_i+0x1e8>
 80080e8:	6833      	ldr	r3, [r6, #0]
 80080ea:	6820      	ldr	r0, [r4, #0]
 80080ec:	1d19      	adds	r1, r3, #4
 80080ee:	6031      	str	r1, [r6, #0]
 80080f0:	0606      	lsls	r6, r0, #24
 80080f2:	d501      	bpl.n	80080f8 <_printf_i+0xbc>
 80080f4:	681d      	ldr	r5, [r3, #0]
 80080f6:	e003      	b.n	8008100 <_printf_i+0xc4>
 80080f8:	0645      	lsls	r5, r0, #25
 80080fa:	d5fb      	bpl.n	80080f4 <_printf_i+0xb8>
 80080fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008100:	2d00      	cmp	r5, #0
 8008102:	da03      	bge.n	800810c <_printf_i+0xd0>
 8008104:	232d      	movs	r3, #45	@ 0x2d
 8008106:	426d      	negs	r5, r5
 8008108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800810c:	4859      	ldr	r0, [pc, #356]	@ (8008274 <_printf_i+0x238>)
 800810e:	230a      	movs	r3, #10
 8008110:	e011      	b.n	8008136 <_printf_i+0xfa>
 8008112:	6821      	ldr	r1, [r4, #0]
 8008114:	6833      	ldr	r3, [r6, #0]
 8008116:	0608      	lsls	r0, r1, #24
 8008118:	f853 5b04 	ldr.w	r5, [r3], #4
 800811c:	d402      	bmi.n	8008124 <_printf_i+0xe8>
 800811e:	0649      	lsls	r1, r1, #25
 8008120:	bf48      	it	mi
 8008122:	b2ad      	uxthmi	r5, r5
 8008124:	2f6f      	cmp	r7, #111	@ 0x6f
 8008126:	4853      	ldr	r0, [pc, #332]	@ (8008274 <_printf_i+0x238>)
 8008128:	6033      	str	r3, [r6, #0]
 800812a:	bf14      	ite	ne
 800812c:	230a      	movne	r3, #10
 800812e:	2308      	moveq	r3, #8
 8008130:	2100      	movs	r1, #0
 8008132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008136:	6866      	ldr	r6, [r4, #4]
 8008138:	60a6      	str	r6, [r4, #8]
 800813a:	2e00      	cmp	r6, #0
 800813c:	bfa2      	ittt	ge
 800813e:	6821      	ldrge	r1, [r4, #0]
 8008140:	f021 0104 	bicge.w	r1, r1, #4
 8008144:	6021      	strge	r1, [r4, #0]
 8008146:	b90d      	cbnz	r5, 800814c <_printf_i+0x110>
 8008148:	2e00      	cmp	r6, #0
 800814a:	d04b      	beq.n	80081e4 <_printf_i+0x1a8>
 800814c:	4616      	mov	r6, r2
 800814e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008152:	fb03 5711 	mls	r7, r3, r1, r5
 8008156:	5dc7      	ldrb	r7, [r0, r7]
 8008158:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800815c:	462f      	mov	r7, r5
 800815e:	42bb      	cmp	r3, r7
 8008160:	460d      	mov	r5, r1
 8008162:	d9f4      	bls.n	800814e <_printf_i+0x112>
 8008164:	2b08      	cmp	r3, #8
 8008166:	d10b      	bne.n	8008180 <_printf_i+0x144>
 8008168:	6823      	ldr	r3, [r4, #0]
 800816a:	07df      	lsls	r7, r3, #31
 800816c:	d508      	bpl.n	8008180 <_printf_i+0x144>
 800816e:	6923      	ldr	r3, [r4, #16]
 8008170:	6861      	ldr	r1, [r4, #4]
 8008172:	4299      	cmp	r1, r3
 8008174:	bfde      	ittt	le
 8008176:	2330      	movle	r3, #48	@ 0x30
 8008178:	f806 3c01 	strble.w	r3, [r6, #-1]
 800817c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008180:	1b92      	subs	r2, r2, r6
 8008182:	6122      	str	r2, [r4, #16]
 8008184:	f8cd a000 	str.w	sl, [sp]
 8008188:	464b      	mov	r3, r9
 800818a:	aa03      	add	r2, sp, #12
 800818c:	4621      	mov	r1, r4
 800818e:	4640      	mov	r0, r8
 8008190:	f7ff fee6 	bl	8007f60 <_printf_common>
 8008194:	3001      	adds	r0, #1
 8008196:	d14a      	bne.n	800822e <_printf_i+0x1f2>
 8008198:	f04f 30ff 	mov.w	r0, #4294967295
 800819c:	b004      	add	sp, #16
 800819e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	f043 0320 	orr.w	r3, r3, #32
 80081a8:	6023      	str	r3, [r4, #0]
 80081aa:	4833      	ldr	r0, [pc, #204]	@ (8008278 <_printf_i+0x23c>)
 80081ac:	2778      	movs	r7, #120	@ 0x78
 80081ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80081b2:	6823      	ldr	r3, [r4, #0]
 80081b4:	6831      	ldr	r1, [r6, #0]
 80081b6:	061f      	lsls	r7, r3, #24
 80081b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80081bc:	d402      	bmi.n	80081c4 <_printf_i+0x188>
 80081be:	065f      	lsls	r7, r3, #25
 80081c0:	bf48      	it	mi
 80081c2:	b2ad      	uxthmi	r5, r5
 80081c4:	6031      	str	r1, [r6, #0]
 80081c6:	07d9      	lsls	r1, r3, #31
 80081c8:	bf44      	itt	mi
 80081ca:	f043 0320 	orrmi.w	r3, r3, #32
 80081ce:	6023      	strmi	r3, [r4, #0]
 80081d0:	b11d      	cbz	r5, 80081da <_printf_i+0x19e>
 80081d2:	2310      	movs	r3, #16
 80081d4:	e7ac      	b.n	8008130 <_printf_i+0xf4>
 80081d6:	4827      	ldr	r0, [pc, #156]	@ (8008274 <_printf_i+0x238>)
 80081d8:	e7e9      	b.n	80081ae <_printf_i+0x172>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	f023 0320 	bic.w	r3, r3, #32
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	e7f6      	b.n	80081d2 <_printf_i+0x196>
 80081e4:	4616      	mov	r6, r2
 80081e6:	e7bd      	b.n	8008164 <_printf_i+0x128>
 80081e8:	6833      	ldr	r3, [r6, #0]
 80081ea:	6825      	ldr	r5, [r4, #0]
 80081ec:	6961      	ldr	r1, [r4, #20]
 80081ee:	1d18      	adds	r0, r3, #4
 80081f0:	6030      	str	r0, [r6, #0]
 80081f2:	062e      	lsls	r6, r5, #24
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	d501      	bpl.n	80081fc <_printf_i+0x1c0>
 80081f8:	6019      	str	r1, [r3, #0]
 80081fa:	e002      	b.n	8008202 <_printf_i+0x1c6>
 80081fc:	0668      	lsls	r0, r5, #25
 80081fe:	d5fb      	bpl.n	80081f8 <_printf_i+0x1bc>
 8008200:	8019      	strh	r1, [r3, #0]
 8008202:	2300      	movs	r3, #0
 8008204:	6123      	str	r3, [r4, #16]
 8008206:	4616      	mov	r6, r2
 8008208:	e7bc      	b.n	8008184 <_printf_i+0x148>
 800820a:	6833      	ldr	r3, [r6, #0]
 800820c:	1d1a      	adds	r2, r3, #4
 800820e:	6032      	str	r2, [r6, #0]
 8008210:	681e      	ldr	r6, [r3, #0]
 8008212:	6862      	ldr	r2, [r4, #4]
 8008214:	2100      	movs	r1, #0
 8008216:	4630      	mov	r0, r6
 8008218:	f7f7 ffea 	bl	80001f0 <memchr>
 800821c:	b108      	cbz	r0, 8008222 <_printf_i+0x1e6>
 800821e:	1b80      	subs	r0, r0, r6
 8008220:	6060      	str	r0, [r4, #4]
 8008222:	6863      	ldr	r3, [r4, #4]
 8008224:	6123      	str	r3, [r4, #16]
 8008226:	2300      	movs	r3, #0
 8008228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800822c:	e7aa      	b.n	8008184 <_printf_i+0x148>
 800822e:	6923      	ldr	r3, [r4, #16]
 8008230:	4632      	mov	r2, r6
 8008232:	4649      	mov	r1, r9
 8008234:	4640      	mov	r0, r8
 8008236:	47d0      	blx	sl
 8008238:	3001      	adds	r0, #1
 800823a:	d0ad      	beq.n	8008198 <_printf_i+0x15c>
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	079b      	lsls	r3, r3, #30
 8008240:	d413      	bmi.n	800826a <_printf_i+0x22e>
 8008242:	68e0      	ldr	r0, [r4, #12]
 8008244:	9b03      	ldr	r3, [sp, #12]
 8008246:	4298      	cmp	r0, r3
 8008248:	bfb8      	it	lt
 800824a:	4618      	movlt	r0, r3
 800824c:	e7a6      	b.n	800819c <_printf_i+0x160>
 800824e:	2301      	movs	r3, #1
 8008250:	4632      	mov	r2, r6
 8008252:	4649      	mov	r1, r9
 8008254:	4640      	mov	r0, r8
 8008256:	47d0      	blx	sl
 8008258:	3001      	adds	r0, #1
 800825a:	d09d      	beq.n	8008198 <_printf_i+0x15c>
 800825c:	3501      	adds	r5, #1
 800825e:	68e3      	ldr	r3, [r4, #12]
 8008260:	9903      	ldr	r1, [sp, #12]
 8008262:	1a5b      	subs	r3, r3, r1
 8008264:	42ab      	cmp	r3, r5
 8008266:	dcf2      	bgt.n	800824e <_printf_i+0x212>
 8008268:	e7eb      	b.n	8008242 <_printf_i+0x206>
 800826a:	2500      	movs	r5, #0
 800826c:	f104 0619 	add.w	r6, r4, #25
 8008270:	e7f5      	b.n	800825e <_printf_i+0x222>
 8008272:	bf00      	nop
 8008274:	080084ed 	.word	0x080084ed
 8008278:	080084fe 	.word	0x080084fe

0800827c <memmove>:
 800827c:	4288      	cmp	r0, r1
 800827e:	b510      	push	{r4, lr}
 8008280:	eb01 0402 	add.w	r4, r1, r2
 8008284:	d902      	bls.n	800828c <memmove+0x10>
 8008286:	4284      	cmp	r4, r0
 8008288:	4623      	mov	r3, r4
 800828a:	d807      	bhi.n	800829c <memmove+0x20>
 800828c:	1e43      	subs	r3, r0, #1
 800828e:	42a1      	cmp	r1, r4
 8008290:	d008      	beq.n	80082a4 <memmove+0x28>
 8008292:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800829a:	e7f8      	b.n	800828e <memmove+0x12>
 800829c:	4402      	add	r2, r0
 800829e:	4601      	mov	r1, r0
 80082a0:	428a      	cmp	r2, r1
 80082a2:	d100      	bne.n	80082a6 <memmove+0x2a>
 80082a4:	bd10      	pop	{r4, pc}
 80082a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80082aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80082ae:	e7f7      	b.n	80082a0 <memmove+0x24>

080082b0 <_sbrk_r>:
 80082b0:	b538      	push	{r3, r4, r5, lr}
 80082b2:	4d06      	ldr	r5, [pc, #24]	@ (80082cc <_sbrk_r+0x1c>)
 80082b4:	2300      	movs	r3, #0
 80082b6:	4604      	mov	r4, r0
 80082b8:	4608      	mov	r0, r1
 80082ba:	602b      	str	r3, [r5, #0]
 80082bc:	f7fa fe0e 	bl	8002edc <_sbrk>
 80082c0:	1c43      	adds	r3, r0, #1
 80082c2:	d102      	bne.n	80082ca <_sbrk_r+0x1a>
 80082c4:	682b      	ldr	r3, [r5, #0]
 80082c6:	b103      	cbz	r3, 80082ca <_sbrk_r+0x1a>
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	bd38      	pop	{r3, r4, r5, pc}
 80082cc:	20004da4 	.word	0x20004da4

080082d0 <_realloc_r>:
 80082d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082d4:	4680      	mov	r8, r0
 80082d6:	4615      	mov	r5, r2
 80082d8:	460c      	mov	r4, r1
 80082da:	b921      	cbnz	r1, 80082e6 <_realloc_r+0x16>
 80082dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082e0:	4611      	mov	r1, r2
 80082e2:	f7ff bc59 	b.w	8007b98 <_malloc_r>
 80082e6:	b92a      	cbnz	r2, 80082f4 <_realloc_r+0x24>
 80082e8:	f7ff fbea 	bl	8007ac0 <_free_r>
 80082ec:	2400      	movs	r4, #0
 80082ee:	4620      	mov	r0, r4
 80082f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082f4:	f000 f81a 	bl	800832c <_malloc_usable_size_r>
 80082f8:	4285      	cmp	r5, r0
 80082fa:	4606      	mov	r6, r0
 80082fc:	d802      	bhi.n	8008304 <_realloc_r+0x34>
 80082fe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008302:	d8f4      	bhi.n	80082ee <_realloc_r+0x1e>
 8008304:	4629      	mov	r1, r5
 8008306:	4640      	mov	r0, r8
 8008308:	f7ff fc46 	bl	8007b98 <_malloc_r>
 800830c:	4607      	mov	r7, r0
 800830e:	2800      	cmp	r0, #0
 8008310:	d0ec      	beq.n	80082ec <_realloc_r+0x1c>
 8008312:	42b5      	cmp	r5, r6
 8008314:	462a      	mov	r2, r5
 8008316:	4621      	mov	r1, r4
 8008318:	bf28      	it	cs
 800831a:	4632      	movcs	r2, r6
 800831c:	f7ff fbc2 	bl	8007aa4 <memcpy>
 8008320:	4621      	mov	r1, r4
 8008322:	4640      	mov	r0, r8
 8008324:	f7ff fbcc 	bl	8007ac0 <_free_r>
 8008328:	463c      	mov	r4, r7
 800832a:	e7e0      	b.n	80082ee <_realloc_r+0x1e>

0800832c <_malloc_usable_size_r>:
 800832c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008330:	1f18      	subs	r0, r3, #4
 8008332:	2b00      	cmp	r3, #0
 8008334:	bfbc      	itt	lt
 8008336:	580b      	ldrlt	r3, [r1, r0]
 8008338:	18c0      	addlt	r0, r0, r3
 800833a:	4770      	bx	lr

0800833c <_init>:
 800833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800833e:	bf00      	nop
 8008340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008342:	bc08      	pop	{r3}
 8008344:	469e      	mov	lr, r3
 8008346:	4770      	bx	lr

08008348 <_fini>:
 8008348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834a:	bf00      	nop
 800834c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800834e:	bc08      	pop	{r3}
 8008350:	469e      	mov	lr, r3
 8008352:	4770      	bx	lr
