# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_Controller_1.0/src/VGA_Controller.vhd" \
"../../../../../../Desktop/VGA_Controller_tb.vhd" \

# Do not sort compile order
nosort
