FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"UN$1$DS102350$I46$LE";
3"LE\I";
4"VCC\G";
5"DATA\I";
6"ASYNC_DELAY_OUT\I";
7"CLK\I";
8"VTT\G";
9"UN$1$10H124$I44$D";
10"ASYNC_DELAY_IN\I";
11"VCC\G";
12"GND\G";
%"10H124"
"1","(5250,950)","0","ecl","I44";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-100,100,50,-100"
SECTION"1";
"Y* \B"0;
"Q"6;
"D"9;
"C"11;
%"F06"
"1","(2875,1125)","0","ttl","I45";
MAX_DELAY"10000";
PACK_TYPE"SOIC"
CDS_LIB"ttl";
"A <SIZE-1..0>"3;
"Y <SIZE-1..0>* \B"2;
%"DS102350"
"1","(4325,900)","0","ttl","I46";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250";
"D/P2"5;
"CLK/P1"7;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"10;
"PS"4;
"MS"12;
"OUT"9;
"PWM"0;
"LE* \B"2;
%"RSMD0805"
"1","(5525,850)","1","resistors","I47";
;
$LOCATION"?"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"8;
"B<0>"6;
%"LED_PULSE"
"1","(5400,1375)","0","tubii_lib","I48";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"PULSE_IN"9;
%"RSMD0805"
"1","(3200,1275)","1","resistors","I49";
;
VALUE"499"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"2;
"B<0>"1;
END.
