$date
	Sun Oct 23 00:08:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#78692
b110 !
1"
#78694
b110 &
b110 %
1$
#78695
0"
#78698
b11 &
b11 %
#78702
b1010 &
b1010 %
#78706
b101 &
b101 %
#78710
b10000 &
b10000 %
#78714
b1000 &
b1000 %
#78718
b100 &
b100 %
#78722
b10 &
b10 %
#78726
b1 &
1#
b1 %
#78730
b0 &
b0 %
0#
0$
#1042185
b1100 !
1"
#1042186
b1100 &
b1100 %
1$
#1042187
0"
#1042190
b110 &
b110 %
#1042194
b11 &
b11 %
#1042198
b1010 &
b1010 %
#1042202
b101 &
b101 %
#1042206
b10000 &
b10000 %
#1042210
b1000 &
b1000 %
#1042214
b100 &
b100 %
#1042218
b10 &
b10 %
#1042222
b1 &
1#
b1 %
#1042226
b0 &
b0 %
0#
0$
#2044035
1"
#2044038
b1100 &
b1100 %
1$
#2044039
0"
#2044042
b110 &
b110 %
#2044046
b11 &
b11 %
#2044050
b1010 &
b1010 %
#2044054
b101 &
b101 %
#2044058
b10000 &
b10000 %
#2044062
b1000 &
b1000 %
#2044066
b100 &
b100 %
#2044070
b10 &
b10 %
#2044074
b1 &
b1 %
1#
#2044078
b0 &
0#
b0 %
0$
#4500012
