module sevenseg(input logic[3:0] data, output logic[6:0] segments);

always_comb
	case(data)
	//abc_defg
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	0: segmetns = 7'b111_1110;
	default: segments= 7'b000_0000;

endmodule
