git clone --depth 1 --no-tags https://github.com/HAS-USP/PCS3115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686786898
git clone --depth 1 --no-tags https://github.com/circuitpotato/32bit_ARMv3_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685934935
git clone --depth 1 --no-tags https://github.com/spurthimalode/1-8Demux_RTL-to-GDSII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688037263
git clone --depth 1 --no-tags https://github.com/Chia-Yu-Kuo/Hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689579048
git clone --depth 1 --no-tags https://github.com/Jytesh/DCD_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691416870
git clone --depth 1 --no-tags https://github.com/AliAhmed0000/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686200808
git clone --depth 1 --no-tags https://github.com/kimbeomjoon99/CSE3016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686542752
git clone --depth 1 --no-tags https://github.com/deepanshi919/8_bit_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685431980
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/binary_to_gray_code_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685459692
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685473145
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/ripple_carry_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685379823
git clone --depth 1 --no-tags https://github.com/yashasadi/pes_vending_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685893650
git clone --depth 1 --no-tags https://github.com/vishnupriyapesu/pes_usr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685906867
git clone --depth 1 --no-tags https://github.com/NandeeshaSwamy/pes_igc_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685915501
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/Synchronizers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689177687
git clone --depth 1 --no-tags https://github.com/TruongPNguyen/color-recognizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687769919
git clone --depth 1 --no-tags https://github.com/muxinyu1/buzzer-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687871932
git clone --depth 1 --no-tags https://github.com/nguyendaithien/COde_verilog_tham_khao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688563664
git clone --depth 1 --no-tags https://github.com/nanfangouyang/booth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687843695
git clone --depth 1 --no-tags https://github.com/mohamedelsayed14/GPU-Accelerator-3D-Graphics-Hardware-Accelerator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688367920
git clone --depth 1 --no-tags https://github.com/iyervarsha12/MIPS-4-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689369119
git clone --depth 1 --no-tags https://github.com/usman1515/tt05_my_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692216718
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/Lift_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691745575
git clone --depth 1 --no-tags https://github.com/PlywoodMonkey/CSEE4270-Design-of-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691692444
git clone --depth 1 --no-tags https://github.com/alexxandert/CarParkingSystem-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691724965
git clone --depth 1 --no-tags https://github.com/saisanwariya/pipeline-stalls-for-Fast-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691701438
git clone --depth 1 --no-tags https://github.com/changde0628/HDLbits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685436947
git clone --depth 1 --no-tags https://github.com/NishitaNJ/pes_R2_4BM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686079398
git clone --depth 1 --no-tags https://github.com/bharath19-gs/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686356082
git clone --depth 1 --no-tags https://github.com/Ayman-Mostafa2002/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684905286
git clone --depth 1 --no-tags https://github.com/SpeedyPetey/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687510469
git clone --depth 1 --no-tags https://github.com/rudra-101/8-bit-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687525365
git clone --depth 1 --no-tags https://github.com/YHK00103/CO-Lab3-Single-Cycle-CPU-Complete-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690087238
git clone --depth 1 --no-tags https://github.com/kirsjo/ECE128-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692132715
git clone --depth 1 --no-tags https://github.com/asaraf7/ULQC_LDO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692068377
git clone --depth 1 --no-tags https://github.com/jtremesay/openrail.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691173913
git clone --depth 1 --no-tags https://github.com/sinkanishk/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691166492
git clone --depth 1 --no-tags https://github.com/Vikas965164/8_Bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691199093
git clone --depth 1 --no-tags https://github.com/Abdelrhmankaram/Verilog-Car_Garage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689577701
git clone --depth 1 --no-tags https://github.com/Sharathsv08/mod-16-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690879447
git clone --depth 1 --no-tags https://github.com/aastha0603/32-Bit-Floating-Point-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685246381
git clone --depth 1 --no-tags https://github.com/stayhard0508/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689572935
git clone --depth 1 --no-tags https://github.com/OmniaMohamed12/Cache-Controller-Implementation-with-Write-Through-Policy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687112327
git clone --depth 1 --no-tags https://github.com/2uger/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686941496
git clone --depth 1 --no-tags https://github.com/Thumbs-up-emoji/DD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688325305
git clone --depth 1 --no-tags https://github.com/RajKohale/FPGAspeaks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685647025
git clone --depth 1 --no-tags https://github.com/vivek8904/pes_fmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685907747
git clone --depth 1 --no-tags https://github.com/0marAmr/Pipelined_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692445875
git clone --depth 1 --no-tags https://github.com/n4tlf/Quartus_Waveshare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691371327
git clone --depth 1 --no-tags https://github.com/YashChavda777/Decoder-2x4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691176839
git clone --depth 1 --no-tags https://github.com/Sarunesh/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691418905
git clone --depth 1 --no-tags https://github.com/9964ERESH/32-BIT--CARRY-LOOK-ADDER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691862945
git clone --depth 1 --no-tags https://github.com/roncedupon/Transformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692376282
git clone --depth 1 --no-tags https://github.com/psg-titech/apris-2023-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692042568
git clone --depth 1 --no-tags https://github.com/riscvsi/serverul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692085751
git clone --depth 1 --no-tags https://github.com/PrettyMisaka/gowin_fpga_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689509403
git clone --depth 1 --no-tags https://github.com/harshasus/hfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685219660
git clone --depth 1 --no-tags https://github.com/suchuankai/RISC-V-PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685780971
git clone --depth 1 --no-tags https://github.com/mauriya0202/pes_crc16_parallel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686003696
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/mips-32-bit-5-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685584158
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/twisted_ring_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685473884
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL--DAY-35.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685505031
git clone --depth 1 --no-tags https://github.com/PJM0213/Verilog_Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685380602
git clone --depth 1 --no-tags https://github.com/Hyunkil76/Velilog_Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686195128
git clone --depth 1 --no-tags https://github.com/valmyr/VeriRISC_CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686421687
git clone --depth 1 --no-tags https://github.com/sohamgokhale/Connect4-Scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688425534
git clone --depth 1 --no-tags https://github.com/dip-0011/divider_ckt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688624081
git clone --depth 1 --no-tags https://github.com/Omarafifi1/ALSU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686644708
git clone --depth 1 --no-tags https://github.com/Ibroad/My_Verilog_Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687286949
git clone --depth 1 --no-tags https://github.com/kgw08003/HDL_coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686967808
git clone --depth 1 --no-tags https://github.com/nrc2/SD_Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686504738
git clone --depth 1 --no-tags https://github.com/rabieifk/efabless_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689106125
git clone --depth 1 --no-tags https://github.com/Howie354/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689535437
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/Verilog_Classic_Problems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689591022
git clone --depth 1 --no-tags https://github.com/pkuligowski/riscv_tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689445804
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/moorenon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689655565
git clone --depth 1 --no-tags https://github.com/KATTA-00/RV32IM-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/689645140
git clone --depth 1 --no-tags https://github.com/Vijayn25/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690506871
git clone --depth 1 --no-tags https://github.com/R0B0T003/traffic_light_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690614479
git clone --depth 1 --no-tags https://github.com/urish/tt05-3x2-tiles-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/691026784
git clone --depth 1 --no-tags https://github.com/venkateshn19/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687162459
git clone --depth 1 --no-tags https://github.com/fuweiting/CO_Lab2_32-bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687619905
git clone --depth 1 --no-tags https://github.com/m0jks/corundum.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687619362
git clone --depth 1 --no-tags https://github.com/IUST-Computer-Organization/Spring-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688660754
git clone --depth 1 --no-tags https://github.com/aricneto/projeto-ihs-old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687766571
git clone --depth 1 --no-tags https://github.com/lhclbt/ECE4750lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687861417
git clone --depth 1 --no-tags https://github.com/IoannisIn/tt4_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/688005041
git clone --depth 1 --no-tags https://github.com/hard-won/Mapreduce_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687916485
git clone --depth 1 --no-tags https://github.com/byu-ecen522r-vlsi-cad/labs-jgoeders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/690211052
git clone --depth 1 --no-tags https://github.com/Kowarder/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692065283
git clone --depth 1 --no-tags https://github.com/p810105b/FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685845195
git clone --depth 1 --no-tags https://github.com/xmy01/xmy01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/687958400
git clone --depth 1 --no-tags https://github.com/Benisonpin/isp_cteTWLCEO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686838408
git clone --depth 1 --no-tags https://github.com/Gowda07/pes_smartlocksystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/686054081
