Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 15 14:23:16 2025
| Host         : BZ-ECE-BL-LAB01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sem_0_sem_example_control_sets_placed.rpt
| Design       : sem_0_sem_example
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           46 |
| Yes          | No                    | No                     |              60 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             218 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                            Enable Signal                            |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  icap_clk    | example_controller/inst/controller_kcpsm3/bank_sel_reg0             | example_controller/inst/orig.controller_instrom/sync_init       |                1 |              1 |         1.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/operand_select_mux_0_0[2] | example_controller/inst/orig.controller_instrom/sync_init       |                1 |              1 |         1.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/flag_enable               | example_controller/inst/orig.controller_instrom/sync_init       |                2 |              2 |         1.00 |
|  icap_clk    | example_controller/inst/controller_dbuffer/sta_ptr[10]_i_1_n_0      | example_controller/inst/orig.controller_instrom/sync_init       |                2 |              3 |         1.50 |
|  icap_clk    |                                                                     | example_ext/reset                                               |                1 |              5 |         5.00 |
|  icap_clk    |                                                                     | example_mon/example_mon_sipo/en_16_x_baud                       |                2 |              6 |         3.00 |
|  icap_clk    | example_ext/example_ext_byte/ce_q_ifd                               | example_ext/sync_init                                           |                1 |              7 |         7.00 |
|  icap_clk    | example_mon/example_mon_sipo/fifo_write                             |                                                                 |                2 |              8 |         4.00 |
|  icap_clk    |                                                                     | example_controller/inst/orig.controller_instrom/instruction[17] |                4 |              8 |         2.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/operand_select_mux_0_0[0] | example_controller/inst/orig.controller_instrom/sync_init       |                2 |              8 |         4.00 |
|  icap_clk    |                                                                     | example_controller/inst/controller_kcpsm3/sel_logical           |                2 |              8 |         4.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/operand_select_mux_0_0[1] | example_controller/inst/orig.controller_instrom/sync_init       |                1 |              8 |         8.00 |
|  icap_clk    | example_controller/inst/controller_dbuffer/end_ptr[7]_i_1_n_0       | example_controller/inst/orig.controller_instrom/sync_init       |                3 |              8 |         2.67 |
|  icap_clk    | example_controller/inst/controller_dbuffer/sta_ptr[7]_i_1_n_0       | example_controller/inst/orig.controller_instrom/sync_init       |                4 |              8 |         2.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/memory_enable             |                                                                 |                2 |              8 |         4.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/monitor_txwrite           |                                                                 |                2 |              8 |         4.00 |
|  icap_clk    | example_controller/inst/sel                                         | example_cfg/fecc_syndromevalid                                  |                3 |              8 |         2.67 |
|  icap_clk    | example_ext/dat_len[7]_i_1_n_0                                      | example_ext/sync_init                                           |                3 |              8 |         2.67 |
|  icap_clk    | example_ext/rx_mbox_src_write                                       | example_ext/sync_init                                           |                2 |              8 |         4.00 |
|  icap_clk    | example_ext/tx_mbox_src_write                                       | example_ext/sync_init                                           |                1 |              8 |         8.00 |
|  icap_clk    |                                                                     | example_controller/inst/controller_kcpsm3/sel_arith             |                3 |              9 |         3.00 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/not_t_state               |                                                                 |                3 |             10 |         3.33 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/E[0]                      | example_controller/inst/orig.controller_instrom/sync_init       |                6 |             14 |         2.33 |
|  icap_clk    | example_controller/inst/controller_kcpsm3/register_enable           |                                                                 |                2 |             16 |         8.00 |
|  icap_clk    | example_controller/inst/long_gap                                    |                                                                 |                6 |             17 |         2.83 |
|  icap_clk    | example_cfg/fecc_syndromevalid                                      | example_controller/inst/long_gap                                |                5 |             17 |         3.40 |
|  icap_clk    | example_cfg/fecc_syndromevalid                                      |                                                                 |                6 |             26 |         4.33 |
|  icap_clk    | example_mon/example_mon_sipo/en_16_x_baud                           |                                                                 |                9 |             32 |         3.56 |
|  icap_clk    | example_controller/inst/errinj_ego0                                 | example_controller/inst/orig.controller_instrom/sync_init       |                9 |             40 |         4.44 |
|  icap_clk    |                                                                     | example_controller/inst/orig.controller_instrom/sync_init       |               17 |             43 |         2.53 |
|  icap_clk    |                                                                     | example_ext/sync_init                                           |               17 |             63 |         3.71 |
|  icap_clk    | example_controller/inst/first_ecc_event                             | example_controller/inst/orig.controller_instrom/sync_init       |               25 |             69 |         2.76 |
|  icap_clk    |                                                                     |                                                                 |               30 |             83 |         2.77 |
+--------------+---------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


