{"cells":[{"name":{"_data_":"example1","_wellknowntype_":"string"},"views":[{"name":{"_data_":"schematic","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1667845578219,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1667844673669,"_wellknowntype_":"int64"}},{"file":{"_data_":"sch.oa","_wellknowntype_":"string"},"time":{"_data_":1667844673675,"_wellknowntype_":"int64"}}]}]},{"name":{"_data_":"lowpassfilter","_wellknowntype_":"string"},"views":[]}],"name":{"_data_":"lowpassfilter_seyyedmohammadsalehi_lib","_wellknowntype_":"string"},"version":{"_data_":1.0,"_wellknowntype_":"double"}}