<!DOCTYPE html>
<html>
<head>
    <meta charset="utf-8">
    <meta name="description" content="PCI_EXPRESS_CAPABILITY - NtDoc, the native NT API online documentation">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <title>PCI_EXPRESS_CAPABILITY - NtDoc</title>
    <link rel="apple-touch-icon" sizes="180x180" href="icons/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="icons/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="icons/favicon-16x16.png">
    <link rel="manifest" href="icons/site.webmanifest">
    <link rel="mask-icon" href="icons/safari-pinned-tab.svg" color="#5bbad5">
    <meta name="msapplication-TileColor" content="#da532c">
    <meta name="msapplication-config" content="icons/browserconfig.xml">
    <meta name="theme-color" content="#ffffff">
    <noscript id="dark-mode-toggle-stylesheets">
        <link rel="stylesheet" href="modules/water-2.1.1-light.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/water-2.1.1-dark.css" media="(prefers-color-scheme: dark)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github.ntdoc.min.css" media="(prefers-color-scheme: light)">
        <link rel="stylesheet" href="modules/highlight.js/styles/github-dark-dimmed.ntdoc.min.css" media="(prefers-color-scheme: dark)">
    </noscript>
    <script src="dark-mode-toggle-stylesheets-loader.min.js"></script>
    <link rel="stylesheet" href="modules/virtual-select/virtual-select.css">
    <link rel="stylesheet" href="ntdoc.css">
    <noscript>
        <link rel="stylesheet" href="ntdoc-noscript.css">
    </noscript>
</head>
<body>
    <header>
        <a href="."><img class="ntdoc-title-logo" src="logo.png" alt="logo"></a>
        <h1 class="ntdoc-title">
            PCI_EXPRESS_CAPABILITY - NtDoc
        </h1>
        <div class="ntdoc-subtitle">
            Native API online documentation, based on the System Informer
            (formerly Process Hacker) <a target="_blank"
            href="https://github.com/winsiderss/systeminformer/tree/master/phnt">phnt
            headers</a>
        </div>
        <div id="ntdoc-search-select"></div>
    </header>
    <div class="ntdoc-code-elements">
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// miniport.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef struct _PCI_EXPRESS_CAPABILITY {
  <a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a>                    Header;
  <a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a>          ExpressCapabilities;
  <a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a>   DeviceCapabilities;
  <a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a>        DeviceControl;
  <a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a>         DeviceStatus;
  <a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a>     LinkCapabilities;
  <a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a>          LinkControl;
  <a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a>           LinkStatus;
  <a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a>     SlotCapabilities;
  <a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a>          SlotControl;
  <a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a>           SlotStatus;
  <a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a>          RootControl;
  <a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a>     RootCapabilities;
  <a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a>           RootStatus;
  PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER DeviceCapabilities2;
  PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER      DeviceControl2;
  PCI_EXPRESS_DEVICE_STATUS_2_REGISTER       DeviceStatus2;
  <a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a>   LinkCapabilities2;
  <a href="pci_express_link_control_2_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_2_REGISTER {&#10;  struct {&#10;    USHORT TargetLinkSpeed : 4;&#10;    USHORT Rsvd4_15 : 12;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_2_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_2_REGISTER;">PCI_EXPRESS_LINK_CONTROL_2_REGISTER</a>        LinkControl2;
  <a href="pci_express_link_status_2_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_2_REGISTER {&#10;  struct {&#10;    USHORT Rsvd0_15 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_2_REGISTER, *PPCI_EXPRESS_LINK_STATUS_2_REGISTER;">PCI_EXPRESS_LINK_STATUS_2_REGISTER</a>         LinkStatus2;
} PCI_EXPRESS_CAPABILITY, *PPCI_EXPRESS_CAPABILITY;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_capability">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
<div class="ntdoc-code-element">
<pre class="ntdoc-code-pre"><code class="ntdoc-code"><span class="ntdoc-code-header language-cpp">// ntddk.h

</span><span class="ntdoc-code-intro language-cpp"></span><span class="ntdoc-code-body language-cpp">typedef struct _PCI_EXPRESS_CAPABILITY {
  <a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a>                    Header;
  <a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a>          ExpressCapabilities;
  <a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a>   DeviceCapabilities;
  <a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a>        DeviceControl;
  <a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a>         DeviceStatus;
  <a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a>     LinkCapabilities;
  <a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a>          LinkControl;
  <a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a>           LinkStatus;
  <a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a>     SlotCapabilities;
  <a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a>          SlotControl;
  <a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a>           SlotStatus;
  <a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a>          RootControl;
  <a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a>     RootCapabilities;
  <a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a>           RootStatus;
  PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER DeviceCapabilities2;
  PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER      DeviceControl2;
  PCI_EXPRESS_DEVICE_STATUS_2_REGISTER       DeviceStatus2;
  <a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a>   LinkCapabilities2;
  <a href="pci_express_link_control_2_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_2_REGISTER {&#10;  struct {&#10;    USHORT TargetLinkSpeed : 4;&#10;    USHORT Rsvd4_15 : 12;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_2_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_2_REGISTER;">PCI_EXPRESS_LINK_CONTROL_2_REGISTER</a>        LinkControl2;
  <a href="pci_express_link_status_2_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_2_REGISTER {&#10;  struct {&#10;    USHORT Rsvd0_15 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_2_REGISTER, *PPCI_EXPRESS_LINK_STATUS_2_REGISTER;">PCI_EXPRESS_LINK_STATUS_2_REGISTER</a>         LinkStatus2;
} PCI_EXPRESS_CAPABILITY, *PPCI_EXPRESS_CAPABILITY;</span><span class="ntdoc-code-footer language-cpp"></span><span class="ntdoc-code-links"><hr><a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_capability">View the official Windows Driver Kit DDI reference</a></span></code></pre></div>
</div>
<div class="ntdoc-descriptions">
<div class="ntdoc-description-title">
<h1>NtDoc</h1>
</div>
<div class="ntdoc-description">
<div class="ntdoc-description-none">
<p>No description available.</p>
</div>
<div class="ntdoc-description-links">
<a target="_blank" href="https://github.com/m417z/ntdoc/blob/main/descriptions/pci_express_capability.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-miniport-_pci_express_capability)</h1>
</div>
<div class="ntdoc-description ntdoc-description-selected">
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_CAPABILITY</strong> structure describes a PCI Express (PCIe) capability structure.</p>
<h2>Members</h2>
<h3><code>Header</code></h3>
<p>A <strong><a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a></strong> structure that describes the PCI capabilities header of the PCIe capability structure.</p>
<h3><code>ExpressCapabilities</code></h3>
<p>A <strong><a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a></strong> structure that describes the PCIe capabilities register of the PCIe capability structure.</p>
<h3><code>DeviceCapabilities</code></h3>
<p>A <strong><a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a></strong> structure that describes the PCIe device capabilities register of the PCIe capability structure.</p>
<h3><code>DeviceControl</code></h3>
<p>A <strong><a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a></strong> structure that describes the PCIe device control register of the PCIe capability structure.</p>
<h3><code>DeviceStatus</code></h3>
<p>A <strong><a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a></strong> structure that describes the PCIe device status register of the PCIe capability structure.</p>
<h3><code>LinkCapabilities</code></h3>
<p>A <strong><a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a></strong> structure that describes the PCIe link capabilities register of the PCIe capability structure.</p>
<h3><code>LinkControl</code></h3>
<p>A <strong><a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a></strong> structure that describes the PCIe link control register of the PCIe capability structure.</p>
<h3><code>LinkStatus</code></h3>
<p>A <strong><a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a></strong> structure that describes the PCIe link status register of the PCIe capability structure.</p>
<h3><code>SlotCapabilities</code></h3>
<p>A <strong><a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a></strong> structure that describes the PCIe slot capabilities register of the PCIe capability structure.</p>
<h3><code>SlotControl</code></h3>
<p>A <strong><a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a></strong> structure that describes the PCIe slot control register of the PCIe capability structure.</p>
<h3><code>SlotStatus</code></h3>
<p>A <strong><a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a></strong> structure that describes the PCIe slot status register of the PCIe capability structure.</p>
<h3><code>RootControl</code></h3>
<p>A <strong><a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a></strong> structure that describes the PCIe root control register of the PCIe capability structure.</p>
<h3><code>RootCapabilities</code></h3>
<p>A <strong><a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a></strong> structure that describes the PCIe root capabilities register of the PCIe capability structure.</p>
<h3><code>RootStatus</code></h3>
<p>A <strong><a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a></strong> structure that describes the PCIe root status register of the PCIe capability structure.</p>
<h3><code>DeviceCapabilities2</code></h3>
<p>A <strong>PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER</strong> structure that describes the PCIe device capabilities 2 register of the PCIe capability structure.</p>
<h3><code>DeviceControl2</code></h3>
<p>A <strong>PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER</strong> structure that describes the PCIe device control 2 register of the PCIe capability structure.</p>
<h3><code>DeviceStatus2</code></h3>
<p>A <strong>PCI_EXPRESS_DEVICE_STATUS_2_REGISTER</strong> structure that describes the PCIe device status 2 register of the PCIe capability structure.</p>
<h3><code>LinkCapabilities2</code></h3>
<p>Defines the <strong><a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a></strong> member <strong>LinkCapabilities2</strong>.</p>
<h3><code>LinkControl2</code></h3>
<p>Defines the <strong><a href="pci_express_link_control_2_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_2_REGISTER {&#10;  struct {&#10;    USHORT TargetLinkSpeed : 4;&#10;    USHORT Rsvd4_15 : 12;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_2_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_2_REGISTER;">PCI_EXPRESS_LINK_CONTROL_2_REGISTER</a></strong> member <strong>LinkControl2</strong>.</p>
<h3><code>LinkStatus2</code></h3>
<p>Defines the <strong><a href="pci_express_link_status_2_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_2_REGISTER {&#10;  struct {&#10;    USHORT Rsvd0_15 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_2_REGISTER, *PPCI_EXPRESS_LINK_STATUS_2_REGISTER;">PCI_EXPRESS_LINK_STATUS_2_REGISTER</a></strong> member <strong>LinkStatus2</strong>.</p>
<h2>Remarks</h2>
<p>For additional information about the PCIe capability structure, see the <a rel="noopener" target="_blank" href="https://pcisig.com/specifications/pciexpress">PCI Express Specification</a>.</p>
<h2>See also</h2>
<p><strong><a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a></strong></p>
<p><strong><a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a></strong></p>
<p><strong><a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a></strong></p>
<p><strong><a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a></strong></p>
<p><strong><a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a></strong></p>
<p><strong><a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a></strong></p>
<p><strong><a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a></strong></p>
<p><strong><a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a></strong></p>
<p><strong><a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a></strong></p>
<p><strong><a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a></strong></p>
<p><strong><a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a></strong></p>
<p><strong><a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a></strong></p>
<p><strong><a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a></strong></p>
<p><strong><a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a></strong></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/miniport/ns-miniport-_pci_express_capability">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/miniport/ns-miniport-_pci_express_capability.md">Edit description on GitHub</a>
</div>
</div>
<div class="ntdoc-description-title">
<h1>Windows Driver Kit DDI reference (ns-ntddk-_pci_express_capability)</h1>
</div>
<div class="ntdoc-description">
<h2>Description</h2>
<p>The <strong>PCI_EXPRESS_CAPABILITY</strong> structure describes a PCI Express (PCIe) capability structure.</p>
<h2>Members</h2>
<h3><code>Header</code></h3>
<p>A <a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a> structure that describes the PCI capabilities header of the PCIe capability structure.</p>
<h3><code>ExpressCapabilities</code></h3>
<p>A <a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a> structure that describes the PCIe capabilities register of the PCIe capability structure.</p>
<h3><code>DeviceCapabilities</code></h3>
<p>A <a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a> structure that describes the PCIe device capabilities register of the PCIe capability structure.</p>
<h3><code>DeviceControl</code></h3>
<p>A <a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a> structure that describes the PCIe device control register of the PCIe capability structure.</p>
<h3><code>DeviceStatus</code></h3>
<p>A <a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a> structure that describes the PCIe device status register of the PCIe capability structure.</p>
<h3><code>LinkCapabilities</code></h3>
<p>A <a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a> structure that describes the PCIe link capabilities register of the PCIe capability structure.</p>
<h3><code>LinkControl</code></h3>
<p>A <a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a> structure that describes the PCIe link control register of the PCIe capability structure.</p>
<h3><code>LinkStatus</code></h3>
<p>A <a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a> structure that describes the PCIe link status register of the PCIe capability structure.</p>
<h3><code>SlotCapabilities</code></h3>
<p>A <a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a> structure that describes the PCIe slot capabilities register of the PCIe capability structure.</p>
<h3><code>SlotControl</code></h3>
<p>A <a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a> structure that describes the PCIe slot control register of the PCIe capability structure.</p>
<h3><code>SlotStatus</code></h3>
<p>A <a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a> structure that describes the PCIe slot status register of the PCIe capability structure.</p>
<h3><code>RootControl</code></h3>
<p>A <a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a> structure that describes the PCIe root control register of the PCIe capability structure.</p>
<h3><code>RootCapabilities</code></h3>
<p>A <a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a> structure that describes the PCIe root capabilities register of the PCIe capability structure.</p>
<h3><code>RootStatus</code></h3>
<p>A <a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a> structure that describes the PCIe root status register of the PCIe capability structure.</p>
<h3><code>DeviceCapabilities2</code></h3>
<p>Defines the <strong>PCI_EXPRESS_DEVICE_CAPABILITIES_2_REGISTER</strong> member <strong>DeviceCapabilities2</strong>.</p>
<h3><code>DeviceControl2</code></h3>
<p>Defines the <strong>PCI_EXPRESS_DEVICE_CONTROL_2_REGISTER</strong> member <strong>DeviceControl2</strong>.</p>
<h3><code>DeviceStatus2</code></h3>
<p>Defines the <strong>PCI_EXPRESS_DEVICE_STATUS_2_REGISTER</strong> member <strong>DeviceStatus2</strong>.</p>
<h3><code>LinkCapabilities2</code></h3>
<p>A <a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a> structure that describes the PCIe link capabilities 2 register of the PCIe capability structure, extending the PCIe link capabilities register.</p>
<h3><code>LinkControl2</code></h3>
<p>A <a href="pci_express_link_control_2_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_2_REGISTER {&#10;  struct {&#10;    USHORT TargetLinkSpeed : 4;&#10;    USHORT Rsvd4_15 : 12;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_2_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_2_REGISTER;">PCI_EXPRESS_LINK_CONTROL_2_REGISTER</a> structure that describes the PCIe link control 2 register of the PCIe capability structure, extending the PCIe link control register.</p>
<h3><code>LinkStatus2</code></h3>
<p>A <a href="pci_express_link_status_2_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_2_REGISTER {&#10;  struct {&#10;    USHORT Rsvd0_15 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_2_REGISTER, *PPCI_EXPRESS_LINK_STATUS_2_REGISTER;">PCI_EXPRESS_LINK_STATUS_2_REGISTER</a> structure that describes the PCIe link status 2 register of the PCIe capability structure, extending the PCIe link status register.</p>
<h2>Remarks</h2>
<p>For additional information about the PCIe capability structure, see the <a rel="noopener" target="_blank" href="https://pcisig.com/specifications/pciexpress/">PCI Express Specification</a>.</p>
<h2>See also</h2>
<p><a href="pci_express_device_capabilities_register" title="typedef union _PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaxPayloadSizeSupported : 3;&#10;    ULONG PhantomFunctionsSupported : 2;&#10;    ULONG ExtendedTagSupported : 1;&#10;    ULONG L0sAcceptableLatency : 3;&#10;    ULONG L1AcceptableLatency : 3;&#10;    ULONG Undefined : 3;&#10;    ULONG RoleBasedErrorReporting : 1;&#10;    ULONG Rsvd1 : 2;&#10;    ULONG CapturedSlotPowerLimit : 8;&#10;    ULONG CapturedSlotPowerLimitScale : 2;&#10;    ULONG FunctionLevelResetCapability : 1;&#10;    ULONG Rsvd2 : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER, *PPCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER;">PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER</a></p>
<p><a href="pci_express_link_capabilities_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG MaximumLinkSpeed : 4;&#10;    ULONG MaximumLinkWidth : 6;&#10;    ULONG ActiveStatePMSupport : 2;&#10;    ULONG L0sExitLatency : 3;&#10;    ULONG L1ExitLatency : 3;&#10;    ULONG ClockPowerManagement : 1;&#10;    ULONG SurpriseDownErrorReportingCapable : 1;&#10;    ULONG DataLinkLayerActiveReportingCapable : 1;&#10;    ULONG LinkBandwidthNotificationCapability : 1;&#10;    ULONG AspmOptionalityCompliance : 1;&#10;    ULONG Rsvd : 1;&#10;    ULONG PortNumber : 8;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_REGISTER</a></p>
<p><a href="pci_express_root_capabilities_register" title="typedef union _PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CRSSoftwareVisibility : 1;&#10;    USHORT Rsvd : 15;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_ROOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_ROOT_CAPABILITIES_REGISTER</a></p>
<p><a href="pci_express_root_status_register" title="typedef union _PCI_EXPRESS_ROOT_STATUS_REGISTER {&#10;  struct {&#10;    ULONG PMERequestorId : 16;&#10;    ULONG PMEStatus : 1;&#10;    ULONG PMEPending : 1;&#10;    ULONG Rsvd : 14;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_ROOT_STATUS_REGISTER, *PPCI_EXPRESS_ROOT_STATUS_REGISTER;">PCI_EXPRESS_ROOT_STATUS_REGISTER</a></p>
<p><a href="pci_express_root_control_register" title="typedef union _PCI_EXPRESS_ROOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableSerrEnable : 1;&#10;    USHORT NonFatalSerrEnable : 1;&#10;    USHORT FatalSerrEnable : 1;&#10;    USHORT PMEInterruptEnable : 1;&#10;    USHORT CRSSoftwareVisibilityEnable : 1;&#10;    USHORT Rsvd : 11;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_ROOT_CONTROL_REGISTER, *PPCI_EXPRESS_ROOT_CONTROL_REGISTER;">PCI_EXPRESS_ROOT_CONTROL_REGISTER</a></p>
<p><a href="pci_express_device_control_register" title="typedef union _PCI_EXPRESS_DEVICE_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorEnable : 1;&#10;    USHORT NonFatalErrorEnable : 1;&#10;    USHORT FatalErrorEnable : 1;&#10;    USHORT UnsupportedRequestErrorEnable : 1;&#10;    USHORT EnableRelaxedOrder : 1;&#10;    USHORT MaxPayloadSize : 3;&#10;    USHORT ExtendedTagEnable : 1;&#10;    USHORT PhantomFunctionsEnable : 1;&#10;    USHORT AuxPowerEnable : 1;&#10;    USHORT NoSnoopEnable : 1;&#10;    USHORT MaxReadRequestSize : 3;&#10;    USHORT BridgeConfigRetryEnable : 1;&#10;  } DUMMYSTRUCTNAME;&#10;  struct {&#10;    USHORT InitiateFunctionLevelReset : 1;&#10;  } DUMMYSTRUCTNAME2;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_CONTROL_REGISTER, *PPCI_EXPRESS_DEVICE_CONTROL_REGISTER;">PCI_EXPRESS_DEVICE_CONTROL_REGISTER</a></p>
<p><a href="pci_express_device_status_register" title="typedef union _PCI_EXPRESS_DEVICE_STATUS_REGISTER {&#10;  struct {&#10;    USHORT CorrectableErrorDetected : 1;&#10;    USHORT NonFatalErrorDetected : 1;&#10;    USHORT FatalErrorDetected : 1;&#10;    USHORT UnsupportedRequestDetected : 1;&#10;    USHORT AuxPowerDetected : 1;&#10;    USHORT TransactionsPending : 1;&#10;    USHORT Rsvd : 10;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_DEVICE_STATUS_REGISTER, *PPCI_EXPRESS_DEVICE_STATUS_REGISTER;">PCI_EXPRESS_DEVICE_STATUS_REGISTER</a></p>
<p><a href="pci_express_capabilities_register" title="typedef union _PCI_EXPRESS_CAPABILITIES_REGISTER {&#10;  struct {&#10;    USHORT CapabilityVersion : 4;&#10;    USHORT DeviceType : 4;&#10;    USHORT SlotImplemented : 1;&#10;    USHORT InterruptMessageNumber : 5;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_CAPABILITIES_REGISTER, *PPCI_EXPRESS_CAPABILITIES_REGISTER;">PCI_EXPRESS_CAPABILITIES_REGISTER</a></p>
<p><a href="pci_capabilities_header" title="typedef struct _PCI_CAPABILITIES_HEADER {&#10;  UCHAR CapabilityID;&#10;  UCHAR Next;&#10;} PCI_CAPABILITIES_HEADER, *PPCI_CAPABILITIES_HEADER;">PCI_CAPABILITIES_HEADER</a></p>
<p><a href="pci_express_slot_capabilities_register" title="typedef union _PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER {&#10;  struct {&#10;    ULONG AttentionButtonPresent : 1;&#10;    ULONG PowerControllerPresent : 1;&#10;    ULONG MRLSensorPresent : 1;&#10;    ULONG AttentionIndicatorPresent : 1;&#10;    ULONG PowerIndicatorPresent : 1;&#10;    ULONG HotPlugSurprise : 1;&#10;    ULONG HotPlugCapable : 1;&#10;    ULONG SlotPowerLimit : 8;&#10;    ULONG SlotPowerLimitScale : 2;&#10;    ULONG ElectromechanicalLockPresent : 1;&#10;    ULONG NoCommandCompletedSupport : 1;&#10;    ULONG PhysicalSlotNumber : 13;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER, *PPCI_EXPRESS_SLOT_CAPABILITIES_REGISTER;">PCI_EXPRESS_SLOT_CAPABILITIES_REGISTER</a></p>
<p><a href="pci_express_link_status_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_REGISTER {&#10;  struct {&#10;    USHORT LinkSpeed : 4;&#10;    USHORT LinkWidth : 6;&#10;    USHORT Undefined : 1;&#10;    USHORT LinkTraining : 1;&#10;    USHORT SlotClockConfig : 1;&#10;    USHORT DataLinkLayerActive : 1;&#10;    USHORT Rsvd : 2;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_REGISTER, *PPCI_EXPRESS_LINK_STATUS_REGISTER;">PCI_EXPRESS_LINK_STATUS_REGISTER</a></p>
<p><a href="pci_express_slot_control_register" title="typedef union _PCI_EXPRESS_SLOT_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonEnable : 1;&#10;    USHORT PowerFaultDetectEnable : 1;&#10;    USHORT MRLSensorEnable : 1;&#10;    USHORT PresenceDetectEnable : 1;&#10;    USHORT CommandCompletedEnable : 1;&#10;    USHORT HotPlugInterruptEnable : 1;&#10;    USHORT AttentionIndicatorControl : 2;&#10;    USHORT PowerIndicatorControl : 2;&#10;    USHORT PowerControllerControl : 1;&#10;    USHORT ElectromechanicalLockControl : 1;&#10;    USHORT DataLinkStateChangeEnable : 1;&#10;    USHORT Rsvd : 3;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_CONTROL_REGISTER, *PPCI_EXPRESS_SLOT_CONTROL_REGISTER;">PCI_EXPRESS_SLOT_CONTROL_REGISTER</a></p>
<p><a href="pci_express_link_control_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_REGISTER {&#10;  struct {&#10;    USHORT ActiveStatePMControl : 2;&#10;    USHORT Rsvd1 : 1;&#10;    USHORT ReadCompletionBoundary : 1;&#10;    USHORT LinkDisable : 1;&#10;    USHORT RetrainLink : 1;&#10;    USHORT CommonClockConfig : 1;&#10;    USHORT ExtendedSynch : 1;&#10;    USHORT EnableClockPowerManagement : 1;&#10;    USHORT Rsvd2 : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_REGISTER;">PCI_EXPRESS_LINK_CONTROL_REGISTER</a></p>
<p><a href="pci_express_slot_status_register" title="typedef union _PCI_EXPRESS_SLOT_STATUS_REGISTER {&#10;  struct {&#10;    USHORT AttentionButtonPressed : 1;&#10;    USHORT PowerFaultDetected : 1;&#10;    USHORT MRLSensorChanged : 1;&#10;    USHORT PresenceDetectChanged : 1;&#10;    USHORT CommandCompleted : 1;&#10;    USHORT MRLSensorState : 1;&#10;    USHORT PresenceDetectState : 1;&#10;    USHORT ElectromechanicalLockEngaged : 1;&#10;    USHORT DataLinkStateChanged : 1;&#10;    USHORT Rsvd : 7;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_SLOT_STATUS_REGISTER, *PPCI_EXPRESS_SLOT_STATUS_REGISTER;">PCI_EXPRESS_SLOT_STATUS_REGISTER</a></p>
<p><a href="pci_express_link_capabilities_2_register" title="typedef union _PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER {&#10;  struct {&#10;    ULONG Rsvd0 : 1;&#10;    ULONG SupportedLinkSpeedsVector : 7;&#10;    ULONG Rsvd8_31 : 24;&#10;  } DUMMYSTRUCTNAME;&#10;  ULONG  AsULONG;&#10;} PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER, *PPCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER;">PCI_EXPRESS_LINK_CAPABILITIES_2_REGISTER</a></p>
<p><a href="pci_express_link_control_2_register" title="typedef union _PCI_EXPRESS_LINK_CONTROL_2_REGISTER {&#10;  struct {&#10;    USHORT TargetLinkSpeed : 4;&#10;    USHORT Rsvd4_15 : 12;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_CONTROL_2_REGISTER, *PPCI_EXPRESS_LINK_CONTROL_2_REGISTER;">PCI_EXPRESS_LINK_CONTROL_2_REGISTER</a></p>
<p><a href="pci_express_link_status_2_register" title="typedef union _PCI_EXPRESS_LINK_STATUS_2_REGISTER {&#10;  struct {&#10;    USHORT Rsvd0_15 : 16;&#10;  } DUMMYSTRUCTNAME;&#10;  USHORT AsUSHORT;&#10;} PCI_EXPRESS_LINK_STATUS_2_REGISTER, *PPCI_EXPRESS_LINK_STATUS_2_REGISTER;">PCI_EXPRESS_LINK_STATUS_2_REGISTER</a></p>
<hr>
<div class="ntdoc-description-links">
<p>
<a target="_blank" href="https://learn.microsoft.com/windows-hardware/drivers/ddi/ntddk/ns-ntddk-_pci_express_capability">View the official Windows Driver Kit DDI reference</a>
</p>
<a target="_blank" href="https://github.com/MicrosoftDocs/windows-driver-docs-ddi/blob/staging/wdk-ddi-src/content/ntddk/ns-ntddk-_pci_express_capability.md">Edit description on GitHub</a>
</div>
</div>
</div>

    <!-- For sticky footer: https://stackoverflow.com/a/34146411 -->
    <div class="spacer"></div>
    <footer>
        By <a href="https://m417z.com/" target="_blank" rel="noopener">m417z</a> &bull;
        content by <a href="https://github.com/diversenok" target="_blank" rel="noopener">diversenok</a> &bull;
        <a href="https://github.com/m417z/ntdoc" target="_blank" rel="noopener">GitHub repository</a> &bull;
        <dark-mode-toggle permanent></dark-mode-toggle>
    </footer>
    <!-- Google tag (gtag.js) -->
    <script async src="https://www.googletagmanager.com/gtag/js?id=G-YWF4NP61SX"></script>
    <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-YWF4NP61SX');
    </script>
    <script src="modules/jquery-3.7.0.min.js"></script>
    <script src="modules/q-1.5.1.js"></script>
    <script src="modules/virtual-select/virtual-select-jquery.min.js"></script>
    <script src="modules/popper-2.11.8.min.js"></script>
    <script src="modules/tippy-6.3.7.min.js"></script>
    <script src="modules/anchor-5.0.0.min.js"></script>
    <script src="modules/highlight.js/highlight.min.js"></script>
    <script type="module" src="modules/dark-mode-toggle-0.14.6.min.mjs"></script>
    <script src="ntdoc.js"></script>
</body>
</html>
