read_verilog -r /home/xiangchenmeng/rtl/pyflattenverilog/tests/regression/usb_phy/unflatten/usb_phy.v
set_top usb_phy
read_verilog -i /home/xiangchenmeng/rtl/pyflattenverilog/tests/regression/usb_phy/flatten/res.v
set_top usb_phy
verify
exit