#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct  1 18:42:03 2017
# Process ID: 17471
# Current directory: /home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1
# Command line: vivado -log En_Dec_8b10b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source En_Dec_8b10b.tcl
# Log file: /home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/En_Dec_8b10b.vds
# Journal file: /home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source En_Dec_8b10b.tcl -notrace
Command: synth_design -top En_Dec_8b10b -part xa7a100tfgg484-2I
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/ip/Inv_DPlus/Inv_DPlus.xci
/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/ip/Inv_KPlus/Inv_KPlus.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1153.832 ; gain = 54.992 ; free physical = 10485 ; free virtual = 28130
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'En_Dec_8b10b' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:22]
INFO: [Synth 8-3491] module 'Inv_Ch' declared at '/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_Ch_stub.vhdl:5' bound to instance 'Ins_DCh' of component 'Inv_Ch' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Inv_Ch' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_Ch_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Inv_DPlus' declared at '/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_DPlus_stub.vhdl:5' bound to instance 'Ins_Dplus' of component 'Inv_Dplus' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Inv_DPlus' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_DPlus_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Inv_KPlus' declared at '/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_KPlus_stub.vhdl:5' bound to instance 'Ins_Kplus' of component 'Inv_Kplus' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Inv_KPlus' [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/realtime/Inv_KPlus_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'En_Dec_8b10b' (1#1) [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.srcs/sources_1/new/Dec_8b10b.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.332 ; gain = 95.492 ; free physical = 10493 ; free virtual = 28138
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1194.332 ; gain = 95.492 ; free physical = 10494 ; free virtual = 28139
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a100tfgg484-2I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp7/Inv_Ch_in_context.xdc] for cell 'Ins_DCh'
Finished Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp7/Inv_Ch_in_context.xdc] for cell 'Ins_DCh'
Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp9/Inv_DPlus_in_context.xdc] for cell 'Ins_Dplus'
Finished Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp9/Inv_DPlus_in_context.xdc] for cell 'Ins_Dplus'
Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp11/Inv_KPlus_in_context.xdc] for cell 'Ins_Kplus'
Finished Parsing XDC File [/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/.Xil/Vivado-17471-Fede-Toshiba/dcp11/Inv_KPlus_in_context.xdc] for cell 'Ins_Kplus'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.176 ; gain = 0.000 ; free physical = 10162 ; free virtual = 27808
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10320 ; free virtual = 27966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tfgg484-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10320 ; free virtual = 27966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Ins_DCh. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Dplus. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Ins_Kplus. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10322 ; free virtual = 27967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10313 ; free virtual = 27959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module En_Dec_8b10b 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10303 ; free virtual = 27950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10179 ; free virtual = 27826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1489.176 ; gain = 390.336 ; free physical = 10179 ; free virtual = 27826
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10179 ; free virtual = 27825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Inv_Ch        |         1|
|2     |Inv_DPlus     |         1|
|3     |Inv_KPlus     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |Inv_Ch_bbox    |     1|
|2     |Inv_DPlus_bbox |     1|
|3     |Inv_KPlus_bbox |     1|
|4     |LUT1           |     1|
|5     |LUT2           |     4|
|6     |LUT3           |     4|
|7     |LUT4           |     1|
|8     |LUT6           |     3|
|9     |IBUF           |    10|
|10    |OBUF           |    11|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1497.184 ; gain = 398.344 ; free physical = 10178 ; free virtual = 27825
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1497.184 ; gain = 103.500 ; free physical = 10231 ; free virtual = 27878
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1497.191 ; gain = 398.344 ; free physical = 10231 ; free virtual = 27878
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1505.184 ; gain = 418.934 ; free physical = 10198 ; free virtual = 27845
INFO: [Common 17-1381] The checkpoint '/home/fede/GIT/Jaquenod/Modulo11/Guia/ISE/Actividad_11_2_2/Dec_8b10b/Dec_8b10b.runs/synth_1/En_Dec_8b10b.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1529.195 ; gain = 0.000 ; free physical = 10198 ; free virtual = 27845
INFO: [Common 17-206] Exiting Vivado at Sun Oct  1 18:42:35 2017...
