/*
 * Copyright (c) 2015-2020, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

/ {
	tegra_pwm1: pwm@3280000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x3280000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x0>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM1>,
		       <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>,
		       <&bpmp_clks TEGRA194_CLK_CLK_M>;
		clock-names = "pwm", "parent", "slow-parent";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM1>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm2: pwm@3290000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x3290000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x1>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM2>;
		clock-names = "pwm";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM2>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm3: pwm@32a0000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x32a0000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x2>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM3>;
		clock-names = "pwm";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM3>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm4: pwm@c340000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0xc340000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x3>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM4>,
			<&bpmp_clks TEGRA194_CLK_PLLAON>;
		clock-names = "pwm", "pll_aon";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM4>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm5: pwm@32c0000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x32c0000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x4>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM5>,
		       <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>,
		       <&bpmp_clks TEGRA194_CLK_CLK_M>;
		clock-names = "pwm", "parent", "slow-parent";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM5>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm6: pwm@32d0000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x32d0000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x5>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM6>;
		clock-names = "pwm";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM6>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm7: pwm@32e0000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x32e0000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x6>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM7>;
		clock-names = "pwm";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM7>;
		reset-names = "pwm";
		status = "disabled";
	};

	tegra_pwm8: pwm@32f0000 {
		compatible = "nvidia,tegra194-pwm", "nvidia,tegra186-pwm";
		reg = <0x0 0x32f0000 0x0 0x10000>;
		nvidia,hw-instance-id = <0x7>;
		clocks = <&bpmp_clks TEGRA194_CLK_PWM8>,
		       <&bpmp_clks TEGRA194_CLK_PLLP_OUT0>,
		       <&bpmp_clks TEGRA194_CLK_CLK_M>;
		clock-names = "pwm", "parent", "slow-parent";
		#pwm-cells = <2>;
		resets = <&bpmp_resets TEGRA194_RESET_PWM8>;
		reset-names = "pwm";
		status = "disabled";
	};
};
