// Seed: 734428962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6 = id_1;
  wire id_7;
  assign id_1 = id_6;
  wire id_8;
  logic [7:0][1] id_9;
  wire id_10;
  assign id_1.id_1 = id_9;
  wire id_11;
  final id_7 = id_6;
  wire id_12;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0
);
  supply0 id_2, id_3, id_4;
  assign id_2 = -1;
  assign id_3 = -1;
  uwire id_5 = 1'h0;
  wire  id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3
  );
endmodule
