// Seed: 1587716917
module module_0 #(
    parameter id_10 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  logic [1 : -1] id_8;
  logic id_9;
  logic _id_10 = -1;
  assign module_1.id_2 = 0;
  logic id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  logic [id_10 : id_10] id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input tri0 id_9
);
  wire id_11;
  assign id_3 = id_7;
  and primCall (id_8, id_6, id_1, id_0);
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12
  );
  integer id_13;
  ;
endmodule
