# Timed-Electronic-safe-
A model of an electronic safe that has a time limit in which user have to enter the password.The project is based on finite state machiens and beign programmed in Verilog using Quartus II 13.0 as the development platform. And the target board was an Altera DE 2 board. 
