#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Dec 06 11:03:27 2017
# Process ID: 4492
# Log file: D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.runs/synth_3/TopFinal.vds
# Journal file: D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source TopFinal.tcl -notrace
Command: synth_design -top TopFinal -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2016.12' and will expire in -340 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 247.363 ; gain = 68.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopFinal' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/TopFinal.sv:23]
INFO: [Synth 8-638] synthesizing module 'top' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/top.sv:8]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'controller' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/controller.sv:2]
INFO: [Synth 8-638] synthesizing module 'maindec' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:26]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:26]
INFO: [Synth 8-638] synthesizing module 'aludec' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:47]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:47]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/controller.sv:2]
INFO: [Synth 8-638] synthesizing module 'datapath' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:2]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:126]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:126]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:107]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:107]
INFO: [Synth 8-638] synthesizing module 'sl2' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:113]
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:113]
INFO: [Synth 8-638] synthesizing module 'mux2' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:97]
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:97]
INFO: [Synth 8-638] synthesizing module 'hazard' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/hazard.sv:2]
INFO: [Synth 8-256] done synthesizing module 'hazard' (8#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/hazard.sv:2]
INFO: [Synth 8-638] synthesizing module 'pipeRegisterFD' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:24]
INFO: [Synth 8-256] done synthesizing module 'pipeRegisterFD' (9#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:24]
INFO: [Synth 8-638] synthesizing module 'pipeRegisterDE' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:37]
INFO: [Synth 8-256] done synthesizing module 'pipeRegisterDE' (10#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:37]
INFO: [Synth 8-638] synthesizing module 'pipeRegisterEM' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:77]
INFO: [Synth 8-256] done synthesizing module 'pipeRegisterEM' (11#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:77]
INFO: [Synth 8-638] synthesizing module 'pipeRegisterMW' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:104]
INFO: [Synth 8-256] done synthesizing module 'pipeRegisterMW' (12#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv:104]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:65]
WARNING: [Synth 8-4767] Trying to implement RAM 'rf_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
RAM "rf_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'regfile' (13#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:65]
INFO: [Synth 8-638] synthesizing module 'mux3' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:105]
INFO: [Synth 8-256] done synthesizing module 'mux3' (14#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:105]
INFO: [Synth 8-638] synthesizing module 'mux2p' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2p' (15#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
INFO: [Synth 8-638] synthesizing module 'mux2p__parameterized0' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2p__parameterized0' (15#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
INFO: [Synth 8-638] synthesizing module 'signext' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:119]
INFO: [Synth 8-256] done synthesizing module 'signext' (16#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:119]
INFO: [Synth 8-638] synthesizing module 'mux2p__parameterized1' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2p__parameterized1' (16#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:138]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:85]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:92]
WARNING: [Synth 8-87] always_comb on 'Y_reg' did not result in combinational logic [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:93]
INFO: [Synth 8-256] done synthesizing module 'alu' (17#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:85]
WARNING: [Synth 8-3848] Net memWriteM in module/entity datapath does not have driver. [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:10]
INFO: [Synth 8-256] done synthesizing module 'datapath' (18#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv:2]
INFO: [Synth 8-256] done synthesizing module 'mips' (19#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/imem.sv:8]
INFO: [Synth 8-256] done synthesizing module 'imem' (20#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/imem.sv:8]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/dmem.sv:5]
INFO: [Synth 8-256] done synthesizing module 'dmem' (21#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/dmem.sv:5]
INFO: [Synth 8-256] done synthesizing module 'top' (22#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/top.sv:8]
INFO: [Synth 8-638] synthesizing module 'display_controller' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/display_controller.sv:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/display_controller.sv:53]
INFO: [Synth 8-226] default block is never used [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/display_controller.sv:65]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (23#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/display_controller.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_controller' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pulse_controller.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pulse_controller.sv:53]
INFO: [Synth 8-256] done synthesizing module 'pulse_controller' (24#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pulse_controller.sv:24]
INFO: [Synth 8-256] done synthesizing module 'TopFinal' (25#1) [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/TopFinal.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 281.660 ; gain = 103.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 281.660 ; gain = 103.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 579.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:92]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_controller'
INFO: [Synth 8-5544] ROM "clk_pulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Y_reg' [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv:93]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 42    
	               21 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 47    
	   8 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     21 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      9 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module pipeRegisterFD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pipeRegisterDE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pipeRegisterEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pipeRegisterMW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 32    
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2p 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux2p__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2p__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module pulse_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   5 Input     21 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5562] The signal topp/dmem/RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3917] design TopFinal has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 579.883 ; gain = 401.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5562] The signal topp/dmem/RAM_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG | RAMB18 | RAMB36 | Hierarchical Name  | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------+
|TopFinal    | topp/dmem/RAM_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A  | 1      | 0      | TopFinal/extram__2 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+---------+--------+--------+--------------------+

Note: The table shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\topp/mips/dp/fdreg/instrD_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[1][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[2][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[3][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[4][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[4][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[4][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\rf_reg[4][28] ) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 579.883 ; gain = 401.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\topp/mips/dp/dereg/alucontrolE_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |    43|
|4     |LUT2   |    19|
|5     |LUT3   |    21|
|6     |LUT4   |    21|
|7     |LUT5   |    12|
|8     |LUT6   |    28|
|9     |FDCE   |    69|
|10    |FDPE   |     8|
|11    |FDRE   |    15|
|12    |FDSE   |     6|
|13    |LDC    |     8|
|14    |IBUF   |     3|
|15    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |   281|
|2     |  dp          |display_controller |    47|
|3     |  pcc         |pulse_controller   |    60|
|4     |  topp        |top                |   156|
|5     |    mips      |mips               |   156|
|6     |      dp      |datapath           |   156|
|7     |        alu   |alu                |     7|
|8     |        dereg |pipeRegisterDE     |    41|
|9     |        emreg |pipeRegisterEM     |    25|
|10    |        fdreg |pipeRegisterFD     |    10|
|11    |        mwreg |pipeRegisterMW     |    28|
|12    |        pcreg |flopr              |     5|
|13    |        rf    |regfile            |    32|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1448 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 579.883 ; gain = 87.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 401.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 579.883 ; gain = 386.344
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 579.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 11:03:48 2017...
