//  Invocation args:  -check -upper -ground_nodes:GROUND -eldo -o $PYXIS_SPT/digicdesign/inv/default/netlist.spi -log /home/bxk5113/Pyxis_SPT_HEP/ic_projects/Pyxis_SPT/digicdesign/inv/default/netlist_transcript -quiet $PYXIS_SPT/digicdesign/inv/default

// **** Reading <$PYXIS_SPT/digicdesign/inv/default> for ELDO netlist ****

// Checking 1 sheet(s) for out of date references to symbols and interfaces...
// Done.
// NOTE: There is no part interface for the top level schematic.  The external nets in the schematic
//       are being scanned to create the pin names for the top level subckt.
Processing [$PYXIS_SPT/digicdesign/inv] [inv/inv] [schematic] (NCF entry line: 17 file: $NCF_GLOBAL)
Primitive [$MGC_IC_DEVICE_LIB/ideal_capacitor] [ideal_capacitor/ideal_capacitor] [SPICE=C] (NCF entry line: 72 file: $NCF_GLOBAL) (NCF entry line: 126 file: $NCF_GLOBAL)
Primitive [$GENERIC13/symbols/pmos] [pmos/pmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/pmos/@ncf.dir/pmos.ncf)
Primitive [$GENERIC13/symbols/nmos] [nmos/nmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/nmos/@ncf.dir/nmos.ncf)

**** Writing <$PYXIS_SPT/digicdesign/inv/default> netlist for ELDO ****

Number of cells: 4
Number of primitive instances: 3

Done...
