

module id (
    input   wire        rst,

//ä¸if_idç›¸è¿    
    input   wire[31:0]  pc_id,
    input   wire[31:0]  inst_id,

//ä¸å¯„å­˜å™¨ç›¸è¿ï¼ˆä»å¯„å­˜å™¨è¾“å…¥ï¼‰    
    input   wire[31:0]  reg_data_1,
    input   wire[31:0]  reg_data_2,

//æ•°æ®å‰æ¨exæ¨¡å—
    input   wire[31:0]  ex_data,     //exè¦å†™å…¥æŸä¸ªå¯„å­˜å™¨çš„æ•°æ?
    input   wire        ex_wd_i,     //exæ˜¯å¦è¦å†™å…¥æ•°æ?
    input   wire[4:0]   ex_addr_i,   //exå¾…å†™å…¥çš„å¯„å­˜å™¨çš„åœ°å€
//æ•°æ®å‰æ¨menæ¨¡å—
    input   wire[31:0]  men_data,    //menè¦å†™å…¥æŸä¸ªå¯„å­˜å™¨çš„æ•°æ?
    input   wire        men_wd_i,    //menæ˜¯å¦è¦å†™å…¥æ•°æ?
    input   wire[4:0]   men_addr_i,  //menå¾…å†™å…¥çš„å¯„å­˜å™¨çš„åœ°å€

//ä¸id/ex è¿æ¥
    output  reg[7:0]    aluop,          // ç”¨ä»¥åŒºåˆ«ä¸åŒæŒ‡ä»¤
  //output  wire[7:0]   alusel,        æŒ‡ä»¤ç±»å‹
    output  reg[31:0]    rs_data,       //æºæ“ä½œæ•°1 
    output  reg[31:0]    rt_data,       //æºæ“ä½œæ•°2
    output  reg[4:0]    w_reg_addr,    //å†™åœ°ï¿??
    output  reg         wd,            //æ˜¯å¦ï¿??

 //ä¸å¯„å­˜å™¨è¿æ¥ï¼ˆè¾“å‡ºç»™å¯„å­˜å™¨ï¼‰
    output  reg[4:0]    reg_addr_1,    //å¯„å­˜å™¨åœ°ï¿??1
    output  reg[4:0]    reg_addr_2,    //å¯„å­˜å™¨åœ°ï¿??2
    output  reg         reg_rd_1,      //æ˜¯å¦ è¯»åœ°ï¿??1      
    output  reg         reg_rd_2,      //æ˜¯å¦ è¯»åœ°ï¿??2  

//ä¸PCç›¸è¿
    output  reg[31:0]   branch_offset

);

 reg[31:0] imm_1;    //æºæ“ä½œæ•°rsçš„ç«‹å³æ•°
 reg[31:0] imm_2;    //æºæ“ä½œæ•°rtçš„ç«‹å³æ•°

always @ (*) begin
    if(rst) begin
        aluop           <=    8'h0;   
        w_reg_addr      <=    5'h0;  
        wd              <=    1'h0;  
        reg_addr_1      <=    5'h0;  
        reg_addr_2      <=    5'h0;  
        reg_rd_1        <=    1'h0;  
        reg_rd_2        <=    1'h0;  
        branch_offset   <=    32'h0;
        imm_1           <=    32'h0;
        imm_2           <=    32'h0;
    end
    if(inst_id[31:26]==6'h0 && inst_id[10:0]==11'h21) begin //addu
        aluop     <= { 2'h0,inst_id[5:0] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b1;
        reg_rd_2  <= 1'b1;
        w_reg_addr<= inst_id[15:11]; // the address of register to be written
        wd        <= 1'b1;

    end else if(inst_id[31:26]==6'hd) begin //ori
        aluop     <= { 2'h0,inst_id[31:26] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b1;
        reg_rd_2  <= 1'b0;                                  // reg_rd_1æˆ? reg_red_2  ä¸?0æ—¶è¡¨ç¤ºä½¿ç”¨ç«‹å³æ•°
        imm_2     <= {16'h0, inst_id[15:0]};
        w_reg_addr<= inst_id[20:16]; // the address of register to be written
        wd        <= 1'b1;

    end else if(inst_id[31:26]==6'h4) begin //beq
        aluop     <= { 2'h0,inst_id[31:26] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b0;
        reg_rd_2  <= 1'b0;
        imm_1     <= 32'h0; 
        imm_2     <= 32'h0; 
        w_reg_addr<= 5'h0; //not used
        wd        <= 1'b0;
        if(reg_data_1 == reg_data_2) //branch on equal
            branch_offset <= {14'h3fff, inst_id[15:0], 2'b00};
//add new
    end else if(inst_id[31:26]==6'h0 && inst_id[10:0]==11'h24) begin //and
        aluop     <= { 2'h0,inst_id[5:0] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b1;
        reg_rd_2  <= 1'b1;
        w_reg_addr<= inst_id[15:11]; // the address of register to be written
        wd        <= 1'b1;

    end else if(inst_id[31:26]==6'h0 && inst_id[10:0]==11'h25) begin //or
        aluop     <= { 2'h0,inst_id[5:0] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b1;
        reg_rd_2  <= 1'b1;
        w_reg_addr<= inst_id[15:11]; // the address of register to be written
        wd        <= 1'b1;

    end else if(inst_id[31:26]==6'h0 && inst_id[10:0]==11'h26) begin //xor (å¼‚æˆ–)
        aluop     <= { 2'h0,inst_id[5:0] };
        reg_addr_1<= inst_id[25:21];
        reg_addr_2<= inst_id[20:16];
        reg_rd_1  <= 1'b1;
        reg_rd_2  <= 1'b1; 
        w_reg_addr<= inst_id[15:11]; // the address of register to be written
        wd        <= 1'b1;
    
    end else if(inst_id[31:21]==11'h1e0) begin //lui (ç«‹å³æ•°åŠ è½½åˆ°å¯„å­˜å™¨é«˜ï¿??)
        aluop            <= { 2'h0,inst_id[31:26] };
        reg_addr_1       <= inst_id[25:21];
        reg_addr_2       <= inst_id[20:16];
        reg_rd_1         <= 1'b0;
        reg_rd_2         <= 1'b0;
        imm_1            <= 32'h0;
        imm_2            <= {inst_id[15:0],16'h0};    //ï¿??ç»ˆæ•°
        w_reg_addr       <= inst_id[20:16]; // the address of register to be written
        wd               <= 1'b1;
    end else if(inst_id[31:21]==11'h0 && inst_id[5:0]==6'h0) begin //sll (é€»è¾‘å·¦ç§»)
        aluop            <= { 2'h0,inst_id[5:0] };
        reg_addr_1       <= inst_id[25:21];
        reg_addr_2       <= inst_id[20:16];
        reg_rd_1         <= 1'b0;
        reg_rd_2         <= 1'b1;
        imm_1            <= inst_id[10:6];
        w_reg_addr       <= inst_id[15:11];   // the address of register to be written
        wd               <= 1'b1;
        end  
    end
                //aluop ç”¨äºåé¢æ‰§è¡Œæ—¶åŒºåˆ†ä¸åŒçš„æŒ‡ä»¤

    //ç»™æ“ä½œæ•°rså’Œrtèµ‹å?¼ï¼ˆåˆ†ä¸ºæ•°æ®å‰æ¨ã€è®¿å­˜ã?ç«‹å³æ•°ï¼Œè®¿å­˜å’Œç«‹å³æ•°é?šè¿‡reg_rd_1å’Œreg_rd_2åˆ¤æ–­ï¼?
    always @ (*) begin
        if( rst ) begin
            rs_data   <=   32'h0;
        end else if( reg_rd_1 == 1'b1 && ex_wd_i == 1'b1 && reg_addr_1 == ex_addr_i ) begin
            rs_data   <=   ex_data;        
        end else if( reg_rd_1 == 1'b1 && men_wd_i == 1'b1 && reg_addr_1 == men_addr_i ) begin
            rs_data   <=   men_data; 
        end else if( reg_rd_1 == 1'b1) begin
            rs_data   <=   reg_data_1;
        end else if( reg_rd_1 == 1'b0) begin
            rs_data   <=   imm_1;
        end else  begin
            rs_data   <=   32'h0;
        end
    end

    always @ (*) begin
        if( rst ) begin
            rt_data   <=   32'h0;
        end else if( reg_rd_2 == 1'b1 && ex_wd_i == 1'b1 && reg_addr_2 == ex_addr_i ) begin
            rt_data   <=   ex_data;        
        end else if( reg_rd_2 == 1'b1 && men_wd_i == 1'b1 && reg_addr_2 == men_addr_i ) begin
            rt_data   <=   men_data; 
        end else if( reg_rd_2 == 1'b1) begin
            rt_data   <=   reg_data_2;
        end else if( reg_rd_2 == 1'b0) begin
            rt_data   <=   imm_2;
        end else  begin
            rt_data   <=   32'h0;
           end
    end
endmodule