// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module XilinxVCU118MIG(
  input         clock,
                reset,
                auto_buffer_in_a_valid,
  input  [2:0]  auto_buffer_in_a_bits_opcode,
                auto_buffer_in_a_bits_param,
  input  [3:0]  auto_buffer_in_a_bits_size,
                auto_buffer_in_a_bits_source,
  input  [31:0] auto_buffer_in_a_bits_address,
  input  [7:0]  auto_buffer_in_a_bits_mask,
  input  [63:0] auto_buffer_in_a_bits_data,
  input         auto_buffer_in_a_bits_corrupt,
                auto_buffer_in_d_ready,
  inout  [63:0] io_port_c0_ddr4_dq,
  inout  [7:0]  io_port_c0_ddr4_dqs_c,
                io_port_c0_ddr4_dqs_t,
                io_port_c0_ddr4_dm_dbi_n,
  input         io_port_c0_sys_clk_i,
                io_port_c0_ddr4_aresetn,
                io_port_sys_rst,
  output        auto_buffer_in_a_ready,
                auto_buffer_in_d_valid,
  output [2:0]  auto_buffer_in_d_bits_opcode,
  output [1:0]  auto_buffer_in_d_bits_param,
  output [3:0]  auto_buffer_in_d_bits_size,
                auto_buffer_in_d_bits_source,
  output        auto_buffer_in_d_bits_sink,
                auto_buffer_in_d_bits_denied,
  output [63:0] auto_buffer_in_d_bits_data,
  output        auto_buffer_in_d_bits_corrupt,
  output [16:0] io_port_c0_ddr4_adr,
  output [1:0]  io_port_c0_ddr4_bg,
                io_port_c0_ddr4_ba,
  output        io_port_c0_ddr4_reset_n,
                io_port_c0_ddr4_act_n,
                io_port_c0_ddr4_ck_c,
                io_port_c0_ddr4_ck_t,
                io_port_c0_ddr4_cke,
                io_port_c0_ddr4_cs_n,
                io_port_c0_ddr4_odt,
                io_port_c0_ddr4_ui_clk,
                io_port_c0_ddr4_ui_clk_sync_rst
);

  wire        _axi4asource_auto_in_aw_ready;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_in_w_ready;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_in_b_valid;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_in_b_bits_id;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_in_b_bits_resp;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_in_ar_ready;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_in_r_valid;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_in_r_bits_id;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_in_r_bits_data;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_in_r_bits_resp;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_in_r_bits_last;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_0_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_0_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_0_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_0_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_0_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_0_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_0_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_0_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_0_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_1_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_1_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_1_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_1_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_1_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_1_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_1_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_1_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_1_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_2_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_2_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_2_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_2_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_2_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_2_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_2_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_2_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_2_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_3_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_3_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_3_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_3_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_3_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_3_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_3_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_3_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_3_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_4_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_4_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_4_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_4_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_4_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_4_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_4_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_4_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_4_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_5_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_5_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_5_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_5_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_5_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_5_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_5_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_5_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_5_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_6_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_6_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_6_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_6_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_6_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_6_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_6_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_6_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_6_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_7_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_aw_mem_7_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_aw_mem_7_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_7_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_aw_mem_7_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_mem_7_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_7_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_aw_mem_7_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_mem_7_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_aw_widx;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_safe_widx_valid;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_aw_safe_source_reset_n;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_0_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_0_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_0_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_1_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_1_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_1_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_2_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_2_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_2_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_3_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_3_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_3_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_4_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_4_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_4_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_5_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_5_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_5_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_6_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_6_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_6_last;	// @[AsyncCrossing.scala:64:33]
  wire [63:0] _axi4asource_auto_out_w_mem_7_data;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_w_mem_7_strb;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_mem_7_last;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_w_widx;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_safe_widx_valid;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_w_safe_source_reset_n;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_b_ridx;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_b_safe_ridx_valid;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_b_safe_sink_reset_n;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_0_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_0_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_0_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_0_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_0_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_0_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_0_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_0_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_0_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_1_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_1_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_1_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_1_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_1_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_1_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_1_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_1_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_1_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_2_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_2_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_2_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_2_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_2_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_2_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_2_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_2_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_2_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_3_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_3_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_3_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_3_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_3_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_3_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_3_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_3_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_3_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_4_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_4_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_4_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_4_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_4_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_4_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_4_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_4_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_4_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_5_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_5_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_5_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_5_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_5_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_5_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_5_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_5_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_5_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_6_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_6_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_6_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_6_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_6_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_6_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_6_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_6_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_6_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_7_id;	// @[AsyncCrossing.scala:64:33]
  wire [31:0] _axi4asource_auto_out_ar_mem_7_addr;	// @[AsyncCrossing.scala:64:33]
  wire [7:0]  _axi4asource_auto_out_ar_mem_7_len;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_7_size;	// @[AsyncCrossing.scala:64:33]
  wire [1:0]  _axi4asource_auto_out_ar_mem_7_burst;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_mem_7_lock;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_7_cache;	// @[AsyncCrossing.scala:64:33]
  wire [2:0]  _axi4asource_auto_out_ar_mem_7_prot;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_mem_7_qos;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_ar_widx;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_safe_widx_valid;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_ar_safe_source_reset_n;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _axi4asource_auto_out_r_ridx;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_r_safe_ridx_valid;	// @[AsyncCrossing.scala:64:33]
  wire        _axi4asource_auto_out_r_safe_sink_reset_n;	// @[AsyncCrossing.scala:64:33]
  wire [3:0]  _island_auto_axi4in_xing_in_aw_ridx;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_aw_safe_ridx_valid;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_aw_safe_sink_reset_n;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_w_ridx;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_w_safe_ridx_valid;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_w_safe_sink_reset_n;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_0_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_0_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_1_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_1_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_2_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_2_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_3_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_3_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_4_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_4_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_5_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_5_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_6_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_6_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_mem_7_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_b_mem_7_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_b_widx;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_b_safe_widx_valid;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_b_safe_source_reset_n;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_ar_ridx;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_ar_safe_ridx_valid;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_ar_safe_sink_reset_n;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_0_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_0_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_0_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_0_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_1_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_1_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_1_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_1_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_2_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_2_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_2_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_2_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_3_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_3_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_3_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_3_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_4_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_4_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_4_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_4_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_5_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_5_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_5_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_5_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_6_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_6_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_6_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_6_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_mem_7_id;	// @[XilinxVCU118MIG.scala:147:27]
  wire [63:0] _island_auto_axi4in_xing_in_r_mem_7_data;	// @[XilinxVCU118MIG.scala:147:27]
  wire [1:0]  _island_auto_axi4in_xing_in_r_mem_7_resp;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_mem_7_last;	// @[XilinxVCU118MIG.scala:147:27]
  wire [3:0]  _island_auto_axi4in_xing_in_r_widx;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_safe_widx_valid;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_auto_axi4in_xing_in_r_safe_source_reset_n;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_io_port_c0_ddr4_ui_clk;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _island_io_port_c0_ddr4_ui_clk_sync_rst;	// @[XilinxVCU118MIG.scala:147:27]
  wire        _yank_auto_in_aw_ready;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_in_w_ready;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_in_b_valid;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_b_bits_id;	// @[XilinxVCU118MIG.scala:146:27]
  wire [1:0]  _yank_auto_in_b_bits_resp;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_b_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_b_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_in_ar_ready;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_in_r_valid;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_r_bits_id;	// @[XilinxVCU118MIG.scala:146:27]
  wire [63:0] _yank_auto_in_r_bits_data;	// @[XilinxVCU118MIG.scala:146:27]
  wire [1:0]  _yank_auto_in_r_bits_resp;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_r_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_in_r_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_in_r_bits_last;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_aw_valid;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_aw_bits_id;	// @[XilinxVCU118MIG.scala:146:27]
  wire [31:0] _yank_auto_out_aw_bits_addr;	// @[XilinxVCU118MIG.scala:146:27]
  wire [7:0]  _yank_auto_out_aw_bits_len;	// @[XilinxVCU118MIG.scala:146:27]
  wire [2:0]  _yank_auto_out_aw_bits_size;	// @[XilinxVCU118MIG.scala:146:27]
  wire [1:0]  _yank_auto_out_aw_bits_burst;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_aw_bits_lock;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_aw_bits_cache;	// @[XilinxVCU118MIG.scala:146:27]
  wire [2:0]  _yank_auto_out_aw_bits_prot;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_aw_bits_qos;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_w_valid;	// @[XilinxVCU118MIG.scala:146:27]
  wire [63:0] _yank_auto_out_w_bits_data;	// @[XilinxVCU118MIG.scala:146:27]
  wire [7:0]  _yank_auto_out_w_bits_strb;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_w_bits_last;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_b_ready;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_ar_valid;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_ar_bits_id;	// @[XilinxVCU118MIG.scala:146:27]
  wire [31:0] _yank_auto_out_ar_bits_addr;	// @[XilinxVCU118MIG.scala:146:27]
  wire [7:0]  _yank_auto_out_ar_bits_len;	// @[XilinxVCU118MIG.scala:146:27]
  wire [2:0]  _yank_auto_out_ar_bits_size;	// @[XilinxVCU118MIG.scala:146:27]
  wire [1:0]  _yank_auto_out_ar_bits_burst;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_ar_bits_lock;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_ar_bits_cache;	// @[XilinxVCU118MIG.scala:146:27]
  wire [2:0]  _yank_auto_out_ar_bits_prot;	// @[XilinxVCU118MIG.scala:146:27]
  wire [3:0]  _yank_auto_out_ar_bits_qos;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _yank_auto_out_r_ready;	// @[XilinxVCU118MIG.scala:146:27]
  wire        _deint_auto_in_aw_ready;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_in_w_ready;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_in_b_valid;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_b_bits_id;	// @[XilinxVCU118MIG.scala:145:27]
  wire [1:0]  _deint_auto_in_b_bits_resp;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_b_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_b_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_in_ar_ready;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_in_r_valid;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_r_bits_id;	// @[XilinxVCU118MIG.scala:145:27]
  wire [63:0] _deint_auto_in_r_bits_data;	// @[XilinxVCU118MIG.scala:145:27]
  wire [1:0]  _deint_auto_in_r_bits_resp;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_r_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_in_r_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_in_r_bits_last;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_aw_valid;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_aw_bits_id;	// @[XilinxVCU118MIG.scala:145:27]
  wire [31:0] _deint_auto_out_aw_bits_addr;	// @[XilinxVCU118MIG.scala:145:27]
  wire [7:0]  _deint_auto_out_aw_bits_len;	// @[XilinxVCU118MIG.scala:145:27]
  wire [2:0]  _deint_auto_out_aw_bits_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [1:0]  _deint_auto_out_aw_bits_burst;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_aw_bits_lock;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_aw_bits_cache;	// @[XilinxVCU118MIG.scala:145:27]
  wire [2:0]  _deint_auto_out_aw_bits_prot;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_aw_bits_qos;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_aw_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_aw_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_w_valid;	// @[XilinxVCU118MIG.scala:145:27]
  wire [63:0] _deint_auto_out_w_bits_data;	// @[XilinxVCU118MIG.scala:145:27]
  wire [7:0]  _deint_auto_out_w_bits_strb;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_w_bits_last;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_b_ready;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_ar_valid;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_ar_bits_id;	// @[XilinxVCU118MIG.scala:145:27]
  wire [31:0] _deint_auto_out_ar_bits_addr;	// @[XilinxVCU118MIG.scala:145:27]
  wire [7:0]  _deint_auto_out_ar_bits_len;	// @[XilinxVCU118MIG.scala:145:27]
  wire [2:0]  _deint_auto_out_ar_bits_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [1:0]  _deint_auto_out_ar_bits_burst;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_ar_bits_lock;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_ar_bits_cache;	// @[XilinxVCU118MIG.scala:145:27]
  wire [2:0]  _deint_auto_out_ar_bits_prot;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_ar_bits_qos;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_ar_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:145:27]
  wire [3:0]  _deint_auto_out_ar_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _deint_auto_out_r_ready;	// @[XilinxVCU118MIG.scala:145:27]
  wire        _indexer_auto_in_aw_ready;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_in_w_ready;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_in_b_valid;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_b_bits_id;	// @[XilinxVCU118MIG.scala:144:27]
  wire [1:0]  _indexer_auto_in_b_bits_resp;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_b_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_b_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_in_ar_ready;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_in_r_valid;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_r_bits_id;	// @[XilinxVCU118MIG.scala:144:27]
  wire [63:0] _indexer_auto_in_r_bits_data;	// @[XilinxVCU118MIG.scala:144:27]
  wire [1:0]  _indexer_auto_in_r_bits_resp;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_r_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_in_r_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_in_r_bits_last;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_aw_valid;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_aw_bits_id;	// @[XilinxVCU118MIG.scala:144:27]
  wire [31:0] _indexer_auto_out_aw_bits_addr;	// @[XilinxVCU118MIG.scala:144:27]
  wire [7:0]  _indexer_auto_out_aw_bits_len;	// @[XilinxVCU118MIG.scala:144:27]
  wire [2:0]  _indexer_auto_out_aw_bits_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [1:0]  _indexer_auto_out_aw_bits_burst;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_aw_bits_lock;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_aw_bits_cache;	// @[XilinxVCU118MIG.scala:144:27]
  wire [2:0]  _indexer_auto_out_aw_bits_prot;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_aw_bits_qos;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_aw_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_aw_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_w_valid;	// @[XilinxVCU118MIG.scala:144:27]
  wire [63:0] _indexer_auto_out_w_bits_data;	// @[XilinxVCU118MIG.scala:144:27]
  wire [7:0]  _indexer_auto_out_w_bits_strb;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_w_bits_last;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_b_ready;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_ar_valid;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_ar_bits_id;	// @[XilinxVCU118MIG.scala:144:27]
  wire [31:0] _indexer_auto_out_ar_bits_addr;	// @[XilinxVCU118MIG.scala:144:27]
  wire [7:0]  _indexer_auto_out_ar_bits_len;	// @[XilinxVCU118MIG.scala:144:27]
  wire [2:0]  _indexer_auto_out_ar_bits_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [1:0]  _indexer_auto_out_ar_bits_burst;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_ar_bits_lock;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_ar_bits_cache;	// @[XilinxVCU118MIG.scala:144:27]
  wire [2:0]  _indexer_auto_out_ar_bits_prot;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_ar_bits_qos;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_ar_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:144:27]
  wire [3:0]  _indexer_auto_out_ar_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _indexer_auto_out_r_ready;	// @[XilinxVCU118MIG.scala:144:27]
  wire        _toaxi4_auto_in_a_ready;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_in_d_valid;	// @[XilinxVCU118MIG.scala:143:27]
  wire [2:0]  _toaxi4_auto_in_d_bits_opcode;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_in_d_bits_size;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_in_d_bits_source;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_in_d_bits_denied;	// @[XilinxVCU118MIG.scala:143:27]
  wire [63:0] _toaxi4_auto_in_d_bits_data;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_in_d_bits_corrupt;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_aw_valid;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_aw_bits_id;	// @[XilinxVCU118MIG.scala:143:27]
  wire [31:0] _toaxi4_auto_out_aw_bits_addr;	// @[XilinxVCU118MIG.scala:143:27]
  wire [7:0]  _toaxi4_auto_out_aw_bits_len;	// @[XilinxVCU118MIG.scala:143:27]
  wire [2:0]  _toaxi4_auto_out_aw_bits_size;	// @[XilinxVCU118MIG.scala:143:27]
  wire [1:0]  _toaxi4_auto_out_aw_bits_burst;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_aw_bits_lock;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_aw_bits_cache;	// @[XilinxVCU118MIG.scala:143:27]
  wire [2:0]  _toaxi4_auto_out_aw_bits_prot;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_aw_bits_qos;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_aw_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_aw_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_w_valid;	// @[XilinxVCU118MIG.scala:143:27]
  wire [63:0] _toaxi4_auto_out_w_bits_data;	// @[XilinxVCU118MIG.scala:143:27]
  wire [7:0]  _toaxi4_auto_out_w_bits_strb;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_w_bits_last;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_b_ready;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_ar_valid;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_ar_bits_id;	// @[XilinxVCU118MIG.scala:143:27]
  wire [31:0] _toaxi4_auto_out_ar_bits_addr;	// @[XilinxVCU118MIG.scala:143:27]
  wire [7:0]  _toaxi4_auto_out_ar_bits_len;	// @[XilinxVCU118MIG.scala:143:27]
  wire [2:0]  _toaxi4_auto_out_ar_bits_size;	// @[XilinxVCU118MIG.scala:143:27]
  wire [1:0]  _toaxi4_auto_out_ar_bits_burst;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_ar_bits_lock;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_ar_bits_cache;	// @[XilinxVCU118MIG.scala:143:27]
  wire [2:0]  _toaxi4_auto_out_ar_bits_prot;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_ar_bits_qos;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_ar_bits_echo_tl_state_size;	// @[XilinxVCU118MIG.scala:143:27]
  wire [3:0]  _toaxi4_auto_out_ar_bits_echo_tl_state_source;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _toaxi4_auto_out_r_ready;	// @[XilinxVCU118MIG.scala:143:27]
  wire        _buffer_auto_out_a_valid;	// @[XilinxVCU118MIG.scala:142:27]
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// @[XilinxVCU118MIG.scala:142:27]
  wire [3:0]  _buffer_auto_out_a_bits_size;	// @[XilinxVCU118MIG.scala:142:27]
  wire [3:0]  _buffer_auto_out_a_bits_source;	// @[XilinxVCU118MIG.scala:142:27]
  wire [31:0] _buffer_auto_out_a_bits_address;	// @[XilinxVCU118MIG.scala:142:27]
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// @[XilinxVCU118MIG.scala:142:27]
  wire [63:0] _buffer_auto_out_a_bits_data;	// @[XilinxVCU118MIG.scala:142:27]
  wire        _buffer_auto_out_d_ready;	// @[XilinxVCU118MIG.scala:142:27]
  TLBuffer buffer (	// @[XilinxVCU118MIG.scala:142:27]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (auto_buffer_in_a_valid),
    .auto_in_a_bits_opcode   (auto_buffer_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_buffer_in_a_bits_param),
    .auto_in_a_bits_size     (auto_buffer_in_a_bits_size),
    .auto_in_a_bits_source   (auto_buffer_in_a_bits_source),
    .auto_in_a_bits_address  (auto_buffer_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_buffer_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_buffer_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_buffer_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_buffer_in_d_ready),
    .auto_out_a_ready        (_toaxi4_auto_in_a_ready),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_valid        (_toaxi4_auto_in_d_valid),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_opcode  (_toaxi4_auto_in_d_bits_opcode),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_size    (_toaxi4_auto_in_d_bits_size),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_source  (_toaxi4_auto_in_d_bits_source),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_denied  (_toaxi4_auto_in_d_bits_denied),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_data    (_toaxi4_auto_in_d_bits_data),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_d_bits_corrupt (_toaxi4_auto_in_d_bits_corrupt),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_a_ready         (auto_buffer_in_a_ready),
    .auto_in_d_valid         (auto_buffer_in_d_valid),
    .auto_in_d_bits_opcode   (auto_buffer_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_buffer_in_d_bits_param),
    .auto_in_d_bits_size     (auto_buffer_in_d_bits_size),
    .auto_in_d_bits_source   (auto_buffer_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_buffer_in_d_bits_sink),
    .auto_in_d_bits_denied   (auto_buffer_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_buffer_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_buffer_in_d_bits_corrupt),
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_d_ready        (_buffer_auto_out_d_ready)
  );
  TLToAXI4 toaxi4 (	// @[XilinxVCU118MIG.scala:143:27]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_valid                       (_buffer_auto_out_a_valid),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_opcode                 (_buffer_auto_out_a_bits_opcode),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_size                   (_buffer_auto_out_a_bits_size),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_source                 (_buffer_auto_out_a_bits_source),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_address                (_buffer_auto_out_a_bits_address),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_mask                   (_buffer_auto_out_a_bits_mask),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_a_bits_data                   (_buffer_auto_out_a_bits_data),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_in_d_ready                       (_buffer_auto_out_d_ready),	// @[XilinxVCU118MIG.scala:142:27]
    .auto_out_aw_ready                     (_indexer_auto_in_aw_ready),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_w_ready                      (_indexer_auto_in_w_ready),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_b_valid                      (_indexer_auto_in_b_valid),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_b_bits_id                    (_indexer_auto_in_b_bits_id),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_b_bits_resp                  (_indexer_auto_in_b_bits_resp),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_b_bits_echo_tl_state_size    (_indexer_auto_in_b_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_b_bits_echo_tl_state_source  (_indexer_auto_in_b_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_ar_ready                     (_indexer_auto_in_ar_ready),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_valid                      (_indexer_auto_in_r_valid),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_id                    (_indexer_auto_in_r_bits_id),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_data                  (_indexer_auto_in_r_bits_data),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_resp                  (_indexer_auto_in_r_bits_resp),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_echo_tl_state_size    (_indexer_auto_in_r_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_echo_tl_state_source  (_indexer_auto_in_r_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_r_bits_last                  (_indexer_auto_in_r_bits_last),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_a_ready                       (_toaxi4_auto_in_a_ready),
    .auto_in_d_valid                       (_toaxi4_auto_in_d_valid),
    .auto_in_d_bits_opcode                 (_toaxi4_auto_in_d_bits_opcode),
    .auto_in_d_bits_size                   (_toaxi4_auto_in_d_bits_size),
    .auto_in_d_bits_source                 (_toaxi4_auto_in_d_bits_source),
    .auto_in_d_bits_denied                 (_toaxi4_auto_in_d_bits_denied),
    .auto_in_d_bits_data                   (_toaxi4_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                (_toaxi4_auto_in_d_bits_corrupt),
    .auto_out_aw_valid                     (_toaxi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_toaxi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_toaxi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_toaxi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_toaxi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_toaxi4_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_toaxi4_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_toaxi4_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_toaxi4_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_toaxi4_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_toaxi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_toaxi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_toaxi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_toaxi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_toaxi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_toaxi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_toaxi4_auto_out_b_ready),
    .auto_out_ar_valid                     (_toaxi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_toaxi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_toaxi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_toaxi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_toaxi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_toaxi4_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_toaxi4_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_toaxi4_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_toaxi4_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_toaxi4_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_toaxi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_toaxi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_toaxi4_auto_out_r_ready)
  );
  AXI4IdIndexer indexer (	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_valid                      (_toaxi4_auto_out_aw_valid),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_id                    (_toaxi4_auto_out_aw_bits_id),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_addr                  (_toaxi4_auto_out_aw_bits_addr),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_len                   (_toaxi4_auto_out_aw_bits_len),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_size                  (_toaxi4_auto_out_aw_bits_size),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_burst                 (_toaxi4_auto_out_aw_bits_burst),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_lock                  (_toaxi4_auto_out_aw_bits_lock),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_cache                 (_toaxi4_auto_out_aw_bits_cache),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_prot                  (_toaxi4_auto_out_aw_bits_prot),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_qos                   (_toaxi4_auto_out_aw_bits_qos),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_echo_tl_state_size    (_toaxi4_auto_out_aw_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_aw_bits_echo_tl_state_source  (_toaxi4_auto_out_aw_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_w_valid                       (_toaxi4_auto_out_w_valid),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_w_bits_data                   (_toaxi4_auto_out_w_bits_data),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_w_bits_strb                   (_toaxi4_auto_out_w_bits_strb),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_w_bits_last                   (_toaxi4_auto_out_w_bits_last),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_b_ready                       (_toaxi4_auto_out_b_ready),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_valid                      (_toaxi4_auto_out_ar_valid),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_id                    (_toaxi4_auto_out_ar_bits_id),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_addr                  (_toaxi4_auto_out_ar_bits_addr),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_len                   (_toaxi4_auto_out_ar_bits_len),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_size                  (_toaxi4_auto_out_ar_bits_size),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_burst                 (_toaxi4_auto_out_ar_bits_burst),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_lock                  (_toaxi4_auto_out_ar_bits_lock),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_cache                 (_toaxi4_auto_out_ar_bits_cache),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_prot                  (_toaxi4_auto_out_ar_bits_prot),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_qos                   (_toaxi4_auto_out_ar_bits_qos),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_echo_tl_state_size    (_toaxi4_auto_out_ar_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_ar_bits_echo_tl_state_source  (_toaxi4_auto_out_ar_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_in_r_ready                       (_toaxi4_auto_out_r_ready),	// @[XilinxVCU118MIG.scala:143:27]
    .auto_out_aw_ready                     (_deint_auto_in_aw_ready),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_w_ready                      (_deint_auto_in_w_ready),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_b_valid                      (_deint_auto_in_b_valid),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_b_bits_id                    (_deint_auto_in_b_bits_id),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_b_bits_resp                  (_deint_auto_in_b_bits_resp),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_b_bits_echo_tl_state_size    (_deint_auto_in_b_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_b_bits_echo_tl_state_source  (_deint_auto_in_b_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_ar_ready                     (_deint_auto_in_ar_ready),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_valid                      (_deint_auto_in_r_valid),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_id                    (_deint_auto_in_r_bits_id),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_data                  (_deint_auto_in_r_bits_data),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_resp                  (_deint_auto_in_r_bits_resp),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_echo_tl_state_size    (_deint_auto_in_r_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_echo_tl_state_source  (_deint_auto_in_r_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_r_bits_last                  (_deint_auto_in_r_bits_last),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_ready                      (_indexer_auto_in_aw_ready),
    .auto_in_w_ready                       (_indexer_auto_in_w_ready),
    .auto_in_b_valid                       (_indexer_auto_in_b_valid),
    .auto_in_b_bits_id                     (_indexer_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_indexer_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_indexer_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_indexer_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_indexer_auto_in_ar_ready),
    .auto_in_r_valid                       (_indexer_auto_in_r_valid),
    .auto_in_r_bits_id                     (_indexer_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_indexer_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_indexer_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_indexer_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_indexer_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_indexer_auto_in_r_bits_last),
    .auto_out_aw_valid                     (_indexer_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_indexer_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_indexer_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_indexer_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_indexer_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_indexer_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_indexer_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_indexer_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_indexer_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_indexer_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_indexer_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_indexer_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_indexer_auto_out_w_valid),
    .auto_out_w_bits_data                  (_indexer_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_indexer_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_indexer_auto_out_w_bits_last),
    .auto_out_b_ready                      (_indexer_auto_out_b_ready),
    .auto_out_ar_valid                     (_indexer_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_indexer_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_indexer_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_indexer_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_indexer_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_indexer_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_indexer_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_indexer_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_indexer_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_indexer_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_indexer_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_indexer_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_indexer_auto_out_r_ready)
  );
  AXI4Deinterleaver deint (	// @[XilinxVCU118MIG.scala:145:27]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_aw_valid                      (_indexer_auto_out_aw_valid),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_id                    (_indexer_auto_out_aw_bits_id),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_addr                  (_indexer_auto_out_aw_bits_addr),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_len                   (_indexer_auto_out_aw_bits_len),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_size                  (_indexer_auto_out_aw_bits_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_burst                 (_indexer_auto_out_aw_bits_burst),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_lock                  (_indexer_auto_out_aw_bits_lock),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_cache                 (_indexer_auto_out_aw_bits_cache),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_prot                  (_indexer_auto_out_aw_bits_prot),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_qos                   (_indexer_auto_out_aw_bits_qos),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_echo_tl_state_size    (_indexer_auto_out_aw_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_aw_bits_echo_tl_state_source  (_indexer_auto_out_aw_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_w_valid                       (_indexer_auto_out_w_valid),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_w_bits_data                   (_indexer_auto_out_w_bits_data),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_w_bits_strb                   (_indexer_auto_out_w_bits_strb),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_w_bits_last                   (_indexer_auto_out_w_bits_last),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_b_ready                       (_indexer_auto_out_b_ready),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_valid                      (_indexer_auto_out_ar_valid),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_id                    (_indexer_auto_out_ar_bits_id),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_addr                  (_indexer_auto_out_ar_bits_addr),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_len                   (_indexer_auto_out_ar_bits_len),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_size                  (_indexer_auto_out_ar_bits_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_burst                 (_indexer_auto_out_ar_bits_burst),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_lock                  (_indexer_auto_out_ar_bits_lock),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_cache                 (_indexer_auto_out_ar_bits_cache),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_prot                  (_indexer_auto_out_ar_bits_prot),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_qos                   (_indexer_auto_out_ar_bits_qos),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_echo_tl_state_size    (_indexer_auto_out_ar_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_ar_bits_echo_tl_state_source  (_indexer_auto_out_ar_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_in_r_ready                       (_indexer_auto_out_r_ready),	// @[XilinxVCU118MIG.scala:144:27]
    .auto_out_aw_ready                     (_yank_auto_in_aw_ready),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_w_ready                      (_yank_auto_in_w_ready),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_b_valid                      (_yank_auto_in_b_valid),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_b_bits_id                    (_yank_auto_in_b_bits_id),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_b_bits_resp                  (_yank_auto_in_b_bits_resp),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_b_bits_echo_tl_state_size    (_yank_auto_in_b_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_b_bits_echo_tl_state_source  (_yank_auto_in_b_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_ar_ready                     (_yank_auto_in_ar_ready),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_valid                      (_yank_auto_in_r_valid),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_id                    (_yank_auto_in_r_bits_id),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_data                  (_yank_auto_in_r_bits_data),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_resp                  (_yank_auto_in_r_bits_resp),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_echo_tl_state_size    (_yank_auto_in_r_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_echo_tl_state_source  (_yank_auto_in_r_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_r_bits_last                  (_yank_auto_in_r_bits_last),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_ready                      (_deint_auto_in_aw_ready),
    .auto_in_w_ready                       (_deint_auto_in_w_ready),
    .auto_in_b_valid                       (_deint_auto_in_b_valid),
    .auto_in_b_bits_id                     (_deint_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_deint_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_deint_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_deint_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_deint_auto_in_ar_ready),
    .auto_in_r_valid                       (_deint_auto_in_r_valid),
    .auto_in_r_bits_id                     (_deint_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_deint_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_deint_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_deint_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_deint_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_deint_auto_in_r_bits_last),
    .auto_out_aw_valid                     (_deint_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_deint_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_deint_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_deint_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_deint_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_deint_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_deint_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_deint_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_deint_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_deint_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_deint_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_deint_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_deint_auto_out_w_valid),
    .auto_out_w_bits_data                  (_deint_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_deint_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_deint_auto_out_w_bits_last),
    .auto_out_b_ready                      (_deint_auto_out_b_ready),
    .auto_out_ar_valid                     (_deint_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_deint_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_deint_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_deint_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_deint_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_deint_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_deint_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_deint_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_deint_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_deint_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_deint_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_deint_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_deint_auto_out_r_ready)
  );
  AXI4UserYanker yank (	// @[XilinxVCU118MIG.scala:146:27]
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_valid                     (_deint_auto_out_aw_valid),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_id                   (_deint_auto_out_aw_bits_id),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_addr                 (_deint_auto_out_aw_bits_addr),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_len                  (_deint_auto_out_aw_bits_len),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_size                 (_deint_auto_out_aw_bits_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_burst                (_deint_auto_out_aw_bits_burst),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_lock                 (_deint_auto_out_aw_bits_lock),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_cache                (_deint_auto_out_aw_bits_cache),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_prot                 (_deint_auto_out_aw_bits_prot),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_qos                  (_deint_auto_out_aw_bits_qos),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_echo_tl_state_size   (_deint_auto_out_aw_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_aw_bits_echo_tl_state_source (_deint_auto_out_aw_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_w_valid                      (_deint_auto_out_w_valid),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_w_bits_data                  (_deint_auto_out_w_bits_data),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_w_bits_strb                  (_deint_auto_out_w_bits_strb),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_w_bits_last                  (_deint_auto_out_w_bits_last),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_b_ready                      (_deint_auto_out_b_ready),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_valid                     (_deint_auto_out_ar_valid),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_id                   (_deint_auto_out_ar_bits_id),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_addr                 (_deint_auto_out_ar_bits_addr),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_len                  (_deint_auto_out_ar_bits_len),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_size                 (_deint_auto_out_ar_bits_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_burst                (_deint_auto_out_ar_bits_burst),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_lock                 (_deint_auto_out_ar_bits_lock),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_cache                (_deint_auto_out_ar_bits_cache),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_prot                 (_deint_auto_out_ar_bits_prot),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_qos                  (_deint_auto_out_ar_bits_qos),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_echo_tl_state_size   (_deint_auto_out_ar_bits_echo_tl_state_size),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_ar_bits_echo_tl_state_source (_deint_auto_out_ar_bits_echo_tl_state_source),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_in_r_ready                      (_deint_auto_out_r_ready),	// @[XilinxVCU118MIG.scala:145:27]
    .auto_out_aw_ready                    (_axi4asource_auto_in_aw_ready),	// @[AsyncCrossing.scala:64:33]
    .auto_out_w_ready                     (_axi4asource_auto_in_w_ready),	// @[AsyncCrossing.scala:64:33]
    .auto_out_b_valid                     (_axi4asource_auto_in_b_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_out_b_bits_id                   (_axi4asource_auto_in_b_bits_id),	// @[AsyncCrossing.scala:64:33]
    .auto_out_b_bits_resp                 (_axi4asource_auto_in_b_bits_resp),	// @[AsyncCrossing.scala:64:33]
    .auto_out_ar_ready                    (_axi4asource_auto_in_ar_ready),	// @[AsyncCrossing.scala:64:33]
    .auto_out_r_valid                     (_axi4asource_auto_in_r_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_out_r_bits_id                   (_axi4asource_auto_in_r_bits_id),	// @[AsyncCrossing.scala:64:33]
    .auto_out_r_bits_data                 (_axi4asource_auto_in_r_bits_data),	// @[AsyncCrossing.scala:64:33]
    .auto_out_r_bits_resp                 (_axi4asource_auto_in_r_bits_resp),	// @[AsyncCrossing.scala:64:33]
    .auto_out_r_bits_last                 (_axi4asource_auto_in_r_bits_last),	// @[AsyncCrossing.scala:64:33]
    .auto_in_aw_ready                     (_yank_auto_in_aw_ready),
    .auto_in_w_ready                      (_yank_auto_in_w_ready),
    .auto_in_b_valid                      (_yank_auto_in_b_valid),
    .auto_in_b_bits_id                    (_yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp                  (_yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                     (_yank_auto_in_ar_ready),
    .auto_in_r_valid                      (_yank_auto_in_r_valid),
    .auto_in_r_bits_id                    (_yank_auto_in_r_bits_id),
    .auto_in_r_bits_data                  (_yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                  (_yank_auto_in_r_bits_last),
    .auto_out_aw_valid                    (_yank_auto_out_aw_valid),
    .auto_out_aw_bits_id                  (_yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                (_yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                 (_yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                (_yank_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst               (_yank_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                (_yank_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache               (_yank_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                (_yank_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                 (_yank_auto_out_aw_bits_qos),
    .auto_out_w_valid                     (_yank_auto_out_w_valid),
    .auto_out_w_bits_data                 (_yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb                 (_yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last                 (_yank_auto_out_w_bits_last),
    .auto_out_b_ready                     (_yank_auto_out_b_ready),
    .auto_out_ar_valid                    (_yank_auto_out_ar_valid),
    .auto_out_ar_bits_id                  (_yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                (_yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                 (_yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                (_yank_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst               (_yank_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                (_yank_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache               (_yank_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                (_yank_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                 (_yank_auto_out_ar_bits_qos),
    .auto_out_r_ready                     (_yank_auto_out_r_ready)
  );
  XilinxVCU118MIGIsland island (	// @[XilinxVCU118MIG.scala:147:27]
    .clock                                      (_island_io_port_c0_ddr4_ui_clk),	// @[XilinxVCU118MIG.scala:147:27]
    .reset                                      (_island_io_port_c0_ddr4_ui_clk_sync_rst),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_axi4in_xing_in_aw_mem_0_id            (_axi4asource_auto_out_aw_mem_0_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_addr          (_axi4asource_auto_out_aw_mem_0_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_len           (_axi4asource_auto_out_aw_mem_0_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_size          (_axi4asource_auto_out_aw_mem_0_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_burst         (_axi4asource_auto_out_aw_mem_0_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_lock          (_axi4asource_auto_out_aw_mem_0_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_cache         (_axi4asource_auto_out_aw_mem_0_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_prot          (_axi4asource_auto_out_aw_mem_0_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_0_qos           (_axi4asource_auto_out_aw_mem_0_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_id            (_axi4asource_auto_out_aw_mem_1_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_addr          (_axi4asource_auto_out_aw_mem_1_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_len           (_axi4asource_auto_out_aw_mem_1_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_size          (_axi4asource_auto_out_aw_mem_1_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_burst         (_axi4asource_auto_out_aw_mem_1_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_lock          (_axi4asource_auto_out_aw_mem_1_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_cache         (_axi4asource_auto_out_aw_mem_1_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_prot          (_axi4asource_auto_out_aw_mem_1_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_1_qos           (_axi4asource_auto_out_aw_mem_1_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_id            (_axi4asource_auto_out_aw_mem_2_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_addr          (_axi4asource_auto_out_aw_mem_2_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_len           (_axi4asource_auto_out_aw_mem_2_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_size          (_axi4asource_auto_out_aw_mem_2_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_burst         (_axi4asource_auto_out_aw_mem_2_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_lock          (_axi4asource_auto_out_aw_mem_2_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_cache         (_axi4asource_auto_out_aw_mem_2_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_prot          (_axi4asource_auto_out_aw_mem_2_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_2_qos           (_axi4asource_auto_out_aw_mem_2_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_id            (_axi4asource_auto_out_aw_mem_3_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_addr          (_axi4asource_auto_out_aw_mem_3_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_len           (_axi4asource_auto_out_aw_mem_3_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_size          (_axi4asource_auto_out_aw_mem_3_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_burst         (_axi4asource_auto_out_aw_mem_3_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_lock          (_axi4asource_auto_out_aw_mem_3_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_cache         (_axi4asource_auto_out_aw_mem_3_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_prot          (_axi4asource_auto_out_aw_mem_3_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_3_qos           (_axi4asource_auto_out_aw_mem_3_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_id            (_axi4asource_auto_out_aw_mem_4_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_addr          (_axi4asource_auto_out_aw_mem_4_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_len           (_axi4asource_auto_out_aw_mem_4_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_size          (_axi4asource_auto_out_aw_mem_4_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_burst         (_axi4asource_auto_out_aw_mem_4_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_lock          (_axi4asource_auto_out_aw_mem_4_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_cache         (_axi4asource_auto_out_aw_mem_4_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_prot          (_axi4asource_auto_out_aw_mem_4_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_4_qos           (_axi4asource_auto_out_aw_mem_4_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_id            (_axi4asource_auto_out_aw_mem_5_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_addr          (_axi4asource_auto_out_aw_mem_5_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_len           (_axi4asource_auto_out_aw_mem_5_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_size          (_axi4asource_auto_out_aw_mem_5_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_burst         (_axi4asource_auto_out_aw_mem_5_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_lock          (_axi4asource_auto_out_aw_mem_5_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_cache         (_axi4asource_auto_out_aw_mem_5_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_prot          (_axi4asource_auto_out_aw_mem_5_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_5_qos           (_axi4asource_auto_out_aw_mem_5_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_id            (_axi4asource_auto_out_aw_mem_6_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_addr          (_axi4asource_auto_out_aw_mem_6_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_len           (_axi4asource_auto_out_aw_mem_6_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_size          (_axi4asource_auto_out_aw_mem_6_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_burst         (_axi4asource_auto_out_aw_mem_6_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_lock          (_axi4asource_auto_out_aw_mem_6_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_cache         (_axi4asource_auto_out_aw_mem_6_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_prot          (_axi4asource_auto_out_aw_mem_6_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_6_qos           (_axi4asource_auto_out_aw_mem_6_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_id            (_axi4asource_auto_out_aw_mem_7_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_addr          (_axi4asource_auto_out_aw_mem_7_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_len           (_axi4asource_auto_out_aw_mem_7_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_size          (_axi4asource_auto_out_aw_mem_7_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_burst         (_axi4asource_auto_out_aw_mem_7_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_lock          (_axi4asource_auto_out_aw_mem_7_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_cache         (_axi4asource_auto_out_aw_mem_7_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_prot          (_axi4asource_auto_out_aw_mem_7_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_mem_7_qos           (_axi4asource_auto_out_aw_mem_7_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_widx                (_axi4asource_auto_out_aw_widx),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_safe_widx_valid     (_axi4asource_auto_out_aw_safe_widx_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_aw_safe_source_reset_n (_axi4asource_auto_out_aw_safe_source_reset_n),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_0_data           (_axi4asource_auto_out_w_mem_0_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_0_strb           (_axi4asource_auto_out_w_mem_0_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_0_last           (_axi4asource_auto_out_w_mem_0_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_1_data           (_axi4asource_auto_out_w_mem_1_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_1_strb           (_axi4asource_auto_out_w_mem_1_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_1_last           (_axi4asource_auto_out_w_mem_1_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_2_data           (_axi4asource_auto_out_w_mem_2_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_2_strb           (_axi4asource_auto_out_w_mem_2_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_2_last           (_axi4asource_auto_out_w_mem_2_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_3_data           (_axi4asource_auto_out_w_mem_3_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_3_strb           (_axi4asource_auto_out_w_mem_3_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_3_last           (_axi4asource_auto_out_w_mem_3_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_4_data           (_axi4asource_auto_out_w_mem_4_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_4_strb           (_axi4asource_auto_out_w_mem_4_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_4_last           (_axi4asource_auto_out_w_mem_4_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_5_data           (_axi4asource_auto_out_w_mem_5_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_5_strb           (_axi4asource_auto_out_w_mem_5_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_5_last           (_axi4asource_auto_out_w_mem_5_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_6_data           (_axi4asource_auto_out_w_mem_6_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_6_strb           (_axi4asource_auto_out_w_mem_6_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_6_last           (_axi4asource_auto_out_w_mem_6_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_7_data           (_axi4asource_auto_out_w_mem_7_data),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_7_strb           (_axi4asource_auto_out_w_mem_7_strb),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_mem_7_last           (_axi4asource_auto_out_w_mem_7_last),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_widx                 (_axi4asource_auto_out_w_widx),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_safe_widx_valid      (_axi4asource_auto_out_w_safe_widx_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_w_safe_source_reset_n  (_axi4asource_auto_out_w_safe_source_reset_n),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_b_ridx                 (_axi4asource_auto_out_b_ridx),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_b_safe_ridx_valid      (_axi4asource_auto_out_b_safe_ridx_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_b_safe_sink_reset_n    (_axi4asource_auto_out_b_safe_sink_reset_n),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_id            (_axi4asource_auto_out_ar_mem_0_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_addr          (_axi4asource_auto_out_ar_mem_0_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_len           (_axi4asource_auto_out_ar_mem_0_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_size          (_axi4asource_auto_out_ar_mem_0_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_burst         (_axi4asource_auto_out_ar_mem_0_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_lock          (_axi4asource_auto_out_ar_mem_0_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_cache         (_axi4asource_auto_out_ar_mem_0_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_prot          (_axi4asource_auto_out_ar_mem_0_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_0_qos           (_axi4asource_auto_out_ar_mem_0_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_id            (_axi4asource_auto_out_ar_mem_1_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_addr          (_axi4asource_auto_out_ar_mem_1_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_len           (_axi4asource_auto_out_ar_mem_1_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_size          (_axi4asource_auto_out_ar_mem_1_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_burst         (_axi4asource_auto_out_ar_mem_1_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_lock          (_axi4asource_auto_out_ar_mem_1_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_cache         (_axi4asource_auto_out_ar_mem_1_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_prot          (_axi4asource_auto_out_ar_mem_1_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_1_qos           (_axi4asource_auto_out_ar_mem_1_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_id            (_axi4asource_auto_out_ar_mem_2_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_addr          (_axi4asource_auto_out_ar_mem_2_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_len           (_axi4asource_auto_out_ar_mem_2_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_size          (_axi4asource_auto_out_ar_mem_2_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_burst         (_axi4asource_auto_out_ar_mem_2_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_lock          (_axi4asource_auto_out_ar_mem_2_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_cache         (_axi4asource_auto_out_ar_mem_2_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_prot          (_axi4asource_auto_out_ar_mem_2_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_2_qos           (_axi4asource_auto_out_ar_mem_2_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_id            (_axi4asource_auto_out_ar_mem_3_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_addr          (_axi4asource_auto_out_ar_mem_3_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_len           (_axi4asource_auto_out_ar_mem_3_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_size          (_axi4asource_auto_out_ar_mem_3_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_burst         (_axi4asource_auto_out_ar_mem_3_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_lock          (_axi4asource_auto_out_ar_mem_3_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_cache         (_axi4asource_auto_out_ar_mem_3_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_prot          (_axi4asource_auto_out_ar_mem_3_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_3_qos           (_axi4asource_auto_out_ar_mem_3_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_id            (_axi4asource_auto_out_ar_mem_4_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_addr          (_axi4asource_auto_out_ar_mem_4_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_len           (_axi4asource_auto_out_ar_mem_4_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_size          (_axi4asource_auto_out_ar_mem_4_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_burst         (_axi4asource_auto_out_ar_mem_4_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_lock          (_axi4asource_auto_out_ar_mem_4_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_cache         (_axi4asource_auto_out_ar_mem_4_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_prot          (_axi4asource_auto_out_ar_mem_4_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_4_qos           (_axi4asource_auto_out_ar_mem_4_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_id            (_axi4asource_auto_out_ar_mem_5_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_addr          (_axi4asource_auto_out_ar_mem_5_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_len           (_axi4asource_auto_out_ar_mem_5_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_size          (_axi4asource_auto_out_ar_mem_5_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_burst         (_axi4asource_auto_out_ar_mem_5_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_lock          (_axi4asource_auto_out_ar_mem_5_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_cache         (_axi4asource_auto_out_ar_mem_5_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_prot          (_axi4asource_auto_out_ar_mem_5_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_5_qos           (_axi4asource_auto_out_ar_mem_5_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_id            (_axi4asource_auto_out_ar_mem_6_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_addr          (_axi4asource_auto_out_ar_mem_6_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_len           (_axi4asource_auto_out_ar_mem_6_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_size          (_axi4asource_auto_out_ar_mem_6_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_burst         (_axi4asource_auto_out_ar_mem_6_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_lock          (_axi4asource_auto_out_ar_mem_6_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_cache         (_axi4asource_auto_out_ar_mem_6_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_prot          (_axi4asource_auto_out_ar_mem_6_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_6_qos           (_axi4asource_auto_out_ar_mem_6_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_id            (_axi4asource_auto_out_ar_mem_7_id),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_addr          (_axi4asource_auto_out_ar_mem_7_addr),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_len           (_axi4asource_auto_out_ar_mem_7_len),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_size          (_axi4asource_auto_out_ar_mem_7_size),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_burst         (_axi4asource_auto_out_ar_mem_7_burst),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_lock          (_axi4asource_auto_out_ar_mem_7_lock),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_cache         (_axi4asource_auto_out_ar_mem_7_cache),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_prot          (_axi4asource_auto_out_ar_mem_7_prot),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_mem_7_qos           (_axi4asource_auto_out_ar_mem_7_qos),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_widx                (_axi4asource_auto_out_ar_widx),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_safe_widx_valid     (_axi4asource_auto_out_ar_safe_widx_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_ar_safe_source_reset_n (_axi4asource_auto_out_ar_safe_source_reset_n),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_r_ridx                 (_axi4asource_auto_out_r_ridx),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_r_safe_ridx_valid      (_axi4asource_auto_out_r_safe_ridx_valid),	// @[AsyncCrossing.scala:64:33]
    .auto_axi4in_xing_in_r_safe_sink_reset_n    (_axi4asource_auto_out_r_safe_sink_reset_n),	// @[AsyncCrossing.scala:64:33]
    .io_port_c0_ddr4_dq                         (io_port_c0_ddr4_dq),
    .io_port_c0_ddr4_dqs_c                      (io_port_c0_ddr4_dqs_c),
    .io_port_c0_ddr4_dqs_t                      (io_port_c0_ddr4_dqs_t),
    .io_port_c0_ddr4_dm_dbi_n                   (io_port_c0_ddr4_dm_dbi_n),
    .io_port_c0_sys_clk_i                       (io_port_c0_sys_clk_i),
    .io_port_c0_ddr4_aresetn                    (io_port_c0_ddr4_aresetn),
    .io_port_sys_rst                            (io_port_sys_rst),
    .auto_axi4in_xing_in_aw_ridx                (_island_auto_axi4in_xing_in_aw_ridx),
    .auto_axi4in_xing_in_aw_safe_ridx_valid     (_island_auto_axi4in_xing_in_aw_safe_ridx_valid),
    .auto_axi4in_xing_in_aw_safe_sink_reset_n   (_island_auto_axi4in_xing_in_aw_safe_sink_reset_n),
    .auto_axi4in_xing_in_w_ridx                 (_island_auto_axi4in_xing_in_w_ridx),
    .auto_axi4in_xing_in_w_safe_ridx_valid      (_island_auto_axi4in_xing_in_w_safe_ridx_valid),
    .auto_axi4in_xing_in_w_safe_sink_reset_n    (_island_auto_axi4in_xing_in_w_safe_sink_reset_n),
    .auto_axi4in_xing_in_b_mem_0_id             (_island_auto_axi4in_xing_in_b_mem_0_id),
    .auto_axi4in_xing_in_b_mem_0_resp           (_island_auto_axi4in_xing_in_b_mem_0_resp),
    .auto_axi4in_xing_in_b_mem_1_id             (_island_auto_axi4in_xing_in_b_mem_1_id),
    .auto_axi4in_xing_in_b_mem_1_resp           (_island_auto_axi4in_xing_in_b_mem_1_resp),
    .auto_axi4in_xing_in_b_mem_2_id             (_island_auto_axi4in_xing_in_b_mem_2_id),
    .auto_axi4in_xing_in_b_mem_2_resp           (_island_auto_axi4in_xing_in_b_mem_2_resp),
    .auto_axi4in_xing_in_b_mem_3_id             (_island_auto_axi4in_xing_in_b_mem_3_id),
    .auto_axi4in_xing_in_b_mem_3_resp           (_island_auto_axi4in_xing_in_b_mem_3_resp),
    .auto_axi4in_xing_in_b_mem_4_id             (_island_auto_axi4in_xing_in_b_mem_4_id),
    .auto_axi4in_xing_in_b_mem_4_resp           (_island_auto_axi4in_xing_in_b_mem_4_resp),
    .auto_axi4in_xing_in_b_mem_5_id             (_island_auto_axi4in_xing_in_b_mem_5_id),
    .auto_axi4in_xing_in_b_mem_5_resp           (_island_auto_axi4in_xing_in_b_mem_5_resp),
    .auto_axi4in_xing_in_b_mem_6_id             (_island_auto_axi4in_xing_in_b_mem_6_id),
    .auto_axi4in_xing_in_b_mem_6_resp           (_island_auto_axi4in_xing_in_b_mem_6_resp),
    .auto_axi4in_xing_in_b_mem_7_id             (_island_auto_axi4in_xing_in_b_mem_7_id),
    .auto_axi4in_xing_in_b_mem_7_resp           (_island_auto_axi4in_xing_in_b_mem_7_resp),
    .auto_axi4in_xing_in_b_widx                 (_island_auto_axi4in_xing_in_b_widx),
    .auto_axi4in_xing_in_b_safe_widx_valid      (_island_auto_axi4in_xing_in_b_safe_widx_valid),
    .auto_axi4in_xing_in_b_safe_source_reset_n  (_island_auto_axi4in_xing_in_b_safe_source_reset_n),
    .auto_axi4in_xing_in_ar_ridx                (_island_auto_axi4in_xing_in_ar_ridx),
    .auto_axi4in_xing_in_ar_safe_ridx_valid     (_island_auto_axi4in_xing_in_ar_safe_ridx_valid),
    .auto_axi4in_xing_in_ar_safe_sink_reset_n   (_island_auto_axi4in_xing_in_ar_safe_sink_reset_n),
    .auto_axi4in_xing_in_r_mem_0_id             (_island_auto_axi4in_xing_in_r_mem_0_id),
    .auto_axi4in_xing_in_r_mem_0_data           (_island_auto_axi4in_xing_in_r_mem_0_data),
    .auto_axi4in_xing_in_r_mem_0_resp           (_island_auto_axi4in_xing_in_r_mem_0_resp),
    .auto_axi4in_xing_in_r_mem_0_last           (_island_auto_axi4in_xing_in_r_mem_0_last),
    .auto_axi4in_xing_in_r_mem_1_id             (_island_auto_axi4in_xing_in_r_mem_1_id),
    .auto_axi4in_xing_in_r_mem_1_data           (_island_auto_axi4in_xing_in_r_mem_1_data),
    .auto_axi4in_xing_in_r_mem_1_resp           (_island_auto_axi4in_xing_in_r_mem_1_resp),
    .auto_axi4in_xing_in_r_mem_1_last           (_island_auto_axi4in_xing_in_r_mem_1_last),
    .auto_axi4in_xing_in_r_mem_2_id             (_island_auto_axi4in_xing_in_r_mem_2_id),
    .auto_axi4in_xing_in_r_mem_2_data           (_island_auto_axi4in_xing_in_r_mem_2_data),
    .auto_axi4in_xing_in_r_mem_2_resp           (_island_auto_axi4in_xing_in_r_mem_2_resp),
    .auto_axi4in_xing_in_r_mem_2_last           (_island_auto_axi4in_xing_in_r_mem_2_last),
    .auto_axi4in_xing_in_r_mem_3_id             (_island_auto_axi4in_xing_in_r_mem_3_id),
    .auto_axi4in_xing_in_r_mem_3_data           (_island_auto_axi4in_xing_in_r_mem_3_data),
    .auto_axi4in_xing_in_r_mem_3_resp           (_island_auto_axi4in_xing_in_r_mem_3_resp),
    .auto_axi4in_xing_in_r_mem_3_last           (_island_auto_axi4in_xing_in_r_mem_3_last),
    .auto_axi4in_xing_in_r_mem_4_id             (_island_auto_axi4in_xing_in_r_mem_4_id),
    .auto_axi4in_xing_in_r_mem_4_data           (_island_auto_axi4in_xing_in_r_mem_4_data),
    .auto_axi4in_xing_in_r_mem_4_resp           (_island_auto_axi4in_xing_in_r_mem_4_resp),
    .auto_axi4in_xing_in_r_mem_4_last           (_island_auto_axi4in_xing_in_r_mem_4_last),
    .auto_axi4in_xing_in_r_mem_5_id             (_island_auto_axi4in_xing_in_r_mem_5_id),
    .auto_axi4in_xing_in_r_mem_5_data           (_island_auto_axi4in_xing_in_r_mem_5_data),
    .auto_axi4in_xing_in_r_mem_5_resp           (_island_auto_axi4in_xing_in_r_mem_5_resp),
    .auto_axi4in_xing_in_r_mem_5_last           (_island_auto_axi4in_xing_in_r_mem_5_last),
    .auto_axi4in_xing_in_r_mem_6_id             (_island_auto_axi4in_xing_in_r_mem_6_id),
    .auto_axi4in_xing_in_r_mem_6_data           (_island_auto_axi4in_xing_in_r_mem_6_data),
    .auto_axi4in_xing_in_r_mem_6_resp           (_island_auto_axi4in_xing_in_r_mem_6_resp),
    .auto_axi4in_xing_in_r_mem_6_last           (_island_auto_axi4in_xing_in_r_mem_6_last),
    .auto_axi4in_xing_in_r_mem_7_id             (_island_auto_axi4in_xing_in_r_mem_7_id),
    .auto_axi4in_xing_in_r_mem_7_data           (_island_auto_axi4in_xing_in_r_mem_7_data),
    .auto_axi4in_xing_in_r_mem_7_resp           (_island_auto_axi4in_xing_in_r_mem_7_resp),
    .auto_axi4in_xing_in_r_mem_7_last           (_island_auto_axi4in_xing_in_r_mem_7_last),
    .auto_axi4in_xing_in_r_widx                 (_island_auto_axi4in_xing_in_r_widx),
    .auto_axi4in_xing_in_r_safe_widx_valid      (_island_auto_axi4in_xing_in_r_safe_widx_valid),
    .auto_axi4in_xing_in_r_safe_source_reset_n  (_island_auto_axi4in_xing_in_r_safe_source_reset_n),
    .io_port_c0_ddr4_adr                        (io_port_c0_ddr4_adr),
    .io_port_c0_ddr4_bg                         (io_port_c0_ddr4_bg),
    .io_port_c0_ddr4_ba                         (io_port_c0_ddr4_ba),
    .io_port_c0_ddr4_reset_n                    (io_port_c0_ddr4_reset_n),
    .io_port_c0_ddr4_act_n                      (io_port_c0_ddr4_act_n),
    .io_port_c0_ddr4_ck_c                       (io_port_c0_ddr4_ck_c),
    .io_port_c0_ddr4_ck_t                       (io_port_c0_ddr4_ck_t),
    .io_port_c0_ddr4_cke                        (io_port_c0_ddr4_cke),
    .io_port_c0_ddr4_cs_n                       (io_port_c0_ddr4_cs_n),
    .io_port_c0_ddr4_odt                        (io_port_c0_ddr4_odt),
    .io_port_c0_ddr4_ui_clk                     (_island_io_port_c0_ddr4_ui_clk),
    .io_port_c0_ddr4_ui_clk_sync_rst            (_island_io_port_c0_ddr4_ui_clk_sync_rst)
  );
  AXI4AsyncCrossingSource axi4asource (	// @[AsyncCrossing.scala:64:33]
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_valid                (_yank_auto_out_aw_valid),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_id              (_yank_auto_out_aw_bits_id),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_addr            (_yank_auto_out_aw_bits_addr),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_len             (_yank_auto_out_aw_bits_len),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_size            (_yank_auto_out_aw_bits_size),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_burst           (_yank_auto_out_aw_bits_burst),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_lock            (_yank_auto_out_aw_bits_lock),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_cache           (_yank_auto_out_aw_bits_cache),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_prot            (_yank_auto_out_aw_bits_prot),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_aw_bits_qos             (_yank_auto_out_aw_bits_qos),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_w_valid                 (_yank_auto_out_w_valid),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_w_bits_data             (_yank_auto_out_w_bits_data),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_w_bits_strb             (_yank_auto_out_w_bits_strb),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_w_bits_last             (_yank_auto_out_w_bits_last),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_b_ready                 (_yank_auto_out_b_ready),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_valid                (_yank_auto_out_ar_valid),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_id              (_yank_auto_out_ar_bits_id),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_addr            (_yank_auto_out_ar_bits_addr),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_len             (_yank_auto_out_ar_bits_len),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_size            (_yank_auto_out_ar_bits_size),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_burst           (_yank_auto_out_ar_bits_burst),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_lock            (_yank_auto_out_ar_bits_lock),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_cache           (_yank_auto_out_ar_bits_cache),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_prot            (_yank_auto_out_ar_bits_prot),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_ar_bits_qos             (_yank_auto_out_ar_bits_qos),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_in_r_ready                 (_yank_auto_out_r_ready),	// @[XilinxVCU118MIG.scala:146:27]
    .auto_out_aw_ridx                (_island_auto_axi4in_xing_in_aw_ridx),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_aw_safe_ridx_valid     (_island_auto_axi4in_xing_in_aw_safe_ridx_valid),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_aw_safe_sink_reset_n   (_island_auto_axi4in_xing_in_aw_safe_sink_reset_n),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_w_ridx                 (_island_auto_axi4in_xing_in_w_ridx),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_w_safe_ridx_valid      (_island_auto_axi4in_xing_in_w_safe_ridx_valid),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_w_safe_sink_reset_n    (_island_auto_axi4in_xing_in_w_safe_sink_reset_n),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_0_id             (_island_auto_axi4in_xing_in_b_mem_0_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_0_resp           (_island_auto_axi4in_xing_in_b_mem_0_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_1_id             (_island_auto_axi4in_xing_in_b_mem_1_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_1_resp           (_island_auto_axi4in_xing_in_b_mem_1_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_2_id             (_island_auto_axi4in_xing_in_b_mem_2_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_2_resp           (_island_auto_axi4in_xing_in_b_mem_2_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_3_id             (_island_auto_axi4in_xing_in_b_mem_3_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_3_resp           (_island_auto_axi4in_xing_in_b_mem_3_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_4_id             (_island_auto_axi4in_xing_in_b_mem_4_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_4_resp           (_island_auto_axi4in_xing_in_b_mem_4_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_5_id             (_island_auto_axi4in_xing_in_b_mem_5_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_5_resp           (_island_auto_axi4in_xing_in_b_mem_5_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_6_id             (_island_auto_axi4in_xing_in_b_mem_6_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_6_resp           (_island_auto_axi4in_xing_in_b_mem_6_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_7_id             (_island_auto_axi4in_xing_in_b_mem_7_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_mem_7_resp           (_island_auto_axi4in_xing_in_b_mem_7_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_widx                 (_island_auto_axi4in_xing_in_b_widx),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_safe_widx_valid      (_island_auto_axi4in_xing_in_b_safe_widx_valid),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_b_safe_source_reset_n  (_island_auto_axi4in_xing_in_b_safe_source_reset_n),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_ar_ridx                (_island_auto_axi4in_xing_in_ar_ridx),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_ar_safe_ridx_valid     (_island_auto_axi4in_xing_in_ar_safe_ridx_valid),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_ar_safe_sink_reset_n   (_island_auto_axi4in_xing_in_ar_safe_sink_reset_n),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_0_id             (_island_auto_axi4in_xing_in_r_mem_0_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_0_data           (_island_auto_axi4in_xing_in_r_mem_0_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_0_resp           (_island_auto_axi4in_xing_in_r_mem_0_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_0_last           (_island_auto_axi4in_xing_in_r_mem_0_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_1_id             (_island_auto_axi4in_xing_in_r_mem_1_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_1_data           (_island_auto_axi4in_xing_in_r_mem_1_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_1_resp           (_island_auto_axi4in_xing_in_r_mem_1_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_1_last           (_island_auto_axi4in_xing_in_r_mem_1_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_2_id             (_island_auto_axi4in_xing_in_r_mem_2_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_2_data           (_island_auto_axi4in_xing_in_r_mem_2_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_2_resp           (_island_auto_axi4in_xing_in_r_mem_2_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_2_last           (_island_auto_axi4in_xing_in_r_mem_2_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_3_id             (_island_auto_axi4in_xing_in_r_mem_3_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_3_data           (_island_auto_axi4in_xing_in_r_mem_3_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_3_resp           (_island_auto_axi4in_xing_in_r_mem_3_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_3_last           (_island_auto_axi4in_xing_in_r_mem_3_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_4_id             (_island_auto_axi4in_xing_in_r_mem_4_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_4_data           (_island_auto_axi4in_xing_in_r_mem_4_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_4_resp           (_island_auto_axi4in_xing_in_r_mem_4_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_4_last           (_island_auto_axi4in_xing_in_r_mem_4_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_5_id             (_island_auto_axi4in_xing_in_r_mem_5_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_5_data           (_island_auto_axi4in_xing_in_r_mem_5_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_5_resp           (_island_auto_axi4in_xing_in_r_mem_5_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_5_last           (_island_auto_axi4in_xing_in_r_mem_5_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_6_id             (_island_auto_axi4in_xing_in_r_mem_6_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_6_data           (_island_auto_axi4in_xing_in_r_mem_6_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_6_resp           (_island_auto_axi4in_xing_in_r_mem_6_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_6_last           (_island_auto_axi4in_xing_in_r_mem_6_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_7_id             (_island_auto_axi4in_xing_in_r_mem_7_id),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_7_data           (_island_auto_axi4in_xing_in_r_mem_7_data),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_7_resp           (_island_auto_axi4in_xing_in_r_mem_7_resp),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_mem_7_last           (_island_auto_axi4in_xing_in_r_mem_7_last),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_widx                 (_island_auto_axi4in_xing_in_r_widx),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_safe_widx_valid      (_island_auto_axi4in_xing_in_r_safe_widx_valid),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_out_r_safe_source_reset_n  (_island_auto_axi4in_xing_in_r_safe_source_reset_n),	// @[XilinxVCU118MIG.scala:147:27]
    .auto_in_aw_ready                (_axi4asource_auto_in_aw_ready),
    .auto_in_w_ready                 (_axi4asource_auto_in_w_ready),
    .auto_in_b_valid                 (_axi4asource_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4asource_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4asource_auto_in_b_bits_resp),
    .auto_in_ar_ready                (_axi4asource_auto_in_ar_ready),
    .auto_in_r_valid                 (_axi4asource_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4asource_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4asource_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4asource_auto_in_r_bits_resp),
    .auto_in_r_bits_last             (_axi4asource_auto_in_r_bits_last),
    .auto_out_aw_mem_0_id            (_axi4asource_auto_out_aw_mem_0_id),
    .auto_out_aw_mem_0_addr          (_axi4asource_auto_out_aw_mem_0_addr),
    .auto_out_aw_mem_0_len           (_axi4asource_auto_out_aw_mem_0_len),
    .auto_out_aw_mem_0_size          (_axi4asource_auto_out_aw_mem_0_size),
    .auto_out_aw_mem_0_burst         (_axi4asource_auto_out_aw_mem_0_burst),
    .auto_out_aw_mem_0_lock          (_axi4asource_auto_out_aw_mem_0_lock),
    .auto_out_aw_mem_0_cache         (_axi4asource_auto_out_aw_mem_0_cache),
    .auto_out_aw_mem_0_prot          (_axi4asource_auto_out_aw_mem_0_prot),
    .auto_out_aw_mem_0_qos           (_axi4asource_auto_out_aw_mem_0_qos),
    .auto_out_aw_mem_1_id            (_axi4asource_auto_out_aw_mem_1_id),
    .auto_out_aw_mem_1_addr          (_axi4asource_auto_out_aw_mem_1_addr),
    .auto_out_aw_mem_1_len           (_axi4asource_auto_out_aw_mem_1_len),
    .auto_out_aw_mem_1_size          (_axi4asource_auto_out_aw_mem_1_size),
    .auto_out_aw_mem_1_burst         (_axi4asource_auto_out_aw_mem_1_burst),
    .auto_out_aw_mem_1_lock          (_axi4asource_auto_out_aw_mem_1_lock),
    .auto_out_aw_mem_1_cache         (_axi4asource_auto_out_aw_mem_1_cache),
    .auto_out_aw_mem_1_prot          (_axi4asource_auto_out_aw_mem_1_prot),
    .auto_out_aw_mem_1_qos           (_axi4asource_auto_out_aw_mem_1_qos),
    .auto_out_aw_mem_2_id            (_axi4asource_auto_out_aw_mem_2_id),
    .auto_out_aw_mem_2_addr          (_axi4asource_auto_out_aw_mem_2_addr),
    .auto_out_aw_mem_2_len           (_axi4asource_auto_out_aw_mem_2_len),
    .auto_out_aw_mem_2_size          (_axi4asource_auto_out_aw_mem_2_size),
    .auto_out_aw_mem_2_burst         (_axi4asource_auto_out_aw_mem_2_burst),
    .auto_out_aw_mem_2_lock          (_axi4asource_auto_out_aw_mem_2_lock),
    .auto_out_aw_mem_2_cache         (_axi4asource_auto_out_aw_mem_2_cache),
    .auto_out_aw_mem_2_prot          (_axi4asource_auto_out_aw_mem_2_prot),
    .auto_out_aw_mem_2_qos           (_axi4asource_auto_out_aw_mem_2_qos),
    .auto_out_aw_mem_3_id            (_axi4asource_auto_out_aw_mem_3_id),
    .auto_out_aw_mem_3_addr          (_axi4asource_auto_out_aw_mem_3_addr),
    .auto_out_aw_mem_3_len           (_axi4asource_auto_out_aw_mem_3_len),
    .auto_out_aw_mem_3_size          (_axi4asource_auto_out_aw_mem_3_size),
    .auto_out_aw_mem_3_burst         (_axi4asource_auto_out_aw_mem_3_burst),
    .auto_out_aw_mem_3_lock          (_axi4asource_auto_out_aw_mem_3_lock),
    .auto_out_aw_mem_3_cache         (_axi4asource_auto_out_aw_mem_3_cache),
    .auto_out_aw_mem_3_prot          (_axi4asource_auto_out_aw_mem_3_prot),
    .auto_out_aw_mem_3_qos           (_axi4asource_auto_out_aw_mem_3_qos),
    .auto_out_aw_mem_4_id            (_axi4asource_auto_out_aw_mem_4_id),
    .auto_out_aw_mem_4_addr          (_axi4asource_auto_out_aw_mem_4_addr),
    .auto_out_aw_mem_4_len           (_axi4asource_auto_out_aw_mem_4_len),
    .auto_out_aw_mem_4_size          (_axi4asource_auto_out_aw_mem_4_size),
    .auto_out_aw_mem_4_burst         (_axi4asource_auto_out_aw_mem_4_burst),
    .auto_out_aw_mem_4_lock          (_axi4asource_auto_out_aw_mem_4_lock),
    .auto_out_aw_mem_4_cache         (_axi4asource_auto_out_aw_mem_4_cache),
    .auto_out_aw_mem_4_prot          (_axi4asource_auto_out_aw_mem_4_prot),
    .auto_out_aw_mem_4_qos           (_axi4asource_auto_out_aw_mem_4_qos),
    .auto_out_aw_mem_5_id            (_axi4asource_auto_out_aw_mem_5_id),
    .auto_out_aw_mem_5_addr          (_axi4asource_auto_out_aw_mem_5_addr),
    .auto_out_aw_mem_5_len           (_axi4asource_auto_out_aw_mem_5_len),
    .auto_out_aw_mem_5_size          (_axi4asource_auto_out_aw_mem_5_size),
    .auto_out_aw_mem_5_burst         (_axi4asource_auto_out_aw_mem_5_burst),
    .auto_out_aw_mem_5_lock          (_axi4asource_auto_out_aw_mem_5_lock),
    .auto_out_aw_mem_5_cache         (_axi4asource_auto_out_aw_mem_5_cache),
    .auto_out_aw_mem_5_prot          (_axi4asource_auto_out_aw_mem_5_prot),
    .auto_out_aw_mem_5_qos           (_axi4asource_auto_out_aw_mem_5_qos),
    .auto_out_aw_mem_6_id            (_axi4asource_auto_out_aw_mem_6_id),
    .auto_out_aw_mem_6_addr          (_axi4asource_auto_out_aw_mem_6_addr),
    .auto_out_aw_mem_6_len           (_axi4asource_auto_out_aw_mem_6_len),
    .auto_out_aw_mem_6_size          (_axi4asource_auto_out_aw_mem_6_size),
    .auto_out_aw_mem_6_burst         (_axi4asource_auto_out_aw_mem_6_burst),
    .auto_out_aw_mem_6_lock          (_axi4asource_auto_out_aw_mem_6_lock),
    .auto_out_aw_mem_6_cache         (_axi4asource_auto_out_aw_mem_6_cache),
    .auto_out_aw_mem_6_prot          (_axi4asource_auto_out_aw_mem_6_prot),
    .auto_out_aw_mem_6_qos           (_axi4asource_auto_out_aw_mem_6_qos),
    .auto_out_aw_mem_7_id            (_axi4asource_auto_out_aw_mem_7_id),
    .auto_out_aw_mem_7_addr          (_axi4asource_auto_out_aw_mem_7_addr),
    .auto_out_aw_mem_7_len           (_axi4asource_auto_out_aw_mem_7_len),
    .auto_out_aw_mem_7_size          (_axi4asource_auto_out_aw_mem_7_size),
    .auto_out_aw_mem_7_burst         (_axi4asource_auto_out_aw_mem_7_burst),
    .auto_out_aw_mem_7_lock          (_axi4asource_auto_out_aw_mem_7_lock),
    .auto_out_aw_mem_7_cache         (_axi4asource_auto_out_aw_mem_7_cache),
    .auto_out_aw_mem_7_prot          (_axi4asource_auto_out_aw_mem_7_prot),
    .auto_out_aw_mem_7_qos           (_axi4asource_auto_out_aw_mem_7_qos),
    .auto_out_aw_widx                (_axi4asource_auto_out_aw_widx),
    .auto_out_aw_safe_widx_valid     (_axi4asource_auto_out_aw_safe_widx_valid),
    .auto_out_aw_safe_source_reset_n (_axi4asource_auto_out_aw_safe_source_reset_n),
    .auto_out_w_mem_0_data           (_axi4asource_auto_out_w_mem_0_data),
    .auto_out_w_mem_0_strb           (_axi4asource_auto_out_w_mem_0_strb),
    .auto_out_w_mem_0_last           (_axi4asource_auto_out_w_mem_0_last),
    .auto_out_w_mem_1_data           (_axi4asource_auto_out_w_mem_1_data),
    .auto_out_w_mem_1_strb           (_axi4asource_auto_out_w_mem_1_strb),
    .auto_out_w_mem_1_last           (_axi4asource_auto_out_w_mem_1_last),
    .auto_out_w_mem_2_data           (_axi4asource_auto_out_w_mem_2_data),
    .auto_out_w_mem_2_strb           (_axi4asource_auto_out_w_mem_2_strb),
    .auto_out_w_mem_2_last           (_axi4asource_auto_out_w_mem_2_last),
    .auto_out_w_mem_3_data           (_axi4asource_auto_out_w_mem_3_data),
    .auto_out_w_mem_3_strb           (_axi4asource_auto_out_w_mem_3_strb),
    .auto_out_w_mem_3_last           (_axi4asource_auto_out_w_mem_3_last),
    .auto_out_w_mem_4_data           (_axi4asource_auto_out_w_mem_4_data),
    .auto_out_w_mem_4_strb           (_axi4asource_auto_out_w_mem_4_strb),
    .auto_out_w_mem_4_last           (_axi4asource_auto_out_w_mem_4_last),
    .auto_out_w_mem_5_data           (_axi4asource_auto_out_w_mem_5_data),
    .auto_out_w_mem_5_strb           (_axi4asource_auto_out_w_mem_5_strb),
    .auto_out_w_mem_5_last           (_axi4asource_auto_out_w_mem_5_last),
    .auto_out_w_mem_6_data           (_axi4asource_auto_out_w_mem_6_data),
    .auto_out_w_mem_6_strb           (_axi4asource_auto_out_w_mem_6_strb),
    .auto_out_w_mem_6_last           (_axi4asource_auto_out_w_mem_6_last),
    .auto_out_w_mem_7_data           (_axi4asource_auto_out_w_mem_7_data),
    .auto_out_w_mem_7_strb           (_axi4asource_auto_out_w_mem_7_strb),
    .auto_out_w_mem_7_last           (_axi4asource_auto_out_w_mem_7_last),
    .auto_out_w_widx                 (_axi4asource_auto_out_w_widx),
    .auto_out_w_safe_widx_valid      (_axi4asource_auto_out_w_safe_widx_valid),
    .auto_out_w_safe_source_reset_n  (_axi4asource_auto_out_w_safe_source_reset_n),
    .auto_out_b_ridx                 (_axi4asource_auto_out_b_ridx),
    .auto_out_b_safe_ridx_valid      (_axi4asource_auto_out_b_safe_ridx_valid),
    .auto_out_b_safe_sink_reset_n    (_axi4asource_auto_out_b_safe_sink_reset_n),
    .auto_out_ar_mem_0_id            (_axi4asource_auto_out_ar_mem_0_id),
    .auto_out_ar_mem_0_addr          (_axi4asource_auto_out_ar_mem_0_addr),
    .auto_out_ar_mem_0_len           (_axi4asource_auto_out_ar_mem_0_len),
    .auto_out_ar_mem_0_size          (_axi4asource_auto_out_ar_mem_0_size),
    .auto_out_ar_mem_0_burst         (_axi4asource_auto_out_ar_mem_0_burst),
    .auto_out_ar_mem_0_lock          (_axi4asource_auto_out_ar_mem_0_lock),
    .auto_out_ar_mem_0_cache         (_axi4asource_auto_out_ar_mem_0_cache),
    .auto_out_ar_mem_0_prot          (_axi4asource_auto_out_ar_mem_0_prot),
    .auto_out_ar_mem_0_qos           (_axi4asource_auto_out_ar_mem_0_qos),
    .auto_out_ar_mem_1_id            (_axi4asource_auto_out_ar_mem_1_id),
    .auto_out_ar_mem_1_addr          (_axi4asource_auto_out_ar_mem_1_addr),
    .auto_out_ar_mem_1_len           (_axi4asource_auto_out_ar_mem_1_len),
    .auto_out_ar_mem_1_size          (_axi4asource_auto_out_ar_mem_1_size),
    .auto_out_ar_mem_1_burst         (_axi4asource_auto_out_ar_mem_1_burst),
    .auto_out_ar_mem_1_lock          (_axi4asource_auto_out_ar_mem_1_lock),
    .auto_out_ar_mem_1_cache         (_axi4asource_auto_out_ar_mem_1_cache),
    .auto_out_ar_mem_1_prot          (_axi4asource_auto_out_ar_mem_1_prot),
    .auto_out_ar_mem_1_qos           (_axi4asource_auto_out_ar_mem_1_qos),
    .auto_out_ar_mem_2_id            (_axi4asource_auto_out_ar_mem_2_id),
    .auto_out_ar_mem_2_addr          (_axi4asource_auto_out_ar_mem_2_addr),
    .auto_out_ar_mem_2_len           (_axi4asource_auto_out_ar_mem_2_len),
    .auto_out_ar_mem_2_size          (_axi4asource_auto_out_ar_mem_2_size),
    .auto_out_ar_mem_2_burst         (_axi4asource_auto_out_ar_mem_2_burst),
    .auto_out_ar_mem_2_lock          (_axi4asource_auto_out_ar_mem_2_lock),
    .auto_out_ar_mem_2_cache         (_axi4asource_auto_out_ar_mem_2_cache),
    .auto_out_ar_mem_2_prot          (_axi4asource_auto_out_ar_mem_2_prot),
    .auto_out_ar_mem_2_qos           (_axi4asource_auto_out_ar_mem_2_qos),
    .auto_out_ar_mem_3_id            (_axi4asource_auto_out_ar_mem_3_id),
    .auto_out_ar_mem_3_addr          (_axi4asource_auto_out_ar_mem_3_addr),
    .auto_out_ar_mem_3_len           (_axi4asource_auto_out_ar_mem_3_len),
    .auto_out_ar_mem_3_size          (_axi4asource_auto_out_ar_mem_3_size),
    .auto_out_ar_mem_3_burst         (_axi4asource_auto_out_ar_mem_3_burst),
    .auto_out_ar_mem_3_lock          (_axi4asource_auto_out_ar_mem_3_lock),
    .auto_out_ar_mem_3_cache         (_axi4asource_auto_out_ar_mem_3_cache),
    .auto_out_ar_mem_3_prot          (_axi4asource_auto_out_ar_mem_3_prot),
    .auto_out_ar_mem_3_qos           (_axi4asource_auto_out_ar_mem_3_qos),
    .auto_out_ar_mem_4_id            (_axi4asource_auto_out_ar_mem_4_id),
    .auto_out_ar_mem_4_addr          (_axi4asource_auto_out_ar_mem_4_addr),
    .auto_out_ar_mem_4_len           (_axi4asource_auto_out_ar_mem_4_len),
    .auto_out_ar_mem_4_size          (_axi4asource_auto_out_ar_mem_4_size),
    .auto_out_ar_mem_4_burst         (_axi4asource_auto_out_ar_mem_4_burst),
    .auto_out_ar_mem_4_lock          (_axi4asource_auto_out_ar_mem_4_lock),
    .auto_out_ar_mem_4_cache         (_axi4asource_auto_out_ar_mem_4_cache),
    .auto_out_ar_mem_4_prot          (_axi4asource_auto_out_ar_mem_4_prot),
    .auto_out_ar_mem_4_qos           (_axi4asource_auto_out_ar_mem_4_qos),
    .auto_out_ar_mem_5_id            (_axi4asource_auto_out_ar_mem_5_id),
    .auto_out_ar_mem_5_addr          (_axi4asource_auto_out_ar_mem_5_addr),
    .auto_out_ar_mem_5_len           (_axi4asource_auto_out_ar_mem_5_len),
    .auto_out_ar_mem_5_size          (_axi4asource_auto_out_ar_mem_5_size),
    .auto_out_ar_mem_5_burst         (_axi4asource_auto_out_ar_mem_5_burst),
    .auto_out_ar_mem_5_lock          (_axi4asource_auto_out_ar_mem_5_lock),
    .auto_out_ar_mem_5_cache         (_axi4asource_auto_out_ar_mem_5_cache),
    .auto_out_ar_mem_5_prot          (_axi4asource_auto_out_ar_mem_5_prot),
    .auto_out_ar_mem_5_qos           (_axi4asource_auto_out_ar_mem_5_qos),
    .auto_out_ar_mem_6_id            (_axi4asource_auto_out_ar_mem_6_id),
    .auto_out_ar_mem_6_addr          (_axi4asource_auto_out_ar_mem_6_addr),
    .auto_out_ar_mem_6_len           (_axi4asource_auto_out_ar_mem_6_len),
    .auto_out_ar_mem_6_size          (_axi4asource_auto_out_ar_mem_6_size),
    .auto_out_ar_mem_6_burst         (_axi4asource_auto_out_ar_mem_6_burst),
    .auto_out_ar_mem_6_lock          (_axi4asource_auto_out_ar_mem_6_lock),
    .auto_out_ar_mem_6_cache         (_axi4asource_auto_out_ar_mem_6_cache),
    .auto_out_ar_mem_6_prot          (_axi4asource_auto_out_ar_mem_6_prot),
    .auto_out_ar_mem_6_qos           (_axi4asource_auto_out_ar_mem_6_qos),
    .auto_out_ar_mem_7_id            (_axi4asource_auto_out_ar_mem_7_id),
    .auto_out_ar_mem_7_addr          (_axi4asource_auto_out_ar_mem_7_addr),
    .auto_out_ar_mem_7_len           (_axi4asource_auto_out_ar_mem_7_len),
    .auto_out_ar_mem_7_size          (_axi4asource_auto_out_ar_mem_7_size),
    .auto_out_ar_mem_7_burst         (_axi4asource_auto_out_ar_mem_7_burst),
    .auto_out_ar_mem_7_lock          (_axi4asource_auto_out_ar_mem_7_lock),
    .auto_out_ar_mem_7_cache         (_axi4asource_auto_out_ar_mem_7_cache),
    .auto_out_ar_mem_7_prot          (_axi4asource_auto_out_ar_mem_7_prot),
    .auto_out_ar_mem_7_qos           (_axi4asource_auto_out_ar_mem_7_qos),
    .auto_out_ar_widx                (_axi4asource_auto_out_ar_widx),
    .auto_out_ar_safe_widx_valid     (_axi4asource_auto_out_ar_safe_widx_valid),
    .auto_out_ar_safe_source_reset_n (_axi4asource_auto_out_ar_safe_source_reset_n),
    .auto_out_r_ridx                 (_axi4asource_auto_out_r_ridx),
    .auto_out_r_safe_ridx_valid      (_axi4asource_auto_out_r_safe_ridx_valid),
    .auto_out_r_safe_sink_reset_n    (_axi4asource_auto_out_r_safe_sink_reset_n)
  );
  assign io_port_c0_ddr4_ui_clk = _island_io_port_c0_ddr4_ui_clk;	// @[XilinxVCU118MIG.scala:147:27]
  assign io_port_c0_ddr4_ui_clk_sync_rst = _island_io_port_c0_ddr4_ui_clk_sync_rst;	// @[XilinxVCU118MIG.scala:147:27]
endmodule

