<div id="pf17d" class="pf w0 h0" data-page-no="17d"><div class="pc pc17d w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg17d.png"/><div class="t m0 x127 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MCG_SC field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x1 h7 y10b6 ff2 fs4 fc0 sc0 ls0">3–1</div><div class="t m0 x60 h7 yff7 ff2 fs4 fc0 sc0 ls0">FCRDIV</div><div class="t m0 x83 h7 y10b6 ff2 fs4 fc0 sc0 ls0 ws0">Fast Clock Internal Reference Divider</div><div class="t m0 x83 h7 y10b7 ff2 fs4 fc0 sc0 ls0 ws0">Selects the amount to divide down the fast internal reference clock. The resulting frequency will be in the</div><div class="t m0 x83 h7 y13b5 ff2 fs4 fc0 sc0 ls0 ws0">range 31.25 kHz to 4 MHz (Note: Changing the divider when the Fast IRC is enabled is not supported).</div><div class="t m0 x83 h7 y21fa ff2 fs4 fc0 sc0 ls0 ws0">000<span class="_ _28"> </span>Divide Factor is 1</div><div class="t m0 x83 h7 y17bd ff2 fs4 fc0 sc0 ls0 ws0">001<span class="_ _28"> </span>Divide Factor is 2.</div><div class="t m0 x83 h7 y17be ff2 fs4 fc0 sc0 ls0 ws0">010<span class="_ _28"> </span>Divide Factor is 4.</div><div class="t m0 x83 h7 y21fb ff2 fs4 fc0 sc0 ls0 ws0">011<span class="_ _28"> </span>Divide Factor is 8.</div><div class="t m0 x83 h7 y21fc ff2 fs4 fc0 sc0 ls0 ws0">100<span class="_ _28"> </span>Divide Factor is 16</div><div class="t m0 x83 h7 y21fd ff2 fs4 fc0 sc0 ls0 ws0">101<span class="_ _28"> </span>Divide Factor is 32</div><div class="t m0 x83 h7 y21fe ff2 fs4 fc0 sc0 ls0 ws0">110<span class="_ _28"> </span>Divide Factor is 64</div><div class="t m0 x83 h7 y21ff ff2 fs4 fc0 sc0 ls0 ws0">111<span class="_ _28"> </span>Divide Factor is 128.</div><div class="t m0 x97 h7 y2200 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x117 h7 y2201 ff2 fs4 fc0 sc0 ls0">LOCS0</div><div class="t m0 x83 h7 y2200 ff2 fs4 fc0 sc0 ls0 ws0">OSC0 Loss of Clock Status</div><div class="t m0 x83 h7 y2202 ff2 fs4 fc0 sc0 ls0 ws0">The LOCS0 indicates when a loss of OSC0 reference clock has occurred. The LOCS0 bit only has an</div><div class="t m0 x83 h7 y10e1 ff2 fs4 fc0 sc0 ls0 ws0">effect when CME0 is set. This bit is cleared by writing a logic 1 to it when set.</div><div class="t m0 x83 h7 y16d7 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Loss of OSC0 has not occurred.</div><div class="t m0 x83 h7 y2203 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Loss of OSC0 has occurred.</div><div class="t m0 x9 h1b y2204 ff1 fsc fc0 sc0 ls0 ws0">24.3.9<span class="_ _b"> </span>MCG Auto Trim Compare Value High Register (MCG_ATCVH)</div><div class="t m0 x9 h7 y2205 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + Ah offset = 4006_400Ah</div><div class="t m0 x81 h1d y2206 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2207 ff2 fs4 fc0 sc0 ls0 ws334">Read <span class="ve">ATCVH</span></div><div class="t m0 x8b h7 y2208 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2209 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x20 h9 y220a ff1 fs2 fc0 sc0 ls0 ws0">MCG_ATCVH field descriptions</div><div class="t m0 x12c h10 y220b ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y220c ff2 fs4 fc0 sc0 ls0">7–0</div><div class="t m0 x4f h7 yfa4 ff2 fs4 fc0 sc0 ls0">ATCVH</div><div class="t m0 x83 h7 y220c ff2 fs4 fc0 sc0 ls0 ws0">ATM Compare Value High</div><div class="t m0 x83 h7 y220d ff2 fs4 fc0 sc0 ls0 ws0">Values are used by Auto Trim Machine to compare and adjust Internal Reference trim values during ATM</div><div class="t m0 x83 h7 y220e ff2 fs4 fc0 sc0 ls0 ws0">SAR conversion.</div><div class="t m0 x9 h1b y220f ff1 fsc fc0 sc0 ls0 ws0">24.3.10<span class="_ _b"> </span>MCG Auto Trim Compare Value Low Register (MCG_ATCVL)</div><div class="t m0 x9 h7 y113a ff2 fs4 fc0 sc0 ls0 ws0">Address: 4006_4000h base + Bh offset = 4006_400Bh</div><div class="t m0 x81 h1d y2210 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2211 ff2 fs4 fc0 sc0 ls0 ws335">Read <span class="ve">ATCVL</span></div><div class="t m0 x8b h7 y2212 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2213 ff2 fs4 fc0 sc0 ls0 ws2ab">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>381</div><a class="l" href="#pf17d" data-dest-detail='[381,"XYZ",null,264.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.750000px;bottom:330.667000px;width:30.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf17e" data-dest-detail='[382,"XYZ",null,685.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:319.497000px;bottom:101.667000px;width:29.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
