TimeQuest Timing Analyzer report for g21_lab3
Fri Oct 27 09:11:52 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLK'
 26. Fast Model Hold: 'CLK'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g21_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 233.32 MHz ; 216.08 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -3.286 ; -983.852      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.625 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.814 ; -622.419              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.286 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg2 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.339      ;
; -3.268 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg4 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.321      ;
; -3.231 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg2 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.284      ;
; -3.213 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg4 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.266      ;
; -3.171 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg2 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.224      ;
; -3.153 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg4 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.206      ;
; -3.016 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg3 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.069      ;
; -3.008 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg1 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.061      ;
; -2.966 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg3 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.019      ;
; -2.958 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg1 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 4.011      ;
; -2.953 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.998      ;
; -2.945 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.990      ;
; -2.942 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg5 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.995      ;
; -2.912 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.957      ;
; -2.912 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg3 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.965      ;
; -2.904 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg1 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.957      ;
; -2.898 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.943      ;
; -2.895 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg2 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.948      ;
; -2.890 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.935      ;
; -2.887 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg5 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.940      ;
; -2.877 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg4 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.930      ;
; -2.857 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.902      ;
; -2.838 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.883      ;
; -2.830 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.875      ;
; -2.827 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg5 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.880      ;
; -2.806 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg2 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.859      ;
; -2.797 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5  ; CLK          ; CLK         ; 1.000        ; 0.085      ; 3.842      ;
; -2.792 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[0]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.851      ;
; -2.791 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[4]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.850      ;
; -2.789 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[1]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.848      ;
; -2.788 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[3]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.847      ;
; -2.788 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[2]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.847      ;
; -2.788 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2] ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a32~porta_address_reg4 ; CLK          ; CLK         ; 1.000        ; 0.093      ; 3.841      ;
; -2.787 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst102|dffs[5]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.846      ;
; -2.784 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst96|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.848      ;
; -2.784 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst96|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.848      ;
; -2.783 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst96|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.847      ;
; -2.781 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst96|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.845      ;
; -2.780 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst94|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.844      ;
; -2.780 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst94|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.844      ;
; -2.779 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst94|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.843      ;
; -2.779 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst96|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.843      ;
; -2.772 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst28|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.029      ; 3.839      ;
; -2.765 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5] ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                    ; CLK          ; CLK         ; 1.000        ; 0.000      ; 3.803      ;
; -2.764 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst20|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 3.825      ;
; -2.759 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst22|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 3.820      ;
; -2.758 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst20|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 3.819      ;
; -2.748 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst50|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.806      ;
; -2.748 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst50|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.806      ;
; -2.747 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst4|dffs[1]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.800      ;
; -2.746 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst4|dffs[4]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.799      ;
; -2.746 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst6|dffs[3]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.799      ;
; -2.744 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst6|dffs[4]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.797      ;
; -2.742 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst28|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.800      ;
; -2.742 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst6|dffs[2]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.795      ;
; -2.742 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[0]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.801      ;
; -2.741 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst25|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.799      ;
; -2.741 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst28|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.799      ;
; -2.741 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[4]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.800      ;
; -2.740 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst25|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.798      ;
; -2.739 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst78|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.792      ;
; -2.739 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.792      ;
; -2.739 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst78|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.792      ;
; -2.739 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst25|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.797      ;
; -2.739 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[1]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.798      ;
; -2.738 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[3]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.797      ;
; -2.738 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[2]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.797      ;
; -2.737 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst78|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.790      ;
; -2.737 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst102|dffs[5]                                                                                                                  ; CLK          ; CLK         ; 1.000        ; 0.021      ; 3.796      ;
; -2.735 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.788      ;
; -2.735 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst28|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.793      ;
; -2.734 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst4|dffs[3]                                                                                                                    ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.787      ;
; -2.734 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.787      ;
; -2.734 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst96|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.798      ;
; -2.734 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst96|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.798      ;
; -2.733 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst58|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.790      ;
; -2.733 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst56|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.790      ;
; -2.733 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.786      ;
; -2.733 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst56|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.790      ;
; -2.733 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst96|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.797      ;
; -2.732 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst56|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.789      ;
; -2.731 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst58|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.788      ;
; -2.731 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst28|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.789      ;
; -2.731 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst20|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 3.792      ;
; -2.731 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst96|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.795      ;
; -2.730 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst20|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.023      ; 3.791      ;
; -2.730 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.783      ;
; -2.730 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst94|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.794      ;
; -2.730 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst94|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.794      ;
; -2.729 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst76|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.015      ; 3.782      ;
; -2.729 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst94|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.793      ;
; -2.729 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0] ; lpm_ff:inst96|dffs[0]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.793      ;
; -2.728 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst56|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.785      ;
; -2.727 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst25|dffs[5]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.785      ;
; -2.727 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst25|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.020      ; 3.785      ;
; -2.725 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst56|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.782      ;
; -2.724 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst58|dffs[4]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.019      ; 3.781      ;
; -2.724 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst74|dffs[3]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.788      ;
; -2.723 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst70|dffs[2]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.787      ;
; -2.723 ; StackCounter_lpm_counter:inst124|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1] ; lpm_ff:inst74|dffs[1]                                                                                                                   ; CLK          ; CLK         ; 1.000        ; 0.026      ; 3.787      ;
+--------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                        ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.625 ; lpm_ff:inst22|dffs[2]  ; lpm_ff:inst20|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; lpm_ff:inst20|dffs[1]  ; lpm_ff:inst22|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.636 ; lpm_ff:inst58|dffs[2]  ; lpm_ff:inst56|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.922      ;
; 0.868 ; lpm_ff:inst22|dffs[0]  ; lpm_ff:inst20|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.154      ;
; 0.869 ; lpm_ff:inst60|dffs[0]  ; lpm_ff:inst58|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.156      ;
; 0.877 ; lpm_ff:inst18|dffs[1]  ; lpm_ff:inst20|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.164      ;
; 0.880 ; lpm_ff:inst26|dffs[4]  ; lpm_ff:inst25|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.167      ;
; 0.883 ; lpm_ff:inst60|dffs[3]  ; lpm_ff:inst58|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.170      ;
; 0.892 ; lpm_ff:inst18|dffs[3]  ; lpm_ff:inst20|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.179      ;
; 0.898 ; lpm_ff:inst60|dffs[1]  ; lpm_ff:inst58|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 1.185      ;
; 0.968 ; lpm_ff:inst94|dffs[0]  ; lpm_ff:inst96|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; lpm_ff:inst8|dffs[0]   ; lpm_ff:inst10|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; lpm_ff:inst92|dffs[2]  ; lpm_ff:inst94|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; lpm_ff:inst6|dffs[0]   ; lpm_ff:inst4|dffs[0]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; lpm_ff:inst48|dffs[4]  ; lpm_ff:inst50|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; lpm_ff:inst50|dffs[2]  ; lpm_ff:inst48|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; lpm_ff:inst20|dffs[0]  ; lpm_ff:inst22|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; lpm_ff:inst94|dffs[4]  ; lpm_ff:inst96|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; lpm_ff:inst52|dffs[1]  ; lpm_ff:inst54|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; lpm_ff:inst|dffs[0]    ; lpm_ff:inst2|dffs[0]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; lpm_ff:inst32|dffs[5]  ; lpm_ff:inst30|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; lpm_ff:inst32|dffs[1]  ; lpm_ff:inst30|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; lpm_ff:inst98|dffs[3]  ; lpm_ff:inst100|dffs[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; lpm_ff:inst100|dffs[3] ; lpm_ff:inst98|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; lpm_ff:inst20|dffs[3]  ; lpm_ff:inst22|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; lpm_ff:inst|dffs[1]    ; lpm_ff:inst2|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; lpm_ff:inst12|dffs[0]  ; lpm_ff:inst14|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; lpm_ff:inst18|dffs[5]  ; lpm_ff:inst16|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; lpm_ff:inst8|dffs[4]   ; lpm_ff:inst10|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; lpm_ff:inst30|dffs[3]  ; lpm_ff:inst32|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; lpm_ff:inst12|dffs[2]  ; lpm_ff:inst14|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; lpm_ff:inst10|dffs[2]  ; lpm_ff:inst8|dffs[2]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; lpm_ff:inst94|dffs[5]  ; lpm_ff:inst96|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; lpm_ff:inst60|dffs[5]  ; lpm_ff:inst62|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; lpm_ff:inst18|dffs[4]  ; lpm_ff:inst16|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; lpm_ff:inst66|dffs[3]  ; lpm_ff:inst68|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; lpm_ff:inst42|dffs[3]  ; lpm_ff:inst44|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; lpm_ff:inst44|dffs[0]  ; lpm_ff:inst46|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; lpm_ff:inst30|dffs[5]  ; lpm_ff:inst32|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; lpm_ff:inst98|dffs[4]  ; lpm_ff:inst100|dffs[4] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; lpm_ff:inst76|dffs[4]  ; lpm_ff:inst78|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; lpm_ff:inst78|dffs[4]  ; lpm_ff:inst76|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; lpm_ff:inst34|dffs[1]  ; lpm_ff:inst36|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; lpm_ff:inst30|dffs[0]  ; lpm_ff:inst32|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; lpm_ff:inst20|dffs[5]  ; lpm_ff:inst22|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst22|dffs[5]  ; lpm_ff:inst20|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst52|dffs[4]  ; lpm_ff:inst54|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst84|dffs[3]  ; lpm_ff:inst82|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst62|dffs[3]  ; lpm_ff:inst60|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst54|dffs[3]  ; lpm_ff:inst52|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; lpm_ff:inst84|dffs[1]  ; lpm_ff:inst82|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; lpm_ff:inst6|dffs[5]   ; lpm_ff:inst4|dffs[5]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst14|dffs[5]  ; lpm_ff:inst12|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst32|dffs[3]  ; lpm_ff:inst30|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst2|dffs[3]   ; lpm_ff:inst|dffs[3]    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst32|dffs[2]  ; lpm_ff:inst30|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst100|dffs[1] ; lpm_ff:inst98|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst78|dffs[1]  ; lpm_ff:inst76|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst58|dffs[1]  ; lpm_ff:inst56|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; lpm_ff:inst2|dffs[0]   ; lpm_ff:inst|dffs[0]    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; lpm_ff:inst58|dffs[4]  ; lpm_ff:inst56|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst46|dffs[4]  ; lpm_ff:inst44|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst14|dffs[2]  ; lpm_ff:inst12|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.980 ; lpm_ff:inst90|dffs[0]  ; lpm_ff:inst88|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; lpm_ff:inst52|dffs[3]  ; lpm_ff:inst54|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; lpm_ff:inst6|dffs[1]   ; lpm_ff:inst4|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; lpm_ff:inst82|dffs[1]  ; lpm_ff:inst84|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; lpm_ff:inst98|dffs[0]  ; lpm_ff:inst100|dffs[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; lpm_ff:inst12|dffs[5]  ; lpm_ff:inst14|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst6|dffs[4]   ; lpm_ff:inst4|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst4|dffs[4]   ; lpm_ff:inst6|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst60|dffs[3]  ; lpm_ff:inst62|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst90|dffs[1]  ; lpm_ff:inst92|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.982 ; lpm_ff:inst60|dffs[0]  ; lpm_ff:inst62|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.268      ;
; 0.984 ; lpm_ff:inst34|dffs[5]  ; lpm_ff:inst36|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; lpm_ff:inst36|dffs[5]  ; lpm_ff:inst34|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; lpm_ff:inst8|dffs[5]   ; lpm_ff:inst10|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; lpm_ff:inst56|dffs[2]  ; lpm_ff:inst58|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; lpm_ff:inst92|dffs[5]  ; lpm_ff:inst90|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; lpm_ff:inst4|dffs[1]   ; lpm_ff:inst6|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; lpm_ff:inst92|dffs[1]  ; lpm_ff:inst90|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.272      ;
; 0.986 ; lpm_ff:inst60|dffs[1]  ; lpm_ff:inst62|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; lpm_ff:inst2|dffs[4]   ; lpm_ff:inst|dffs[4]    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; lpm_ff:inst88|dffs[3]  ; lpm_ff:inst90|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; lpm_ff:inst10|dffs[4]  ; lpm_ff:inst8|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst50|dffs[4]  ; lpm_ff:inst48|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst48|dffs[3]  ; lpm_ff:inst50|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst88|dffs[2]  ; lpm_ff:inst90|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst48|dffs[2]  ; lpm_ff:inst50|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst8|dffs[1]   ; lpm_ff:inst10|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst46|dffs[0]  ; lpm_ff:inst44|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.988 ; lpm_ff:inst14|dffs[0]  ; lpm_ff:inst12|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; lpm_ff:inst62|dffs[1]  ; lpm_ff:inst60|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.275      ;
; 0.990 ; lpm_ff:inst14|dffs[3]  ; lpm_ff:inst12|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; lpm_ff:inst60|dffs[2]  ; lpm_ff:inst62|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.276      ;
; 0.990 ; lpm_ff:inst50|dffs[1]  ; lpm_ff:inst48|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.276      ;
; 0.991 ; lpm_ff:inst46|dffs[5]  ; lpm_ff:inst44|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.277      ;
; 0.991 ; lpm_ff:inst12|dffs[4]  ; lpm_ff:inst14|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.277      ;
; 0.991 ; lpm_ff:inst48|dffs[1]  ; lpm_ff:inst50|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.277      ;
; 1.011 ; lpm_ff:inst94|dffs[2]  ; lpm_ff:inst92|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.297      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 6.777 ; 6.777 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.515 ; 6.515 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 6.051 ; 6.051 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 6.777 ; 6.777 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 5.292 ; 5.292 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 6.042 ; 6.042 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 5.398 ; 5.398 ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; 4.725 ; 4.725 ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; 0.792 ; 0.792 ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; 0.810 ; 0.810 ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; 4.502 ; 4.502 ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; 4.557 ; 4.557 ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; 4.725 ; 4.725 ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; 4.197 ; 4.197 ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; 7.870 ; 7.870 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 8.105 ; 8.105 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 8.105 ; 8.105 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 7.605 ; 7.605 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; -4.698 ; -4.698 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -6.189 ; -6.189 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -5.454 ; -5.454 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -6.154 ; -6.154 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -4.698 ; -4.698 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -5.429 ; -5.429 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -5.078 ; -5.078 ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; -0.544 ; -0.544 ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; -0.544 ; -0.544 ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; -0.562 ; -0.562 ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; -4.254 ; -4.254 ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; -4.309 ; -4.309 ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; -4.477 ; -4.477 ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; -3.949 ; -3.949 ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; -4.403 ; -4.403 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; -4.412 ; -4.412 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -4.412 ; -4.412 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; -5.012 ; -5.012 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.331  ; 9.331  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 9.243  ; 9.243  ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 7.648  ; 7.648  ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 7.605  ; 7.605  ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 7.597  ; 7.597  ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 7.648  ; 7.648  ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 7.390  ; 7.390  ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 7.612  ; 7.612  ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 7.559  ; 7.559  ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 15.011 ; 15.011 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.228 ; 13.228 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.474 ; 13.474 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.361 ; 13.361 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 15.011 ; 15.011 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 13.812 ; 13.812 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 14.067 ; 14.067 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 8.435  ; 8.435  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 8.379  ; 8.379  ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 7.390  ; 7.390  ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 7.605  ; 7.605  ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 7.597  ; 7.597  ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 7.648  ; 7.648  ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 7.390  ; 7.390  ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 7.612  ; 7.612  ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 7.559  ; 7.559  ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 9.814  ; 9.814  ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 9.926  ; 9.926  ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 9.827  ; 9.827  ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 9.814  ; 9.814  ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 10.707 ; 10.707 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 10.322 ; 10.322 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 9.907  ; 9.907  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; VALUE[0]    ; 17.015 ; 17.015 ; 17.015 ; 17.015 ;
; ADDR[0]    ; VALUE[1]    ; 16.521 ; 16.521 ; 16.521 ; 16.521 ;
; ADDR[0]    ; VALUE[2]    ; 17.068 ; 17.068 ; 17.068 ; 17.068 ;
; ADDR[0]    ; VALUE[3]    ; 17.623 ; 17.623 ; 17.623 ; 17.623 ;
; ADDR[0]    ; VALUE[4]    ; 17.739 ; 17.739 ; 17.739 ; 17.739 ;
; ADDR[0]    ; VALUE[5]    ; 16.284 ; 16.457 ; 16.457 ; 16.284 ;
; ADDR[1]    ; VALUE[0]    ; 16.738 ; 16.738 ; 16.738 ; 16.738 ;
; ADDR[1]    ; VALUE[1]    ; 16.471 ; 16.224 ; 16.224 ; 16.471 ;
; ADDR[1]    ; VALUE[2]    ; 16.363 ; 16.433 ; 16.433 ; 16.363 ;
; ADDR[1]    ; VALUE[3]    ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; ADDR[1]    ; VALUE[4]    ; 17.087 ; 17.031 ; 17.031 ; 17.087 ;
; ADDR[1]    ; VALUE[5]    ; 17.090 ; 17.090 ; 17.090 ; 17.090 ;
; ADDR[2]    ; VALUE[0]    ; 16.287 ; 14.972 ; 14.972 ; 16.287 ;
; ADDR[2]    ; VALUE[1]    ; 15.782 ; 14.673 ; 14.673 ; 15.782 ;
; ADDR[2]    ; VALUE[2]    ; 15.911 ; 15.911 ; 15.911 ; 15.911 ;
; ADDR[2]    ; VALUE[3]    ; 16.283 ; 16.283 ; 16.283 ; 16.283 ;
; ADDR[2]    ; VALUE[4]    ; 17.273 ; 16.938 ; 16.938 ; 17.273 ;
; ADDR[2]    ; VALUE[5]    ; 16.089 ; 15.942 ; 15.942 ; 16.089 ;
; ADDR[3]    ; VALUE[0]    ; 14.869 ; 14.869 ; 14.869 ; 14.869 ;
; ADDR[3]    ; VALUE[1]    ; 14.865 ; 14.865 ; 14.865 ; 14.865 ;
; ADDR[3]    ; VALUE[2]    ; 13.266 ; 13.266 ; 13.266 ; 13.266 ;
; ADDR[3]    ; VALUE[3]    ; 15.687 ; 15.687 ; 15.687 ; 15.687 ;
; ADDR[3]    ; VALUE[4]    ; 14.855 ; 14.855 ; 14.855 ; 14.855 ;
; ADDR[3]    ; VALUE[5]    ; 13.290 ; 13.290 ; 13.290 ; 13.290 ;
; ADDR[4]    ; VALUE[0]    ; 12.938 ; 12.938 ; 12.938 ; 12.938 ;
; ADDR[4]    ; VALUE[1]    ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; ADDR[4]    ; VALUE[2]    ; 12.337 ; 12.157 ; 12.157 ; 12.337 ;
; ADDR[4]    ; VALUE[3]    ; 13.736 ; 13.736 ; 13.736 ; 13.736 ;
; ADDR[4]    ; VALUE[4]    ; 12.897 ; 13.782 ; 13.782 ; 12.897 ;
; ADDR[4]    ; VALUE[5]    ; 12.115 ; 12.115 ; 12.115 ; 12.115 ;
; ADDR[5]    ; VALUE[0]    ; 14.073 ; 14.073 ; 14.073 ; 14.073 ;
; ADDR[5]    ; VALUE[1]    ; 14.037 ; 14.037 ; 14.037 ; 14.037 ;
; ADDR[5]    ; VALUE[2]    ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; ADDR[5]    ; VALUE[3]    ; 14.861 ; 14.861 ; 14.861 ; 14.861 ;
; ADDR[5]    ; VALUE[4]    ; 13.985 ; 14.468 ; 14.468 ; 13.985 ;
; ADDR[5]    ; VALUE[5]    ; 13.417 ; 13.417 ; 13.417 ; 13.417 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; VALUE[0]    ; 13.473 ; 13.473 ; 13.473 ; 13.473 ;
; ADDR[0]    ; VALUE[1]    ; 13.152 ; 14.239 ; 14.239 ; 13.152 ;
; ADDR[0]    ; VALUE[2]    ; 12.585 ; 12.862 ; 12.862 ; 12.585 ;
; ADDR[0]    ; VALUE[3]    ; 13.936 ; 13.973 ; 13.973 ; 13.936 ;
; ADDR[0]    ; VALUE[4]    ; 14.585 ; 14.585 ; 14.585 ; 14.585 ;
; ADDR[0]    ; VALUE[5]    ; 12.743 ; 12.743 ; 12.743 ; 12.743 ;
; ADDR[1]    ; VALUE[0]    ; 13.831 ; 13.831 ; 13.831 ; 13.831 ;
; ADDR[1]    ; VALUE[1]    ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; ADDR[1]    ; VALUE[2]    ; 13.786 ; 13.786 ; 13.786 ; 13.786 ;
; ADDR[1]    ; VALUE[3]    ; 14.268 ; 14.730 ; 14.730 ; 14.268 ;
; ADDR[1]    ; VALUE[4]    ; 14.149 ; 14.149 ; 14.149 ; 14.149 ;
; ADDR[1]    ; VALUE[5]    ; 13.101 ; 13.101 ; 13.101 ; 13.101 ;
; ADDR[2]    ; VALUE[0]    ; 12.620 ; 12.392 ; 12.392 ; 12.620 ;
; ADDR[2]    ; VALUE[1]    ; 12.173 ; 11.729 ; 11.729 ; 12.173 ;
; ADDR[2]    ; VALUE[2]    ; 12.578 ; 12.372 ; 12.372 ; 12.578 ;
; ADDR[2]    ; VALUE[3]    ; 13.054 ; 12.605 ; 12.605 ; 13.054 ;
; ADDR[2]    ; VALUE[4]    ; 13.099 ; 12.469 ; 12.469 ; 13.099 ;
; ADDR[2]    ; VALUE[5]    ; 12.603 ; 12.407 ; 12.407 ; 12.603 ;
; ADDR[3]    ; VALUE[0]    ; 11.749 ; 12.104 ; 12.104 ; 11.749 ;
; ADDR[3]    ; VALUE[1]    ; 11.488 ; 11.878 ; 11.878 ; 11.488 ;
; ADDR[3]    ; VALUE[2]    ; 11.818 ; 12.174 ; 12.174 ; 11.818 ;
; ADDR[3]    ; VALUE[3]    ; 12.357 ; 12.703 ; 12.703 ; 12.357 ;
; ADDR[3]    ; VALUE[4]    ; 12.234 ; 12.375 ; 12.375 ; 12.234 ;
; ADDR[3]    ; VALUE[5]    ; 11.915 ; 12.211 ; 12.211 ; 11.915 ;
; ADDR[4]    ; VALUE[0]    ; 12.009 ; 11.733 ; 11.733 ; 12.009 ;
; ADDR[4]    ; VALUE[1]    ; 11.967 ; 11.507 ; 11.507 ; 11.967 ;
; ADDR[4]    ; VALUE[2]    ; 12.157 ; 11.499 ; 11.499 ; 12.157 ;
; ADDR[4]    ; VALUE[3]    ; 12.137 ; 12.333 ; 12.333 ; 12.137 ;
; ADDR[4]    ; VALUE[4]    ; 11.827 ; 12.277 ; 12.277 ; 11.827 ;
; ADDR[4]    ; VALUE[5]    ; 11.869 ; 11.536 ; 11.536 ; 11.869 ;
; ADDR[5]    ; VALUE[0]    ; 12.918 ; 12.918 ; 12.918 ; 12.918 ;
; ADDR[5]    ; VALUE[1]    ; 13.232 ; 12.549 ; 12.549 ; 13.232 ;
; ADDR[5]    ; VALUE[2]    ; 12.926 ; 12.633 ; 12.633 ; 12.926 ;
; ADDR[5]    ; VALUE[3]    ; 13.670 ; 13.670 ; 13.670 ; 13.670 ;
; ADDR[5]    ; VALUE[4]    ; 12.486 ; 12.486 ; 12.486 ; 12.486 ;
; ADDR[5]    ; VALUE[5]    ; 12.875 ; 12.389 ; 12.389 ; 12.875 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -0.979 ; -177.784      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.241 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.423 ; -501.524              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; CLK          ; CLK         ; 1.000        ; -0.018     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                        ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; lpm_ff:inst22|dffs[2]  ; lpm_ff:inst20|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; lpm_ff:inst20|dffs[1]  ; lpm_ff:inst22|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; lpm_ff:inst58|dffs[2]  ; lpm_ff:inst56|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.327 ; lpm_ff:inst60|dffs[0]  ; lpm_ff:inst58|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.481      ;
; 0.328 ; lpm_ff:inst22|dffs[0]  ; lpm_ff:inst20|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.334 ; lpm_ff:inst18|dffs[1]  ; lpm_ff:inst20|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.488      ;
; 0.335 ; lpm_ff:inst26|dffs[4]  ; lpm_ff:inst25|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.488      ;
; 0.337 ; lpm_ff:inst60|dffs[3]  ; lpm_ff:inst58|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.491      ;
; 0.343 ; lpm_ff:inst18|dffs[3]  ; lpm_ff:inst20|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.497      ;
; 0.345 ; lpm_ff:inst60|dffs[1]  ; lpm_ff:inst58|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.499      ;
; 0.360 ; lpm_ff:inst92|dffs[2]  ; lpm_ff:inst94|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_ff:inst94|dffs[0]  ; lpm_ff:inst96|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lpm_ff:inst8|dffs[0]   ; lpm_ff:inst10|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lpm_ff:inst48|dffs[4]  ; lpm_ff:inst50|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_ff:inst20|dffs[3]  ; lpm_ff:inst22|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_ff:inst20|dffs[0]  ; lpm_ff:inst22|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; lpm_ff:inst30|dffs[5]  ; lpm_ff:inst32|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst94|dffs[4]  ; lpm_ff:inst96|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst98|dffs[3]  ; lpm_ff:inst100|dffs[3] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; lpm_ff:inst6|dffs[0]   ; lpm_ff:inst4|dffs[0]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_ff:inst94|dffs[5]  ; lpm_ff:inst96|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst32|dffs[5]  ; lpm_ff:inst30|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst8|dffs[4]   ; lpm_ff:inst10|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst98|dffs[4]  ; lpm_ff:inst100|dffs[4] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst66|dffs[3]  ; lpm_ff:inst68|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst50|dffs[2]  ; lpm_ff:inst48|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst52|dffs[1]  ; lpm_ff:inst54|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst34|dffs[1]  ; lpm_ff:inst36|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst32|dffs[1]  ; lpm_ff:inst30|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst44|dffs[0]  ; lpm_ff:inst46|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst12|dffs[0]  ; lpm_ff:inst14|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; lpm_ff:inst|dffs[0]    ; lpm_ff:inst2|dffs[0]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; lpm_ff:inst60|dffs[5]  ; lpm_ff:inst62|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst20|dffs[5]  ; lpm_ff:inst22|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst76|dffs[4]  ; lpm_ff:inst78|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst100|dffs[3] ; lpm_ff:inst98|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst42|dffs[3]  ; lpm_ff:inst44|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst30|dffs[3]  ; lpm_ff:inst32|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst12|dffs[2]  ; lpm_ff:inst14|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst60|dffs[0]  ; lpm_ff:inst62|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; lpm_ff:inst30|dffs[0]  ; lpm_ff:inst32|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; lpm_ff:inst18|dffs[5]  ; lpm_ff:inst16|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_ff:inst52|dffs[4]  ; lpm_ff:inst54|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_ff:inst18|dffs[4]  ; lpm_ff:inst16|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; lpm_ff:inst|dffs[1]    ; lpm_ff:inst2|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_ff:inst12|dffs[5]  ; lpm_ff:inst14|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst14|dffs[5]  ; lpm_ff:inst12|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst52|dffs[3]  ; lpm_ff:inst54|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; lpm_ff:inst10|dffs[2]  ; lpm_ff:inst8|dffs[2]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; lpm_ff:inst22|dffs[5]  ; lpm_ff:inst20|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst4|dffs[4]   ; lpm_ff:inst6|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst78|dffs[4]  ; lpm_ff:inst76|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst84|dffs[3]  ; lpm_ff:inst82|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst62|dffs[3]  ; lpm_ff:inst60|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst54|dffs[3]  ; lpm_ff:inst52|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst56|dffs[2]  ; lpm_ff:inst58|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst32|dffs[2]  ; lpm_ff:inst30|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst90|dffs[1]  ; lpm_ff:inst92|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst82|dffs[1]  ; lpm_ff:inst84|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst84|dffs[1]  ; lpm_ff:inst82|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; lpm_ff:inst2|dffs[0]   ; lpm_ff:inst|dffs[0]    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; lpm_ff:inst6|dffs[5]   ; lpm_ff:inst4|dffs[5]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst8|dffs[5]   ; lpm_ff:inst10|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst46|dffs[4]  ; lpm_ff:inst44|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst88|dffs[3]  ; lpm_ff:inst90|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst60|dffs[3]  ; lpm_ff:inst62|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst32|dffs[3]  ; lpm_ff:inst30|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst2|dffs[3]   ; lpm_ff:inst|dffs[3]    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst6|dffs[1]   ; lpm_ff:inst4|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst60|dffs[1]  ; lpm_ff:inst62|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst58|dffs[1]  ; lpm_ff:inst56|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst98|dffs[0]  ; lpm_ff:inst100|dffs[0] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; lpm_ff:inst90|dffs[0]  ; lpm_ff:inst88|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; lpm_ff:inst34|dffs[5]  ; lpm_ff:inst36|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst6|dffs[4]   ; lpm_ff:inst4|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst58|dffs[4]  ; lpm_ff:inst56|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst|dffs[3]    ; lpm_ff:inst2|dffs[3]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst88|dffs[2]  ; lpm_ff:inst90|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst14|dffs[2]  ; lpm_ff:inst12|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst4|dffs[1]   ; lpm_ff:inst6|dffs[1]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst100|dffs[1] ; lpm_ff:inst98|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; lpm_ff:inst78|dffs[1]  ; lpm_ff:inst76|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lpm_ff:inst92|dffs[3]  ; lpm_ff:inst94|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; lpm_ff:inst20|dffs[2]  ; lpm_ff:inst22|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; lpm_ff:inst98|dffs[5]  ; lpm_ff:inst100|dffs[5] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst82|dffs[5]  ; lpm_ff:inst84|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst48|dffs[3]  ; lpm_ff:inst50|dffs[3]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst60|dffs[2]  ; lpm_ff:inst62|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst8|dffs[1]   ; lpm_ff:inst10|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lpm_ff:inst92|dffs[1]  ; lpm_ff:inst90|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lpm_ff:inst92|dffs[5]  ; lpm_ff:inst90|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst36|dffs[5]  ; lpm_ff:inst34|dffs[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst|dffs[4]    ; lpm_ff:inst2|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst48|dffs[2]  ; lpm_ff:inst50|dffs[2]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst62|dffs[1]  ; lpm_ff:inst60|dffs[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst52|dffs[0]  ; lpm_ff:inst54|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lpm_ff:inst46|dffs[0]  ; lpm_ff:inst44|dffs[0]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; lpm_ff:inst10|dffs[4]  ; lpm_ff:inst8|dffs[4]   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lpm_ff:inst50|dffs[4]  ; lpm_ff:inst48|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; lpm_ff:inst12|dffs[4]  ; lpm_ff:inst14|dffs[4]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g21_pop_enable:inst104|g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 2.864  ; 2.864  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 2.779  ; 2.779  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 2.585  ; 2.585  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 2.864  ; 2.864  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 2.261  ; 2.261  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 2.543  ; 2.543  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 2.312  ; 2.312  ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; 2.071  ; 2.071  ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; -0.214 ; -0.214 ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; -0.177 ; -0.177 ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; 1.948  ; 1.948  ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; 1.990  ; 1.990  ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; 2.071  ; 2.071  ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; 1.857  ; 1.857  ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; 3.391  ; 3.391  ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 3.513  ; 3.513  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 3.513  ; 3.513  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 3.282  ; 3.282  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; -2.014 ; -2.014 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -2.637 ; -2.637 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -2.336 ; -2.336 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -2.602 ; -2.602 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -2.014 ; -2.014 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -2.284 ; -2.284 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -2.160 ; -2.160 ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; 0.334  ; 0.334  ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; 0.334  ; 0.334  ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; 0.297  ; 0.297  ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; -1.828 ; -1.828 ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; -1.870 ; -1.870 ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; -1.951 ; -1.951 ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; -1.737 ; -1.737 ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; -1.894 ; -1.894 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; -1.902 ; -1.902 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -1.902 ; -1.902 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; -2.192 ; -2.192 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.699 ; 4.699 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.664 ; 4.664 ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 4.068 ; 4.068 ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 4.064 ; 4.064 ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 3.999 ; 3.999 ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 3.996 ; 3.996 ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 4.068 ; 4.068 ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 4.018 ; 4.018 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 6.762 ; 6.762 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 6.084 ; 6.084 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 6.253 ; 6.253 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 6.096 ; 6.096 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 6.762 ; 6.762 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 6.295 ; 6.295 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 6.362 ; 6.362 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.384 ; 4.384 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.347 ; 4.347 ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 3.996 ; 3.996 ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 4.064 ; 4.064 ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 3.999 ; 3.999 ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 3.996 ; 3.996 ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 4.068 ; 4.068 ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 4.018 ; 4.018 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 4.788 ; 4.788 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 4.853 ; 4.853 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 4.788 ; 4.788 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 4.824 ; 4.824 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.145 ; 5.145 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 4.984 ; 4.984 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 4.849 ; 4.849 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; VALUE[0]    ; 7.823 ; 7.823 ; 7.823 ; 7.823 ;
; ADDR[0]    ; VALUE[1]    ; 7.701 ; 7.701 ; 7.701 ; 7.701 ;
; ADDR[0]    ; VALUE[2]    ; 7.855 ; 7.855 ; 7.855 ; 7.855 ;
; ADDR[0]    ; VALUE[3]    ; 8.085 ; 8.085 ; 8.085 ; 8.085 ;
; ADDR[0]    ; VALUE[4]    ; 8.135 ; 8.135 ; 8.135 ; 8.135 ;
; ADDR[0]    ; VALUE[5]    ; 7.583 ; 7.628 ; 7.628 ; 7.583 ;
; ADDR[1]    ; VALUE[0]    ; 7.753 ; 7.753 ; 7.753 ; 7.753 ;
; ADDR[1]    ; VALUE[1]    ; 7.716 ; 7.535 ; 7.535 ; 7.716 ;
; ADDR[1]    ; VALUE[2]    ; 7.559 ; 7.612 ; 7.612 ; 7.559 ;
; ADDR[1]    ; VALUE[3]    ; 7.853 ; 7.853 ; 7.853 ; 7.853 ;
; ADDR[1]    ; VALUE[4]    ; 7.826 ; 7.826 ; 7.826 ; 7.826 ;
; ADDR[1]    ; VALUE[5]    ; 7.831 ; 7.831 ; 7.831 ; 7.831 ;
; ADDR[2]    ; VALUE[0]    ; 7.595 ; 7.119 ; 7.119 ; 7.595 ;
; ADDR[2]    ; VALUE[1]    ; 7.387 ; 6.946 ; 6.946 ; 7.387 ;
; ADDR[2]    ; VALUE[2]    ; 7.401 ; 7.401 ; 7.401 ; 7.401 ;
; ADDR[2]    ; VALUE[3]    ; 7.575 ; 7.575 ; 7.575 ; 7.575 ;
; ADDR[2]    ; VALUE[4]    ; 7.944 ; 7.853 ; 7.853 ; 7.944 ;
; ADDR[2]    ; VALUE[5]    ; 7.498 ; 7.452 ; 7.452 ; 7.498 ;
; ADDR[3]    ; VALUE[0]    ; 7.022 ; 7.022 ; 7.022 ; 7.022 ;
; ADDR[3]    ; VALUE[1]    ; 7.020 ; 7.020 ; 7.020 ; 7.020 ;
; ADDR[3]    ; VALUE[2]    ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; ADDR[3]    ; VALUE[3]    ; 7.325 ; 7.325 ; 7.325 ; 7.325 ;
; ADDR[3]    ; VALUE[4]    ; 6.986 ; 6.986 ; 6.986 ; 6.986 ;
; ADDR[3]    ; VALUE[5]    ; 6.442 ; 6.442 ; 6.442 ; 6.442 ;
; ADDR[4]    ; VALUE[0]    ; 6.264 ; 6.264 ; 6.264 ; 6.264 ;
; ADDR[4]    ; VALUE[1]    ; 6.269 ; 6.269 ; 6.269 ; 6.269 ;
; ADDR[4]    ; VALUE[2]    ; 6.052 ; 5.948 ; 5.948 ; 6.052 ;
; ADDR[4]    ; VALUE[3]    ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; ADDR[4]    ; VALUE[4]    ; 6.230 ; 6.583 ; 6.583 ; 6.230 ;
; ADDR[4]    ; VALUE[5]    ; 5.936 ; 5.936 ; 5.936 ; 5.936 ;
; ADDR[5]    ; VALUE[0]    ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; ADDR[5]    ; VALUE[1]    ; 6.748 ; 6.748 ; 6.748 ; 6.748 ;
; ADDR[5]    ; VALUE[2]    ; 6.396 ; 6.396 ; 6.396 ; 6.396 ;
; ADDR[5]    ; VALUE[3]    ; 7.054 ; 7.054 ; 7.054 ; 7.054 ;
; ADDR[5]    ; VALUE[4]    ; 6.704 ; 6.887 ; 6.887 ; 6.704 ;
; ADDR[5]    ; VALUE[5]    ; 6.489 ; 6.489 ; 6.489 ; 6.489 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; VALUE[0]    ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; ADDR[0]    ; VALUE[1]    ; 6.369 ; 6.755 ; 6.755 ; 6.369 ;
; ADDR[0]    ; VALUE[2]    ; 6.104 ; 6.196 ; 6.196 ; 6.104 ;
; ADDR[0]    ; VALUE[3]    ; 6.684 ; 6.699 ; 6.699 ; 6.684 ;
; ADDR[0]    ; VALUE[4]    ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; ADDR[0]    ; VALUE[5]    ; 6.151 ; 6.151 ; 6.151 ; 6.151 ;
; ADDR[1]    ; VALUE[0]    ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; ADDR[1]    ; VALUE[1]    ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; ADDR[1]    ; VALUE[2]    ; 6.631 ; 6.631 ; 6.631 ; 6.631 ;
; ADDR[1]    ; VALUE[3]    ; 6.871 ; 6.984 ; 6.984 ; 6.871 ;
; ADDR[1]    ; VALUE[4]    ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; ADDR[1]    ; VALUE[5]    ; 6.322 ; 6.322 ; 6.322 ; 6.322 ;
; ADDR[2]    ; VALUE[0]    ; 6.194 ; 6.084 ; 6.084 ; 6.194 ;
; ADDR[2]    ; VALUE[1]    ; 6.013 ; 5.842 ; 5.842 ; 6.013 ;
; ADDR[2]    ; VALUE[2]    ; 6.173 ; 6.081 ; 6.081 ; 6.173 ;
; ADDR[2]    ; VALUE[3]    ; 6.367 ; 6.188 ; 6.188 ; 6.367 ;
; ADDR[2]    ; VALUE[4]    ; 6.350 ; 6.109 ; 6.109 ; 6.350 ;
; ADDR[2]    ; VALUE[5]    ; 6.177 ; 6.086 ; 6.086 ; 6.177 ;
; ADDR[3]    ; VALUE[0]    ; 5.875 ; 5.999 ; 5.999 ; 5.875 ;
; ADDR[3]    ; VALUE[1]    ; 5.764 ; 5.890 ; 5.890 ; 5.764 ;
; ADDR[3]    ; VALUE[2]    ; 5.900 ; 6.025 ; 6.025 ; 5.900 ;
; ADDR[3]    ; VALUE[3]    ; 6.119 ; 6.233 ; 6.233 ; 6.119 ;
; ADDR[3]    ; VALUE[4]    ; 6.046 ; 6.079 ; 6.079 ; 6.046 ;
; ADDR[3]    ; VALUE[5]    ; 5.939 ; 6.030 ; 6.030 ; 5.939 ;
; ADDR[4]    ; VALUE[0]    ; 5.912 ; 5.818 ; 5.818 ; 5.912 ;
; ADDR[4]    ; VALUE[1]    ; 5.942 ; 5.677 ; 5.677 ; 5.942 ;
; ADDR[4]    ; VALUE[2]    ; 5.948 ; 5.723 ; 5.723 ; 5.948 ;
; ADDR[4]    ; VALUE[3]    ; 6.012 ; 6.053 ; 6.053 ; 6.012 ;
; ADDR[4]    ; VALUE[4]    ; 5.885 ; 6.023 ; 6.023 ; 5.885 ;
; ADDR[4]    ; VALUE[5]    ; 5.912 ; 5.729 ; 5.729 ; 5.912 ;
; ADDR[5]    ; VALUE[0]    ; 6.291 ; 6.291 ; 6.291 ; 6.291 ;
; ADDR[5]    ; VALUE[1]    ; 6.416 ; 6.147 ; 6.147 ; 6.416 ;
; ADDR[5]    ; VALUE[2]    ; 6.290 ; 6.191 ; 6.191 ; 6.290 ;
; ADDR[5]    ; VALUE[3]    ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; ADDR[5]    ; VALUE[4]    ; 6.126 ; 6.126 ; 6.126 ; 6.126 ;
; ADDR[5]    ; VALUE[5]    ; 6.267 ; 6.109 ; 6.109 ; 6.267 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.286   ; 0.241 ; N/A      ; N/A     ; -1.814              ;
;  CLK             ; -3.286   ; 0.241 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -983.852 ; 0.0   ; 0.0      ; 0.0     ; -622.419            ;
;  CLK             ; -983.852 ; 0.000 ; N/A      ; N/A     ; -622.419            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 6.777 ; 6.777 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 6.515 ; 6.515 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 6.051 ; 6.051 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 6.777 ; 6.777 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 5.292 ; 5.292 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 6.042 ; 6.042 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 5.398 ; 5.398 ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; 4.725 ; 4.725 ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; 0.792 ; 0.792 ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; 0.810 ; 0.810 ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; 4.502 ; 4.502 ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; 4.557 ; 4.557 ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; 4.725 ; 4.725 ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; 4.197 ; 4.197 ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; 7.870 ; 7.870 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 8.105 ; 8.105 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 8.105 ; 8.105 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 7.605 ; 7.605 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; -2.014 ; -2.014 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -2.637 ; -2.637 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -2.336 ; -2.336 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -2.602 ; -2.602 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -2.014 ; -2.014 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -2.284 ; -2.284 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -2.160 ; -2.160 ; Rise       ; CLK             ;
; DATA[*]   ; CLK        ; 0.334  ; 0.334  ; Rise       ; CLK             ;
;  DATA[0]  ; CLK        ; 0.334  ; 0.334  ; Rise       ; CLK             ;
;  DATA[1]  ; CLK        ; 0.297  ; 0.297  ; Rise       ; CLK             ;
;  DATA[2]  ; CLK        ; -1.828 ; -1.828 ; Rise       ; CLK             ;
;  DATA[3]  ; CLK        ; -1.870 ; -1.870 ; Rise       ; CLK             ;
;  DATA[4]  ; CLK        ; -1.951 ; -1.951 ; Rise       ; CLK             ;
;  DATA[5]  ; CLK        ; -1.737 ; -1.737 ; Rise       ; CLK             ;
; ENABLE    ; CLK        ; -1.894 ; -1.894 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; -1.902 ; -1.902 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -1.902 ; -1.902 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; -2.192 ; -2.192 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EMPTY     ; CLK        ; 9.331  ; 9.331  ; Rise       ; CLK             ;
; FULL      ; CLK        ; 9.243  ; 9.243  ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 7.648  ; 7.648  ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 7.605  ; 7.605  ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 7.597  ; 7.597  ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 7.648  ; 7.648  ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 7.390  ; 7.390  ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 7.612  ; 7.612  ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 7.559  ; 7.559  ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 15.011 ; 15.011 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 13.228 ; 13.228 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 13.474 ; 13.474 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 13.361 ; 13.361 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 15.011 ; 15.011 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 13.812 ; 13.812 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 14.067 ; 14.067 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EMPTY     ; CLK        ; 4.384 ; 4.384 ; Rise       ; CLK             ;
; FULL      ; CLK        ; 4.347 ; 4.347 ; Rise       ; CLK             ;
; NUM[*]    ; CLK        ; 3.996 ; 3.996 ; Rise       ; CLK             ;
;  NUM[0]   ; CLK        ; 4.064 ; 4.064 ; Rise       ; CLK             ;
;  NUM[1]   ; CLK        ; 4.050 ; 4.050 ; Rise       ; CLK             ;
;  NUM[2]   ; CLK        ; 3.999 ; 3.999 ; Rise       ; CLK             ;
;  NUM[3]   ; CLK        ; 3.996 ; 3.996 ; Rise       ; CLK             ;
;  NUM[4]   ; CLK        ; 4.068 ; 4.068 ; Rise       ; CLK             ;
;  NUM[5]   ; CLK        ; 4.018 ; 4.018 ; Rise       ; CLK             ;
; VALUE[*]  ; CLK        ; 4.788 ; 4.788 ; Rise       ; CLK             ;
;  VALUE[0] ; CLK        ; 4.853 ; 4.853 ; Rise       ; CLK             ;
;  VALUE[1] ; CLK        ; 4.788 ; 4.788 ; Rise       ; CLK             ;
;  VALUE[2] ; CLK        ; 4.824 ; 4.824 ; Rise       ; CLK             ;
;  VALUE[3] ; CLK        ; 5.145 ; 5.145 ; Rise       ; CLK             ;
;  VALUE[4] ; CLK        ; 4.984 ; 4.984 ; Rise       ; CLK             ;
;  VALUE[5] ; CLK        ; 4.849 ; 4.849 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; VALUE[0]    ; 17.015 ; 17.015 ; 17.015 ; 17.015 ;
; ADDR[0]    ; VALUE[1]    ; 16.521 ; 16.521 ; 16.521 ; 16.521 ;
; ADDR[0]    ; VALUE[2]    ; 17.068 ; 17.068 ; 17.068 ; 17.068 ;
; ADDR[0]    ; VALUE[3]    ; 17.623 ; 17.623 ; 17.623 ; 17.623 ;
; ADDR[0]    ; VALUE[4]    ; 17.739 ; 17.739 ; 17.739 ; 17.739 ;
; ADDR[0]    ; VALUE[5]    ; 16.284 ; 16.457 ; 16.457 ; 16.284 ;
; ADDR[1]    ; VALUE[0]    ; 16.738 ; 16.738 ; 16.738 ; 16.738 ;
; ADDR[1]    ; VALUE[1]    ; 16.471 ; 16.224 ; 16.224 ; 16.471 ;
; ADDR[1]    ; VALUE[2]    ; 16.363 ; 16.433 ; 16.433 ; 16.363 ;
; ADDR[1]    ; VALUE[3]    ; 16.951 ; 16.951 ; 16.951 ; 16.951 ;
; ADDR[1]    ; VALUE[4]    ; 17.087 ; 17.031 ; 17.031 ; 17.087 ;
; ADDR[1]    ; VALUE[5]    ; 17.090 ; 17.090 ; 17.090 ; 17.090 ;
; ADDR[2]    ; VALUE[0]    ; 16.287 ; 14.972 ; 14.972 ; 16.287 ;
; ADDR[2]    ; VALUE[1]    ; 15.782 ; 14.673 ; 14.673 ; 15.782 ;
; ADDR[2]    ; VALUE[2]    ; 15.911 ; 15.911 ; 15.911 ; 15.911 ;
; ADDR[2]    ; VALUE[3]    ; 16.283 ; 16.283 ; 16.283 ; 16.283 ;
; ADDR[2]    ; VALUE[4]    ; 17.273 ; 16.938 ; 16.938 ; 17.273 ;
; ADDR[2]    ; VALUE[5]    ; 16.089 ; 15.942 ; 15.942 ; 16.089 ;
; ADDR[3]    ; VALUE[0]    ; 14.869 ; 14.869 ; 14.869 ; 14.869 ;
; ADDR[3]    ; VALUE[1]    ; 14.865 ; 14.865 ; 14.865 ; 14.865 ;
; ADDR[3]    ; VALUE[2]    ; 13.266 ; 13.266 ; 13.266 ; 13.266 ;
; ADDR[3]    ; VALUE[3]    ; 15.687 ; 15.687 ; 15.687 ; 15.687 ;
; ADDR[3]    ; VALUE[4]    ; 14.855 ; 14.855 ; 14.855 ; 14.855 ;
; ADDR[3]    ; VALUE[5]    ; 13.290 ; 13.290 ; 13.290 ; 13.290 ;
; ADDR[4]    ; VALUE[0]    ; 12.938 ; 12.938 ; 12.938 ; 12.938 ;
; ADDR[4]    ; VALUE[1]    ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; ADDR[4]    ; VALUE[2]    ; 12.337 ; 12.157 ; 12.157 ; 12.337 ;
; ADDR[4]    ; VALUE[3]    ; 13.736 ; 13.736 ; 13.736 ; 13.736 ;
; ADDR[4]    ; VALUE[4]    ; 12.897 ; 13.782 ; 13.782 ; 12.897 ;
; ADDR[4]    ; VALUE[5]    ; 12.115 ; 12.115 ; 12.115 ; 12.115 ;
; ADDR[5]    ; VALUE[0]    ; 14.073 ; 14.073 ; 14.073 ; 14.073 ;
; ADDR[5]    ; VALUE[1]    ; 14.037 ; 14.037 ; 14.037 ; 14.037 ;
; ADDR[5]    ; VALUE[2]    ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; ADDR[5]    ; VALUE[3]    ; 14.861 ; 14.861 ; 14.861 ; 14.861 ;
; ADDR[5]    ; VALUE[4]    ; 13.985 ; 14.468 ; 14.468 ; 13.985 ;
; ADDR[5]    ; VALUE[5]    ; 13.417 ; 13.417 ; 13.417 ; 13.417 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; VALUE[0]    ; 6.440 ; 6.440 ; 6.440 ; 6.440 ;
; ADDR[0]    ; VALUE[1]    ; 6.369 ; 6.755 ; 6.755 ; 6.369 ;
; ADDR[0]    ; VALUE[2]    ; 6.104 ; 6.196 ; 6.196 ; 6.104 ;
; ADDR[0]    ; VALUE[3]    ; 6.684 ; 6.699 ; 6.699 ; 6.684 ;
; ADDR[0]    ; VALUE[4]    ; 6.901 ; 6.901 ; 6.901 ; 6.901 ;
; ADDR[0]    ; VALUE[5]    ; 6.151 ; 6.151 ; 6.151 ; 6.151 ;
; ADDR[1]    ; VALUE[0]    ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; ADDR[1]    ; VALUE[1]    ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; ADDR[1]    ; VALUE[2]    ; 6.631 ; 6.631 ; 6.631 ; 6.631 ;
; ADDR[1]    ; VALUE[3]    ; 6.871 ; 6.984 ; 6.984 ; 6.871 ;
; ADDR[1]    ; VALUE[4]    ; 6.750 ; 6.750 ; 6.750 ; 6.750 ;
; ADDR[1]    ; VALUE[5]    ; 6.322 ; 6.322 ; 6.322 ; 6.322 ;
; ADDR[2]    ; VALUE[0]    ; 6.194 ; 6.084 ; 6.084 ; 6.194 ;
; ADDR[2]    ; VALUE[1]    ; 6.013 ; 5.842 ; 5.842 ; 6.013 ;
; ADDR[2]    ; VALUE[2]    ; 6.173 ; 6.081 ; 6.081 ; 6.173 ;
; ADDR[2]    ; VALUE[3]    ; 6.367 ; 6.188 ; 6.188 ; 6.367 ;
; ADDR[2]    ; VALUE[4]    ; 6.350 ; 6.109 ; 6.109 ; 6.350 ;
; ADDR[2]    ; VALUE[5]    ; 6.177 ; 6.086 ; 6.086 ; 6.177 ;
; ADDR[3]    ; VALUE[0]    ; 5.875 ; 5.999 ; 5.999 ; 5.875 ;
; ADDR[3]    ; VALUE[1]    ; 5.764 ; 5.890 ; 5.890 ; 5.764 ;
; ADDR[3]    ; VALUE[2]    ; 5.900 ; 6.025 ; 6.025 ; 5.900 ;
; ADDR[3]    ; VALUE[3]    ; 6.119 ; 6.233 ; 6.233 ; 6.119 ;
; ADDR[3]    ; VALUE[4]    ; 6.046 ; 6.079 ; 6.079 ; 6.046 ;
; ADDR[3]    ; VALUE[5]    ; 5.939 ; 6.030 ; 6.030 ; 5.939 ;
; ADDR[4]    ; VALUE[0]    ; 5.912 ; 5.818 ; 5.818 ; 5.912 ;
; ADDR[4]    ; VALUE[1]    ; 5.942 ; 5.677 ; 5.677 ; 5.942 ;
; ADDR[4]    ; VALUE[2]    ; 5.948 ; 5.723 ; 5.723 ; 5.948 ;
; ADDR[4]    ; VALUE[3]    ; 6.012 ; 6.053 ; 6.053 ; 6.012 ;
; ADDR[4]    ; VALUE[4]    ; 5.885 ; 6.023 ; 6.023 ; 5.885 ;
; ADDR[4]    ; VALUE[5]    ; 5.912 ; 5.729 ; 5.729 ; 5.912 ;
; ADDR[5]    ; VALUE[0]    ; 6.291 ; 6.291 ; 6.291 ; 6.291 ;
; ADDR[5]    ; VALUE[1]    ; 6.416 ; 6.147 ; 6.147 ; 6.416 ;
; ADDR[5]    ; VALUE[2]    ; 6.290 ; 6.191 ; 6.191 ; 6.290 ;
; ADDR[5]    ; VALUE[3]    ; 6.600 ; 6.600 ; 6.600 ; 6.600 ;
; ADDR[5]    ; VALUE[4]    ; 6.126 ; 6.126 ; 6.126 ; 6.126 ;
; ADDR[5]    ; VALUE[5]    ; 6.267 ; 6.109 ; 6.109 ; 6.267 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3465     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 3465     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 1362  ; 1362 ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 366   ; 366  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 27 09:11:51 2017
Info: Command: quartus_sta g21_lab3 -c g21_lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g21_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.286
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.286      -983.852 CLK 
Info (332146): Worst-case hold slack is 0.625
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.625         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -622.419 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979      -177.784 CLK 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -501.524 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 449 megabytes
    Info: Processing ended: Fri Oct 27 09:11:52 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


