{"url": "https://www.ics.uci.edu/~nodari/", "content": "<!-- <meta http-equiv=\"refresh\" content=\"5;url=http://www2.hawaii.edu/~nodari\"> -->\n<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.01 Transitional//EN\">\n<html>\n<head>\n  <meta content=\"text/html; charset=ISO-8859-1\"\n http-equiv=\"content-type\">\n  <title>Nodari Sitchinava</title>\n</head>\n<body>\n<br>\n<h1> This page has moved to <a href=\"http://www2.hawaii.edu/~nodari\">http://www2.hawaii.edu/~nodari</a> and is no longer maintained here. Please update your bookmarks and click on the above link for immediate access.\n</h1>\n<br> \n<br> \n<br> \n<hr style=\"width: 100%; height: 2px;\">\n<table style=\"text-align: left; width: 1000px; height: 315px;\" border=\"0\"\n cellpadding=\"2\" cellspacing=\"2\">\n  <tbody>\n    <tr>\n      <td colspan=\"1\" rowspan=\"5\" style=\"vertical-align: top;\"><img\n src=\"nodari2.jpg\">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n\n      <br>\n      </td>\n      <td colspan=\"2\" rowspan=\"1\" style=\"vertical-align: top;\">\n<h2>Nodari Sitchinava</h2>\n\t<strong> Assistant Professor </strong> <br> <br>\n\t<a href=\"http://www.hawaii.edu\">University of Hawaii, Manoa</a> <br> \n\t<a href=\"http://www.ics.hawaii.edu\">Department of Information and Computer Sciences</a>  <br>\n1680 East West Road, POST 306B <br>\nHonolulu, HI 96822 <br>\n    </tr>\n    <tr>\n      <td style=\"vertical-align: top;\">Phone:<br> </td>\n      <td style=\"vertical-align: top;\">+1 (808) 956-3581</td>\n    </tr>\n    <tr>\n      <td style=\"vertical-align: top;\">Fax:<br> </td>\n      <td style=\"vertical-align: top;\">+1 (808) 956-3548</td>\n    </tr>\n    <tr>\n      <td style=\"vertical-align: top;\">Email:<br> </td>\n      <td style=\"vertical-align: top;\">nodari @ hawaii . edu</td>\n    </tr>\n    <tr>\n      <td colspan=\"2\" rowspan=\"1\" style=\"vertical-align: top;\"><br>\n      <br>\n      </td>\n    </tr>\n  </tbody>\n</table>\n<br>\n<hr style=\"width: 100%; height: 2px;\">\n\n<h2>Research</h2>\nI am interested in the design and analysis of algorithms, in particular, for multi-core architectures, external memory model, cache-oblivious model, and their parallel extensions, theoretical aspects of GPGPU computing and MapReduce framework. I am also interested in computational geometry and graph algorithms.\n<br>\n<br>\n<strong> Prospective students:</strong> I am looking for bright and self-motivated students to work with on the topics in parallel, sequential, I/O-efficient and cache-oblivious algorithms and data structures with applications to high-performance computing. If you have strong theoretical or programming background and would like to work on algorithms and/or applications for multicores, GPUs and clusters of processors, take a look at my papers and apply to the graduate program at the University of Hawaii (information can be found <a href=\"http://www.ics.hawaii.edu/academics/graduate-degree-programs/ph-d-in-ics/\">here</a>).  Once you are admitted, drop me a line to discuss projects which might be of mutual interest.  \n<br>\n\n<hr style=\"width: 100%; height: 2px;\">\n\n<h2>Curriculum Vitae </h2>\n<a href=\"cv.ps\">Postscript version</a><br>\n<a href=\"cv.pdf\">PDF version</a><br>\n<hr style=\"width: 100%; height: 2px;\">\n\n<h2>Teaching</h2>\n<li> <a href=\"teaching/s14/ics491.html\">ICS 491: Parallel Algorithms</a> (Spring 2014) </li>\n<hr style=\"width: 100%; height: 2px;\">\n\n<h2> Past Teaching </h2>\n<li> <a href=\"http://algo2.iti.kit.edu/2053.php\">Algorithms for memory hierarchies</a> (Winter 2012/2013) at KIT </li>\n<li> <a href=\"http://algo2.iti.kit.edu/1971.php\">Seminar on algorithms for realistic parallel models</a> (Summer 2012) at KIT </li>\n<li> <a href=\"http://www.cs.au.dk/~gerth/io10graph/\">I/O-efficient graph algorithms</a> (Spring 2010) at MADALGO </li>\n<li> <a href=\"http://www.madalgo.au.dk/html_sider/2_5_Events/SS2008/FrontPage_SS2008.html\">Summer school on cache-oblivious algorithms</a> (Summer 2008) at MADALGO </li>\n\n<h2>Committee Service</h2>\n<li> <a href=\"http://www.madalgo.au.dk/massive2014/\">Sixth Workshop on Massive Data Algorithmics (MASSIVE)</a>, Wroc&#322aw, Poland, 2014, PC Chair </li>\n<li> <a href=\"http://www.cs.jhu.edu/~spaa/\">26th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA)</a>, Prague, Czech Republic, 2014, PC member </li>\n<li> <a href=\"http://www.siam.org/meetings/alenex14/\">Meeting on Algorithm Engineering & Experiments (ALENEX)</a>, Portland, OR, USA, 2014, PC member </li>\n<li> <a href=\"http://www.madalgo.au.dk/massive2013/\">5th Workshop on Massive Data Algorithmics (MASSIVE)</a>, Sophia Antipolis, France, 2013, PC member </li>\n<li> <a href=\"http://www.cpm2013.de\">24th Annual Symposium on Combinatorial Pattern Matching (CPM)</a>, Bad Herrenalb, Germany, 2013, OC member </li>\n\n<h2>Publications</h2>\nAll publications are in the alphabetical author order, except when marked with (*). You can also find my publications on <a href=\"http://scholar.google.de/citations?user=JjQ8xbQAAAAJ&hl=en&oi=ao\">Google Scholar</a> and on <a href=\"http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sitchinava:Nodari.html\">DBLP</a>. \n\n<h3>Theses </h3> \n<ul>\n\n  <li>N. Sitchinava \"Parallel external memory model and algorithms for multicore architectures\", \n      Ph.D. Thesis, University of California, Irvine, September 2009. </li>\n\n  <li>N. Sitchinava \"<a href=\"http://hdl.handle.net/1721.1/18034\">Dynamic scan chains &mdash; a novel architecture to lower the cost of VLSI test</a>\", \n      Master Thesis, Massachusetts Institute of Technology, September 2003. </li>\n</ul>\n\n<h3>Conference Proceedings </h3>\n<ul>\n  <li>R. Jakob, T. Lieber, N. Sitchinava. \n      \"<a href=\"mfcs2014.pdf\">On the complexity of list ranking in the parallel external memory model</a>\", \n      in <em> Proceedings of the 39th International Symposium on Mathematical Foundations of Computer Science (MFCS)</em>, 2014, to appear.</li>\n\n  <li>P. Afshani, N. Sitchinava. \n      \"<a href=\"swat2014.pdf\">I/O-efficient range minima queries</a>\", \n      in <em> Proceedings of the 14th Scandinavian Symposium and Workshops on Algorithm Theory (SWAT)</em>, pages 1-12, 2014.</li>\n\n  <li>D. Ajwani, N. Sitchinava. \n      \"<a href=\"http://arxiv.org/abs/1306.4521\">Empirical evaluation of the parallel distribution sweeping framework on multicore architectures</a>\", \n      in <em> Proceedings of the 21st European Symposium on Algorithms (ESA)</em>, pages 25-36, 2013.</li>\n\n  <li> M. Birn, V. Osipov, P. Sanders, C. Schulz, N. Sitchinava. \n      \"<a href=\"http://arxiv.org/abs/1302.4587\">Efficient parallel and external matching</a>\", \n      in <em> Proceedings of the 19th International Conference Euro-Par 2013 Parallel Processing (Euro-Par)</em>, pages 659-670, 2013. </li>\n\n  <li> L. Arge, J. Fischer, P. Sanders, N. Sitchinava. \n      \"<a href=\"wads2013.pdf\">On (dynamic) range minimum queries in external memory</a>\", \n      in <em>Proceedings of the 13th International Symposium on Algorithms and Data Structures (WADS)</em>, pages 37-48, 2013.</li>\n\n  <li>N. Sitchinava, N. Zeh, \n      \"<a href=\"http://dl.acm.org/citation.cfm?doid=2312005.2312046\">A parallel buffer tree</a>\", \n      in <em> Proceedings of the 24th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA) </em>, pages 214-223, 2012.  </li>\n\n  <li>M.T. Goodrich, N. Sitchinava, Q. Zhang, \n      \"<a href=\"http://arxiv.org/abs/1101.1902\">Sorting, searching and simulation in the MapReduce framework</a>\", \n      in <em>Proceedings of the 22nd International Symposium on Algorithms and Computation (ISAAC)</em>, pages 374-383, 2011.  </li>\n\n  <li>D. Ajwani, N. Sitchinava, N. Zeh, \n      \"<a href=\"opt-pem-distsweep.pdf\">I/O-optimal algorithms for orthogonal problems for private-cache chip multiprocessors</a>\", \n      in <em>Proceedings of the 26th IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS)</em>, pages 1114-1123, 2011.  </li>\n\n  <li>D. Ajwani, N. Sitchinava, N. Zeh, \n      \"<a href=\"pem-distsweep.pdf\">Geometric algorithms for private-cache chip multiprocessors</a>\", \n      in <em>Proceedings of the 18th European Symposium on Algorithms (ESA)</em>, pages 75-86, 2010.</li>\n\n  <li>L. Arge, M.T. Goodrich, N. Sitchinava, \n      \"<a href=\"graph_pem.pdf\">Parallel external memory graph algorithms</a>\", \n      in <em>Proceedings of the 25th IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS)</em>, pages 1-11, 2010.  </li>\n\n  <li>L. Arge, M.T. Goodrich, M. Nelson, N. Sitchinava, \n      \"<a href=\"spaa_08_pem.pdf\">Fundamental parallel algorithms for private-cache chip multiprocessors</a>\", \n      in <em>Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA)</em>, pages 197-206, 2008.</li>\n\n  <li>D. Eppstein, M.T. Goodrich, N. Sitchinava, \n      \"<a href=\"socg2007.pdf\">Guard placement for efficient point-in-polygon proofs</a>\", \n      in <em>Proceedings of the 23rd Annual ACM Symposium on Computational Geometry (SoCG)</em>, pages 27-36, 2007.</li>\n\n  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F.  Neuveux, T.W. Williams, \n      \"<a href=\"vts2004.pdf\">Changing scan enable during shift</a>\", \n      in <em>Proceedings of the 22nd IEEE VLSI Test Symposium (VTS)</em>, pages 73-78, 2004.</li>\n\n  <li>* S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R.  Kapur, T.W. Williams, \n      \"<a href=\"vts2003.pdf\">A reconfigurable shared scan-in architecture</a>\",\n      in <em> Proceedings of the 21st IEEE VLSI Test Symposium (VTS)</em>, pages 9-14, 2003.</li>\n\n</ul>\n\n<h3>Journal Publications </h3>\n<ul>\n\n  <li>N. Sitchinava \n      \"<a href=\"http://dl.acm.org/citation.cfm?doid=2367574.2367578\">Computational geometry in the parallel external memory model</a>\", \n      SIGSPATIAL Special 4(2): 18-23 (2012).\n\n  <li>* S. Samaranayake, N. Sitchinava, R. Kapur, M. Amin, T.W. Williams,\n      \"<a href=\"http://dx.doi.org/10.1109/MC.2002.1039519\">Dynamic Scan: driving down the cost of test</a>\", \n      IEEE Computer 35(10): 63-68 (2002).</li>\n\n</ul>\n\n<h3>Keynote Talks</h3>\n<ul>\n\n  <li> \"Data Locality In High-Performance Computing\", Workshop on Scientific Computing Carpentry, 2013. </li>\n\n</ul>\n\n<h3>Selected Invited Talks</h3>\n<ul>\n  <li>\"(Dynamic) RMQ in the External Memory and Cache-oblivious models\", University of Chile, (Host: Prof. J&eacuter&eacutemy Barbay), November 27, 2013 </li>\n\n  <li>\"Locality-conscious parallel algorithms\", Georgetown University, (Host: Prof. Jeremy T. Fineman), November 14, 2013 </li>\n\n  <li>\"Locality-conscious parallel algorithms\", Stony Brook University, (Host: Prof. Michael A. Bender), November 13, 2013 </li>\n\n  <li>\"PEM model and its application to GPU computing\", University of Patras, (Host: Prof. Christos D. Zaroliagis), October 22, 2013 </li>\n\n  <li>\"Locality-conscious parallel algorithms\", University of Ljubljana, (Host: Prof. Andrej Brodnik), October 17, 2013 </li>\n\n  <li>\"Parallel External Memory (PEM) model and its application to GPU computing\", ETH Zurich, (Host: Dr. Riko Jacob), October 14, 2013 </li>\n\n  <li>\"Data locality in high-performance computing\", University of Kansas, (Host: Prof. Joseph Evans), April 8, 2013 </li>\n\n  <li>\"A parallel buffer tree\", TU Eindhoven, (Host: Prof. Mark de Berg), May 4, 2012 </li>\n\n  <li>\"Parallel computing &mdash; a theoretical perspective\", Georgia Institute of Technology (Host: Prof. David Bader), March 17, 2011.</li>\n\n  <li>\"Parallel computing &mdash; a theoretical perspective\", Goethe University Frankfurt.  (Host: Prof. Dr. Ulrich Meyer), December 20, 2010.</li>\n\n  <li>\"Geometric algorithms for private-cache chip multiprocessors\", University of California, Irvine. (Host: Prof. Michael T. Goodrich), April 30, 2010.</li>\n\n  <li> \"Parallel external memory model for multicore architectures\", Cambridge University (Host: Prof. Simon Moore), April 22, 2009. </li>\n\n  <li> \"Parallel external memory model for multicore architectures\", Dalhousie University (Host: Prof. Norbert Zeh), October 16, 2008.  </li>\n\n</ul>\n\n<h3>Workshop Presentations </h3>\n<ul>\n  <li>N. Sitchinava, V. Weichert.\n      \"Provably efficient GPU algorithms\".\n      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2013.</li>\n\n  <li> L. Arge, J. Fischer, P. Sanders, N. Sitchinava. \n      \"On (dynamic) range minimum queries in external memory\".\n      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2013.</li>\n\n  <li>D. Ajwani, N. Sitchinava, N. Zeh. \n      \"I/O-optimal distribution sweeping on private-cache chip multiprocessors\".  \n      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2011.</li>\n\n  <li>D. Ajwani, N. Sitchinava, N. Zeh. \n      \"Geometric algorithms for private-cache chip multiprocessors\". \n      <em> Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2010.</li>\n\n  <li>L. Arge, M.T. Goodrich, N. Sitchinava. \n      \"Parallel external memory model\". \n      <em>Workshop on Theory and Many-Cores (T&amp;MC)</em>, 2009.  </li>\n\n  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, F. Neuveux, E.  Gizdarski, T.W. Williams, \n      \"Dynamically reconfigurable shared scan-in architecture\", \n      <em>IEEE International Test Synthesis Workshop (ITSW)</em>, 2004.</li>\n\n  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, F. Neuveux, E.  Gizdarski, T.W. Williams, D. Spielman, \n      \"A segment identification algorithms for a dynamic scan architecture\", \n      <em> IEEE International Test Synthesis Workshop (ITSW)</em>, 2003.</li>\n\n  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, M. Amin, T.W. Williams,\n      \"DFT - ATE solution to lower the cost of test\", \n      <em>IEEE Workshop on Test Resource Partitioning</em>, 2001.  </li>\n\n</ul>\n\n<h3>Patents<br>\n</h3>\n<ul>\n  <li><strong> Dynamically reconfigurable shared scan-in test architecture</strong>. Inventors: R. Kapur, N.\nSitchinava, S. Samaranayake, E. Gizdarski, F. Neuveux, S. Duggirala,\nT.W. Williams. US Patents 7,900,105, 7,836,368, 7,836,367, 7,418,640, 7,596,733, 7,743,299, 7,774,663.</li>\n\n</ul>\n<br>\n<hr style=\"width: 100%; height: 2px;\">Last Modified: February 18, 2014<br>\n<br>\n</body>\n</html>\n", "encoding": "ascii"}