Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.61 secs
 
--> Reading design: rxtxSch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rxtxSch.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rxtxSch"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : rxtxSch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"D:\GitHub\ARM9byFPGA\rxtx.v\" into library work
Parsing module <rxtx>.
Parsing module <Rxx>.
Parsing module <RxDly>.
Parsing module <RxChange>.
Parsing module <RxCnt>.
Parsing module <RxEn>.
Parsing module <DataVld>.
Parsing module <DataCnt>.
Parsing module <RxData>.
Parsing module <RxVld>.
Parsing module <TxRdyData>.
Parsing module <TranVld>.
Parsing module <TranCnt>.
Parsing module <TxD>.
Parsing module <TxRdy>.
Analyzing Verilog file \"D:\GitHub\ARM9byFPGA\rxtxSch.vf\" into library work
Parsing module <rxtxSch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rxtxSch>.

Elaborating module <Rxx>.

Elaborating module <RxDly>.

Elaborating module <RxChange>.

Elaborating module <RxCnt>.

Elaborating module <RxEn>.

Elaborating module <RxData>.

Elaborating module <DataVld>.

Elaborating module <DataCnt>.

Elaborating module <RxVld>.

Elaborating module <TranVld>.

Elaborating module <TxRdyData>.

Elaborating module <TranCnt>.

Elaborating module <TxD>.

Elaborating module <TxRdy>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rxtxSch>.
    Related source file is "d:/github/arm9byfpga/rxtxsch.vf".
    Summary:
	no macro.
Unit <rxtxSch> synthesized.

Synthesizing Unit <Rxx>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <rx2>.
    Found 1-bit register for signal <rx3>.
    Found 1-bit register for signal <rxx>.
    Found 1-bit register for signal <rx1>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Rxx> synthesized.

Synthesizing Unit <RxDly>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <rx_dly>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RxDly> synthesized.

Synthesizing Unit <RxChange>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit comparator not equal for signal <n0000> created at line 89
    Summary:
	inferred   1 Comparator(s).
Unit <RxChange> synthesized.

Synthesizing Unit <RxCnt>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 12-bit register for signal <rx_cnt>.
    Found 12-bit adder for signal <rx_cnt[11]_GND_5_o_add_1_OUT> created at line 104.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <RxCnt> synthesized.

Synthesizing Unit <RxEn>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Summary:
	no macro.
Unit <RxEn> synthesized.

Synthesizing Unit <RxData>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
WARNING:Xst:647 - Input <data_cnt<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <rx_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RxData> synthesized.

Synthesizing Unit <DataVld>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <data_vld>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DataVld> synthesized.

Synthesizing Unit <DataCnt>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 4-bit register for signal <data_cnt>.
    Found 4-bit adder for signal <data_cnt[3]_GND_9_o_add_0_OUT> created at line 138.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DataCnt> synthesized.

Synthesizing Unit <RxVld>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <rx_vld>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RxVld> synthesized.

Synthesizing Unit <TranVld>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <tran_vld>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <TranVld> synthesized.

Synthesizing Unit <TxRdyData>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 8-bit register for signal <tx_rdy_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <TxRdyData> synthesized.

Synthesizing Unit <TranCnt>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 4-bit register for signal <tran_cnt>.
    Found 4-bit adder for signal <tran_cnt[3]_GND_13_o_add_0_OUT> created at line 206.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TranCnt> synthesized.

Synthesizing Unit <TxD>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Found 1-bit register for signal <tx>.
    Found 1-bit 12-to-1 multiplexer for signal <tran_cnt[3]_PWR_14_o_Mux_1_o> created at line 223.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <TxD> synthesized.

Synthesizing Unit <TxRdy>.
    Related source file is "d:/github/arm9byfpga/rxtx.v".
    Summary:
	no macro.
Unit <TxRdy> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 4-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 9
 12-bit register                                       : 1
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 5
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCnt>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
Unit <DataCnt> synthesized (advanced).

Synthesizing (advanced) Unit <RxCnt>.
The following registers are absorbed into counter <rx_cnt>: 1 register on signal <rx_cnt>.
Unit <RxCnt> synthesized (advanced).

Synthesizing (advanced) Unit <TranCnt>.
The following registers are absorbed into counter <tran_cnt>: 1 register on signal <tran_cnt>.
Unit <TranCnt> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 1
 1-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rxtxSch> ...

Optimizing unit <TxRdyData> ...

Optimizing unit <RxData> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rxtxSch, actual ratio is 3.
FlipFlop XLXI_7/rx_cnt_11 has been replicated 1 time(s)
FlipFlop XLXI_7/rx_cnt_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <rxtxSch> :
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <XLXI_2/rxx> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <rxtxSch> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : rxtxSch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 102
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 11
#      LUT2                        : 5
#      LUT3                        : 6
#      LUT4                        : 12
#      LUT5                        : 1
#      LUT6                        : 40
#      MUXCY                       : 11
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 47
#      FDC                         : 38
#      FDCE                        : 8
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 11
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              47  out of   4800     0%  
 Number of Slice LUTs:                   76  out of   2400     3%  
    Number used as Logic:                76  out of   2400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     91
   Number with an unused Flip Flop:      44  out of     91    48%  
   Number with an unused LUT:            15  out of     91    16%  
   Number of fully used LUT-FF pairs:    32  out of     91    35%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    132    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.088ns (Maximum Frequency: 244.630MHz)
   Minimum input arrival time before clock: 3.304ns
   Maximum output required time after clock: 3.701ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.088ns (frequency: 244.630MHz)
  Total number of paths / destination ports: 659 / 46
-------------------------------------------------------------------------
Delay:               4.088ns (Levels of Logic = 4)
  Source:            XLXI_46/tx_rdy_data_5 (FF)
  Destination:       XLXI_56/tx (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_46/tx_rdy_data_5 to XLXI_56/tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.981  XLXI_46/tx_rdy_data_5 (XLXI_46/tx_rdy_data_5)
     LUT6:I0->O            1   0.203   0.580  XLXI_56/PWR_14_o_tx_MUX_45_o3 (XLXI_56/PWR_14_o_tx_MUX_45_o3)
     LUT6:I5->O            1   0.205   0.580  XLXI_56/PWR_14_o_tx_MUX_45_o4 (XLXI_56/PWR_14_o_tx_MUX_45_o4)
     LUT6:I5->O            1   0.205   0.580  XLXI_56/PWR_14_o_tx_MUX_45_o6 (XLXI_56/PWR_14_o_tx_MUX_45_o)
     LUT3:I2->O            1   0.205   0.000  XLXI_56/tx_rstpot (XLXI_56/tx_rstpot)
     FDP:D                     0.102          XLXI_56/tx
    ----------------------------------------
    Total                      4.088ns (1.367ns logic, 2.721ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 66 / 65
-------------------------------------------------------------------------
Offset:              3.304ns (Levels of Logic = 2)
  Source:            tx_vld (PAD)
  Destination:       XLXI_46/tx_rdy_data_7 (FF)
  Destination Clock: clk rising

  Data Path: tx_vld to XLXI_46/tx_rdy_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  tx_vld_IBUF (tx_vld_IBUF)
     LUT2:I0->O            8   0.203   0.802  XLXI_46/tx_vld_txrdy_AND_11_o1 (XLXI_46/tx_vld_txrdy_AND_11_o)
     FDCE:CE                   0.322          XLXI_46/tx_rdy_data_0
    ----------------------------------------
    Total                      3.304ns (1.747ns logic, 1.557ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 1)
  Source:            XLXI_9/rx_data_6 (FF)
  Destination:       rx_data<6> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_9/rx_data_6 to rx_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  XLXI_9/rx_data_6 (XLXI_9/rx_data_6)
     OBUF:I->O                 2.571          rx_data_6_OBUF (rx_data<6>)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 

Total memory usage is 173352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

