

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 18:48:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  13.323 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1446427134|  1446435838|  19.271 sec|  19.271 sec|  1446427134|  1446435838|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                   |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  1446427133|  1446435837|  85083949 ~ 85084461|          -|          -|     17|        no|
        | + BH              |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD           |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2          |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT        |    85065776|    85066288|  10633222 ~ 10633286|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |        2752|        2752|                  344|          -|          -|      8|        no|
        |   +++ K           |         342|         342|                   38|          -|          -|      9|        no|
        |    ++++ K.1       |          36|          36|                    4|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |    10434600|    10434600|                  341|          -|          -|  30600|        no|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 42 
36 --> 37 35 
37 --> 38 36 
38 --> 39 41 
39 --> 40 
40 --> 37 
41 --> 40 
42 --> 43 47 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 42 
47 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 48 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 49 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 50 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 51 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_21, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_47, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 512, void @empty_23, void @empty_8, void @empty_7, i32 16, i32 16, i32 256, i32 256, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv1.cpp:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 58 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv1.cpp:31]   --->   Operation 59 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_2, i8 255" [src/conv1.cpp:31]   --->   Operation 60 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:31]   --->   Operation 61 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %h_2" [src/conv1.cpp:31]   --->   Operation 62 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv1.cpp:31]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv1.cpp:31]   --->   Operation 64 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln82 = br void %PAD.i" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 65 'br' 'br_ln82' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [src/conv1.cpp:61]   --->   Operation 66 'ret' 'ret_ln61' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln82, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 67 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %bh" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 68 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i5 %bh" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 69 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.78ns)   --->   "%icmp_ln82 = icmp_eq  i5 %bh, i5 23" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 70 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln82 = add i5 %bh, i5 1" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 71 'add' 'add_ln82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 72 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %bh, i32 2, i32 4" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 73 'partselect' 'lshr_ln' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln85 = add i6 %zext_ln82, i6 60" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 74 'add' 'add_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i6 %add_ln85" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 75 'sext' 'sext_ln85' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln85_1 = add i10 %sext_ln85, i10 %zext_ln31" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 76 'add' 'add_ln85_1' <Predicate = (!icmp_ln82)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln85_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 77 'bitselect' 'tmp_14' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %add_ln85_1, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 78 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln82)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln85_1, i32 9" [src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 79 'bitselect' 'tmp_15' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln54 = select i1 %tmp_15, i10 0, i10 254" [src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 80 'select' 'select_ln54' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln54 = or i1 %tmp_14, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 81 'or' 'or_ln54' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln85_1" [src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 82 'select' 'hclamp' <Predicate = (!icmp_ln82)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln87_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 84 'bitconcatenate' 'shl_ln87_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i12 %shl_ln87_1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 85 'sext' 'sext_ln87' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.89ns)   --->   "%sub_ln87 = sub i20 %shl_ln, i20 %sext_ln87" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 86 'sub' 'sub_ln87' <Predicate = (!icmp_ln82)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i20 %sub_ln87" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 87 'sext' 'sext_ln87_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.08ns)   --->   "%add_ln87 = add i64 %sext_ln87_2, i64 %input_ftmap_read" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 88 'add' 'add_ln87' <Predicate = (!icmp_ln82)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln87, i32 2, i32 63" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i62 %trunc_ln" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 90 'sext' 'sext_ln87_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln87_1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 91 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.08ns)   --->   "%add_ln88 = add i64 %add_ln87, i64 1016" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 92 'add' 'add_ln88' <Predicate = (!icmp_ln82)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln88, i32 2, i32 63" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 93 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i62 %trunc_ln1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 94 'sext' 'sext_ln88' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln88" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 95 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 96 'br' 'br_ln35' <Predicate = (icmp_ln82)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 97 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 98 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 99 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 100 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 100 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 101 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 101 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 102 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 102 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 103 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 103 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 104 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 104 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 105 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 105 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 106 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 107 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 107 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 108 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 109 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 109 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 110 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 110 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 111 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 112 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 112 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 113 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 113 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 115 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i3 %lshr_ln" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 116 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (2.11ns)   --->   "%mul_ln82 = mul i11 %zext_ln82_1, i11 263" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 117 'mul' 'mul_ln82' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 118 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 119 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 120 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.42ns)   --->   "%br_ln91 = br void %for.inc.i" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 121 'br' 'br_ln91' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.81>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln91, void %arrayidx311114.i.exit, i3 0, void %PAD.i.split" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 122 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %p" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 123 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.79ns)   --->   "%add_ln93 = add i11 %mul_ln82, i11 %zext_ln93" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 124 'add' 'add_ln93' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i11 %add_ln93" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 125 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 126 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 127 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 128 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln93_1" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 129 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %p" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 130 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.67ns)   --->   "%icmp_ln91 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 131 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.67ns)   --->   "%add_ln91 = add i3 %p, i3 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 132 'add' 'add_ln91' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 133 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 135 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.77ns)   --->   "%add_ln94 = add i9 %zext_ln91, i9 259" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 136 'add' 'add_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i9 %add_ln94" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 137 'zext' 'zext_ln94' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.79ns)   --->   "%add_ln94_1 = add i11 %mul_ln82, i11 %zext_ln94" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 138 'add' 'add_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i11 %add_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 139 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %zext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 140 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 141 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_33' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 142 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_34' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln94_1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 143 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_35' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.73ns)   --->   "%switch_ln93 = switch i2 %trunc_ln82, void %arrayidx311114.i.case.3, i2 0, void %arrayidx311114.i.case.0, i2 1, void %arrayidx311114.i.case.1, i2 2, void %arrayidx311114.i.case.2" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 144 'switch' 'switch_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.73>
ST_14 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 145 'store' 'store_ln93' <Predicate = (!icmp_ln91 & trunc_ln82 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 146 'store' 'store_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx311114.i.exit" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 147 'br' 'br_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 2)> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 148 'store' 'store_ln93' <Predicate = (!icmp_ln91 & trunc_ln82 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 149 'store' 'store_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx311114.i.exit" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 150 'br' 'br_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 1)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 151 'store' 'store_ln93' <Predicate = (!icmp_ln91 & trunc_ln82 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 152 'store' 'store_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx311114.i.exit" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 153 'br' 'br_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 0)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %left, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:93->src/conv1.cpp:33]   --->   Operation 154 'store' 'store_ln93' <Predicate = (!icmp_ln91 & trunc_ln82 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln94 = store i32 %right, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 155 'store' 'store_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln94 = br void %arrayidx311114.i.exit" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 156 'br' 'br_ln94' <Predicate = (!icmp_ln91 & trunc_ln82 == 3)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc.i" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 157 'br' 'br_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 158 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 159 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 160 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 161 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 162 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 163 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 164 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 165 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 166 [1/1] (0.42ns)   --->   "%br_ln98 = br void %load-store-loop.i" [src/conv1.cpp:98->src/conv1.cpp:33]   --->   Operation 166 'br' 'br_ln98' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.56>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_109, void %.exit"   --->   Operation 167 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 168 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.76ns)   --->   "%exitcond275 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 169 'icmp' 'exitcond275' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 170 [1/1] (0.76ns)   --->   "%empty_109 = add i8 %loop_index_i, i8 1"   --->   Operation 170 'add' 'empty_109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond275, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 172 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond275)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast502 = zext i9 %arrayidx36612_sum_i"   --->   Operation 173 'zext' 'arrayidx36612_sum_i_cast502' <Predicate = (!exitcond275)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.79ns)   --->   "%empty_111 = add i11 %mul_ln82, i11 %arrayidx36612_sum_i_cast502" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 174 'add' 'empty_111' <Predicate = (!exitcond275)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln82 = br void %PAD.i" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 175 'br' 'br_ln82' <Predicate = (exitcond275)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 176 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 176 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%empty_110 = bitcast i32 %i1_addr_read" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 177 'bitcast' 'empty_110' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%p_cast505 = zext i11 %empty_111" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 179 'zext' 'p_cast505' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i64 0, i64 %p_cast505" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 180 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %p_cast505" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 181 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %p_cast505" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 182 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %p_cast505" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 183 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.73ns)   --->   "%switch_ln82 = switch i2 %trunc_ln82, void %.case.3, i2 0, void %.case.0, i2 1, void %.case.1, i2 2, void %.case.2" [src/conv1.cpp:82->src/conv1.cpp:33]   --->   Operation 184 'switch' 'switch_ln82' <Predicate = true> <Delay = 0.73>
ST_25 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 185 'store' 'store_ln87' <Predicate = (trunc_ln82 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 186 'br' 'br_ln0' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 187 'store' 'store_ln87' <Predicate = (trunc_ln82 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 188 'br' 'br_ln0' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 189 'store' 'store_ln87' <Predicate = (trunc_ln82 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 190 'br' 'br_ln0' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 %empty_110, i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:87->src/conv1.cpp:33]   --->   Operation 191 'store' 'store_ln87' <Predicate = (trunc_ln82 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1578> <RAM>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 192 'br' 'br_ln0' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 193 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln35, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:35]   --->   Operation 194 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:35]   --->   Operation 195 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp_16, void %OUT.split, void %for.inc71" [src/conv1.cpp:35]   --->   Operation 196 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %out" [src/conv1.cpp:35]   --->   Operation 197 'zext' 'zext_ln35' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (2.11ns)   --->   "%mul_ln108 = mul i15 %zext_ln35, i15 324" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 198 'mul' 'mul_ln108' <Predicate = (!tmp_16)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i15 %mul_ln108" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 199 'zext' 'zext_ln108' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.08ns)   --->   "%add_ln108 = add i64 %zext_ln108, i64 %conv1_weights_read" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 200 'add' 'add_ln108' <Predicate = (!tmp_16)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108, i32 2, i32 63" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 201 'partselect' 'trunc_ln2' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i62 %trunc_ln2" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 202 'sext' 'sext_ln108' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln108" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 203 'getelementptr' 'w1_addr' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_2, i8 15" [src/conv1.cpp:31]   --->   Operation 204 'add' 'add_ln31' <Predicate = (tmp_16)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h" [src/conv1.cpp:31]   --->   Operation 205 'store' 'store_ln31' <Predicate = (tmp_16)> <Delay = 0.42>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 206 'br' 'br_ln31' <Predicate = (tmp_16)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 207 [8/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 207 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 208 [7/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 208 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 209 [6/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 209 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 210 [5/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 210 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 211 [4/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 211 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 212 [3/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 212 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 213 [2/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 213 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:35]   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:35]   --->   Operation 215 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 216 [1/8] (7.30ns)   --->   "%empty_112 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 216 'readreq' 'empty_112' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 217 [1/1] (0.42ns)   --->   "%br_ln108 = br void %IN.i" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 217 'br' 'br_ln108' <Predicate = true> <Delay = 0.42>

State 35 <SV = 12> <Delay = 0.79>
ST_35 : Operation 218 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln108_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 218 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%bout_cast = zext i4 %bout" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 219 'zext' 'bout_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %bout, i2 0" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 220 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [1/1] (0.78ns)   --->   "%empty_113 = add i6 %tmp_s, i6 %bout_cast" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 221 'add' 'empty_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 222 [1/1] (0.79ns)   --->   "%icmp_ln108 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 222 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [1/1] (0.79ns)   --->   "%add_ln108_1 = add i4 %bout, i4 1" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 223 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %IN.i.split, void %KR.preheader" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 224 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "%speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 225 'speclooptripcount' 'speclooptripcount_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 226 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.42ns)   --->   "%br_ln110 = br void %for.body8.i" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 227 'br' 'br_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_35 : Operation 228 [1/1] (0.42ns)   --->   "%br_ln39 = br void %KR" [src/conv1.cpp:39]   --->   Operation 228 'br' 'br_ln39' <Predicate = (icmp_ln108)> <Delay = 0.42>

State 36 <SV = 13> <Delay = 0.79>
ST_36 : Operation 229 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln110, void %for.inc.i25, i4 0, void %IN.i.split" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 229 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i4 %k" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 230 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 231 [1/1] (0.79ns)   --->   "%icmp_ln110 = icmp_eq  i4 %k, i4 9" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 231 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 232 [1/1] (0.79ns)   --->   "%add_ln110 = add i4 %k, i4 1" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 232 'add' 'add_ln110' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.body8.i.split, void %for.inc23.i" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 233 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 235 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %k, i32 1, i32 3" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 236 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln4_cast = zext i3 %lshr_ln4" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 237 'zext' 'lshr_ln4_cast' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 238 [1/1] (0.78ns)   --->   "%empty_114 = add i6 %empty_113, i6 %lshr_ln4_cast" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 238 'add' 'empty_114' <Predicate = (!icmp_ln110)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%p_cast507 = zext i6 %empty_114" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 239 'zext' 'p_cast507' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 240 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 241 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 242 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 243 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 244 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 245 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 246 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 247 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 248 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 249 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 250 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 251 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 252 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 253 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 254 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 255 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 256 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i64 0, i64 %p_cast507" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 257 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.42ns)   --->   "%br_ln112 = br void %load-store-loop.i23" [src/conv1.cpp:112->src/conv1.cpp:37]   --->   Operation 258 'br' 'br_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln108 = br void %IN.i" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 259 'br' 'br_ln108' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 37 <SV = 14> <Delay = 0.79>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%loop_index_i22 = phi i4 0, void %for.body8.i.split, i4 %empty_115, void %.exit3"   --->   Operation 260 'phi' 'loop_index_i22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (0.79ns)   --->   "%exitcond337 = icmp_eq  i4 %loop_index_i22, i4 9"   --->   Operation 261 'icmp' 'exitcond337' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 262 [1/1] (0.79ns)   --->   "%empty_115 = add i4 %loop_index_i22, i4 1"   --->   Operation 262 'add' 'empty_115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond337, void %load-store-loop.i23.split, void %for.inc.i25"   --->   Operation 263 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body8.i" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 264 'br' 'br_ln110' <Predicate = (exitcond337)> <Delay = 0.00>

State 38 <SV = 15> <Delay = 7.30>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 265 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 266 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 266 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 267 [1/1] (0.00ns)   --->   "%empty_116 = bitcast i32 %w1_addr_read" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 267 'bitcast' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %trunc_ln110, void %.case.04, void %.case.15" [src/conv1.cpp:110->src/conv1.cpp:37]   --->   Operation 268 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 269 [1/1] (0.74ns)   --->   "%switch_ln0 = switch i4 %loop_index_i22, void %.case.8, i4 0, void %.case.08, i4 1, void %.case.19, i4 2, void %.case.210, i4 3, void %.case.311, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7"   --->   Operation 269 'switch' 'switch_ln0' <Predicate = (!trunc_ln110)> <Delay = 0.74>
ST_38 : Operation 270 [1/1] (0.74ns)   --->   "%switch_ln0 = switch i4 %loop_index_i22, void %.case.822, i4 0, void %.case.014, i4 1, void %.case.115, i4 2, void %.case.216, i4 3, void %.case.317, i4 4, void %.case.418, i4 5, void %.case.519, i4 6, void %.case.620, i4 7, void %.case.721"   --->   Operation 270 'switch' 'switch_ln0' <Predicate = (trunc_ln110)> <Delay = 0.74>

State 39 <SV = 16> <Delay = 1.23>
ST_39 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 271 'store' 'store_ln108' <Predicate = (loop_index_i22 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 272 'br' 'br_ln0' <Predicate = (loop_index_i22 == 7)> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 273 'store' 'store_ln108' <Predicate = (loop_index_i22 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 274 'br' 'br_ln0' <Predicate = (loop_index_i22 == 6)> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 275 'store' 'store_ln108' <Predicate = (loop_index_i22 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 276 'br' 'br_ln0' <Predicate = (loop_index_i22 == 5)> <Delay = 0.00>
ST_39 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 277 'store' 'store_ln108' <Predicate = (loop_index_i22 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 278 'br' 'br_ln0' <Predicate = (loop_index_i22 == 4)> <Delay = 0.00>
ST_39 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 279 'store' 'store_ln108' <Predicate = (loop_index_i22 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 280 'br' 'br_ln0' <Predicate = (loop_index_i22 == 3)> <Delay = 0.00>
ST_39 : Operation 281 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 281 'store' 'store_ln108' <Predicate = (loop_index_i22 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 282 'br' 'br_ln0' <Predicate = (loop_index_i22 == 2)> <Delay = 0.00>
ST_39 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 283 'store' 'store_ln108' <Predicate = (loop_index_i22 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 284 'br' 'br_ln0' <Predicate = (loop_index_i22 == 1)> <Delay = 0.00>
ST_39 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 285 'store' 'store_ln108' <Predicate = (loop_index_i22 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 286 'br' 'br_ln0' <Predicate = (loop_index_i22 == 0)> <Delay = 0.00>
ST_39 : Operation 287 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 287 'store' 'store_ln108' <Predicate = (loop_index_i22 != 0 & loop_index_i22 != 1 & loop_index_i22 != 2 & loop_index_i22 != 3 & loop_index_i22 != 4 & loop_index_i22 != 5 & loop_index_i22 != 6 & loop_index_i22 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit7"   --->   Operation 288 'br' 'br_ln0' <Predicate = (loop_index_i22 != 0 & loop_index_i22 != 1 & loop_index_i22 != 2 & loop_index_i22 != 3 & loop_index_i22 != 4 & loop_index_i22 != 5 & loop_index_i22 != 6 & loop_index_i22 != 7)> <Delay = 0.00>

State 40 <SV = 17> <Delay = 0.00>
ST_40 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit3"   --->   Operation 289 'br' 'br_ln0' <Predicate = (!trunc_ln110)> <Delay = 0.00>
ST_40 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit3"   --->   Operation 290 'br' 'br_ln0' <Predicate = (trunc_ln110)> <Delay = 0.00>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i23"   --->   Operation 291 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 16> <Delay = 1.23>
ST_41 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 292 'store' 'store_ln108' <Predicate = (loop_index_i22 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 293 'br' 'br_ln0' <Predicate = (loop_index_i22 == 7)> <Delay = 0.00>
ST_41 : Operation 294 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 294 'store' 'store_ln108' <Predicate = (loop_index_i22 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 295 'br' 'br_ln0' <Predicate = (loop_index_i22 == 6)> <Delay = 0.00>
ST_41 : Operation 296 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 296 'store' 'store_ln108' <Predicate = (loop_index_i22 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 297 'br' 'br_ln0' <Predicate = (loop_index_i22 == 5)> <Delay = 0.00>
ST_41 : Operation 298 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 298 'store' 'store_ln108' <Predicate = (loop_index_i22 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 299 'br' 'br_ln0' <Predicate = (loop_index_i22 == 4)> <Delay = 0.00>
ST_41 : Operation 300 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 300 'store' 'store_ln108' <Predicate = (loop_index_i22 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 301 'br' 'br_ln0' <Predicate = (loop_index_i22 == 3)> <Delay = 0.00>
ST_41 : Operation 302 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 302 'store' 'store_ln108' <Predicate = (loop_index_i22 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 303 'br' 'br_ln0' <Predicate = (loop_index_i22 == 2)> <Delay = 0.00>
ST_41 : Operation 304 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 304 'store' 'store_ln108' <Predicate = (loop_index_i22 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 305 'br' 'br_ln0' <Predicate = (loop_index_i22 == 1)> <Delay = 0.00>
ST_41 : Operation 306 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 306 'store' 'store_ln108' <Predicate = (loop_index_i22 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 307 'br' 'br_ln0' <Predicate = (loop_index_i22 == 0)> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_116, i6 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0_addr" [src/conv1.cpp:108->src/conv1.cpp:37]   --->   Operation 308 'store' 'store_ln108' <Predicate = (loop_index_i22 != 0 & loop_index_i22 != 1 & loop_index_i22 != 2 & loop_index_i22 != 3 & loop_index_i22 != 4 & loop_index_i22 != 5 & loop_index_i22 != 6 & loop_index_i22 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40> <RAM>
ST_41 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit13"   --->   Operation 309 'br' 'br_ln0' <Predicate = (loop_index_i22 != 0 & loop_index_i22 != 1 & loop_index_i22 != 2 & loop_index_i22 != 3 & loop_index_i22 != 4 & loop_index_i22 != 5 & loop_index_i22 != 6 & loop_index_i22 != 7)> <Delay = 0.00>

State 42 <SV = 13> <Delay = 4.39>
ST_42 : Operation 310 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i15 %add_ln39_1, void %arrayidx517.exit, i15 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 310 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 311 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln39_1, void %arrayidx517.exit, i4 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 311 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 312 [1/1] (0.00ns)   --->   "%indvar_flatten34 = phi i12 %select_ln42_5, void %arrayidx517.exit, i12 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 312 'phi' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%r = phi i4 %select_ln42_1, void %arrayidx517.exit, i4 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 313 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %arrayidx517.exit, i8 0, void %KR.preheader" [src/conv1.cpp:43]   --->   Operation 314 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %r" [src/conv1.cpp:42]   --->   Operation 315 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %r, i32 3" [src/conv1.cpp:42]   --->   Operation 316 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.00ns)   --->   "%empty_117 = trunc i4 %r" [src/conv1.cpp:42]   --->   Operation 317 'trunc' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 318 [1/1] (0.84ns)   --->   "%icmp_ln39 = icmp_eq  i15 %indvar_flatten55, i15 30600" [src/conv1.cpp:39]   --->   Operation 318 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [1/1] (0.84ns)   --->   "%add_ln39_1 = add i15 %indvar_flatten55, i15 1" [src/conv1.cpp:39]   --->   Operation 319 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc65, void %for.inc68" [src/conv1.cpp:39]   --->   Operation 320 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %o, i4 1" [src/conv1.cpp:39]   --->   Operation 321 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.80ns)   --->   "%icmp_ln42 = icmp_eq  i12 %indvar_flatten34, i12 3825" [src/conv1.cpp:42]   --->   Operation 322 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 323 [1/1] (0.39ns)   --->   "%select_ln39 = select i1 %icmp_ln42, i4 0, i4 %r" [src/conv1.cpp:39]   --->   Operation 323 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 324 [1/1] (0.39ns)   --->   "%select_ln39_1 = select i1 %icmp_ln42, i4 %add_ln39, i4 %o" [src/conv1.cpp:39]   --->   Operation 324 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_2)   --->   "%select_ln39_2 = select i1 %icmp_ln42, i3 0, i3 %trunc_ln42" [src/conv1.cpp:39]   --->   Operation 325 'select' 'select_ln39_2' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%xor_ln39_1 = xor i1 %icmp_ln42, i1 1" [src/conv1.cpp:39]   --->   Operation 326 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%and_ln39_1 = and i1 %tmp_17, i1 %xor_ln39_1" [src/conv1.cpp:39]   --->   Operation 327 'and' 'and_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_4)   --->   "%select_ln39_3 = select i1 %icmp_ln42, i2 0, i2 %empty_117" [src/conv1.cpp:39]   --->   Operation 328 'select' 'select_ln39_3' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln42, i1 1" [src/conv1.cpp:39]   --->   Operation 329 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:43]   --->   Operation 330 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 331 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv1.cpp:39]   --->   Operation 331 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (0.79ns)   --->   "%add_ln42 = add i4 %select_ln39, i4 1" [src/conv1.cpp:42]   --->   Operation 332 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln39, i1 %icmp_ln42" [src/conv1.cpp:42]   --->   Operation 333 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 334 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv1.cpp:42]   --->   Operation 334 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 335 [1/1] (0.39ns)   --->   "%select_ln42_1 = select i1 %and_ln39, i4 %add_ln42, i4 %select_ln39" [src/conv1.cpp:42]   --->   Operation 335 'select' 'select_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_2)   --->   "%trunc_ln42_1 = trunc i4 %add_ln42" [src/conv1.cpp:42]   --->   Operation 336 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 337 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln42_2 = select i1 %and_ln39, i3 %trunc_ln42_1, i3 %select_ln39_2" [src/conv1.cpp:42]   --->   Operation 337 'select' 'select_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_3)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln42, i32 3" [src/conv1.cpp:42]   --->   Operation 338 'bitselect' 'tmp_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 339 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln42_3 = select i1 %and_ln39, i1 %tmp_19, i1 %and_ln39_1" [src/conv1.cpp:42]   --->   Operation 339 'select' 'select_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 340 [1/1] (0.00ns)   --->   "%empty_119 = trunc i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 340 'trunc' 'empty_119' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 0, i4 %select_ln39_1, i1 %select_ln42_3" [src/conv1.cpp:39]   --->   Operation 341 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i6 %tmp_20" [src/conv1.cpp:39]   --->   Operation 342 'zext' 'tmp_32_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 343 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %empty_119, i1 %select_ln42_3, i8 0" [src/conv1.cpp:39]   --->   Operation 343 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_120 = sub i12 %p_shl1, i12 %tmp_32_cast" [src/conv1.cpp:39]   --->   Operation 344 'sub' 'empty_120' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_4)   --->   "%empty_121 = trunc i4 %add_ln42" [src/conv1.cpp:42]   --->   Operation 345 'trunc' 'empty_121' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 346 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln42_4 = select i1 %and_ln39, i2 %empty_121, i2 %select_ln39_3" [src/conv1.cpp:42]   --->   Operation 346 'select' 'select_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv1.cpp:42]   --->   Operation 347 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_122 = add i12 %empty_120, i12 %select_ln42_cast" [src/conv1.cpp:39]   --->   Operation 348 'add' 'empty_122' <Predicate = (!icmp_ln39)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 349 [1/1] (0.00ns)   --->   "%p_cast506 = zext i12 %empty_122" [src/conv1.cpp:39]   --->   Operation 349 'zext' 'p_cast506' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 350 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 351 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 352 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 353 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 354 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 354 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 355 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 355 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 356 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast506" [src/conv1.cpp:39]   --->   Operation 357 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 358 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61" [src/conv1.cpp:53]   --->   Operation 358 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 359 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:53]   --->   Operation 359 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 360 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:53]   --->   Operation 360 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 361 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:53]   --->   Operation 361 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 362 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:53]   --->   Operation 362 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 363 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:53]   --->   Operation 363 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 364 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:53]   --->   Operation 364 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 365 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:53]   --->   Operation 365 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_42 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i7 %out" [src/conv1.cpp:58]   --->   Operation 366 'trunc' 'trunc_ln58' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 367 [2/2] (0.76ns)   --->   "%call_ln58 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln58, i8 %h_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:58]   --->   Operation 367 'call' 'call_ln58' <Predicate = (icmp_ln39)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 368 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %out, i7 8" [src/conv1.cpp:35]   --->   Operation 368 'add' 'add_ln35' <Predicate = (icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 14> <Delay = 4.36>
ST_43 : Operation 369 [1/1] (0.00ns)   --->   "%select_ln39_1_cast = zext i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 369 'zext' 'select_ln39_1_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln39_1, i2 0" [src/conv1.cpp:39]   --->   Operation 370 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (0.78ns)   --->   "%empty_118 = add i6 %tmp_18, i6 %select_ln39_1_cast" [src/conv1.cpp:39]   --->   Operation 371 'add' 'empty_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 372 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61" [src/conv1.cpp:53]   --->   Operation 372 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 373 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:53]   --->   Operation 373 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 374 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:53]   --->   Operation 374 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 375 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:53]   --->   Operation 375 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 376 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:53]   --->   Operation 376 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 377 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:53]   --->   Operation 377 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 378 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:53]   --->   Operation 378 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 379 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:53]   --->   Operation 379 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_43 : Operation 380 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_70, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_71, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_72, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_73, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_74, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_75, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_76, i3 %select_ln42_2" [src/conv1.cpp:53]   --->   Operation 380 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 381 [2/2] (2.40ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i6 %empty_118, i4 %select_ln42_1, i2 %select_ln42_4, i8 %select_ln42, i8 %select_ln42, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0" [src/conv1.cpp:53]   --->   Operation 381 'call' 'call_ln53' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 15> <Delay = 6.43>
ST_44 : Operation 382 [1/2] (6.43ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %tmp, i6 %empty_118, i4 %select_ln42_1, i2 %select_ln42_4, i8 %select_ln42, i8 %select_ln42, i32 %add_loc, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_8_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_6_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_8_0, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_7_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_5_0, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0" [src/conv1.cpp:53]   --->   Operation 382 'call' 'call_ln53' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 16> <Delay = 1.23>
ST_45 : Operation 383 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 383 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 384 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 384 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 385 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv1.cpp:43]   --->   Operation 386 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 387 [1/1] (0.00ns)   --->   "%add_loc_load = load i32 %add_loc"   --->   Operation 387 'load' 'add_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 388 [1/1] (0.73ns)   --->   "%switch_ln53 = switch i3 %select_ln42_2, void %arrayidx517.case.7, i3 0, void %arrayidx517.case.0, i3 1, void %arrayidx517.case.1, i3 2, void %arrayidx517.case.2, i3 3, void %arrayidx517.case.3, i3 4, void %arrayidx517.case.4, i3 5, void %arrayidx517.case.5, i3 6, void %arrayidx517.case.6" [src/conv1.cpp:53]   --->   Operation 388 'switch' 'switch_ln53' <Predicate = true> <Delay = 0.73>
ST_45 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_67" [src/conv1.cpp:53]   --->   Operation 389 'store' 'store_ln53' <Predicate = (select_ln42_2 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 390 'br' 'br_ln53' <Predicate = (select_ln42_2 == 6)> <Delay = 0.00>
ST_45 : Operation 391 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_66" [src/conv1.cpp:53]   --->   Operation 391 'store' 'store_ln53' <Predicate = (select_ln42_2 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 392 'br' 'br_ln53' <Predicate = (select_ln42_2 == 5)> <Delay = 0.00>
ST_45 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_65" [src/conv1.cpp:53]   --->   Operation 393 'store' 'store_ln53' <Predicate = (select_ln42_2 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 394 'br' 'br_ln53' <Predicate = (select_ln42_2 == 4)> <Delay = 0.00>
ST_45 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_64" [src/conv1.cpp:53]   --->   Operation 395 'store' 'store_ln53' <Predicate = (select_ln42_2 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 396 'br' 'br_ln53' <Predicate = (select_ln42_2 == 3)> <Delay = 0.00>
ST_45 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_63" [src/conv1.cpp:53]   --->   Operation 397 'store' 'store_ln53' <Predicate = (select_ln42_2 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 398 'br' 'br_ln53' <Predicate = (select_ln42_2 == 2)> <Delay = 0.00>
ST_45 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_62" [src/conv1.cpp:53]   --->   Operation 399 'store' 'store_ln53' <Predicate = (select_ln42_2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 400 'br' 'br_ln53' <Predicate = (select_ln42_2 == 1)> <Delay = 0.00>
ST_45 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61" [src/conv1.cpp:53]   --->   Operation 401 'store' 'store_ln53' <Predicate = (select_ln42_2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 402 'br' 'br_ln53' <Predicate = (select_ln42_2 == 0)> <Delay = 0.00>
ST_45 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %add_loc_load, i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_68" [src/conv1.cpp:53]   --->   Operation 403 'store' 'store_ln53' <Predicate = (select_ln42_2 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_45 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln53 = br void %arrayidx517.exit" [src/conv1.cpp:53]   --->   Operation 404 'br' 'br_ln53' <Predicate = (select_ln42_2 == 7)> <Delay = 0.00>

State 46 <SV = 17> <Delay = 1.18>
ST_46 : Operation 405 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv1.cpp:43]   --->   Operation 405 'add' 'add_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 406 [1/1] (0.80ns)   --->   "%add_ln42_1 = add i12 %indvar_flatten34, i12 1" [src/conv1.cpp:42]   --->   Operation 406 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 407 [1/1] (0.37ns)   --->   "%select_ln42_5 = select i1 %icmp_ln42, i12 1, i12 %add_ln42_1" [src/conv1.cpp:42]   --->   Operation 407 'select' 'select_ln42_5' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv1.cpp:43]   --->   Operation 408 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 47 <SV = 14> <Delay = 0.00>
ST_47 : Operation 409 [1/2] (0.00ns)   --->   "%call_ln58 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln58, i8 %h_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:58]   --->   Operation 409 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 410 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [38]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'h' [47]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:31) on local variable 'h' [50]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [51]  (0.765 ns)

 <State 3>: 5.808ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:85->src/conv1.cpp:33) with incoming values : ('add_ln82', src/conv1.cpp:82->src/conv1.cpp:33) [59]  (0.000 ns)
	'add' operation ('add_ln85', src/conv1.cpp:85->src/conv1.cpp:33) [71]  (0.789 ns)
	'add' operation ('add_ln85_1', src/conv1.cpp:85->src/conv1.cpp:33) [73]  (0.765 ns)
	'icmp' operation ('icmp_ln55', src/srcnn.cpp:55->src/conv1.cpp:85->src/conv1.cpp:33) [75]  (0.787 ns)
	'or' operation ('or_ln54', src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33) [78]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:54->src/conv1.cpp:85->src/conv1.cpp:33) [79]  (0.403 ns)
	'sub' operation ('sub_ln87', src/conv1.cpp:87->src/conv1.cpp:33) [83]  (0.894 ns)
	'add' operation ('add_ln87', src/conv1.cpp:87->src/conv1.cpp:33) [85]  (1.085 ns)
	'add' operation ('add_ln88', src/conv1.cpp:88->src/conv1.cpp:33) [92]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [89]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [90]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:88->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:88->src/conv1.cpp:33) [97]  (7.300 ns)

 <State 14>: 2.811ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:91->src/conv1.cpp:33) with incoming values : ('add_ln91', src/conv1.cpp:91->src/conv1.cpp:33) [101]  (0.000 ns)
	'add' operation ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:33) [116]  (0.776 ns)
	'add' operation ('add_ln94_1', src/conv1.cpp:94->src/conv1.cpp:33) [118]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_32', src/conv1.cpp:94->src/conv1.cpp:33) [120]  (0.000 ns)
	'store' operation ('store_ln94', src/conv1.cpp:94->src/conv1.cpp:33) of variable 'right', src/conv1.cpp:88->src/conv1.cpp:33 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' [135]  (1.237 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:98->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:98->src/conv1.cpp:33) [144]  (7.300 ns)

 <State 23>: 1.563ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_109') [147]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [156]  (0.765 ns)
	'add' operation ('empty_111', src/conv1.cpp:82->src/conv1.cpp:33) [158]  (0.798 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:87->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:87->src/conv1.cpp:33) [154]  (7.300 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_39', src/conv1.cpp:82->src/conv1.cpp:33) [163]  (0.000 ns)
	'store' operation ('store_ln87', src/conv1.cpp:87->src/conv1.cpp:33) of variable 'empty_110', src/conv1.cpp:87->src/conv1.cpp:33 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [166]  (1.237 ns)

 <State 26>: 3.195ns
The critical path consists of the following:
	'phi' operation ('out', src/conv1.cpp:35) with incoming values : ('add_ln35', src/conv1.cpp:35) [184]  (0.000 ns)
	'mul' operation ('mul_ln108', src/conv1.cpp:108->src/conv1.cpp:37) [191]  (2.110 ns)
	'add' operation ('add_ln108', src/conv1.cpp:108->src/conv1.cpp:37) [193]  (1.085 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_112', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [197]  (7.300 ns)

 <State 35>: 0.797ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:108->src/conv1.cpp:37) with incoming values : ('add_ln108_1', src/conv1.cpp:108->src/conv1.cpp:37) [200]  (0.000 ns)
	'icmp' operation ('icmp_ln108', src/conv1.cpp:108->src/conv1.cpp:37) [204]  (0.797 ns)

 <State 36>: 0.797ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:110->src/conv1.cpp:37) with incoming values : ('add_ln110', src/conv1.cpp:110->src/conv1.cpp:37) [212]  (0.000 ns)
	'icmp' operation ('icmp_ln110', src/conv1.cpp:110->src/conv1.cpp:37) [214]  (0.797 ns)

 <State 37>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_i22') with incoming values : ('empty_115') [244]  (0.000 ns)
	'icmp' operation ('exitcond337') [245]  (0.797 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:108->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:108->src/conv1.cpp:37) [250]  (7.300 ns)

 <State 39>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln108', src/conv1.cpp:108->src/conv1.cpp:37) of variable 'empty_116', src/conv1.cpp:108->src/conv1.cpp:37 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_4_0' [265]  (1.237 ns)

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln108', src/conv1.cpp:108->src/conv1.cpp:37) of variable 'empty_116', src/conv1.cpp:108->src/conv1.cpp:37 on array 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_7_0' [287]  (1.237 ns)

 <State 42>: 4.390ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten34', src/conv1.cpp:42) with incoming values : ('select_ln42_5', src/conv1.cpp:42) [326]  (0.000 ns)
	'icmp' operation ('icmp_ln42', src/conv1.cpp:42) [339]  (0.809 ns)
	'select' operation ('select_ln39', src/conv1.cpp:39) [340]  (0.391 ns)
	'add' operation ('add_ln42', src/conv1.cpp:42) [352]  (0.797 ns)
	'select' operation ('select_ln42_3', src/conv1.cpp:42) [360]  (0.287 ns)
	'sub' operation ('empty_120', src/conv1.cpp:39) [365]  (0.000 ns)
	'add' operation ('empty_122', src/conv1.cpp:39) [369]  (0.869 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_61', src/conv1.cpp:39) [371]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [380]  (1.237 ns)

 <State 43>: 4.360ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_69', src/conv1.cpp:53) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7' [380]  (1.237 ns)
	'mux' operation ('tmp', src/conv1.cpp:53) [388]  (0.721 ns)
	'call' operation ('call_ln53', src/conv1.cpp:53) to 'conv1_Pipeline_KR_KC' [389]  (2.402 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'call' operation ('call_ln53', src/conv1.cpp:53) to 'conv1_Pipeline_KR_KC' [389]  (6.437 ns)

 <State 45>: 1.237ns
The critical path consists of the following:
	'load' operation ('add_loc_load') on local variable 'add_loc' [390]  (0.000 ns)
	'store' operation ('store_ln53', src/conv1.cpp:53) of variable 'add_loc_load' on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3' [399]  (1.237 ns)

 <State 46>: 1.184ns
The critical path consists of the following:
	'add' operation ('add_ln42_1', src/conv1.cpp:42) [418]  (0.809 ns)
	'select' operation ('select_ln42_5', src/conv1.cpp:42) [419]  (0.375 ns)

 <State 47>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
