===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 41.6790 seconds

  ----Wall Time----  ----Name----
    3.6079 (  8.7%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    2.9855 (  7.2%)    Parse modules
    0.5838 (  1.4%)    Verify circuit
   17.1061 ( 41.0%)  'firrtl.circuit' Pipeline
    1.2889 (  3.1%)    'firrtl.module' Pipeline
    1.2087 (  2.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0801 (  0.2%)      LowerCHIRRTLPass
    0.1044 (  0.3%)    InferWidths
    0.7385 (  1.8%)    InferResets
    0.0484 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0719 (  0.2%)    WireDFT
    0.0763 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6520 (  1.6%)    LowerFIRRTLTypes
    7.0598 ( 16.9%)    'firrtl.module' Pipeline
    0.7374 (  1.8%)      ExpandWhens
    0.0204 (  0.0%)      RemoveInvalid
    5.9048 ( 14.2%)      Canonicalizer
    0.3971 (  1.0%)      InferReadWrite
    0.5328 (  1.3%)    Inliner
    1.0842 (  2.6%)    IMConstProp
    0.0656 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0646 (  0.2%)    BlackBoxReader
    0.0646 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4814 ( 10.8%)    'firrtl.module' Pipeline
    4.4814 ( 10.8%)      Canonicalizer
    0.4220 (  1.0%)    RemoveUnusedPorts
    0.0654 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3950 (  0.9%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    7.4861 ( 18.0%)  LowerFIRRTLToHW
    0.0651 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    7.3480 ( 17.6%)  'hw.module' Pipeline
    1.6625 (  4.0%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.6459 ( 11.1%)    Canonicalizer
    1.0395 (  2.5%)    HWCleanup
    1.3302 (  3.2%)  'hw.module' Pipeline
    0.1073 (  0.3%)    HWLegalizeModules
    1.2229 (  2.9%)    PrettifyVerilog
    4.4530 ( 10.7%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   41.6790 (100.0%)  Total

{
  totalTime: 41.708,
  maxMemory: 793067520
}
