#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021a7a928b70 .scope module, "testbench_bucket_sort" "testbench_bucket_sort" 2 3;
 .timescale -9 -12;
v0000021a7a9b3bd0_0 .var "clk", 0 0;
v0000021a7a9b3a90_0 .var/i "i", 31 0;
v0000021a7a9b2410_0 .var/i "instr_count", 31 0;
v0000021a7a9b33b0_0 .var "reset", 0 0;
S_0000021a7a92c6b0 .scope module, "uut" "iitk_mini_mips" 2 11, 3 1 0, S_0000021a7a928b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000021a7a90bd60 .functor AND 1, v0000021a7a923f50_0, L_0000021a7a9b2190, C4<1>, C4<1>;
v0000021a7a9b0ea0_0 .net *"_ivl_18", 31 0, L_0000021a7a9b2a50;  1 drivers
v0000021a7a9b14e0_0 .net *"_ivl_26", 31 0, L_0000021a7a9b3630;  1 drivers
v0000021a7a9b0680_0 .net *"_ivl_31", 0 0, L_0000021a7a9b3770;  1 drivers
v0000021a7a9b1b20_0 .net *"_ivl_32", 15 0, L_0000021a7a9b3810;  1 drivers
v0000021a7a9b1440_0 .net *"_ivl_35", 15 0, L_0000021a7a9b38b0;  1 drivers
v0000021a7a9b16c0_0 .net *"_ivl_39", 4 0, L_0000021a7a9b2370;  1 drivers
v0000021a7a9b19e0_0 .net *"_ivl_41", 4 0, L_0000021a7a9b3950;  1 drivers
v0000021a7a9b1bc0_0 .net *"_ivl_45", 3 0, L_0000021a7a9b2870;  1 drivers
v0000021a7a9b0c20_0 .net *"_ivl_47", 25 0, L_0000021a7a9b2910;  1 drivers
L_0000021a7a9b42b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a9b07c0_0 .net/2u *"_ivl_48", 1 0, L_0000021a7a9b42b0;  1 drivers
v0000021a7a9b0540_0 .net *"_ivl_50", 31 0, L_0000021a7a9b2230;  1 drivers
v0000021a7a9b1c60_0 .net *"_ivl_52", 0 0, L_0000021a7a90bd60;  1 drivers
v0000021a7a9b1f80_0 .net *"_ivl_54", 31 0, L_0000021a7a9b2b90;  1 drivers
v0000021a7a9b02c0_0 .net *"_ivl_56", 29 0, L_0000021a7a9b2af0;  1 drivers
L_0000021a7a9b42f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a9b1d00_0 .net *"_ivl_58", 1 0, L_0000021a7a9b42f8;  1 drivers
v0000021a7a9b1a80_0 .net *"_ivl_60", 31 0, L_0000021a7a9b2c30;  1 drivers
L_0000021a7a9b4340 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021a7a9b1120_0 .net/2u *"_ivl_62", 31 0, L_0000021a7a9b4340;  1 drivers
v0000021a7a9b0d60_0 .net *"_ivl_64", 31 0, L_0000021a7aa13b80;  1 drivers
v0000021a7a9b1da0_0 .net *"_ivl_66", 31 0, L_0000021a7aa13e00;  1 drivers
v0000021a7a9b1580_0 .net *"_ivl_8", 31 0, L_0000021a7a9b24b0;  1 drivers
v0000021a7a9b1e40_0 .net "alu_control", 3 0, v0000021a7a923c30_0;  1 drivers
v0000021a7a9b1620_0 .net "alu_op", 1 0, v0000021a7a9252b0_0;  1 drivers
v0000021a7a9b1ee0_0 .net "alu_result", 31 0, v0000021a7a9255d0_0;  1 drivers
v0000021a7a9b1760_0 .net "alu_src", 0 0, v0000021a7a923cd0_0;  1 drivers
v0000021a7a9b0180_0 .net "branch", 0 0, v0000021a7a923f50_0;  1 drivers
v0000021a7a9b0720_0 .net "clk", 0 0, v0000021a7a9b3bd0_0;  1 drivers
v0000021a7a9b0ae0_0 .net "fp_compare_result", 0 0, v0000021a7a924310_0;  1 drivers
v0000021a7a9b0220_0 .net "fp_operation", 0 0, v0000021a7a9244f0_0;  1 drivers
v0000021a7a9b0e00_0 .net "fp_read_data1", 31 0, L_0000021a7a90cbd0;  1 drivers
v0000021a7a9b0cc0_0 .net "fp_read_data2", 31 0, L_0000021a7a90c8c0;  1 drivers
v0000021a7a9b1300_0 .net "fp_reg_read", 0 0, v0000021a7a923e10_0;  1 drivers
v0000021a7a9b0360_0 .net "fp_reg_write", 0 0, v0000021a7a924c70_0;  1 drivers
v0000021a7a9b1800_0 .net "instruction", 31 0, L_0000021a7a90c690;  1 drivers
v0000021a7a9b0f40_0 .net "jump", 0 0, v0000021a7a923eb0_0;  1 drivers
v0000021a7a9b11c0_0 .net "mem_data", 31 0, L_0000021a7a9b20f0;  1 drivers
v0000021a7a9b0900_0 .net "mem_read", 0 0, v0000021a7a923ff0_0;  1 drivers
v0000021a7a9b1940_0 .net "mem_to_reg", 0 0, v0000021a7a925350_0;  1 drivers
v0000021a7a9b0400_0 .net "mem_write", 0 0, v0000021a7a924db0_0;  1 drivers
v0000021a7a9b0fe0_0 .net "move_cpu_to_fp", 0 0, v0000021a7a924590_0;  1 drivers
v0000021a7a9b13a0_0 .net "move_fp_to_cpu", 0 0, v0000021a7a924ef0_0;  1 drivers
v0000021a7a9b04a0_0 .net "pc_in", 31 0, L_0000021a7aa13ea0;  1 drivers
v0000021a7a9b1080_0 .net "pc_out", 31 0, v0000021a7a95b7e0_0;  1 drivers
v0000021a7a9b05e0_0 .net "read_data1", 31 0, L_0000021a7a90c1c0;  1 drivers
v0000021a7a9b1260_0 .net "read_data2", 31 0, L_0000021a7a90c2a0;  1 drivers
v0000021a7a9b0860_0 .net "reg_dst", 0 0, v0000021a7a9253f0_0;  1 drivers
v0000021a7a9b09a0_0 .net "reg_write", 0 0, v0000021a7a925530_0;  1 drivers
v0000021a7a9b0a40_0 .net "reset", 0 0, v0000021a7a9b33b0_0;  1 drivers
v0000021a7a9b0b80_0 .net "sign_ext_imm", 31 0, L_0000021a7a9b3ef0;  1 drivers
v0000021a7a9b29b0_0 .net "write_reg", 4 0, L_0000021a7a9b2690;  1 drivers
v0000021a7a9b2d70_0 .net "zero", 0 0, L_0000021a7a9b2190;  1 drivers
L_0000021a7a9b27d0 .part L_0000021a7a90c690, 26, 6;
L_0000021a7a9b22d0 .part L_0000021a7a90c690, 0, 6;
L_0000021a7a9b2730 .part L_0000021a7a90c690, 21, 5;
L_0000021a7a9b2eb0 .part L_0000021a7a90c690, 16, 5;
L_0000021a7a9b24b0 .functor MUXZ 32, v0000021a7a9255d0_0, L_0000021a7a9b20f0, v0000021a7a925350_0, C4<>;
L_0000021a7a9b2550 .functor MUXZ 32, L_0000021a7a9b24b0, L_0000021a7a90cbd0, v0000021a7a924ef0_0, C4<>;
L_0000021a7a9b3f90 .part L_0000021a7a90c690, 11, 5;
L_0000021a7a9b3450 .part L_0000021a7a90c690, 16, 5;
L_0000021a7a9b3090 .part L_0000021a7a90c690, 6, 5;
L_0000021a7a9b2a50 .functor MUXZ 32, v0000021a7a9255d0_0, L_0000021a7a9b20f0, v0000021a7a925350_0, C4<>;
L_0000021a7a9b31d0 .functor MUXZ 32, L_0000021a7a9b2a50, L_0000021a7a90c1c0, v0000021a7a924590_0, C4<>;
L_0000021a7a9b3d10 .part L_0000021a7a90c690, 0, 6;
L_0000021a7a9b3590 .functor MUXZ 32, L_0000021a7a90c2a0, L_0000021a7a9b3ef0, v0000021a7a923cd0_0, C4<>;
L_0000021a7a9b3630 .functor MUXZ 32, L_0000021a7a90c2a0, L_0000021a7a90c2a0, v0000021a7a924590_0, C4<>;
L_0000021a7a9b3e50 .functor MUXZ 32, L_0000021a7a9b3630, L_0000021a7a90cbd0, v0000021a7a923e10_0, C4<>;
L_0000021a7a9b3770 .part L_0000021a7a90c690, 15, 1;
LS_0000021a7a9b3810_0_0 .concat [ 1 1 1 1], L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770;
LS_0000021a7a9b3810_0_4 .concat [ 1 1 1 1], L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770;
LS_0000021a7a9b3810_0_8 .concat [ 1 1 1 1], L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770;
LS_0000021a7a9b3810_0_12 .concat [ 1 1 1 1], L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770, L_0000021a7a9b3770;
L_0000021a7a9b3810 .concat [ 4 4 4 4], LS_0000021a7a9b3810_0_0, LS_0000021a7a9b3810_0_4, LS_0000021a7a9b3810_0_8, LS_0000021a7a9b3810_0_12;
L_0000021a7a9b38b0 .part L_0000021a7a90c690, 0, 16;
L_0000021a7a9b3ef0 .concat [ 16 16 0 0], L_0000021a7a9b38b0, L_0000021a7a9b3810;
L_0000021a7a9b2370 .part L_0000021a7a90c690, 11, 5;
L_0000021a7a9b3950 .part L_0000021a7a90c690, 16, 5;
L_0000021a7a9b2690 .functor MUXZ 5, L_0000021a7a9b3950, L_0000021a7a9b2370, v0000021a7a9253f0_0, C4<>;
L_0000021a7a9b2870 .part v0000021a7a95b7e0_0, 28, 4;
L_0000021a7a9b2910 .part L_0000021a7a90c690, 0, 26;
L_0000021a7a9b2230 .concat [ 2 26 4 0], L_0000021a7a9b42b0, L_0000021a7a9b2910, L_0000021a7a9b2870;
L_0000021a7a9b2af0 .part L_0000021a7a9b3ef0, 0, 30;
L_0000021a7a9b2b90 .concat [ 2 30 0 0], L_0000021a7a9b42f8, L_0000021a7a9b2af0;
L_0000021a7a9b2c30 .arith/sum 32, v0000021a7a95b7e0_0, L_0000021a7a9b2b90;
L_0000021a7aa13b80 .arith/sum 32, v0000021a7a95b7e0_0, L_0000021a7a9b4340;
L_0000021a7aa13e00 .functor MUXZ 32, L_0000021a7aa13b80, L_0000021a7a9b2c30, L_0000021a7a90bd60, C4<>;
L_0000021a7aa13ea0 .functor MUXZ 32, L_0000021a7aa13e00, L_0000021a7a9b2230, v0000021a7a923eb0_0, C4<>;
S_0000021a7a8ec780 .scope module, "alu_ctrl_inst" "alu_control" 3 85, 4 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "fp_operation";
    .port_info 3 /OUTPUT 4 "alu_control";
v0000021a7a923c30_0 .var "alu_control", 3 0;
v0000021a7a923d70_0 .net "alu_op", 1 0, v0000021a7a9252b0_0;  alias, 1 drivers
v0000021a7a925030_0 .net "fp_operation", 0 0, v0000021a7a9244f0_0;  alias, 1 drivers
v0000021a7a9250d0_0 .net "funct", 5 0, L_0000021a7a9b3d10;  1 drivers
E_0000021a7a91a6f0 .event anyedge, v0000021a7a925030_0, v0000021a7a9250d0_0, v0000021a7a923d70_0;
S_0000021a7a8ec910 .scope module, "alu_inst" "alu" 3 93, 5 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "fp_compare_result";
L_0000021a7a9b4220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a7a925a30_0 .net/2u *"_ivl_0", 31 0, L_0000021a7a9b4220;  1 drivers
v0000021a7a923b90_0 .net "alu_control", 3 0, v0000021a7a923c30_0;  alias, 1 drivers
v0000021a7a924090_0 .var "exp1", 7 0;
v0000021a7a9241d0_0 .var "exp2", 7 0;
v0000021a7a924270_0 .var "exp_result", 7 0;
v0000021a7a924310_0 .var "fp_compare_result", 0 0;
v0000021a7a9257b0_0 .net "input1", 31 0, L_0000021a7a90c1c0;  alias, 1 drivers
v0000021a7a924a90_0 .net "input2", 31 0, L_0000021a7a9b3590;  1 drivers
v0000021a7a924e50_0 .var "mant1", 23 0;
v0000021a7a925210_0 .var "mant2", 23 0;
v0000021a7a9243b0_0 .var "mant_product", 47 0;
v0000021a7a9255d0_0 .var "result", 31 0;
v0000021a7a925170_0 .var "sign1", 0 0;
v0000021a7a924950_0 .var "sign2", 0 0;
v0000021a7a924b30_0 .var "sign_result", 0 0;
v0000021a7a924bd0_0 .net "zero", 0 0, L_0000021a7a9b2190;  alias, 1 drivers
E_0000021a7a91ab30/0 .event anyedge, v0000021a7a923c30_0, v0000021a7a9257b0_0, v0000021a7a924a90_0, v0000021a7a925170_0;
E_0000021a7a91ab30/1 .event anyedge, v0000021a7a924950_0, v0000021a7a924090_0, v0000021a7a9241d0_0, v0000021a7a924e50_0;
E_0000021a7a91ab30/2 .event anyedge, v0000021a7a925210_0, v0000021a7a9243b0_0, v0000021a7a924270_0, v0000021a7a924b30_0;
E_0000021a7a91ab30 .event/or E_0000021a7a91ab30/0, E_0000021a7a91ab30/1, E_0000021a7a91ab30/2;
L_0000021a7a9b2190 .cmp/eq 32, v0000021a7a9255d0_0, L_0000021a7a9b4220;
S_0000021a7a8ba1d0 .scope module, "cu_inst" "control_unit" 3 33, 6 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "reg_dst";
    .port_info 3 /OUTPUT 1 "alu_src";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "alu_op";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "fp_reg_write";
    .port_info 12 /OUTPUT 1 "fp_reg_read";
    .port_info 13 /OUTPUT 1 "fp_operation";
    .port_info 14 /OUTPUT 1 "move_fp_to_cpu";
    .port_info 15 /OUTPUT 1 "move_cpu_to_fp";
P_0000021a7a8aabe0 .param/l "ADDI" 0 6 34, C4<001000>;
P_0000021a7a8aac18 .param/l "ANDI" 0 6 35, C4<001100>;
P_0000021a7a8aac50 .param/l "BEQ" 0 6 29, C4<000100>;
P_0000021a7a8aac88 .param/l "BNE" 0 6 30, C4<000101>;
P_0000021a7a8aacc0 .param/l "CP1" 0 6 43, C4<010001>;
P_0000021a7a8aacf8 .param/l "J" 0 6 31, C4<000010>;
P_0000021a7a8aad30 .param/l "LUI" 0 6 38, C4<001111>;
P_0000021a7a8aad68 .param/l "LW" 0 6 25, C4<100011>;
P_0000021a7a8aada0 .param/l "LWC1" 0 6 41, C4<110001>;
P_0000021a7a8aadd8 .param/l "ORI" 0 6 36, C4<001101>;
P_0000021a7a8aae10 .param/l "R_TYPE" 0 6 22, C4<000000>;
P_0000021a7a8aae48 .param/l "SW" 0 6 26, C4<101011>;
P_0000021a7a8aae80 .param/l "SWC1" 0 6 42, C4<111001>;
P_0000021a7a8aaeb8 .param/l "XORI" 0 6 37, C4<001110>;
v0000021a7a9252b0_0 .var "alu_op", 1 0;
v0000021a7a923cd0_0 .var "alu_src", 0 0;
v0000021a7a923f50_0 .var "branch", 0 0;
v0000021a7a9244f0_0 .var "fp_operation", 0 0;
v0000021a7a923e10_0 .var "fp_reg_read", 0 0;
v0000021a7a924c70_0 .var "fp_reg_write", 0 0;
v0000021a7a925490_0 .net "funct", 5 0, L_0000021a7a9b22d0;  1 drivers
v0000021a7a923eb0_0 .var "jump", 0 0;
v0000021a7a923ff0_0 .var "mem_read", 0 0;
v0000021a7a925350_0 .var "mem_to_reg", 0 0;
v0000021a7a924db0_0 .var "mem_write", 0 0;
v0000021a7a924590_0 .var "move_cpu_to_fp", 0 0;
v0000021a7a924ef0_0 .var "move_fp_to_cpu", 0 0;
v0000021a7a924630_0 .net "opcode", 5 0, L_0000021a7a9b27d0;  1 drivers
v0000021a7a9253f0_0 .var "reg_dst", 0 0;
v0000021a7a925530_0 .var "reg_write", 0 0;
E_0000021a7a91aa30 .event anyedge, v0000021a7a924630_0, v0000021a7a925490_0;
S_0000021a7a8ba360 .scope module, "dm_inst" "data_memory" 3 103, 7 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0000021a7a9246d0_0 .net *"_ivl_0", 31 0, L_0000021a7a9b3db0;  1 drivers
v0000021a7a925670_0 .net *"_ivl_3", 9 0, L_0000021a7a9b3270;  1 drivers
v0000021a7a90f090_0 .net *"_ivl_4", 12 0, L_0000021a7a9b3310;  1 drivers
L_0000021a7a9b4268 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000021a7a90f3b0_0 .net *"_ivl_7", 2 0, L_0000021a7a9b4268;  1 drivers
o0000021a7a980c58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000021a7a95bf60_0 name=_ivl_8
v0000021a7a95b380_0 .net "address", 31 0, v0000021a7a9255d0_0;  alias, 1 drivers
v0000021a7a95cb40_0 .net "clk", 0 0, v0000021a7a9b3bd0_0;  alias, 1 drivers
v0000021a7a95cdc0_0 .var/i "i", 31 0;
v0000021a7a95cc80_0 .net "mem_read", 0 0, v0000021a7a923ff0_0;  alias, 1 drivers
v0000021a7a95caa0_0 .net "mem_write", 0 0, v0000021a7a924db0_0;  alias, 1 drivers
v0000021a7a95bec0 .array "memory", 2047 0, 31 0;
v0000021a7a95ce60_0 .net "read_data", 31 0, L_0000021a7a9b20f0;  alias, 1 drivers
v0000021a7a95bd80_0 .net "write_data", 31 0, L_0000021a7a9b3e50;  1 drivers
E_0000021a7a91be70 .event posedge, v0000021a7a95cb40_0;
L_0000021a7a9b3db0 .array/port v0000021a7a95bec0, L_0000021a7a9b3310;
L_0000021a7a9b3270 .part v0000021a7a9255d0_0, 2, 10;
L_0000021a7a9b3310 .concat [ 10 3 0 0], L_0000021a7a9b3270, L_0000021a7a9b4268;
L_0000021a7a9b20f0 .functor MUXZ 32, o0000021a7a980c58, L_0000021a7a9b3db0, v0000021a7a923ff0_0, C4<>;
S_0000021a7a8ee200 .scope module, "fp_rf_inst" "fp_register_file" 3 70, 8 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "fp_reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000021a7a90cbd0 .functor BUFZ 32, L_0000021a7a9b2f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a7a90c8c0 .functor BUFZ 32, L_0000021a7a9b34f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a7a95c640_0 .net *"_ivl_0", 31 0, L_0000021a7a9b2f50;  1 drivers
v0000021a7a95bba0_0 .net *"_ivl_10", 6 0, L_0000021a7a9b3c70;  1 drivers
L_0000021a7a9b41d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a95bb00_0 .net *"_ivl_13", 1 0, L_0000021a7a9b41d8;  1 drivers
v0000021a7a95b6a0_0 .net *"_ivl_2", 6 0, L_0000021a7a9b2ff0;  1 drivers
L_0000021a7a9b4190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a95b420_0 .net *"_ivl_5", 1 0, L_0000021a7a9b4190;  1 drivers
v0000021a7a95bc40_0 .net *"_ivl_8", 31 0, L_0000021a7a9b34f0;  1 drivers
v0000021a7a95cf00_0 .net "clk", 0 0, v0000021a7a9b3bd0_0;  alias, 1 drivers
v0000021a7a95b1a0_0 .net "fp_reg_write", 0 0, v0000021a7a924c70_0;  alias, 1 drivers
v0000021a7a95b060 .array "fp_registers", 31 0, 31 0;
v0000021a7a95c780_0 .var/i "i", 31 0;
v0000021a7a95c280_0 .net "read_data1", 31 0, L_0000021a7a90cbd0;  alias, 1 drivers
v0000021a7a95b560_0 .net "read_data2", 31 0, L_0000021a7a90c8c0;  alias, 1 drivers
v0000021a7a95ca00_0 .net "read_reg1", 4 0, L_0000021a7a9b3f90;  1 drivers
v0000021a7a95b2e0_0 .net "read_reg2", 4 0, L_0000021a7a9b3450;  1 drivers
v0000021a7a95b600_0 .net "write_data", 31 0, L_0000021a7a9b31d0;  1 drivers
v0000021a7a95c0a0_0 .net "write_reg", 4 0, L_0000021a7a9b3090;  1 drivers
L_0000021a7a9b2f50 .array/port v0000021a7a95b060, L_0000021a7a9b2ff0;
L_0000021a7a9b2ff0 .concat [ 5 2 0 0], L_0000021a7a9b3f90, L_0000021a7a9b4190;
L_0000021a7a9b34f0 .array/port v0000021a7a95b060, L_0000021a7a9b3c70;
L_0000021a7a9b3c70 .concat [ 5 2 0 0], L_0000021a7a9b3450, L_0000021a7a9b41d8;
S_0000021a7a8ee390 .scope task, "debug_registers" "debug_registers" 8 34, 8 34 0, S_0000021a7a8ee200;
 .timescale -9 -12;
v0000021a7a95c8c0_0 .var/i "i", 31 0;
TD_testbench_bucket_sort.uut.fp_rf_inst.debug_registers ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a95c8c0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000021a7a95c8c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call 8 38 "$display", "FP Register[%0d]: %h", v0000021a7a95c8c0_0, &A<v0000021a7a95b060, v0000021a7a95c8c0_0 > {0 0 0};
    %load/vec4 v0000021a7a95c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a95c8c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000021a7a8c18b0 .scope module, "im_inst" "instruction_memory" 3 27, 9 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000021a7a90c690 .functor BUFZ 32, L_0000021a7a9b2e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a7a95c960_0 .net *"_ivl_0", 31 0, L_0000021a7a9b2e10;  1 drivers
v0000021a7a95c320_0 .net *"_ivl_3", 9 0, L_0000021a7a9b2cd0;  1 drivers
v0000021a7a95b100_0 .net *"_ivl_4", 11 0, L_0000021a7a9b39f0;  1 drivers
L_0000021a7a9b40b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a95c3c0_0 .net *"_ivl_7", 1 0, L_0000021a7a9b40b8;  1 drivers
v0000021a7a95c820_0 .net "address", 31 0, v0000021a7a95b7e0_0;  alias, 1 drivers
v0000021a7a95c000_0 .net "instruction", 31 0, L_0000021a7a90c690;  alias, 1 drivers
v0000021a7a95b740 .array "memory", 1023 0, 31 0;
L_0000021a7a9b2e10 .array/port v0000021a7a95b740, L_0000021a7a9b39f0;
L_0000021a7a9b2cd0 .part v0000021a7a95b7e0_0, 2, 10;
L_0000021a7a9b39f0 .concat [ 10 2 0 0], L_0000021a7a9b2cd0, L_0000021a7a9b40b8;
S_0000021a7a8c1a40 .scope module, "pc_inst" "pc_register" 3 19, 10 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v0000021a7a95bce0_0 .net "clk", 0 0, v0000021a7a9b3bd0_0;  alias, 1 drivers
v0000021a7a95b9c0_0 .net "pc_in", 31 0, L_0000021a7aa13ea0;  alias, 1 drivers
v0000021a7a95b7e0_0 .var "pc_out", 31 0;
v0000021a7a95b240_0 .net "reset", 0 0, v0000021a7a9b33b0_0;  alias, 1 drivers
E_0000021a7a91b8f0 .event posedge, v0000021a7a95b240_0, v0000021a7a95cb40_0;
S_0000021a7a8c9d50 .scope module, "rf_inst" "register_file" 3 55, 11 1 0, S_0000021a7a92c6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000021a7a90c1c0 .functor BUFZ 32, L_0000021a7a9b25f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a7a90c2a0 .functor BUFZ 32, L_0000021a7a9b3b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a7a95ba60_0 .net *"_ivl_0", 31 0, L_0000021a7a9b25f0;  1 drivers
v0000021a7a95c140_0 .net *"_ivl_10", 6 0, L_0000021a7a9b36d0;  1 drivers
L_0000021a7a9b4148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a95b4c0_0 .net *"_ivl_13", 1 0, L_0000021a7a9b4148;  1 drivers
v0000021a7a95b880_0 .net *"_ivl_2", 6 0, L_0000021a7a9b3130;  1 drivers
L_0000021a7a9b4100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a7a95cd20_0 .net *"_ivl_5", 1 0, L_0000021a7a9b4100;  1 drivers
v0000021a7a95c460_0 .net *"_ivl_8", 31 0, L_0000021a7a9b3b30;  1 drivers
v0000021a7a95cbe0_0 .net "clk", 0 0, v0000021a7a9b3bd0_0;  alias, 1 drivers
v0000021a7a95c1e0_0 .net "read_data1", 31 0, L_0000021a7a90c1c0;  alias, 1 drivers
v0000021a7a95b920_0 .net "read_data2", 31 0, L_0000021a7a90c2a0;  alias, 1 drivers
v0000021a7a95be20_0 .net "read_reg1", 4 0, L_0000021a7a9b2730;  1 drivers
v0000021a7a95c500_0 .net "read_reg2", 4 0, L_0000021a7a9b2eb0;  1 drivers
v0000021a7a95c5a0_0 .net "reg_write", 0 0, v0000021a7a925530_0;  alias, 1 drivers
v0000021a7a95c6e0 .array "registers", 31 0, 31 0;
v0000021a7a9b00e0_0 .net "write_data", 31 0, L_0000021a7a9b2550;  1 drivers
v0000021a7a9b18a0_0 .net "write_reg", 4 0, L_0000021a7a9b2690;  alias, 1 drivers
L_0000021a7a9b25f0 .array/port v0000021a7a95c6e0, L_0000021a7a9b3130;
L_0000021a7a9b3130 .concat [ 5 2 0 0], L_0000021a7a9b2730, L_0000021a7a9b4100;
L_0000021a7a9b3b30 .array/port v0000021a7a95c6e0, L_0000021a7a9b36d0;
L_0000021a7a9b36d0 .concat [ 5 2 0 0], L_0000021a7a9b2eb0, L_0000021a7a9b4148;
    .scope S_0000021a7a8c1a40;
T_1 ;
    %wait E_0000021a7a91b8f0;
    %load/vec4 v0000021a7a95b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a7a95b7e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021a7a95b9c0_0;
    %assign/vec4 v0000021a7a95b7e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021a7a8c18b0;
T_2 ;
    %pushi/vec4 1007681536, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 907018240, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1007747072, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 909181440, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1007812608, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 911343872, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 2387214436, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 3238526976, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1174405254, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1175060482, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1174405389, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 1140981760, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 153633, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 151744, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 152768, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 21516320, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 22106144, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 743552, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 24270880, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 2372665344, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 2909536256, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 562888703, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 811136, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 25845792, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 3851157504, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 554172420, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 355008493, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 537001994, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95b740, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000021a7a8ba1d0;
T_3 ;
    %wait E_0000021a7a91aa30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9253f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a925350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a923ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a924db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a923f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a923eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a924c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a923e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9244f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a924ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a924590_0, 0, 1;
    %load/vec4 v0000021a7a924630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a9253f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %jmp T_3.15;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923ff0_0, 0, 1;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924db0_0, 0, 1;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923f50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %jmp T_3.15;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923f50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923eb0_0, 0, 1;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9253f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a925350_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000021a7a9252b0_0, 0, 2;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9253f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a925350_0, 0, 1;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a925350_0, 0, 1;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a923e10_0, 0, 1;
    %jmp T_3.15;
T_3.13 ;
    %load/vec4 v0000021a7a925490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a9244f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924c70_0, 0, 1;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a925530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924ef0_0, 0, 1;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924590_0, 0, 1;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021a7a8c9d50;
T_4 ;
    %wait E_0000021a7a91be70;
    %load/vec4 v0000021a7a95c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021a7a9b00e0_0;
    %load/vec4 v0000021a7a9b18a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a7a95c6e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021a7a8ee200;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a95c780_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021a7a95c780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021a7a95c780_0;
    %store/vec4a v0000021a7a95b060, 4, 0;
    %load/vec4 v0000021a7a95c780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a95c780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021a7a8ee200;
T_6 ;
    %wait E_0000021a7a91be70;
    %load/vec4 v0000021a7a95b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000021a7a95b600_0;
    %load/vec4 v0000021a7a95c0a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a7a95b060, 0, 4;
    %vpi_call 8 29 "$display", "FP REG WRITE: Reg=%d, Data=%h", v0000021a7a95c0a0_0, v0000021a7a95b600_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021a7a8ec780;
T_7 ;
    %wait E_0000021a7a91a6f0;
    %load/vec4 v0000021a7a925030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021a7a9250d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021a7a923d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.14;
T_7.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.14;
T_7.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v0000021a7a9250d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.21 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.22 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.23 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v0000021a7a9250d0_0;
    %parti/s 3, 3, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.30;
T_7.26 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.30;
T_7.27 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.30;
T_7.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000021a7a923c30_0, 0, 4;
    %jmp T_7.30;
T_7.30 ;
    %pop/vec4 1;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021a7a8ec910;
T_8 ;
    %wait E_0000021a7a91ab30;
    %load/vec4 v0000021a7a923b90_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000021a7a9257b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021a7a925170_0, 0, 1;
    %load/vec4 v0000021a7a924a90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021a7a924950_0, 0, 1;
    %load/vec4 v0000021a7a9257b0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000021a7a924090_0, 0, 8;
    %load/vec4 v0000021a7a924a90_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000021a7a9241d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021a7a9257b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021a7a924e50_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021a7a924a90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021a7a925210_0, 0, 24;
T_8.0 ;
    %load/vec4 v0000021a7a923b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.2 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %and;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.3 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %or;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.4 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %add;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.5 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %sub;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.6 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.7 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.8 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.9 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %xor;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.10 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %or;
    %inv;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.11 ;
    %load/vec4 v0000021a7a925170_0;
    %load/vec4 v0000021a7a924950_0;
    %xor;
    %store/vec4 v0000021a7a924b30_0, 0, 1;
    %load/vec4 v0000021a7a924090_0;
    %load/vec4 v0000021a7a9241d0_0;
    %add;
    %subi 127, 0, 8;
    %store/vec4 v0000021a7a924270_0, 0, 8;
    %load/vec4 v0000021a7a924e50_0;
    %pad/u 48;
    %load/vec4 v0000021a7a925210_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021a7a9243b0_0, 0, 48;
    %load/vec4 v0000021a7a9243b0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0000021a7a9243b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021a7a9243b0_0, 0, 48;
    %load/vec4 v0000021a7a924270_0;
    %addi 1, 0, 8;
    %store/vec4 v0000021a7a924270_0, 0, 8;
T_8.19 ;
    %load/vec4 v0000021a7a924b30_0;
    %load/vec4 v0000021a7a924270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021a7a9243b0_0;
    %parti/s 23, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0000021a7a9257b0_0;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0000021a7a9257b0_0;
    %load/vec4 v0000021a7a924a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000021a7a924310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0000021a7a925170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.23, 9;
    %load/vec4 v0000021a7a924950_0;
    %nor/r;
    %and;
T_8.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a924310_0, 0, 1;
    %jmp T_8.22;
T_8.21 ;
    %load/vec4 v0000021a7a925170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.26, 9;
    %load/vec4 v0000021a7a924950_0;
    %and;
T_8.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a924310_0, 0, 1;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0000021a7a925170_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.29, 9;
    %load/vec4 v0000021a7a924950_0;
    %nor/r;
    %and;
T_8.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %load/vec4 v0000021a7a924090_0;
    %load/vec4 v0000021a7a9241d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_8.30, 5;
    %load/vec4 v0000021a7a924090_0;
    %load/vec4 v0000021a7a9241d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.31, 4;
    %load/vec4 v0000021a7a924e50_0;
    %load/vec4 v0000021a7a925210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_8.31;
    %or;
T_8.30;
    %store/vec4 v0000021a7a924310_0, 0, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0000021a7a9241d0_0;
    %load/vec4 v0000021a7a924090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/1 T_8.32, 5;
    %load/vec4 v0000021a7a924090_0;
    %load/vec4 v0000021a7a9241d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.33, 4;
    %load/vec4 v0000021a7a925210_0;
    %load/vec4 v0000021a7a924e50_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_8.33;
    %or;
T_8.32;
    %store/vec4 v0000021a7a924310_0, 0, 1;
T_8.28 ;
T_8.25 ;
T_8.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9255d0_0, 0, 32;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021a7a8ba360;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021a7a95cdc0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021a7a95cdc0_0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %load/vec4 v0000021a7a95cdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 1039921342, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1049360335, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1043333120, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1052022669, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1041361797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1057727971, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1046155048, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1064891843, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 1092616192, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
T_9.2 ;
    %load/vec4 v0000021a7a95cdc0_0;
    %cmpi/s 110, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021a7a95cdc0_0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %load/vec4 v0000021a7a95cdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
T_9.4 ;
    %load/vec4 v0000021a7a95cdc0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_9.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021a7a95cdc0_0;
    %store/vec4a v0000021a7a95bec0, 4, 0;
    %load/vec4 v0000021a7a95cdc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a95cdc0_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
    %end;
    .thread T_9;
    .scope S_0000021a7a8ba360;
T_10 ;
    %wait E_0000021a7a91be70;
    %load/vec4 v0000021a7a95caa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021a7a95bd80_0;
    %load/vec4 v0000021a7a95b380_0;
    %parti/s 10, 2, 3;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a7a95bec0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021a7a928b70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9b3bd0_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021a7a9b3bd0_0;
    %inv;
    %store/vec4 v0000021a7a9b3bd0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000021a7a928b70;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9b2410_0, 0, 32;
    %vpi_call 2 28 "$dumpfile", "bucket_sort.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021a7a928b70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a7a9b33b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a7a9b33b0_0, 0, 1;
    %vpi_call 2 37 "$display", "\012--- Initial Array (Hex Values) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000021a7a9b3a90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 39 "$display", "Array[%0d]: %h", v0000021a7a9b3a90_0, &A<v0000021a7a95bec0, v0000021a7a9b3a90_0 > {0 0 0};
    %load/vec4 v0000021a7a9b3a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 2 43 "$display", "\012--- Floating-Point Register Values ---" {0 0 0};
    %fork TD_testbench_bucket_sort.uut.fp_rf_inst.debug_registers, S_0000021a7a8ee390;
    %join;
    %delay 500000, 0;
    %vpi_call 2 48 "$display", "\012--- Register Values After Setup ---" {0 0 0};
    %vpi_call 2 49 "$display", "$s0 (arr base): %h", &A<v0000021a7a95c6e0, 16> {0 0 0};
    %vpi_call 2 50 "$display", "$s1 (temp base): %h", &A<v0000021a7a95c6e0, 17> {0 0 0};
    %vpi_call 2 51 "$display", "$s2 (indices base): %h", &A<v0000021a7a95c6e0, 18> {0 0 0};
    %delay 20000000, 0;
    %vpi_call 2 57 "$display", "\012--- Bucket Indices ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000021a7a9b3a90_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v0000021a7a9b3a90_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000021a7a95bec0, 4;
    %vpi_call 2 59 "$display", "Bucket[%0d] Count: %d", v0000021a7a9b3a90_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000021a7a9b3a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 63 "$display", "\012--- Final Sorted Array (Hex Values) ---" {0 0 0};
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
T_12.4 ;
    %load/vec4 v0000021a7a9b3a90_0;
    %cmpi/s 208, 0, 32;
    %jmp/0xz T_12.5, 5;
    %load/vec4 v0000021a7a9b3a90_0;
    %subi 200, 0, 32;
    %vpi_call 2 65 "$display", "Array[%0d]: %h", S<0,vec4,s32>, &A<v0000021a7a95bec0, v0000021a7a9b3a90_0 > {1 0 0};
    %load/vec4 v0000021a7a9b3a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a9b3a90_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0000021a7a928b70;
T_13 ;
    %wait E_0000021a7a91be70;
    %load/vec4 v0000021a7a9b33b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000021a7a9b2410_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a7a9b2410_0, 0, 32;
    %load/vec4 v0000021a7a9b2410_0;
    %pushi/vec4 1000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_call 2 77 "$display", "Executed %0d instructions...", v0000021a7a9b2410_0 {0 0 0};
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench_bucket_sort.v";
    "iitk_mini_mips.v";
    "alu_control.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "fp_register_file.v";
    "instruction_memory.v";
    "pc_register.v";
    "register_file.v";
