blk_mem_gen_1.v,verilog,xil_defaultlib,../../../../projeto.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,incdir="../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
