
VideoStm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .screen       00002ee0  20000000  20000000  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00006d68  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000b2c  08006f48  08006f48  00007f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08007a74  08007a74  0006ac00  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08007a74  08007a74  00008a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08007a7c  08007a7c  0006ac00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08007a7c  08007a7c  00008a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08007a80  08007a80  00008a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000bb0  20002ee0  08007a84  00008ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000414  20003a90  08008634  00009a90  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20003ea4  08008634  00009ea4  2**0
                  ALLOC
 12 .screenBB     0005dc00  22000000  22000000  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .ARM.attributes 00000030  00000000  00000000  0006ac00  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000e961  00000000  00000000  0006ac30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000283b  00000000  00000000  00079591  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001000  00000000  00000000  0007bdd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027af8  00000000  00000000  0007cdd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011777  00000000  00000000  000a48c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f9db2  00000000  00000000  000b603f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001afdf1  2**0
                  CONTENTS, READONLY
 21 .debug_rnglists 00000c2a  00000000  00000000  001afe34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00004abc  00000000  00000000  001b0a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000061  00000000  00000000  001b551c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20003a90 	.word	0x20003a90
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006f30 	.word	0x08006f30

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20003a94 	.word	0x20003a94
 800021c:	08006f30 	.word	0x08006f30

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <gdiBitBlt>:
		h			Bitmap height, in pixels
		bm			Pointer to the bitmap start position

	return			none
*/
void gdiBitBlt(PGDI_RECT prc, int16_t x, int16_t y, int16_t w, int16_t h, pBMP bm) {
 80002c0:	b490      	push	{r4, r7}
 80002c2:	b086      	sub	sp, #24
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	60f8      	str	r0, [r7, #12]
 80002c8:	4608      	mov	r0, r1
 80002ca:	4611      	mov	r1, r2
 80002cc:	461a      	mov	r2, r3
 80002ce:	4603      	mov	r3, r0
 80002d0:	817b      	strh	r3, [r7, #10]
 80002d2:	460b      	mov	r3, r1
 80002d4:	813b      	strh	r3, [r7, #8]
 80002d6:	4613      	mov	r3, r2
 80002d8:	80fb      	strh	r3, [r7, #6]
int16_t todo;
uint16_t alignment;

//	Calculate clipping region

	if (prc != NULL) {
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d00f      	beq.n	8000300 <gdiBitBlt+0x40>
		x += prc->x;
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002e6:	b29a      	uxth	r2, r3
 80002e8:	897b      	ldrh	r3, [r7, #10]
 80002ea:	4413      	add	r3, r2
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	817b      	strh	r3, [r7, #10]
		y += prc->y;
 80002f0:	68fb      	ldr	r3, [r7, #12]
 80002f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80002f6:	b29a      	uxth	r2, r3
 80002f8:	893b      	ldrh	r3, [r7, #8]
 80002fa:	4413      	add	r3, r2
 80002fc:	b29b      	uxth	r3, r3
 80002fe:	813b      	strh	r3, [r7, #8]
//??		w = min(prc->w, VID_PIXELS_X-x);	// clip X
//??		h = min(prc->w, VID_PIXELS_Y-y);	// clip Y
	}
	alignment = x & 0b0000000000001111;
 8000300:	897b      	ldrh	r3, [r7, #10]
 8000302:	f003 030f 	and.w	r3, r3, #15
 8000306:	82bb      	strh	r3, [r7, #20]
	for(;--h >= 0; y++) {
 8000308:	e2cc      	b.n	80008a4 <gdiBitBlt+0x5e4>
		for (todo = w; todo>0;) {
 800030a:	88fb      	ldrh	r3, [r7, #6]
 800030c:	82fb      	strh	r3, [r7, #22]
 800030e:	e2be      	b.n	800088e <gdiBitBlt+0x5ce>
			if (todo >= 9) {
 8000310:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000314:	2b08      	cmp	r3, #8
 8000316:	dd2d      	ble.n	8000374 <gdiBitBlt+0xb4>
				bitmask.word = (todo >= 16) ?
									0xFFFF		<< (16-alignment):
 8000318:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800031c:	2b0f      	cmp	r3, #15
 800031e:	dd08      	ble.n	8000332 <gdiBitBlt+0x72>
 8000320:	8abb      	ldrh	r3, [r7, #20]
 8000322:	f1c3 0310 	rsb	r3, r3, #16
 8000326:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800032a:	fa02 f303 	lsl.w	r3, r2, r3
 800032e:	461a      	mov	r2, r3
 8000330:	e00c      	b.n	800034c <gdiBitBlt+0x8c>
						masktable[todo-1]		<< (16-alignment);
 8000332:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000336:	3b01      	subs	r3, #1
 8000338:	4a79      	ldr	r2, [pc, #484]	@ (8000520 <gdiBitBlt+0x260>)
 800033a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800033e:	461a      	mov	r2, r3
 8000340:	8abb      	ldrh	r3, [r7, #20]
 8000342:	f1c3 0310 	rsb	r3, r3, #16
 8000346:	fa02 f303 	lsl.w	r3, r2, r3
									0xFFFF		<< (16-alignment):
 800034a:	461a      	mov	r2, r3
				bitmask.word = (todo >= 16) ?
 800034c:	4b75      	ldr	r3, [pc, #468]	@ (8000524 <gdiBitBlt+0x264>)
 800034e:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.halfwords++	<< (16-alignment);
 8000350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000352:	1c9a      	adds	r2, r3, #2
 8000354:	627a      	str	r2, [r7, #36]	@ 0x24
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	461a      	mov	r2, r3
 800035a:	8abb      	ldrh	r3, [r7, #20]
 800035c:	f1c3 0310 	rsb	r3, r3, #16
 8000360:	fa02 f303 	lsl.w	r3, r2, r3
 8000364:	461a      	mov	r2, r3
 8000366:	4b70      	ldr	r3, [pc, #448]	@ (8000528 <gdiBitBlt+0x268>)
 8000368:	601a      	str	r2, [r3, #0]
				todo -= 16;
 800036a:	8afb      	ldrh	r3, [r7, #22]
 800036c:	3b10      	subs	r3, #16
 800036e:	b29b      	uxth	r3, r3
 8000370:	82fb      	strh	r3, [r7, #22]
 8000372:	e01f      	b.n	80003b4 <gdiBitBlt+0xf4>
			} else {
				bitmask.word = masktable[todo-1] << (16-alignment);
 8000374:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000378:	3b01      	subs	r3, #1
 800037a:	4a69      	ldr	r2, [pc, #420]	@ (8000520 <gdiBitBlt+0x260>)
 800037c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000380:	461a      	mov	r2, r3
 8000382:	8abb      	ldrh	r3, [r7, #20]
 8000384:	f1c3 0310 	rsb	r3, r3, #16
 8000388:	fa02 f303 	lsl.w	r3, r2, r3
 800038c:	461a      	mov	r2, r3
 800038e:	4b65      	ldr	r3, [pc, #404]	@ (8000524 <gdiBitBlt+0x264>)
 8000390:	601a      	str	r2, [r3, #0]
				pattern.word = *bm.bytesinROM++  << (24-alignment);
 8000392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000394:	1c5a      	adds	r2, r3, #1
 8000396:	627a      	str	r2, [r7, #36]	@ 0x24
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	461a      	mov	r2, r3
 800039c:	8abb      	ldrh	r3, [r7, #20]
 800039e:	f1c3 0318 	rsb	r3, r3, #24
 80003a2:	fa02 f303 	lsl.w	r3, r2, r3
 80003a6:	461a      	mov	r2, r3
 80003a8:	4b5f      	ldr	r3, [pc, #380]	@ (8000528 <gdiBitBlt+0x268>)
 80003aa:	601a      	str	r2, [r3, #0]
				todo -= 8;
 80003ac:	8afb      	ldrh	r3, [r7, #22]
 80003ae:	3b08      	subs	r3, #8
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	82fb      	strh	r3, [r7, #22]
			}
			switch(rop) {
 80003b4:	4b5d      	ldr	r3, [pc, #372]	@ (800052c <gdiBitBlt+0x26c>)
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	2b04      	cmp	r3, #4
 80003ba:	f200 8268 	bhi.w	800088e <gdiBitBlt+0x5ce>
 80003be:	a201      	add	r2, pc, #4	@ (adr r2, 80003c4 <gdiBitBlt+0x104>)
 80003c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003c4:	080003d9 	.word	0x080003d9
 80003c8:	08000535 	.word	0x08000535
 80003cc:	080007bd 	.word	0x080007bd
 80003d0:	0800067d 	.word	0x0800067d
 80003d4:	0800071d 	.word	0x0800071d
				case GDI_ROP_COPY:
					screen[y][x>>4] &= ~bitmask.halfword[1];
 80003d8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80003dc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80003e0:	111b      	asrs	r3, r3, #4
 80003e2:	b21b      	sxth	r3, r3
 80003e4:	4618      	mov	r0, r3
 80003e6:	4952      	ldr	r1, [pc, #328]	@ (8000530 <gdiBitBlt+0x270>)
 80003e8:	4613      	mov	r3, r2
 80003ea:	009b      	lsls	r3, r3, #2
 80003ec:	4413      	add	r3, r2
 80003ee:	009a      	lsls	r2, r3, #2
 80003f0:	4413      	add	r3, r2
 80003f2:	4403      	add	r3, r0
 80003f4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80003f8:	b21a      	sxth	r2, r3
 80003fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000524 <gdiBitBlt+0x264>)
 80003fc:	885b      	ldrh	r3, [r3, #2]
 80003fe:	b21b      	sxth	r3, r3
 8000400:	43db      	mvns	r3, r3
 8000402:	b21b      	sxth	r3, r3
 8000404:	4013      	ands	r3, r2
 8000406:	b219      	sxth	r1, r3
 8000408:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800040c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000410:	111b      	asrs	r3, r3, #4
 8000412:	b21b      	sxth	r3, r3
 8000414:	461c      	mov	r4, r3
 8000416:	b288      	uxth	r0, r1
 8000418:	4945      	ldr	r1, [pc, #276]	@ (8000530 <gdiBitBlt+0x270>)
 800041a:	4613      	mov	r3, r2
 800041c:	009b      	lsls	r3, r3, #2
 800041e:	4413      	add	r3, r2
 8000420:	009a      	lsls	r2, r3, #2
 8000422:	4413      	add	r3, r2
 8000424:	4423      	add	r3, r4
 8000426:	4602      	mov	r2, r0
 8000428:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] |=  pattern.halfword[1];
 800042c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000430:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000434:	111b      	asrs	r3, r3, #4
 8000436:	b21b      	sxth	r3, r3
 8000438:	4618      	mov	r0, r3
 800043a:	493d      	ldr	r1, [pc, #244]	@ (8000530 <gdiBitBlt+0x270>)
 800043c:	4613      	mov	r3, r2
 800043e:	009b      	lsls	r3, r3, #2
 8000440:	4413      	add	r3, r2
 8000442:	009a      	lsls	r2, r3, #2
 8000444:	4413      	add	r3, r2
 8000446:	4403      	add	r3, r0
 8000448:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800044c:	4b36      	ldr	r3, [pc, #216]	@ (8000528 <gdiBitBlt+0x268>)
 800044e:	885b      	ldrh	r3, [r3, #2]
 8000450:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000454:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000458:	1100      	asrs	r0, r0, #4
 800045a:	b200      	sxth	r0, r0
 800045c:	4604      	mov	r4, r0
 800045e:	430b      	orrs	r3, r1
 8000460:	b298      	uxth	r0, r3
 8000462:	4933      	ldr	r1, [pc, #204]	@ (8000530 <gdiBitBlt+0x270>)
 8000464:	4613      	mov	r3, r2
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	4413      	add	r3, r2
 800046a:	009a      	lsls	r2, r3, #2
 800046c:	4413      	add	r3, r2
 800046e:	4423      	add	r3, r4
 8000470:	4602      	mov	r2, r0
 8000472:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 8000476:	4b2b      	ldr	r3, [pc, #172]	@ (8000524 <gdiBitBlt+0x264>)
 8000478:	881b      	ldrh	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	f000 81fe 	beq.w	800087c <gdiBitBlt+0x5bc>
						screen[y][(x>>4)+1] &= ~bitmask.halfword[0];
 8000480:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000484:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000488:	111b      	asrs	r3, r3, #4
 800048a:	b21b      	sxth	r3, r3
 800048c:	1c59      	adds	r1, r3, #1
 800048e:	4828      	ldr	r0, [pc, #160]	@ (8000530 <gdiBitBlt+0x270>)
 8000490:	4613      	mov	r3, r2
 8000492:	009b      	lsls	r3, r3, #2
 8000494:	4413      	add	r3, r2
 8000496:	009a      	lsls	r2, r3, #2
 8000498:	4413      	add	r3, r2
 800049a:	440b      	add	r3, r1
 800049c:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 80004a0:	b21a      	sxth	r2, r3
 80004a2:	4b20      	ldr	r3, [pc, #128]	@ (8000524 <gdiBitBlt+0x264>)
 80004a4:	881b      	ldrh	r3, [r3, #0]
 80004a6:	b21b      	sxth	r3, r3
 80004a8:	43db      	mvns	r3, r3
 80004aa:	b21b      	sxth	r3, r3
 80004ac:	4013      	ands	r3, r2
 80004ae:	b218      	sxth	r0, r3
 80004b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80004b8:	111b      	asrs	r3, r3, #4
 80004ba:	b21b      	sxth	r3, r3
 80004bc:	1c59      	adds	r1, r3, #1
 80004be:	b284      	uxth	r4, r0
 80004c0:	481b      	ldr	r0, [pc, #108]	@ (8000530 <gdiBitBlt+0x270>)
 80004c2:	4613      	mov	r3, r2
 80004c4:	009b      	lsls	r3, r3, #2
 80004c6:	4413      	add	r3, r2
 80004c8:	009a      	lsls	r2, r3, #2
 80004ca:	4413      	add	r3, r2
 80004cc:	440b      	add	r3, r1
 80004ce:	4622      	mov	r2, r4
 80004d0:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] |=  pattern.halfword[0];
 80004d4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80004dc:	111b      	asrs	r3, r3, #4
 80004de:	b21b      	sxth	r3, r3
 80004e0:	1c59      	adds	r1, r3, #1
 80004e2:	4813      	ldr	r0, [pc, #76]	@ (8000530 <gdiBitBlt+0x270>)
 80004e4:	4613      	mov	r3, r2
 80004e6:	009b      	lsls	r3, r3, #2
 80004e8:	4413      	add	r3, r2
 80004ea:	009a      	lsls	r2, r3, #2
 80004ec:	4413      	add	r3, r2
 80004ee:	440b      	add	r3, r1
 80004f0:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80004f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000528 <gdiBitBlt+0x268>)
 80004f6:	881b      	ldrh	r3, [r3, #0]
 80004f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80004fc:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000500:	1109      	asrs	r1, r1, #4
 8000502:	b209      	sxth	r1, r1
 8000504:	3101      	adds	r1, #1
 8000506:	4303      	orrs	r3, r0
 8000508:	b29c      	uxth	r4, r3
 800050a:	4809      	ldr	r0, [pc, #36]	@ (8000530 <gdiBitBlt+0x270>)
 800050c:	4613      	mov	r3, r2
 800050e:	009b      	lsls	r3, r3, #2
 8000510:	4413      	add	r3, r2
 8000512:	009a      	lsls	r2, r3, #2
 8000514:	4413      	add	r3, r2
 8000516:	440b      	add	r3, r1
 8000518:	4622      	mov	r2, r4
 800051a:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 800051e:	e1ad      	b.n	800087c <gdiBitBlt+0x5bc>
 8000520:	080073fc 	.word	0x080073fc
 8000524:	20003ab0 	.word	0x20003ab0
 8000528:	20003aac 	.word	0x20003aac
 800052c:	20002ee0 	.word	0x20002ee0
 8000530:	20000000 	.word	0x20000000
				case GDI_ROP_BONW:	// inverse video
					screen[y][x>>4] |=  bitmask.halfword[1];
 8000534:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000538:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800053c:	111b      	asrs	r3, r3, #4
 800053e:	b21b      	sxth	r3, r3
 8000540:	4618      	mov	r0, r3
 8000542:	49cb      	ldr	r1, [pc, #812]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000544:	4613      	mov	r3, r2
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	4413      	add	r3, r2
 800054a:	009a      	lsls	r2, r3, #2
 800054c:	4413      	add	r3, r2
 800054e:	4403      	add	r3, r0
 8000550:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8000554:	4bc7      	ldr	r3, [pc, #796]	@ (8000874 <gdiBitBlt+0x5b4>)
 8000556:	885b      	ldrh	r3, [r3, #2]
 8000558:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800055c:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000560:	1100      	asrs	r0, r0, #4
 8000562:	b200      	sxth	r0, r0
 8000564:	4604      	mov	r4, r0
 8000566:	430b      	orrs	r3, r1
 8000568:	b298      	uxth	r0, r3
 800056a:	49c1      	ldr	r1, [pc, #772]	@ (8000870 <gdiBitBlt+0x5b0>)
 800056c:	4613      	mov	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	4413      	add	r3, r2
 8000572:	009a      	lsls	r2, r3, #2
 8000574:	4413      	add	r3, r2
 8000576:	4423      	add	r3, r4
 8000578:	4602      	mov	r2, r0
 800057a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					screen[y][x>>4] &= ~pattern.halfword[1];
 800057e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000582:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000586:	111b      	asrs	r3, r3, #4
 8000588:	b21b      	sxth	r3, r3
 800058a:	4618      	mov	r0, r3
 800058c:	49b8      	ldr	r1, [pc, #736]	@ (8000870 <gdiBitBlt+0x5b0>)
 800058e:	4613      	mov	r3, r2
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4413      	add	r3, r2
 8000594:	009a      	lsls	r2, r3, #2
 8000596:	4413      	add	r3, r2
 8000598:	4403      	add	r3, r0
 800059a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800059e:	b21a      	sxth	r2, r3
 80005a0:	4bb5      	ldr	r3, [pc, #724]	@ (8000878 <gdiBitBlt+0x5b8>)
 80005a2:	885b      	ldrh	r3, [r3, #2]
 80005a4:	b21b      	sxth	r3, r3
 80005a6:	43db      	mvns	r3, r3
 80005a8:	b21b      	sxth	r3, r3
 80005aa:	4013      	ands	r3, r2
 80005ac:	b219      	sxth	r1, r3
 80005ae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005b6:	111b      	asrs	r3, r3, #4
 80005b8:	b21b      	sxth	r3, r3
 80005ba:	461c      	mov	r4, r3
 80005bc:	b288      	uxth	r0, r1
 80005be:	49ac      	ldr	r1, [pc, #688]	@ (8000870 <gdiBitBlt+0x5b0>)
 80005c0:	4613      	mov	r3, r2
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	4413      	add	r3, r2
 80005c6:	009a      	lsls	r2, r3, #2
 80005c8:	4413      	add	r3, r2
 80005ca:	4423      	add	r3, r4
 80005cc:	4602      	mov	r2, r0
 80005ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (bitmask.halfword[0] != 0) {
 80005d2:	4ba8      	ldr	r3, [pc, #672]	@ (8000874 <gdiBitBlt+0x5b4>)
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	f000 8152 	beq.w	8000880 <gdiBitBlt+0x5c0>
						screen[y][(x>>4)+1] |=  bitmask.halfword[0];
 80005dc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80005e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80005e4:	111b      	asrs	r3, r3, #4
 80005e6:	b21b      	sxth	r3, r3
 80005e8:	1c59      	adds	r1, r3, #1
 80005ea:	48a1      	ldr	r0, [pc, #644]	@ (8000870 <gdiBitBlt+0x5b0>)
 80005ec:	4613      	mov	r3, r2
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	4413      	add	r3, r2
 80005f2:	009a      	lsls	r2, r3, #2
 80005f4:	4413      	add	r3, r2
 80005f6:	440b      	add	r3, r1
 80005f8:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80005fc:	4b9d      	ldr	r3, [pc, #628]	@ (8000874 <gdiBitBlt+0x5b4>)
 80005fe:	881b      	ldrh	r3, [r3, #0]
 8000600:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000604:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8000608:	1109      	asrs	r1, r1, #4
 800060a:	b209      	sxth	r1, r1
 800060c:	3101      	adds	r1, #1
 800060e:	4303      	orrs	r3, r0
 8000610:	b29c      	uxth	r4, r3
 8000612:	4897      	ldr	r0, [pc, #604]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000614:	4613      	mov	r3, r2
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	009a      	lsls	r2, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	440b      	add	r3, r1
 8000620:	4622      	mov	r2, r4
 8000622:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 8000626:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800062a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800062e:	111b      	asrs	r3, r3, #4
 8000630:	b21b      	sxth	r3, r3
 8000632:	1c59      	adds	r1, r3, #1
 8000634:	488e      	ldr	r0, [pc, #568]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000636:	4613      	mov	r3, r2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	4413      	add	r3, r2
 800063c:	009a      	lsls	r2, r3, #2
 800063e:	4413      	add	r3, r2
 8000640:	440b      	add	r3, r1
 8000642:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000646:	b21a      	sxth	r2, r3
 8000648:	4b8b      	ldr	r3, [pc, #556]	@ (8000878 <gdiBitBlt+0x5b8>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	b21b      	sxth	r3, r3
 800064e:	43db      	mvns	r3, r3
 8000650:	b21b      	sxth	r3, r3
 8000652:	4013      	ands	r3, r2
 8000654:	b218      	sxth	r0, r3
 8000656:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800065a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800065e:	111b      	asrs	r3, r3, #4
 8000660:	b21b      	sxth	r3, r3
 8000662:	1c59      	adds	r1, r3, #1
 8000664:	b284      	uxth	r4, r0
 8000666:	4882      	ldr	r0, [pc, #520]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000668:	4613      	mov	r3, r2
 800066a:	009b      	lsls	r3, r3, #2
 800066c:	4413      	add	r3, r2
 800066e:	009a      	lsls	r2, r3, #2
 8000670:	4413      	add	r3, r2
 8000672:	440b      	add	r3, r1
 8000674:	4622      	mov	r2, r4
 8000676:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					}
					break;
 800067a:	e101      	b.n	8000880 <gdiBitBlt+0x5c0>
				case GDI_ROP_XOR:
					screen[y][x>>4] ^= pattern.halfword[1];
 800067c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000680:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000684:	111b      	asrs	r3, r3, #4
 8000686:	b21b      	sxth	r3, r3
 8000688:	4618      	mov	r0, r3
 800068a:	4979      	ldr	r1, [pc, #484]	@ (8000870 <gdiBitBlt+0x5b0>)
 800068c:	4613      	mov	r3, r2
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	4413      	add	r3, r2
 8000692:	009a      	lsls	r2, r3, #2
 8000694:	4413      	add	r3, r2
 8000696:	4403      	add	r3, r0
 8000698:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800069c:	4b76      	ldr	r3, [pc, #472]	@ (8000878 <gdiBitBlt+0x5b8>)
 800069e:	885b      	ldrh	r3, [r3, #2]
 80006a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006a4:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 80006a8:	1100      	asrs	r0, r0, #4
 80006aa:	b200      	sxth	r0, r0
 80006ac:	4604      	mov	r4, r0
 80006ae:	404b      	eors	r3, r1
 80006b0:	b298      	uxth	r0, r3
 80006b2:	496f      	ldr	r1, [pc, #444]	@ (8000870 <gdiBitBlt+0x5b0>)
 80006b4:	4613      	mov	r3, r2
 80006b6:	009b      	lsls	r3, r3, #2
 80006b8:	4413      	add	r3, r2
 80006ba:	009a      	lsls	r2, r3, #2
 80006bc:	4413      	add	r3, r2
 80006be:	4423      	add	r3, r4
 80006c0:	4602      	mov	r2, r0
 80006c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 80006c6:	4b6c      	ldr	r3, [pc, #432]	@ (8000878 <gdiBitBlt+0x5b8>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	f000 80da 	beq.w	8000884 <gdiBitBlt+0x5c4>
						screen[y][(x>>4)+1] ^= pattern.halfword[0];
 80006d0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80006d8:	111b      	asrs	r3, r3, #4
 80006da:	b21b      	sxth	r3, r3
 80006dc:	1c59      	adds	r1, r3, #1
 80006de:	4864      	ldr	r0, [pc, #400]	@ (8000870 <gdiBitBlt+0x5b0>)
 80006e0:	4613      	mov	r3, r2
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	4413      	add	r3, r2
 80006e6:	009a      	lsls	r2, r3, #2
 80006e8:	4413      	add	r3, r2
 80006ea:	440b      	add	r3, r1
 80006ec:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 80006f0:	4b61      	ldr	r3, [pc, #388]	@ (8000878 <gdiBitBlt+0x5b8>)
 80006f2:	881b      	ldrh	r3, [r3, #0]
 80006f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80006f8:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80006fc:	1109      	asrs	r1, r1, #4
 80006fe:	b209      	sxth	r1, r1
 8000700:	3101      	adds	r1, #1
 8000702:	4043      	eors	r3, r0
 8000704:	b29c      	uxth	r4, r3
 8000706:	485a      	ldr	r0, [pc, #360]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000708:	4613      	mov	r3, r2
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	4413      	add	r3, r2
 800070e:	009a      	lsls	r2, r3, #2
 8000710:	4413      	add	r3, r2
 8000712:	440b      	add	r3, r1
 8000714:	4622      	mov	r2, r4
 8000716:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 800071a:	e0b3      	b.n	8000884 <gdiBitBlt+0x5c4>
				case GDI_ROP_OR:
					screen[y][x>>4] |= pattern.halfword[1];
 800071c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000720:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000724:	111b      	asrs	r3, r3, #4
 8000726:	b21b      	sxth	r3, r3
 8000728:	4618      	mov	r0, r3
 800072a:	4951      	ldr	r1, [pc, #324]	@ (8000870 <gdiBitBlt+0x5b0>)
 800072c:	4613      	mov	r3, r2
 800072e:	009b      	lsls	r3, r3, #2
 8000730:	4413      	add	r3, r2
 8000732:	009a      	lsls	r2, r3, #2
 8000734:	4413      	add	r3, r2
 8000736:	4403      	add	r3, r0
 8000738:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 800073c:	4b4e      	ldr	r3, [pc, #312]	@ (8000878 <gdiBitBlt+0x5b8>)
 800073e:	885b      	ldrh	r3, [r3, #2]
 8000740:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000744:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8000748:	1100      	asrs	r0, r0, #4
 800074a:	b200      	sxth	r0, r0
 800074c:	4604      	mov	r4, r0
 800074e:	430b      	orrs	r3, r1
 8000750:	b298      	uxth	r0, r3
 8000752:	4947      	ldr	r1, [pc, #284]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000754:	4613      	mov	r3, r2
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	4413      	add	r3, r2
 800075a:	009a      	lsls	r2, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	4423      	add	r3, r4
 8000760:	4602      	mov	r2, r0
 8000762:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 8000766:	4b44      	ldr	r3, [pc, #272]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	2b00      	cmp	r3, #0
 800076c:	f000 808c 	beq.w	8000888 <gdiBitBlt+0x5c8>
						screen[y][(x>>4)+1] |= pattern.halfword[0];
 8000770:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000774:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000778:	111b      	asrs	r3, r3, #4
 800077a:	b21b      	sxth	r3, r3
 800077c:	1c59      	adds	r1, r3, #1
 800077e:	483c      	ldr	r0, [pc, #240]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000780:	4613      	mov	r3, r2
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	4413      	add	r3, r2
 8000786:	009a      	lsls	r2, r3, #2
 8000788:	4413      	add	r3, r2
 800078a:	440b      	add	r3, r1
 800078c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8000790:	4b39      	ldr	r3, [pc, #228]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8000798:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800079c:	1109      	asrs	r1, r1, #4
 800079e:	b209      	sxth	r1, r1
 80007a0:	3101      	adds	r1, #1
 80007a2:	4303      	orrs	r3, r0
 80007a4:	b29c      	uxth	r4, r3
 80007a6:	4832      	ldr	r0, [pc, #200]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007a8:	4613      	mov	r3, r2
 80007aa:	009b      	lsls	r3, r3, #2
 80007ac:	4413      	add	r3, r2
 80007ae:	009a      	lsls	r2, r3, #2
 80007b0:	4413      	add	r3, r2
 80007b2:	440b      	add	r3, r1
 80007b4:	4622      	mov	r2, r4
 80007b6:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 80007ba:	e065      	b.n	8000888 <gdiBitBlt+0x5c8>
				case GDI_ROP_NAND:
					screen[y][x>>4] &= ~pattern.halfword[1];
 80007bc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80007c0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007c4:	111b      	asrs	r3, r3, #4
 80007c6:	b21b      	sxth	r3, r3
 80007c8:	4618      	mov	r0, r3
 80007ca:	4929      	ldr	r1, [pc, #164]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007cc:	4613      	mov	r3, r2
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	4413      	add	r3, r2
 80007d2:	009a      	lsls	r2, r3, #2
 80007d4:	4413      	add	r3, r2
 80007d6:	4403      	add	r3, r0
 80007d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80007dc:	b21a      	sxth	r2, r3
 80007de:	4b26      	ldr	r3, [pc, #152]	@ (8000878 <gdiBitBlt+0x5b8>)
 80007e0:	885b      	ldrh	r3, [r3, #2]
 80007e2:	b21b      	sxth	r3, r3
 80007e4:	43db      	mvns	r3, r3
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	4013      	ands	r3, r2
 80007ea:	b219      	sxth	r1, r3
 80007ec:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80007f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80007f4:	111b      	asrs	r3, r3, #4
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	461c      	mov	r4, r3
 80007fa:	b288      	uxth	r0, r1
 80007fc:	491c      	ldr	r1, [pc, #112]	@ (8000870 <gdiBitBlt+0x5b0>)
 80007fe:	4613      	mov	r3, r2
 8000800:	009b      	lsls	r3, r3, #2
 8000802:	4413      	add	r3, r2
 8000804:	009a      	lsls	r2, r3, #2
 8000806:	4413      	add	r3, r2
 8000808:	4423      	add	r3, r4
 800080a:	4602      	mov	r2, r0
 800080c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
					if (pattern.halfword[0] != 0)
 8000810:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <gdiBitBlt+0x5b8>)
 8000812:	881b      	ldrh	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d039      	beq.n	800088c <gdiBitBlt+0x5cc>
						screen[y][(x>>4)+1] &= ~pattern.halfword[0];
 8000818:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800081c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000820:	111b      	asrs	r3, r3, #4
 8000822:	b21b      	sxth	r3, r3
 8000824:	1c59      	adds	r1, r3, #1
 8000826:	4812      	ldr	r0, [pc, #72]	@ (8000870 <gdiBitBlt+0x5b0>)
 8000828:	4613      	mov	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	009a      	lsls	r2, r3, #2
 8000830:	4413      	add	r3, r2
 8000832:	440b      	add	r3, r1
 8000834:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 8000838:	b21a      	sxth	r2, r3
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <gdiBitBlt+0x5b8>)
 800083c:	881b      	ldrh	r3, [r3, #0]
 800083e:	b21b      	sxth	r3, r3
 8000840:	43db      	mvns	r3, r3
 8000842:	b21b      	sxth	r3, r3
 8000844:	4013      	ands	r3, r2
 8000846:	b218      	sxth	r0, r3
 8000848:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800084c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000850:	111b      	asrs	r3, r3, #4
 8000852:	b21b      	sxth	r3, r3
 8000854:	1c59      	adds	r1, r3, #1
 8000856:	b284      	uxth	r4, r0
 8000858:	4805      	ldr	r0, [pc, #20]	@ (8000870 <gdiBitBlt+0x5b0>)
 800085a:	4613      	mov	r3, r2
 800085c:	009b      	lsls	r3, r3, #2
 800085e:	4413      	add	r3, r2
 8000860:	009a      	lsls	r2, r3, #2
 8000862:	4413      	add	r3, r2
 8000864:	440b      	add	r3, r1
 8000866:	4622      	mov	r2, r4
 8000868:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
					break;
 800086c:	e00e      	b.n	800088c <gdiBitBlt+0x5cc>
 800086e:	bf00      	nop
 8000870:	20000000 	.word	0x20000000
 8000874:	20003ab0 	.word	0x20003ab0
 8000878:	20003aac 	.word	0x20003aac
					break;
 800087c:	bf00      	nop
 800087e:	e006      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000880:	bf00      	nop
 8000882:	e004      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000884:	bf00      	nop
 8000886:	e002      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 8000888:	bf00      	nop
 800088a:	e000      	b.n	800088e <gdiBitBlt+0x5ce>
					break;
 800088c:	bf00      	nop
		for (todo = w; todo>0;) {
 800088e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000892:	2b00      	cmp	r3, #0
 8000894:	f73f ad3c 	bgt.w	8000310 <gdiBitBlt+0x50>
	for(;--h >= 0; y++) {
 8000898:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800089c:	b29b      	uxth	r3, r3
 800089e:	3301      	adds	r3, #1
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	813b      	strh	r3, [r7, #8]
 80008a4:	8c3b      	ldrh	r3, [r7, #32]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	b29b      	uxth	r3, r3
 80008aa:	843b      	strh	r3, [r7, #32]
 80008ac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	f6bf ad2a 	bge.w	800030a <gdiBitBlt+0x4a>
			}
		}
	}
}
 80008b6:	bf00      	nop
 80008b8:	bf00      	nop
 80008ba:	3718      	adds	r7, #24
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc90      	pop	{r4, r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop

080008c4 <gdiPoint>:
		x			X position
		y			Y position

	return:			none
*/
void gdiPoint(PGDI_RECT rc, uint16_t x, uint16_t y) {
 80008c4:	b490      	push	{r4, r7}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	807b      	strh	r3, [r7, #2]
 80008d0:	4613      	mov	r3, r2
 80008d2:	803b      	strh	r3, [r7, #0]
	/* The bit addressing of pixels is MSB first (I2S property).
	 * so invert the lower nibble, indexing 16 pixels
	 */
	uint16_t nibble = x & 0b1111;
 80008d4:	887b      	ldrh	r3, [r7, #2]
 80008d6:	f003 030f 	and.w	r3, r3, #15
 80008da:	81fb      	strh	r3, [r7, #14]
	x = (x & ~0b1111) + 0b1111 - nibble;
 80008dc:	887b      	ldrh	r3, [r7, #2]
 80008de:	f023 030f 	bic.w	r3, r3, #15
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	330f      	adds	r3, #15
 80008ec:	807b      	strh	r3, [r7, #2]
	if (x < VID_PIXELS_X && y < VID_PIXELS_Y)	// Check display area bounds
 80008ee:	887b      	ldrh	r3, [r7, #2]
 80008f0:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80008f4:	d243      	bcs.n	800097e <gdiPoint+0xba>
 80008f6:	883b      	ldrh	r3, [r7, #0]
 80008f8:	2bef      	cmp	r3, #239	@ 0xef
 80008fa:	d840      	bhi.n	800097e <gdiPoint+0xba>
	{
		switch(rop) {
 80008fc:	4b22      	ldr	r3, [pc, #136]	@ (8000988 <gdiPoint+0xc4>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b04      	cmp	r3, #4
 8000902:	d83c      	bhi.n	800097e <gdiPoint+0xba>
 8000904:	a201      	add	r2, pc, #4	@ (adr r2, 800090c <gdiPoint+0x48>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000921 	.word	0x08000921
 8000910:	08000939 	.word	0x08000939
 8000914:	08000939 	.word	0x08000939
 8000918:	08000951 	.word	0x08000951
 800091c:	08000921 	.word	0x08000921
			case GDI_ROP_COPY:
			case GDI_ROP_OR:	screenBB[y][x] = 1;
 8000920:	883a      	ldrh	r2, [r7, #0]
 8000922:	887b      	ldrh	r3, [r7, #2]
 8000924:	4919      	ldr	r1, [pc, #100]	@ (800098c <gdiPoint+0xc8>)
 8000926:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800092a:	fb00 f202 	mul.w	r2, r0, r2
 800092e:	4413      	add	r3, r2
 8000930:	2201      	movs	r2, #1
 8000932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
								break;
 8000936:	e022      	b.n	800097e <gdiPoint+0xba>
			case GDI_ROP_BONW:
			case GDI_ROP_NAND:	screenBB[y][x] = 0;
 8000938:	883a      	ldrh	r2, [r7, #0]
 800093a:	887b      	ldrh	r3, [r7, #2]
 800093c:	4913      	ldr	r1, [pc, #76]	@ (800098c <gdiPoint+0xc8>)
 800093e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8000942:	fb00 f202 	mul.w	r2, r0, r2
 8000946:	4413      	add	r3, r2
 8000948:	2200      	movs	r2, #0
 800094a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
								break;
 800094e:	e016      	b.n	800097e <gdiPoint+0xba>
			case GDI_ROP_XOR:	screenBB[y][x] ^= 1;
 8000950:	883a      	ldrh	r2, [r7, #0]
 8000952:	887b      	ldrh	r3, [r7, #2]
 8000954:	490d      	ldr	r1, [pc, #52]	@ (800098c <gdiPoint+0xc8>)
 8000956:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800095a:	fb00 f202 	mul.w	r2, r0, r2
 800095e:	4413      	add	r3, r2
 8000960:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8000964:	8839      	ldrh	r1, [r7, #0]
 8000966:	887b      	ldrh	r3, [r7, #2]
 8000968:	f082 0201 	eor.w	r2, r2, #1
 800096c:	4807      	ldr	r0, [pc, #28]	@ (800098c <gdiPoint+0xc8>)
 800096e:	f44f 74c8 	mov.w	r4, #400	@ 0x190
 8000972:	fb04 f101 	mul.w	r1, r4, r1
 8000976:	440b      	add	r3, r1
 8000978:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		}
	}
}
 800097c:	e7ff      	b.n	800097e <gdiPoint+0xba>
 800097e:	bf00      	nop
 8000980:	3710      	adds	r7, #16
 8000982:	46bd      	mov	sp, r7
 8000984:	bc90      	pop	{r4, r7}
 8000986:	4770      	bx	lr
 8000988:	20002ee0 	.word	0x20002ee0
 800098c:	22000000 	.word	0x22000000

08000990 <gdiLine>:
		x2			X end position
		y2			Y end position

	return			none
*/
void gdiLine(PGDI_RECT prc, int16_t x1, int16_t y1, int16_t x2, int16_t y2) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	4608      	mov	r0, r1
 800099a:	4611      	mov	r1, r2
 800099c:	461a      	mov	r2, r3
 800099e:	4603      	mov	r3, r0
 80009a0:	817b      	strh	r3, [r7, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	813b      	strh	r3, [r7, #8]
 80009a6:	4613      	mov	r3, r2
 80009a8:	80fb      	strh	r3, [r7, #6]

int16_t		dx, dy, i, e;
int16_t		incx, incy, inc1, inc2;
int16_t		x, y;

	dx = x2 - x1;
 80009aa:	88fa      	ldrh	r2, [r7, #6]
 80009ac:	897b      	ldrh	r3, [r7, #10]
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	dy = y2 - y1;
 80009b4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80009b6:	893b      	ldrh	r3, [r7, #8]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	84bb      	strh	r3, [r7, #36]	@ 0x24

	if(dx < 0) dx = -dx;
 80009be:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	da03      	bge.n	80009ce <gdiLine+0x3e>
 80009c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80009c8:	425b      	negs	r3, r3
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
	if(dy < 0) dy = -dy;
 80009ce:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	da03      	bge.n	80009de <gdiLine+0x4e>
 80009d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80009d8:	425b      	negs	r3, r3
 80009da:	b29b      	uxth	r3, r3
 80009dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
	incx = 1;
 80009de:	2301      	movs	r3, #1
 80009e0:	83fb      	strh	r3, [r7, #30]
	if(x2 < x1) incx = -1;
 80009e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80009e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80009ea:	429a      	cmp	r2, r3
 80009ec:	da02      	bge.n	80009f4 <gdiLine+0x64>
 80009ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009f2:	83fb      	strh	r3, [r7, #30]
	incy = 1;
 80009f4:	2301      	movs	r3, #1
 80009f6:	83bb      	strh	r3, [r7, #28]
	if(y2 < y1) incy = -1;
 80009f8:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	@ 0x30
 80009fc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	da02      	bge.n	8000a0a <gdiLine+0x7a>
 8000a04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a08:	83bb      	strh	r3, [r7, #28]
	x = x1;
 8000a0a:	897b      	ldrh	r3, [r7, #10]
 8000a0c:	837b      	strh	r3, [r7, #26]
	y = y1;
 8000a0e:	893b      	ldrh	r3, [r7, #8]
 8000a10:	833b      	strh	r3, [r7, #24]

	if (dx > dy) {
 8000a12:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8000a16:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	dd48      	ble.n	8000ab0 <gdiLine+0x120>
		gdiPoint(prc, x, y);
 8000a1e:	8b7b      	ldrh	r3, [r7, #26]
 8000a20:	8b3a      	ldrh	r2, [r7, #24]
 8000a22:	4619      	mov	r1, r3
 8000a24:	68f8      	ldr	r0, [r7, #12]
 8000a26:	f7ff ff4d 	bl	80008c4 <gdiPoint>
		e = 2*dy - dx;
 8000a2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	b29a      	uxth	r2, r3
 8000a30:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	843b      	strh	r3, [r7, #32]
		inc1 = 2 * (dy - dx);
 8000a38:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8000a3c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	82fb      	strh	r3, [r7, #22]
		inc2 = 2 * dy;
 8000a4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	b29b      	uxth	r3, r3
 8000a50:	82bb      	strh	r3, [r7, #20]
		for (i = 0; i < dx; i++) {
 8000a52:	2300      	movs	r3, #0
 8000a54:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000a56:	e024      	b.n	8000aa2 <gdiLine+0x112>
			if (e >= 0) {
 8000a58:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	db0a      	blt.n	8000a76 <gdiLine+0xe6>
				y += incy;
 8000a60:	8b3a      	ldrh	r2, [r7, #24]
 8000a62:	8bbb      	ldrh	r3, [r7, #28]
 8000a64:	4413      	add	r3, r2
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	833b      	strh	r3, [r7, #24]
				e += inc1;
 8000a6a:	8c3a      	ldrh	r2, [r7, #32]
 8000a6c:	8afb      	ldrh	r3, [r7, #22]
 8000a6e:	4413      	add	r3, r2
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	843b      	strh	r3, [r7, #32]
 8000a74:	e004      	b.n	8000a80 <gdiLine+0xf0>
			}
			else {
				e += inc2;
 8000a76:	8c3a      	ldrh	r2, [r7, #32]
 8000a78:	8abb      	ldrh	r3, [r7, #20]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	843b      	strh	r3, [r7, #32]
			}
			x += incx;
 8000a80:	8b7a      	ldrh	r2, [r7, #26]
 8000a82:	8bfb      	ldrh	r3, [r7, #30]
 8000a84:	4413      	add	r3, r2
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	837b      	strh	r3, [r7, #26]
			gdiPoint(prc, x, y);
 8000a8a:	8b7b      	ldrh	r3, [r7, #26]
 8000a8c:	8b3a      	ldrh	r2, [r7, #24]
 8000a8e:	4619      	mov	r1, r3
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f7ff ff17 	bl	80008c4 <gdiPoint>
		for (i = 0; i < dx; i++) {
 8000a96:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000aa2:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8000aa6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	dbd4      	blt.n	8000a58 <gdiLine+0xc8>
			}
			y += incy;
			gdiPoint(prc, x, y);
		}
	}
}
 8000aae:	e047      	b.n	8000b40 <gdiLine+0x1b0>
		gdiPoint(prc, x, y);
 8000ab0:	8b7b      	ldrh	r3, [r7, #26]
 8000ab2:	8b3a      	ldrh	r2, [r7, #24]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	68f8      	ldr	r0, [r7, #12]
 8000ab8:	f7ff ff04 	bl	80008c4 <gdiPoint>
		e = 2 * dx - dy;
 8000abc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	b29a      	uxth	r2, r3
 8000ac2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	843b      	strh	r3, [r7, #32]
		inc1 = 2 * (dx - dy);
 8000aca:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8000ace:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000ad2:	1ad3      	subs	r3, r2, r3
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	82fb      	strh	r3, [r7, #22]
		inc2 = 2 * dx;
 8000adc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	b29b      	uxth	r3, r3
 8000ae2:	82bb      	strh	r3, [r7, #20]
		for(i = 0; i < dy; i++) {
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000ae8:	e024      	b.n	8000b34 <gdiLine+0x1a4>
			if (e >= 0) {
 8000aea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	db0a      	blt.n	8000b08 <gdiLine+0x178>
				x += incx;
 8000af2:	8b7a      	ldrh	r2, [r7, #26]
 8000af4:	8bfb      	ldrh	r3, [r7, #30]
 8000af6:	4413      	add	r3, r2
 8000af8:	b29b      	uxth	r3, r3
 8000afa:	837b      	strh	r3, [r7, #26]
				e += inc1;
 8000afc:	8c3a      	ldrh	r2, [r7, #32]
 8000afe:	8afb      	ldrh	r3, [r7, #22]
 8000b00:	4413      	add	r3, r2
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	843b      	strh	r3, [r7, #32]
 8000b06:	e004      	b.n	8000b12 <gdiLine+0x182>
				e += inc2;
 8000b08:	8c3a      	ldrh	r2, [r7, #32]
 8000b0a:	8abb      	ldrh	r3, [r7, #20]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	843b      	strh	r3, [r7, #32]
			y += incy;
 8000b12:	8b3a      	ldrh	r2, [r7, #24]
 8000b14:	8bbb      	ldrh	r3, [r7, #28]
 8000b16:	4413      	add	r3, r2
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	833b      	strh	r3, [r7, #24]
			gdiPoint(prc, x, y);
 8000b1c:	8b7b      	ldrh	r3, [r7, #26]
 8000b1e:	8b3a      	ldrh	r2, [r7, #24]
 8000b20:	4619      	mov	r1, r3
 8000b22:	68f8      	ldr	r0, [r7, #12]
 8000b24:	f7ff fece 	bl	80008c4 <gdiPoint>
		for(i = 0; i < dy; i++) {
 8000b28:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	3301      	adds	r3, #1
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000b34:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8000b38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	dbd4      	blt.n	8000aea <gdiLine+0x15a>
}
 8000b40:	bf00      	nop
 8000b42:	3728      	adds	r7, #40	@ 0x28
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <gdiRectangle>:
		y2			Y end position

	return			none
*/
void	gdiRectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af02      	add	r7, sp, #8
 8000b4e:	4604      	mov	r4, r0
 8000b50:	4608      	mov	r0, r1
 8000b52:	4611      	mov	r1, r2
 8000b54:	461a      	mov	r2, r3
 8000b56:	4623      	mov	r3, r4
 8000b58:	80fb      	strh	r3, [r7, #6]
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	80bb      	strh	r3, [r7, #4]
 8000b5e:	460b      	mov	r3, r1
 8000b60:	807b      	strh	r3, [r7, #2]
 8000b62:	4613      	mov	r3, r2
 8000b64:	803b      	strh	r3, [r7, #0]
	gdiLine(NULL,x0,y0,x1,y0);
 8000b66:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000b6a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000b6e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b72:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff ff08 	bl	8000990 <gdiLine>
	gdiLine(NULL,x0,y1,x1,y1);
 8000b80:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000b84:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000b88:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000b8c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000b90:	9300      	str	r3, [sp, #0]
 8000b92:	4603      	mov	r3, r0
 8000b94:	2000      	movs	r0, #0
 8000b96:	f7ff fefb 	bl	8000990 <gdiLine>
	gdiLine(NULL,x0,y0,x0,y1);
 8000b9a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000b9e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ba2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000ba6:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	4603      	mov	r3, r0
 8000bae:	2000      	movs	r0, #0
 8000bb0:	f7ff feee 	bl	8000990 <gdiLine>
	gdiLine(NULL,x1,y0,x1,y1);
 8000bb4:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000bb8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000bbc:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000bc0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2000      	movs	r0, #0
 8000bca:	f7ff fee1 	bl	8000990 <gdiLine>
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd90      	pop	{r4, r7, pc}
	...

08000bd8 <gdiDrawTextEx>:
		ptext		Pointer to text

	return			none
*/
void gdiDrawTextEx(int16_t x, int16_t y, char *ptext)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af02      	add	r7, sp, #8
 8000bde:	4603      	mov	r3, r0
 8000be0:	603a      	str	r2, [r7, #0]
 8000be2:	80fb      	strh	r3, [r7, #6]
 8000be4:	460b      	mov	r3, r1
 8000be6:	80bb      	strh	r3, [r7, #4]
	char		c;

	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 8000be8:	e01a      	b.n	8000c20 <gdiDrawTextEx+0x48>
		if (c >= GDI_SYSFONT_OFFSET)
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
 8000bec:	2b1f      	cmp	r3, #31
 8000bee:	d913      	bls.n	8000c18 <gdiDrawTextEx+0x40>
			gdiBitBlt(NULL, x, y, GDI_SYSFONT_WIDTH, GDI_SYSFONT_HEIGHT, (pBMP) gdiSystemFont[c-GDI_SYSFONT_OFFSET]);
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	f1a3 0220 	sub.w	r2, r3, #32
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	009b      	lsls	r3, r3, #2
 8000bfa:	4413      	add	r3, r2
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	4a0f      	ldr	r2, [pc, #60]	@ (8000c3c <gdiDrawTextEx+0x64>)
 8000c00:	4413      	add	r3, r2
 8000c02:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000c06:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000c0a:	9301      	str	r3, [sp, #4]
 8000c0c:	230a      	movs	r3, #10
 8000c0e:	9300      	str	r3, [sp, #0]
 8000c10:	2306      	movs	r3, #6
 8000c12:	2000      	movs	r0, #0
 8000c14:	f7ff fb54 	bl	80002c0 <gdiBitBlt>
	for (; (c = *ptext++) != 0; x += GDI_SYSFONT_WIDTH)
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	3306      	adds	r3, #6
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	80fb      	strh	r3, [r7, #6]
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	1c5a      	adds	r2, r3, #1
 8000c24:	603a      	str	r2, [r7, #0]
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d1dc      	bne.n	8000bea <gdiDrawTextEx+0x12>
//	clip here if		if (x >= VID_PIXELS_X - GDI_SYSFONT_WIDTH)
		// else control character handling ...
}
 8000c30:	bf00      	nop
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	0800703c 	.word	0x0800703c

08000c40 <DelayMs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void DelayMs(uint32_t nTime) // delay function
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 8000c48:	4a09      	ldr	r2, [pc, #36]	@ (8000c70 <DelayMs+0x30>)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6013      	str	r3, [r2, #0]
  while((TimingDelay != 0));
 8000c4e:	bf00      	nop
 8000c50:	4b07      	ldr	r3, [pc, #28]	@ (8000c70 <DelayMs+0x30>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d1fb      	bne.n	8000c50 <DelayMs+0x10>
  while(Paused);
 8000c58:	bf00      	nop
 8000c5a:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <DelayMs+0x34>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d1fb      	bne.n	8000c5a <DelayMs+0x1a>
}
 8000c62:	bf00      	nop
 8000c64:	bf00      	nop
 8000c66:	370c      	adds	r7, #12
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	20003d0c 	.word	0x20003d0c
 8000c74:	20003d08 	.word	0x20003d08

08000c78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c7c:	f000 ffb1 	bl	8001be2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c80:	f000 f856 	bl	8000d30 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c84:	f000 fa82 	bl	800118c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c88:	f000 fa3e 	bl	8001108 <MX_DMA_Init>
  MX_TIM2_Init();
 8000c8c:	f000 f8d4 	bl	8000e38 <MX_TIM2_Init>
  MX_I2S2_Init();
 8000c90:	f000 f898 	bl	8000dc4 <MX_I2S2_Init>
  MX_TIM3_Init();
 8000c94:	f000 f964 	bl	8000f60 <MX_TIM3_Init>
  //Video_SetupTiming();
  // 1) How many timer ticks per half-word at your clock?


  //do know if it is necessary
  HAL_TIM_Base_Start(&htim2); // start the timer for the video sync
 8000c98:	481b      	ldr	r0, [pc, #108]	@ (8000d08 <main+0x90>)
 8000c9a:	f003 fd19 	bl	80046d0 <HAL_TIM_Base_Start>

  HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_4);  // OC4Ref  TRGO
 8000c9e:	210c      	movs	r1, #12
 8000ca0:	4819      	ldr	r0, [pc, #100]	@ (8000d08 <main+0x90>)
 8000ca2:	f003 fde7 	bl	8004874 <HAL_TIM_OC_Start>


  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4818      	ldr	r0, [pc, #96]	@ (8000d0c <main+0x94>)
 8000caa:	f003 fde3 	bl	8004874 <HAL_TIM_OC_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // this the same
 8000cae:	2104      	movs	r1, #4
 8000cb0:	4816      	ldr	r0, [pc, #88]	@ (8000d0c <main+0x94>)
 8000cb2:	f003 ff53 	bl	8004b5c <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_3);
 8000cb6:	2108      	movs	r1, #8
 8000cb8:	4814      	ldr	r0, [pc, #80]	@ (8000d0c <main+0x94>)
 8000cba:	f003 fddb 	bl	8004874 <HAL_TIM_OC_Start>
  HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_4);
 8000cbe:	210c      	movs	r1, #12
 8000cc0:	4812      	ldr	r0, [pc, #72]	@ (8000d0c <main+0x94>)
 8000cc2:	f003 fdd7 	bl	8004874 <HAL_TIM_OC_Start>


  HAL_DMA_Start(
 8000cc6:	4912      	ldr	r1, [pc, #72]	@ (8000d10 <main+0x98>)
 8000cc8:	f240 1345 	movw	r3, #325	@ 0x145
 8000ccc:	4a11      	ldr	r2, [pc, #68]	@ (8000d14 <main+0x9c>)
 8000cce:	4812      	ldr	r0, [pc, #72]	@ (8000d18 <main+0xa0>)
 8000cd0:	f001 f9b0 	bl	8002034 <HAL_DMA_Start>
    &hdma_tim3_ch1,
    (uint32_t)SyncTable,                // memory: array of CCR1 timings
    (uint32_t)&TIM3->CCR1,              // peripheral: CCR1 register
    325                           // one entry per visible line
  );
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC1);  // also enable CC1DE for VSync
 8000cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000d0c <main+0x94>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	68da      	ldr	r2, [r3, #12]
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <main+0x94>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000ce2:	60da      	str	r2, [r3, #12]

  // 2) LINE BUFFERS  I2S DMA CMAR at back porch (CC3)
  HAL_DMA_Start(
 8000ce4:	490d      	ldr	r1, [pc, #52]	@ (8000d1c <main+0xa4>)
    &hdma_tim3_ch3,
    (uint32_t)lineptrs,                 // memory: array of line-buffer addresses
    (uint32_t)&hdma_spi2_tx.Instance->CMAR,
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <main+0xa8>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	330c      	adds	r3, #12
  HAL_DMA_Start(
 8000cec:	461a      	mov	r2, r3
 8000cee:	f240 1339 	movw	r3, #313	@ 0x139
 8000cf2:	480c      	ldr	r0, [pc, #48]	@ (8000d24 <main+0xac>)
 8000cf4:	f001 f99e 	bl	8002034 <HAL_DMA_Start>
//    (uint32_t)&hdma_spi2_tx.Instance->CMAR,
//    313// one entry per line
//  );

  // 4) Kick off the I2S DMA stream once
  HAL_I2S_Transmit_DMA(
 8000cf8:	2220      	movs	r2, #32
 8000cfa:	490b      	ldr	r1, [pc, #44]	@ (8000d28 <main+0xb0>)
 8000cfc:	480b      	ldr	r0, [pc, #44]	@ (8000d2c <main+0xb4>)
 8000cfe:	f001 fe09 	bl	8002914 <HAL_I2S_Transmit_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  show();
 8000d02:	f000 fa9f 	bl	8001244 <show>
 8000d06:	e7fc      	b.n	8000d02 <main+0x8a>
 8000d08:	20003b50 	.word	0x20003b50
 8000d0c:	20003b9c 	.word	0x20003b9c
 8000d10:	0800747c 	.word	0x0800747c
 8000d14:	40000434 	.word	0x40000434
 8000d18:	20003be8 	.word	0x20003be8
 8000d1c:	20003068 	.word	0x20003068
 8000d20:	20003af0 	.word	0x20003af0
 8000d24:	20003c48 	.word	0x20003c48
 8000d28:	20003d14 	.word	0x20003d14
 8000d2c:	20003ab4 	.word	0x20003ab4

08000d30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b094      	sub	sp, #80	@ 0x50
 8000d34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d36:	f107 0318 	add.w	r3, r7, #24
 8000d3a:	2238      	movs	r2, #56	@ 0x38
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f005 fa5d 	bl	80061fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d44:	1d3b      	adds	r3, r7, #4
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d52:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d56:	f001 fef5 	bl	8002b44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d5e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000d62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d64:	2302      	movs	r3, #2
 8000d66:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000d70:	230c      	movs	r3, #12
 8000d72:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d74:	2302      	movs	r3, #2
 8000d76:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d80:	f107 0318 	add.w	r3, r7, #24
 8000d84:	4618      	mov	r0, r3
 8000d86:	f001 ff91 	bl	8002cac <HAL_RCC_OscConfig>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000d90:	f000 fa2c 	bl	80011ec <Error_Handler>

  // 8mhz *12 / 2

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d94:	230f      	movs	r3, #15
 8000d96:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000da8:	1d3b      	adds	r3, r7, #4
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f002 fa8f 	bl	80032d0 <HAL_RCC_ClockConfig>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000db8:	f000 fa18 	bl	80011ec <Error_Handler>
  }
}
 8000dbc:	bf00      	nop
 8000dbe:	3750      	adds	r7, #80	@ 0x50
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2S2_Init 1 */
	//hi2s2.Init.CPOL = I2S_CPOL_HIGH;

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000dc8:	4b19      	ldr	r3, [pc, #100]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000dca:	4a1a      	ldr	r2, [pc, #104]	@ (8000e34 <MX_I2S2_Init+0x70>)
 8000dcc:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000dce:	4b18      	ldr	r3, [pc, #96]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000dd0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dd4:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000dd6:	4b16      	ldr	r3, [pc, #88]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ddc:	4b14      	ldr	r3, [pc, #80]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000de2:	4b13      	ldr	r3, [pc, #76]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000dea:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000dee:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8000df0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000df2:	2208      	movs	r2, #8
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000df6:	480e      	ldr	r0, [pc, #56]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000df8:	f001 fcac 	bl	8002754 <HAL_I2S_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8000e02:	f000 f9f3 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */
  __HAL_I2S_DISABLE(&hi2s2);
 8000e06:	4b0a      	ldr	r3, [pc, #40]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	69da      	ldr	r2, [r3, #28]
 8000e0c:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000e14:	61da      	str	r2, [r3, #28]
  SPI2->I2SPR = (3 << SPI_I2SPR_I2SDIV_Pos)
 8000e16:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <MX_I2S2_Init+0x70>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	621a      	str	r2, [r3, #32]
              | (0 << SPI_I2SPR_ODD_Pos);

//   SPI2->I2SPR = 1;   // I2SDIV = 1, ODD = 0
   __HAL_I2S_ENABLE(&hi2s2);
 8000e1c:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	69da      	ldr	r2, [r3, #28]
 8000e22:	4b03      	ldr	r3, [pc, #12]	@ (8000e30 <MX_I2S2_Init+0x6c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000e2a:	61da      	str	r2, [r3, #28]

  /* USER CODE END I2S2_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	20003ab4 	.word	0x20003ab4
 8000e34:	40003800 	.word	0x40003800

08000e38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b094      	sub	sp, #80	@ 0x50
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e3e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e5c:	f107 0320 	add.w	r3, r7, #32
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
 8000e74:	611a      	str	r2, [r3, #16]
 8000e76:	615a      	str	r2, [r3, #20]
 8000e78:	619a      	str	r2, [r3, #24]
  //htim2.Init.Prescaler         = VID_HSIZE/4 - 1; // 32/4 -1 = 7
  //htim2.Init.Period            = 2*VID_VSIZE - 1; // 2*625-1 = 1249
  //sConfigOC.Pulse      = VID_VSIZE - 1;

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e7a:	4b38      	ldr	r3, [pc, #224]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000e7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e80:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = VID_HSIZE/4 - 1; // 32/4 -1 = 7
 8000e82:	4b36      	ldr	r3, [pc, #216]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000e84:	2207      	movs	r2, #7
 8000e86:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e88:	4b34      	ldr	r3, [pc, #208]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2*VID_VSIZE - 1; // 2*625-1 = 1249
 8000e8e:	4b33      	ldr	r3, [pc, #204]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000e90:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8000e94:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000e96:	4b31      	ldr	r3, [pc, #196]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000e98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e9c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ea4:	482d      	ldr	r0, [pc, #180]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000ea6:	f003 fbbb 	bl	8004620 <HAL_TIM_Base_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000eb0:	f000 f99c 	bl	80011ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE1;
 8000eb4:	2370      	movs	r3, #112	@ 0x70
 8000eb6:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eb8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4827      	ldr	r0, [pc, #156]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000ec0:	f004 f8ec 	bl	800509c <HAL_TIM_ConfigClockSource>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000eca:	f000 f98f 	bl	80011ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ece:	4823      	ldr	r0, [pc, #140]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000ed0:	f003 fde2 	bl	8004a98 <HAL_TIM_PWM_Init>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_TIM2_Init+0xa6>
  {
    Error_Handler();
 8000eda:	f000 f987 	bl	80011ec <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;//NEEDS TO BE CHECK WITH EXTERNAL1
 8000ede:	2306      	movs	r3, #6
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 8000ee2:	2370      	movs	r3, #112	@ 0x70
 8000ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	637b      	str	r3, [r7, #52]	@ 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 8000eea:	2300      	movs	r3, #0
 8000eec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sSlaveConfig.TriggerFilter = 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000ef2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4818      	ldr	r0, [pc, #96]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000efa:	f004 f9e5 	bl	80052c8 <HAL_TIM_SlaveConfigSynchro>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d001      	beq.n	8000f08 <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 8000f04:	f000 f972 	bl	80011ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF; // OC4Ref  TRGO;
 8000f08:	2370      	movs	r3, #112	@ 0x70
 8000f0a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000f0c:	2380      	movs	r3, #128	@ 0x80
 8000f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f10:	f107 0320 	add.w	r3, r7, #32
 8000f14:	4619      	mov	r1, r3
 8000f16:	4811      	ldr	r0, [pc, #68]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000f18:	f004 ff98 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000f22:	f000 f963 	bl	80011ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f26:	2360      	movs	r3, #96	@ 0x60
 8000f28:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse =  VID_VSIZE - 1;
 8000f2a:	f44f 731c 	mov.w	r3, #624	@ 0x270
 8000f2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000f30:	2302      	movs	r3, #2
 8000f32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	220c      	movs	r2, #12
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4807      	ldr	r0, [pc, #28]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000f40:	f003 ff98 	bl	8004e74 <HAL_TIM_PWM_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM2_Init+0x116>
  {
    Error_Handler();
 8000f4a:	f000 f94f 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */


  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f4e:	4803      	ldr	r0, [pc, #12]	@ (8000f5c <MX_TIM2_Init+0x124>)
 8000f50:	f000 fc74 	bl	800183c <HAL_TIM_MspPostInit>

}
 8000f54:	bf00      	nop
 8000f56:	3750      	adds	r7, #80	@ 0x50
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	20003b50 	.word	0x20003b50

08000f60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b094      	sub	sp, #80	@ 0x50
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f66:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f84:	f107 0320 	add.w	r3, r7, #32
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f90:	1d3b      	adds	r3, r7, #4
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
 8000f9c:	611a      	str	r2, [r3, #16]
 8000f9e:	615a      	str	r2, [r3, #20]
 8000fa0:	619a      	str	r2, [r3, #24]

  //FOR CHANNEL 2:
  //sConfigOC.Pulse = HSYNCCOUNTS;

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fa2:	4b57      	ldr	r3, [pc, #348]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fa4:	4a57      	ldr	r2, [pc, #348]	@ (8001104 <MX_TIM3_Init+0x1a4>)
 8000fa6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000fa8:	4b55      	ldr	r3, [pc, #340]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fae:	4b54      	ldr	r3, [pc, #336]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIMERCOUNTS - 1;
 8000fb4:	4b52      	ldr	r3, [pc, #328]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fb6:	f640 32ff 	movw	r2, #3071	@ 0xbff
 8000fba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fbc:	4b50      	ldr	r3, [pc, #320]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc2:	4b4f      	ldr	r3, [pc, #316]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fc8:	484d      	ldr	r0, [pc, #308]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fca:	f003 fb29 	bl	8004620 <HAL_TIM_Base_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000fd4:	f000 f90a 	bl	80011ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fdc:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fde:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4846      	ldr	r0, [pc, #280]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000fe6:	f004 f859 	bl	800509c <HAL_TIM_ConfigClockSource>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ff0:	f000 f8fc 	bl	80011ec <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000ff4:	4842      	ldr	r0, [pc, #264]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8000ff6:	f003 fbdb 	bl	80047b0 <HAL_TIM_OC_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8001000:	f000 f8f4 	bl	80011ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001004:	483e      	ldr	r0, [pc, #248]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8001006:	f003 fd47 	bl	8004a98 <HAL_TIM_PWM_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001010:	f000 f8ec 	bl	80011ec <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001014:	2306      	movs	r3, #6
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001018:	2310      	movs	r3, #16
 800101a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800101c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001020:	4619      	mov	r1, r3
 8001022:	4837      	ldr	r0, [pc, #220]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8001024:	f004 f950 	bl	80052c8 <HAL_TIM_SlaveConfigSynchro>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800102e:	f000 f8dd 	bl	80011ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001032:	2300      	movs	r3, #0
 8001034:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001036:	2380      	movs	r3, #128	@ 0x80
 8001038:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800103a:	f107 0320 	add.w	r3, r7, #32
 800103e:	4619      	mov	r1, r3
 8001040:	482f      	ldr	r0, [pc, #188]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8001042:	f004 ff03 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 800104c:	f000 f8ce 	bl	80011ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001050:	2330      	movs	r3, #48	@ 0x30
 8001052:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = NO_TOG;
 8001054:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001058:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800105a:	2302      	movs	r3, #2
 800105c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	2200      	movs	r2, #0
 8001066:	4619      	mov	r1, r3
 8001068:	4825      	ldr	r0, [pc, #148]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 800106a:	f003 fe89 	bl	8004d80 <HAL_TIM_OC_ConfigChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001074:	f000 f8ba 	bl	80011ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001078:	2360      	movs	r3, #96	@ 0x60
 800107a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = HSYNCCOUNTS;//HSYNCCOUNTS;
 800107c:	23e1      	movs	r3, #225	@ 0xe1
 800107e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2204      	movs	r2, #4
 8001084:	4619      	mov	r1, r3
 8001086:	481e      	ldr	r0, [pc, #120]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 8001088:	f003 fef4 	bl	8004e74 <HAL_TIM_PWM_ConfigChannel>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM3_Init+0x136>
  {
    Error_Handler();
 8001092:	f000 f8ab 	bl	80011ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001096:	2300      	movs	r3, #0
 8001098:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 208;//208;
 800109a:	23d0      	movs	r3, #208	@ 0xd0
 800109c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2208      	movs	r2, #8
 80010a2:	4619      	mov	r1, r3
 80010a4:	4816      	ldr	r0, [pc, #88]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010a6:	f003 fe6b 	bl	8004d80 <HAL_TIM_OC_ConfigChannel>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM3_Init+0x154>
  {
    Error_Handler();
 80010b0:	f000 f89c 	bl	80011ec <Error_Handler>
  }
  sConfigOC.Pulse = (672+208);//(672+208);
 80010b4:	f44f 735c 	mov.w	r3, #880	@ 0x370
 80010b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	220c      	movs	r2, #12
 80010be:	4619      	mov	r1, r3
 80010c0:	480f      	ldr	r0, [pc, #60]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010c2:	f003 fe5d 	bl	8004d80 <HAL_TIM_OC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_TIM3_Init+0x170>
  {
    Error_Handler();
 80010cc:	f000 f88e 	bl	80011ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  //TIM_DMACmd(TIM3, TIM_DMA_CC1|TIM_DMA_CC3, ENABLE);
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80010d0:	480b      	ldr	r0, [pc, #44]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010d2:	f000 fbb3 	bl	800183c <HAL_TIM_MspPostInit>
  /* Allow TIM3 Compare-3 (CC3) and Compare-4 (CC4) events to generate DMA requests */
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC3);   // CC3DE bit  DMA request on CC3
 80010d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	68da      	ldr	r2, [r3, #12]
 80010dc:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80010e4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE_DMA(&htim3, TIM_DMA_CC4);   // CC4DE bit  DMA request on CC4
 80010e6:	4b06      	ldr	r3, [pc, #24]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	68da      	ldr	r2, [r3, #12]
 80010ec:	4b04      	ldr	r3, [pc, #16]	@ (8001100 <MX_TIM3_Init+0x1a0>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80010f4:	60da      	str	r2, [r3, #12]
  //__HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_3);
  //__HAL_TIM_ENABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_4);


}
 80010f6:	bf00      	nop
 80010f8:	3750      	adds	r7, #80	@ 0x50
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20003b9c 	.word	0x20003b9c
 8001104:	40000400 	.word	0x40000400

08001108 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800110e:	4b1e      	ldr	r3, [pc, #120]	@ (8001188 <MX_DMA_Init+0x80>)
 8001110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001112:	4a1d      	ldr	r2, [pc, #116]	@ (8001188 <MX_DMA_Init+0x80>)
 8001114:	f043 0304 	orr.w	r3, r3, #4
 8001118:	6493      	str	r3, [r2, #72]	@ 0x48
 800111a:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <MX_DMA_Init+0x80>)
 800111c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800111e:	f003 0304 	and.w	r3, r3, #4
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001126:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <MX_DMA_Init+0x80>)
 8001128:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800112a:	4a17      	ldr	r2, [pc, #92]	@ (8001188 <MX_DMA_Init+0x80>)
 800112c:	f043 0301 	orr.w	r3, r3, #1
 8001130:	6493      	str	r3, [r2, #72]	@ 0x48
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_DMA_Init+0x80>)
 8001134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800113e:	2200      	movs	r2, #0
 8001140:	2100      	movs	r1, #0
 8001142:	200c      	movs	r0, #12
 8001144:	f000 fe99 	bl	8001e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001148:	200c      	movs	r0, #12
 800114a:	f000 feb0 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	200d      	movs	r0, #13
 8001154:	f000 fe91 	bl	8001e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001158:	200d      	movs	r0, #13
 800115a:	f000 fea8 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	200f      	movs	r0, #15
 8001164:	f000 fe89 	bl	8001e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001168:	200f      	movs	r0, #15
 800116a:	f000 fea0 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	2010      	movs	r0, #16
 8001174:	f000 fe81 	bl	8001e7a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001178:	2010      	movs	r0, #16
 800117a:	f000 fe98 	bl	8001eae <HAL_NVIC_EnableIRQ>

}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	40021000 	.word	0x40021000

0800118c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800118c:	b480      	push	{r7}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001196:	4a14      	ldr	r2, [pc, #80]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 8001198:	f043 0320 	orr.w	r3, r3, #32
 800119c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119e:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	f003 0320 	and.w	r3, r3, #32
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011aa:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	4a0e      	ldr	r2, [pc, #56]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b6:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	4a08      	ldr	r2, [pc, #32]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011c8:	f043 0302 	orr.w	r3, r3, #2
 80011cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ce:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_GPIO_Init+0x5c>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */


  /* USER CODE END MX_GPIO_Init_2 */
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40021000 	.word	0x40021000

080011ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f0:	b672      	cpsid	i
}
 80011f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <Error_Handler+0x8>

080011f8 <introScreen>:
	}
	Paused = !Paused;
}

void introScreen(char *subtitle)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	vidClearScreen();
 8001200:	f000 fcba 	bl	8001b78 <vidClearScreen>
	gdiDrawTextEx(120, 40, KOPTEKST);
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <introScreen+0x44>)
 8001206:	2128      	movs	r1, #40	@ 0x28
 8001208:	2078      	movs	r0, #120	@ 0x78
 800120a:	f7ff fce5 	bl	8000bd8 <gdiDrawTextEx>
	gdiDrawTextEx(100, 50, SUBTITEL);
 800120e:	4a0c      	ldr	r2, [pc, #48]	@ (8001240 <introScreen+0x48>)
 8001210:	2132      	movs	r1, #50	@ 0x32
 8001212:	2064      	movs	r0, #100	@ 0x64
 8001214:	f7ff fce0 	bl	8000bd8 <gdiDrawTextEx>
	DelayMs(2000); gdiDrawTextEx(110, 60, subtitle);
 8001218:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800121c:	f7ff fd10 	bl	8000c40 <DelayMs>
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	213c      	movs	r1, #60	@ 0x3c
 8001224:	206e      	movs	r0, #110	@ 0x6e
 8001226:	f7ff fcd7 	bl	8000bd8 <gdiDrawTextEx>
	DelayMs(3000);
 800122a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800122e:	f7ff fd07 	bl	8000c40 <DelayMs>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	08006f5c 	.word	0x08006f5c
 8001240:	08006f70 	.word	0x08006f70

08001244 <show>:

void show(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af02      	add	r7, sp, #8
	int16_t		x1, y1, x2, y2, i;

//	Demo Point
	introScreen("point demonstration");
 800124a:	48a5      	ldr	r0, [pc, #660]	@ (80014e0 <show+0x29c>)
 800124c:	f7ff ffd4 	bl	80011f8 <introScreen>
	for (i = 0; i < 500; i++) {
 8001250:	2300      	movs	r3, #0
 8001252:	81bb      	strh	r3, [r7, #12]
 8001254:	e02d      	b.n	80012b2 <show+0x6e>
		DelayMs(10);
 8001256:	200a      	movs	r0, #10
 8001258:	f7ff fcf2 	bl	8000c40 <DelayMs>
		x1 = rand() % VID_PIXELS_X;
 800125c:	f004 fe8c 	bl	8005f78 <rand>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	4b9f      	ldr	r3, [pc, #636]	@ (80014e4 <show+0x2a0>)
 8001266:	fba3 1302 	umull	r1, r3, r3, r2
 800126a:	09db      	lsrs	r3, r3, #7
 800126c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001270:	fb01 f303 	mul.w	r3, r1, r3
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	81fb      	strh	r3, [r7, #14]
		y1 = rand() % VID_PIXELS_Y;
 8001278:	f004 fe7e 	bl	8005f78 <rand>
 800127c:	4602      	mov	r2, r0
 800127e:	4b9a      	ldr	r3, [pc, #616]	@ (80014e8 <show+0x2a4>)
 8001280:	fb83 1302 	smull	r1, r3, r3, r2
 8001284:	4413      	add	r3, r2
 8001286:	11d9      	asrs	r1, r3, #7
 8001288:	17d3      	asrs	r3, r2, #31
 800128a:	1ac9      	subs	r1, r1, r3
 800128c:	460b      	mov	r3, r1
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	1a5b      	subs	r3, r3, r1
 8001292:	011b      	lsls	r3, r3, #4
 8001294:	1ad1      	subs	r1, r2, r3
 8001296:	460b      	mov	r3, r1
 8001298:	817b      	strh	r3, [r7, #10]
		gdiPoint(NULL,x1,y1);
 800129a:	89fb      	ldrh	r3, [r7, #14]
 800129c:	897a      	ldrh	r2, [r7, #10]
 800129e:	4619      	mov	r1, r3
 80012a0:	2000      	movs	r0, #0
 80012a2:	f7ff fb0f 	bl	80008c4 <gdiPoint>
	for (i = 0; i < 500; i++) {
 80012a6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012aa:	b29b      	uxth	r3, r3
 80012ac:	3301      	adds	r3, #1
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	81bb      	strh	r3, [r7, #12]
 80012b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80012b6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80012ba:	dbcc      	blt.n	8001256 <show+0x12>
	}
	DelayMs(3000);
 80012bc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80012c0:	f7ff fcbe 	bl	8000c40 <DelayMs>

//	Demo Line
	introScreen("line demonstration");
 80012c4:	4889      	ldr	r0, [pc, #548]	@ (80014ec <show+0x2a8>)
 80012c6:	f7ff ff97 	bl	80011f8 <introScreen>
	for (i = 0; i < 50; i++) {
 80012ca:	2300      	movs	r3, #0
 80012cc:	81bb      	strh	r3, [r7, #12]
 80012ce:	e053      	b.n	8001378 <show+0x134>
		DelayMs(150);
 80012d0:	2096      	movs	r0, #150	@ 0x96
 80012d2:	f7ff fcb5 	bl	8000c40 <DelayMs>
		x1 = rand() % VID_PIXELS_X;
 80012d6:	f004 fe4f 	bl	8005f78 <rand>
 80012da:	4603      	mov	r3, r0
 80012dc:	461a      	mov	r2, r3
 80012de:	4b81      	ldr	r3, [pc, #516]	@ (80014e4 <show+0x2a0>)
 80012e0:	fba3 1302 	umull	r1, r3, r3, r2
 80012e4:	09db      	lsrs	r3, r3, #7
 80012e6:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80012ea:	fb01 f303 	mul.w	r3, r1, r3
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	81fb      	strh	r3, [r7, #14]
		y1 = rand() % VID_PIXELS_Y;
 80012f2:	f004 fe41 	bl	8005f78 <rand>
 80012f6:	4602      	mov	r2, r0
 80012f8:	4b7b      	ldr	r3, [pc, #492]	@ (80014e8 <show+0x2a4>)
 80012fa:	fb83 1302 	smull	r1, r3, r3, r2
 80012fe:	4413      	add	r3, r2
 8001300:	11d9      	asrs	r1, r3, #7
 8001302:	17d3      	asrs	r3, r2, #31
 8001304:	1ac9      	subs	r1, r1, r3
 8001306:	460b      	mov	r3, r1
 8001308:	011b      	lsls	r3, r3, #4
 800130a:	1a5b      	subs	r3, r3, r1
 800130c:	011b      	lsls	r3, r3, #4
 800130e:	1ad1      	subs	r1, r2, r3
 8001310:	460b      	mov	r3, r1
 8001312:	817b      	strh	r3, [r7, #10]
		x2 = rand() % VID_PIXELS_X;
 8001314:	f004 fe30 	bl	8005f78 <rand>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	4b71      	ldr	r3, [pc, #452]	@ (80014e4 <show+0x2a0>)
 800131e:	fba3 1302 	umull	r1, r3, r3, r2
 8001322:	09db      	lsrs	r3, r3, #7
 8001324:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001328:	fb01 f303 	mul.w	r3, r1, r3
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	813b      	strh	r3, [r7, #8]
		y2 = rand() % VID_PIXELS_Y;
 8001330:	f004 fe22 	bl	8005f78 <rand>
 8001334:	4602      	mov	r2, r0
 8001336:	4b6c      	ldr	r3, [pc, #432]	@ (80014e8 <show+0x2a4>)
 8001338:	fb83 1302 	smull	r1, r3, r3, r2
 800133c:	4413      	add	r3, r2
 800133e:	11d9      	asrs	r1, r3, #7
 8001340:	17d3      	asrs	r3, r2, #31
 8001342:	1ac9      	subs	r1, r1, r3
 8001344:	460b      	mov	r3, r1
 8001346:	011b      	lsls	r3, r3, #4
 8001348:	1a5b      	subs	r3, r3, r1
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	1ad1      	subs	r1, r2, r3
 800134e:	460b      	mov	r3, r1
 8001350:	80fb      	strh	r3, [r7, #6]
		gdiLine(NULL,x1,y1,x2,y2);
 8001352:	f9b7 0008 	ldrsh.w	r0, [r7, #8]
 8001356:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800135a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800135e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	4603      	mov	r3, r0
 8001366:	2000      	movs	r0, #0
 8001368:	f7ff fb12 	bl	8000990 <gdiLine>
	for (i = 0; i < 50; i++) {
 800136c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001370:	b29b      	uxth	r3, r3
 8001372:	3301      	adds	r3, #1
 8001374:	b29b      	uxth	r3, r3
 8001376:	81bb      	strh	r3, [r7, #12]
 8001378:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800137c:	2b31      	cmp	r3, #49	@ 0x31
 800137e:	dda7      	ble.n	80012d0 <show+0x8c>
	}
	DelayMs(3000);
 8001380:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001384:	f7ff fc5c 	bl	8000c40 <DelayMs>

//	Demo Rectangle
	introScreen("rectangle demonstration");
 8001388:	4859      	ldr	r0, [pc, #356]	@ (80014f0 <show+0x2ac>)
 800138a:	f7ff ff35 	bl	80011f8 <introScreen>
	for (i = 0; i < 15; i++) {
 800138e:	2300      	movs	r3, #0
 8001390:	81bb      	strh	r3, [r7, #12]
 8001392:	e050      	b.n	8001436 <show+0x1f2>
		DelayMs(600);
 8001394:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001398:	f7ff fc52 	bl	8000c40 <DelayMs>
		x1 = rand() % VID_PIXELS_X;
 800139c:	f004 fdec 	bl	8005f78 <rand>
 80013a0:	4603      	mov	r3, r0
 80013a2:	461a      	mov	r2, r3
 80013a4:	4b4f      	ldr	r3, [pc, #316]	@ (80014e4 <show+0x2a0>)
 80013a6:	fba3 1302 	umull	r1, r3, r3, r2
 80013aa:	09db      	lsrs	r3, r3, #7
 80013ac:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80013b0:	fb01 f303 	mul.w	r3, r1, r3
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	81fb      	strh	r3, [r7, #14]
		y1 = rand() % VID_PIXELS_Y;
 80013b8:	f004 fdde 	bl	8005f78 <rand>
 80013bc:	4602      	mov	r2, r0
 80013be:	4b4a      	ldr	r3, [pc, #296]	@ (80014e8 <show+0x2a4>)
 80013c0:	fb83 1302 	smull	r1, r3, r3, r2
 80013c4:	4413      	add	r3, r2
 80013c6:	11d9      	asrs	r1, r3, #7
 80013c8:	17d3      	asrs	r3, r2, #31
 80013ca:	1ac9      	subs	r1, r1, r3
 80013cc:	460b      	mov	r3, r1
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	1a5b      	subs	r3, r3, r1
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	1ad1      	subs	r1, r2, r3
 80013d6:	460b      	mov	r3, r1
 80013d8:	817b      	strh	r3, [r7, #10]
		x2 = rand() % 100;
 80013da:	f004 fdcd 	bl	8005f78 <rand>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a40      	ldr	r2, [pc, #256]	@ (80014e4 <show+0x2a0>)
 80013e2:	fb82 1203 	smull	r1, r2, r2, r3
 80013e6:	1151      	asrs	r1, r2, #5
 80013e8:	17da      	asrs	r2, r3, #31
 80013ea:	1a8a      	subs	r2, r1, r2
 80013ec:	2164      	movs	r1, #100	@ 0x64
 80013ee:	fb01 f202 	mul.w	r2, r1, r2
 80013f2:	1a9a      	subs	r2, r3, r2
 80013f4:	4613      	mov	r3, r2
 80013f6:	813b      	strh	r3, [r7, #8]
		y2 = rand() % 100;
 80013f8:	f004 fdbe 	bl	8005f78 <rand>
 80013fc:	4603      	mov	r3, r0
 80013fe:	4a39      	ldr	r2, [pc, #228]	@ (80014e4 <show+0x2a0>)
 8001400:	fb82 1203 	smull	r1, r2, r2, r3
 8001404:	1151      	asrs	r1, r2, #5
 8001406:	17da      	asrs	r2, r3, #31
 8001408:	1a8a      	subs	r2, r1, r2
 800140a:	2164      	movs	r1, #100	@ 0x64
 800140c:	fb01 f202 	mul.w	r2, r1, r2
 8001410:	1a9a      	subs	r2, r3, r2
 8001412:	4613      	mov	r3, r2
 8001414:	80fb      	strh	r3, [r7, #6]
		gdiRectangle(x1,y1,x2,y2);
 8001416:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800141a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800141e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8001422:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001426:	f7ff fb8f 	bl	8000b48 <gdiRectangle>
	for (i = 0; i < 15; i++) {
 800142a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800142e:	b29b      	uxth	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b29b      	uxth	r3, r3
 8001434:	81bb      	strh	r3, [r7, #12]
 8001436:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800143a:	2b0e      	cmp	r3, #14
 800143c:	ddaa      	ble.n	8001394 <show+0x150>
	}
	DelayMs(3000);
 800143e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001442:	f7ff fbfd 	bl	8000c40 <DelayMs>
		gdiCircle(x,y,x1,GDI_ROP_COPY);
	}
	DelayMs(3000);
#endif
//	Demo Bitmap
	introScreen("bitmap demonstration");
 8001446:	482b      	ldr	r0, [pc, #172]	@ (80014f4 <show+0x2b0>)
 8001448:	f7ff fed6 	bl	80011f8 <introScreen>
	x1 = VID_PIXELS_X / 8;
 800144c:	2332      	movs	r3, #50	@ 0x32
 800144e:	81fb      	strh	r3, [r7, #14]
	y1 = 220;
 8001450:	23dc      	movs	r3, #220	@ 0xdc
 8001452:	817b      	strh	r3, [r7, #10]
	do {
		gdiBitBlt(NULL,x1,y1,15,12,(pBMP)((x1&1)?deBadBoys1:
 8001454:	89fb      	ldrh	r3, [r7, #14]
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	2b00      	cmp	r3, #0
 800145c:	d108      	bne.n	8001470 <show+0x22c>
				((x1&3)?deBadBoys2:deBadBoys0)));
 800145e:	89fb      	ldrh	r3, [r7, #14]
 8001460:	f003 0303 	and.w	r3, r3, #3
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <show+0x228>
 8001468:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <show+0x2b4>)
 800146a:	e002      	b.n	8001472 <show+0x22e>
 800146c:	4b23      	ldr	r3, [pc, #140]	@ (80014fc <show+0x2b8>)
 800146e:	e000      	b.n	8001472 <show+0x22e>
		gdiBitBlt(NULL,x1,y1,15,12,(pBMP)((x1&1)?deBadBoys1:
 8001470:	4b23      	ldr	r3, [pc, #140]	@ (8001500 <show+0x2bc>)
 8001472:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001476:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	230c      	movs	r3, #12
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	230f      	movs	r3, #15
 8001482:	2000      	movs	r0, #0
 8001484:	f7fe ff1c 	bl	80002c0 <gdiBitBlt>
		DelayMs(100);
 8001488:	2064      	movs	r0, #100	@ 0x64
 800148a:	f7ff fbd9 	bl	8000c40 <DelayMs>
	} while (x1++ < (VID_PIXELS_X * 7 / 8));
 800148e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001492:	b293      	uxth	r3, r2
 8001494:	3301      	adds	r3, #1
 8001496:	b29b      	uxth	r3, r3
 8001498:	81fb      	strh	r3, [r7, #14]
 800149a:	b293      	uxth	r3, r2
 800149c:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80014a0:	d3d8      	bcc.n	8001454 <show+0x210>
	DelayMs(3000);
 80014a2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80014a6:	f7ff fbcb 	bl	8000c40 <DelayMs>

// Goodbye
	introScreen("font size 6x10, 42 * 24 text");
 80014aa:	4816      	ldr	r0, [pc, #88]	@ (8001504 <show+0x2c0>)
 80014ac:	f7ff fea4 	bl	80011f8 <introScreen>

	gdiDrawTextEx(80, 90, "ARM MCU development");
 80014b0:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <show+0x2c4>)
 80014b2:	215a      	movs	r1, #90	@ 0x5a
 80014b4:	2050      	movs	r0, #80	@ 0x50
 80014b6:	f7ff fb8f 	bl	8000bd8 <gdiDrawTextEx>
	gdiDrawTextEx(95, 120, "by E.J.W. VRIEZE");
 80014ba:	4a14      	ldr	r2, [pc, #80]	@ (800150c <show+0x2c8>)
 80014bc:	2178      	movs	r1, #120	@ 0x78
 80014be:	205f      	movs	r0, #95	@ 0x5f
 80014c0:	f7ff fb8a 	bl	8000bd8 <gdiDrawTextEx>
	gdiDrawTextEx(95, 130, "~~~~~ 2016 ~~~~~");
 80014c4:	4a12      	ldr	r2, [pc, #72]	@ (8001510 <show+0x2cc>)
 80014c6:	2182      	movs	r1, #130	@ 0x82
 80014c8:	205f      	movs	r0, #95	@ 0x5f
 80014ca:	f7ff fb85 	bl	8000bd8 <gdiDrawTextEx>
	DelayMs(9000);
 80014ce:	f242 3028 	movw	r0, #9000	@ 0x2328
 80014d2:	f7ff fbb5 	bl	8000c40 <DelayMs>
}
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	08006f88 	.word	0x08006f88
 80014e4:	51eb851f 	.word	0x51eb851f
 80014e8:	88888889 	.word	0x88888889
 80014ec:	08006f9c 	.word	0x08006f9c
 80014f0:	08006fb0 	.word	0x08006fb0
 80014f4:	08006fc8 	.word	0x08006fc8
 80014f8:	0800744c 	.word	0x0800744c
 80014fc:	0800741c 	.word	0x0800741c
 8001500:	08007434 	.word	0x08007434
 8001504:	08006fe0 	.word	0x08006fe0
 8001508:	08007000 	.word	0x08007000
 800150c:	08007014 	.word	0x08007014
 8001510:	08007028 	.word	0x08007028

08001514 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151a:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_MspInit+0x44>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	4a0e      	ldr	r2, [pc, #56]	@ (8001558 <HAL_MspInit+0x44>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6613      	str	r3, [r2, #96]	@ 0x60
 8001526:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_MspInit+0x44>)
 8001528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_MspInit+0x44>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	4a08      	ldr	r2, [pc, #32]	@ (8001558 <HAL_MspInit+0x44>)
 8001538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153c:	6593      	str	r3, [r2, #88]	@ 0x58
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_MspInit+0x44>)
 8001540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800154a:	f001 fb9f 	bl	8002c8c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000

0800155c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b09e      	sub	sp, #120	@ 0x78
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	2254      	movs	r2, #84	@ 0x54
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f004 fe3e 	bl	80061fe <memset>
  if(hi2s->Instance==SPI2)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a35      	ldr	r2, [pc, #212]	@ (800165c <HAL_I2S_MspInit+0x100>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d163      	bne.n	8001654 <HAL_I2S_MspInit+0xf8>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800158c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001590:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2sClockSelection = RCC_I2SCLKSOURCE_SYSCLK;
 8001592:	2300      	movs	r3, #0
 8001594:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4618      	mov	r0, r3
 800159c:	f002 f8b4 	bl	8003708 <HAL_RCCEx_PeriphCLKConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_I2S_MspInit+0x4e>
    {
      Error_Handler();
 80015a6:	f7ff fe21 	bl	80011ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ae:	4a2c      	ldr	r2, [pc, #176]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80015b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	4b27      	ldr	r3, [pc, #156]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c6:	4a26      	ldr	r2, [pc, #152]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015c8:	f043 0302 	orr.w	r3, r3, #2
 80015cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ce:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <HAL_I2S_MspInit+0x104>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	60bb      	str	r3, [r7, #8]
 80015d8:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80015da:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80015de:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80015ec:	2305      	movs	r3, #5
 80015ee:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015f4:	4619      	mov	r1, r3
 80015f6:	481b      	ldr	r0, [pc, #108]	@ (8001664 <HAL_I2S_MspInit+0x108>)
 80015f8:	f000 ff2a 	bl	8002450 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 80015fe:	4a1b      	ldr	r2, [pc, #108]	@ (800166c <HAL_I2S_MspInit+0x110>)
 8001600:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001602:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001604:	220d      	movs	r2, #13
 8001606:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 800160a:	2210      	movs	r2, #16
 800160c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001610:	2200      	movs	r2, #0
 8001612:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001614:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001616:	2280      	movs	r2, #128	@ 0x80
 8001618:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800161a:	4b13      	ldr	r3, [pc, #76]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 800161c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001620:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001624:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001628:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800162a:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 800162c:	2220      	movs	r2, #32
 800162e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001630:	4b0d      	ldr	r3, [pc, #52]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001632:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001636:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001638:	480b      	ldr	r0, [pc, #44]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 800163a:	f000 fc53 	bl	8001ee4 <HAL_DMA_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <HAL_I2S_MspInit+0xec>
    {
      Error_Handler();
 8001644:	f7ff fdd2 	bl	80011ec <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a07      	ldr	r2, [pc, #28]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 800164c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800164e:	4a06      	ldr	r2, [pc, #24]	@ (8001668 <HAL_I2S_MspInit+0x10c>)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001654:	bf00      	nop
 8001656:	3778      	adds	r7, #120	@ 0x78
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40003800 	.word	0x40003800
 8001660:	40021000 	.word	0x40021000
 8001664:	48000400 	.word	0x48000400
 8001668:	20003af0 	.word	0x20003af0
 800166c:	40020058 	.word	0x40020058

08001670 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	@ 0x28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 0314 	add.w	r3, r7, #20
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001690:	d129      	bne.n	80016e6 <HAL_TIM_Base_MspInit+0x76>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001692:	4b62      	ldr	r3, [pc, #392]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 8001694:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001696:	4a61      	ldr	r2, [pc, #388]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6593      	str	r3, [r2, #88]	@ 0x58
 800169e:	4b5f      	ldr	r3, [pc, #380]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016aa:	4b5c      	ldr	r3, [pc, #368]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a5b      	ldr	r2, [pc, #364]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b59      	ldr	r3, [pc, #356]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	60fb      	str	r3, [r7, #12]
 80016c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016c2:	2301      	movs	r3, #1
 80016c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	2302      	movs	r3, #2
 80016c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM2;
 80016d2:	230e      	movs	r3, #14
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e0:	f000 feb6 	bl	8002450 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016e4:	e095      	b.n	8001812 <HAL_TIM_Base_MspInit+0x1a2>
  else if(htim_base->Instance==TIM3)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a4d      	ldr	r2, [pc, #308]	@ (8001820 <HAL_TIM_Base_MspInit+0x1b0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	f040 8090 	bne.w	8001812 <HAL_TIM_Base_MspInit+0x1a2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016f2:	4b4a      	ldr	r3, [pc, #296]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f6:	4a49      	ldr	r2, [pc, #292]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 80016f8:	f043 0302 	orr.w	r3, r3, #2
 80016fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80016fe:	4b47      	ldr	r3, [pc, #284]	@ (800181c <HAL_TIM_Base_MspInit+0x1ac>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1.Instance = DMA1_Channel6;
 800170a:	4b46      	ldr	r3, [pc, #280]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800170c:	4a46      	ldr	r2, [pc, #280]	@ (8001828 <HAL_TIM_Base_MspInit+0x1b8>)
 800170e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8001710:	4b44      	ldr	r3, [pc, #272]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001712:	223d      	movs	r2, #61	@ 0x3d
 8001714:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001716:	4b43      	ldr	r3, [pc, #268]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001718:	2210      	movs	r2, #16
 800171a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800171c:	4b41      	ldr	r3, [pc, #260]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001722:	4b40      	ldr	r3, [pc, #256]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001724:	2280      	movs	r2, #128	@ 0x80
 8001726:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001728:	4b3e      	ldr	r3, [pc, #248]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800172a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800172e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001730:	4b3c      	ldr	r3, [pc, #240]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001732:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001736:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 8001738:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800173a:	2220      	movs	r2, #32
 800173c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800173e:	4b39      	ldr	r3, [pc, #228]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001740:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001744:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8001746:	4837      	ldr	r0, [pc, #220]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 8001748:	f000 fbcc 	bl	8001ee4 <HAL_DMA_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <HAL_TIM_Base_MspInit+0xe6>
      Error_Handler();
 8001752:	f7ff fd4b 	bl	80011ec <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a32      	ldr	r2, [pc, #200]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800175a:	625a      	str	r2, [r3, #36]	@ 0x24
 800175c:	4a31      	ldr	r2, [pc, #196]	@ (8001824 <HAL_TIM_Base_MspInit+0x1b4>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel2;
 8001762:	4b32      	ldr	r3, [pc, #200]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001764:	4a32      	ldr	r2, [pc, #200]	@ (8001830 <HAL_TIM_Base_MspInit+0x1c0>)
 8001766:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_TIM3_CH3;
 8001768:	4b30      	ldr	r3, [pc, #192]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 800176a:	223f      	movs	r2, #63	@ 0x3f
 800176c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800176e:	4b2f      	ldr	r3, [pc, #188]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001770:	2210      	movs	r2, #16
 8001772:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001774:	4b2d      	ldr	r3, [pc, #180]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001776:	2200      	movs	r2, #0
 8001778:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800177a:	4b2c      	ldr	r3, [pc, #176]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 800177c:	2280      	movs	r2, #128	@ 0x80
 800177e:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001780:	4b2a      	ldr	r3, [pc, #168]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001786:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001788:	4b28      	ldr	r3, [pc, #160]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 800178a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800178e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8001790:	4b26      	ldr	r3, [pc, #152]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001792:	2220      	movs	r2, #32
 8001794:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001796:	4b25      	ldr	r3, [pc, #148]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 8001798:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800179c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800179e:	4823      	ldr	r0, [pc, #140]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 80017a0:	f000 fba0 	bl	8001ee4 <HAL_DMA_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <HAL_TIM_Base_MspInit+0x13e>
      Error_Handler();
 80017aa:	f7ff fd1f 	bl	80011ec <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a1e      	ldr	r2, [pc, #120]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 80017b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017b4:	4a1d      	ldr	r2, [pc, #116]	@ (800182c <HAL_TIM_Base_MspInit+0x1bc>)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_tim3_ch4.Instance = DMA1_Channel3;
 80017ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001838 <HAL_TIM_Base_MspInit+0x1c8>)
 80017be:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4.Init.Request = DMA_REQUEST_TIM3_CH4;
 80017c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017c2:	2240      	movs	r2, #64	@ 0x40
 80017c4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017c8:	2210      	movs	r2, #16
 80017ca:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80017cc:	4b19      	ldr	r3, [pc, #100]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017d4:	2280      	movs	r2, #128	@ 0x80
 80017d6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017d8:	4b16      	ldr	r3, [pc, #88]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017de:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017e0:	4b14      	ldr	r3, [pc, #80]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017e6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4.Init.Mode = DMA_CIRCULAR;
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017ea:	2220      	movs	r2, #32
 80017ec:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017ee:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017f4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch4) != HAL_OK)
 80017f6:	480f      	ldr	r0, [pc, #60]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 80017f8:	f000 fb74 	bl	8001ee4 <HAL_DMA_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <HAL_TIM_Base_MspInit+0x196>
      Error_Handler();
 8001802:	f7ff fcf3 	bl	80011ec <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a0a      	ldr	r2, [pc, #40]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 800180a:	631a      	str	r2, [r3, #48]	@ 0x30
 800180c:	4a09      	ldr	r2, [pc, #36]	@ (8001834 <HAL_TIM_Base_MspInit+0x1c4>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001812:	bf00      	nop
 8001814:	3728      	adds	r7, #40	@ 0x28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	40000400 	.word	0x40000400
 8001824:	20003be8 	.word	0x20003be8
 8001828:	4002006c 	.word	0x4002006c
 800182c:	20003c48 	.word	0x20003c48
 8001830:	4002001c 	.word	0x4002001c
 8001834:	20003ca8 	.word	0x20003ca8
 8001838:	40020030 	.word	0x40020030

0800183c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	@ 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185c:	d11d      	bne.n	800189a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	4b22      	ldr	r3, [pc, #136]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 8001860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001862:	4a21      	ldr	r2, [pc, #132]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186a:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001876:	2308      	movs	r3, #8
 8001878:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187a:	2302      	movs	r3, #2
 800187c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001882:	2300      	movs	r3, #0
 8001884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001886:	2301      	movs	r3, #1
 8001888:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001894:	f000 fddc 	bl	8002450 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001898:	e021      	b.n	80018de <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a13      	ldr	r2, [pc, #76]	@ (80018ec <HAL_TIM_MspPostInit+0xb0>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d11c      	bne.n	80018de <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a4:	4b10      	ldr	r3, [pc, #64]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	4a0f      	ldr	r2, [pc, #60]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 80018aa:	f043 0301 	orr.w	r3, r3, #1
 80018ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b0:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <HAL_TIM_MspPostInit+0xac>)
 80018b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80018bc:	2350      	movs	r3, #80	@ 0x50
 80018be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c0:	2312      	movs	r3, #18
 80018c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018cc:	2302      	movs	r3, #2
 80018ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	4619      	mov	r1, r3
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018da:	f000 fdb9 	bl	8002450 <HAL_GPIO_Init>
}
 80018de:	bf00      	nop
 80018e0:	3728      	adds	r7, #40	@ 0x28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40000400 	.word	0x40000400

080018f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <NMI_Handler+0x4>

080018f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018fc:	bf00      	nop
 80018fe:	e7fd      	b.n	80018fc <HardFault_Handler+0x4>

08001900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001904:	bf00      	nop
 8001906:	e7fd      	b.n	8001904 <MemManage_Handler+0x4>

08001908 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <BusFault_Handler+0x4>

08001910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <UsageFault_Handler+0x4>

08001918 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr

08001926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
	...

08001944 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001948:	f000 f99e 	bl	8001c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  if (TimingDelay != 0) {
 800194c:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <SysTick_Handler+0x20>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d004      	beq.n	800195e <SysTick_Handler+0x1a>
    --TimingDelay;
 8001954:	4b03      	ldr	r3, [pc, #12]	@ (8001964 <SysTick_Handler+0x20>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	3b01      	subs	r3, #1
 800195a:	4a02      	ldr	r2, [pc, #8]	@ (8001964 <SysTick_Handler+0x20>)
 800195c:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20003d0c 	.word	0x20003d0c

08001968 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <DMA1_Channel2_IRQHandler+0x10>)
 800196e:	f000 fc1f 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20003c48 	.word	0x20003c48

0800197c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <DMA1_Channel3_IRQHandler+0x10>)
 8001982:	f000 fc15 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20003ca8 	.word	0x20003ca8

08001990 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001994:	4802      	ldr	r0, [pc, #8]	@ (80019a0 <DMA1_Channel5_IRQHandler+0x10>)
 8001996:	f000 fc0b 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20003af0 	.word	0x20003af0

080019a4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80019a8:	4802      	ldr	r0, [pc, #8]	@ (80019b4 <DMA1_Channel6_IRQHandler+0x10>)
 80019aa:	f000 fc01 	bl	80021b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	20003be8 	.word	0x20003be8

080019b8 <TIM3_IRQHandler>:
//  }
//}


void TIM3_IRQHandler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
//		TIM3->SR = TIM_IT_CC4;// ~TIM_IT_CC1;		// clear all but Update
//	// scope output on high
//	} else
//		TIM3->SR = 0;					// other interrupts not of interest
	  //HAL_TIM_IRQHandler(&htim3);
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  return 1;
 80019ca:	2301      	movs	r3, #1
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <_kill>:

int _kill(int pid, int sig)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019e0:	f004 fc5c 	bl	800629c <__errno>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2216      	movs	r2, #22
 80019e8:	601a      	str	r2, [r3, #0]
  return -1;
 80019ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3708      	adds	r7, #8
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <_exit>:

void _exit (int status)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019fe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffe7 	bl	80019d6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <_exit+0x12>

08001a0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	e00a      	b.n	8001a34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a1e:	f3af 8000 	nop.w
 8001a22:	4601      	mov	r1, r0
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	60ba      	str	r2, [r7, #8]
 8001a2a:	b2ca      	uxtb	r2, r1
 8001a2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3301      	adds	r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697a      	ldr	r2, [r7, #20]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dbf0      	blt.n	8001a1e <_read+0x12>
  }

  return len;
 8001a3c:	687b      	ldr	r3, [r7, #4]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3718      	adds	r7, #24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b086      	sub	sp, #24
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	60f8      	str	r0, [r7, #12]
 8001a4e:	60b9      	str	r1, [r7, #8]
 8001a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
 8001a56:	e009      	b.n	8001a6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	1c5a      	adds	r2, r3, #1
 8001a5c:	60ba      	str	r2, [r7, #8]
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	3301      	adds	r3, #1
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	429a      	cmp	r2, r3
 8001a72:	dbf1      	blt.n	8001a58 <_write+0x12>
  }
  return len;
 8001a74:	687b      	ldr	r3, [r7, #4]
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <_close>:

int _close(int file)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa6:	605a      	str	r2, [r3, #4]
  return 0;
 8001aa8:	2300      	movs	r3, #0
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr

08001ab6 <_isatty>:

int _isatty(int file)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	b083      	sub	sp, #12
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001abe:	2301      	movs	r3, #1
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	370c      	adds	r7, #12
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3714      	adds	r7, #20
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001af0:	4a14      	ldr	r2, [pc, #80]	@ (8001b44 <_sbrk+0x5c>)
 8001af2:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <_sbrk+0x60>)
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001afc:	4b13      	ldr	r3, [pc, #76]	@ (8001b4c <_sbrk+0x64>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d102      	bne.n	8001b0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b04:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <_sbrk+0x64>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <_sbrk+0x68>)
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b0a:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d207      	bcs.n	8001b28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b18:	f004 fbc0 	bl	800629c <__errno>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	220c      	movs	r2, #12
 8001b20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b26:	e009      	b.n	8001b3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b28:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b2e:	4b07      	ldr	r3, [pc, #28]	@ (8001b4c <_sbrk+0x64>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	4413      	add	r3, r2
 8001b36:	4a05      	ldr	r2, [pc, #20]	@ (8001b4c <_sbrk+0x64>)
 8001b38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3718      	adds	r7, #24
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20020000 	.word	0x20020000
 8001b48:	00000400 	.word	0x00000400
 8001b4c:	20003d10 	.word	0x20003d10
 8001b50:	20003ea8 	.word	0x20003ea8

08001b54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <SystemInit+0x20>)
 8001b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b5e:	4a05      	ldr	r2, [pc, #20]	@ (8001b74 <SystemInit+0x20>)
 8001b60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <vidClearScreen>:
/* Private functions ---------------------------------------------------------*/



void vidClearScreen(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
	{
		fb[line]				[0] = 0b1111111111111110;
		fb[line]  [XFERS_PERLINE-1] = 0b1111111111111110;
	}
#else
	memset(screen,0xFF,sizeof(screen));
 8001b7c:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8001b80:	21ff      	movs	r1, #255	@ 0xff
 8001b82:	4802      	ldr	r0, [pc, #8]	@ (8001b8c <vidClearScreen+0x14>)
 8001b84:	f004 fb3b 	bl	80061fe <memset>
#endif

}
 8001b88:	bf00      	nop
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20000000 	.word	0x20000000

08001b90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b90:	480d      	ldr	r0, [pc, #52]	@ (8001bc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b94:	f7ff ffde 	bl	8001b54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b98:	480c      	ldr	r0, [pc, #48]	@ (8001bcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001b9a:	490d      	ldr	r1, [pc, #52]	@ (8001bd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd4 <LoopForever+0xe>)
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001ba0:	e002      	b.n	8001ba8 <LoopCopyDataInit>

08001ba2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ba6:	3304      	adds	r3, #4

08001ba8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ba8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001baa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bac:	d3f9      	bcc.n	8001ba2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bae:	4a0a      	ldr	r2, [pc, #40]	@ (8001bd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001bb0:	4c0a      	ldr	r4, [pc, #40]	@ (8001bdc <LoopForever+0x16>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb4:	e001      	b.n	8001bba <LoopFillZerobss>

08001bb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bb8:	3204      	adds	r2, #4

08001bba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bbc:	d3fb      	bcc.n	8001bb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bbe:	f004 fb73 	bl	80062a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bc2:	f7ff f859 	bl	8000c78 <main>

08001bc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001bc6:	e7fe      	b.n	8001bc6 <LoopForever>
  ldr   r0, =_estack
 8001bc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bcc:	20002ee0 	.word	0x20002ee0
  ldr r1, =_edata
 8001bd0:	20003a90 	.word	0x20003a90
  ldr r2, =_sidata
 8001bd4:	08007a84 	.word	0x08007a84
  ldr r2, =_sbss
 8001bd8:	20003a90 	.word	0x20003a90
  ldr r4, =_ebss
 8001bdc:	20003ea4 	.word	0x20003ea4

08001be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001be0:	e7fe      	b.n	8001be0 <ADC1_2_IRQHandler>

08001be2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b082      	sub	sp, #8
 8001be6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001be8:	2300      	movs	r3, #0
 8001bea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f939 	bl	8001e64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f80e 	bl	8001c14 <HAL_InitTick>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d002      	beq.n	8001c04 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	71fb      	strb	r3, [r7, #7]
 8001c02:	e001      	b.n	8001c08 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c04:	f7ff fc86 	bl	8001514 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c08:	79fb      	ldrb	r3, [r7, #7]

}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001c20:	4b16      	ldr	r3, [pc, #88]	@ (8001c7c <HAL_InitTick+0x68>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d022      	beq.n	8001c6e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001c28:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_InitTick+0x6c>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b13      	ldr	r3, [pc, #76]	@ (8001c7c <HAL_InitTick+0x68>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001c34:	fbb1 f3f3 	udiv	r3, r1, r3
 8001c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f944 	bl	8001eca <HAL_SYSTICK_Config>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d10f      	bne.n	8001c68 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b0f      	cmp	r3, #15
 8001c4c:	d809      	bhi.n	8001c62 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	6879      	ldr	r1, [r7, #4]
 8001c52:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c56:	f000 f910 	bl	8001e7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c84 <HAL_InitTick+0x70>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6013      	str	r3, [r2, #0]
 8001c60:	e007      	b.n	8001c72 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	73fb      	strb	r3, [r7, #15]
 8001c66:	e004      	b.n	8001c72 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	e001      	b.n	8001c72 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20003a30 	.word	0x20003a30
 8001c80:	20002ee4 	.word	0x20002ee4
 8001c84:	20003a2c 	.word	0x20003a2c

08001c88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <HAL_IncTick+0x1c>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b05      	ldr	r3, [pc, #20]	@ (8001ca8 <HAL_IncTick+0x20>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4413      	add	r3, r2
 8001c96:	4a03      	ldr	r2, [pc, #12]	@ (8001ca4 <HAL_IncTick+0x1c>)
 8001c98:	6013      	str	r3, [r2, #0]
}
 8001c9a:	bf00      	nop
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	20003d54 	.word	0x20003d54
 8001ca8:	20003a30 	.word	0x20003a30

08001cac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb0:	4b03      	ldr	r3, [pc, #12]	@ (8001cc0 <HAL_GetTick+0x14>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	20003d54 	.word	0x20003d54

08001cc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cf6:	4a04      	ldr	r2, [pc, #16]	@ (8001d08 <__NVIC_SetPriorityGrouping+0x44>)
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	60d3      	str	r3, [r2, #12]
}
 8001cfc:	bf00      	nop
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d10:	4b04      	ldr	r3, [pc, #16]	@ (8001d24 <__NVIC_GetPriorityGrouping+0x18>)
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	0a1b      	lsrs	r3, r3, #8
 8001d16:	f003 0307 	and.w	r3, r3, #7
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	db0b      	blt.n	8001d52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	f003 021f 	and.w	r2, r3, #31
 8001d40:	4907      	ldr	r1, [pc, #28]	@ (8001d60 <__NVIC_EnableIRQ+0x38>)
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	095b      	lsrs	r3, r3, #5
 8001d48:	2001      	movs	r0, #1
 8001d4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	6039      	str	r1, [r7, #0]
 8001d6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	db0a      	blt.n	8001d8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	490c      	ldr	r1, [pc, #48]	@ (8001db0 <__NVIC_SetPriority+0x4c>)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	0112      	lsls	r2, r2, #4
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	440b      	add	r3, r1
 8001d88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d8c:	e00a      	b.n	8001da4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	4908      	ldr	r1, [pc, #32]	@ (8001db4 <__NVIC_SetPriority+0x50>)
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	3b04      	subs	r3, #4
 8001d9c:	0112      	lsls	r2, r2, #4
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	440b      	add	r3, r1
 8001da2:	761a      	strb	r2, [r3, #24]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	e000e100 	.word	0xe000e100
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b089      	sub	sp, #36	@ 0x24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	f1c3 0307 	rsb	r3, r3, #7
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	bf28      	it	cs
 8001dd6:	2304      	movcs	r3, #4
 8001dd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	3304      	adds	r3, #4
 8001dde:	2b06      	cmp	r3, #6
 8001de0:	d902      	bls.n	8001de8 <NVIC_EncodePriority+0x30>
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	3b03      	subs	r3, #3
 8001de6:	e000      	b.n	8001dea <NVIC_EncodePriority+0x32>
 8001de8:	2300      	movs	r3, #0
 8001dea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	43da      	mvns	r2, r3
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	401a      	ands	r2, r3
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa01 f303 	lsl.w	r3, r1, r3
 8001e0a:	43d9      	mvns	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e10:	4313      	orrs	r3, r2
         );
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3724      	adds	r7, #36	@ 0x24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
	...

08001e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e30:	d301      	bcc.n	8001e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00f      	b.n	8001e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e36:	4a0a      	ldr	r2, [pc, #40]	@ (8001e60 <SysTick_Config+0x40>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3e:	210f      	movs	r1, #15
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e44:	f7ff ff8e 	bl	8001d64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e48:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <SysTick_Config+0x40>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4e:	4b04      	ldr	r3, [pc, #16]	@ (8001e60 <SysTick_Config+0x40>)
 8001e50:	2207      	movs	r2, #7
 8001e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff ff29 	bl	8001cc4 <__NVIC_SetPriorityGrouping>
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	4603      	mov	r3, r0
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e88:	f7ff ff40 	bl	8001d0c <__NVIC_GetPriorityGrouping>
 8001e8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	6978      	ldr	r0, [r7, #20]
 8001e94:	f7ff ff90 	bl	8001db8 <NVIC_EncodePriority>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff5f 	bl	8001d64 <__NVIC_SetPriority>
}
 8001ea6:	bf00      	nop
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff ff33 	bl	8001d28 <__NVIC_EnableIRQ>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7ff ffa4 	bl	8001e20 <SysTick_Config>
 8001ed8:	4603      	mov	r3, r0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e08d      	b.n	8002012 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b47      	ldr	r3, [pc, #284]	@ (800201c <HAL_DMA_Init+0x138>)
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d80f      	bhi.n	8001f22 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	461a      	mov	r2, r3
 8001f08:	4b45      	ldr	r3, [pc, #276]	@ (8002020 <HAL_DMA_Init+0x13c>)
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a45      	ldr	r2, [pc, #276]	@ (8002024 <HAL_DMA_Init+0x140>)
 8001f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f12:	091b      	lsrs	r3, r3, #4
 8001f14:	009a      	lsls	r2, r3, #2
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a42      	ldr	r2, [pc, #264]	@ (8002028 <HAL_DMA_Init+0x144>)
 8001f1e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f20:	e00e      	b.n	8001f40 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b40      	ldr	r3, [pc, #256]	@ (800202c <HAL_DMA_Init+0x148>)
 8001f2a:	4413      	add	r3, r2
 8001f2c:	4a3d      	ldr	r2, [pc, #244]	@ (8002024 <HAL_DMA_Init+0x140>)
 8001f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	009a      	lsls	r2, r3, #2
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a3c      	ldr	r2, [pc, #240]	@ (8002030 <HAL_DMA_Init+0x14c>)
 8001f3e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2202      	movs	r2, #2
 8001f44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001f56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f5a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001f64:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f70:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f7c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6a1b      	ldr	r3, [r3, #32]
 8001f82:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001f92:	6878      	ldr	r0, [r7, #4]
 8001f94:	f000 f9fa 	bl	800238c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001fa0:	d102      	bne.n	8001fa8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685a      	ldr	r2, [r3, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001fbc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d010      	beq.n	8001fe8 <HAL_DMA_Init+0x104>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	d80c      	bhi.n	8001fe8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f000 fa1a 	bl	8002408 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	e008      	b.n	8001ffa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2201      	movs	r2, #1
 8002004:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40020407 	.word	0x40020407
 8002020:	bffdfff8 	.word	0xbffdfff8
 8002024:	cccccccd 	.word	0xcccccccd
 8002028:	40020000 	.word	0x40020000
 800202c:	bffdfbf8 	.word	0xbffdfbf8
 8002030:	40020400 	.word	0x40020400

08002034 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_DMA_Start+0x20>
 8002050:	2302      	movs	r3, #2
 8002052:	e02e      	b.n	80020b2 <HAL_DMA_Start+0x7e>
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b01      	cmp	r3, #1
 8002066:	d11d      	bne.n	80020a4 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2202      	movs	r2, #2
 800206c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0201 	bic.w	r2, r2, #1
 8002084:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	68b9      	ldr	r1, [r7, #8]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 f93e 	bl	800230e <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f042 0201 	orr.w	r2, r2, #1
 80020a0:	601a      	str	r2, [r3, #0]
 80020a2:	e005      	b.n	80020b0 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    status = HAL_BUSY;
 80020ac:	2302      	movs	r3, #2
 80020ae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80020b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3718      	adds	r7, #24
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80020ba:	b580      	push	{r7, lr}
 80020bc:	b086      	sub	sp, #24
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
 80020c6:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_DMA_Start_IT+0x20>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e066      	b.n	80021a8 <HAL_DMA_Start_IT+0xee>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d155      	bne.n	800219a <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2202      	movs	r2, #2
 80020f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0201 	bic.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	68b9      	ldr	r1, [r7, #8]
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 f8fb 	bl	800230e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	2b00      	cmp	r3, #0
 800211e:	d008      	beq.n	8002132 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f042 020e 	orr.w	r2, r2, #14
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	e00f      	b.n	8002152 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0204 	bic.w	r2, r2, #4
 8002140:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 020a 	orr.w	r2, r2, #10
 8002150:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d007      	beq.n	8002170 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800216a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800216e:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002174:	2b00      	cmp	r3, #0
 8002176:	d007      	beq.n	8002188 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002182:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002186:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f042 0201 	orr.w	r2, r2, #1
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	e005      	b.n	80021a6 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80021a2:	2302      	movs	r3, #2
 80021a4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80021a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3718      	adds	r7, #24
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021cc:	f003 031f 	and.w	r3, r3, #31
 80021d0:	2204      	movs	r2, #4
 80021d2:	409a      	lsls	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4013      	ands	r3, r2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d026      	beq.n	800222a <HAL_DMA_IRQHandler+0x7a>
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d021      	beq.n	800222a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d107      	bne.n	8002204 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0204 	bic.w	r2, r2, #4
 8002202:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002208:	f003 021f 	and.w	r2, r3, #31
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002210:	2104      	movs	r1, #4
 8002212:	fa01 f202 	lsl.w	r2, r1, r2
 8002216:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	2b00      	cmp	r3, #0
 800221e:	d071      	beq.n	8002304 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002228:	e06c      	b.n	8002304 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800222e:	f003 031f 	and.w	r3, r3, #31
 8002232:	2202      	movs	r2, #2
 8002234:	409a      	lsls	r2, r3
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4013      	ands	r3, r2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d02e      	beq.n	800229c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d029      	beq.n	800229c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0320 	and.w	r3, r3, #32
 8002252:	2b00      	cmp	r3, #0
 8002254:	d10b      	bne.n	800226e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 020a 	bic.w	r2, r2, #10
 8002264:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002272:	f003 021f 	and.w	r2, r3, #31
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227a:	2102      	movs	r1, #2
 800227c:	fa01 f202 	lsl.w	r2, r1, r2
 8002280:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800228e:	2b00      	cmp	r3, #0
 8002290:	d038      	beq.n	8002304 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800229a:	e033      	b.n	8002304 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a0:	f003 031f 	and.w	r3, r3, #31
 80022a4:	2208      	movs	r2, #8
 80022a6:	409a      	lsls	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d02a      	beq.n	8002306 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	f003 0308 	and.w	r3, r3, #8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d025      	beq.n	8002306 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 020e 	bic.w	r2, r2, #14
 80022c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	f003 021f 	and.w	r2, r3, #31
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f202 	lsl.w	r2, r1, r2
 80022dc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002304:	bf00      	nop
 8002306:	bf00      	nop
}
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}

0800230e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800230e:	b480      	push	{r7}
 8002310:	b085      	sub	sp, #20
 8002312:	af00      	add	r7, sp, #0
 8002314:	60f8      	str	r0, [r7, #12]
 8002316:	60b9      	str	r1, [r7, #8]
 8002318:	607a      	str	r2, [r7, #4]
 800231a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002320:	68fa      	ldr	r2, [r7, #12]
 8002322:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002324:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800232a:	2b00      	cmp	r3, #0
 800232c:	d004      	beq.n	8002338 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002336:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233c:	f003 021f 	and.w	r2, r3, #31
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002344:	2101      	movs	r1, #1
 8002346:	fa01 f202 	lsl.w	r2, r1, r2
 800234a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b10      	cmp	r3, #16
 800235a:	d108      	bne.n	800236e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68ba      	ldr	r2, [r7, #8]
 800236a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800236c:	e007      	b.n	800237e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	60da      	str	r2, [r3, #12]
}
 800237e:	bf00      	nop
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
	...

0800238c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	4b16      	ldr	r3, [pc, #88]	@ (80023f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800239c:	429a      	cmp	r2, r3
 800239e:	d802      	bhi.n	80023a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80023a0:	4b15      	ldr	r3, [pc, #84]	@ (80023f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	e001      	b.n	80023aa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80023a6:	4b15      	ldr	r3, [pc, #84]	@ (80023fc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80023a8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	3b08      	subs	r3, #8
 80023b6:	4a12      	ldr	r2, [pc, #72]	@ (8002400 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80023b8:	fba2 2303 	umull	r2, r3, r2, r3
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	009a      	lsls	r2, r3, #2
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4413      	add	r3, r2
 80023cc:	461a      	mov	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a0b      	ldr	r2, [pc, #44]	@ (8002404 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80023d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 031f 	and.w	r3, r3, #31
 80023de:	2201      	movs	r2, #1
 80023e0:	409a      	lsls	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80023e6:	bf00      	nop
 80023e8:	371c      	adds	r7, #28
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	40020407 	.word	0x40020407
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020820 	.word	0x40020820
 8002400:	cccccccd 	.word	0xcccccccd
 8002404:	40020880 	.word	0x40020880

08002408 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	b2db      	uxtb	r3, r3
 8002416:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4b0b      	ldr	r3, [pc, #44]	@ (8002448 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800241c:	4413      	add	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	461a      	mov	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a08      	ldr	r2, [pc, #32]	@ (800244c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800242a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	3b01      	subs	r3, #1
 8002430:	f003 031f 	and.w	r3, r3, #31
 8002434:	2201      	movs	r2, #1
 8002436:	409a      	lsls	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	1000823f 	.word	0x1000823f
 800244c:	40020940 	.word	0x40020940

08002450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800245e:	e15a      	b.n	8002716 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	2101      	movs	r1, #1
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	4013      	ands	r3, r2
 800246e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	2b00      	cmp	r3, #0
 8002474:	f000 814c 	beq.w	8002710 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b01      	cmp	r3, #1
 8002482:	d005      	beq.n	8002490 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800248c:	2b02      	cmp	r3, #2
 800248e:	d130      	bne.n	80024f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	005b      	lsls	r3, r3, #1
 800249a:	2203      	movs	r2, #3
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	4013      	ands	r3, r2
 80024a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68da      	ldr	r2, [r3, #12]
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	fa02 f303 	lsl.w	r3, r2, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024c6:	2201      	movs	r2, #1
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	43db      	mvns	r3, r3
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4013      	ands	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	091b      	lsrs	r3, r3, #4
 80024dc:	f003 0201 	and.w	r2, r3, #1
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d017      	beq.n	800252e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	2203      	movs	r2, #3
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	693a      	ldr	r2, [r7, #16]
 8002512:	4013      	ands	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689a      	ldr	r2, [r3, #8]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	693a      	ldr	r2, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	693a      	ldr	r2, [r7, #16]
 800252c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b02      	cmp	r3, #2
 8002538:	d123      	bne.n	8002582 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	08da      	lsrs	r2, r3, #3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	3208      	adds	r2, #8
 8002542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002546:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	220f      	movs	r2, #15
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4013      	ands	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	08da      	lsrs	r2, r3, #3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3208      	adds	r2, #8
 800257c:	6939      	ldr	r1, [r7, #16]
 800257e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	005b      	lsls	r3, r3, #1
 800258c:	2203      	movs	r2, #3
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43db      	mvns	r3, r3
 8002594:	693a      	ldr	r2, [r7, #16]
 8002596:	4013      	ands	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 0203 	and.w	r2, r3, #3
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 80a6 	beq.w	8002710 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c4:	4b5b      	ldr	r3, [pc, #364]	@ (8002734 <HAL_GPIO_Init+0x2e4>)
 80025c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025c8:	4a5a      	ldr	r2, [pc, #360]	@ (8002734 <HAL_GPIO_Init+0x2e4>)
 80025ca:	f043 0301 	orr.w	r3, r3, #1
 80025ce:	6613      	str	r3, [r2, #96]	@ 0x60
 80025d0:	4b58      	ldr	r3, [pc, #352]	@ (8002734 <HAL_GPIO_Init+0x2e4>)
 80025d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025dc:	4a56      	ldr	r2, [pc, #344]	@ (8002738 <HAL_GPIO_Init+0x2e8>)
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	089b      	lsrs	r3, r3, #2
 80025e2:	3302      	adds	r3, #2
 80025e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	220f      	movs	r2, #15
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	693a      	ldr	r2, [r7, #16]
 80025fc:	4013      	ands	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002606:	d01f      	beq.n	8002648 <HAL_GPIO_Init+0x1f8>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	4a4c      	ldr	r2, [pc, #304]	@ (800273c <HAL_GPIO_Init+0x2ec>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d019      	beq.n	8002644 <HAL_GPIO_Init+0x1f4>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	4a4b      	ldr	r2, [pc, #300]	@ (8002740 <HAL_GPIO_Init+0x2f0>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d013      	beq.n	8002640 <HAL_GPIO_Init+0x1f0>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4a4a      	ldr	r2, [pc, #296]	@ (8002744 <HAL_GPIO_Init+0x2f4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d00d      	beq.n	800263c <HAL_GPIO_Init+0x1ec>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a49      	ldr	r2, [pc, #292]	@ (8002748 <HAL_GPIO_Init+0x2f8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d007      	beq.n	8002638 <HAL_GPIO_Init+0x1e8>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a48      	ldr	r2, [pc, #288]	@ (800274c <HAL_GPIO_Init+0x2fc>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d101      	bne.n	8002634 <HAL_GPIO_Init+0x1e4>
 8002630:	2305      	movs	r3, #5
 8002632:	e00a      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 8002634:	2306      	movs	r3, #6
 8002636:	e008      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 8002638:	2304      	movs	r3, #4
 800263a:	e006      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 800263c:	2303      	movs	r3, #3
 800263e:	e004      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 8002640:	2302      	movs	r3, #2
 8002642:	e002      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_GPIO_Init+0x1fa>
 8002648:	2300      	movs	r3, #0
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	f002 0203 	and.w	r2, r2, #3
 8002650:	0092      	lsls	r2, r2, #2
 8002652:	4093      	lsls	r3, r2
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800265a:	4937      	ldr	r1, [pc, #220]	@ (8002738 <HAL_GPIO_Init+0x2e8>)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	089b      	lsrs	r3, r3, #2
 8002660:	3302      	adds	r3, #2
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002668:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <HAL_GPIO_Init+0x300>)
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	43db      	mvns	r3, r3
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4013      	ands	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4313      	orrs	r3, r2
 800268a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800268c:	4a30      	ldr	r2, [pc, #192]	@ (8002750 <HAL_GPIO_Init+0x300>)
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002692:	4b2f      	ldr	r3, [pc, #188]	@ (8002750 <HAL_GPIO_Init+0x300>)
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	43db      	mvns	r3, r3
 800269c:	693a      	ldr	r2, [r7, #16]
 800269e:	4013      	ands	r3, r2
 80026a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026ae:	693a      	ldr	r2, [r7, #16]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026b6:	4a26      	ldr	r2, [pc, #152]	@ (8002750 <HAL_GPIO_Init+0x300>)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026bc:	4b24      	ldr	r3, [pc, #144]	@ (8002750 <HAL_GPIO_Init+0x300>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80026e0:	4a1b      	ldr	r2, [pc, #108]	@ (8002750 <HAL_GPIO_Init+0x300>)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80026e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002750 <HAL_GPIO_Init+0x300>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800270a:	4a11      	ldr	r2, [pc, #68]	@ (8002750 <HAL_GPIO_Init+0x300>)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	3301      	adds	r3, #1
 8002714:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	fa22 f303 	lsr.w	r3, r2, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	f47f ae9d 	bne.w	8002460 <HAL_GPIO_Init+0x10>
  }
}
 8002726:	bf00      	nop
 8002728:	bf00      	nop
 800272a:	371c      	adds	r7, #28
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	40021000 	.word	0x40021000
 8002738:	40010000 	.word	0x40010000
 800273c:	48000400 	.word	0x48000400
 8002740:	48000800 	.word	0x48000800
 8002744:	48000c00 	.word	0x48000c00
 8002748:	48001000 	.word	0x48001000
 800274c:	48001400 	.word	0x48001400
 8002750:	40010400 	.word	0x40010400

08002754 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e0d0      	b.n	8002908 <HAL_I2S_Init+0x1b4>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800276c:	b2db      	uxtb	r3, r3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d106      	bne.n	8002780 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7fe feee 	bl	800155c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2202      	movs	r2, #2
 8002784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002796:	f023 030f 	bic.w	r3, r3, #15
 800279a:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2202      	movs	r2, #2
 80027a2:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d061      	beq.n	8002870 <HAL_I2S_Init+0x11c>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d102      	bne.n	80027ba <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80027b4:	2310      	movs	r3, #16
 80027b6:	617b      	str	r3, [r7, #20]
 80027b8:	e001      	b.n	80027be <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80027ba:	2320      	movs	r3, #32
 80027bc:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b20      	cmp	r3, #32
 80027c4:	d802      	bhi.n	80027cc <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80027cc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80027d0:	f001 f9e8 	bl	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq>
 80027d4:	60f8      	str	r0, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	691b      	ldr	r3, [r3, #16]
 80027da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027de:	d125      	bne.n	800282c <HAL_I2S_Init+0xd8>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d010      	beq.n	800280a <HAL_I2S_Init+0xb6>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	68fa      	ldr	r2, [r7, #12]
 80027ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80027f2:	4613      	mov	r3, r2
 80027f4:	009b      	lsls	r3, r3, #2
 80027f6:	4413      	add	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	461a      	mov	r2, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	695b      	ldr	r3, [r3, #20]
 8002800:	fbb2 f3f3 	udiv	r3, r2, r3
 8002804:	3305      	adds	r3, #5
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	e01f      	b.n	800284a <HAL_I2S_Init+0xf6>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	00db      	lsls	r3, r3, #3
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	fbb2 f2f3 	udiv	r2, r2, r3
 8002814:	4613      	mov	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	4413      	add	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	461a      	mov	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	fbb2 f3f3 	udiv	r3, r2, r3
 8002826:	3305      	adds	r3, #5
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	e00e      	b.n	800284a <HAL_I2S_Init+0xf6>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	fbb2 f2f3 	udiv	r2, r2, r3
 8002834:	4613      	mov	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	005b      	lsls	r3, r3, #1
 800283c:	461a      	mov	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	fbb2 f3f3 	udiv	r3, r2, r3
 8002846:	3305      	adds	r3, #5
 8002848:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	4a30      	ldr	r2, [pc, #192]	@ (8002910 <HAL_I2S_Init+0x1bc>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	08db      	lsrs	r3, r3, #3
 8002854:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	021b      	lsls	r3, r3, #8
 800286c:	61bb      	str	r3, [r7, #24]
 800286e:	e003      	b.n	8002878 <HAL_I2S_Init+0x124>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002870:	2302      	movs	r3, #2
 8002872:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d902      	bls.n	8002884 <HAL_I2S_Init+0x130>
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	2bff      	cmp	r3, #255	@ 0xff
 8002882:	d907      	bls.n	8002894 <HAL_I2S_Init+0x140>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002888:	f043 0210 	orr.w	r2, r3, #16
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	e039      	b.n	8002908 <HAL_I2S_Init+0x1b4>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	ea42 0103 	orr.w	r1, r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	430a      	orrs	r2, r1
 80028a6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	69db      	ldr	r3, [r3, #28]
 80028ae:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80028b2:	f023 030f 	bic.w	r3, r3, #15
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	6851      	ldr	r1, [r2, #4]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	4311      	orrs	r1, r2
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	68d2      	ldr	r2, [r2, #12]
 80028c4:	4311      	orrs	r1, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	6992      	ldr	r2, [r2, #24]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	431a      	orrs	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028d6:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	2b30      	cmp	r3, #48	@ 0x30
 80028de:	d003      	beq.n	80028e8 <HAL_I2S_Init+0x194>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	2bb0      	cmp	r3, #176	@ 0xb0
 80028e6:	d107      	bne.n	80028f8 <HAL_I2S_Init+0x1a4>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69da      	ldr	r2, [r3, #28]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80028f6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2200      	movs	r2, #0
 80028fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3720      	adds	r7, #32
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	cccccccd 	.word	0xcccccccd

08002914 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	4613      	mov	r3, r2
 8002920:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d002      	beq.n	800292e <HAL_I2S_Transmit_DMA+0x1a>
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e08a      	b.n	8002a48 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d001      	beq.n	8002942 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 800293e:	2302      	movs	r3, #2
 8002940:	e082      	b.n	8002a48 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_I2S_Transmit_DMA+0x3e>
 800294e:	2302      	movs	r3, #2
 8002950:	e07a      	b.n	8002a48 <HAL_I2S_Transmit_DMA+0x134>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2203      	movs	r2, #3
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->pTxBuffPtr = pData;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	68ba      	ldr	r2, [r7, #8]
 800296c:	61da      	str	r2, [r3, #28]

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	69db      	ldr	r3, [r3, #28]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b03      	cmp	r3, #3
 800297e:	d002      	beq.n	8002986 <HAL_I2S_Transmit_DMA+0x72>
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	2b05      	cmp	r3, #5
 8002984:	d10a      	bne.n	800299c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002986:	88fb      	ldrh	r3, [r7, #6]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = (Size << 1U);
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	845a      	strh	r2, [r3, #34]	@ 0x22
 800299a:	e005      	b.n	80029a8 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	88fa      	ldrh	r2, [r7, #6]
 80029a0:	841a      	strh	r2, [r3, #32]
    hi2s->TxXferCount = Size;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	88fa      	ldrh	r2, [r7, #6]
 80029a6:	845a      	strh	r2, [r3, #34]	@ 0x22
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ac:	4a28      	ldr	r2, [pc, #160]	@ (8002a50 <HAL_I2S_Transmit_DMA+0x13c>)
 80029ae:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b4:	4a27      	ldr	r2, [pc, #156]	@ (8002a54 <HAL_I2S_Transmit_DMA+0x140>)
 80029b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029bc:	4a26      	ldr	r2, [pc, #152]	@ (8002a58 <HAL_I2S_Transmit_DMA+0x144>)
 80029be:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
                                 (uint32_t)hi2s->pTxBuffPtr,
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	69db      	ldr	r3, [r3, #28]
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80029c8:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80029d0:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	8c1b      	ldrh	r3, [r3, #32]
 80029d6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80029d8:	f7ff fb6f 	bl	80020ba <HAL_DMA_Start_IT>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d00f      	beq.n	8002a02 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e6:	f043 0208 	orr.w	r2, r3, #8
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	639a      	str	r2, [r3, #56]	@ 0x38
    hi2s->State = HAL_I2S_STATE_READY;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    __HAL_UNLOCK(hi2s);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e022      	b.n	8002a48 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d107      	bne.n	8002a28 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685a      	ldr	r2, [r3, #4]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0202 	orr.w	r2, r2, #2
 8002a26:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d107      	bne.n	8002a46 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	69da      	ldr	r2, [r3, #28]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002a44:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3718      	adds	r7, #24
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	08002adb 	.word	0x08002adb
 8002a54:	08002a99 	.word	0x08002a99
 8002a58:	08002af7 	.word	0x08002af7

08002a5c <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa4:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10e      	bne.n	8002acc <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f022 0202 	bic.w	r2, r2, #2
 8002abc:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	845a      	strh	r2, [r3, #34]	@ 0x22
    hi2s->State = HAL_I2S_STATE_READY;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f7ff ffcf 	bl	8002a70 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ad2:	bf00      	nop
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae6:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002ae8:	68f8      	ldr	r0, [r7, #12]
 8002aea:	f7ff ffb7 	bl	8002a5c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002aee:	bf00      	nop
 8002af0:	3710      	adds	r7, #16
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b084      	sub	sp, #16
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b02:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0203 	bic.w	r2, r2, #3
 8002b12:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	845a      	strh	r2, [r3, #34]	@ 0x22
  hi2s->RxXferCount = 0U;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  hi2s->State = HAL_I2S_STATE_READY;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b2c:	f043 0208 	orr.w	r2, r3, #8
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002b34:	68f8      	ldr	r0, [r7, #12]
 8002b36:	f7ff ffa5 	bl	8002a84 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002b3a:	bf00      	nop
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
	...

08002b44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d141      	bne.n	8002bd6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b52:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b5e:	d131      	bne.n	8002bc4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b60:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b66:	4a46      	ldr	r2, [pc, #280]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b70:	4b43      	ldr	r3, [pc, #268]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b78:	4a41      	ldr	r2, [pc, #260]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b80:	4b40      	ldr	r3, [pc, #256]	@ (8002c84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2232      	movs	r2, #50	@ 0x32
 8002b86:	fb02 f303 	mul.w	r3, r2, r3
 8002b8a:	4a3f      	ldr	r2, [pc, #252]	@ (8002c88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	0c9b      	lsrs	r3, r3, #18
 8002b92:	3301      	adds	r3, #1
 8002b94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b96:	e002      	b.n	8002b9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b9e:	4b38      	ldr	r3, [pc, #224]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002baa:	d102      	bne.n	8002bb2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f2      	bne.n	8002b98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bb2:	4b33      	ldr	r3, [pc, #204]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bbe:	d158      	bne.n	8002c72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e057      	b.n	8002c74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bc4:	4b2e      	ldr	r3, [pc, #184]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bca:	4a2d      	ldr	r2, [pc, #180]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002bd4:	e04d      	b.n	8002c72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bdc:	d141      	bne.n	8002c62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bde:	4b28      	ldr	r3, [pc, #160]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002be6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bea:	d131      	bne.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bec:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bf2:	4a23      	ldr	r2, [pc, #140]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bfc:	4b20      	ldr	r3, [pc, #128]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c04:	4a1e      	ldr	r2, [pc, #120]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2232      	movs	r2, #50	@ 0x32
 8002c12:	fb02 f303 	mul.w	r3, r2, r3
 8002c16:	4a1c      	ldr	r2, [pc, #112]	@ (8002c88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002c18:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1c:	0c9b      	lsrs	r3, r3, #18
 8002c1e:	3301      	adds	r3, #1
 8002c20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c22:	e002      	b.n	8002c2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	3b01      	subs	r3, #1
 8002c28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c2a:	4b15      	ldr	r3, [pc, #84]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c36:	d102      	bne.n	8002c3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f2      	bne.n	8002c24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c3e:	4b10      	ldr	r3, [pc, #64]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c4a:	d112      	bne.n	8002c72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e011      	b.n	8002c74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c56:	4a0a      	ldr	r2, [pc, #40]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002c60:	e007      	b.n	8002c72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c62:	4b07      	ldr	r3, [pc, #28]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c6a:	4a05      	ldr	r2, [pc, #20]	@ (8002c80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c70:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002c72:	2300      	movs	r3, #0
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	3714      	adds	r7, #20
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	40007000 	.word	0x40007000
 8002c84:	20002ee4 	.word	0x20002ee4
 8002c88:	431bde83 	.word	0x431bde83

08002c8c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002c90:	4b05      	ldr	r3, [pc, #20]	@ (8002ca8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	4a04      	ldr	r2, [pc, #16]	@ (8002ca8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c9a:	6093      	str	r3, [r2, #8]
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40007000 	.word	0x40007000

08002cac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b088      	sub	sp, #32
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d101      	bne.n	8002cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e2fe      	b.n	80032bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d075      	beq.n	8002db6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cca:	4b97      	ldr	r3, [pc, #604]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 030c 	and.w	r3, r3, #12
 8002cd2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cd4:	4b94      	ldr	r3, [pc, #592]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	d102      	bne.n	8002cea <HAL_RCC_OscConfig+0x3e>
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b03      	cmp	r3, #3
 8002ce8:	d002      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x44>
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d10b      	bne.n	8002d08 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf0:	4b8d      	ldr	r3, [pc, #564]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d05b      	beq.n	8002db4 <HAL_RCC_OscConfig+0x108>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d157      	bne.n	8002db4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e2d9      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d10:	d106      	bne.n	8002d20 <HAL_RCC_OscConfig+0x74>
 8002d12:	4b85      	ldr	r3, [pc, #532]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a84      	ldr	r2, [pc, #528]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d1c:	6013      	str	r3, [r2, #0]
 8002d1e:	e01d      	b.n	8002d5c <HAL_RCC_OscConfig+0xb0>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d28:	d10c      	bne.n	8002d44 <HAL_RCC_OscConfig+0x98>
 8002d2a:	4b7f      	ldr	r3, [pc, #508]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a7e      	ldr	r2, [pc, #504]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	4b7c      	ldr	r3, [pc, #496]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a7b      	ldr	r2, [pc, #492]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	e00b      	b.n	8002d5c <HAL_RCC_OscConfig+0xb0>
 8002d44:	4b78      	ldr	r3, [pc, #480]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a77      	ldr	r2, [pc, #476]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d4e:	6013      	str	r3, [r2, #0]
 8002d50:	4b75      	ldr	r3, [pc, #468]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a74      	ldr	r2, [pc, #464]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d013      	beq.n	8002d8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d64:	f7fe ffa2 	bl	8001cac <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d6a:	e008      	b.n	8002d7e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d6c:	f7fe ff9e 	bl	8001cac <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b64      	cmp	r3, #100	@ 0x64
 8002d78:	d901      	bls.n	8002d7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	e29e      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d7e:	4b6a      	ldr	r3, [pc, #424]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d0f0      	beq.n	8002d6c <HAL_RCC_OscConfig+0xc0>
 8002d8a:	e014      	b.n	8002db6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7fe ff8e 	bl	8001cac <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d94:	f7fe ff8a 	bl	8001cac <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b64      	cmp	r3, #100	@ 0x64
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e28a      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002da6:	4b60      	ldr	r3, [pc, #384]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <HAL_RCC_OscConfig+0xe8>
 8002db2:	e000      	b.n	8002db6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002db4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d075      	beq.n	8002eae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002dc2:	4b59      	ldr	r3, [pc, #356]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 030c 	and.w	r3, r3, #12
 8002dca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dcc:	4b56      	ldr	r3, [pc, #344]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	2b0c      	cmp	r3, #12
 8002dda:	d102      	bne.n	8002de2 <HAL_RCC_OscConfig+0x136>
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d002      	beq.n	8002de8 <HAL_RCC_OscConfig+0x13c>
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d11f      	bne.n	8002e28 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002de8:	4b4f      	ldr	r3, [pc, #316]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d005      	beq.n	8002e00 <HAL_RCC_OscConfig+0x154>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e25d      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e00:	4b49      	ldr	r3, [pc, #292]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	061b      	lsls	r3, r3, #24
 8002e0e:	4946      	ldr	r1, [pc, #280]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e14:	4b45      	ldr	r3, [pc, #276]	@ (8002f2c <HAL_RCC_OscConfig+0x280>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe fefb 	bl	8001c14 <HAL_InitTick>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d043      	beq.n	8002eac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e249      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d023      	beq.n	8002e78 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e30:	4b3d      	ldr	r3, [pc, #244]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a3c      	ldr	r2, [pc, #240]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3c:	f7fe ff36 	bl	8001cac <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e42:	e008      	b.n	8002e56 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e44:	f7fe ff32 	bl	8001cac <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e232      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e56:	4b34      	ldr	r3, [pc, #208]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0f0      	beq.n	8002e44 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e62:	4b31      	ldr	r3, [pc, #196]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	061b      	lsls	r3, r3, #24
 8002e70:	492d      	ldr	r1, [pc, #180]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	604b      	str	r3, [r1, #4]
 8002e76:	e01a      	b.n	8002eae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e78:	4b2b      	ldr	r3, [pc, #172]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a2a      	ldr	r2, [pc, #168]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002e7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fe ff12 	bl	8001cac <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e8c:	f7fe ff0e 	bl	8001cac <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e20e      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e9e:	4b22      	ldr	r3, [pc, #136]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x1e0>
 8002eaa:	e000      	b.n	8002eae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d041      	beq.n	8002f3e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d01c      	beq.n	8002efc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ec2:	4b19      	ldr	r3, [pc, #100]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ec8:	4a17      	ldr	r2, [pc, #92]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002eca:	f043 0301 	orr.w	r3, r3, #1
 8002ece:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed2:	f7fe feeb 	bl	8001cac <HAL_GetTick>
 8002ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ed8:	e008      	b.n	8002eec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eda:	f7fe fee7 	bl	8001cac <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e1e7      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eec:	4b0e      	ldr	r3, [pc, #56]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0ef      	beq.n	8002eda <HAL_RCC_OscConfig+0x22e>
 8002efa:	e020      	b.n	8002f3e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002efc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f02:	4a09      	ldr	r2, [pc, #36]	@ (8002f28 <HAL_RCC_OscConfig+0x27c>)
 8002f04:	f023 0301 	bic.w	r3, r3, #1
 8002f08:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f0c:	f7fe fece 	bl	8001cac <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f12:	e00d      	b.n	8002f30 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f14:	f7fe feca 	bl	8001cac <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d906      	bls.n	8002f30 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e1ca      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
 8002f26:	bf00      	nop
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	20003a2c 	.word	0x20003a2c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f30:	4b8c      	ldr	r3, [pc, #560]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002f32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1ea      	bne.n	8002f14 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0304 	and.w	r3, r3, #4
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80a6 	beq.w	8003098 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f50:	4b84      	ldr	r3, [pc, #528]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_OscConfig+0x2b4>
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e000      	b.n	8002f62 <HAL_RCC_OscConfig+0x2b6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00d      	beq.n	8002f82 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f66:	4b7f      	ldr	r3, [pc, #508]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f70:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f72:	4b7c      	ldr	r3, [pc, #496]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f82:	4b79      	ldr	r3, [pc, #484]	@ (8003168 <HAL_RCC_OscConfig+0x4bc>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d118      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f8e:	4b76      	ldr	r3, [pc, #472]	@ (8003168 <HAL_RCC_OscConfig+0x4bc>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a75      	ldr	r2, [pc, #468]	@ (8003168 <HAL_RCC_OscConfig+0x4bc>)
 8002f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe fe87 	bl	8001cac <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa2:	f7fe fe83 	bl	8001cac <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e183      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fb4:	4b6c      	ldr	r3, [pc, #432]	@ (8003168 <HAL_RCC_OscConfig+0x4bc>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0f0      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d108      	bne.n	8002fda <HAL_RCC_OscConfig+0x32e>
 8002fc8:	4b66      	ldr	r3, [pc, #408]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fce:	4a65      	ldr	r2, [pc, #404]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002fd0:	f043 0301 	orr.w	r3, r3, #1
 8002fd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fd8:	e024      	b.n	8003024 <HAL_RCC_OscConfig+0x378>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	2b05      	cmp	r3, #5
 8002fe0:	d110      	bne.n	8003004 <HAL_RCC_OscConfig+0x358>
 8002fe2:	4b60      	ldr	r3, [pc, #384]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe8:	4a5e      	ldr	r2, [pc, #376]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002fea:	f043 0304 	orr.w	r3, r3, #4
 8002fee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ff2:	4b5c      	ldr	r3, [pc, #368]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff8:	4a5a      	ldr	r2, [pc, #360]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8002ffa:	f043 0301 	orr.w	r3, r3, #1
 8002ffe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003002:	e00f      	b.n	8003024 <HAL_RCC_OscConfig+0x378>
 8003004:	4b57      	ldr	r3, [pc, #348]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300a:	4a56      	ldr	r2, [pc, #344]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800300c:	f023 0301 	bic.w	r3, r3, #1
 8003010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003014:	4b53      	ldr	r3, [pc, #332]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301a:	4a52      	ldr	r2, [pc, #328]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800301c:	f023 0304 	bic.w	r3, r3, #4
 8003020:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d016      	beq.n	800305a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302c:	f7fe fe3e 	bl	8001cac <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003032:	e00a      	b.n	800304a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003034:	f7fe fe3a 	bl	8001cac <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003042:	4293      	cmp	r3, r2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e138      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800304a:	4b46      	ldr	r3, [pc, #280]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ed      	beq.n	8003034 <HAL_RCC_OscConfig+0x388>
 8003058:	e015      	b.n	8003086 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305a:	f7fe fe27 	bl	8001cac <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003060:	e00a      	b.n	8003078 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003062:	f7fe fe23 	bl	8001cac <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003070:	4293      	cmp	r3, r2
 8003072:	d901      	bls.n	8003078 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003074:	2303      	movs	r3, #3
 8003076:	e121      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003078:	4b3a      	ldr	r3, [pc, #232]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800307a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d1ed      	bne.n	8003062 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003086:	7ffb      	ldrb	r3, [r7, #31]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d105      	bne.n	8003098 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800308c:	4b35      	ldr	r3, [pc, #212]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800308e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003090:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003092:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003096:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0320 	and.w	r3, r3, #32
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d03c      	beq.n	800311e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d01c      	beq.n	80030e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80030ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 80030ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030b2:	4a2c      	ldr	r2, [pc, #176]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030bc:	f7fe fdf6 	bl	8001cac <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030c4:	f7fe fdf2 	bl	8001cac <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e0f2      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030d6:	4b23      	ldr	r3, [pc, #140]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 80030d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d0ef      	beq.n	80030c4 <HAL_RCC_OscConfig+0x418>
 80030e4:	e01b      	b.n	800311e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 80030e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 80030ee:	f023 0301 	bic.w	r3, r3, #1
 80030f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f6:	f7fe fdd9 	bl	8001cac <HAL_GetTick>
 80030fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030fc:	e008      	b.n	8003110 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030fe:	f7fe fdd5 	bl	8001cac <HAL_GetTick>
 8003102:	4602      	mov	r2, r0
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	1ad3      	subs	r3, r2, r3
 8003108:	2b02      	cmp	r3, #2
 800310a:	d901      	bls.n	8003110 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800310c:	2303      	movs	r3, #3
 800310e:	e0d5      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003110:	4b14      	ldr	r3, [pc, #80]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003112:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d1ef      	bne.n	80030fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	2b00      	cmp	r3, #0
 8003124:	f000 80c9 	beq.w	80032ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003128:	4b0e      	ldr	r3, [pc, #56]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 030c 	and.w	r3, r3, #12
 8003130:	2b0c      	cmp	r3, #12
 8003132:	f000 8083 	beq.w	800323c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	2b02      	cmp	r3, #2
 800313c:	d15e      	bne.n	80031fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800313e:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a08      	ldr	r2, [pc, #32]	@ (8003164 <HAL_RCC_OscConfig+0x4b8>)
 8003144:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003148:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314a:	f7fe fdaf 	bl	8001cac <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003150:	e00c      	b.n	800316c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003152:	f7fe fdab 	bl	8001cac <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d905      	bls.n	800316c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e0ab      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
 8003164:	40021000 	.word	0x40021000
 8003168:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800316c:	4b55      	ldr	r3, [pc, #340]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1ec      	bne.n	8003152 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003178:	4b52      	ldr	r3, [pc, #328]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 800317a:	68da      	ldr	r2, [r3, #12]
 800317c:	4b52      	ldr	r3, [pc, #328]	@ (80032c8 <HAL_RCC_OscConfig+0x61c>)
 800317e:	4013      	ands	r3, r2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6a11      	ldr	r1, [r2, #32]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003188:	3a01      	subs	r2, #1
 800318a:	0112      	lsls	r2, r2, #4
 800318c:	4311      	orrs	r1, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003192:	0212      	lsls	r2, r2, #8
 8003194:	4311      	orrs	r1, r2
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800319a:	0852      	lsrs	r2, r2, #1
 800319c:	3a01      	subs	r2, #1
 800319e:	0552      	lsls	r2, r2, #21
 80031a0:	4311      	orrs	r1, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80031a6:	0852      	lsrs	r2, r2, #1
 80031a8:	3a01      	subs	r2, #1
 80031aa:	0652      	lsls	r2, r2, #25
 80031ac:	4311      	orrs	r1, r2
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80031b2:	06d2      	lsls	r2, r2, #27
 80031b4:	430a      	orrs	r2, r1
 80031b6:	4943      	ldr	r1, [pc, #268]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031bc:	4b41      	ldr	r3, [pc, #260]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a40      	ldr	r2, [pc, #256]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031c8:	4b3e      	ldr	r3, [pc, #248]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	4a3d      	ldr	r2, [pc, #244]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d4:	f7fe fd6a 	bl	8001cac <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031dc:	f7fe fd66 	bl	8001cac <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e066      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ee:	4b35      	ldr	r3, [pc, #212]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x530>
 80031fa:	e05e      	b.n	80032ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031fc:	4b31      	ldr	r3, [pc, #196]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a30      	ldr	r2, [pc, #192]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 8003202:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003206:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003208:	f7fe fd50 	bl	8001cac <HAL_GetTick>
 800320c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800320e:	e008      	b.n	8003222 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003210:	f7fe fd4c 	bl	8001cac <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e04c      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003222:	4b28      	ldr	r3, [pc, #160]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1f0      	bne.n	8003210 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800322e:	4b25      	ldr	r3, [pc, #148]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 8003230:	68da      	ldr	r2, [r3, #12]
 8003232:	4924      	ldr	r1, [pc, #144]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 8003234:	4b25      	ldr	r3, [pc, #148]	@ (80032cc <HAL_RCC_OscConfig+0x620>)
 8003236:	4013      	ands	r3, r2
 8003238:	60cb      	str	r3, [r1, #12]
 800323a:	e03e      	b.n	80032ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	69db      	ldr	r3, [r3, #28]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d101      	bne.n	8003248 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e039      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003248:	4b1e      	ldr	r3, [pc, #120]	@ (80032c4 <HAL_RCC_OscConfig+0x618>)
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f003 0203 	and.w	r2, r3, #3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	429a      	cmp	r2, r3
 800325a:	d12c      	bne.n	80032b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003266:	3b01      	subs	r3, #1
 8003268:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800326a:	429a      	cmp	r2, r3
 800326c:	d123      	bne.n	80032b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003278:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800327a:	429a      	cmp	r2, r3
 800327c:	d11b      	bne.n	80032b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003288:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800328a:	429a      	cmp	r2, r3
 800328c:	d113      	bne.n	80032b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003298:	085b      	lsrs	r3, r3, #1
 800329a:	3b01      	subs	r3, #1
 800329c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800329e:	429a      	cmp	r2, r3
 80032a0:	d109      	bne.n	80032b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ac:	085b      	lsrs	r3, r3, #1
 80032ae:	3b01      	subs	r3, #1
 80032b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d001      	beq.n	80032ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e000      	b.n	80032bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3720      	adds	r7, #32
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000
 80032c8:	019f800c 	.word	0x019f800c
 80032cc:	feeefffc 	.word	0xfeeefffc

080032d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e11e      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e8:	4b91      	ldr	r3, [pc, #580]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d910      	bls.n	8003318 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f6:	4b8e      	ldr	r3, [pc, #568]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f023 020f 	bic.w	r2, r3, #15
 80032fe:	498c      	ldr	r1, [pc, #560]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	4313      	orrs	r3, r2
 8003304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003306:	4b8a      	ldr	r3, [pc, #552]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 030f 	and.w	r3, r3, #15
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d001      	beq.n	8003318 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e106      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d073      	beq.n	800340c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	2b03      	cmp	r3, #3
 800332a:	d129      	bne.n	8003380 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800332c:	4b81      	ldr	r3, [pc, #516]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d101      	bne.n	800333c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e0f4      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800333c:	f000 f99e 	bl	800367c <RCC_GetSysClockFreqFromPLLSource>
 8003340:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4a7c      	ldr	r2, [pc, #496]	@ (8003538 <HAL_RCC_ClockConfig+0x268>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d93f      	bls.n	80033ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800334a:	4b7a      	ldr	r3, [pc, #488]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d009      	beq.n	800336a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800335e:	2b00      	cmp	r3, #0
 8003360:	d033      	beq.n	80033ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003366:	2b00      	cmp	r3, #0
 8003368:	d12f      	bne.n	80033ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800336a:	4b72      	ldr	r3, [pc, #456]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003372:	4a70      	ldr	r2, [pc, #448]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 8003374:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003378:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800337a:	2380      	movs	r3, #128	@ 0x80
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	e024      	b.n	80033ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	2b02      	cmp	r3, #2
 8003386:	d107      	bne.n	8003398 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003388:	4b6a      	ldr	r3, [pc, #424]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d109      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0c6      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003398:	4b66      	ldr	r3, [pc, #408]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0be      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80033a8:	f000 f8ce 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80033ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	4a61      	ldr	r2, [pc, #388]	@ (8003538 <HAL_RCC_ClockConfig+0x268>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d909      	bls.n	80033ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80033b6:	4b5f      	ldr	r3, [pc, #380]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033be:	4a5d      	ldr	r2, [pc, #372]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80033c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80033c6:	2380      	movs	r3, #128	@ 0x80
 80033c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033ca:	4b5a      	ldr	r3, [pc, #360]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f023 0203 	bic.w	r2, r3, #3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	4957      	ldr	r1, [pc, #348]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80033d8:	4313      	orrs	r3, r2
 80033da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7fe fc66 	bl	8001cac <HAL_GetTick>
 80033e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033e4:	f7fe fc62 	bl	8001cac <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e095      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fa:	4b4e      	ldr	r3, [pc, #312]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 020c 	and.w	r2, r3, #12
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	429a      	cmp	r2, r3
 800340a:	d1eb      	bne.n	80033e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d023      	beq.n	8003460 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003424:	4b43      	ldr	r3, [pc, #268]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	4a42      	ldr	r2, [pc, #264]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800342a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800342e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0308 	and.w	r3, r3, #8
 8003438:	2b00      	cmp	r3, #0
 800343a:	d007      	beq.n	800344c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800343c:	4b3d      	ldr	r3, [pc, #244]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003444:	4a3b      	ldr	r2, [pc, #236]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 8003446:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800344a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800344c:	4b39      	ldr	r3, [pc, #228]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	4936      	ldr	r1, [pc, #216]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800345a:	4313      	orrs	r3, r2
 800345c:	608b      	str	r3, [r1, #8]
 800345e:	e008      	b.n	8003472 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b80      	cmp	r3, #128	@ 0x80
 8003464:	d105      	bne.n	8003472 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003466:	4b33      	ldr	r3, [pc, #204]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	4a32      	ldr	r2, [pc, #200]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 800346c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003470:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003472:	4b2f      	ldr	r3, [pc, #188]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	429a      	cmp	r2, r3
 800347e:	d21d      	bcs.n	80034bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003480:	4b2b      	ldr	r3, [pc, #172]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f023 020f 	bic.w	r2, r3, #15
 8003488:	4929      	ldr	r1, [pc, #164]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	4313      	orrs	r3, r2
 800348e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003490:	f7fe fc0c 	bl	8001cac <HAL_GetTick>
 8003494:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003498:	f7fe fc08 	bl	8001cac <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e03b      	b.n	8003526 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ae:	4b20      	ldr	r3, [pc, #128]	@ (8003530 <HAL_RCC_ClockConfig+0x260>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d1ed      	bne.n	8003498 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0304 	and.w	r3, r3, #4
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	4917      	ldr	r1, [pc, #92]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d009      	beq.n	80034fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034e6:	4b13      	ldr	r3, [pc, #76]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	490f      	ldr	r1, [pc, #60]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034fa:	f000 f825 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80034fe:	4602      	mov	r2, r0
 8003500:	4b0c      	ldr	r3, [pc, #48]	@ (8003534 <HAL_RCC_ClockConfig+0x264>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	091b      	lsrs	r3, r3, #4
 8003506:	f003 030f 	and.w	r3, r3, #15
 800350a:	490c      	ldr	r1, [pc, #48]	@ (800353c <HAL_RCC_ClockConfig+0x26c>)
 800350c:	5ccb      	ldrb	r3, [r1, r3]
 800350e:	f003 031f 	and.w	r3, r3, #31
 8003512:	fa22 f303 	lsr.w	r3, r2, r3
 8003516:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <HAL_RCC_ClockConfig+0x270>)
 8003518:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800351a:	4b0a      	ldr	r3, [pc, #40]	@ (8003544 <HAL_RCC_ClockConfig+0x274>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4618      	mov	r0, r3
 8003520:	f7fe fb78 	bl	8001c14 <HAL_InitTick>
 8003524:	4603      	mov	r3, r0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40022000 	.word	0x40022000
 8003534:	40021000 	.word	0x40021000
 8003538:	04c4b400 	.word	0x04c4b400
 800353c:	08007464 	.word	0x08007464
 8003540:	20002ee4 	.word	0x20002ee4
 8003544:	20003a2c 	.word	0x20003a2c

08003548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003548:	b480      	push	{r7}
 800354a:	b087      	sub	sp, #28
 800354c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800354e:	4b2c      	ldr	r3, [pc, #176]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 030c 	and.w	r3, r3, #12
 8003556:	2b04      	cmp	r3, #4
 8003558:	d102      	bne.n	8003560 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800355a:	4b2a      	ldr	r3, [pc, #168]	@ (8003604 <HAL_RCC_GetSysClockFreq+0xbc>)
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	e047      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003560:	4b27      	ldr	r3, [pc, #156]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 030c 	and.w	r3, r3, #12
 8003568:	2b08      	cmp	r3, #8
 800356a:	d102      	bne.n	8003572 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800356c:	4b26      	ldr	r3, [pc, #152]	@ (8003608 <HAL_RCC_GetSysClockFreq+0xc0>)
 800356e:	613b      	str	r3, [r7, #16]
 8003570:	e03e      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003572:	4b23      	ldr	r3, [pc, #140]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 030c 	and.w	r3, r3, #12
 800357a:	2b0c      	cmp	r3, #12
 800357c:	d136      	bne.n	80035ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800357e:	4b20      	ldr	r3, [pc, #128]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003588:	4b1d      	ldr	r3, [pc, #116]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	091b      	lsrs	r3, r3, #4
 800358e:	f003 030f 	and.w	r3, r3, #15
 8003592:	3301      	adds	r3, #1
 8003594:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b03      	cmp	r3, #3
 800359a:	d10c      	bne.n	80035b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800359c:	4a1a      	ldr	r2, [pc, #104]	@ (8003608 <HAL_RCC_GetSysClockFreq+0xc0>)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a4:	4a16      	ldr	r2, [pc, #88]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035a6:	68d2      	ldr	r2, [r2, #12]
 80035a8:	0a12      	lsrs	r2, r2, #8
 80035aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035ae:	fb02 f303 	mul.w	r3, r2, r3
 80035b2:	617b      	str	r3, [r7, #20]
      break;
 80035b4:	e00c      	b.n	80035d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035b6:	4a13      	ldr	r2, [pc, #76]	@ (8003604 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	4a10      	ldr	r2, [pc, #64]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	0a12      	lsrs	r2, r2, #8
 80035c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80035c8:	fb02 f303 	mul.w	r3, r2, r3
 80035cc:	617b      	str	r3, [r7, #20]
      break;
 80035ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003600 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	0e5b      	lsrs	r3, r3, #25
 80035d6:	f003 0303 	and.w	r3, r3, #3
 80035da:	3301      	adds	r3, #1
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80035e0:	697a      	ldr	r2, [r7, #20]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e8:	613b      	str	r3, [r7, #16]
 80035ea:	e001      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80035f0:	693b      	ldr	r3, [r7, #16]
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	371c      	adds	r7, #28
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40021000 	.word	0x40021000
 8003604:	00f42400 	.word	0x00f42400
 8003608:	007a1200 	.word	0x007a1200

0800360c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003610:	4b03      	ldr	r3, [pc, #12]	@ (8003620 <HAL_RCC_GetHCLKFreq+0x14>)
 8003612:	681b      	ldr	r3, [r3, #0]
}
 8003614:	4618      	mov	r0, r3
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	20002ee4 	.word	0x20002ee4

08003624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003628:	f7ff fff0 	bl	800360c <HAL_RCC_GetHCLKFreq>
 800362c:	4602      	mov	r2, r0
 800362e:	4b06      	ldr	r3, [pc, #24]	@ (8003648 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	0a1b      	lsrs	r3, r3, #8
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	4904      	ldr	r1, [pc, #16]	@ (800364c <HAL_RCC_GetPCLK1Freq+0x28>)
 800363a:	5ccb      	ldrb	r3, [r1, r3]
 800363c:	f003 031f 	and.w	r3, r3, #31
 8003640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40021000 	.word	0x40021000
 800364c:	08007474 	.word	0x08007474

08003650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003654:	f7ff ffda 	bl	800360c <HAL_RCC_GetHCLKFreq>
 8003658:	4602      	mov	r2, r0
 800365a:	4b06      	ldr	r3, [pc, #24]	@ (8003674 <HAL_RCC_GetPCLK2Freq+0x24>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	0adb      	lsrs	r3, r3, #11
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	4904      	ldr	r1, [pc, #16]	@ (8003678 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003666:	5ccb      	ldrb	r3, [r1, r3]
 8003668:	f003 031f 	and.w	r3, r3, #31
 800366c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003670:	4618      	mov	r0, r3
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40021000 	.word	0x40021000
 8003678:	08007474 	.word	0x08007474

0800367c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003682:	4b1e      	ldr	r3, [pc, #120]	@ (80036fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0303 	and.w	r3, r3, #3
 800368a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800368c:	4b1b      	ldr	r3, [pc, #108]	@ (80036fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	091b      	lsrs	r3, r3, #4
 8003692:	f003 030f 	and.w	r3, r3, #15
 8003696:	3301      	adds	r3, #1
 8003698:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	2b03      	cmp	r3, #3
 800369e:	d10c      	bne.n	80036ba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036a0:	4a17      	ldr	r2, [pc, #92]	@ (8003700 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a8:	4a14      	ldr	r2, [pc, #80]	@ (80036fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80036aa:	68d2      	ldr	r2, [r2, #12]
 80036ac:	0a12      	lsrs	r2, r2, #8
 80036ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036b2:	fb02 f303 	mul.w	r3, r2, r3
 80036b6:	617b      	str	r3, [r7, #20]
    break;
 80036b8:	e00c      	b.n	80036d4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036ba:	4a12      	ldr	r2, [pc, #72]	@ (8003704 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c2:	4a0e      	ldr	r2, [pc, #56]	@ (80036fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80036c4:	68d2      	ldr	r2, [r2, #12]
 80036c6:	0a12      	lsrs	r2, r2, #8
 80036c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80036cc:	fb02 f303 	mul.w	r3, r2, r3
 80036d0:	617b      	str	r3, [r7, #20]
    break;
 80036d2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036d4:	4b09      	ldr	r3, [pc, #36]	@ (80036fc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	0e5b      	lsrs	r3, r3, #25
 80036da:	f003 0303 	and.w	r3, r3, #3
 80036de:	3301      	adds	r3, #1
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80036e4:	697a      	ldr	r2, [r7, #20]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80036ee:	687b      	ldr	r3, [r7, #4]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	371c      	adds	r7, #28
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	40021000 	.word	0x40021000
 8003700:	007a1200 	.word	0x007a1200
 8003704:	00f42400 	.word	0x00f42400

08003708 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003710:	2300      	movs	r3, #0
 8003712:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003714:	2300      	movs	r3, #0
 8003716:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 8098 	beq.w	8003856 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003726:	2300      	movs	r3, #0
 8003728:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800372a:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800372c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10d      	bne.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003736:	4b40      	ldr	r3, [pc, #256]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800373a:	4a3f      	ldr	r2, [pc, #252]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800373c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003740:	6593      	str	r3, [r2, #88]	@ 0x58
 8003742:	4b3d      	ldr	r3, [pc, #244]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800374a:	60bb      	str	r3, [r7, #8]
 800374c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800374e:	2301      	movs	r3, #1
 8003750:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003752:	4b3a      	ldr	r3, [pc, #232]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a39      	ldr	r2, [pc, #228]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800375c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800375e:	f7fe faa5 	bl	8001cac <HAL_GetTick>
 8003762:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003764:	e009      	b.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003766:	f7fe faa1 	bl	8001cac <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d902      	bls.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	74fb      	strb	r3, [r7, #19]
        break;
 8003778:	e005      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800377a:	4b30      	ldr	r3, [pc, #192]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0ef      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003786:	7cfb      	ldrb	r3, [r7, #19]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d159      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800378c:	4b2a      	ldr	r3, [pc, #168]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800378e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003792:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003796:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01e      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d019      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80037a8:	4b23      	ldr	r3, [pc, #140]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80037b4:	4b20      	ldr	r3, [pc, #128]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80037c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80037d4:	4a18      	ldr	r2, [pc, #96]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d016      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7fe fa61 	bl	8001cac <HAL_GetTick>
 80037ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037ec:	e00b      	b.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ee:	f7fe fa5d 	bl	8001cac <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d902      	bls.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	74fb      	strb	r3, [r7, #19]
            break;
 8003804:	e006      	b.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003806:	4b0c      	ldr	r3, [pc, #48]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003808:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0ec      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003814:	7cfb      	ldrb	r3, [r7, #19]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d10b      	bne.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800381a:	4b07      	ldr	r3, [pc, #28]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800381c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003820:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003828:	4903      	ldr	r1, [pc, #12]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800382a:	4313      	orrs	r3, r2
 800382c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003830:	e008      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003832:	7cfb      	ldrb	r3, [r7, #19]
 8003834:	74bb      	strb	r3, [r7, #18]
 8003836:	e005      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003838:	40021000 	.word	0x40021000
 800383c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003844:	7c7b      	ldrb	r3, [r7, #17]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d105      	bne.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800384a:	4ba7      	ldr	r3, [pc, #668]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800384c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800384e:	4aa6      	ldr	r2, [pc, #664]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003850:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003854:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003862:	4ba1      	ldr	r3, [pc, #644]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003868:	f023 0203 	bic.w	r2, r3, #3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	499d      	ldr	r1, [pc, #628]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00a      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003884:	4b98      	ldr	r3, [pc, #608]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	f023 020c 	bic.w	r2, r3, #12
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	4995      	ldr	r1, [pc, #596]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003894:	4313      	orrs	r3, r2
 8003896:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0304 	and.w	r3, r3, #4
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038a6:	4b90      	ldr	r3, [pc, #576]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	498c      	ldr	r1, [pc, #560]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0308 	and.w	r3, r3, #8
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038c8:	4b87      	ldr	r3, [pc, #540]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	691b      	ldr	r3, [r3, #16]
 80038d6:	4984      	ldr	r1, [pc, #528]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0310 	and.w	r3, r3, #16
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038ea:	4b7f      	ldr	r3, [pc, #508]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	695b      	ldr	r3, [r3, #20]
 80038f8:	497b      	ldr	r1, [pc, #492]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800390c:	4b76      	ldr	r3, [pc, #472]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003912:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	4973      	ldr	r1, [pc, #460]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800392e:	4b6e      	ldr	r3, [pc, #440]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003930:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003934:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	496a      	ldr	r1, [pc, #424]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003950:	4b65      	ldr	r3, [pc, #404]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003956:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	4962      	ldr	r1, [pc, #392]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003972:	4b5d      	ldr	r3, [pc, #372]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003978:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	4959      	ldr	r1, [pc, #356]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003994:	4b54      	ldr	r3, [pc, #336]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003996:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800399a:	f023 0203 	bic.w	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a2:	4951      	ldr	r1, [pc, #324]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039b6:	4b4c      	ldr	r3, [pc, #304]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c4:	4948      	ldr	r1, [pc, #288]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d015      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039d8:	4b43      	ldr	r3, [pc, #268]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	4940      	ldr	r1, [pc, #256]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039f6:	d105      	bne.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039f8:	4b3b      	ldr	r3, [pc, #236]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4a3a      	ldr	r2, [pc, #232]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a02:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d015      	beq.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003a10:	4b35      	ldr	r3, [pc, #212]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1e:	4932      	ldr	r1, [pc, #200]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a2e:	d105      	bne.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a30:	4b2d      	ldr	r3, [pc, #180]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	4a2c      	ldr	r2, [pc, #176]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a3a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d015      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a48:	4b27      	ldr	r3, [pc, #156]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a4e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	4924      	ldr	r1, [pc, #144]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a66:	d105      	bne.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a68:	4b1f      	ldr	r3, [pc, #124]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a72:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d015      	beq.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a80:	4b19      	ldr	r3, [pc, #100]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8e:	4916      	ldr	r1, [pc, #88]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a9e:	d105      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003aa0:	4b11      	ldr	r3, [pc, #68]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	4a10      	ldr	r2, [pc, #64]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003aaa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d019      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003abe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac6:	4908      	ldr	r1, [pc, #32]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ad6:	d109      	bne.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ad8:	4b03      	ldr	r3, [pc, #12]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	4a02      	ldr	r2, [pc, #8]	@ (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ae2:	60d3      	str	r3, [r2, #12]
 8003ae4:	e002      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003ae6:	bf00      	nop
 8003ae8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d015      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003af8:	4b29      	ldr	r3, [pc, #164]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b06:	4926      	ldr	r1, [pc, #152]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b16:	d105      	bne.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003b18:	4b21      	ldr	r3, [pc, #132]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4a20      	ldr	r2, [pc, #128]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b22:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d015      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b36:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b3e:	4918      	ldr	r1, [pc, #96]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b4e:	d105      	bne.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003b50:	4b13      	ldr	r3, [pc, #76]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	4a12      	ldr	r2, [pc, #72]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b5a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d015      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b68:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b76:	490a      	ldr	r1, [pc, #40]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b86:	d105      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b88:	4b05      	ldr	r3, [pc, #20]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003b8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003b94:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40021000 	.word	0x40021000

08003ba4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)
  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61fb      	str	r3, [r7, #28]
  uint32_t pllvco, plln, pllp;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003bb6:	d136      	bne.n	8003c26 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003bb8:	4bb1      	ldr	r3, [pc, #708]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bc2:	613b      	str	r3, [r7, #16]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003bc4:	4bae      	ldr	r3, [pc, #696]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d108      	bne.n	8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003bd8:	d104      	bne.n	8003be4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8003bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bde:	61fb      	str	r3, [r7, #28]
 8003be0:	f000 bd12 	b.w	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003be4:	4ba6      	ldr	r3, [pc, #664]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d108      	bne.n	8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bf8:	d104      	bne.n	8003c04 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
    {
      frequency = LSI_VALUE;
 8003bfa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003bfe:	61fb      	str	r3, [r7, #28]
 8003c00:	f000 bd02 	b.w	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8003c04:	4b9e      	ldr	r3, [pc, #632]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c10:	f040 84fa 	bne.w	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c1a:	f040 84f5 	bne.w	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = HSE_VALUE / 32U;
 8003c1e:	4b99      	ldr	r3, [pc, #612]	@ (8003e84 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8003c20:	61fb      	str	r3, [r7, #28]
 8003c22:	f000 bcf1 	b.w	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 8003c26:	4b96      	ldr	r3, [pc, #600]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d10c      	bne.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003c32:	4b93      	ldr	r3, [pc, #588]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c3e:	d102      	bne.n	8003c46 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
      {
        pllvco = HSI_VALUE;
 8003c40:	4b91      	ldr	r3, [pc, #580]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003c42:	61bb      	str	r3, [r7, #24]
 8003c44:	e017      	b.n	8003c76 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61bb      	str	r3, [r7, #24]
 8003c4a:	e014      	b.n	8003c76 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8003c4c:	4b8c      	ldr	r3, [pc, #560]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0303 	and.w	r3, r3, #3
 8003c54:	2b03      	cmp	r3, #3
 8003c56:	d10c      	bne.n	8003c72 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003c58:	4b89      	ldr	r3, [pc, #548]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c64:	d102      	bne.n	8003c6c <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
      {
        pllvco = HSE_VALUE;
 8003c66:	4b89      	ldr	r3, [pc, #548]	@ (8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8003c68:	61bb      	str	r3, [r7, #24]
 8003c6a:	e004      	b.n	8003c76 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
      else
      {
        pllvco = 0U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	61bb      	str	r3, [r7, #24]
 8003c70:	e001      	b.n	8003c76 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	61bb      	str	r3, [r7, #24]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003c76:	4b82      	ldr	r3, [pc, #520]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	091b      	lsrs	r3, r3, #4
 8003c7c:	f003 030f 	and.w	r3, r3, #15
 8003c80:	3301      	adds	r3, #1
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	61bb      	str	r3, [r7, #24]

    switch(PeriphClk)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c90:	f000 8466 	beq.w	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c9a:	f200 848e 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ca4:	f000 8263 	beq.w	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cae:	f200 8484 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cb8:	f000 8417 	beq.w	80044ea <HAL_RCCEx_GetPeriphCLKFreq+0x946>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cc2:	f200 847a 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ccc:	f000 83d0 	beq.w	8004470 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cd6:	f200 8470 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ce0:	f000 8398 	beq.w	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cea:	f200 8466 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf4:	f000 8360 	beq.w	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cfe:	f200 845c 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d08:	f000 8318 	beq.w	800433c <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d12:	f200 8452 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d1c:	f000 82ca 	beq.w	80042b4 <HAL_RCCEx_GetPeriphCLKFreq+0x710>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d26:	f200 8448 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d30:	f000 827c 	beq.w	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x688>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d3a:	f200 843e 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d44:	f000 8236 	beq.w	80041b4 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d4e:	f200 8434 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d58:	f000 81e4 	beq.w	8004124 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d62:	f200 842a 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b80      	cmp	r3, #128	@ 0x80
 8003d6a:	f000 81b1 	beq.w	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2b80      	cmp	r3, #128	@ 0x80
 8003d72:	f200 8422 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b20      	cmp	r3, #32
 8003d7a:	d84b      	bhi.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 841b 	beq.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	3b01      	subs	r3, #1
 8003d88:	2b1f      	cmp	r3, #31
 8003d8a:	f200 8416 	bhi.w	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8003d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d94 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>)
 8003d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d94:	08003e1f 	.word	0x08003e1f
 8003d98:	08003e91 	.word	0x08003e91
 8003d9c:	080045bb 	.word	0x080045bb
 8003da0:	08003ef3 	.word	0x08003ef3
 8003da4:	080045bb 	.word	0x080045bb
 8003da8:	080045bb 	.word	0x080045bb
 8003dac:	080045bb 	.word	0x080045bb
 8003db0:	08003f55 	.word	0x08003f55
 8003db4:	080045bb 	.word	0x080045bb
 8003db8:	080045bb 	.word	0x080045bb
 8003dbc:	080045bb 	.word	0x080045bb
 8003dc0:	080045bb 	.word	0x080045bb
 8003dc4:	080045bb 	.word	0x080045bb
 8003dc8:	080045bb 	.word	0x080045bb
 8003dcc:	080045bb 	.word	0x080045bb
 8003dd0:	08003fb7 	.word	0x08003fb7
 8003dd4:	080045bb 	.word	0x080045bb
 8003dd8:	080045bb 	.word	0x080045bb
 8003ddc:	080045bb 	.word	0x080045bb
 8003de0:	080045bb 	.word	0x080045bb
 8003de4:	080045bb 	.word	0x080045bb
 8003de8:	080045bb 	.word	0x080045bb
 8003dec:	080045bb 	.word	0x080045bb
 8003df0:	080045bb 	.word	0x080045bb
 8003df4:	080045bb 	.word	0x080045bb
 8003df8:	080045bb 	.word	0x080045bb
 8003dfc:	080045bb 	.word	0x080045bb
 8003e00:	080045bb 	.word	0x080045bb
 8003e04:	080045bb 	.word	0x080045bb
 8003e08:	080045bb 	.word	0x080045bb
 8003e0c:	080045bb 	.word	0x080045bb
 8003e10:	0800401f 	.word	0x0800401f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b40      	cmp	r3, #64	@ 0x40
 8003e18:	f000 8135 	beq.w	8004086 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
      break;

#endif /* QUADSPI */

    default:
      break;
 8003e1c:	e3cd      	b.n	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003e1e:	4b18      	ldr	r3, [pc, #96]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d103      	bne.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
        frequency = HAL_RCC_GetPCLK2Freq();
 8003e30:	f7ff fc0e 	bl	8003650 <HAL_RCC_GetPCLK2Freq>
 8003e34:	61f8      	str	r0, [r7, #28]
      break;
 8003e36:	e3c2      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d103      	bne.n	8003e46 <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
        frequency = HAL_RCC_GetSysClockFreq();
 8003e3e:	f7ff fb83 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003e42:	61f8      	str	r0, [r7, #28]
      break;
 8003e44:	e3bb      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )
 8003e46:	4b0e      	ldr	r3, [pc, #56]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e52:	d105      	bne.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d102      	bne.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>
        frequency = HSI_VALUE;
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8003e5c:	61fb      	str	r3, [r7, #28]
      break;
 8003e5e:	e3ae      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003e60:	4b07      	ldr	r3, [pc, #28]	@ (8003e80 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	f040 83a7 	bne.w	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	2b03      	cmp	r3, #3
 8003e74:	f040 83a3 	bne.w	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
        frequency = LSE_VALUE;
 8003e78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e7c:	61fb      	str	r3, [r7, #28]
      break;
 8003e7e:	e39e      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8003e80:	40021000 	.word	0x40021000
 8003e84:	0003d090 	.word	0x0003d090
 8003e88:	00f42400 	.word	0x00f42400
 8003e8c:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003e90:	4ba2      	ldr	r3, [pc, #648]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e96:	f003 030c 	and.w	r3, r3, #12
 8003e9a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d103      	bne.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x306>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003ea2:	f7ff fbbf 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8003ea6:	61f8      	str	r0, [r7, #28]
      break;
 8003ea8:	e38b      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d103      	bne.n	8003eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
        frequency = HAL_RCC_GetSysClockFreq();
 8003eb0:	f7ff fb4a 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003eb4:	61f8      	str	r0, [r7, #28]
      break;
 8003eb6:	e384      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003eb8:	4b98      	ldr	r3, [pc, #608]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec4:	d105      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d102      	bne.n	8003ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x32e>
        frequency = HSI_VALUE;
 8003ecc:	4b94      	ldr	r3, [pc, #592]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003ece:	61fb      	str	r3, [r7, #28]
      break;
 8003ed0:	e377      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8003ed2:	4b92      	ldr	r3, [pc, #584]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	f040 8370 	bne.w	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	2b0c      	cmp	r3, #12
 8003ee6:	f040 836c 	bne.w	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
        frequency = LSE_VALUE;
 8003eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eee:	61fb      	str	r3, [r7, #28]
      break;
 8003ef0:	e367      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003ef2:	4b8a      	ldr	r3, [pc, #552]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003efc:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d103      	bne.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x368>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003f04:	f7ff fb8e 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8003f08:	61f8      	str	r0, [r7, #28]
      break;
 8003f0a:	e35c      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	2b10      	cmp	r3, #16
 8003f10:	d103      	bne.n	8003f1a <HAL_RCCEx_GetPeriphCLKFreq+0x376>
        frequency = HAL_RCC_GetSysClockFreq();
 8003f12:	f7ff fb19 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003f16:	61f8      	str	r0, [r7, #28]
      break;
 8003f18:	e355      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003f1a:	4b80      	ldr	r3, [pc, #512]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f26:	d105      	bne.n	8003f34 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	d102      	bne.n	8003f34 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
        frequency = HSI_VALUE;
 8003f2e:	4b7c      	ldr	r3, [pc, #496]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003f30:	61fb      	str	r3, [r7, #28]
      break;
 8003f32:	e348      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003f34:	4b79      	ldr	r3, [pc, #484]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	f040 8341 	bne.w	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2b30      	cmp	r3, #48	@ 0x30
 8003f48:	f040 833d 	bne.w	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
        frequency = LSE_VALUE;
 8003f4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f50:	61fb      	str	r3, [r7, #28]
      break;
 8003f52:	e338      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003f54:	4b71      	ldr	r3, [pc, #452]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003f5e:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d103      	bne.n	8003f6e <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003f66:	f7ff fb5d 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8003f6a:	61f8      	str	r0, [r7, #28]
      break;
 8003f6c:	e32d      	b.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	2b40      	cmp	r3, #64	@ 0x40
 8003f72:	d103      	bne.n	8003f7c <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        frequency = HAL_RCC_GetSysClockFreq();
 8003f74:	f7ff fae8 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003f78:	61f8      	str	r0, [r7, #28]
      break;
 8003f7a:	e326      	b.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8003f7c:	4b67      	ldr	r3, [pc, #412]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f88:	d105      	bne.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	2b80      	cmp	r3, #128	@ 0x80
 8003f8e:	d102      	bne.n	8003f96 <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
        frequency = HSI_VALUE;
 8003f90:	4b63      	ldr	r3, [pc, #396]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003f92:	61fb      	str	r3, [r7, #28]
      break;
 8003f94:	e319      	b.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8003f96:	4b61      	ldr	r3, [pc, #388]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	f040 8312 	bne.w	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	2bc0      	cmp	r3, #192	@ 0xc0
 8003faa:	f040 830e 	bne.w	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
        frequency = LSE_VALUE;
 8003fae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fb2:	61fb      	str	r3, [r7, #28]
      break;
 8003fb4:	e309      	b.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xa26>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8003fb6:	4b59      	ldr	r3, [pc, #356]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fc0:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d103      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8003fc8:	f7ff fb2c 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8003fcc:	61f8      	str	r0, [r7, #28]
      break;
 8003fce:	e2fe      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd6:	d103      	bne.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
        frequency = HAL_RCC_GetSysClockFreq();
 8003fd8:	f7ff fab6 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8003fdc:	61f8      	str	r0, [r7, #28]
      break;
 8003fde:	e2f6      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8003fe0:	4b4e      	ldr	r3, [pc, #312]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fec:	d106      	bne.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ff4:	d102      	bne.n	8003ffc <HAL_RCCEx_GetPeriphCLKFreq+0x458>
        frequency = HSI_VALUE;
 8003ff6:	4b4a      	ldr	r3, [pc, #296]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8003ff8:	61fb      	str	r3, [r7, #28]
      break;
 8003ffa:	e2e8      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8003ffc:	4b47      	ldr	r3, [pc, #284]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8003ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b02      	cmp	r3, #2
 8004008:	f040 82e1 	bne.w	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004012:	f040 82dc 	bne.w	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
        frequency = LSE_VALUE;
 8004016:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800401a:	61fb      	str	r3, [r7, #28]
      break;
 800401c:	e2d7      	b.n	80045ce <HAL_RCCEx_GetPeriphCLKFreq+0xa2a>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800401e:	4b3f      	ldr	r3, [pc, #252]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004024:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004028:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d103      	bne.n	8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x494>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004030:	f7ff faf8 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8004034:	61f8      	str	r0, [r7, #28]
      break;
 8004036:	e2cc      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800403e:	d103      	bne.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
        frequency = HAL_RCC_GetSysClockFreq();
 8004040:	f7ff fa82 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8004044:	61f8      	str	r0, [r7, #28]
      break;
 8004046:	e2c4      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8004048:	4b34      	ldr	r3, [pc, #208]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004050:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004054:	d106      	bne.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800405c:	d102      	bne.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
        frequency = HSI_VALUE;
 800405e:	4b30      	ldr	r3, [pc, #192]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8004060:	61fb      	str	r3, [r7, #28]
      break;
 8004062:	e2b6      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004064:	4b2d      	ldr	r3, [pc, #180]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b02      	cmp	r3, #2
 8004070:	f040 82af 	bne.w	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800407a:	f040 82aa 	bne.w	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
        frequency = LSE_VALUE;
 800407e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004082:	61fb      	str	r3, [r7, #28]
      break;
 8004084:	e2a5      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2e>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004086:	4b25      	ldr	r3, [pc, #148]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8004088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004090:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d103      	bne.n	80040a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004098:	f7ff fac4 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 800409c:	61f8      	str	r0, [r7, #28]
      break;
 800409e:	e29a      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040a6:	d103      	bne.n	80040b0 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        frequency = HAL_RCC_GetSysClockFreq();
 80040a8:	f7ff fa4e 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80040ac:	61f8      	str	r0, [r7, #28]
      break;
 80040ae:	e292      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80040b0:	4b1a      	ldr	r3, [pc, #104]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040bc:	f040 828b 	bne.w	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040c6:	f040 8286 	bne.w	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
        frequency = HSI_VALUE;
 80040ca:	4b15      	ldr	r3, [pc, #84]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 80040cc:	61fb      	str	r3, [r7, #28]
      break;
 80040ce:	e282      	b.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80040d0:	4b12      	ldr	r3, [pc, #72]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80040da:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <HAL_RCCEx_GetPeriphCLKFreq+0x546>
        frequency = HAL_RCC_GetPCLK1Freq();
 80040e2:	f7ff fa9f 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 80040e6:	61f8      	str	r0, [r7, #28]
      break;
 80040e8:	e277      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80040f0:	d103      	bne.n	80040fa <HAL_RCCEx_GetPeriphCLKFreq+0x556>
        frequency = HAL_RCC_GetSysClockFreq();
 80040f2:	f7ff fa29 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80040f6:	61f8      	str	r0, [r7, #28]
      break;
 80040f8:	e26f      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80040fa:	4b08      	ldr	r3, [pc, #32]	@ (800411c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004106:	f040 8268 	bne.w	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004110:	f040 8263 	bne.w	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
        frequency = HSI_VALUE;
 8004114:	4b02      	ldr	r3, [pc, #8]	@ (8004120 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8004116:	61fb      	str	r3, [r7, #28]
      break;
 8004118:	e25f      	b.n	80045da <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
 8004120:	00f42400 	.word	0x00f42400
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004124:	4ba0      	ldr	r3, [pc, #640]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800412e:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d103      	bne.n	800413e <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004136:	f7ff fa75 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 800413a:	61f8      	str	r0, [r7, #28]
      break;
 800413c:	e24f      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004144:	d103      	bne.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0x5aa>
        frequency = HAL_RCC_GetSysClockFreq();
 8004146:	f7ff f9ff 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 800414a:	61f8      	str	r0, [r7, #28]
      break;
 800414c:	e247      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800414e:	4b96      	ldr	r3, [pc, #600]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004156:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800415a:	f040 8240 	bne.w	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004164:	f040 823b 	bne.w	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
        frequency = HSI_VALUE;
 8004168:	4b90      	ldr	r3, [pc, #576]	@ (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800416a:	61fb      	str	r3, [r7, #28]
      break;
 800416c:	e237      	b.n	80045de <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
      srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800416e:	4b8e      	ldr	r3, [pc, #568]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004170:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d103      	bne.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004180:	f7ff fa50 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8004184:	61f8      	str	r0, [r7, #28]
      break;
 8004186:	e22c      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	2b01      	cmp	r3, #1
 800418c:	d103      	bne.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
        frequency = HAL_RCC_GetSysClockFreq();
 800418e:	f7ff f9db 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8004192:	61f8      	str	r0, [r7, #28]
      break;
 8004194:	e225      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004196:	4b84      	ldr	r3, [pc, #528]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800419e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041a2:	f040 821e 	bne.w	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	f040 821a 	bne.w	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
        frequency = HSI_VALUE;
 80041ae:	4b7f      	ldr	r3, [pc, #508]	@ (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80041b0:	61fb      	str	r3, [r7, #28]
      break;
 80041b2:	e216      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa3e>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80041b4:	4b7c      	ldr	r3, [pc, #496]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80041b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ba:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80041be:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d103      	bne.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 80041c6:	f7ff fa2d 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 80041ca:	61f8      	str	r0, [r7, #28]
      break;
 80041cc:	e20b      	b.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80041ce:	4b76      	ldr	r3, [pc, #472]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80041d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d107      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041e2:	d103      	bne.n	80041ec <HAL_RCCEx_GetPeriphCLKFreq+0x648>
        frequency = LSI_VALUE;
 80041e4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80041e8:	61fb      	str	r3, [r7, #28]
 80041ea:	e01e      	b.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80041ec:	4b6e      	ldr	r3, [pc, #440]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f8:	d106      	bne.n	8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004200:	d102      	bne.n	8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        frequency = HSI_VALUE;
 8004202:	4b6a      	ldr	r3, [pc, #424]	@ (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	e010      	b.n	800422a <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8004208:	4b67      	ldr	r3, [pc, #412]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800420a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b02      	cmp	r3, #2
 8004214:	f040 81e7 	bne.w	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800421e:	f040 81e2 	bne.w	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
        frequency = LSE_VALUE;
 8004222:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004226:	61fb      	str	r3, [r7, #28]
      break;
 8004228:	e1dd      	b.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 800422a:	e1dc      	b.n	80045e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
      srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800422c:	4b5e      	ldr	r3, [pc, #376]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800422e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004232:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004236:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d103      	bne.n	8004246 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
        frequency = HAL_RCC_GetSysClockFreq();
 800423e:	f7ff f983 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 8004242:	61f8      	str	r0, [r7, #28]
      break;
 8004244:	e1d1      	b.n	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800424c:	d11b      	bne.n	8004286 <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 800424e:	4b56      	ldr	r3, [pc, #344]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 81c7 	beq.w	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800425c:	4b52      	ldr	r3, [pc, #328]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	0a1b      	lsrs	r3, r3, #8
 8004262:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004266:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	fb03 f202 	mul.w	r2, r3, r2
 8004270:	4b4d      	ldr	r3, [pc, #308]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	0d5b      	lsrs	r3, r3, #21
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	3301      	adds	r3, #1
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004282:	61fb      	str	r3, [r7, #28]
      break;
 8004284:	e1b1      	b.n	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800428c:	d102      	bne.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
        frequency = EXTERNAL_CLOCK_VALUE;
 800428e:	4b48      	ldr	r3, [pc, #288]	@ (80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004290:	61fb      	str	r3, [r7, #28]
      break;
 8004292:	e1aa      	b.n	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))
 8004294:	4b44      	ldr	r3, [pc, #272]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800429c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042a0:	f040 81a3 	bne.w	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80042aa:	f040 819e 	bne.w	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
        frequency = HSI_VALUE;
 80042ae:	4b3f      	ldr	r3, [pc, #252]	@ (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80042b0:	61fb      	str	r3, [r7, #28]
      break;
 80042b2:	e19a      	b.n	80045ea <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80042b4:	4b3c      	ldr	r3, [pc, #240]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ba:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80042be:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
        frequency = HAL_RCC_GetSysClockFreq();
 80042c6:	f7ff f93f 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80042ca:	61f8      	str	r0, [r7, #28]
      break;
 80042cc:	e18f      	b.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_PLL)
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042d4:	d11b      	bne.n	800430e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 80042d6:	4b34      	ldr	r3, [pc, #208]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8185 	beq.w	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80042e4:	4b30      	ldr	r3, [pc, #192]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	0a1b      	lsrs	r3, r3, #8
 80042ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ee:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	fb03 f202 	mul.w	r2, r3, r2
 80042f8:	4b2b      	ldr	r3, [pc, #172]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	0d5b      	lsrs	r3, r3, #21
 80042fe:	f003 0303 	and.w	r3, r3, #3
 8004302:	3301      	adds	r3, #1
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	fbb2 f3f3 	udiv	r3, r2, r3
 800430a:	61fb      	str	r3, [r7, #28]
      break;
 800430c:	e16f      	b.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if(srcclk == RCC_I2SCLKSOURCE_EXT)
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004314:	d102      	bne.n	800431c <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004316:	4b26      	ldr	r3, [pc, #152]	@ (80043b0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004318:	61fb      	str	r3, [r7, #28]
      break;
 800431a:	e168      	b.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))
 800431c:	4b22      	ldr	r3, [pc, #136]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004324:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004328:	f040 8161 	bne.w	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004332:	f040 815c 	bne.w	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
        frequency = HSI_VALUE;
 8004336:	4b1d      	ldr	r3, [pc, #116]	@ (80043ac <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004338:	61fb      	str	r3, [r7, #28]
      break;
 800433a:	e158      	b.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800433c:	4b1a      	ldr	r3, [pc, #104]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004342:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004346:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800434e:	d103      	bne.n	8004358 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004350:	f7ff f968 	bl	8003624 <HAL_RCC_GetPCLK1Freq>
 8004354:	61f8      	str	r0, [r7, #28]
      break;
 8004356:	e14c      	b.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d102      	bne.n	8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>
        frequency = HSE_VALUE;
 800435e:	4b15      	ldr	r3, [pc, #84]	@ (80043b4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004360:	61fb      	str	r3, [r7, #28]
      break;
 8004362:	e146      	b.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800436a:	f040 8142 	bne.w	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)
 800436e:	4b0e      	ldr	r3, [pc, #56]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 813b 	beq.w	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800437c:	4b0a      	ldr	r3, [pc, #40]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	0a1b      	lsrs	r3, r3, #8
 8004382:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004386:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	fb03 f202 	mul.w	r2, r3, r2
 8004390:	4b05      	ldr	r3, [pc, #20]	@ (80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0x804>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	0d5b      	lsrs	r3, r3, #21
 8004396:	f003 0303 	and.w	r3, r3, #3
 800439a:	3301      	adds	r3, #1
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a2:	61fb      	str	r3, [r7, #28]
      break;
 80043a4:	e125      	b.n	80045f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80043a6:	bf00      	nop
 80043a8:	40021000 	.word	0x40021000
 80043ac:	00f42400 	.word	0x00f42400
 80043b0:	00bb8000 	.word	0x00bb8000
 80043b4:	007a1200 	.word	0x007a1200
      srcclk = __HAL_RCC_GET_USB_SOURCE();
 80043b8:	4b96      	ldr	r3, [pc, #600]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043be:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80043c2:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043ca:	d114      	bne.n	80043f6 <HAL_RCCEx_GetPeriphCLKFreq+0x852>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80043cc:	4b91      	ldr	r3, [pc, #580]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	0a1b      	lsrs	r3, r3, #8
 80043d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043d6:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	68fa      	ldr	r2, [r7, #12]
 80043dc:	fb03 f202 	mul.w	r2, r3, r2
 80043e0:	4b8c      	ldr	r3, [pc, #560]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	0d5b      	lsrs	r3, r3, #21
 80043e6:	f003 0303 	and.w	r3, r3, #3
 80043ea:	3301      	adds	r3, #1
 80043ec:	005b      	lsls	r3, r3, #1
 80043ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f2:	61fb      	str	r3, [r7, #28]
      break;
 80043f4:	e0ff      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48)) /* HSI48 ? */
 80043f6:	4b87      	ldr	r3, [pc, #540]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80043f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b02      	cmp	r3, #2
 8004402:	f040 80f8 	bne.w	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2b00      	cmp	r3, #0
 800440a:	f040 80f4 	bne.w	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
        frequency = HSI48_VALUE;
 800440e:	4b82      	ldr	r3, [pc, #520]	@ (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8004410:	61fb      	str	r3, [r7, #28]
      break;
 8004412:	e0f0      	b.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa52>
      srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8004414:	4b7f      	ldr	r3, [pc, #508]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800441e:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004426:	d114      	bne.n	8004452 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004428:	4b7a      	ldr	r3, [pc, #488]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	0a1b      	lsrs	r3, r3, #8
 800442e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004432:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	fb03 f202 	mul.w	r2, r3, r2
 800443c:	4b75      	ldr	r3, [pc, #468]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	0d5b      	lsrs	r3, r3, #21
 8004442:	f003 0303 	and.w	r3, r3, #3
 8004446:	3301      	adds	r3, #1
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	fbb2 f3f3 	udiv	r3, r2, r3
 800444e:	61fb      	str	r3, [r7, #28]
      break;
 8004450:	e0d3      	b.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */
 8004452:	4b70      	ldr	r3, [pc, #448]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004454:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004458:	f003 0302 	and.w	r3, r3, #2
 800445c:	2b02      	cmp	r3, #2
 800445e:	f040 80cc 	bne.w	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	2b00      	cmp	r3, #0
 8004466:	f040 80c8 	bne.w	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
        frequency = HSI48_VALUE;
 800446a:	4b6b      	ldr	r3, [pc, #428]	@ (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 800446c:	61fb      	str	r3, [r7, #28]
      break;
 800446e:	e0c4      	b.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0xa56>
      srcclk = __HAL_RCC_GET_ADC12_SOURCE();
 8004470:	4b68      	ldr	r3, [pc, #416]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004476:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800447a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC12CLKSOURCE_PLL)
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004482:	d129      	bne.n	80044d8 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 8004484:	4b63      	ldr	r3, [pc, #396]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 80b6 	beq.w	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004492:	4b60      	ldr	r3, [pc, #384]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	0a1b      	lsrs	r3, r3, #8
 8004498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800449c:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 800449e:	4b5d      	ldr	r3, [pc, #372]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	0edb      	lsrs	r3, r3, #27
 80044a4:	f003 031f 	and.w	r3, r3, #31
 80044a8:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10a      	bne.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80044b0:	4b58      	ldr	r3, [pc, #352]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
              pllp = 17U;
 80044bc:	2311      	movs	r3, #17
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	e001      	b.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x922>
              pllp = 7U;
 80044c2:	2307      	movs	r3, #7
 80044c4:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 80044c6:	69bb      	ldr	r3, [r7, #24]
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	fb03 f202 	mul.w	r2, r3, r2
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044d4:	61fb      	str	r3, [r7, #28]
      break;
 80044d6:	e092      	b.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80044de:	f040 808e 	bne.w	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
        frequency = HAL_RCC_GetSysClockFreq();
 80044e2:	f7ff f831 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80044e6:	61f8      	str	r0, [r7, #28]
      break;
 80044e8:	e089      	b.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa5a>
      srcclk = __HAL_RCC_GET_ADC345_SOURCE();
 80044ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 80044ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80044f4:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_ADC345CLKSOURCE_PLL)
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044fc:	d128      	bne.n	8004550 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)
 80044fe:	4b45      	ldr	r3, [pc, #276]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004506:	2b00      	cmp	r3, #0
 8004508:	d07b      	beq.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800450a:	4b42      	ldr	r3, [pc, #264]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	0a1b      	lsrs	r3, r3, #8
 8004510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004514:	60fb      	str	r3, [r7, #12]
          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8004516:	4b3f      	ldr	r3, [pc, #252]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	0edb      	lsrs	r3, r3, #27
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	617b      	str	r3, [r7, #20]
          if(pllp == 0U)
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10a      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004528:	4b3a      	ldr	r3, [pc, #232]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d002      	beq.n	800453a <HAL_RCCEx_GetPeriphCLKFreq+0x996>
              pllp = 17U;
 8004534:	2311      	movs	r3, #17
 8004536:	617b      	str	r3, [r7, #20]
 8004538:	e001      	b.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
              pllp = 7U;
 800453a:	2307      	movs	r3, #7
 800453c:	617b      	str	r3, [r7, #20]
          frequency = (pllvco * plln) / pllp;
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	fb03 f202 	mul.w	r2, r3, r2
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	fbb2 f3f3 	udiv	r3, r2, r3
 800454c:	61fb      	str	r3, [r7, #28]
      break;
 800454e:	e058      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004556:	d154      	bne.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
        frequency = HAL_RCC_GetSysClockFreq();
 8004558:	f7fe fff6 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 800455c:	61f8      	str	r0, [r7, #28]
      break;
 800455e:	e050      	b.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0xa5e>
      srcclk = __HAL_RCC_GET_QSPI_SOURCE();
 8004560:	4b2c      	ldr	r3, [pc, #176]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004562:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004566:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800456a:	613b      	str	r3, [r7, #16]
      if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004572:	d114      	bne.n	800459e <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004574:	4b27      	ldr	r3, [pc, #156]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	0a1b      	lsrs	r3, r3, #8
 800457a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800457e:	60fb      	str	r3, [r7, #12]
        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8004580:	69bb      	ldr	r3, [r7, #24]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	fb03 f202 	mul.w	r2, r3, r2
 8004588:	4b22      	ldr	r3, [pc, #136]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	0d5b      	lsrs	r3, r3, #21
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	3301      	adds	r3, #1
 8004594:	005b      	lsls	r3, r3, #1
 8004596:	fbb2 f3f3 	udiv	r3, r2, r3
 800459a:	61fb      	str	r3, [r7, #28]
      break;
 800459c:	e033      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_HSI)
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045a4:	d102      	bne.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0xa08>
        frequency = HSI_VALUE;
 80045a6:	4b1d      	ldr	r3, [pc, #116]	@ (800461c <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 80045a8:	61fb      	str	r3, [r7, #28]
      break;
 80045aa:	e02c      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d129      	bne.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
        frequency = HAL_RCC_GetSysClockFreq();
 80045b2:	f7fe ffc9 	bl	8003548 <HAL_RCC_GetSysClockFreq>
 80045b6:	61f8      	str	r0, [r7, #28]
      break;
 80045b8:	e025      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
      break;
 80045ba:	bf00      	nop
 80045bc:	e024      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045be:	bf00      	nop
 80045c0:	e022      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045c2:	bf00      	nop
 80045c4:	e020      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045c6:	bf00      	nop
 80045c8:	e01e      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045ca:	bf00      	nop
 80045cc:	e01c      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045ce:	bf00      	nop
 80045d0:	e01a      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045d2:	bf00      	nop
 80045d4:	e018      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045d6:	bf00      	nop
 80045d8:	e016      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045da:	bf00      	nop
 80045dc:	e014      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045de:	bf00      	nop
 80045e0:	e012      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045e2:	bf00      	nop
 80045e4:	e010      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045e6:	bf00      	nop
 80045e8:	e00e      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045ea:	bf00      	nop
 80045ec:	e00c      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045ee:	bf00      	nop
 80045f0:	e00a      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045f2:	bf00      	nop
 80045f4:	e008      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045f6:	bf00      	nop
 80045f8:	e006      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045fa:	bf00      	nop
 80045fc:	e004      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 80045fe:	bf00      	nop
 8004600:	e002      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004602:	bf00      	nop
 8004604:	e000      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
      break;
 8004606:	bf00      	nop
    }
  }

  return(frequency);
 8004608:	69fb      	ldr	r3, [r7, #28]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3720      	adds	r7, #32
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	02dc6c00 	.word	0x02dc6c00
 800461c:	00f42400 	.word	0x00f42400

08004620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e049      	b.n	80046c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7fd f812 	bl	8001670 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3304      	adds	r3, #4
 800465c:	4619      	mov	r1, r3
 800465e:	4610      	mov	r0, r2
 8004660:	f000 fe74 	bl	800534c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
	...

080046d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d001      	beq.n	80046e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e04c      	b.n	8004782 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a26      	ldr	r2, [pc, #152]	@ (8004790 <HAL_TIM_Base_Start+0xc0>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d022      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004702:	d01d      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a22      	ldr	r2, [pc, #136]	@ (8004794 <HAL_TIM_Base_Start+0xc4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d018      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a21      	ldr	r2, [pc, #132]	@ (8004798 <HAL_TIM_Base_Start+0xc8>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d013      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1f      	ldr	r2, [pc, #124]	@ (800479c <HAL_TIM_Base_Start+0xcc>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00e      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a1e      	ldr	r2, [pc, #120]	@ (80047a0 <HAL_TIM_Base_Start+0xd0>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d009      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a1c      	ldr	r2, [pc, #112]	@ (80047a4 <HAL_TIM_Base_Start+0xd4>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_TIM_Base_Start+0x70>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a1b      	ldr	r2, [pc, #108]	@ (80047a8 <HAL_TIM_Base_Start+0xd8>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d115      	bne.n	800476c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689a      	ldr	r2, [r3, #8]
 8004746:	4b19      	ldr	r3, [pc, #100]	@ (80047ac <HAL_TIM_Base_Start+0xdc>)
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d015      	beq.n	800477e <HAL_TIM_Base_Start+0xae>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004758:	d011      	beq.n	800477e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476a:	e008      	b.n	800477e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e000      	b.n	8004780 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40012c00 	.word	0x40012c00
 8004794:	40000400 	.word	0x40000400
 8004798:	40000800 	.word	0x40000800
 800479c:	40000c00 	.word	0x40000c00
 80047a0:	40013400 	.word	0x40013400
 80047a4:	40014000 	.word	0x40014000
 80047a8:	40015000 	.word	0x40015000
 80047ac:	00010007 	.word	0x00010007

080047b0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d101      	bne.n	80047c2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e049      	b.n	8004856 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d106      	bne.n	80047dc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f841 	bl	800485e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	3304      	adds	r3, #4
 80047ec:	4619      	mov	r1, r3
 80047ee:	4610      	mov	r0, r2
 80047f0:	f000 fdac 	bl	800534c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3708      	adds	r7, #8
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}

0800485e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800485e:	b480      	push	{r7}
 8004860:	b083      	sub	sp, #12
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
	...

08004874 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d109      	bne.n	8004898 <HAL_TIM_OC_Start+0x24>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800488a:	b2db      	uxtb	r3, r3
 800488c:	2b01      	cmp	r3, #1
 800488e:	bf14      	ite	ne
 8004890:	2301      	movne	r3, #1
 8004892:	2300      	moveq	r3, #0
 8004894:	b2db      	uxtb	r3, r3
 8004896:	e03c      	b.n	8004912 <HAL_TIM_OC_Start+0x9e>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b04      	cmp	r3, #4
 800489c:	d109      	bne.n	80048b2 <HAL_TIM_OC_Start+0x3e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b01      	cmp	r3, #1
 80048a8:	bf14      	ite	ne
 80048aa:	2301      	movne	r3, #1
 80048ac:	2300      	moveq	r3, #0
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	e02f      	b.n	8004912 <HAL_TIM_OC_Start+0x9e>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d109      	bne.n	80048cc <HAL_TIM_OC_Start+0x58>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	bf14      	ite	ne
 80048c4:	2301      	movne	r3, #1
 80048c6:	2300      	moveq	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	e022      	b.n	8004912 <HAL_TIM_OC_Start+0x9e>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	2b0c      	cmp	r3, #12
 80048d0:	d109      	bne.n	80048e6 <HAL_TIM_OC_Start+0x72>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b01      	cmp	r3, #1
 80048dc:	bf14      	ite	ne
 80048de:	2301      	movne	r3, #1
 80048e0:	2300      	moveq	r3, #0
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	e015      	b.n	8004912 <HAL_TIM_OC_Start+0x9e>
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d109      	bne.n	8004900 <HAL_TIM_OC_Start+0x8c>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	bf14      	ite	ne
 80048f8:	2301      	movne	r3, #1
 80048fa:	2300      	moveq	r3, #0
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	e008      	b.n	8004912 <HAL_TIM_OC_Start+0x9e>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b01      	cmp	r3, #1
 800490a:	bf14      	ite	ne
 800490c:	2301      	movne	r3, #1
 800490e:	2300      	moveq	r3, #0
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e0a6      	b.n	8004a68 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d104      	bne.n	800492a <HAL_TIM_OC_Start+0xb6>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2202      	movs	r2, #2
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004928:	e023      	b.n	8004972 <HAL_TIM_OC_Start+0xfe>
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	2b04      	cmp	r3, #4
 800492e:	d104      	bne.n	800493a <HAL_TIM_OC_Start+0xc6>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004938:	e01b      	b.n	8004972 <HAL_TIM_OC_Start+0xfe>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b08      	cmp	r3, #8
 800493e:	d104      	bne.n	800494a <HAL_TIM_OC_Start+0xd6>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2202      	movs	r2, #2
 8004944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004948:	e013      	b.n	8004972 <HAL_TIM_OC_Start+0xfe>
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b0c      	cmp	r3, #12
 800494e:	d104      	bne.n	800495a <HAL_TIM_OC_Start+0xe6>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2202      	movs	r2, #2
 8004954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004958:	e00b      	b.n	8004972 <HAL_TIM_OC_Start+0xfe>
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b10      	cmp	r3, #16
 800495e:	d104      	bne.n	800496a <HAL_TIM_OC_Start+0xf6>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004968:	e003      	b.n	8004972 <HAL_TIM_OC_Start+0xfe>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2202      	movs	r2, #2
 800496e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2201      	movs	r2, #1
 8004978:	6839      	ldr	r1, [r7, #0]
 800497a:	4618      	mov	r0, r3
 800497c:	f001 fa40 	bl	8005e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a3a      	ldr	r2, [pc, #232]	@ (8004a70 <HAL_TIM_OC_Start+0x1fc>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d018      	beq.n	80049bc <HAL_TIM_OC_Start+0x148>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a39      	ldr	r2, [pc, #228]	@ (8004a74 <HAL_TIM_OC_Start+0x200>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d013      	beq.n	80049bc <HAL_TIM_OC_Start+0x148>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a37      	ldr	r2, [pc, #220]	@ (8004a78 <HAL_TIM_OC_Start+0x204>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d00e      	beq.n	80049bc <HAL_TIM_OC_Start+0x148>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a36      	ldr	r2, [pc, #216]	@ (8004a7c <HAL_TIM_OC_Start+0x208>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d009      	beq.n	80049bc <HAL_TIM_OC_Start+0x148>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a34      	ldr	r2, [pc, #208]	@ (8004a80 <HAL_TIM_OC_Start+0x20c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <HAL_TIM_OC_Start+0x148>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a33      	ldr	r2, [pc, #204]	@ (8004a84 <HAL_TIM_OC_Start+0x210>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d101      	bne.n	80049c0 <HAL_TIM_OC_Start+0x14c>
 80049bc:	2301      	movs	r3, #1
 80049be:	e000      	b.n	80049c2 <HAL_TIM_OC_Start+0x14e>
 80049c0:	2300      	movs	r3, #0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d007      	beq.n	80049d6 <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a25      	ldr	r2, [pc, #148]	@ (8004a70 <HAL_TIM_OC_Start+0x1fc>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d022      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e8:	d01d      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a26      	ldr	r2, [pc, #152]	@ (8004a88 <HAL_TIM_OC_Start+0x214>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d018      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a24      	ldr	r2, [pc, #144]	@ (8004a8c <HAL_TIM_OC_Start+0x218>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d013      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a23      	ldr	r2, [pc, #140]	@ (8004a90 <HAL_TIM_OC_Start+0x21c>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00e      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a19      	ldr	r2, [pc, #100]	@ (8004a74 <HAL_TIM_OC_Start+0x200>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d009      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a18      	ldr	r2, [pc, #96]	@ (8004a78 <HAL_TIM_OC_Start+0x204>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d004      	beq.n	8004a26 <HAL_TIM_OC_Start+0x1b2>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a18      	ldr	r2, [pc, #96]	@ (8004a84 <HAL_TIM_OC_Start+0x210>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d115      	bne.n	8004a52 <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689a      	ldr	r2, [r3, #8]
 8004a2c:	4b19      	ldr	r3, [pc, #100]	@ (8004a94 <HAL_TIM_OC_Start+0x220>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b06      	cmp	r3, #6
 8004a36:	d015      	beq.n	8004a64 <HAL_TIM_OC_Start+0x1f0>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a3e:	d011      	beq.n	8004a64 <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f042 0201 	orr.w	r2, r2, #1
 8004a4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a50:	e008      	b.n	8004a64 <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	e000      	b.n	8004a66 <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a64:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40012c00 	.word	0x40012c00
 8004a74:	40013400 	.word	0x40013400
 8004a78:	40014000 	.word	0x40014000
 8004a7c:	40014400 	.word	0x40014400
 8004a80:	40014800 	.word	0x40014800
 8004a84:	40015000 	.word	0x40015000
 8004a88:	40000400 	.word	0x40000400
 8004a8c:	40000800 	.word	0x40000800
 8004a90:	40000c00 	.word	0x40000c00
 8004a94:	00010007 	.word	0x00010007

08004a98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e049      	b.n	8004b3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d106      	bne.n	8004ac4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f841 	bl	8004b46 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4610      	mov	r0, r2
 8004ad8:	f000 fc38 	bl	800534c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}

08004b46 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
	...

08004b5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d109      	bne.n	8004b80 <HAL_TIM_PWM_Start+0x24>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	bf14      	ite	ne
 8004b78:	2301      	movne	r3, #1
 8004b7a:	2300      	moveq	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	e03c      	b.n	8004bfa <HAL_TIM_PWM_Start+0x9e>
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d109      	bne.n	8004b9a <HAL_TIM_PWM_Start+0x3e>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	bf14      	ite	ne
 8004b92:	2301      	movne	r3, #1
 8004b94:	2300      	moveq	r3, #0
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	e02f      	b.n	8004bfa <HAL_TIM_PWM_Start+0x9e>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	2b08      	cmp	r3, #8
 8004b9e:	d109      	bne.n	8004bb4 <HAL_TIM_PWM_Start+0x58>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	bf14      	ite	ne
 8004bac:	2301      	movne	r3, #1
 8004bae:	2300      	moveq	r3, #0
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	e022      	b.n	8004bfa <HAL_TIM_PWM_Start+0x9e>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	d109      	bne.n	8004bce <HAL_TIM_PWM_Start+0x72>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	2b01      	cmp	r3, #1
 8004bc4:	bf14      	ite	ne
 8004bc6:	2301      	movne	r3, #1
 8004bc8:	2300      	moveq	r3, #0
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	e015      	b.n	8004bfa <HAL_TIM_PWM_Start+0x9e>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b10      	cmp	r3, #16
 8004bd2:	d109      	bne.n	8004be8 <HAL_TIM_PWM_Start+0x8c>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	bf14      	ite	ne
 8004be0:	2301      	movne	r3, #1
 8004be2:	2300      	moveq	r3, #0
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	e008      	b.n	8004bfa <HAL_TIM_PWM_Start+0x9e>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	bf14      	ite	ne
 8004bf4:	2301      	movne	r3, #1
 8004bf6:	2300      	moveq	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e0a6      	b.n	8004d50 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d104      	bne.n	8004c12 <HAL_TIM_PWM_Start+0xb6>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c10:	e023      	b.n	8004c5a <HAL_TIM_PWM_Start+0xfe>
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d104      	bne.n	8004c22 <HAL_TIM_PWM_Start+0xc6>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c20:	e01b      	b.n	8004c5a <HAL_TIM_PWM_Start+0xfe>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b08      	cmp	r3, #8
 8004c26:	d104      	bne.n	8004c32 <HAL_TIM_PWM_Start+0xd6>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c30:	e013      	b.n	8004c5a <HAL_TIM_PWM_Start+0xfe>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b0c      	cmp	r3, #12
 8004c36:	d104      	bne.n	8004c42 <HAL_TIM_PWM_Start+0xe6>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c40:	e00b      	b.n	8004c5a <HAL_TIM_PWM_Start+0xfe>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b10      	cmp	r3, #16
 8004c46:	d104      	bne.n	8004c52 <HAL_TIM_PWM_Start+0xf6>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c50:	e003      	b.n	8004c5a <HAL_TIM_PWM_Start+0xfe>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	2201      	movs	r2, #1
 8004c60:	6839      	ldr	r1, [r7, #0]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f001 f8cc 	bl	8005e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a3a      	ldr	r2, [pc, #232]	@ (8004d58 <HAL_TIM_PWM_Start+0x1fc>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d018      	beq.n	8004ca4 <HAL_TIM_PWM_Start+0x148>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a39      	ldr	r2, [pc, #228]	@ (8004d5c <HAL_TIM_PWM_Start+0x200>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d013      	beq.n	8004ca4 <HAL_TIM_PWM_Start+0x148>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a37      	ldr	r2, [pc, #220]	@ (8004d60 <HAL_TIM_PWM_Start+0x204>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00e      	beq.n	8004ca4 <HAL_TIM_PWM_Start+0x148>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a36      	ldr	r2, [pc, #216]	@ (8004d64 <HAL_TIM_PWM_Start+0x208>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d009      	beq.n	8004ca4 <HAL_TIM_PWM_Start+0x148>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a34      	ldr	r2, [pc, #208]	@ (8004d68 <HAL_TIM_PWM_Start+0x20c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d004      	beq.n	8004ca4 <HAL_TIM_PWM_Start+0x148>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a33      	ldr	r2, [pc, #204]	@ (8004d6c <HAL_TIM_PWM_Start+0x210>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d101      	bne.n	8004ca8 <HAL_TIM_PWM_Start+0x14c>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e000      	b.n	8004caa <HAL_TIM_PWM_Start+0x14e>
 8004ca8:	2300      	movs	r3, #0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d007      	beq.n	8004cbe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cbc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a25      	ldr	r2, [pc, #148]	@ (8004d58 <HAL_TIM_PWM_Start+0x1fc>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d022      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cd0:	d01d      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a26      	ldr	r2, [pc, #152]	@ (8004d70 <HAL_TIM_PWM_Start+0x214>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d018      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a24      	ldr	r2, [pc, #144]	@ (8004d74 <HAL_TIM_PWM_Start+0x218>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d013      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a23      	ldr	r2, [pc, #140]	@ (8004d78 <HAL_TIM_PWM_Start+0x21c>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d00e      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a19      	ldr	r2, [pc, #100]	@ (8004d5c <HAL_TIM_PWM_Start+0x200>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d009      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a18      	ldr	r2, [pc, #96]	@ (8004d60 <HAL_TIM_PWM_Start+0x204>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d004      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x1b2>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a18      	ldr	r2, [pc, #96]	@ (8004d6c <HAL_TIM_PWM_Start+0x210>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d115      	bne.n	8004d3a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	4b19      	ldr	r3, [pc, #100]	@ (8004d7c <HAL_TIM_PWM_Start+0x220>)
 8004d16:	4013      	ands	r3, r2
 8004d18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2b06      	cmp	r3, #6
 8004d1e:	d015      	beq.n	8004d4c <HAL_TIM_PWM_Start+0x1f0>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d26:	d011      	beq.n	8004d4c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d38:	e008      	b.n	8004d4c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0201 	orr.w	r2, r2, #1
 8004d48:	601a      	str	r2, [r3, #0]
 8004d4a:	e000      	b.n	8004d4e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d4c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	40012c00 	.word	0x40012c00
 8004d5c:	40013400 	.word	0x40013400
 8004d60:	40014000 	.word	0x40014000
 8004d64:	40014400 	.word	0x40014400
 8004d68:	40014800 	.word	0x40014800
 8004d6c:	40015000 	.word	0x40015000
 8004d70:	40000400 	.word	0x40000400
 8004d74:	40000800 	.word	0x40000800
 8004d78:	40000c00 	.word	0x40000c00
 8004d7c:	00010007 	.word	0x00010007

08004d80 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d101      	bne.n	8004d9e <HAL_TIM_OC_ConfigChannel+0x1e>
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	e066      	b.n	8004e6c <HAL_TIM_OC_ConfigChannel+0xec>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2b14      	cmp	r3, #20
 8004daa:	d857      	bhi.n	8004e5c <HAL_TIM_OC_ConfigChannel+0xdc>
 8004dac:	a201      	add	r2, pc, #4	@ (adr r2, 8004db4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004e09 	.word	0x08004e09
 8004db8:	08004e5d 	.word	0x08004e5d
 8004dbc:	08004e5d 	.word	0x08004e5d
 8004dc0:	08004e5d 	.word	0x08004e5d
 8004dc4:	08004e17 	.word	0x08004e17
 8004dc8:	08004e5d 	.word	0x08004e5d
 8004dcc:	08004e5d 	.word	0x08004e5d
 8004dd0:	08004e5d 	.word	0x08004e5d
 8004dd4:	08004e25 	.word	0x08004e25
 8004dd8:	08004e5d 	.word	0x08004e5d
 8004ddc:	08004e5d 	.word	0x08004e5d
 8004de0:	08004e5d 	.word	0x08004e5d
 8004de4:	08004e33 	.word	0x08004e33
 8004de8:	08004e5d 	.word	0x08004e5d
 8004dec:	08004e5d 	.word	0x08004e5d
 8004df0:	08004e5d 	.word	0x08004e5d
 8004df4:	08004e41 	.word	0x08004e41
 8004df8:	08004e5d 	.word	0x08004e5d
 8004dfc:	08004e5d 	.word	0x08004e5d
 8004e00:	08004e5d 	.word	0x08004e5d
 8004e04:	08004e4f 	.word	0x08004e4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68b9      	ldr	r1, [r7, #8]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fb50 	bl	80054b4 <TIM_OC1_SetConfig>
      break;
 8004e14:	e025      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68b9      	ldr	r1, [r7, #8]
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 fbe3 	bl	80055e8 <TIM_OC2_SetConfig>
      break;
 8004e22:	e01e      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68b9      	ldr	r1, [r7, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fc70 	bl	8005710 <TIM_OC3_SetConfig>
      break;
 8004e30:	e017      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68b9      	ldr	r1, [r7, #8]
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f000 fcfb 	bl	8005834 <TIM_OC4_SetConfig>
      break;
 8004e3e:	e010      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68b9      	ldr	r1, [r7, #8]
 8004e46:	4618      	mov	r0, r3
 8004e48:	f000 fd88 	bl	800595c <TIM_OC5_SetConfig>
      break;
 8004e4c:	e009      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68b9      	ldr	r1, [r7, #8]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 fdeb 	bl	8005a30 <TIM_OC6_SetConfig>
      break;
 8004e5a:	e002      	b.n	8004e62 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	75fb      	strb	r3, [r7, #23]
      break;
 8004e60:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e0ff      	b.n	8005092 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b14      	cmp	r3, #20
 8004e9e:	f200 80f0 	bhi.w	8005082 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea8:	08004efd 	.word	0x08004efd
 8004eac:	08005083 	.word	0x08005083
 8004eb0:	08005083 	.word	0x08005083
 8004eb4:	08005083 	.word	0x08005083
 8004eb8:	08004f3d 	.word	0x08004f3d
 8004ebc:	08005083 	.word	0x08005083
 8004ec0:	08005083 	.word	0x08005083
 8004ec4:	08005083 	.word	0x08005083
 8004ec8:	08004f7f 	.word	0x08004f7f
 8004ecc:	08005083 	.word	0x08005083
 8004ed0:	08005083 	.word	0x08005083
 8004ed4:	08005083 	.word	0x08005083
 8004ed8:	08004fbf 	.word	0x08004fbf
 8004edc:	08005083 	.word	0x08005083
 8004ee0:	08005083 	.word	0x08005083
 8004ee4:	08005083 	.word	0x08005083
 8004ee8:	08005001 	.word	0x08005001
 8004eec:	08005083 	.word	0x08005083
 8004ef0:	08005083 	.word	0x08005083
 8004ef4:	08005083 	.word	0x08005083
 8004ef8:	08005041 	.word	0x08005041
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68b9      	ldr	r1, [r7, #8]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 fad6 	bl	80054b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f042 0208 	orr.w	r2, r2, #8
 8004f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	699a      	ldr	r2, [r3, #24]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0204 	bic.w	r2, r2, #4
 8004f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	6999      	ldr	r1, [r3, #24]
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	691a      	ldr	r2, [r3, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	619a      	str	r2, [r3, #24]
      break;
 8004f3a:	e0a5      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68b9      	ldr	r1, [r7, #8]
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 fb50 	bl	80055e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	699a      	ldr	r2, [r3, #24]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6999      	ldr	r1, [r3, #24]
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	021a      	lsls	r2, r3, #8
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	619a      	str	r2, [r3, #24]
      break;
 8004f7c:	e084      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68b9      	ldr	r1, [r7, #8]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f000 fbc3 	bl	8005710 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69da      	ldr	r2, [r3, #28]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f042 0208 	orr.w	r2, r2, #8
 8004f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	69da      	ldr	r2, [r3, #28]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0204 	bic.w	r2, r2, #4
 8004fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69d9      	ldr	r1, [r3, #28]
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	691a      	ldr	r2, [r3, #16]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	61da      	str	r2, [r3, #28]
      break;
 8004fbc:	e064      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68b9      	ldr	r1, [r7, #8]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f000 fc35 	bl	8005834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	69da      	ldr	r2, [r3, #28]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69d9      	ldr	r1, [r3, #28]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	021a      	lsls	r2, r3, #8
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	430a      	orrs	r2, r1
 8004ffc:	61da      	str	r2, [r3, #28]
      break;
 8004ffe:	e043      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	68b9      	ldr	r1, [r7, #8]
 8005006:	4618      	mov	r0, r3
 8005008:	f000 fca8 	bl	800595c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 0208 	orr.w	r2, r2, #8
 800501a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f022 0204 	bic.w	r2, r2, #4
 800502a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	691a      	ldr	r2, [r3, #16]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800503e:	e023      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	68b9      	ldr	r1, [r7, #8]
 8005046:	4618      	mov	r0, r3
 8005048:	f000 fcf2 	bl	8005a30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800505a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800506a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	021a      	lsls	r2, r3, #8
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005080:	e002      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	75fb      	strb	r3, [r7, #23]
      break;
 8005086:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005090:	7dfb      	ldrb	r3, [r7, #23]
}
 8005092:	4618      	mov	r0, r3
 8005094:	3718      	adds	r7, #24
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop

0800509c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050a6:	2300      	movs	r3, #0
 80050a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_TIM_ConfigClockSource+0x1c>
 80050b4:	2302      	movs	r3, #2
 80050b6:	e0f6      	b.n	80052a6 <HAL_TIM_ConfigClockSource+0x20a>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80050d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a6f      	ldr	r2, [pc, #444]	@ (80052b0 <HAL_TIM_ConfigClockSource+0x214>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	f000 80c1 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 80050f8:	4a6d      	ldr	r2, [pc, #436]	@ (80052b0 <HAL_TIM_ConfigClockSource+0x214>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	f200 80c6 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005100:	4a6c      	ldr	r2, [pc, #432]	@ (80052b4 <HAL_TIM_ConfigClockSource+0x218>)
 8005102:	4293      	cmp	r3, r2
 8005104:	f000 80b9 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005108:	4a6a      	ldr	r2, [pc, #424]	@ (80052b4 <HAL_TIM_ConfigClockSource+0x218>)
 800510a:	4293      	cmp	r3, r2
 800510c:	f200 80be 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005110:	4a69      	ldr	r2, [pc, #420]	@ (80052b8 <HAL_TIM_ConfigClockSource+0x21c>)
 8005112:	4293      	cmp	r3, r2
 8005114:	f000 80b1 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005118:	4a67      	ldr	r2, [pc, #412]	@ (80052b8 <HAL_TIM_ConfigClockSource+0x21c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	f200 80b6 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005120:	4a66      	ldr	r2, [pc, #408]	@ (80052bc <HAL_TIM_ConfigClockSource+0x220>)
 8005122:	4293      	cmp	r3, r2
 8005124:	f000 80a9 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005128:	4a64      	ldr	r2, [pc, #400]	@ (80052bc <HAL_TIM_ConfigClockSource+0x220>)
 800512a:	4293      	cmp	r3, r2
 800512c:	f200 80ae 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005130:	4a63      	ldr	r2, [pc, #396]	@ (80052c0 <HAL_TIM_ConfigClockSource+0x224>)
 8005132:	4293      	cmp	r3, r2
 8005134:	f000 80a1 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005138:	4a61      	ldr	r2, [pc, #388]	@ (80052c0 <HAL_TIM_ConfigClockSource+0x224>)
 800513a:	4293      	cmp	r3, r2
 800513c:	f200 80a6 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005140:	4a60      	ldr	r2, [pc, #384]	@ (80052c4 <HAL_TIM_ConfigClockSource+0x228>)
 8005142:	4293      	cmp	r3, r2
 8005144:	f000 8099 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005148:	4a5e      	ldr	r2, [pc, #376]	@ (80052c4 <HAL_TIM_ConfigClockSource+0x228>)
 800514a:	4293      	cmp	r3, r2
 800514c:	f200 809e 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005150:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005154:	f000 8091 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005158:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800515c:	f200 8096 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005160:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005164:	f000 8089 	beq.w	800527a <HAL_TIM_ConfigClockSource+0x1de>
 8005168:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800516c:	f200 808e 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005170:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005174:	d03e      	beq.n	80051f4 <HAL_TIM_ConfigClockSource+0x158>
 8005176:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517a:	f200 8087 	bhi.w	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 800517e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005182:	f000 8086 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1f6>
 8005186:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800518a:	d87f      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 800518c:	2b70      	cmp	r3, #112	@ 0x70
 800518e:	d01a      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x12a>
 8005190:	2b70      	cmp	r3, #112	@ 0x70
 8005192:	d87b      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 8005194:	2b60      	cmp	r3, #96	@ 0x60
 8005196:	d050      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x19e>
 8005198:	2b60      	cmp	r3, #96	@ 0x60
 800519a:	d877      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 800519c:	2b50      	cmp	r3, #80	@ 0x50
 800519e:	d03c      	beq.n	800521a <HAL_TIM_ConfigClockSource+0x17e>
 80051a0:	2b50      	cmp	r3, #80	@ 0x50
 80051a2:	d873      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 80051a4:	2b40      	cmp	r3, #64	@ 0x40
 80051a6:	d058      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x1be>
 80051a8:	2b40      	cmp	r3, #64	@ 0x40
 80051aa:	d86f      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 80051ac:	2b30      	cmp	r3, #48	@ 0x30
 80051ae:	d064      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x1de>
 80051b0:	2b30      	cmp	r3, #48	@ 0x30
 80051b2:	d86b      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 80051b4:	2b20      	cmp	r3, #32
 80051b6:	d060      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x1de>
 80051b8:	2b20      	cmp	r3, #32
 80051ba:	d867      	bhi.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d05c      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x1de>
 80051c0:	2b10      	cmp	r3, #16
 80051c2:	d05a      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x1de>
 80051c4:	e062      	b.n	800528c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051d6:	f000 fdf3 	bl	8005dc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80051e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	609a      	str	r2, [r3, #8]
      break;
 80051f2:	e04f      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005204:	f000 fddc 	bl	8005dc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005216:	609a      	str	r2, [r3, #8]
      break;
 8005218:	e03c      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005226:	461a      	mov	r2, r3
 8005228:	f000 fd4e 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2150      	movs	r1, #80	@ 0x50
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fda7 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005238:	e02c      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005246:	461a      	mov	r2, r3
 8005248:	f000 fd6d 	bl	8005d26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2160      	movs	r1, #96	@ 0x60
 8005252:	4618      	mov	r0, r3
 8005254:	f000 fd97 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005258:	e01c      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005266:	461a      	mov	r2, r3
 8005268:	f000 fd2e 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2140      	movs	r1, #64	@ 0x40
 8005272:	4618      	mov	r0, r3
 8005274:	f000 fd87 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 8005278:	e00c      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4619      	mov	r1, r3
 8005284:	4610      	mov	r0, r2
 8005286:	f000 fd7e 	bl	8005d86 <TIM_ITRx_SetConfig>
      break;
 800528a:	e003      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	73fb      	strb	r3, [r7, #15]
      break;
 8005290:	e000      	b.n	8005294 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8005292:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	00100070 	.word	0x00100070
 80052b4:	00100060 	.word	0x00100060
 80052b8:	00100050 	.word	0x00100050
 80052bc:	00100040 	.word	0x00100040
 80052c0:	00100030 	.word	0x00100030
 80052c4:	00100020 	.word	0x00100020

080052c8 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_TIM_SlaveConfigSynchro+0x18>
 80052dc:	2302      	movs	r3, #2
 80052de:	e031      	b.n	8005344 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80052f0:	6839      	ldr	r1, [r7, #0]
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 fc08 	bl	8005b08 <TIM_SlaveTimer_SetConfig>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d009      	beq.n	8005312 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e018      	b.n	8005344 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005320:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005330:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a4c      	ldr	r2, [pc, #304]	@ (8005490 <TIM_Base_SetConfig+0x144>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d017      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800536a:	d013      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a49      	ldr	r2, [pc, #292]	@ (8005494 <TIM_Base_SetConfig+0x148>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d00f      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a48      	ldr	r2, [pc, #288]	@ (8005498 <TIM_Base_SetConfig+0x14c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d00b      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a47      	ldr	r2, [pc, #284]	@ (800549c <TIM_Base_SetConfig+0x150>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d007      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a46      	ldr	r2, [pc, #280]	@ (80054a0 <TIM_Base_SetConfig+0x154>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d003      	beq.n	8005394 <TIM_Base_SetConfig+0x48>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a45      	ldr	r2, [pc, #276]	@ (80054a4 <TIM_Base_SetConfig+0x158>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d108      	bne.n	80053a6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800539a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a39      	ldr	r2, [pc, #228]	@ (8005490 <TIM_Base_SetConfig+0x144>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d023      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053b4:	d01f      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a36      	ldr	r2, [pc, #216]	@ (8005494 <TIM_Base_SetConfig+0x148>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01b      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a35      	ldr	r2, [pc, #212]	@ (8005498 <TIM_Base_SetConfig+0x14c>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d017      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a34      	ldr	r2, [pc, #208]	@ (800549c <TIM_Base_SetConfig+0x150>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d013      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a33      	ldr	r2, [pc, #204]	@ (80054a0 <TIM_Base_SetConfig+0x154>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d00f      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a33      	ldr	r2, [pc, #204]	@ (80054a8 <TIM_Base_SetConfig+0x15c>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a32      	ldr	r2, [pc, #200]	@ (80054ac <TIM_Base_SetConfig+0x160>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d007      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a31      	ldr	r2, [pc, #196]	@ (80054b0 <TIM_Base_SetConfig+0x164>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d003      	beq.n	80053f6 <TIM_Base_SetConfig+0xaa>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a2c      	ldr	r2, [pc, #176]	@ (80054a4 <TIM_Base_SetConfig+0x158>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d108      	bne.n	8005408 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689a      	ldr	r2, [r3, #8]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a18      	ldr	r2, [pc, #96]	@ (8005490 <TIM_Base_SetConfig+0x144>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d013      	beq.n	800545c <TIM_Base_SetConfig+0x110>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a1a      	ldr	r2, [pc, #104]	@ (80054a0 <TIM_Base_SetConfig+0x154>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00f      	beq.n	800545c <TIM_Base_SetConfig+0x110>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a1a      	ldr	r2, [pc, #104]	@ (80054a8 <TIM_Base_SetConfig+0x15c>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00b      	beq.n	800545c <TIM_Base_SetConfig+0x110>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a19      	ldr	r2, [pc, #100]	@ (80054ac <TIM_Base_SetConfig+0x160>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d007      	beq.n	800545c <TIM_Base_SetConfig+0x110>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a18      	ldr	r2, [pc, #96]	@ (80054b0 <TIM_Base_SetConfig+0x164>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_Base_SetConfig+0x110>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a13      	ldr	r2, [pc, #76]	@ (80054a4 <TIM_Base_SetConfig+0x158>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d103      	bne.n	8005464 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	691a      	ldr	r2, [r3, #16]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	f003 0301 	and.w	r3, r3, #1
 8005472:	2b01      	cmp	r3, #1
 8005474:	d105      	bne.n	8005482 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f023 0201 	bic.w	r2, r3, #1
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	611a      	str	r2, [r3, #16]
  }
}
 8005482:	bf00      	nop
 8005484:	3714      	adds	r7, #20
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40012c00 	.word	0x40012c00
 8005494:	40000400 	.word	0x40000400
 8005498:	40000800 	.word	0x40000800
 800549c:	40000c00 	.word	0x40000c00
 80054a0:	40013400 	.word	0x40013400
 80054a4:	40015000 	.word	0x40015000
 80054a8:	40014000 	.word	0x40014000
 80054ac:	40014400 	.word	0x40014400
 80054b0:	40014800 	.word	0x40014800

080054b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b087      	sub	sp, #28
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6a1b      	ldr	r3, [r3, #32]
 80054c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a1b      	ldr	r3, [r3, #32]
 80054c8:	f023 0201 	bic.w	r2, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685b      	ldr	r3, [r3, #4]
 80054d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f023 0303 	bic.w	r3, r3, #3
 80054ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f023 0302 	bic.w	r3, r3, #2
 8005500:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	4313      	orrs	r3, r2
 800550a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a30      	ldr	r2, [pc, #192]	@ (80055d0 <TIM_OC1_SetConfig+0x11c>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d013      	beq.n	800553c <TIM_OC1_SetConfig+0x88>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a2f      	ldr	r2, [pc, #188]	@ (80055d4 <TIM_OC1_SetConfig+0x120>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d00f      	beq.n	800553c <TIM_OC1_SetConfig+0x88>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a2e      	ldr	r2, [pc, #184]	@ (80055d8 <TIM_OC1_SetConfig+0x124>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d00b      	beq.n	800553c <TIM_OC1_SetConfig+0x88>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a2d      	ldr	r2, [pc, #180]	@ (80055dc <TIM_OC1_SetConfig+0x128>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d007      	beq.n	800553c <TIM_OC1_SetConfig+0x88>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a2c      	ldr	r2, [pc, #176]	@ (80055e0 <TIM_OC1_SetConfig+0x12c>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d003      	beq.n	800553c <TIM_OC1_SetConfig+0x88>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a2b      	ldr	r2, [pc, #172]	@ (80055e4 <TIM_OC1_SetConfig+0x130>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d10c      	bne.n	8005556 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	f023 0308 	bic.w	r3, r3, #8
 8005542:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f023 0304 	bic.w	r3, r3, #4
 8005554:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a1d      	ldr	r2, [pc, #116]	@ (80055d0 <TIM_OC1_SetConfig+0x11c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <TIM_OC1_SetConfig+0xd2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <TIM_OC1_SetConfig+0x120>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <TIM_OC1_SetConfig+0xd2>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a1b      	ldr	r2, [pc, #108]	@ (80055d8 <TIM_OC1_SetConfig+0x124>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00b      	beq.n	8005586 <TIM_OC1_SetConfig+0xd2>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a1a      	ldr	r2, [pc, #104]	@ (80055dc <TIM_OC1_SetConfig+0x128>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <TIM_OC1_SetConfig+0xd2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a19      	ldr	r2, [pc, #100]	@ (80055e0 <TIM_OC1_SetConfig+0x12c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_OC1_SetConfig+0xd2>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a18      	ldr	r2, [pc, #96]	@ (80055e4 <TIM_OC1_SetConfig+0x130>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d111      	bne.n	80055aa <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800558c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	4313      	orrs	r3, r2
 800559e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	621a      	str	r2, [r3, #32]
}
 80055c4:	bf00      	nop
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr
 80055d0:	40012c00 	.word	0x40012c00
 80055d4:	40013400 	.word	0x40013400
 80055d8:	40014000 	.word	0x40014000
 80055dc:	40014400 	.word	0x40014400
 80055e0:	40014800 	.word	0x40014800
 80055e4:	40015000 	.word	0x40015000

080055e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a1b      	ldr	r3, [r3, #32]
 80055f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
 80055fc:	f023 0210 	bic.w	r2, r3, #16
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800561a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	021b      	lsls	r3, r3, #8
 800562a:	68fa      	ldr	r2, [r7, #12]
 800562c:	4313      	orrs	r3, r2
 800562e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 0320 	bic.w	r3, r3, #32
 8005636:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4313      	orrs	r3, r2
 8005642:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a2c      	ldr	r2, [pc, #176]	@ (80056f8 <TIM_OC2_SetConfig+0x110>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d007      	beq.n	800565c <TIM_OC2_SetConfig+0x74>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a2b      	ldr	r2, [pc, #172]	@ (80056fc <TIM_OC2_SetConfig+0x114>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d003      	beq.n	800565c <TIM_OC2_SetConfig+0x74>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a2a      	ldr	r2, [pc, #168]	@ (8005700 <TIM_OC2_SetConfig+0x118>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d10d      	bne.n	8005678 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	011b      	lsls	r3, r3, #4
 800566a:	697a      	ldr	r2, [r7, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005676:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a1f      	ldr	r2, [pc, #124]	@ (80056f8 <TIM_OC2_SetConfig+0x110>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d013      	beq.n	80056a8 <TIM_OC2_SetConfig+0xc0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a1e      	ldr	r2, [pc, #120]	@ (80056fc <TIM_OC2_SetConfig+0x114>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d00f      	beq.n	80056a8 <TIM_OC2_SetConfig+0xc0>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a1e      	ldr	r2, [pc, #120]	@ (8005704 <TIM_OC2_SetConfig+0x11c>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00b      	beq.n	80056a8 <TIM_OC2_SetConfig+0xc0>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a1d      	ldr	r2, [pc, #116]	@ (8005708 <TIM_OC2_SetConfig+0x120>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d007      	beq.n	80056a8 <TIM_OC2_SetConfig+0xc0>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a1c      	ldr	r2, [pc, #112]	@ (800570c <TIM_OC2_SetConfig+0x124>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d003      	beq.n	80056a8 <TIM_OC2_SetConfig+0xc0>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a17      	ldr	r2, [pc, #92]	@ (8005700 <TIM_OC2_SetConfig+0x118>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d113      	bne.n	80056d0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	693a      	ldr	r2, [r7, #16]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	693a      	ldr	r2, [r7, #16]
 80056d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685a      	ldr	r2, [r3, #4]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	621a      	str	r2, [r3, #32]
}
 80056ea:	bf00      	nop
 80056ec:	371c      	adds	r7, #28
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	40012c00 	.word	0x40012c00
 80056fc:	40013400 	.word	0x40013400
 8005700:	40015000 	.word	0x40015000
 8005704:	40014000 	.word	0x40014000
 8005708:	40014400 	.word	0x40014400
 800570c:	40014800 	.word	0x40014800

08005710 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800573e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f023 0303 	bic.w	r3, r3, #3
 800574a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	4313      	orrs	r3, r2
 8005754:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800575c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	021b      	lsls	r3, r3, #8
 8005764:	697a      	ldr	r2, [r7, #20]
 8005766:	4313      	orrs	r3, r2
 8005768:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a2b      	ldr	r2, [pc, #172]	@ (800581c <TIM_OC3_SetConfig+0x10c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d007      	beq.n	8005782 <TIM_OC3_SetConfig+0x72>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a2a      	ldr	r2, [pc, #168]	@ (8005820 <TIM_OC3_SetConfig+0x110>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d003      	beq.n	8005782 <TIM_OC3_SetConfig+0x72>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a29      	ldr	r2, [pc, #164]	@ (8005824 <TIM_OC3_SetConfig+0x114>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d10d      	bne.n	800579e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005788:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800579c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a1e      	ldr	r2, [pc, #120]	@ (800581c <TIM_OC3_SetConfig+0x10c>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d013      	beq.n	80057ce <TIM_OC3_SetConfig+0xbe>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005820 <TIM_OC3_SetConfig+0x110>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d00f      	beq.n	80057ce <TIM_OC3_SetConfig+0xbe>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005828 <TIM_OC3_SetConfig+0x118>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00b      	beq.n	80057ce <TIM_OC3_SetConfig+0xbe>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a1c      	ldr	r2, [pc, #112]	@ (800582c <TIM_OC3_SetConfig+0x11c>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d007      	beq.n	80057ce <TIM_OC3_SetConfig+0xbe>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005830 <TIM_OC3_SetConfig+0x120>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d003      	beq.n	80057ce <TIM_OC3_SetConfig+0xbe>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a16      	ldr	r2, [pc, #88]	@ (8005824 <TIM_OC3_SetConfig+0x114>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d113      	bne.n	80057f6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	011b      	lsls	r3, r3, #4
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	621a      	str	r2, [r3, #32]
}
 8005810:	bf00      	nop
 8005812:	371c      	adds	r7, #28
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	40012c00 	.word	0x40012c00
 8005820:	40013400 	.word	0x40013400
 8005824:	40015000 	.word	0x40015000
 8005828:	40014000 	.word	0x40014000
 800582c:	40014400 	.word	0x40014400
 8005830:	40014800 	.word	0x40014800

08005834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005834:	b480      	push	{r7}
 8005836:	b087      	sub	sp, #28
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a1b      	ldr	r3, [r3, #32]
 8005848:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	69db      	ldr	r3, [r3, #28]
 800585a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005862:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005866:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800586e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	021b      	lsls	r3, r3, #8
 8005876:	68fa      	ldr	r2, [r7, #12]
 8005878:	4313      	orrs	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005882:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	031b      	lsls	r3, r3, #12
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	4313      	orrs	r3, r2
 800588e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	4a2c      	ldr	r2, [pc, #176]	@ (8005944 <TIM_OC4_SetConfig+0x110>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d007      	beq.n	80058a8 <TIM_OC4_SetConfig+0x74>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a2b      	ldr	r2, [pc, #172]	@ (8005948 <TIM_OC4_SetConfig+0x114>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_OC4_SetConfig+0x74>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a2a      	ldr	r2, [pc, #168]	@ (800594c <TIM_OC4_SetConfig+0x118>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d10d      	bne.n	80058c4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80058ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	031b      	lsls	r3, r3, #12
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058c2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005944 <TIM_OC4_SetConfig+0x110>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d013      	beq.n	80058f4 <TIM_OC4_SetConfig+0xc0>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005948 <TIM_OC4_SetConfig+0x114>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d00f      	beq.n	80058f4 <TIM_OC4_SetConfig+0xc0>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	4a1e      	ldr	r2, [pc, #120]	@ (8005950 <TIM_OC4_SetConfig+0x11c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00b      	beq.n	80058f4 <TIM_OC4_SetConfig+0xc0>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a1d      	ldr	r2, [pc, #116]	@ (8005954 <TIM_OC4_SetConfig+0x120>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d007      	beq.n	80058f4 <TIM_OC4_SetConfig+0xc0>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	@ (8005958 <TIM_OC4_SetConfig+0x124>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d003      	beq.n	80058f4 <TIM_OC4_SetConfig+0xc0>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a17      	ldr	r2, [pc, #92]	@ (800594c <TIM_OC4_SetConfig+0x118>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d113      	bne.n	800591c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058fa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005902:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	019b      	lsls	r3, r3, #6
 800590a:	693a      	ldr	r2, [r7, #16]
 800590c:	4313      	orrs	r3, r2
 800590e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	019b      	lsls	r3, r3, #6
 8005916:	693a      	ldr	r2, [r7, #16]
 8005918:	4313      	orrs	r3, r2
 800591a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	621a      	str	r2, [r3, #32]
}
 8005936:	bf00      	nop
 8005938:	371c      	adds	r7, #28
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40013400 	.word	0x40013400
 800594c:	40015000 	.word	0x40015000
 8005950:	40014000 	.word	0x40014000
 8005954:	40014400 	.word	0x40014400
 8005958:	40014800 	.word	0x40014800

0800595c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800595c:	b480      	push	{r7}
 800595e:	b087      	sub	sp, #28
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800598a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800598e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	4313      	orrs	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80059a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	041b      	lsls	r3, r3, #16
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a19      	ldr	r2, [pc, #100]	@ (8005a18 <TIM_OC5_SetConfig+0xbc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <TIM_OC5_SetConfig+0x82>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a18      	ldr	r2, [pc, #96]	@ (8005a1c <TIM_OC5_SetConfig+0xc0>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00f      	beq.n	80059de <TIM_OC5_SetConfig+0x82>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a17      	ldr	r2, [pc, #92]	@ (8005a20 <TIM_OC5_SetConfig+0xc4>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d00b      	beq.n	80059de <TIM_OC5_SetConfig+0x82>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a16      	ldr	r2, [pc, #88]	@ (8005a24 <TIM_OC5_SetConfig+0xc8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d007      	beq.n	80059de <TIM_OC5_SetConfig+0x82>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	4a15      	ldr	r2, [pc, #84]	@ (8005a28 <TIM_OC5_SetConfig+0xcc>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d003      	beq.n	80059de <TIM_OC5_SetConfig+0x82>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	4a14      	ldr	r2, [pc, #80]	@ (8005a2c <TIM_OC5_SetConfig+0xd0>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d109      	bne.n	80059f2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	021b      	lsls	r3, r3, #8
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	693a      	ldr	r2, [r7, #16]
 8005a0a:	621a      	str	r2, [r3, #32]
}
 8005a0c:	bf00      	nop
 8005a0e:	371c      	adds	r7, #28
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr
 8005a18:	40012c00 	.word	0x40012c00
 8005a1c:	40013400 	.word	0x40013400
 8005a20:	40014000 	.word	0x40014000
 8005a24:	40014400 	.word	0x40014400
 8005a28:	40014800 	.word	0x40014800
 8005a2c:	40015000 	.word	0x40015000

08005a30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b087      	sub	sp, #28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	051b      	lsls	r3, r3, #20
 8005a7e:	693a      	ldr	r2, [r7, #16]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4a1a      	ldr	r2, [pc, #104]	@ (8005af0 <TIM_OC6_SetConfig+0xc0>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d013      	beq.n	8005ab4 <TIM_OC6_SetConfig+0x84>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a19      	ldr	r2, [pc, #100]	@ (8005af4 <TIM_OC6_SetConfig+0xc4>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d00f      	beq.n	8005ab4 <TIM_OC6_SetConfig+0x84>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a18      	ldr	r2, [pc, #96]	@ (8005af8 <TIM_OC6_SetConfig+0xc8>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00b      	beq.n	8005ab4 <TIM_OC6_SetConfig+0x84>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a17      	ldr	r2, [pc, #92]	@ (8005afc <TIM_OC6_SetConfig+0xcc>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d007      	beq.n	8005ab4 <TIM_OC6_SetConfig+0x84>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a16      	ldr	r2, [pc, #88]	@ (8005b00 <TIM_OC6_SetConfig+0xd0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d003      	beq.n	8005ab4 <TIM_OC6_SetConfig+0x84>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a15      	ldr	r2, [pc, #84]	@ (8005b04 <TIM_OC6_SetConfig+0xd4>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d109      	bne.n	8005ac8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005aba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	029b      	lsls	r3, r3, #10
 8005ac2:	697a      	ldr	r2, [r7, #20]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40012c00 	.word	0x40012c00
 8005af4:	40013400 	.word	0x40013400
 8005af8:	40014000 	.word	0x40014000
 8005afc:	40014400 	.word	0x40014400
 8005b00:	40014800 	.word	0x40014800
 8005b04:	40015000 	.word	0x40015000

08005b08 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b086      	sub	sp, #24
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b12:	2300      	movs	r3, #0
 8005b14:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005b24:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b28:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b3a:	f023 0307 	bic.w	r3, r3, #7
 8005b3e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	4a56      	ldr	r2, [pc, #344]	@ (8005cb0 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	f000 80a2 	beq.w	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005b5e:	4a54      	ldr	r2, [pc, #336]	@ (8005cb0 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	f200 809b 	bhi.w	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005b66:	4a53      	ldr	r2, [pc, #332]	@ (8005cb4 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	f000 809a 	beq.w	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005b6e:	4a51      	ldr	r2, [pc, #324]	@ (8005cb4 <TIM_SlaveTimer_SetConfig+0x1ac>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	f200 8093 	bhi.w	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005b76:	4a50      	ldr	r2, [pc, #320]	@ (8005cb8 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	f000 8092 	beq.w	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005b7e:	4a4e      	ldr	r2, [pc, #312]	@ (8005cb8 <TIM_SlaveTimer_SetConfig+0x1b0>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	f200 808b 	bhi.w	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005b86:	4a4d      	ldr	r2, [pc, #308]	@ (8005cbc <TIM_SlaveTimer_SetConfig+0x1b4>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	f000 808a 	beq.w	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005b8e:	4a4b      	ldr	r2, [pc, #300]	@ (8005cbc <TIM_SlaveTimer_SetConfig+0x1b4>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	f200 8083 	bhi.w	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005b96:	4a4a      	ldr	r2, [pc, #296]	@ (8005cc0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	f000 8082 	beq.w	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005b9e:	4a48      	ldr	r2, [pc, #288]	@ (8005cc0 <TIM_SlaveTimer_SetConfig+0x1b8>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d87b      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005ba4:	4a47      	ldr	r2, [pc, #284]	@ (8005cc4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d07b      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005baa:	4a46      	ldr	r2, [pc, #280]	@ (8005cc4 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d875      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bb0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005bb4:	d075      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005bb6:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005bba:	d86f      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bc0:	d06f      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bc6:	d869      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bc8:	2b70      	cmp	r3, #112	@ 0x70
 8005bca:	d01a      	beq.n	8005c02 <TIM_SlaveTimer_SetConfig+0xfa>
 8005bcc:	2b70      	cmp	r3, #112	@ 0x70
 8005bce:	d865      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bd0:	2b60      	cmp	r3, #96	@ 0x60
 8005bd2:	d059      	beq.n	8005c88 <TIM_SlaveTimer_SetConfig+0x180>
 8005bd4:	2b60      	cmp	r3, #96	@ 0x60
 8005bd6:	d861      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bd8:	2b50      	cmp	r3, #80	@ 0x50
 8005bda:	d04b      	beq.n	8005c74 <TIM_SlaveTimer_SetConfig+0x16c>
 8005bdc:	2b50      	cmp	r3, #80	@ 0x50
 8005bde:	d85d      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005be0:	2b40      	cmp	r3, #64	@ 0x40
 8005be2:	d019      	beq.n	8005c18 <TIM_SlaveTimer_SetConfig+0x110>
 8005be4:	2b40      	cmp	r3, #64	@ 0x40
 8005be6:	d859      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005be8:	2b30      	cmp	r3, #48	@ 0x30
 8005bea:	d05a      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005bec:	2b30      	cmp	r3, #48	@ 0x30
 8005bee:	d855      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bf0:	2b20      	cmp	r3, #32
 8005bf2:	d056      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005bf4:	2b20      	cmp	r3, #32
 8005bf6:	d851      	bhi.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d052      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005bfc:	2b10      	cmp	r3, #16
 8005bfe:	d050      	beq.n	8005ca2 <TIM_SlaveTimer_SetConfig+0x19a>
 8005c00:	e04c      	b.n	8005c9c <TIM_SlaveTimer_SetConfig+0x194>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005c12:	f000 f8d5 	bl	8005dc0 <TIM_ETR_SetConfig>
      break;
 8005c16:	e045      	b.n	8005ca4 <TIM_SlaveTimer_SetConfig+0x19c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b05      	cmp	r3, #5
 8005c1e:	d004      	beq.n	8005c2a <TIM_SlaveTimer_SetConfig+0x122>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8005c24:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8005c28:	d101      	bne.n	8005c2e <TIM_SlaveTimer_SetConfig+0x126>
      {
        return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e03b      	b.n	8005ca6 <TIM_SlaveTimer_SetConfig+0x19e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	6a1a      	ldr	r2, [r3, #32]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0201 	bic.w	r2, r2, #1
 8005c44:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c54:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	011b      	lsls	r3, r3, #4
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	68ba      	ldr	r2, [r7, #8]
 8005c68:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	621a      	str	r2, [r3, #32]
      break;
 8005c72:	e017      	b.n	8005ca4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c80:	461a      	mov	r2, r3
 8005c82:	f000 f821 	bl	8005cc8 <TIM_TI1_ConfigInputStage>
      break;
 8005c86:	e00d      	b.n	8005ca4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c94:	461a      	mov	r2, r3
 8005c96:	f000 f846 	bl	8005d26 <TIM_TI2_ConfigInputStage>
      break;
 8005c9a:	e003      	b.n	8005ca4 <TIM_SlaveTimer_SetConfig+0x19c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	75fb      	strb	r3, [r7, #23]
      break;
 8005ca0:	e000      	b.n	8005ca4 <TIM_SlaveTimer_SetConfig+0x19c>
      break;
 8005ca2:	bf00      	nop
  }

  return status;
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	00100070 	.word	0x00100070
 8005cb4:	00100060 	.word	0x00100060
 8005cb8:	00100050 	.word	0x00100050
 8005cbc:	00100040 	.word	0x00100040
 8005cc0:	00100030 	.word	0x00100030
 8005cc4:	00100020 	.word	0x00100020

08005cc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	60f8      	str	r0, [r7, #12]
 8005cd0:	60b9      	str	r1, [r7, #8]
 8005cd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	f023 0201 	bic.w	r2, r3, #1
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	011b      	lsls	r3, r3, #4
 8005cf8:	693a      	ldr	r2, [r7, #16]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 030a 	bic.w	r3, r3, #10
 8005d04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	621a      	str	r2, [r3, #32]
}
 8005d1a:	bf00      	nop
 8005d1c:	371c      	adds	r7, #28
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d26:	b480      	push	{r7}
 8005d28:	b087      	sub	sp, #28
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	f023 0210 	bic.w	r2, r3, #16
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	699b      	ldr	r3, [r3, #24]
 8005d48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	031b      	lsls	r3, r3, #12
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	693a      	ldr	r2, [r7, #16]
 8005d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	621a      	str	r2, [r3, #32]
}
 8005d7a:	bf00      	nop
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b085      	sub	sp, #20
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
 8005d8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005da2:	683a      	ldr	r2, [r7, #0]
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	f043 0307 	orr.w	r3, r3, #7
 8005dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68fa      	ldr	r2, [r7, #12]
 8005db2:	609a      	str	r2, [r3, #8]
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr

08005dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	607a      	str	r2, [r7, #4]
 8005dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	021a      	lsls	r2, r3, #8
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	609a      	str	r2, [r3, #8]
}
 8005df4:	bf00      	nop
 8005df6:	371c      	adds	r7, #28
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr

08005e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	f003 031f 	and.w	r3, r3, #31
 8005e12:	2201      	movs	r2, #1
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a1a      	ldr	r2, [r3, #32]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	43db      	mvns	r3, r3
 8005e22:	401a      	ands	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6a1a      	ldr	r2, [r3, #32]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f003 031f 	and.w	r3, r3, #31
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	fa01 f303 	lsl.w	r3, r1, r3
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	621a      	str	r2, [r3, #32]
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr
	...

08005e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e074      	b.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a34      	ldr	r2, [pc, #208]	@ (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d009      	beq.n	8005ea2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a33      	ldr	r2, [pc, #204]	@ (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d004      	beq.n	8005ea2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a31      	ldr	r2, [pc, #196]	@ (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d108      	bne.n	8005eb4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005ea8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ebe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68fa      	ldr	r2, [r7, #12]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	68fa      	ldr	r2, [r7, #12]
 8005ed0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a21      	ldr	r2, [pc, #132]	@ (8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d022      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee4:	d01d      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a1f      	ldr	r2, [pc, #124]	@ (8005f68 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d018      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8005f6c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d013      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a1c      	ldr	r2, [pc, #112]	@ (8005f70 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d00e      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a15      	ldr	r2, [pc, #84]	@ (8005f60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d009      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a18      	ldr	r2, [pc, #96]	@ (8005f74 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d004      	beq.n	8005f22 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a11      	ldr	r2, [pc, #68]	@ (8005f64 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d10c      	bne.n	8005f3c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68ba      	ldr	r2, [r7, #8]
 8005f3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	40012c00 	.word	0x40012c00
 8005f60:	40013400 	.word	0x40013400
 8005f64:	40015000 	.word	0x40015000
 8005f68:	40000400 	.word	0x40000400
 8005f6c:	40000800 	.word	0x40000800
 8005f70:	40000c00 	.word	0x40000c00
 8005f74:	40014000 	.word	0x40014000

08005f78 <rand>:
 8005f78:	4b16      	ldr	r3, [pc, #88]	@ (8005fd4 <rand+0x5c>)
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	681c      	ldr	r4, [r3, #0]
 8005f7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005f80:	b9b3      	cbnz	r3, 8005fb0 <rand+0x38>
 8005f82:	2018      	movs	r0, #24
 8005f84:	f000 fa20 	bl	80063c8 <malloc>
 8005f88:	4602      	mov	r2, r0
 8005f8a:	6320      	str	r0, [r4, #48]	@ 0x30
 8005f8c:	b920      	cbnz	r0, 8005f98 <rand+0x20>
 8005f8e:	4b12      	ldr	r3, [pc, #72]	@ (8005fd8 <rand+0x60>)
 8005f90:	4812      	ldr	r0, [pc, #72]	@ (8005fdc <rand+0x64>)
 8005f92:	2152      	movs	r1, #82	@ 0x52
 8005f94:	f000 f9b0 	bl	80062f8 <__assert_func>
 8005f98:	4911      	ldr	r1, [pc, #68]	@ (8005fe0 <rand+0x68>)
 8005f9a:	4b12      	ldr	r3, [pc, #72]	@ (8005fe4 <rand+0x6c>)
 8005f9c:	e9c0 1300 	strd	r1, r3, [r0]
 8005fa0:	4b11      	ldr	r3, [pc, #68]	@ (8005fe8 <rand+0x70>)
 8005fa2:	6083      	str	r3, [r0, #8]
 8005fa4:	230b      	movs	r3, #11
 8005fa6:	8183      	strh	r3, [r0, #12]
 8005fa8:	2100      	movs	r1, #0
 8005faa:	2001      	movs	r0, #1
 8005fac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005fb0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005fb2:	480e      	ldr	r0, [pc, #56]	@ (8005fec <rand+0x74>)
 8005fb4:	690b      	ldr	r3, [r1, #16]
 8005fb6:	694c      	ldr	r4, [r1, #20]
 8005fb8:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff0 <rand+0x78>)
 8005fba:	4358      	muls	r0, r3
 8005fbc:	fb02 0004 	mla	r0, r2, r4, r0
 8005fc0:	fba3 3202 	umull	r3, r2, r3, r2
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	eb40 0002 	adc.w	r0, r0, r2
 8005fca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005fce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005fd2:	bd10      	pop	{r4, pc}
 8005fd4:	20003a40 	.word	0x20003a40
 8005fd8:	08007994 	.word	0x08007994
 8005fdc:	080079ab 	.word	0x080079ab
 8005fe0:	abcd330e 	.word	0xabcd330e
 8005fe4:	e66d1234 	.word	0xe66d1234
 8005fe8:	0005deec 	.word	0x0005deec
 8005fec:	5851f42d 	.word	0x5851f42d
 8005ff0:	4c957f2d 	.word	0x4c957f2d

08005ff4 <std>:
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	b510      	push	{r4, lr}
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8005ffe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006002:	6083      	str	r3, [r0, #8]
 8006004:	8181      	strh	r1, [r0, #12]
 8006006:	6643      	str	r3, [r0, #100]	@ 0x64
 8006008:	81c2      	strh	r2, [r0, #14]
 800600a:	6183      	str	r3, [r0, #24]
 800600c:	4619      	mov	r1, r3
 800600e:	2208      	movs	r2, #8
 8006010:	305c      	adds	r0, #92	@ 0x5c
 8006012:	f000 f8f4 	bl	80061fe <memset>
 8006016:	4b0d      	ldr	r3, [pc, #52]	@ (800604c <std+0x58>)
 8006018:	6263      	str	r3, [r4, #36]	@ 0x24
 800601a:	4b0d      	ldr	r3, [pc, #52]	@ (8006050 <std+0x5c>)
 800601c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800601e:	4b0d      	ldr	r3, [pc, #52]	@ (8006054 <std+0x60>)
 8006020:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006022:	4b0d      	ldr	r3, [pc, #52]	@ (8006058 <std+0x64>)
 8006024:	6323      	str	r3, [r4, #48]	@ 0x30
 8006026:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <std+0x68>)
 8006028:	6224      	str	r4, [r4, #32]
 800602a:	429c      	cmp	r4, r3
 800602c:	d006      	beq.n	800603c <std+0x48>
 800602e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006032:	4294      	cmp	r4, r2
 8006034:	d002      	beq.n	800603c <std+0x48>
 8006036:	33d0      	adds	r3, #208	@ 0xd0
 8006038:	429c      	cmp	r4, r3
 800603a:	d105      	bne.n	8006048 <std+0x54>
 800603c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006044:	f000 b954 	b.w	80062f0 <__retarget_lock_init_recursive>
 8006048:	bd10      	pop	{r4, pc}
 800604a:	bf00      	nop
 800604c:	08006179 	.word	0x08006179
 8006050:	0800619b 	.word	0x0800619b
 8006054:	080061d3 	.word	0x080061d3
 8006058:	080061f7 	.word	0x080061f7
 800605c:	20003d58 	.word	0x20003d58

08006060 <stdio_exit_handler>:
 8006060:	4a02      	ldr	r2, [pc, #8]	@ (800606c <stdio_exit_handler+0xc>)
 8006062:	4903      	ldr	r1, [pc, #12]	@ (8006070 <stdio_exit_handler+0x10>)
 8006064:	4803      	ldr	r0, [pc, #12]	@ (8006074 <stdio_exit_handler+0x14>)
 8006066:	f000 b869 	b.w	800613c <_fwalk_sglue>
 800606a:	bf00      	nop
 800606c:	20003a34 	.word	0x20003a34
 8006070:	0800663d 	.word	0x0800663d
 8006074:	20003a44 	.word	0x20003a44

08006078 <cleanup_stdio>:
 8006078:	6841      	ldr	r1, [r0, #4]
 800607a:	4b0c      	ldr	r3, [pc, #48]	@ (80060ac <cleanup_stdio+0x34>)
 800607c:	4299      	cmp	r1, r3
 800607e:	b510      	push	{r4, lr}
 8006080:	4604      	mov	r4, r0
 8006082:	d001      	beq.n	8006088 <cleanup_stdio+0x10>
 8006084:	f000 fada 	bl	800663c <_fflush_r>
 8006088:	68a1      	ldr	r1, [r4, #8]
 800608a:	4b09      	ldr	r3, [pc, #36]	@ (80060b0 <cleanup_stdio+0x38>)
 800608c:	4299      	cmp	r1, r3
 800608e:	d002      	beq.n	8006096 <cleanup_stdio+0x1e>
 8006090:	4620      	mov	r0, r4
 8006092:	f000 fad3 	bl	800663c <_fflush_r>
 8006096:	68e1      	ldr	r1, [r4, #12]
 8006098:	4b06      	ldr	r3, [pc, #24]	@ (80060b4 <cleanup_stdio+0x3c>)
 800609a:	4299      	cmp	r1, r3
 800609c:	d004      	beq.n	80060a8 <cleanup_stdio+0x30>
 800609e:	4620      	mov	r0, r4
 80060a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060a4:	f000 baca 	b.w	800663c <_fflush_r>
 80060a8:	bd10      	pop	{r4, pc}
 80060aa:	bf00      	nop
 80060ac:	20003d58 	.word	0x20003d58
 80060b0:	20003dc0 	.word	0x20003dc0
 80060b4:	20003e28 	.word	0x20003e28

080060b8 <global_stdio_init.part.0>:
 80060b8:	b510      	push	{r4, lr}
 80060ba:	4b0b      	ldr	r3, [pc, #44]	@ (80060e8 <global_stdio_init.part.0+0x30>)
 80060bc:	4c0b      	ldr	r4, [pc, #44]	@ (80060ec <global_stdio_init.part.0+0x34>)
 80060be:	4a0c      	ldr	r2, [pc, #48]	@ (80060f0 <global_stdio_init.part.0+0x38>)
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	4620      	mov	r0, r4
 80060c4:	2200      	movs	r2, #0
 80060c6:	2104      	movs	r1, #4
 80060c8:	f7ff ff94 	bl	8005ff4 <std>
 80060cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060d0:	2201      	movs	r2, #1
 80060d2:	2109      	movs	r1, #9
 80060d4:	f7ff ff8e 	bl	8005ff4 <std>
 80060d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060dc:	2202      	movs	r2, #2
 80060de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060e2:	2112      	movs	r1, #18
 80060e4:	f7ff bf86 	b.w	8005ff4 <std>
 80060e8:	20003e90 	.word	0x20003e90
 80060ec:	20003d58 	.word	0x20003d58
 80060f0:	08006061 	.word	0x08006061

080060f4 <__sfp_lock_acquire>:
 80060f4:	4801      	ldr	r0, [pc, #4]	@ (80060fc <__sfp_lock_acquire+0x8>)
 80060f6:	f000 b8fc 	b.w	80062f2 <__retarget_lock_acquire_recursive>
 80060fa:	bf00      	nop
 80060fc:	20003e99 	.word	0x20003e99

08006100 <__sfp_lock_release>:
 8006100:	4801      	ldr	r0, [pc, #4]	@ (8006108 <__sfp_lock_release+0x8>)
 8006102:	f000 b8f7 	b.w	80062f4 <__retarget_lock_release_recursive>
 8006106:	bf00      	nop
 8006108:	20003e99 	.word	0x20003e99

0800610c <__sinit>:
 800610c:	b510      	push	{r4, lr}
 800610e:	4604      	mov	r4, r0
 8006110:	f7ff fff0 	bl	80060f4 <__sfp_lock_acquire>
 8006114:	6a23      	ldr	r3, [r4, #32]
 8006116:	b11b      	cbz	r3, 8006120 <__sinit+0x14>
 8006118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800611c:	f7ff bff0 	b.w	8006100 <__sfp_lock_release>
 8006120:	4b04      	ldr	r3, [pc, #16]	@ (8006134 <__sinit+0x28>)
 8006122:	6223      	str	r3, [r4, #32]
 8006124:	4b04      	ldr	r3, [pc, #16]	@ (8006138 <__sinit+0x2c>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d1f5      	bne.n	8006118 <__sinit+0xc>
 800612c:	f7ff ffc4 	bl	80060b8 <global_stdio_init.part.0>
 8006130:	e7f2      	b.n	8006118 <__sinit+0xc>
 8006132:	bf00      	nop
 8006134:	08006079 	.word	0x08006079
 8006138:	20003e90 	.word	0x20003e90

0800613c <_fwalk_sglue>:
 800613c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006140:	4607      	mov	r7, r0
 8006142:	4688      	mov	r8, r1
 8006144:	4614      	mov	r4, r2
 8006146:	2600      	movs	r6, #0
 8006148:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800614c:	f1b9 0901 	subs.w	r9, r9, #1
 8006150:	d505      	bpl.n	800615e <_fwalk_sglue+0x22>
 8006152:	6824      	ldr	r4, [r4, #0]
 8006154:	2c00      	cmp	r4, #0
 8006156:	d1f7      	bne.n	8006148 <_fwalk_sglue+0xc>
 8006158:	4630      	mov	r0, r6
 800615a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800615e:	89ab      	ldrh	r3, [r5, #12]
 8006160:	2b01      	cmp	r3, #1
 8006162:	d907      	bls.n	8006174 <_fwalk_sglue+0x38>
 8006164:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006168:	3301      	adds	r3, #1
 800616a:	d003      	beq.n	8006174 <_fwalk_sglue+0x38>
 800616c:	4629      	mov	r1, r5
 800616e:	4638      	mov	r0, r7
 8006170:	47c0      	blx	r8
 8006172:	4306      	orrs	r6, r0
 8006174:	3568      	adds	r5, #104	@ 0x68
 8006176:	e7e9      	b.n	800614c <_fwalk_sglue+0x10>

08006178 <__sread>:
 8006178:	b510      	push	{r4, lr}
 800617a:	460c      	mov	r4, r1
 800617c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006180:	f000 f868 	bl	8006254 <_read_r>
 8006184:	2800      	cmp	r0, #0
 8006186:	bfab      	itete	ge
 8006188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800618a:	89a3      	ldrhlt	r3, [r4, #12]
 800618c:	181b      	addge	r3, r3, r0
 800618e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006192:	bfac      	ite	ge
 8006194:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006196:	81a3      	strhlt	r3, [r4, #12]
 8006198:	bd10      	pop	{r4, pc}

0800619a <__swrite>:
 800619a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800619e:	461f      	mov	r7, r3
 80061a0:	898b      	ldrh	r3, [r1, #12]
 80061a2:	05db      	lsls	r3, r3, #23
 80061a4:	4605      	mov	r5, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	4616      	mov	r6, r2
 80061aa:	d505      	bpl.n	80061b8 <__swrite+0x1e>
 80061ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b0:	2302      	movs	r3, #2
 80061b2:	2200      	movs	r2, #0
 80061b4:	f000 f83c 	bl	8006230 <_lseek_r>
 80061b8:	89a3      	ldrh	r3, [r4, #12]
 80061ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061c2:	81a3      	strh	r3, [r4, #12]
 80061c4:	4632      	mov	r2, r6
 80061c6:	463b      	mov	r3, r7
 80061c8:	4628      	mov	r0, r5
 80061ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061ce:	f000 b853 	b.w	8006278 <_write_r>

080061d2 <__sseek>:
 80061d2:	b510      	push	{r4, lr}
 80061d4:	460c      	mov	r4, r1
 80061d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061da:	f000 f829 	bl	8006230 <_lseek_r>
 80061de:	1c43      	adds	r3, r0, #1
 80061e0:	89a3      	ldrh	r3, [r4, #12]
 80061e2:	bf15      	itete	ne
 80061e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80061e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80061ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80061ee:	81a3      	strheq	r3, [r4, #12]
 80061f0:	bf18      	it	ne
 80061f2:	81a3      	strhne	r3, [r4, #12]
 80061f4:	bd10      	pop	{r4, pc}

080061f6 <__sclose>:
 80061f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061fa:	f000 b809 	b.w	8006210 <_close_r>

080061fe <memset>:
 80061fe:	4402      	add	r2, r0
 8006200:	4603      	mov	r3, r0
 8006202:	4293      	cmp	r3, r2
 8006204:	d100      	bne.n	8006208 <memset+0xa>
 8006206:	4770      	bx	lr
 8006208:	f803 1b01 	strb.w	r1, [r3], #1
 800620c:	e7f9      	b.n	8006202 <memset+0x4>
	...

08006210 <_close_r>:
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4d06      	ldr	r5, [pc, #24]	@ (800622c <_close_r+0x1c>)
 8006214:	2300      	movs	r3, #0
 8006216:	4604      	mov	r4, r0
 8006218:	4608      	mov	r0, r1
 800621a:	602b      	str	r3, [r5, #0]
 800621c:	f7fb fc2f 	bl	8001a7e <_close>
 8006220:	1c43      	adds	r3, r0, #1
 8006222:	d102      	bne.n	800622a <_close_r+0x1a>
 8006224:	682b      	ldr	r3, [r5, #0]
 8006226:	b103      	cbz	r3, 800622a <_close_r+0x1a>
 8006228:	6023      	str	r3, [r4, #0]
 800622a:	bd38      	pop	{r3, r4, r5, pc}
 800622c:	20003e94 	.word	0x20003e94

08006230 <_lseek_r>:
 8006230:	b538      	push	{r3, r4, r5, lr}
 8006232:	4d07      	ldr	r5, [pc, #28]	@ (8006250 <_lseek_r+0x20>)
 8006234:	4604      	mov	r4, r0
 8006236:	4608      	mov	r0, r1
 8006238:	4611      	mov	r1, r2
 800623a:	2200      	movs	r2, #0
 800623c:	602a      	str	r2, [r5, #0]
 800623e:	461a      	mov	r2, r3
 8006240:	f7fb fc44 	bl	8001acc <_lseek>
 8006244:	1c43      	adds	r3, r0, #1
 8006246:	d102      	bne.n	800624e <_lseek_r+0x1e>
 8006248:	682b      	ldr	r3, [r5, #0]
 800624a:	b103      	cbz	r3, 800624e <_lseek_r+0x1e>
 800624c:	6023      	str	r3, [r4, #0]
 800624e:	bd38      	pop	{r3, r4, r5, pc}
 8006250:	20003e94 	.word	0x20003e94

08006254 <_read_r>:
 8006254:	b538      	push	{r3, r4, r5, lr}
 8006256:	4d07      	ldr	r5, [pc, #28]	@ (8006274 <_read_r+0x20>)
 8006258:	4604      	mov	r4, r0
 800625a:	4608      	mov	r0, r1
 800625c:	4611      	mov	r1, r2
 800625e:	2200      	movs	r2, #0
 8006260:	602a      	str	r2, [r5, #0]
 8006262:	461a      	mov	r2, r3
 8006264:	f7fb fbd2 	bl	8001a0c <_read>
 8006268:	1c43      	adds	r3, r0, #1
 800626a:	d102      	bne.n	8006272 <_read_r+0x1e>
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	b103      	cbz	r3, 8006272 <_read_r+0x1e>
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	bd38      	pop	{r3, r4, r5, pc}
 8006274:	20003e94 	.word	0x20003e94

08006278 <_write_r>:
 8006278:	b538      	push	{r3, r4, r5, lr}
 800627a:	4d07      	ldr	r5, [pc, #28]	@ (8006298 <_write_r+0x20>)
 800627c:	4604      	mov	r4, r0
 800627e:	4608      	mov	r0, r1
 8006280:	4611      	mov	r1, r2
 8006282:	2200      	movs	r2, #0
 8006284:	602a      	str	r2, [r5, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	f7fb fbdd 	bl	8001a46 <_write>
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d102      	bne.n	8006296 <_write_r+0x1e>
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	b103      	cbz	r3, 8006296 <_write_r+0x1e>
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	bd38      	pop	{r3, r4, r5, pc}
 8006298:	20003e94 	.word	0x20003e94

0800629c <__errno>:
 800629c:	4b01      	ldr	r3, [pc, #4]	@ (80062a4 <__errno+0x8>)
 800629e:	6818      	ldr	r0, [r3, #0]
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	20003a40 	.word	0x20003a40

080062a8 <__libc_init_array>:
 80062a8:	b570      	push	{r4, r5, r6, lr}
 80062aa:	4d0d      	ldr	r5, [pc, #52]	@ (80062e0 <__libc_init_array+0x38>)
 80062ac:	4c0d      	ldr	r4, [pc, #52]	@ (80062e4 <__libc_init_array+0x3c>)
 80062ae:	1b64      	subs	r4, r4, r5
 80062b0:	10a4      	asrs	r4, r4, #2
 80062b2:	2600      	movs	r6, #0
 80062b4:	42a6      	cmp	r6, r4
 80062b6:	d109      	bne.n	80062cc <__libc_init_array+0x24>
 80062b8:	4d0b      	ldr	r5, [pc, #44]	@ (80062e8 <__libc_init_array+0x40>)
 80062ba:	4c0c      	ldr	r4, [pc, #48]	@ (80062ec <__libc_init_array+0x44>)
 80062bc:	f000 fe38 	bl	8006f30 <_init>
 80062c0:	1b64      	subs	r4, r4, r5
 80062c2:	10a4      	asrs	r4, r4, #2
 80062c4:	2600      	movs	r6, #0
 80062c6:	42a6      	cmp	r6, r4
 80062c8:	d105      	bne.n	80062d6 <__libc_init_array+0x2e>
 80062ca:	bd70      	pop	{r4, r5, r6, pc}
 80062cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80062d0:	4798      	blx	r3
 80062d2:	3601      	adds	r6, #1
 80062d4:	e7ee      	b.n	80062b4 <__libc_init_array+0xc>
 80062d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80062da:	4798      	blx	r3
 80062dc:	3601      	adds	r6, #1
 80062de:	e7f2      	b.n	80062c6 <__libc_init_array+0x1e>
 80062e0:	08007a7c 	.word	0x08007a7c
 80062e4:	08007a7c 	.word	0x08007a7c
 80062e8:	08007a7c 	.word	0x08007a7c
 80062ec:	08007a80 	.word	0x08007a80

080062f0 <__retarget_lock_init_recursive>:
 80062f0:	4770      	bx	lr

080062f2 <__retarget_lock_acquire_recursive>:
 80062f2:	4770      	bx	lr

080062f4 <__retarget_lock_release_recursive>:
 80062f4:	4770      	bx	lr
	...

080062f8 <__assert_func>:
 80062f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062fa:	4614      	mov	r4, r2
 80062fc:	461a      	mov	r2, r3
 80062fe:	4b09      	ldr	r3, [pc, #36]	@ (8006324 <__assert_func+0x2c>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4605      	mov	r5, r0
 8006304:	68d8      	ldr	r0, [r3, #12]
 8006306:	b14c      	cbz	r4, 800631c <__assert_func+0x24>
 8006308:	4b07      	ldr	r3, [pc, #28]	@ (8006328 <__assert_func+0x30>)
 800630a:	9100      	str	r1, [sp, #0]
 800630c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006310:	4906      	ldr	r1, [pc, #24]	@ (800632c <__assert_func+0x34>)
 8006312:	462b      	mov	r3, r5
 8006314:	f000 f9ba 	bl	800668c <fiprintf>
 8006318:	f000 f9da 	bl	80066d0 <abort>
 800631c:	4b04      	ldr	r3, [pc, #16]	@ (8006330 <__assert_func+0x38>)
 800631e:	461c      	mov	r4, r3
 8006320:	e7f3      	b.n	800630a <__assert_func+0x12>
 8006322:	bf00      	nop
 8006324:	20003a40 	.word	0x20003a40
 8006328:	08007a03 	.word	0x08007a03
 800632c:	08007a10 	.word	0x08007a10
 8006330:	08007a3e 	.word	0x08007a3e

08006334 <_free_r>:
 8006334:	b538      	push	{r3, r4, r5, lr}
 8006336:	4605      	mov	r5, r0
 8006338:	2900      	cmp	r1, #0
 800633a:	d041      	beq.n	80063c0 <_free_r+0x8c>
 800633c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006340:	1f0c      	subs	r4, r1, #4
 8006342:	2b00      	cmp	r3, #0
 8006344:	bfb8      	it	lt
 8006346:	18e4      	addlt	r4, r4, r3
 8006348:	f000 f8e8 	bl	800651c <__malloc_lock>
 800634c:	4a1d      	ldr	r2, [pc, #116]	@ (80063c4 <_free_r+0x90>)
 800634e:	6813      	ldr	r3, [r2, #0]
 8006350:	b933      	cbnz	r3, 8006360 <_free_r+0x2c>
 8006352:	6063      	str	r3, [r4, #4]
 8006354:	6014      	str	r4, [r2, #0]
 8006356:	4628      	mov	r0, r5
 8006358:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800635c:	f000 b8e4 	b.w	8006528 <__malloc_unlock>
 8006360:	42a3      	cmp	r3, r4
 8006362:	d908      	bls.n	8006376 <_free_r+0x42>
 8006364:	6820      	ldr	r0, [r4, #0]
 8006366:	1821      	adds	r1, r4, r0
 8006368:	428b      	cmp	r3, r1
 800636a:	bf01      	itttt	eq
 800636c:	6819      	ldreq	r1, [r3, #0]
 800636e:	685b      	ldreq	r3, [r3, #4]
 8006370:	1809      	addeq	r1, r1, r0
 8006372:	6021      	streq	r1, [r4, #0]
 8006374:	e7ed      	b.n	8006352 <_free_r+0x1e>
 8006376:	461a      	mov	r2, r3
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	b10b      	cbz	r3, 8006380 <_free_r+0x4c>
 800637c:	42a3      	cmp	r3, r4
 800637e:	d9fa      	bls.n	8006376 <_free_r+0x42>
 8006380:	6811      	ldr	r1, [r2, #0]
 8006382:	1850      	adds	r0, r2, r1
 8006384:	42a0      	cmp	r0, r4
 8006386:	d10b      	bne.n	80063a0 <_free_r+0x6c>
 8006388:	6820      	ldr	r0, [r4, #0]
 800638a:	4401      	add	r1, r0
 800638c:	1850      	adds	r0, r2, r1
 800638e:	4283      	cmp	r3, r0
 8006390:	6011      	str	r1, [r2, #0]
 8006392:	d1e0      	bne.n	8006356 <_free_r+0x22>
 8006394:	6818      	ldr	r0, [r3, #0]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	6053      	str	r3, [r2, #4]
 800639a:	4408      	add	r0, r1
 800639c:	6010      	str	r0, [r2, #0]
 800639e:	e7da      	b.n	8006356 <_free_r+0x22>
 80063a0:	d902      	bls.n	80063a8 <_free_r+0x74>
 80063a2:	230c      	movs	r3, #12
 80063a4:	602b      	str	r3, [r5, #0]
 80063a6:	e7d6      	b.n	8006356 <_free_r+0x22>
 80063a8:	6820      	ldr	r0, [r4, #0]
 80063aa:	1821      	adds	r1, r4, r0
 80063ac:	428b      	cmp	r3, r1
 80063ae:	bf04      	itt	eq
 80063b0:	6819      	ldreq	r1, [r3, #0]
 80063b2:	685b      	ldreq	r3, [r3, #4]
 80063b4:	6063      	str	r3, [r4, #4]
 80063b6:	bf04      	itt	eq
 80063b8:	1809      	addeq	r1, r1, r0
 80063ba:	6021      	streq	r1, [r4, #0]
 80063bc:	6054      	str	r4, [r2, #4]
 80063be:	e7ca      	b.n	8006356 <_free_r+0x22>
 80063c0:	bd38      	pop	{r3, r4, r5, pc}
 80063c2:	bf00      	nop
 80063c4:	20003ea0 	.word	0x20003ea0

080063c8 <malloc>:
 80063c8:	4b02      	ldr	r3, [pc, #8]	@ (80063d4 <malloc+0xc>)
 80063ca:	4601      	mov	r1, r0
 80063cc:	6818      	ldr	r0, [r3, #0]
 80063ce:	f000 b825 	b.w	800641c <_malloc_r>
 80063d2:	bf00      	nop
 80063d4:	20003a40 	.word	0x20003a40

080063d8 <sbrk_aligned>:
 80063d8:	b570      	push	{r4, r5, r6, lr}
 80063da:	4e0f      	ldr	r6, [pc, #60]	@ (8006418 <sbrk_aligned+0x40>)
 80063dc:	460c      	mov	r4, r1
 80063de:	6831      	ldr	r1, [r6, #0]
 80063e0:	4605      	mov	r5, r0
 80063e2:	b911      	cbnz	r1, 80063ea <sbrk_aligned+0x12>
 80063e4:	f000 f964 	bl	80066b0 <_sbrk_r>
 80063e8:	6030      	str	r0, [r6, #0]
 80063ea:	4621      	mov	r1, r4
 80063ec:	4628      	mov	r0, r5
 80063ee:	f000 f95f 	bl	80066b0 <_sbrk_r>
 80063f2:	1c43      	adds	r3, r0, #1
 80063f4:	d103      	bne.n	80063fe <sbrk_aligned+0x26>
 80063f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80063fa:	4620      	mov	r0, r4
 80063fc:	bd70      	pop	{r4, r5, r6, pc}
 80063fe:	1cc4      	adds	r4, r0, #3
 8006400:	f024 0403 	bic.w	r4, r4, #3
 8006404:	42a0      	cmp	r0, r4
 8006406:	d0f8      	beq.n	80063fa <sbrk_aligned+0x22>
 8006408:	1a21      	subs	r1, r4, r0
 800640a:	4628      	mov	r0, r5
 800640c:	f000 f950 	bl	80066b0 <_sbrk_r>
 8006410:	3001      	adds	r0, #1
 8006412:	d1f2      	bne.n	80063fa <sbrk_aligned+0x22>
 8006414:	e7ef      	b.n	80063f6 <sbrk_aligned+0x1e>
 8006416:	bf00      	nop
 8006418:	20003e9c 	.word	0x20003e9c

0800641c <_malloc_r>:
 800641c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006420:	1ccd      	adds	r5, r1, #3
 8006422:	f025 0503 	bic.w	r5, r5, #3
 8006426:	3508      	adds	r5, #8
 8006428:	2d0c      	cmp	r5, #12
 800642a:	bf38      	it	cc
 800642c:	250c      	movcc	r5, #12
 800642e:	2d00      	cmp	r5, #0
 8006430:	4606      	mov	r6, r0
 8006432:	db01      	blt.n	8006438 <_malloc_r+0x1c>
 8006434:	42a9      	cmp	r1, r5
 8006436:	d904      	bls.n	8006442 <_malloc_r+0x26>
 8006438:	230c      	movs	r3, #12
 800643a:	6033      	str	r3, [r6, #0]
 800643c:	2000      	movs	r0, #0
 800643e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006442:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006518 <_malloc_r+0xfc>
 8006446:	f000 f869 	bl	800651c <__malloc_lock>
 800644a:	f8d8 3000 	ldr.w	r3, [r8]
 800644e:	461c      	mov	r4, r3
 8006450:	bb44      	cbnz	r4, 80064a4 <_malloc_r+0x88>
 8006452:	4629      	mov	r1, r5
 8006454:	4630      	mov	r0, r6
 8006456:	f7ff ffbf 	bl	80063d8 <sbrk_aligned>
 800645a:	1c43      	adds	r3, r0, #1
 800645c:	4604      	mov	r4, r0
 800645e:	d158      	bne.n	8006512 <_malloc_r+0xf6>
 8006460:	f8d8 4000 	ldr.w	r4, [r8]
 8006464:	4627      	mov	r7, r4
 8006466:	2f00      	cmp	r7, #0
 8006468:	d143      	bne.n	80064f2 <_malloc_r+0xd6>
 800646a:	2c00      	cmp	r4, #0
 800646c:	d04b      	beq.n	8006506 <_malloc_r+0xea>
 800646e:	6823      	ldr	r3, [r4, #0]
 8006470:	4639      	mov	r1, r7
 8006472:	4630      	mov	r0, r6
 8006474:	eb04 0903 	add.w	r9, r4, r3
 8006478:	f000 f91a 	bl	80066b0 <_sbrk_r>
 800647c:	4581      	cmp	r9, r0
 800647e:	d142      	bne.n	8006506 <_malloc_r+0xea>
 8006480:	6821      	ldr	r1, [r4, #0]
 8006482:	1a6d      	subs	r5, r5, r1
 8006484:	4629      	mov	r1, r5
 8006486:	4630      	mov	r0, r6
 8006488:	f7ff ffa6 	bl	80063d8 <sbrk_aligned>
 800648c:	3001      	adds	r0, #1
 800648e:	d03a      	beq.n	8006506 <_malloc_r+0xea>
 8006490:	6823      	ldr	r3, [r4, #0]
 8006492:	442b      	add	r3, r5
 8006494:	6023      	str	r3, [r4, #0]
 8006496:	f8d8 3000 	ldr.w	r3, [r8]
 800649a:	685a      	ldr	r2, [r3, #4]
 800649c:	bb62      	cbnz	r2, 80064f8 <_malloc_r+0xdc>
 800649e:	f8c8 7000 	str.w	r7, [r8]
 80064a2:	e00f      	b.n	80064c4 <_malloc_r+0xa8>
 80064a4:	6822      	ldr	r2, [r4, #0]
 80064a6:	1b52      	subs	r2, r2, r5
 80064a8:	d420      	bmi.n	80064ec <_malloc_r+0xd0>
 80064aa:	2a0b      	cmp	r2, #11
 80064ac:	d917      	bls.n	80064de <_malloc_r+0xc2>
 80064ae:	1961      	adds	r1, r4, r5
 80064b0:	42a3      	cmp	r3, r4
 80064b2:	6025      	str	r5, [r4, #0]
 80064b4:	bf18      	it	ne
 80064b6:	6059      	strne	r1, [r3, #4]
 80064b8:	6863      	ldr	r3, [r4, #4]
 80064ba:	bf08      	it	eq
 80064bc:	f8c8 1000 	streq.w	r1, [r8]
 80064c0:	5162      	str	r2, [r4, r5]
 80064c2:	604b      	str	r3, [r1, #4]
 80064c4:	4630      	mov	r0, r6
 80064c6:	f000 f82f 	bl	8006528 <__malloc_unlock>
 80064ca:	f104 000b 	add.w	r0, r4, #11
 80064ce:	1d23      	adds	r3, r4, #4
 80064d0:	f020 0007 	bic.w	r0, r0, #7
 80064d4:	1ac2      	subs	r2, r0, r3
 80064d6:	bf1c      	itt	ne
 80064d8:	1a1b      	subne	r3, r3, r0
 80064da:	50a3      	strne	r3, [r4, r2]
 80064dc:	e7af      	b.n	800643e <_malloc_r+0x22>
 80064de:	6862      	ldr	r2, [r4, #4]
 80064e0:	42a3      	cmp	r3, r4
 80064e2:	bf0c      	ite	eq
 80064e4:	f8c8 2000 	streq.w	r2, [r8]
 80064e8:	605a      	strne	r2, [r3, #4]
 80064ea:	e7eb      	b.n	80064c4 <_malloc_r+0xa8>
 80064ec:	4623      	mov	r3, r4
 80064ee:	6864      	ldr	r4, [r4, #4]
 80064f0:	e7ae      	b.n	8006450 <_malloc_r+0x34>
 80064f2:	463c      	mov	r4, r7
 80064f4:	687f      	ldr	r7, [r7, #4]
 80064f6:	e7b6      	b.n	8006466 <_malloc_r+0x4a>
 80064f8:	461a      	mov	r2, r3
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	42a3      	cmp	r3, r4
 80064fe:	d1fb      	bne.n	80064f8 <_malloc_r+0xdc>
 8006500:	2300      	movs	r3, #0
 8006502:	6053      	str	r3, [r2, #4]
 8006504:	e7de      	b.n	80064c4 <_malloc_r+0xa8>
 8006506:	230c      	movs	r3, #12
 8006508:	6033      	str	r3, [r6, #0]
 800650a:	4630      	mov	r0, r6
 800650c:	f000 f80c 	bl	8006528 <__malloc_unlock>
 8006510:	e794      	b.n	800643c <_malloc_r+0x20>
 8006512:	6005      	str	r5, [r0, #0]
 8006514:	e7d6      	b.n	80064c4 <_malloc_r+0xa8>
 8006516:	bf00      	nop
 8006518:	20003ea0 	.word	0x20003ea0

0800651c <__malloc_lock>:
 800651c:	4801      	ldr	r0, [pc, #4]	@ (8006524 <__malloc_lock+0x8>)
 800651e:	f7ff bee8 	b.w	80062f2 <__retarget_lock_acquire_recursive>
 8006522:	bf00      	nop
 8006524:	20003e98 	.word	0x20003e98

08006528 <__malloc_unlock>:
 8006528:	4801      	ldr	r0, [pc, #4]	@ (8006530 <__malloc_unlock+0x8>)
 800652a:	f7ff bee3 	b.w	80062f4 <__retarget_lock_release_recursive>
 800652e:	bf00      	nop
 8006530:	20003e98 	.word	0x20003e98

08006534 <__sflush_r>:
 8006534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800653c:	0716      	lsls	r6, r2, #28
 800653e:	4605      	mov	r5, r0
 8006540:	460c      	mov	r4, r1
 8006542:	d454      	bmi.n	80065ee <__sflush_r+0xba>
 8006544:	684b      	ldr	r3, [r1, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	dc02      	bgt.n	8006550 <__sflush_r+0x1c>
 800654a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800654c:	2b00      	cmp	r3, #0
 800654e:	dd48      	ble.n	80065e2 <__sflush_r+0xae>
 8006550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006552:	2e00      	cmp	r6, #0
 8006554:	d045      	beq.n	80065e2 <__sflush_r+0xae>
 8006556:	2300      	movs	r3, #0
 8006558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800655c:	682f      	ldr	r7, [r5, #0]
 800655e:	6a21      	ldr	r1, [r4, #32]
 8006560:	602b      	str	r3, [r5, #0]
 8006562:	d030      	beq.n	80065c6 <__sflush_r+0x92>
 8006564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006566:	89a3      	ldrh	r3, [r4, #12]
 8006568:	0759      	lsls	r1, r3, #29
 800656a:	d505      	bpl.n	8006578 <__sflush_r+0x44>
 800656c:	6863      	ldr	r3, [r4, #4]
 800656e:	1ad2      	subs	r2, r2, r3
 8006570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006572:	b10b      	cbz	r3, 8006578 <__sflush_r+0x44>
 8006574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006576:	1ad2      	subs	r2, r2, r3
 8006578:	2300      	movs	r3, #0
 800657a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800657c:	6a21      	ldr	r1, [r4, #32]
 800657e:	4628      	mov	r0, r5
 8006580:	47b0      	blx	r6
 8006582:	1c43      	adds	r3, r0, #1
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	d106      	bne.n	8006596 <__sflush_r+0x62>
 8006588:	6829      	ldr	r1, [r5, #0]
 800658a:	291d      	cmp	r1, #29
 800658c:	d82b      	bhi.n	80065e6 <__sflush_r+0xb2>
 800658e:	4a2a      	ldr	r2, [pc, #168]	@ (8006638 <__sflush_r+0x104>)
 8006590:	40ca      	lsrs	r2, r1
 8006592:	07d6      	lsls	r6, r2, #31
 8006594:	d527      	bpl.n	80065e6 <__sflush_r+0xb2>
 8006596:	2200      	movs	r2, #0
 8006598:	6062      	str	r2, [r4, #4]
 800659a:	04d9      	lsls	r1, r3, #19
 800659c:	6922      	ldr	r2, [r4, #16]
 800659e:	6022      	str	r2, [r4, #0]
 80065a0:	d504      	bpl.n	80065ac <__sflush_r+0x78>
 80065a2:	1c42      	adds	r2, r0, #1
 80065a4:	d101      	bne.n	80065aa <__sflush_r+0x76>
 80065a6:	682b      	ldr	r3, [r5, #0]
 80065a8:	b903      	cbnz	r3, 80065ac <__sflush_r+0x78>
 80065aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80065ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065ae:	602f      	str	r7, [r5, #0]
 80065b0:	b1b9      	cbz	r1, 80065e2 <__sflush_r+0xae>
 80065b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065b6:	4299      	cmp	r1, r3
 80065b8:	d002      	beq.n	80065c0 <__sflush_r+0x8c>
 80065ba:	4628      	mov	r0, r5
 80065bc:	f7ff feba 	bl	8006334 <_free_r>
 80065c0:	2300      	movs	r3, #0
 80065c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80065c4:	e00d      	b.n	80065e2 <__sflush_r+0xae>
 80065c6:	2301      	movs	r3, #1
 80065c8:	4628      	mov	r0, r5
 80065ca:	47b0      	blx	r6
 80065cc:	4602      	mov	r2, r0
 80065ce:	1c50      	adds	r0, r2, #1
 80065d0:	d1c9      	bne.n	8006566 <__sflush_r+0x32>
 80065d2:	682b      	ldr	r3, [r5, #0]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0c6      	beq.n	8006566 <__sflush_r+0x32>
 80065d8:	2b1d      	cmp	r3, #29
 80065da:	d001      	beq.n	80065e0 <__sflush_r+0xac>
 80065dc:	2b16      	cmp	r3, #22
 80065de:	d11e      	bne.n	800661e <__sflush_r+0xea>
 80065e0:	602f      	str	r7, [r5, #0]
 80065e2:	2000      	movs	r0, #0
 80065e4:	e022      	b.n	800662c <__sflush_r+0xf8>
 80065e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065ea:	b21b      	sxth	r3, r3
 80065ec:	e01b      	b.n	8006626 <__sflush_r+0xf2>
 80065ee:	690f      	ldr	r7, [r1, #16]
 80065f0:	2f00      	cmp	r7, #0
 80065f2:	d0f6      	beq.n	80065e2 <__sflush_r+0xae>
 80065f4:	0793      	lsls	r3, r2, #30
 80065f6:	680e      	ldr	r6, [r1, #0]
 80065f8:	bf08      	it	eq
 80065fa:	694b      	ldreq	r3, [r1, #20]
 80065fc:	600f      	str	r7, [r1, #0]
 80065fe:	bf18      	it	ne
 8006600:	2300      	movne	r3, #0
 8006602:	eba6 0807 	sub.w	r8, r6, r7
 8006606:	608b      	str	r3, [r1, #8]
 8006608:	f1b8 0f00 	cmp.w	r8, #0
 800660c:	dde9      	ble.n	80065e2 <__sflush_r+0xae>
 800660e:	6a21      	ldr	r1, [r4, #32]
 8006610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006612:	4643      	mov	r3, r8
 8006614:	463a      	mov	r2, r7
 8006616:	4628      	mov	r0, r5
 8006618:	47b0      	blx	r6
 800661a:	2800      	cmp	r0, #0
 800661c:	dc08      	bgt.n	8006630 <__sflush_r+0xfc>
 800661e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006626:	81a3      	strh	r3, [r4, #12]
 8006628:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800662c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006630:	4407      	add	r7, r0
 8006632:	eba8 0800 	sub.w	r8, r8, r0
 8006636:	e7e7      	b.n	8006608 <__sflush_r+0xd4>
 8006638:	20400001 	.word	0x20400001

0800663c <_fflush_r>:
 800663c:	b538      	push	{r3, r4, r5, lr}
 800663e:	690b      	ldr	r3, [r1, #16]
 8006640:	4605      	mov	r5, r0
 8006642:	460c      	mov	r4, r1
 8006644:	b913      	cbnz	r3, 800664c <_fflush_r+0x10>
 8006646:	2500      	movs	r5, #0
 8006648:	4628      	mov	r0, r5
 800664a:	bd38      	pop	{r3, r4, r5, pc}
 800664c:	b118      	cbz	r0, 8006656 <_fflush_r+0x1a>
 800664e:	6a03      	ldr	r3, [r0, #32]
 8006650:	b90b      	cbnz	r3, 8006656 <_fflush_r+0x1a>
 8006652:	f7ff fd5b 	bl	800610c <__sinit>
 8006656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0f3      	beq.n	8006646 <_fflush_r+0xa>
 800665e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006660:	07d0      	lsls	r0, r2, #31
 8006662:	d404      	bmi.n	800666e <_fflush_r+0x32>
 8006664:	0599      	lsls	r1, r3, #22
 8006666:	d402      	bmi.n	800666e <_fflush_r+0x32>
 8006668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800666a:	f7ff fe42 	bl	80062f2 <__retarget_lock_acquire_recursive>
 800666e:	4628      	mov	r0, r5
 8006670:	4621      	mov	r1, r4
 8006672:	f7ff ff5f 	bl	8006534 <__sflush_r>
 8006676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006678:	07da      	lsls	r2, r3, #31
 800667a:	4605      	mov	r5, r0
 800667c:	d4e4      	bmi.n	8006648 <_fflush_r+0xc>
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	059b      	lsls	r3, r3, #22
 8006682:	d4e1      	bmi.n	8006648 <_fflush_r+0xc>
 8006684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006686:	f7ff fe35 	bl	80062f4 <__retarget_lock_release_recursive>
 800668a:	e7dd      	b.n	8006648 <_fflush_r+0xc>

0800668c <fiprintf>:
 800668c:	b40e      	push	{r1, r2, r3}
 800668e:	b503      	push	{r0, r1, lr}
 8006690:	4601      	mov	r1, r0
 8006692:	ab03      	add	r3, sp, #12
 8006694:	4805      	ldr	r0, [pc, #20]	@ (80066ac <fiprintf+0x20>)
 8006696:	f853 2b04 	ldr.w	r2, [r3], #4
 800669a:	6800      	ldr	r0, [r0, #0]
 800669c:	9301      	str	r3, [sp, #4]
 800669e:	f000 f847 	bl	8006730 <_vfiprintf_r>
 80066a2:	b002      	add	sp, #8
 80066a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80066a8:	b003      	add	sp, #12
 80066aa:	4770      	bx	lr
 80066ac:	20003a40 	.word	0x20003a40

080066b0 <_sbrk_r>:
 80066b0:	b538      	push	{r3, r4, r5, lr}
 80066b2:	4d06      	ldr	r5, [pc, #24]	@ (80066cc <_sbrk_r+0x1c>)
 80066b4:	2300      	movs	r3, #0
 80066b6:	4604      	mov	r4, r0
 80066b8:	4608      	mov	r0, r1
 80066ba:	602b      	str	r3, [r5, #0]
 80066bc:	f7fb fa14 	bl	8001ae8 <_sbrk>
 80066c0:	1c43      	adds	r3, r0, #1
 80066c2:	d102      	bne.n	80066ca <_sbrk_r+0x1a>
 80066c4:	682b      	ldr	r3, [r5, #0]
 80066c6:	b103      	cbz	r3, 80066ca <_sbrk_r+0x1a>
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	bd38      	pop	{r3, r4, r5, pc}
 80066cc:	20003e94 	.word	0x20003e94

080066d0 <abort>:
 80066d0:	b508      	push	{r3, lr}
 80066d2:	2006      	movs	r0, #6
 80066d4:	f000 fb8c 	bl	8006df0 <raise>
 80066d8:	2001      	movs	r0, #1
 80066da:	f7fb f98c 	bl	80019f6 <_exit>

080066de <__sfputc_r>:
 80066de:	6893      	ldr	r3, [r2, #8]
 80066e0:	3b01      	subs	r3, #1
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	b410      	push	{r4}
 80066e6:	6093      	str	r3, [r2, #8]
 80066e8:	da08      	bge.n	80066fc <__sfputc_r+0x1e>
 80066ea:	6994      	ldr	r4, [r2, #24]
 80066ec:	42a3      	cmp	r3, r4
 80066ee:	db01      	blt.n	80066f4 <__sfputc_r+0x16>
 80066f0:	290a      	cmp	r1, #10
 80066f2:	d103      	bne.n	80066fc <__sfputc_r+0x1e>
 80066f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80066f8:	f000 babe 	b.w	8006c78 <__swbuf_r>
 80066fc:	6813      	ldr	r3, [r2, #0]
 80066fe:	1c58      	adds	r0, r3, #1
 8006700:	6010      	str	r0, [r2, #0]
 8006702:	7019      	strb	r1, [r3, #0]
 8006704:	4608      	mov	r0, r1
 8006706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800670a:	4770      	bx	lr

0800670c <__sfputs_r>:
 800670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	4614      	mov	r4, r2
 8006714:	18d5      	adds	r5, r2, r3
 8006716:	42ac      	cmp	r4, r5
 8006718:	d101      	bne.n	800671e <__sfputs_r+0x12>
 800671a:	2000      	movs	r0, #0
 800671c:	e007      	b.n	800672e <__sfputs_r+0x22>
 800671e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006722:	463a      	mov	r2, r7
 8006724:	4630      	mov	r0, r6
 8006726:	f7ff ffda 	bl	80066de <__sfputc_r>
 800672a:	1c43      	adds	r3, r0, #1
 800672c:	d1f3      	bne.n	8006716 <__sfputs_r+0xa>
 800672e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006730 <_vfiprintf_r>:
 8006730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	460d      	mov	r5, r1
 8006736:	b09d      	sub	sp, #116	@ 0x74
 8006738:	4614      	mov	r4, r2
 800673a:	4698      	mov	r8, r3
 800673c:	4606      	mov	r6, r0
 800673e:	b118      	cbz	r0, 8006748 <_vfiprintf_r+0x18>
 8006740:	6a03      	ldr	r3, [r0, #32]
 8006742:	b90b      	cbnz	r3, 8006748 <_vfiprintf_r+0x18>
 8006744:	f7ff fce2 	bl	800610c <__sinit>
 8006748:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800674a:	07d9      	lsls	r1, r3, #31
 800674c:	d405      	bmi.n	800675a <_vfiprintf_r+0x2a>
 800674e:	89ab      	ldrh	r3, [r5, #12]
 8006750:	059a      	lsls	r2, r3, #22
 8006752:	d402      	bmi.n	800675a <_vfiprintf_r+0x2a>
 8006754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006756:	f7ff fdcc 	bl	80062f2 <__retarget_lock_acquire_recursive>
 800675a:	89ab      	ldrh	r3, [r5, #12]
 800675c:	071b      	lsls	r3, r3, #28
 800675e:	d501      	bpl.n	8006764 <_vfiprintf_r+0x34>
 8006760:	692b      	ldr	r3, [r5, #16]
 8006762:	b99b      	cbnz	r3, 800678c <_vfiprintf_r+0x5c>
 8006764:	4629      	mov	r1, r5
 8006766:	4630      	mov	r0, r6
 8006768:	f000 fac4 	bl	8006cf4 <__swsetup_r>
 800676c:	b170      	cbz	r0, 800678c <_vfiprintf_r+0x5c>
 800676e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006770:	07dc      	lsls	r4, r3, #31
 8006772:	d504      	bpl.n	800677e <_vfiprintf_r+0x4e>
 8006774:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006778:	b01d      	add	sp, #116	@ 0x74
 800677a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800677e:	89ab      	ldrh	r3, [r5, #12]
 8006780:	0598      	lsls	r0, r3, #22
 8006782:	d4f7      	bmi.n	8006774 <_vfiprintf_r+0x44>
 8006784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006786:	f7ff fdb5 	bl	80062f4 <__retarget_lock_release_recursive>
 800678a:	e7f3      	b.n	8006774 <_vfiprintf_r+0x44>
 800678c:	2300      	movs	r3, #0
 800678e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006790:	2320      	movs	r3, #32
 8006792:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006796:	f8cd 800c 	str.w	r8, [sp, #12]
 800679a:	2330      	movs	r3, #48	@ 0x30
 800679c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800694c <_vfiprintf_r+0x21c>
 80067a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067a4:	f04f 0901 	mov.w	r9, #1
 80067a8:	4623      	mov	r3, r4
 80067aa:	469a      	mov	sl, r3
 80067ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067b0:	b10a      	cbz	r2, 80067b6 <_vfiprintf_r+0x86>
 80067b2:	2a25      	cmp	r2, #37	@ 0x25
 80067b4:	d1f9      	bne.n	80067aa <_vfiprintf_r+0x7a>
 80067b6:	ebba 0b04 	subs.w	fp, sl, r4
 80067ba:	d00b      	beq.n	80067d4 <_vfiprintf_r+0xa4>
 80067bc:	465b      	mov	r3, fp
 80067be:	4622      	mov	r2, r4
 80067c0:	4629      	mov	r1, r5
 80067c2:	4630      	mov	r0, r6
 80067c4:	f7ff ffa2 	bl	800670c <__sfputs_r>
 80067c8:	3001      	adds	r0, #1
 80067ca:	f000 80a7 	beq.w	800691c <_vfiprintf_r+0x1ec>
 80067ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067d0:	445a      	add	r2, fp
 80067d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80067d4:	f89a 3000 	ldrb.w	r3, [sl]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f000 809f 	beq.w	800691c <_vfiprintf_r+0x1ec>
 80067de:	2300      	movs	r3, #0
 80067e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067e8:	f10a 0a01 	add.w	sl, sl, #1
 80067ec:	9304      	str	r3, [sp, #16]
 80067ee:	9307      	str	r3, [sp, #28]
 80067f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80067f6:	4654      	mov	r4, sl
 80067f8:	2205      	movs	r2, #5
 80067fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067fe:	4853      	ldr	r0, [pc, #332]	@ (800694c <_vfiprintf_r+0x21c>)
 8006800:	f7f9 fd0e 	bl	8000220 <memchr>
 8006804:	9a04      	ldr	r2, [sp, #16]
 8006806:	b9d8      	cbnz	r0, 8006840 <_vfiprintf_r+0x110>
 8006808:	06d1      	lsls	r1, r2, #27
 800680a:	bf44      	itt	mi
 800680c:	2320      	movmi	r3, #32
 800680e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006812:	0713      	lsls	r3, r2, #28
 8006814:	bf44      	itt	mi
 8006816:	232b      	movmi	r3, #43	@ 0x2b
 8006818:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800681c:	f89a 3000 	ldrb.w	r3, [sl]
 8006820:	2b2a      	cmp	r3, #42	@ 0x2a
 8006822:	d015      	beq.n	8006850 <_vfiprintf_r+0x120>
 8006824:	9a07      	ldr	r2, [sp, #28]
 8006826:	4654      	mov	r4, sl
 8006828:	2000      	movs	r0, #0
 800682a:	f04f 0c0a 	mov.w	ip, #10
 800682e:	4621      	mov	r1, r4
 8006830:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006834:	3b30      	subs	r3, #48	@ 0x30
 8006836:	2b09      	cmp	r3, #9
 8006838:	d94b      	bls.n	80068d2 <_vfiprintf_r+0x1a2>
 800683a:	b1b0      	cbz	r0, 800686a <_vfiprintf_r+0x13a>
 800683c:	9207      	str	r2, [sp, #28]
 800683e:	e014      	b.n	800686a <_vfiprintf_r+0x13a>
 8006840:	eba0 0308 	sub.w	r3, r0, r8
 8006844:	fa09 f303 	lsl.w	r3, r9, r3
 8006848:	4313      	orrs	r3, r2
 800684a:	9304      	str	r3, [sp, #16]
 800684c:	46a2      	mov	sl, r4
 800684e:	e7d2      	b.n	80067f6 <_vfiprintf_r+0xc6>
 8006850:	9b03      	ldr	r3, [sp, #12]
 8006852:	1d19      	adds	r1, r3, #4
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	9103      	str	r1, [sp, #12]
 8006858:	2b00      	cmp	r3, #0
 800685a:	bfbb      	ittet	lt
 800685c:	425b      	neglt	r3, r3
 800685e:	f042 0202 	orrlt.w	r2, r2, #2
 8006862:	9307      	strge	r3, [sp, #28]
 8006864:	9307      	strlt	r3, [sp, #28]
 8006866:	bfb8      	it	lt
 8006868:	9204      	strlt	r2, [sp, #16]
 800686a:	7823      	ldrb	r3, [r4, #0]
 800686c:	2b2e      	cmp	r3, #46	@ 0x2e
 800686e:	d10a      	bne.n	8006886 <_vfiprintf_r+0x156>
 8006870:	7863      	ldrb	r3, [r4, #1]
 8006872:	2b2a      	cmp	r3, #42	@ 0x2a
 8006874:	d132      	bne.n	80068dc <_vfiprintf_r+0x1ac>
 8006876:	9b03      	ldr	r3, [sp, #12]
 8006878:	1d1a      	adds	r2, r3, #4
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	9203      	str	r2, [sp, #12]
 800687e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006882:	3402      	adds	r4, #2
 8006884:	9305      	str	r3, [sp, #20]
 8006886:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800695c <_vfiprintf_r+0x22c>
 800688a:	7821      	ldrb	r1, [r4, #0]
 800688c:	2203      	movs	r2, #3
 800688e:	4650      	mov	r0, sl
 8006890:	f7f9 fcc6 	bl	8000220 <memchr>
 8006894:	b138      	cbz	r0, 80068a6 <_vfiprintf_r+0x176>
 8006896:	9b04      	ldr	r3, [sp, #16]
 8006898:	eba0 000a 	sub.w	r0, r0, sl
 800689c:	2240      	movs	r2, #64	@ 0x40
 800689e:	4082      	lsls	r2, r0
 80068a0:	4313      	orrs	r3, r2
 80068a2:	3401      	adds	r4, #1
 80068a4:	9304      	str	r3, [sp, #16]
 80068a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068aa:	4829      	ldr	r0, [pc, #164]	@ (8006950 <_vfiprintf_r+0x220>)
 80068ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068b0:	2206      	movs	r2, #6
 80068b2:	f7f9 fcb5 	bl	8000220 <memchr>
 80068b6:	2800      	cmp	r0, #0
 80068b8:	d03f      	beq.n	800693a <_vfiprintf_r+0x20a>
 80068ba:	4b26      	ldr	r3, [pc, #152]	@ (8006954 <_vfiprintf_r+0x224>)
 80068bc:	bb1b      	cbnz	r3, 8006906 <_vfiprintf_r+0x1d6>
 80068be:	9b03      	ldr	r3, [sp, #12]
 80068c0:	3307      	adds	r3, #7
 80068c2:	f023 0307 	bic.w	r3, r3, #7
 80068c6:	3308      	adds	r3, #8
 80068c8:	9303      	str	r3, [sp, #12]
 80068ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068cc:	443b      	add	r3, r7
 80068ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80068d0:	e76a      	b.n	80067a8 <_vfiprintf_r+0x78>
 80068d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80068d6:	460c      	mov	r4, r1
 80068d8:	2001      	movs	r0, #1
 80068da:	e7a8      	b.n	800682e <_vfiprintf_r+0xfe>
 80068dc:	2300      	movs	r3, #0
 80068de:	3401      	adds	r4, #1
 80068e0:	9305      	str	r3, [sp, #20]
 80068e2:	4619      	mov	r1, r3
 80068e4:	f04f 0c0a 	mov.w	ip, #10
 80068e8:	4620      	mov	r0, r4
 80068ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068ee:	3a30      	subs	r2, #48	@ 0x30
 80068f0:	2a09      	cmp	r2, #9
 80068f2:	d903      	bls.n	80068fc <_vfiprintf_r+0x1cc>
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0c6      	beq.n	8006886 <_vfiprintf_r+0x156>
 80068f8:	9105      	str	r1, [sp, #20]
 80068fa:	e7c4      	b.n	8006886 <_vfiprintf_r+0x156>
 80068fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8006900:	4604      	mov	r4, r0
 8006902:	2301      	movs	r3, #1
 8006904:	e7f0      	b.n	80068e8 <_vfiprintf_r+0x1b8>
 8006906:	ab03      	add	r3, sp, #12
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	462a      	mov	r2, r5
 800690c:	4b12      	ldr	r3, [pc, #72]	@ (8006958 <_vfiprintf_r+0x228>)
 800690e:	a904      	add	r1, sp, #16
 8006910:	4630      	mov	r0, r6
 8006912:	f3af 8000 	nop.w
 8006916:	4607      	mov	r7, r0
 8006918:	1c78      	adds	r0, r7, #1
 800691a:	d1d6      	bne.n	80068ca <_vfiprintf_r+0x19a>
 800691c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800691e:	07d9      	lsls	r1, r3, #31
 8006920:	d405      	bmi.n	800692e <_vfiprintf_r+0x1fe>
 8006922:	89ab      	ldrh	r3, [r5, #12]
 8006924:	059a      	lsls	r2, r3, #22
 8006926:	d402      	bmi.n	800692e <_vfiprintf_r+0x1fe>
 8006928:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800692a:	f7ff fce3 	bl	80062f4 <__retarget_lock_release_recursive>
 800692e:	89ab      	ldrh	r3, [r5, #12]
 8006930:	065b      	lsls	r3, r3, #25
 8006932:	f53f af1f 	bmi.w	8006774 <_vfiprintf_r+0x44>
 8006936:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006938:	e71e      	b.n	8006778 <_vfiprintf_r+0x48>
 800693a:	ab03      	add	r3, sp, #12
 800693c:	9300      	str	r3, [sp, #0]
 800693e:	462a      	mov	r2, r5
 8006940:	4b05      	ldr	r3, [pc, #20]	@ (8006958 <_vfiprintf_r+0x228>)
 8006942:	a904      	add	r1, sp, #16
 8006944:	4630      	mov	r0, r6
 8006946:	f000 f879 	bl	8006a3c <_printf_i>
 800694a:	e7e4      	b.n	8006916 <_vfiprintf_r+0x1e6>
 800694c:	08007a3f 	.word	0x08007a3f
 8006950:	08007a49 	.word	0x08007a49
 8006954:	00000000 	.word	0x00000000
 8006958:	0800670d 	.word	0x0800670d
 800695c:	08007a45 	.word	0x08007a45

08006960 <_printf_common>:
 8006960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006964:	4616      	mov	r6, r2
 8006966:	4698      	mov	r8, r3
 8006968:	688a      	ldr	r2, [r1, #8]
 800696a:	690b      	ldr	r3, [r1, #16]
 800696c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006970:	4293      	cmp	r3, r2
 8006972:	bfb8      	it	lt
 8006974:	4613      	movlt	r3, r2
 8006976:	6033      	str	r3, [r6, #0]
 8006978:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800697c:	4607      	mov	r7, r0
 800697e:	460c      	mov	r4, r1
 8006980:	b10a      	cbz	r2, 8006986 <_printf_common+0x26>
 8006982:	3301      	adds	r3, #1
 8006984:	6033      	str	r3, [r6, #0]
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	0699      	lsls	r1, r3, #26
 800698a:	bf42      	ittt	mi
 800698c:	6833      	ldrmi	r3, [r6, #0]
 800698e:	3302      	addmi	r3, #2
 8006990:	6033      	strmi	r3, [r6, #0]
 8006992:	6825      	ldr	r5, [r4, #0]
 8006994:	f015 0506 	ands.w	r5, r5, #6
 8006998:	d106      	bne.n	80069a8 <_printf_common+0x48>
 800699a:	f104 0a19 	add.w	sl, r4, #25
 800699e:	68e3      	ldr	r3, [r4, #12]
 80069a0:	6832      	ldr	r2, [r6, #0]
 80069a2:	1a9b      	subs	r3, r3, r2
 80069a4:	42ab      	cmp	r3, r5
 80069a6:	dc26      	bgt.n	80069f6 <_printf_common+0x96>
 80069a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069ac:	6822      	ldr	r2, [r4, #0]
 80069ae:	3b00      	subs	r3, #0
 80069b0:	bf18      	it	ne
 80069b2:	2301      	movne	r3, #1
 80069b4:	0692      	lsls	r2, r2, #26
 80069b6:	d42b      	bmi.n	8006a10 <_printf_common+0xb0>
 80069b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069bc:	4641      	mov	r1, r8
 80069be:	4638      	mov	r0, r7
 80069c0:	47c8      	blx	r9
 80069c2:	3001      	adds	r0, #1
 80069c4:	d01e      	beq.n	8006a04 <_printf_common+0xa4>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	6922      	ldr	r2, [r4, #16]
 80069ca:	f003 0306 	and.w	r3, r3, #6
 80069ce:	2b04      	cmp	r3, #4
 80069d0:	bf02      	ittt	eq
 80069d2:	68e5      	ldreq	r5, [r4, #12]
 80069d4:	6833      	ldreq	r3, [r6, #0]
 80069d6:	1aed      	subeq	r5, r5, r3
 80069d8:	68a3      	ldr	r3, [r4, #8]
 80069da:	bf0c      	ite	eq
 80069dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069e0:	2500      	movne	r5, #0
 80069e2:	4293      	cmp	r3, r2
 80069e4:	bfc4      	itt	gt
 80069e6:	1a9b      	subgt	r3, r3, r2
 80069e8:	18ed      	addgt	r5, r5, r3
 80069ea:	2600      	movs	r6, #0
 80069ec:	341a      	adds	r4, #26
 80069ee:	42b5      	cmp	r5, r6
 80069f0:	d11a      	bne.n	8006a28 <_printf_common+0xc8>
 80069f2:	2000      	movs	r0, #0
 80069f4:	e008      	b.n	8006a08 <_printf_common+0xa8>
 80069f6:	2301      	movs	r3, #1
 80069f8:	4652      	mov	r2, sl
 80069fa:	4641      	mov	r1, r8
 80069fc:	4638      	mov	r0, r7
 80069fe:	47c8      	blx	r9
 8006a00:	3001      	adds	r0, #1
 8006a02:	d103      	bne.n	8006a0c <_printf_common+0xac>
 8006a04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	3501      	adds	r5, #1
 8006a0e:	e7c6      	b.n	800699e <_printf_common+0x3e>
 8006a10:	18e1      	adds	r1, r4, r3
 8006a12:	1c5a      	adds	r2, r3, #1
 8006a14:	2030      	movs	r0, #48	@ 0x30
 8006a16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a1a:	4422      	add	r2, r4
 8006a1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a24:	3302      	adds	r3, #2
 8006a26:	e7c7      	b.n	80069b8 <_printf_common+0x58>
 8006a28:	2301      	movs	r3, #1
 8006a2a:	4622      	mov	r2, r4
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	4638      	mov	r0, r7
 8006a30:	47c8      	blx	r9
 8006a32:	3001      	adds	r0, #1
 8006a34:	d0e6      	beq.n	8006a04 <_printf_common+0xa4>
 8006a36:	3601      	adds	r6, #1
 8006a38:	e7d9      	b.n	80069ee <_printf_common+0x8e>
	...

08006a3c <_printf_i>:
 8006a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a40:	7e0f      	ldrb	r7, [r1, #24]
 8006a42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a44:	2f78      	cmp	r7, #120	@ 0x78
 8006a46:	4691      	mov	r9, r2
 8006a48:	4680      	mov	r8, r0
 8006a4a:	460c      	mov	r4, r1
 8006a4c:	469a      	mov	sl, r3
 8006a4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a52:	d807      	bhi.n	8006a64 <_printf_i+0x28>
 8006a54:	2f62      	cmp	r7, #98	@ 0x62
 8006a56:	d80a      	bhi.n	8006a6e <_printf_i+0x32>
 8006a58:	2f00      	cmp	r7, #0
 8006a5a:	f000 80d1 	beq.w	8006c00 <_printf_i+0x1c4>
 8006a5e:	2f58      	cmp	r7, #88	@ 0x58
 8006a60:	f000 80b8 	beq.w	8006bd4 <_printf_i+0x198>
 8006a64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a6c:	e03a      	b.n	8006ae4 <_printf_i+0xa8>
 8006a6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a72:	2b15      	cmp	r3, #21
 8006a74:	d8f6      	bhi.n	8006a64 <_printf_i+0x28>
 8006a76:	a101      	add	r1, pc, #4	@ (adr r1, 8006a7c <_printf_i+0x40>)
 8006a78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a7c:	08006ad5 	.word	0x08006ad5
 8006a80:	08006ae9 	.word	0x08006ae9
 8006a84:	08006a65 	.word	0x08006a65
 8006a88:	08006a65 	.word	0x08006a65
 8006a8c:	08006a65 	.word	0x08006a65
 8006a90:	08006a65 	.word	0x08006a65
 8006a94:	08006ae9 	.word	0x08006ae9
 8006a98:	08006a65 	.word	0x08006a65
 8006a9c:	08006a65 	.word	0x08006a65
 8006aa0:	08006a65 	.word	0x08006a65
 8006aa4:	08006a65 	.word	0x08006a65
 8006aa8:	08006be7 	.word	0x08006be7
 8006aac:	08006b13 	.word	0x08006b13
 8006ab0:	08006ba1 	.word	0x08006ba1
 8006ab4:	08006a65 	.word	0x08006a65
 8006ab8:	08006a65 	.word	0x08006a65
 8006abc:	08006c09 	.word	0x08006c09
 8006ac0:	08006a65 	.word	0x08006a65
 8006ac4:	08006b13 	.word	0x08006b13
 8006ac8:	08006a65 	.word	0x08006a65
 8006acc:	08006a65 	.word	0x08006a65
 8006ad0:	08006ba9 	.word	0x08006ba9
 8006ad4:	6833      	ldr	r3, [r6, #0]
 8006ad6:	1d1a      	adds	r2, r3, #4
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	6032      	str	r2, [r6, #0]
 8006adc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ae0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e09c      	b.n	8006c22 <_printf_i+0x1e6>
 8006ae8:	6833      	ldr	r3, [r6, #0]
 8006aea:	6820      	ldr	r0, [r4, #0]
 8006aec:	1d19      	adds	r1, r3, #4
 8006aee:	6031      	str	r1, [r6, #0]
 8006af0:	0606      	lsls	r6, r0, #24
 8006af2:	d501      	bpl.n	8006af8 <_printf_i+0xbc>
 8006af4:	681d      	ldr	r5, [r3, #0]
 8006af6:	e003      	b.n	8006b00 <_printf_i+0xc4>
 8006af8:	0645      	lsls	r5, r0, #25
 8006afa:	d5fb      	bpl.n	8006af4 <_printf_i+0xb8>
 8006afc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b00:	2d00      	cmp	r5, #0
 8006b02:	da03      	bge.n	8006b0c <_printf_i+0xd0>
 8006b04:	232d      	movs	r3, #45	@ 0x2d
 8006b06:	426d      	negs	r5, r5
 8006b08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b0c:	4858      	ldr	r0, [pc, #352]	@ (8006c70 <_printf_i+0x234>)
 8006b0e:	230a      	movs	r3, #10
 8006b10:	e011      	b.n	8006b36 <_printf_i+0xfa>
 8006b12:	6821      	ldr	r1, [r4, #0]
 8006b14:	6833      	ldr	r3, [r6, #0]
 8006b16:	0608      	lsls	r0, r1, #24
 8006b18:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b1c:	d402      	bmi.n	8006b24 <_printf_i+0xe8>
 8006b1e:	0649      	lsls	r1, r1, #25
 8006b20:	bf48      	it	mi
 8006b22:	b2ad      	uxthmi	r5, r5
 8006b24:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b26:	4852      	ldr	r0, [pc, #328]	@ (8006c70 <_printf_i+0x234>)
 8006b28:	6033      	str	r3, [r6, #0]
 8006b2a:	bf14      	ite	ne
 8006b2c:	230a      	movne	r3, #10
 8006b2e:	2308      	moveq	r3, #8
 8006b30:	2100      	movs	r1, #0
 8006b32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b36:	6866      	ldr	r6, [r4, #4]
 8006b38:	60a6      	str	r6, [r4, #8]
 8006b3a:	2e00      	cmp	r6, #0
 8006b3c:	db05      	blt.n	8006b4a <_printf_i+0x10e>
 8006b3e:	6821      	ldr	r1, [r4, #0]
 8006b40:	432e      	orrs	r6, r5
 8006b42:	f021 0104 	bic.w	r1, r1, #4
 8006b46:	6021      	str	r1, [r4, #0]
 8006b48:	d04b      	beq.n	8006be2 <_printf_i+0x1a6>
 8006b4a:	4616      	mov	r6, r2
 8006b4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b50:	fb03 5711 	mls	r7, r3, r1, r5
 8006b54:	5dc7      	ldrb	r7, [r0, r7]
 8006b56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b5a:	462f      	mov	r7, r5
 8006b5c:	42bb      	cmp	r3, r7
 8006b5e:	460d      	mov	r5, r1
 8006b60:	d9f4      	bls.n	8006b4c <_printf_i+0x110>
 8006b62:	2b08      	cmp	r3, #8
 8006b64:	d10b      	bne.n	8006b7e <_printf_i+0x142>
 8006b66:	6823      	ldr	r3, [r4, #0]
 8006b68:	07df      	lsls	r7, r3, #31
 8006b6a:	d508      	bpl.n	8006b7e <_printf_i+0x142>
 8006b6c:	6923      	ldr	r3, [r4, #16]
 8006b6e:	6861      	ldr	r1, [r4, #4]
 8006b70:	4299      	cmp	r1, r3
 8006b72:	bfde      	ittt	le
 8006b74:	2330      	movle	r3, #48	@ 0x30
 8006b76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b7a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006b7e:	1b92      	subs	r2, r2, r6
 8006b80:	6122      	str	r2, [r4, #16]
 8006b82:	f8cd a000 	str.w	sl, [sp]
 8006b86:	464b      	mov	r3, r9
 8006b88:	aa03      	add	r2, sp, #12
 8006b8a:	4621      	mov	r1, r4
 8006b8c:	4640      	mov	r0, r8
 8006b8e:	f7ff fee7 	bl	8006960 <_printf_common>
 8006b92:	3001      	adds	r0, #1
 8006b94:	d14a      	bne.n	8006c2c <_printf_i+0x1f0>
 8006b96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b9a:	b004      	add	sp, #16
 8006b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba0:	6823      	ldr	r3, [r4, #0]
 8006ba2:	f043 0320 	orr.w	r3, r3, #32
 8006ba6:	6023      	str	r3, [r4, #0]
 8006ba8:	4832      	ldr	r0, [pc, #200]	@ (8006c74 <_printf_i+0x238>)
 8006baa:	2778      	movs	r7, #120	@ 0x78
 8006bac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	6831      	ldr	r1, [r6, #0]
 8006bb4:	061f      	lsls	r7, r3, #24
 8006bb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bba:	d402      	bmi.n	8006bc2 <_printf_i+0x186>
 8006bbc:	065f      	lsls	r7, r3, #25
 8006bbe:	bf48      	it	mi
 8006bc0:	b2ad      	uxthmi	r5, r5
 8006bc2:	6031      	str	r1, [r6, #0]
 8006bc4:	07d9      	lsls	r1, r3, #31
 8006bc6:	bf44      	itt	mi
 8006bc8:	f043 0320 	orrmi.w	r3, r3, #32
 8006bcc:	6023      	strmi	r3, [r4, #0]
 8006bce:	b11d      	cbz	r5, 8006bd8 <_printf_i+0x19c>
 8006bd0:	2310      	movs	r3, #16
 8006bd2:	e7ad      	b.n	8006b30 <_printf_i+0xf4>
 8006bd4:	4826      	ldr	r0, [pc, #152]	@ (8006c70 <_printf_i+0x234>)
 8006bd6:	e7e9      	b.n	8006bac <_printf_i+0x170>
 8006bd8:	6823      	ldr	r3, [r4, #0]
 8006bda:	f023 0320 	bic.w	r3, r3, #32
 8006bde:	6023      	str	r3, [r4, #0]
 8006be0:	e7f6      	b.n	8006bd0 <_printf_i+0x194>
 8006be2:	4616      	mov	r6, r2
 8006be4:	e7bd      	b.n	8006b62 <_printf_i+0x126>
 8006be6:	6833      	ldr	r3, [r6, #0]
 8006be8:	6825      	ldr	r5, [r4, #0]
 8006bea:	6961      	ldr	r1, [r4, #20]
 8006bec:	1d18      	adds	r0, r3, #4
 8006bee:	6030      	str	r0, [r6, #0]
 8006bf0:	062e      	lsls	r6, r5, #24
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	d501      	bpl.n	8006bfa <_printf_i+0x1be>
 8006bf6:	6019      	str	r1, [r3, #0]
 8006bf8:	e002      	b.n	8006c00 <_printf_i+0x1c4>
 8006bfa:	0668      	lsls	r0, r5, #25
 8006bfc:	d5fb      	bpl.n	8006bf6 <_printf_i+0x1ba>
 8006bfe:	8019      	strh	r1, [r3, #0]
 8006c00:	2300      	movs	r3, #0
 8006c02:	6123      	str	r3, [r4, #16]
 8006c04:	4616      	mov	r6, r2
 8006c06:	e7bc      	b.n	8006b82 <_printf_i+0x146>
 8006c08:	6833      	ldr	r3, [r6, #0]
 8006c0a:	1d1a      	adds	r2, r3, #4
 8006c0c:	6032      	str	r2, [r6, #0]
 8006c0e:	681e      	ldr	r6, [r3, #0]
 8006c10:	6862      	ldr	r2, [r4, #4]
 8006c12:	2100      	movs	r1, #0
 8006c14:	4630      	mov	r0, r6
 8006c16:	f7f9 fb03 	bl	8000220 <memchr>
 8006c1a:	b108      	cbz	r0, 8006c20 <_printf_i+0x1e4>
 8006c1c:	1b80      	subs	r0, r0, r6
 8006c1e:	6060      	str	r0, [r4, #4]
 8006c20:	6863      	ldr	r3, [r4, #4]
 8006c22:	6123      	str	r3, [r4, #16]
 8006c24:	2300      	movs	r3, #0
 8006c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c2a:	e7aa      	b.n	8006b82 <_printf_i+0x146>
 8006c2c:	6923      	ldr	r3, [r4, #16]
 8006c2e:	4632      	mov	r2, r6
 8006c30:	4649      	mov	r1, r9
 8006c32:	4640      	mov	r0, r8
 8006c34:	47d0      	blx	sl
 8006c36:	3001      	adds	r0, #1
 8006c38:	d0ad      	beq.n	8006b96 <_printf_i+0x15a>
 8006c3a:	6823      	ldr	r3, [r4, #0]
 8006c3c:	079b      	lsls	r3, r3, #30
 8006c3e:	d413      	bmi.n	8006c68 <_printf_i+0x22c>
 8006c40:	68e0      	ldr	r0, [r4, #12]
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	4298      	cmp	r0, r3
 8006c46:	bfb8      	it	lt
 8006c48:	4618      	movlt	r0, r3
 8006c4a:	e7a6      	b.n	8006b9a <_printf_i+0x15e>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	4632      	mov	r2, r6
 8006c50:	4649      	mov	r1, r9
 8006c52:	4640      	mov	r0, r8
 8006c54:	47d0      	blx	sl
 8006c56:	3001      	adds	r0, #1
 8006c58:	d09d      	beq.n	8006b96 <_printf_i+0x15a>
 8006c5a:	3501      	adds	r5, #1
 8006c5c:	68e3      	ldr	r3, [r4, #12]
 8006c5e:	9903      	ldr	r1, [sp, #12]
 8006c60:	1a5b      	subs	r3, r3, r1
 8006c62:	42ab      	cmp	r3, r5
 8006c64:	dcf2      	bgt.n	8006c4c <_printf_i+0x210>
 8006c66:	e7eb      	b.n	8006c40 <_printf_i+0x204>
 8006c68:	2500      	movs	r5, #0
 8006c6a:	f104 0619 	add.w	r6, r4, #25
 8006c6e:	e7f5      	b.n	8006c5c <_printf_i+0x220>
 8006c70:	08007a50 	.word	0x08007a50
 8006c74:	08007a61 	.word	0x08007a61

08006c78 <__swbuf_r>:
 8006c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7a:	460e      	mov	r6, r1
 8006c7c:	4614      	mov	r4, r2
 8006c7e:	4605      	mov	r5, r0
 8006c80:	b118      	cbz	r0, 8006c8a <__swbuf_r+0x12>
 8006c82:	6a03      	ldr	r3, [r0, #32]
 8006c84:	b90b      	cbnz	r3, 8006c8a <__swbuf_r+0x12>
 8006c86:	f7ff fa41 	bl	800610c <__sinit>
 8006c8a:	69a3      	ldr	r3, [r4, #24]
 8006c8c:	60a3      	str	r3, [r4, #8]
 8006c8e:	89a3      	ldrh	r3, [r4, #12]
 8006c90:	071a      	lsls	r2, r3, #28
 8006c92:	d501      	bpl.n	8006c98 <__swbuf_r+0x20>
 8006c94:	6923      	ldr	r3, [r4, #16]
 8006c96:	b943      	cbnz	r3, 8006caa <__swbuf_r+0x32>
 8006c98:	4621      	mov	r1, r4
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	f000 f82a 	bl	8006cf4 <__swsetup_r>
 8006ca0:	b118      	cbz	r0, 8006caa <__swbuf_r+0x32>
 8006ca2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006ca6:	4638      	mov	r0, r7
 8006ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	6922      	ldr	r2, [r4, #16]
 8006cae:	1a98      	subs	r0, r3, r2
 8006cb0:	6963      	ldr	r3, [r4, #20]
 8006cb2:	b2f6      	uxtb	r6, r6
 8006cb4:	4283      	cmp	r3, r0
 8006cb6:	4637      	mov	r7, r6
 8006cb8:	dc05      	bgt.n	8006cc6 <__swbuf_r+0x4e>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f7ff fcbd 	bl	800663c <_fflush_r>
 8006cc2:	2800      	cmp	r0, #0
 8006cc4:	d1ed      	bne.n	8006ca2 <__swbuf_r+0x2a>
 8006cc6:	68a3      	ldr	r3, [r4, #8]
 8006cc8:	3b01      	subs	r3, #1
 8006cca:	60a3      	str	r3, [r4, #8]
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	1c5a      	adds	r2, r3, #1
 8006cd0:	6022      	str	r2, [r4, #0]
 8006cd2:	701e      	strb	r6, [r3, #0]
 8006cd4:	6962      	ldr	r2, [r4, #20]
 8006cd6:	1c43      	adds	r3, r0, #1
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d004      	beq.n	8006ce6 <__swbuf_r+0x6e>
 8006cdc:	89a3      	ldrh	r3, [r4, #12]
 8006cde:	07db      	lsls	r3, r3, #31
 8006ce0:	d5e1      	bpl.n	8006ca6 <__swbuf_r+0x2e>
 8006ce2:	2e0a      	cmp	r6, #10
 8006ce4:	d1df      	bne.n	8006ca6 <__swbuf_r+0x2e>
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	4628      	mov	r0, r5
 8006cea:	f7ff fca7 	bl	800663c <_fflush_r>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	d0d9      	beq.n	8006ca6 <__swbuf_r+0x2e>
 8006cf2:	e7d6      	b.n	8006ca2 <__swbuf_r+0x2a>

08006cf4 <__swsetup_r>:
 8006cf4:	b538      	push	{r3, r4, r5, lr}
 8006cf6:	4b29      	ldr	r3, [pc, #164]	@ (8006d9c <__swsetup_r+0xa8>)
 8006cf8:	4605      	mov	r5, r0
 8006cfa:	6818      	ldr	r0, [r3, #0]
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	b118      	cbz	r0, 8006d08 <__swsetup_r+0x14>
 8006d00:	6a03      	ldr	r3, [r0, #32]
 8006d02:	b90b      	cbnz	r3, 8006d08 <__swsetup_r+0x14>
 8006d04:	f7ff fa02 	bl	800610c <__sinit>
 8006d08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d0c:	0719      	lsls	r1, r3, #28
 8006d0e:	d422      	bmi.n	8006d56 <__swsetup_r+0x62>
 8006d10:	06da      	lsls	r2, r3, #27
 8006d12:	d407      	bmi.n	8006d24 <__swsetup_r+0x30>
 8006d14:	2209      	movs	r2, #9
 8006d16:	602a      	str	r2, [r5, #0]
 8006d18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d1c:	81a3      	strh	r3, [r4, #12]
 8006d1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d22:	e033      	b.n	8006d8c <__swsetup_r+0x98>
 8006d24:	0758      	lsls	r0, r3, #29
 8006d26:	d512      	bpl.n	8006d4e <__swsetup_r+0x5a>
 8006d28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d2a:	b141      	cbz	r1, 8006d3e <__swsetup_r+0x4a>
 8006d2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d30:	4299      	cmp	r1, r3
 8006d32:	d002      	beq.n	8006d3a <__swsetup_r+0x46>
 8006d34:	4628      	mov	r0, r5
 8006d36:	f7ff fafd 	bl	8006334 <_free_r>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d3e:	89a3      	ldrh	r3, [r4, #12]
 8006d40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	2300      	movs	r3, #0
 8006d48:	6063      	str	r3, [r4, #4]
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	89a3      	ldrh	r3, [r4, #12]
 8006d50:	f043 0308 	orr.w	r3, r3, #8
 8006d54:	81a3      	strh	r3, [r4, #12]
 8006d56:	6923      	ldr	r3, [r4, #16]
 8006d58:	b94b      	cbnz	r3, 8006d6e <__swsetup_r+0x7a>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d64:	d003      	beq.n	8006d6e <__swsetup_r+0x7a>
 8006d66:	4621      	mov	r1, r4
 8006d68:	4628      	mov	r0, r5
 8006d6a:	f000 f883 	bl	8006e74 <__smakebuf_r>
 8006d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d72:	f013 0201 	ands.w	r2, r3, #1
 8006d76:	d00a      	beq.n	8006d8e <__swsetup_r+0x9a>
 8006d78:	2200      	movs	r2, #0
 8006d7a:	60a2      	str	r2, [r4, #8]
 8006d7c:	6962      	ldr	r2, [r4, #20]
 8006d7e:	4252      	negs	r2, r2
 8006d80:	61a2      	str	r2, [r4, #24]
 8006d82:	6922      	ldr	r2, [r4, #16]
 8006d84:	b942      	cbnz	r2, 8006d98 <__swsetup_r+0xa4>
 8006d86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006d8a:	d1c5      	bne.n	8006d18 <__swsetup_r+0x24>
 8006d8c:	bd38      	pop	{r3, r4, r5, pc}
 8006d8e:	0799      	lsls	r1, r3, #30
 8006d90:	bf58      	it	pl
 8006d92:	6962      	ldrpl	r2, [r4, #20]
 8006d94:	60a2      	str	r2, [r4, #8]
 8006d96:	e7f4      	b.n	8006d82 <__swsetup_r+0x8e>
 8006d98:	2000      	movs	r0, #0
 8006d9a:	e7f7      	b.n	8006d8c <__swsetup_r+0x98>
 8006d9c:	20003a40 	.word	0x20003a40

08006da0 <_raise_r>:
 8006da0:	291f      	cmp	r1, #31
 8006da2:	b538      	push	{r3, r4, r5, lr}
 8006da4:	4605      	mov	r5, r0
 8006da6:	460c      	mov	r4, r1
 8006da8:	d904      	bls.n	8006db4 <_raise_r+0x14>
 8006daa:	2316      	movs	r3, #22
 8006dac:	6003      	str	r3, [r0, #0]
 8006dae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006db2:	bd38      	pop	{r3, r4, r5, pc}
 8006db4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006db6:	b112      	cbz	r2, 8006dbe <_raise_r+0x1e>
 8006db8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006dbc:	b94b      	cbnz	r3, 8006dd2 <_raise_r+0x32>
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f830 	bl	8006e24 <_getpid_r>
 8006dc4:	4622      	mov	r2, r4
 8006dc6:	4601      	mov	r1, r0
 8006dc8:	4628      	mov	r0, r5
 8006dca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006dce:	f000 b817 	b.w	8006e00 <_kill_r>
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d00a      	beq.n	8006dec <_raise_r+0x4c>
 8006dd6:	1c59      	adds	r1, r3, #1
 8006dd8:	d103      	bne.n	8006de2 <_raise_r+0x42>
 8006dda:	2316      	movs	r3, #22
 8006ddc:	6003      	str	r3, [r0, #0]
 8006dde:	2001      	movs	r0, #1
 8006de0:	e7e7      	b.n	8006db2 <_raise_r+0x12>
 8006de2:	2100      	movs	r1, #0
 8006de4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006de8:	4620      	mov	r0, r4
 8006dea:	4798      	blx	r3
 8006dec:	2000      	movs	r0, #0
 8006dee:	e7e0      	b.n	8006db2 <_raise_r+0x12>

08006df0 <raise>:
 8006df0:	4b02      	ldr	r3, [pc, #8]	@ (8006dfc <raise+0xc>)
 8006df2:	4601      	mov	r1, r0
 8006df4:	6818      	ldr	r0, [r3, #0]
 8006df6:	f7ff bfd3 	b.w	8006da0 <_raise_r>
 8006dfa:	bf00      	nop
 8006dfc:	20003a40 	.word	0x20003a40

08006e00 <_kill_r>:
 8006e00:	b538      	push	{r3, r4, r5, lr}
 8006e02:	4d07      	ldr	r5, [pc, #28]	@ (8006e20 <_kill_r+0x20>)
 8006e04:	2300      	movs	r3, #0
 8006e06:	4604      	mov	r4, r0
 8006e08:	4608      	mov	r0, r1
 8006e0a:	4611      	mov	r1, r2
 8006e0c:	602b      	str	r3, [r5, #0]
 8006e0e:	f7fa fde2 	bl	80019d6 <_kill>
 8006e12:	1c43      	adds	r3, r0, #1
 8006e14:	d102      	bne.n	8006e1c <_kill_r+0x1c>
 8006e16:	682b      	ldr	r3, [r5, #0]
 8006e18:	b103      	cbz	r3, 8006e1c <_kill_r+0x1c>
 8006e1a:	6023      	str	r3, [r4, #0]
 8006e1c:	bd38      	pop	{r3, r4, r5, pc}
 8006e1e:	bf00      	nop
 8006e20:	20003e94 	.word	0x20003e94

08006e24 <_getpid_r>:
 8006e24:	f7fa bdcf 	b.w	80019c6 <_getpid>

08006e28 <__swhatbuf_r>:
 8006e28:	b570      	push	{r4, r5, r6, lr}
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e30:	2900      	cmp	r1, #0
 8006e32:	b096      	sub	sp, #88	@ 0x58
 8006e34:	4615      	mov	r5, r2
 8006e36:	461e      	mov	r6, r3
 8006e38:	da0d      	bge.n	8006e56 <__swhatbuf_r+0x2e>
 8006e3a:	89a3      	ldrh	r3, [r4, #12]
 8006e3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e40:	f04f 0100 	mov.w	r1, #0
 8006e44:	bf14      	ite	ne
 8006e46:	2340      	movne	r3, #64	@ 0x40
 8006e48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	6031      	str	r1, [r6, #0]
 8006e50:	602b      	str	r3, [r5, #0]
 8006e52:	b016      	add	sp, #88	@ 0x58
 8006e54:	bd70      	pop	{r4, r5, r6, pc}
 8006e56:	466a      	mov	r2, sp
 8006e58:	f000 f848 	bl	8006eec <_fstat_r>
 8006e5c:	2800      	cmp	r0, #0
 8006e5e:	dbec      	blt.n	8006e3a <__swhatbuf_r+0x12>
 8006e60:	9901      	ldr	r1, [sp, #4]
 8006e62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e6a:	4259      	negs	r1, r3
 8006e6c:	4159      	adcs	r1, r3
 8006e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e72:	e7eb      	b.n	8006e4c <__swhatbuf_r+0x24>

08006e74 <__smakebuf_r>:
 8006e74:	898b      	ldrh	r3, [r1, #12]
 8006e76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e78:	079d      	lsls	r5, r3, #30
 8006e7a:	4606      	mov	r6, r0
 8006e7c:	460c      	mov	r4, r1
 8006e7e:	d507      	bpl.n	8006e90 <__smakebuf_r+0x1c>
 8006e80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	6123      	str	r3, [r4, #16]
 8006e88:	2301      	movs	r3, #1
 8006e8a:	6163      	str	r3, [r4, #20]
 8006e8c:	b003      	add	sp, #12
 8006e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e90:	ab01      	add	r3, sp, #4
 8006e92:	466a      	mov	r2, sp
 8006e94:	f7ff ffc8 	bl	8006e28 <__swhatbuf_r>
 8006e98:	9f00      	ldr	r7, [sp, #0]
 8006e9a:	4605      	mov	r5, r0
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	4630      	mov	r0, r6
 8006ea0:	f7ff fabc 	bl	800641c <_malloc_r>
 8006ea4:	b948      	cbnz	r0, 8006eba <__smakebuf_r+0x46>
 8006ea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eaa:	059a      	lsls	r2, r3, #22
 8006eac:	d4ee      	bmi.n	8006e8c <__smakebuf_r+0x18>
 8006eae:	f023 0303 	bic.w	r3, r3, #3
 8006eb2:	f043 0302 	orr.w	r3, r3, #2
 8006eb6:	81a3      	strh	r3, [r4, #12]
 8006eb8:	e7e2      	b.n	8006e80 <__smakebuf_r+0xc>
 8006eba:	89a3      	ldrh	r3, [r4, #12]
 8006ebc:	6020      	str	r0, [r4, #0]
 8006ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ec2:	81a3      	strh	r3, [r4, #12]
 8006ec4:	9b01      	ldr	r3, [sp, #4]
 8006ec6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006eca:	b15b      	cbz	r3, 8006ee4 <__smakebuf_r+0x70>
 8006ecc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	f000 f81d 	bl	8006f10 <_isatty_r>
 8006ed6:	b128      	cbz	r0, 8006ee4 <__smakebuf_r+0x70>
 8006ed8:	89a3      	ldrh	r3, [r4, #12]
 8006eda:	f023 0303 	bic.w	r3, r3, #3
 8006ede:	f043 0301 	orr.w	r3, r3, #1
 8006ee2:	81a3      	strh	r3, [r4, #12]
 8006ee4:	89a3      	ldrh	r3, [r4, #12]
 8006ee6:	431d      	orrs	r5, r3
 8006ee8:	81a5      	strh	r5, [r4, #12]
 8006eea:	e7cf      	b.n	8006e8c <__smakebuf_r+0x18>

08006eec <_fstat_r>:
 8006eec:	b538      	push	{r3, r4, r5, lr}
 8006eee:	4d07      	ldr	r5, [pc, #28]	@ (8006f0c <_fstat_r+0x20>)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	4608      	mov	r0, r1
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	602b      	str	r3, [r5, #0]
 8006efa:	f7fa fdcc 	bl	8001a96 <_fstat>
 8006efe:	1c43      	adds	r3, r0, #1
 8006f00:	d102      	bne.n	8006f08 <_fstat_r+0x1c>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	b103      	cbz	r3, 8006f08 <_fstat_r+0x1c>
 8006f06:	6023      	str	r3, [r4, #0]
 8006f08:	bd38      	pop	{r3, r4, r5, pc}
 8006f0a:	bf00      	nop
 8006f0c:	20003e94 	.word	0x20003e94

08006f10 <_isatty_r>:
 8006f10:	b538      	push	{r3, r4, r5, lr}
 8006f12:	4d06      	ldr	r5, [pc, #24]	@ (8006f2c <_isatty_r+0x1c>)
 8006f14:	2300      	movs	r3, #0
 8006f16:	4604      	mov	r4, r0
 8006f18:	4608      	mov	r0, r1
 8006f1a:	602b      	str	r3, [r5, #0]
 8006f1c:	f7fa fdcb 	bl	8001ab6 <_isatty>
 8006f20:	1c43      	adds	r3, r0, #1
 8006f22:	d102      	bne.n	8006f2a <_isatty_r+0x1a>
 8006f24:	682b      	ldr	r3, [r5, #0]
 8006f26:	b103      	cbz	r3, 8006f2a <_isatty_r+0x1a>
 8006f28:	6023      	str	r3, [r4, #0]
 8006f2a:	bd38      	pop	{r3, r4, r5, pc}
 8006f2c:	20003e94 	.word	0x20003e94

08006f30 <_init>:
 8006f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f32:	bf00      	nop
 8006f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f36:	bc08      	pop	{r3}
 8006f38:	469e      	mov	lr, r3
 8006f3a:	4770      	bx	lr

08006f3c <_fini>:
 8006f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f3e:	bf00      	nop
 8006f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f42:	bc08      	pop	{r3}
 8006f44:	469e      	mov	lr, r3
 8006f46:	4770      	bx	lr
