# stgToVerilogA
converts a stg (.g file generated by workcraft) to a verilog model
