/* bench 13395.4.0 8d7dc0c41336 */
/* bench 13395.4.1 3a5d13e081f0 */
/* bench 13395.4.2 2e5cac1e47ba */
/* bench 13395.4.3 dc6b26403537 */
/* bench 13395.4.4 5c1134973382 */
/* bench 13395.4.5 3f0ff22c9bc9 */
/* bench 13395.4.6 ee8756801d37 */
/* bench 13395.4.7 a0fe6fead14c */
/* bench 13395.4.8 cc2b001c34a5 */
/* bench 13395.4.9 2b648cb3c46e */
/* bench 13395.4.10 5ca5995896c1 */
/* bench 13395.4.11 de59494267d3 */
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved. */

/*
 * This header provides constants for binding nvidia,tegra194-gpio*.
 *
 * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below
 * provide names for this.
 *
 * The second cell contains standard flag values specified in gpio.h.
 */

#ifndef _DT_BINDINGS_GPIO_TEGRA194_GPIO_H
#define _DT_BINDINGS_GPIO_TEGRA194_GPIO_H

#include <dt-bindings/gpio/gpio.h>

/* GPIOs implemented by main GPIO controller */
#define TEGRA194_MAIN_GPIO_PORT_A 0
#define TEGRA194_MAIN_GPIO_PORT_B 1
#define TEGRA194_MAIN_GPIO_PORT_C 2
#define TEGRA194_MAIN_GPIO_PORT_D 3
#define TEGRA194_MAIN_GPIO_PORT_E 4
#define TEGRA194_MAIN_GPIO_PORT_F 5
#define TEGRA194_MAIN_GPIO_PORT_G 6
#define TEGRA194_MAIN_GPIO_PORT_H 7
#define TEGRA194_MAIN_GPIO_PORT_I 8
#define TEGRA194_MAIN_GPIO_PORT_J 9
#define TEGRA194_MAIN_GPIO_PORT_K 10
#define TEGRA194_MAIN_GPIO_PORT_L 11
#define TEGRA194_MAIN_GPIO_PORT_M 12
#define TEGRA194_MAIN_GPIO_PORT_N 13
#define TEGRA194_MAIN_GPIO_PORT_O 14
#define TEGRA194_MAIN_GPIO_PORT_P 15
#define TEGRA194_MAIN_GPIO_PORT_Q 16
#define TEGRA194_MAIN_GPIO_PORT_R 17
#define TEGRA194_MAIN_GPIO_PORT_S 18
#define TEGRA194_MAIN_GPIO_PORT_T 19
#define TEGRA194_MAIN_GPIO_PORT_U 20
#define TEGRA194_MAIN_GPIO_PORT_V 21
#define TEGRA194_MAIN_GPIO_PORT_W 22
#define TEGRA194_MAIN_GPIO_PORT_X 23
#define TEGRA194_MAIN_GPIO_PORT_Y 24
#define TEGRA194_MAIN_GPIO_PORT_Z 25
#define TEGRA194_MAIN_GPIO_PORT_FF 26
#define TEGRA194_MAIN_GPIO_PORT_GG 27

#define TEGRA194_MAIN_GPIO(port, offset) \
	((TEGRA194_MAIN_GPIO_PORT_##port * 8) + offset)
/* bench 16022.5.0 e279183fe0a8 */
/* bench 16022.5.1 0b23d9fcd13c */
/* bench 16022.5.2 601554315505 */
/* bench 16022.5.3 499f8fa65aeb */
/* bench 16022.5.4 dd6eee5b59b9 */
/* bench 16022.5.5 62f927772a37 */
/* bench 16022.5.6 5017d2af4d50 */
/* bench 16022.5.7 af05479a5080 */
/* bench 16022.5.8 76a583363448 */
/* bench 16022.5.9 8b084eb2d2ad */
/* bench 26868.5.0 eb2a8419bb17 */
/* bench 26868.5.1 78551a7751e1 */
/* bench 26868.5.2 2fc90b4f511a */
/* bench 26868.5.3 39cc6e5902c5 */
/* bench 26868.5.4 99d2f35da48d */
/* bench 26868.5.5 418c7ba90c13 */

/* GPIOs implemented by AON GPIO controller */
#define TEGRA194_AON_GPIO_PORT_AA 0
#define TEGRA194_AON_GPIO_PORT_BB 1
#define TEGRA194_AON_GPIO_PORT_CC 2
#define TEGRA194_AON_GPIO_PORT_DD 3
#define TEGRA194_AON_GPIO_PORT_EE 4

#define TEGRA194_AON_GPIO(port, offset) \
	((TEGRA194_AON_GPIO_PORT_##port * 8) + offset)

#endif
