module module_0 (
    input id_1,
    input logic [id_1 : id_1] id_2,
    input [id_1  &  id_1 : id_1] id_3,
    input logic [id_2 : id_2] id_4,
    input logic id_5,
    input id_6,
    id_7,
    output logic id_8
);
  id_9 id_10 (
      .id_6(id_3),
      .id_8(1)
  );
endmodule
