--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf SOURCE.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaClk_i = PERIOD TIMEGRP "fpgaClk_i" 12 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX
  Logical resource: XLXI_23/u0/u0/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 13.667ns (period - min period limit)
  Period: 16.667ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: XLXI_23/u0/u0/CLKFX180
  Logical resource: XLXI_23/u0/u0/CLKFX180
  Location pin: DCM_X0Y2.CLKFX180
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: XLXI_23/u0/u0/CLKIN
  Logical resource: XLXI_23/u0/u0/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: XLXI_23/u0/u0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28757 paths analyzed, 2399 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.380ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_23/u2/data_out_s_12 (SLICE_X31Y26.D2), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd1_1 (FF)
  Destination:          XLXI_23/u2/data_out_s_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd1_1 to XLXI_23/u2/data_out_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.DQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd1_1
    SLICE_X20Y26.B3      net (fanout=2)        1.064   XLXI_73/XLXI_8/st_FSM_FFd1_1
    SLICE_X20Y26.B       Tilo                  0.235   XLXI_23/u2/in_init_s
                                                       XLXI_73/XLXI_8/IN_INIT1
    SLICE_X25Y27.B1      net (fanout=85)       1.031   IN_INIT
    SLICE_X25Y27.B       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O11
    SLICE_X38Y22.B1      net (fanout=16)       2.157   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
    SLICE_X38Y22.B       Tilo                  0.254   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O4
    SLICE_X32Y23.C4      net (fanout=2)        0.893   Debug_D<12>
    SLICE_X32Y23.CMUX    Tilo                  0.403   N564
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4
    SLICE_X31Y26.D2      net (fanout=1)        1.238   N377
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT41
                                                       XLXI_23/u2/data_out_s_12
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (1.954ns logic, 6.383ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.241ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X22Y26.C3      net (fanout=128)      1.561   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X22Y26.C       Tilo                  0.255   XLXI_73/XLXI_3/XLXI_2/data<6>
                                                       XLXI_73/XLXI_3/XLXI_13/Mmux_O101
    SLICE_X22Y26.D3      net (fanout=5)        0.501   XLXI_73/XLXI_3/XLXN_51<3>
    SLICE_X22Y26.D       Tilo                  0.254   XLXI_73/XLXI_3/XLXI_2/data<6>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O41
    SLICE_X38Y22.B4      net (fanout=16)       2.079   XLXI_73/XLXI_3/XLXI_5/XLXN_24<3>
    SLICE_X38Y22.B       Tilo                  0.254   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O4
    SLICE_X32Y23.C4      net (fanout=2)        0.893   Debug_D<12>
    SLICE_X32Y23.CMUX    Tilo                  0.403   N564
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4
    SLICE_X31Y26.D2      net (fanout=1)        1.238   N377
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT41
                                                       XLXI_23/u2/data_out_s_12
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (1.969ns logic, 6.272ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_12 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.239ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A4      net (fanout=128)      1.504   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<2>
                                                       XLXI_73/XLXI_8/st_GPR_EN1
    SLICE_X25Y27.B5      net (fanout=7)        0.469   MON_DATA<18>
    SLICE_X25Y27.B       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O11
    SLICE_X38Y22.B1      net (fanout=16)       2.157   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
    SLICE_X38Y22.B       Tilo                  0.254   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O4
    SLICE_X32Y23.C4      net (fanout=2)        0.893   Debug_D<12>
    SLICE_X32Y23.CMUX    Tilo                  0.403   N564
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O41_SW4
    SLICE_X31Y26.D2      net (fanout=1)        1.238   N377
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT41
                                                       XLXI_23/u2/data_out_s_12
    -------------------------------------------------  ---------------------------
    Total                                      8.239ns (1.978ns logic, 6.261ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/u2/data_out_s_11 (SLICE_X31Y26.C3), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd1_1 (FF)
  Destination:          XLXI_23/u2/data_out_s_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.270ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd1_1 to XLXI_23/u2/data_out_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.DQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd1_1
    SLICE_X20Y26.B3      net (fanout=2)        1.064   XLXI_73/XLXI_8/st_FSM_FFd1_1
    SLICE_X20Y26.B       Tilo                  0.235   XLXI_23/u2/in_init_s
                                                       XLXI_73/XLXI_8/IN_INIT1
    SLICE_X25Y27.B1      net (fanout=85)       1.031   IN_INIT
    SLICE_X25Y27.B       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O11
    SLICE_X38Y22.C1      net (fanout=16)       2.363   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
    SLICE_X38Y22.CMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O3
    SLICE_X32Y21.C3      net (fanout=2)        0.934   Debug_D<11>
    SLICE_X32Y21.CMUX    Tilo                  0.403   N584
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2
    SLICE_X31Y26.C3      net (fanout=1)        0.852   N354
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT33
                                                       XLXI_23/u2/data_out_s_11
    -------------------------------------------------  ---------------------------
    Total                                      8.270ns (2.026ns logic, 6.244ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.193ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A4      net (fanout=128)      1.504   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<2>
                                                       XLXI_73/XLXI_8/st_GPR_EN1
    SLICE_X25Y27.A5      net (fanout=7)        0.464   MON_DATA<18>
    SLICE_X25Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O21
    SLICE_X38Y22.C2      net (fanout=16)       2.389   XLXI_73/XLXI_3/XLXI_5/XLXN_24<1>
    SLICE_X38Y22.CMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O3
    SLICE_X32Y21.C3      net (fanout=2)        0.934   Debug_D<11>
    SLICE_X32Y21.CMUX    Tilo                  0.403   N584
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2
    SLICE_X31Y26.C3      net (fanout=1)        0.852   N354
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT33
                                                       XLXI_23/u2/data_out_s_11
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.050ns logic, 6.143ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_11 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.172ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A4      net (fanout=128)      1.504   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<2>
                                                       XLXI_73/XLXI_8/st_GPR_EN1
    SLICE_X25Y27.B5      net (fanout=7)        0.469   MON_DATA<18>
    SLICE_X25Y27.B       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O11
    SLICE_X38Y22.C1      net (fanout=16)       2.363   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
    SLICE_X38Y22.CMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O3
    SLICE_X32Y21.C3      net (fanout=2)        0.934   Debug_D<11>
    SLICE_X32Y21.CMUX    Tilo                  0.403   N584
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O31_SW2
    SLICE_X31Y26.C3      net (fanout=1)        0.852   N354
    SLICE_X31Y26.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<12>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT33
                                                       XLXI_23/u2/data_out_s_11
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (2.050ns logic, 6.122ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_23/u2/data_out_s_9 (SLICE_X31Y24.C3), 82 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_9 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A4      net (fanout=128)      1.504   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<2>
                                                       XLXI_73/XLXI_8/st_GPR_EN1
    SLICE_X25Y27.A5      net (fanout=7)        0.464   MON_DATA<18>
    SLICE_X25Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O21
    SLICE_X38Y22.D2      net (fanout=16)       2.451   XLXI_73/XLXI_3/XLXI_5/XLXN_24<1>
    SLICE_X38Y22.DMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O1
    SLICE_X34Y20.C4      net (fanout=2)        0.832   Debug_D<9>
    SLICE_X34Y20.CMUX    Tilo                  0.430   N370
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4
    SLICE_X31Y24.C3      net (fanout=1)        0.896   N370
    SLICE_X31Y24.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<9>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT321
                                                       XLXI_23/u2/data_out_s_9
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (2.077ns logic, 6.147ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd3 (FF)
  Destination:          XLXI_23/u2/data_out_s_9 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.403 - 0.452)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd3 to XLXI_23/u2/data_out_s_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y29.AQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd3
                                                       XLXI_73/XLXI_8/st_FSM_FFd3
    SLICE_X23Y27.A1      net (fanout=127)      1.409   XLXI_73/XLXI_8/st_FSM_FFd3
    SLICE_X23Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<2>
                                                       XLXI_73/XLXI_8/st_GPR_EN1
    SLICE_X25Y27.A5      net (fanout=7)        0.464   MON_DATA<18>
    SLICE_X25Y27.A       Tilo                  0.259   XLXI_73/XLXI_3/XLXI_5/XLXN_24<0>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O21
    SLICE_X38Y22.D2      net (fanout=16)       2.451   XLXI_73/XLXI_3/XLXI_5/XLXN_24<1>
    SLICE_X38Y22.DMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O1
    SLICE_X34Y20.C4      net (fanout=2)        0.832   Debug_D<9>
    SLICE_X34Y20.CMUX    Tilo                  0.430   N370
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4
    SLICE_X31Y24.C3      net (fanout=1)        0.896   N370
    SLICE_X31Y24.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<9>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT321
                                                       XLXI_23/u2/data_out_s_9
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (2.077ns logic, 6.052ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_73/XLXI_8/st_FSM_FFd2 (FF)
  Destination:          XLXI_23/u2/data_out_s_9 (FF)
  Requirement:          16.666ns
  Data Path Delay:      8.142ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 16.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_73/XLXI_8/st_FSM_FFd2 to XLXI_23/u2/data_out_s_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y25.BQ      Tcko                  0.430   XLXI_73/XLXI_8/st_FSM_FFd1_1
                                                       XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X22Y26.C3      net (fanout=128)      1.561   XLXI_73/XLXI_8/st_FSM_FFd2
    SLICE_X22Y26.C       Tilo                  0.255   XLXI_73/XLXI_3/XLXI_2/data<6>
                                                       XLXI_73/XLXI_3/XLXI_13/Mmux_O101
    SLICE_X22Y26.D3      net (fanout=5)        0.501   XLXI_73/XLXI_3/XLXN_51<3>
    SLICE_X22Y26.D       Tilo                  0.254   XLXI_73/XLXI_3/XLXI_2/data<6>
                                                       XLXI_73/XLXI_3/XLXI_5/MUX_D/Mmux_O41
    SLICE_X38Y22.D4      net (fanout=16)       2.284   XLXI_73/XLXI_3/XLXI_5/XLXN_24<3>
    SLICE_X38Y22.DMUX    Tilo                  0.326   Debug_D<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_D/ram01/O1
    SLICE_X34Y20.C4      net (fanout=2)        0.832   Debug_D<9>
    SLICE_X34Y20.CMUX    Tilo                  0.430   N370
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4_G
                                                       XLXI_64/slave/XLXI_1/Mmux_O321_SW4
    SLICE_X31Y24.C3      net (fanout=1)        0.896   N370
    SLICE_X31Y24.CLK     Tas                   0.373   XLXI_23/u2/data_out_s<9>
                                                       XLXI_23/u2/Mmux_Data_i_mem[31]_RD_i[31]_mux_51_OUT321
                                                       XLXI_23/u2/data_out_s_9
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.068ns logic, 6.074ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_73/XLXI_3/XLXI_5/RAM_B/ram01/O2 (SLICE_X34Y21.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_73/XLXI_3/C_REG/DOUT_10 (FF)
  Destination:          XLXI_73/XLXI_3/XLXI_5/RAM_B/ram01/O2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_73/XLXI_3/C_REG/DOUT_10 to XLXI_73/XLXI_3/XLXI_5/RAM_B/ram01/O2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.BQ      Tcko                  0.198   XLXI_73/XLXI_3/C_REG/DOUT<12>
                                                       XLXI_73/XLXI_3/C_REG/DOUT_10
    SLICE_X34Y21.BI      net (fanout=2)        0.122   XLXI_73/XLXI_3/C_REG/DOUT<10>
    SLICE_X34Y21.CLK     Tdh         (-Th)     0.000   XLXI_73/XLXI_3/B_REG/DOUT<8>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_B/ram01/O2
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.198ns logic, 0.122ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O1 (SLICE_X30Y22.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_73/XLXI_3/C_REG/DOUT_25 (FF)
  Destination:          XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.034 - 0.035)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_73/XLXI_3/C_REG/DOUT_25 to XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.BQ      Tcko                  0.198   XLXI_73/XLXI_3/C_REG/DOUT<26>
                                                       XLXI_73/XLXI_3/C_REG/DOUT_25
    SLICE_X30Y22.AI      net (fanout=2)        0.124   XLXI_73/XLXI_3/C_REG/DOUT<25>
    SLICE_X30Y22.CLK     Tdh         (-Th)     0.004   XLXI_73/XLXI_3/B_REG/DOUT<17>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O1
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.194ns logic, 0.124ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O3 (SLICE_X30Y22.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_73/XLXI_3/C_REG/DOUT_27 (FF)
  Destination:          XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O3 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.034 - 0.035)
  Source Clock:         sdClkFb_i_BUFGP rising at 0.000ns
  Destination Clock:    sdClkFb_i_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_73/XLXI_3/C_REG/DOUT_27 to XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y21.AQ      Tcko                  0.198   XLXI_73/XLXI_3/C_REG/DOUT<26>
                                                       XLXI_73/XLXI_3/C_REG/DOUT_27
    SLICE_X30Y22.CX      net (fanout=2)        0.226   XLXI_73/XLXI_3/C_REG/DOUT<27>
    SLICE_X30Y22.CLK     Tdh         (-Th)     0.098   XLXI_73/XLXI_3/B_REG/DOUT<17>
                                                       XLXI_73/XLXI_3/XLXI_5/RAM_B/ram11/O3
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (0.100ns logic, 0.226ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sdClkFb_i = PERIOD TIMEGRP "sdClkFb_i" 60 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sdClkFb_i_BUFGP/BUFG/I0
  Logical resource: sdClkFb_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: sdClkFb_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 15.409ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_73/XLXI_3/B_REG/DOUT<0>/CLK
  Logical resource: XLXI_73/XLXI_3/XLXI_5/RAM_B/ram00/O7/CLK
  Location pin: SLICE_X18Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------
Slack: 15.409ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: XLXI_73/XLXI_3/B_REG/DOUT<0>/CLK
  Logical resource: XLXI_73/XLXI_3/XLXI_5/RAM_B/ram00/O3/CLK
  Location pin: SLICE_X18Y22.CLK
  Clock network: sdClkFb_i_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkP_s" TS_fpgaClk_i *         5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkP_s = PERIOD TIMEGRP "XLXI_23_u0_genClkP_s" TS_fpgaClk_i *
        5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkP_s_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: XLXI_23/u0/genClkP_s
--------------------------------------------------------------------------------
Slack: 14.417ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK0
  Logical resource: XLXI_23/u0/u1/u1/CK0
  Location pin: OLOGIC_X23Y34.CLK0
  Clock network: XLXI_23/u0/genClkP_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP 
"XLXI_23_u0_genClkN_s" TS_fpgaClk_i *         5 PHASE 8.33333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_23_u0_genClkN_s = PERIOD TIMEGRP "XLXI_23_u0_genClkN_s" TS_fpgaClk_i *
        5 PHASE 8.33333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Logical resource: XLXI_23/u0/genClkN_s_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: XLXI_23/u0/genClkN_s
--------------------------------------------------------------------------------
Slack: 14.626ns (period - min period limit)
  Period: 16.666ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: sdClk_o_OBUF/CLK1
  Logical resource: XLXI_23/u0/u1/u1/CK1
  Location pin: OLOGIC_X23Y34.CLK1
  Clock network: XLXI_23/u0/genClkN_s_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpgaClk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpgaClk_i                   |     83.333ns|     32.000ns|     13.330ns|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkP_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_XLXI_23_u0_genClkN_s       |     16.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    8.380|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28757 paths, 0 nets, and 3451 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 06 13:02:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 250 MB



