Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/PedroHenrique/Documents/Projeto_TCC/TCC/Teste_isim_beh.exe -prj C:/Users/PedroHenrique/Documents/Projeto_TCC/TCC/Teste_beh.prj work.Teste 
ISim P.58f (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/PedroHenrique/Documents/Projeto_TCC/TCC/Teste.vhd" into library work
Parsing VHDL file "C:/Users/PedroHenrique/Documents/Projeto_TCC/TCC/Base.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120408 KB
Fuse CPU Usage: 358 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package matrix
Compiling architecture behavioral of entity Base [base_default]
Compiling architecture behavior of entity teste
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
