# Pipelined Y86-Processor    

A Y86-64 processor implemented using Verilog that is capable of running Y86-64 instructions.

This repository contains both a sequential model as well as a 5 stage pipelined model.


## Instructions:
```
halt 
nop
rrmovq
vmovle
cmovl
cmove
cmovne
cmovge
cmovg
irmovq
rmmovq
mrmovq
addq
subq
andq
xorq
jmp
jle
jl
je
jne
jge
jg
call 
ret
pushq
popq
```
