// Automatically generated by PRGA's RTL generator
{%- set cfg_width = module.ports.cfg_i|length %}
`timescale 1ns/1ps
module adder (
    // user accessible ports
    input wire [0:0] a,
    input wire [0:0] b,
    input wire [0:0] cin_fabric,
    input wire [0:0] cin,

    output reg [0:0] cout,
    output reg [0:0] s,
    output wire [0:0] cout_fabric,

    // configuartion ports
    input wire [0:0] cfg_clk,
    input wire [0:0] cfg_e,
    input wire [0:0] cfg_we,
    input wire [{{ cfg_width - 1 }}:0] cfg_i,
    output wire [{{ cfg_width - 1 }}:0] cfg_o
    );

    localparam CIN_FABRIC = 0;

    wire [0:0] cfg_d;

    always @* begin
        if (cfg_e) begin    // avoid program-time oscillation
            s = 1'b0;
            cout = 1'b0;
        end else begin
            if (cfg_d[CIN_FABRIC]) begin
                {cout, s} = a + b + cin_fabric;
            end else begin
                {cout, s} = a + b + cin;
            end
        end
    end

    assign cout_fabric = cout;

    {{ module.instances.i_cfg_data.model.name }} i_cfg_data (
        .cfg_clk            (cfg_clk)
        ,.cfg_e             (cfg_e)
        ,.cfg_we            (cfg_we)
        ,.cfg_i             (cfg_i)
        ,.cfg_o             (cfg_o)
        ,.cfg_d             (cfg_d)
        );

endmodule
