extDirs ".v"
langName "Verilog"
viewName "module"
libName ""
libFiles ""
libDirs ""
