
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Sat Nov  2 13:20:35 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/vparizot/E155/lab7mvp/lab07_fpga/lab7radiant/pins.pdc -i
     lab7radiant_impl_1_syn.udb -o lab7radiant_impl_1_map.udb -mp
     lab7radiant_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/vparizot/E155/lab7mvp/lab07_fpga/lab7radiant/promote.xml

Design Summary
--------------

   Number of slice registers: 1304 out of  5280 (25%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           1749 out of  5280 (33%)
      Number of logic LUT4s:             1224
      Number of inserted feedthru LUT4s: 513
      Number of ripple logic:              6 (12 LUT4s)
   Number of IO sites used:   5 out of 39 (13%)
      Number of IO sites used for general PIO: 5
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 5 out of 36 (14%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 5 out of 39 (13%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             20 out of 30 (67%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  2
      Net clk: 935 loads, 935 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  5
      Net VCC_net: 61 loads, 0 SLICEs
      Net core.n2073: 256 loads, 256 SLICEs
      Pin load: 256 loads, 256 SLICEs (Net: load_c)
      Net core.n619: 3 loads, 3 SLICEs
      Net core.n3222: 1 loads, 1 SLICEs
   Number of LSRs:  3
      Pin load: 4 loads, 4 SLICEs (Net: load_c)

                                    Page 1





Design Summary (cont)
---------------------
      Net core.n619: 6 loads, 6 SLICEs
      Net core.n3226: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net load_c: 264 loads
      Net core.n29: 257 loads
      Net core.n2073: 256 loads
      Net core.n3210: 256 loads
      Net core.n4016: 128 loads
      Net spi.wasdone: 128 loads
      Net VCC_net: 63 loads
      Net core.round[0]: 20 loads
      Net core.round[1]: 17 loads
      Net core.round[2]: 15 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block i1 was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net

                                    Page 2





OSC Summary (cont)
------------------
  OSC Output:                          NODE     clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: spi/key_i0
         Type: IOLOGIC
Instance Name: core/a4/sw1/sboxsyncsw4/temp_24__I_0
         Type: EBR
Instance Name: core/a4/sw1/sboxsyncsw3/temp_16__I_0
         Type: EBR
Instance Name: core/a4/sw1/sboxsyncsw2/temp_8__I_0
         Type: EBR
Instance Name: core/a4/sw1/sboxsyncsw1/currKey_24__I_0
         Type: EBR
Instance Name: core/a1/sboxsync9/in_64__I_0
         Type: EBR
Instance Name: core/a1/sboxsync8/in_56__I_0
         Type: EBR
Instance Name: core/a1/sboxsync7/in_48__I_0
         Type: EBR
Instance Name: core/a1/sboxsync6/in_40__I_0
         Type: EBR
Instance Name: core/a1/sboxsync5/in_32__I_0
         Type: EBR
Instance Name: core/a1/sboxsync4/in_24__I_0
         Type: EBR
Instance Name: core/a1/sboxsync3/in_16__I_0
         Type: EBR
Instance Name: core/a1/sboxsync2/in_8__I_0
         Type: EBR
Instance Name: core/a1/sboxsync1/in_0__I_0
         Type: EBR
Instance Name: core/a1/sboxsync16/in_120__I_0
         Type: EBR
Instance Name: core/a1/sboxsync15/in_112__I_0
         Type: EBR
Instance Name: core/a1/sboxsync14/in_104__I_0
         Type: EBR
Instance Name: core/a1/sboxsync13/in_96__I_0
         Type: EBR
Instance Name: core/a1/sboxsync12/in_88__I_0
         Type: EBR
Instance Name: core/a1/sboxsync11/in_80__I_0
         Type: EBR
Instance Name: core/a1/sboxsync10/in_72__I_0
         Type: EBR

Constraint Summary
------------------

   Total number of constraints: 6
   Total number of constraints dropped: 0


                                    Page 3





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 95 MB
Checksum -- map: 535f3ea6f209c60efe081b0251f2e257824c5ab0





















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
