0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_3/new/PartC_tb.v,1701013994,verilog,,,,PartC_tb,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v,1700154912,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v,,LEDdecoder,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v,1701000757,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Poiner_adder.v,,ButtonRotate,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/anodes.v,1700904579,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_3/new/PartC_tb.v,,anodes,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.sim/sim_3/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/AntiBounce.v,1701001252,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Counter.v,,AntiBounce,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Counter.v,1700868673,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v,,FourBitCounter,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Poiner_adder.v,1700917081,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Synchronizer.v,,PointerAdder,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_2/project_2.srcs/sources_1/imports/Downloads/Synchronizer.v,1700866693,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/anodes.v,,SignalSynchronizer,,,,,,,,
